
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.362371                       # Number of seconds simulated
sim_ticks                                362370892500                       # Number of ticks simulated
final_tick                               1007736295000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152871                       # Simulator instruction rate (inst/s)
host_op_rate                                   162071                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27697995                       # Simulator tick rate (ticks/s)
host_mem_usage                                2251088                       # Number of bytes of host memory used
host_seconds                                 13082.93                       # Real time elapsed on the host
sim_insts                                  2000000005                       # Number of instructions simulated
sim_ops                                    2120363308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       137856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      2954240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3092096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       137856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        137856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2681280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2681280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        46160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         41895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       380428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8152531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8532959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       380428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           380428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7399270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7399270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7399270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       380428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8152531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15932229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       48314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41895                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41895                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3091072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2679936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3092096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2681280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2555                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  362347820000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41895                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.157625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.239076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   160.988550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18180     47.30%     47.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15749     40.98%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2078      5.41%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          763      1.99%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452      1.18%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          282      0.73%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          196      0.51%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          172      0.45%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          561      1.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38433                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.996066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.634782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.244215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              3      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            76      2.99%      3.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1644     64.67%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           553     21.75%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           159      6.25%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            57      2.24%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            20      0.79%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.63%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.35%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2542                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.472856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.450940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.870530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1945     76.51%     76.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.83%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              555     21.83%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.63%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2542                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2385177750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3290765250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  241490000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     49384.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68134.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         8.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4016759.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                146091540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 77649495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               179049780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              117032400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2685976800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1586181750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            161668320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5404759380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3842929920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      81416455635                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            95618354670                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            263.868751                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         358463893750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    318903500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1143082000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 336609999000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  10007573750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2438579500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11852754750                       # Time in different power states
system.mem_ctrls_1.actEnergy                128320080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 68203740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               165797940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              101549880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2627586000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1622088330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            174270720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4530403320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4026899040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      81779735895                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            95225332545                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            262.784165                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         357746127500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    353599500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1118886000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 337936963000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  10486700500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2539664250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9935079250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2084286                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           543355866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2085310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            260.563593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.373774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.626226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          562                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1102048428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1102048428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    374453880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       374453880                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    166835598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      166835598                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1710550                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1710550                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    541289478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        541289478                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    543000028                       # number of overall hits
system.cpu.dcache.overall_hits::total       543000028                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4531671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4531671                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2433269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2433269                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        16123                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16123                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      6964940                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6964940                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      6981063                       # number of overall misses
system.cpu.dcache.overall_misses::total       6981063                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  46875878500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46875878500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  37890255953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37890255953                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  84766134453                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  84766134453                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  84766134453                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  84766134453                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    378985551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    378985551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1726673                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1726673                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    548254418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    548254418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    549981091                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    549981091                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011957                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014375                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.009338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012693                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10344.060392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10344.060392                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15571.749754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15571.749754                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12170.404117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12170.404117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12142.296159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12142.296159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       840434                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             37594                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.355535                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     2.888889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1743084                       # number of writebacks
system.cpu.dcache.writebacks::total           1743084                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3127411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3127411                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1761049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1761049                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4888460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4888460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4888460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4888460                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1404260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1404260                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       672220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       672220                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         7802                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7802                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2076480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2076480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2084282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2084282                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  18939193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18939193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10868135376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10868135376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    100343500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    100343500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  29807328376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29807328376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  29907671876                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29907671876                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.004519                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004519                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003787                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003787                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003790                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13486.956119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13486.956119                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16167.527559                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16167.527559                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12861.253525                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12861.253525                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14354.738970                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14354.738970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14349.148472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14349.148472                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1265795                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           225715653                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1266307                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            178.247181                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.673233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.326767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.001315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         453884769                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        453884769                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    225004136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       225004136                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    225004136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        225004136                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    225004136                       # number of overall hits
system.cpu.icache.overall_hits::total       225004136                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1305351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1305351                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1305351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1305351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1305351                       # number of overall misses
system.cpu.icache.overall_misses::total       1305351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  17076619999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17076619999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  17076619999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17076619999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  17076619999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17076619999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    226309487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    226309487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    226309487                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    226309487                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    226309487                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    226309487                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005768                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005768                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005768                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005768                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005768                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005768                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13082.013956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13082.013956                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13082.013956                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13082.013956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13082.013956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13082.013956                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          741                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1265795                       # number of writebacks
system.cpu.icache.writebacks::total           1265795                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        39556                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        39556                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        39556                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        39556                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        39556                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        39556                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1265795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1265795                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1265795                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1265795                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1265795                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1265795                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  15533110499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15533110499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  15533110499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15533110499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  15533110499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15533110499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005593                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12271.426652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12271.426652                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12271.426652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12271.426652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12271.426652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12271.426652                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     48474                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    12499741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     81242                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    153.858115                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      171.359121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        859.735920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8845.459140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1495.584857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 21395.860962                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.026237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.269942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.045642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.652950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52820010                       # Number of tag accesses
system.l2.tags.data_accesses                 52820010                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1743084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1743084                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1198251                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1198251                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       642153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                642153                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      1263600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1263600                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1395967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1395967                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       1263600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2038120                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3301720                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1263600                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2038120                       # number of overall hits
system.l2.overall_hits::total                 3301720                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        30085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30085                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         2159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2159                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        16081                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16081                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         2159                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        46166                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48325                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2159                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        46166                       # number of overall misses
system.l2.overall_misses::total                 48325                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   3075080500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3075080500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    245544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    245544500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2179493000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2179493000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    245544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5254573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5500118000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    245544500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5254573500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5500118000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1743084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1743084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1198251                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1198251                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       672238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            672238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      1265759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1265759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1412048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1412048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1265759                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2084286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3350045                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1265759                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2084286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3350045                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.044753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044753                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.001706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001706                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.011388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011388                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.022150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014425                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.022150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014425                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102213.079608                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102213.079608                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 113730.662344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113730.662344                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 135532.180835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 135532.180835                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 113730.662344                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 113819.120132                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113815.168132                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 113730.662344                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 113819.120132                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113815.168132                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                41895                       # number of writebacks
system.l2.writebacks::total                     41895                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        30085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30085                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         2154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2154                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        16075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16075                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        46160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        46160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48314                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2774230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2774230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    223142500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    223142500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2017796500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2017796500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    223142500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4792027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5015169500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    223142500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4792027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5015169500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.044753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.044753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.011384                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011384                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.022147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014422                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.022147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014422                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92213.079608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92213.079608                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 103594.475395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103594.475395                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 125523.888025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125523.888025                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 103594.475395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 103813.409879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103803.649046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 103594.475395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 103813.409879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103803.649046                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         96628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        48314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41895                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6419                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30085                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18229                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       144942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 144942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5773376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5773376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48314                       # Request fanout histogram
system.membus.reqLayer0.occupancy           132104000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          129416250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        78432842                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     56684334                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1970491                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     54745146                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        44919938                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.052823                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7727699                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          355                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      6671174                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6539489                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       131685                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted         8041                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1007736295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                724741801                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    255829459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1035842159                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            78432842                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     59187126                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             465550962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4119094                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1281                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         226309487                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        717114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    723441409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.500528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.343060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        280927222     38.83%     38.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         80602575     11.14%     49.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         80793306     11.17%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        281118306     38.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    723441409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.108222                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.429257                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        228850532                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      70863400                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         394048328                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27783404                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1895723                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     44136107                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        164703                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1073868014                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       6099913                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1895723                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        246813584                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8562398                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        51395                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         403450423                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      62667865                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1067965585                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       2762548                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1671873                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          81946                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       47923355                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3452424                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         9842                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1255829096                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5262731644                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1480173580                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      3474045                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1230262805                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         25566268                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          516                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          516                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          59107296                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    402835189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    173069653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     19135149                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9081717                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1065038149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1059200298                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1004364                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     16717105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     41338475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    723441409                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.464113                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.951207                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    123627519     17.09%     17.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244891062     33.85%     50.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    259445584     35.86%     86.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     86678871     11.98%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8644813      1.19%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       133012      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11819      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3603      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5126      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    723441409                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        41440708     12.17%     12.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3523987      1.03%     13.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv         7826752      2.30%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1597      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        21854      0.01%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     15.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        29717      0.01%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3337      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc          547      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     15.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      251453368     73.82%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      36344843     10.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     476028395     44.94%     44.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6377479      0.60%     45.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1244309      0.12%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     45.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        87988      0.01%     45.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       169775      0.02%     45.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       121178      0.01%     45.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         6082      0.00%     45.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       932030      0.09%     45.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        26320      0.00%     45.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc        74698      0.01%     45.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt           83      0.00%     45.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    401199569     37.88%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    171689513     16.21%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       646869      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       596010      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1059200298                       # Type of FU issued
system.switch_cpus.iq.rate                   1.461486                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           340646710                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.321607                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3178449286                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1079318005                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1052408557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      5043790                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      2534135                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2476723                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1397296591                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2550417                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     18910310                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4898172                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        13925                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        95391                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1430869                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       178021                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       156077                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1895723                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          862199                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2553129                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1065040168                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     402835189                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    173069653                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          513                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          16576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2524858                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        95391                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       893517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       960006                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1853523                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1056201490                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     400665416                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2998805                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   510                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            572597874                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         74787226                       # Number of branches executed
system.switch_cpus.iew.exec_stores          171932458                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.457349                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1054930600                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1054885280                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         595472719                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         731096961                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.455533                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.814492                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     13778910                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1806667                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    720730608                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.454528                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.790269                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    280807028     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    176216327     24.45%     63.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    121262918     16.82%     80.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     60101129      8.34%     88.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30121782      4.18%     92.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20301286      2.82%     95.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10708582      1.49%     97.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6660407      0.92%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     14551149      2.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    720730608                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000106                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1048322641                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              569575792                       # Number of memory references committed
system.switch_cpus.commit.loads             397937010                       # Number of loads committed
system.switch_cpus.commit.membars                 980                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74059627                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            2459631                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         976674917                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7611008                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    469757829     44.81%     44.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6348570      0.61%     45.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1243287      0.12%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        87887      0.01%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       165348      0.02%     45.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       119256      0.01%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         6081      0.00%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       918487      0.09%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        25581      0.00%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc        74440      0.01%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt           83      0.00%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    397302411     37.90%     83.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    171045565     16.32%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       634599      0.06%     99.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       593217      0.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1048322641                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      14551149                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1768280867                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2126916214                       # The number of ROB writes
system.switch_cpus.timesIdled                  455324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1300392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1048322539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.724742                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.724742                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.379802                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.379802                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1453106763                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       749664290                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           3430530                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2530349                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4351957547                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        486597809                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       586514475                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         523389                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      6700162                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3350068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       103720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          160                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1007736295000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2677843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1784979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1265795                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          347781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           672238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          672238                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1265795                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1412048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3797349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6252858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10050207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    162019456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    244951680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              406971136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           48510                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2683584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3398555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.172128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3294688     96.94%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 103867      3.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3398555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6358960000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1900256366                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3126789777                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
