$date
	Tue Jun 27 15:31:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! O [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # clk $end
$scope module Ichip1 $end
$var wire 4 $ a [3:0] $end
$var wire 1 % clk $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
b0 $
0#
b0 "
bx !
$end
#250
b0 &
b0 !
1#
1%
#500
0#
0%
#750
1#
1%
#1000
0#
0%
b1 "
b1 $
#1250
b1 &
b1 !
1#
1%
#1500
0#
0%
#1750
1#
1%
#2000
0#
0%
b10 "
b10 $
#2250
b10 &
b10 !
1#
1%
#2500
0#
0%
#2750
1#
1%
#3000
0#
0%
b11 "
b11 $
#3250
b11 &
b11 !
1#
1%
#3500
0#
0%
#3750
1#
1%
#4000
0#
0%
b100 "
b100 $
#4250
b100 &
b100 !
1#
1%
#4500
0#
0%
#4750
1#
1%
#5000
0#
0%
b101 "
b101 $
#5250
b101 &
b101 !
1#
1%
#5500
0#
0%
#5750
1#
1%
#6000
0#
0%
b110 "
b110 $
#6250
b110 &
b110 !
1#
1%
#6500
0#
0%
#6750
1#
1%
#7000
0#
0%
b111 "
b111 $
#7250
b111 &
b111 !
1#
1%
#7500
0#
0%
#7750
1#
1%
#8000
0#
0%
b1000 "
b1000 $
#8250
b1000 &
b1000 !
1#
1%
#8500
0#
0%
#8750
1#
1%
#9000
0#
0%
b1001 "
b1001 $
