INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_core_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_core_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deadtime_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/deadtime_timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deadtime_timer_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/PWM_Generator/PWM_Generator.srcs/sources_1/new/PWM_Generator_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/PWM_Generator/PWM_Generator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
