###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge02.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 17:41:11 2011
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin U_4/\cnt8_reg[2] /CLK 
Endpoint:   U_4/\cnt8_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                 (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                  84.000
= Required Time                83.870
- Arrival Time                  5.125
= Slack Time                   78.745
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.256
     = Beginpoint Arrival Time            1.256
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.697 |       |   1.255 |   80.001 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.959 | 0.961 |   2.217 |   80.962 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.523 | 0.566 |   2.783 |   81.528 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.669 | 0.514 |   3.297 |   82.042 | 
     | U_4/U35             | B v -> Y ^ | NAND2X1 | 0.310 | 0.441 |   3.738 |   82.483 | 
     | U_4/U34             | A ^ -> Y v | INVX1   | 0.530 | 0.480 |   4.219 |   82.964 | 
     | U_4/U31             | D v -> Y ^ | AOI22X1 | 0.384 | 0.308 |   4.527 |   83.272 | 
     | U_4/U30             | C ^ -> Y v | OAI21X1 | 0.339 | 0.221 |   4.748 |   83.493 | 
     | U_4/U29             | B v -> Y ^ | OAI21X1 | 0.267 | 0.220 |   4.968 |   83.714 | 
     | U_4/U28             | C ^ -> Y v | OAI21X1 | 0.217 | 0.156 |   5.124 |   83.869 | 
     | U_4/\cnt8_reg[2]    | D v        | DFFSR   | 0.217 | 0.001 |   5.125 |   83.870 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.000 |       |   0.000 |  -78.745 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.745 | 
     | CLK__L2_I1       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.745 | 
     | CLK__L3_I2       | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.745 | 
     | CLK__L4_I9       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.745 | 
     | U_4/\cnt8_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -78.745 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U_4/\cnt8_reg[1] /CLK 
Endpoint:   U_4/\cnt8_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                  84.000
= Required Time                83.801
- Arrival Time                  5.035
= Slack Time                   78.766
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST v      |         | 0.716 |       |   1.302 |   80.068 | 
     | U_4/U7              | A v -> Y ^ | INVX8   | 0.950 | 0.975 |   2.278 |   81.043 | 
     | U_4/FE_OFC1144_n170 | A ^ -> Y v | INVX1   | 0.545 | 0.567 |   2.845 |   81.611 | 
     | U_4/FE_OFC1146_n170 | A v -> Y ^ | INVX8   | 0.669 | 0.519 |   3.363 |   82.129 | 
     | U_4/U35             | B ^ -> Y v | NAND2X1 | 0.309 | 0.264 |   3.627 |   82.393 | 
     | U_4/U34             | A v -> Y ^ | INVX1   | 0.497 | 0.424 |   4.052 |   82.817 | 
     | U_4/U31             | D ^ -> Y v | AOI22X1 | 0.391 | 0.265 |   4.317 |   83.082 | 
     | U_4/U30             | C v -> Y ^ | OAI21X1 | 0.372 | 0.328 |   4.645 |   83.411 | 
     | U_4/U27             | A ^ -> Y v | INVX1   | 0.227 | 0.228 |   4.873 |   83.639 | 
     | U_4/U26             | A v -> Y ^ | MUX2X1  | 0.215 | 0.161 |   5.034 |   83.800 | 
     | U_4/\cnt8_reg[1]    | D ^        | DFFSR   | 0.215 | 0.001 |   5.035 |   83.801 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.000 |       |   0.000 |  -78.766 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.766 | 
     | CLK__L2_I2       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.766 | 
     | CLK__L3_I4       | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.766 | 
     | CLK__L4_I19      | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.766 | 
     | U_4/\cnt8_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -78.766 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U_4/\icnt8_reg[2] /CLK 
Endpoint:   U_4/\icnt8_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                  84.000
= Required Time                83.879
- Arrival Time                  5.078
= Slack Time                   78.800
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.256
     = Beginpoint Arrival Time            1.256
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.697 |       |   1.255 |   80.056 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.959 | 0.961 |   2.217 |   81.017 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.523 | 0.566 |   2.783 |   81.583 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.669 | 0.514 |   3.297 |   82.097 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.758 | 0.770 |   4.067 |   82.867 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.304 | 0.358 |   4.426 |   83.226 | 
     | U_4/U54             | A v -> Y ^ | INVX1   | 0.257 | 0.251 |   4.677 |   83.477 | 
     | U_4/U51             | C ^ -> Y v | OAI21X1 | 0.303 | 0.113 |   4.789 |   83.589 | 
     | U_4/U50             | A v -> Y ^ | INVX1   | 0.166 | 0.166 |   4.955 |   83.756 | 
     | U_4/U49             | A ^ -> Y v | MUX2X1  | 0.178 | 0.122 |   5.078 |   83.878 | 
     | U_4/\icnt8_reg[2]   | D v        | DFFSR   | 0.178 | 0.001 |   5.078 |   83.879 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.000 |       |   0.000 |  -78.800 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.800 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.800 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.800 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.800 | 
     | U_4/\icnt8_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -78.800 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.041
+ Phase Shift                  84.000
= Required Time                83.959
- Arrival Time                  5.002
= Slack Time                   78.957
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.259 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.262 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   81.972 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.684 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.234 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.828 | 
     | U_1/U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.795 | 0.131 |   5.002 |   83.959 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -78.957 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.957 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.957 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -78.957 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -78.957 | 
     | U_1/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -78.957 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U_4/\icnt8_reg[1] /CLK 
Endpoint:   U_4/\icnt8_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                  84.000
= Required Time                83.869
- Arrival Time                  4.854
= Slack Time                   79.015
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.256
     = Beginpoint Arrival Time            1.256
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.697 |       |   1.255 |   80.270 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.959 | 0.961 |   2.217 |   81.231 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.523 | 0.566 |   2.783 |   81.798 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.669 | 0.514 |   3.297 |   82.312 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.758 | 0.770 |   4.067 |   83.082 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.304 | 0.358 |   4.426 |   83.440 | 
     | U_4/U54             | A v -> Y ^ | INVX1   | 0.257 | 0.251 |   4.677 |   83.691 | 
     | U_4/U53             | A ^ -> Y v | MUX2X1  | 0.226 | 0.177 |   4.853 |   83.868 | 
     | U_4/\icnt8_reg[1]   | D v        | DFFSR   | 0.226 | 0.001 |   4.854 |   83.869 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.000 |       |   0.000 |  -79.015 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.015 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.015 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.015 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.015 | 
     | U_4/\icnt8_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.015 | 
     +-----------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.047
= Slack Time                   79.040
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   80.342 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.345 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.056 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.767 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.317 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.911 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.798 | 0.176 |   5.047 |   84.087 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.040 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.040 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.047
= Slack Time                   79.040
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   80.343 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.345 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.056 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.767 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.317 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.911 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.798 | 0.176 |   5.047 |   84.087 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.040 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.040 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.040 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.045
= Slack Time                   79.042
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   80.345 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.347 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.058 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.769 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.319 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.913 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | R ^        | DFFSR | 0.799 | 0.174 |   5.045 |   84.087 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.042 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.042 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.042 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.042 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.042 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.042 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.043
= Slack Time                   79.044
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   80.346 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.349 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.059 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.771 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.321 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.915 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.799 | 0.172 |   5.043 |   84.087 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.044 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.044 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.044 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.044 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.044 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.044 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.037
= Slack Time                   79.049
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.352 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.354 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.065 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.776 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.326 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.920 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] | R ^        | DFFSR | 0.800 | 0.166 |   5.037 |   84.087 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.049 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.049 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.049 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.049 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.049 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.049 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.034
= Slack Time                   79.053
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.355 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.358 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.068 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.779 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.329 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.924 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] | R ^        | DFFSR | 0.800 | 0.163 |   5.034 |   84.087 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.053 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.053 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.053 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.053 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.053 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.053 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.030
= Slack Time                   79.057
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.359 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.362 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.072 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.783 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.334 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.928 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] | R ^        | DFFSR | 0.800 | 0.159 |   5.030 |   84.087 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.057 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.057 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.057 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.057 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.057 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.057 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.087
+ Phase Shift                  84.000
= Required Time                84.087
- Arrival Time                  5.026
= Slack Time                   79.060
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.362 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.365 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.076 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.787 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.337 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.931 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] | R ^        | DFFSR | 0.801 | 0.155 |   5.026 |   84.087 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.060 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.060 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.060 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.060 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.060 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.060 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.088
+ Phase Shift                  84.000
= Required Time                84.088
- Arrival Time                  5.003
= Slack Time                   79.085
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   80.387 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.390 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.100 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.811 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.361 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.956 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.795 | 0.132 |   5.003 |   84.088 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.085 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.085 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.085 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.085 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.085 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.085 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.088
+ Phase Shift                  84.000
= Required Time                84.088
- Arrival Time                  4.998
= Slack Time                   79.089
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   80.392 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.394 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.105 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.816 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.366 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.960 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.795 | 0.128 |   4.998 |   84.088 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.089 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.089 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.089 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.089 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.089 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.089 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.088
+ Phase Shift                  84.000
= Required Time                84.088
- Arrival Time                  4.998
= Slack Time                   79.090
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.716 |       |   1.302 |   80.392 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.395 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.106 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.817 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.367 | 
     | U_1/FE_OFC1138_n3                  | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.961 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.795 | 0.127 |   4.998 |   84.088 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.000 |       |   0.000 |  -79.090 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.090 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.090 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.090 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.090 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.090 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.088
+ Phase Shift                  84.000
= Required Time                84.088
- Arrival Time                  4.993
= Slack Time                   79.095
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   80.397 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.399 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.110 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.821 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.371 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.965 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.794 | 0.122 |   4.993 |   84.088 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.095 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.095 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.095 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.095 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.095 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.095 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.088
+ Phase Shift                  84.000
= Required Time                84.088
- Arrival Time                  4.990
= Slack Time                   79.098
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.400 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.403 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.113 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.824 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.374 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.969 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] | R ^        | DFFSR | 0.794 | 0.120 |   4.990 |   84.088 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.098 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.098 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.098 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.098 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.098 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.098 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.088
+ Phase Shift                  84.000
= Required Time                84.088
- Arrival Time                  4.988
= Slack Time                   79.101
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.403 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.406 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.116 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.827 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.377 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   83.972 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] | R ^        | DFFSR | 0.793 | 0.117 |   4.988 |   84.088 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.101 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.101 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.101 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.101 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.101 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.101 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U_4/\state_reg[0] /CLK 
Endpoint:   U_4/\state_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.207
+ Phase Shift                  84.000
= Required Time                83.793
- Arrival Time                  4.663
= Slack Time                   79.129
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.256
     = Beginpoint Arrival Time            1.256
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.697 |       |   1.255 |   80.385 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.959 | 0.961 |   2.217 |   81.346 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.523 | 0.566 |   2.783 |   81.912 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.669 | 0.514 |   3.297 |   82.426 | 
     | U_4/U171            | A v -> Y ^ | NAND2X1 | 0.442 | 0.544 |   3.840 |   82.970 | 
     | U_4/U19             | C ^ -> Y v | OAI21X1 | 0.348 | 0.092 |   3.933 |   83.062 | 
     | U_4/U18             | A v -> Y ^ | INVX1   | 0.378 | 0.350 |   4.283 |   83.412 | 
     | U_4/U14             | A ^ -> Y v | OAI21X1 | 0.220 | 0.131 |   4.414 |   83.543 | 
     | U_4/U13             | C v -> Y ^ | OAI21X1 | 0.295 | 0.248 |   4.662 |   83.792 | 
     | U_4/\state_reg[0]   | D ^        | DFFSR   | 0.295 | 0.001 |   4.663 |   83.793 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.000 |       |   0.000 |  -79.129 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.129 | 
     | CLK__L2_I1        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.129 | 
     | CLK__L3_I2        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.129 | 
     | CLK__L4_I9        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.129 | 
     | U_4/\state_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.129 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U_4/\state_reg[1] /CLK 
Endpoint:   U_4/\state_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                  84.000
= Required Time                83.790
- Arrival Time                  4.651
= Slack Time                   79.139
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.256
     = Beginpoint Arrival Time            1.256
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.697 |       |   1.255 |   80.394 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.959 | 0.961 |   2.217 |   81.355 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.523 | 0.566 |   2.783 |   81.922 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.669 | 0.514 |   3.297 |   82.435 | 
     | U_4/U171            | A v -> Y ^ | NAND2X1 | 0.442 | 0.544 |   3.840 |   82.979 | 
     | U_4/U19             | C ^ -> Y v | OAI21X1 | 0.348 | 0.092 |   3.933 |   83.072 | 
     | U_4/U18             | A v -> Y ^ | INVX1   | 0.378 | 0.350 |   4.283 |   83.421 | 
     | U_4/U17             | S ^ -> Y ^ | MUX2X1  | 0.367 | 0.367 |   4.649 |   83.788 | 
     | U_4/\state_reg[1]   | D ^        | DFFSR   | 0.367 | 0.002 |   4.651 |   83.790 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.000 |       |   0.000 |  -79.139 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.139 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.139 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.139 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.139 | 
     | U_4/\state_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.139 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.092
+ Phase Shift                  84.000
= Required Time                84.092
- Arrival Time                  4.950
= Slack Time                   79.142
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   80.444 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.447 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.158 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.869 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.419 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   84.013 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.775 | 0.079 |   4.950 |   84.092 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.142 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.142 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.142 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.142 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.142 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.142 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.110
+ Phase Shift                  84.000
= Required Time                84.110
- Arrival Time                  4.953
= Slack Time                   79.158
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.716 |       |   1.302 |   80.460 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.463 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.173 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.884 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.434 | 
     | U_1/FE_OFC1139_n3                  | A v -> Y ^ | INVX4 | 0.678 | 0.637 |   4.914 |   84.072 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.695 | 0.039 |   4.953 |   84.110 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.000 |       |   0.000 |  -79.158 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.158 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.158 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.158 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.158 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.158 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.111
+ Phase Shift                  84.000
= Required Time                84.111
- Arrival Time                  4.948
= Slack Time                   79.162
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.464 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.467 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.177 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.889 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.439 | 
     | U_1/FE_OFC1139_n3                     | A v -> Y ^ | INVX4 | 0.678 | 0.637 |   4.914 |   84.076 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.695 | 0.034 |   4.948 |   84.111 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.162 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.162 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.162 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.162 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.162 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.162 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.096
+ Phase Shift                  84.000
= Required Time                84.096
- Arrival Time                  4.927
= Slack Time                   79.169
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.716 |       |   1.302 |   80.471 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.474 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.184 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.895 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.446 | 
     | U_1/FE_OFC1138_n3                  | A v -> Y ^ | INVX8 | 0.701 | 0.594 |   4.871 |   84.040 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[2] | R ^        | DFFSR | 0.761 | 0.056 |   4.927 |   84.096 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.000 |       |   0.000 |  -79.169 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.169 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.169 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.169 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.169 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.169 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.111
+ Phase Shift                  84.000
= Required Time                84.111
- Arrival Time                  4.938
= Slack Time                   79.173
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.476 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.478 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.804 | 0.710 |   3.015 |   82.189 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.576 | 0.711 |   3.727 |   82.900 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.655 | 0.550 |   4.277 |   83.450 | 
     | U_1/FE_OFC1139_n3                     | A v -> Y ^ | INVX4 | 0.678 | 0.637 |   4.914 |   84.087 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.692 | 0.024 |   4.938 |   84.111 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.173 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.173 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.173 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.173 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.173 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.173 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U_4/\cnt8_reg[0] /CLK 
Endpoint:   U_4/\cnt8_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                 (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                  84.000
= Required Time                83.869
- Arrival Time                  4.685
= Slack Time                   79.184
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.256
     = Beginpoint Arrival Time            1.256
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.697 |       |   1.255 |   80.439 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.959 | 0.961 |   2.217 |   81.401 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.523 | 0.566 |   2.783 |   81.967 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.669 | 0.514 |   3.297 |   82.481 | 
     | U_4/U35             | B v -> Y ^ | NAND2X1 | 0.310 | 0.441 |   3.738 |   82.922 | 
     | U_4/U34             | A ^ -> Y v | INVX1   | 0.530 | 0.480 |   4.219 |   83.403 | 
     | U_4/U31             | D v -> Y ^ | AOI22X1 | 0.384 | 0.308 |   4.527 |   83.711 | 
     | U_4/U24             | A ^ -> Y v | MUX2X1  | 0.226 | 0.157 |   4.684 |   83.868 | 
     | U_4/\cnt8_reg[0]    | D v        | DFFSR   | 0.226 | 0.001 |   4.685 |   83.869 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.000 |       |   0.000 |  -79.184 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.184 | 
     | CLK__L2_I1       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.184 | 
     | CLK__L3_I2       | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.184 | 
     | CLK__L4_I9       | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.184 | 
     | U_4/\cnt8_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.184 | 
     +----------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U_4/\icnt8_reg[0] /CLK 
Endpoint:   U_4/\icnt8_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                  84.000
= Required Time                83.844
- Arrival Time                  4.426
= Slack Time                   79.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.256
     = Beginpoint Arrival Time            1.256
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.697 |       |   1.256 |   80.673 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.959 | 0.961 |   2.217 |   81.634 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.523 | 0.566 |   2.783 |   82.201 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.669 | 0.514 |   3.297 |   82.715 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.758 | 0.770 |   4.067 |   83.485 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.304 | 0.358 |   4.426 |   83.843 | 
     | U_4/\icnt8_reg[0]   | D v        | DFFSR   | 0.304 | 0.001 |   4.426 |   83.844 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.000 |       |   0.000 |  -79.418 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.418 | 
     | CLK__L2_I1        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.418 | 
     | CLK__L3_I2        | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.418 | 
     | CLK__L4_I9        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.418 | 
     | U_4/\icnt8_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.418 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.032
+ Phase Shift                  84.000
= Required Time                83.968
- Arrival Time                  4.415
= Slack Time                   79.554
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.856 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.859 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.618 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.185 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.813 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.713 | 0.156 |   4.415 |   83.968 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.554 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.554 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.554 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.554 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.554 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.554 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.430
= Slack Time                   79.678
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.716 |       |   1.302 |   80.980 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.982 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.741 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.309 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1      | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.937 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.709 | 0.171 |   4.430 |   84.107 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.000 |       |   0.000 |  -79.678 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L4_I13                        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.678 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.430
= Slack Time                   79.678
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.716 |       |   1.302 |   80.980 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.983 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.742 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.309 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1      | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.937 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.709 | 0.170 |   4.430 |   84.107 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.000 |       |   0.000 |  -79.678 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L4_I13                        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.678 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.429
= Slack Time                   79.678
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   80.980 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.983 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.742 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.309 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.937 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.709 | 0.170 |   4.429 |   84.107 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.678 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L3_I3                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | CLK__L4_I13                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.678 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.678 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.428
= Slack Time                   79.679
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   80.981 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.984 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.743 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.311 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.938 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.709 | 0.169 |   4.428 |   84.107 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.679 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.679 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.679 | 
     | CLK__L3_I3                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.679 | 
     | CLK__L4_I13                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.679 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.679 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.426
= Slack Time                   79.681
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.983 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.986 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.745 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.312 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.940 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] | R ^        | DFFSR | 0.710 | 0.167 |   4.426 |   84.107 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.681 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.681 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.681 | 
     | CLK__L3_I3                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.681 | 
     | CLK__L4_I13                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.681 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.681 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.426
= Slack Time                   79.682
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.984 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.987 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.745 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.313 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.941 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] | R ^        | DFFSR | 0.710 | 0.166 |   4.426 |   84.107 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.682 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.682 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.682 | 
     | CLK__L3_I3                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.682 | 
     | CLK__L4_I13                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.682 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.682 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.422
= Slack Time                   79.685
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.987 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.990 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.748 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.316 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.944 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.711 | 0.163 |   4.422 |   84.107 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.685 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.685 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.685 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.685 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.685 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.685 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.419
= Slack Time                   79.688
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   80.990 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   81.992 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.751 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.319 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.947 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.712 | 0.160 |   4.419 |   84.107 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.688 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.688 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.688 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.688 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.688 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.688 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.106
- Arrival Time                  4.408
= Slack Time                   79.698
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   81.000 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.003 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.762 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.329 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.957 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.715 | 0.149 |   4.408 |   84.106 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.698 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.698 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.698 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.698 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.698 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.698 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.106
- Arrival Time                  4.402
= Slack Time                   79.703
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   81.006 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.008 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.767 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.335 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.963 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.716 | 0.143 |   4.402 |   84.106 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.703 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.703 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.703 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.703 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.703 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.703 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.105
+ Phase Shift                  84.000
= Required Time                84.105
- Arrival Time                  4.379
= Slack Time                   79.727
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   81.029 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.032 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.791 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.358 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   83.986 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.718 | 0.119 |   4.379 |   84.105 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.727 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.727 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.727 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.727 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.727 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.727 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.106
- Arrival Time                  4.363
= Slack Time                   79.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   81.045 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.048 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.806 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.374 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   84.002 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.716 | 0.104 |   4.363 |   84.106 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.743 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.743 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.743 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.743 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.743 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.743 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U_0/U_1/cD_ENABLE_reg/CLK 
Endpoint:   U_0/U_1/cD_ENABLE_reg/D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.749
+ Phase Shift                  84.000
= Required Time                83.251
- Arrival Time                  3.507
= Slack Time                   79.744
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RST v      |          | 0.716 |       |   1.302 |   81.046 | 
     | FE_OFC1433_RST        | A v -> Y v | BUFX4    | 0.712 | 1.003 |   2.305 |   82.049 | 
     | U_0/U1                | A v -> Y ^ | INVX4    | 0.914 | 0.759 |   3.064 |   82.808 | 
     | U_0/U_1/U338          | S ^ -> Y v | MUX2X1   | 0.246 | 0.443 |   3.507 |   83.250 | 
     | U_0/U_1/cD_ENABLE_reg | D v        | DFFPOSX1 | 0.246 | 0.001 |   3.507 |   83.251 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | CLK ^      |          | 0.000 |       |   0.000 |  -79.744 | 
     | CLK__L1_I0            | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -79.744 | 
     | CLK__L2_I2            | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -79.744 | 
     | CLK__L3_I5            | A ^ -> Y v | INVX8    | 0.000 | 0.000 |   0.000 |  -79.744 | 
     | CLK__L4_I24           | A v -> Y ^ | INVX8    | 0.000 | 0.000 |   0.000 |  -79.744 | 
     | U_0/U_1/cD_ENABLE_reg | CLK ^      | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -79.744 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.106
- Arrival Time                  4.357
= Slack Time                   79.749
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   81.051 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.054 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.813 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.380 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   84.008 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] | R ^        | DFFSR | 0.715 | 0.098 |   4.357 |   84.106 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.749 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.749 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.749 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.749 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.749 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.749 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.106
- Arrival Time                  4.355
= Slack Time                   79.751
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   81.053 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.056 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.815 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.382 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   84.010 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.715 | 0.096 |   4.355 |   84.106 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.751 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.751 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.751 | 
     | CLK__L3_I2                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.751 | 
     | CLK__L4_I11                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.751 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.751 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[3] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.106
- Arrival Time                  4.352
= Slack Time                   79.754
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   81.057 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.059 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.818 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.386 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   84.014 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[3] | R ^        | DFFSR | 0.714 | 0.093 |   4.352 |   84.106 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.754 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.754 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.754 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.754 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.754 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[3] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.754 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[2] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                84.106
- Arrival Time                  4.351
= Slack Time                   79.755
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.716 |       |   1.302 |   81.057 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.060 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.819 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.386 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   84.014 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[2] | R ^        | DFFSR | 0.714 | 0.092 |   4.351 |   84.106 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.000 |       |   0.000 |  -79.755 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.755 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.755 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.755 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.755 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.755 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                  84.000
= Required Time                84.129
- Arrival Time                  4.367
= Slack Time                   79.762
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.716 |       |   1.302 |   81.065 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.067 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.826 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.394 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1              | A v -> Y ^ | INVX8 | 0.571 | 0.632 |   4.264 |   84.026 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.614 | 0.103 |   4.367 |   84.129 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.000 |       |   0.000 |  -79.762 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.762 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.762 | 
     | CLK__L3_I3                                 | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.762 | 
     | CLK__L4_I12                                | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.762 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.762 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\waddr_reg[1] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\waddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                  84.000
= Required Time                84.129
- Arrival Time                  4.365
= Slack Time                   79.764
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.716 |       |   1.302 |   81.066 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.068 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.827 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.395 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1      | A v -> Y ^ | INVX8 | 0.571 | 0.632 |   4.264 |   84.027 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[1] | R ^        | DFFSR | 0.614 | 0.102 |   4.365 |   84.129 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.000 |       |   0.000 |  -79.764 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[1] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.764 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\waddr_reg[2] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\waddr_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                  84.000
= Required Time                84.129
- Arrival Time                  4.365
= Slack Time                   79.764
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.716 |       |   1.302 |   81.066 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.068 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.827 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.395 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1      | A v -> Y ^ | INVX8 | 0.571 | 0.632 |   4.264 |   84.027 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[2] | R ^        | DFFSR | 0.614 | 0.102 |   4.365 |   84.129 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.000 |       |   0.000 |  -79.764 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.764 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.764 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.107
+ Phase Shift                  84.000
= Required Time                84.107
- Arrival Time                  4.342
= Slack Time                   79.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.302
     = Beginpoint Arrival Time            1.302
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.716 |       |   1.302 |   81.067 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.712 | 1.003 |   2.305 |   82.070 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.914 | 0.759 |   3.064 |   82.829 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.680 | 0.568 |   3.631 |   83.396 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.631 | 0.628 |   4.259 |   84.024 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | R ^        | DFFSR | 0.712 | 0.082 |   4.342 |   84.107 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.000 |       |   0.000 |  -79.765 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.765 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.765 | 
     | CLK__L3_I2                               | A ^ -> Y v | INVX8 | 0.000 | 0.000 |   0.000 |  -79.765 | 
     | CLK__L4_I11                              | A v -> Y ^ | INVX8 | 0.000 | 0.000 |   0.000 |  -79.765 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.000 | 0.000 |   0.000 |  -79.765 | 
     +----------------------------------------------------------------------------------------------------+ 

