0.6
2019.1
May 24 2019
15:06:07
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.ip_user_files/ip/sys_clk/sys_clk.v,1614692244,verilog,,,,sys_clk,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.ip_user_files/ip/sys_clk/sys_clk_clk_wiz.v,1614692244,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.ip_user_files/ip/sys_clk/sys_clk.v,,sys_clk_clk_wiz,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram.v,1614691187,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram_dual.v,,ram,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram_dual.v,1614691187,verilog,,,,ram_dual,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram_dual_memsplit.v,1614691187,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram.v,,ram_dual_memsplit,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/reset_sync/reset_sync.v,1614691187,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram_dual_memsplit.v,,reset_sync,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/uart_rx.v,1614691187,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/udm_controller.v,,uart_rx,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/uart_tx.v,1614691187,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/reset_sync/reset_sync.v,,uart_tx,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/udm.v,1614691187,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/uart_rx.v,,udm,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/udm_controller.v,1614691187,verilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/uart_tx.v,,udm_controller,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.sv,1614691303,systemVerilog,,,,NEXYS4_DDR,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/tb/tb.sv,1614692107,systemVerilog,,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.sv,C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/tb/udm.svh,tb,,,../../../../../../../tb;../../../../base_project.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/tb/udm.svh,1614691187,verilog,,,,,,,,,,,,
