/**
 *
 * @file SSI_RegisterDefines_PeriphID.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 17 feb. 2021 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 17 feb. 2021     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_SSI_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SSI_REGISTERDEFINES_PERIPHID_H_
#define XDRIVER_MCU_SSI_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SSI_REGISTERDEFINES_PERIPHID_H_

#include <xUtils/Standard/Standard.h>

/**************************************************************************************
************************************* 12 PeriphID4 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID4_R_PID4_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID4_R_PID4_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID4_R_PID4_RESET    ((uint32_t) 0x00000000UL)

#define SSI_PeriphID4_PID4_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID4_PID4_RESET    ((uint32_t) 0x00000000UL)
/*--------*/

/**************************************************************************************
************************************* 13 PeriphID5 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID5_R_PID5_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID5_R_PID5_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID5_R_PID5_RESET    ((uint32_t) 0x00000000UL)

#define SSI_PeriphID5_PID5_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID5_PID5_RESET    ((uint32_t) 0x00000000UL)
/*--------*/

/**************************************************************************************
************************************* 14 PeriphID6 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID6_R_PID6_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID6_R_PID6_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID6_R_PID6_RESET    ((uint32_t) 0x00000000UL)

#define SSI_PeriphID6_PID6_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID6_PID6_RESET    ((uint32_t) 0x00000000UL)
/*--------*/

/**************************************************************************************
************************************* 15 PeriphID7 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID7_R_PID7_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID7_R_PID7_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID7_R_PID7_RESET    ((uint32_t) 0x00000000UL)

#define SSI_PeriphID7_PID7_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID7_PID7_RESET    ((uint32_t) 0x00000000UL)
/*--------*/

/**************************************************************************************
************************************* 16 PeriphID0 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID0_R_PID0_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID0_R_PID0_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID0_R_PID0_RESET    ((uint32_t) 0x00000022UL)

#define SSI_PeriphID0_PID0_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID0_PID0_RESET    ((uint32_t) 0x00000022UL)
/*--------*/

/**************************************************************************************
************************************* 17 PeriphID1 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID1_R_PID1_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID1_R_PID1_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID1_R_PID1_RESET    ((uint32_t) 0x00000000UL)

#define SSI_PeriphID1_PID1_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID1_PID1_RESET    ((uint32_t) 0x00000000UL)
/*--------*/

/**************************************************************************************
************************************* 18 PeriphID2 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID2_R_PID2_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID2_R_PID2_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID2_R_PID2_RESET    ((uint32_t) 0x00000018UL)

#define SSI_PeriphID2_PID2_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID2_PID2_RESET    ((uint32_t) 0x00000018UL)
/*--------*/

/**************************************************************************************
************************************* 19 PeriphID3 *************************************
****************************************************************************************/

/*--------*/
#define SSI_PeriphID3_R_PID3_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID3_R_PID3_BIT    ((uint32_t) 0UL)
#define SSI_PeriphID3_R_PID3_RESET    ((uint32_t) 0x00000001UL)

#define SSI_PeriphID3_PID3_MASK    ((uint32_t) 0x000000FFUL)
#define SSI_PeriphID3_PID3_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_SSI_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_SSI_REGISTERDEFINES_PERIPHID_H_ */
