arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname                         	rundir                                                                                                                                                                                                                                                                           	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	16.09                	     	0.14           	16240       	2        	0.18          	-1          	-1          	41040      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1391-g902ddc55c	success   	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/clean/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run002/timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network          	92696      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	1.04     	8034                 	3.21      	4.67761       	-3422.54            	-4.67761            	44            	13746            	13                                    	4.25198e+07           	9.78293e+06          	2.32482e+06                      	2965.34                             	6.39                     	12785                      	12                               	2413                       	2749                              	3802530                    	1523165                  	5.28384            	-4217.62 	-5.28384 	-541.684	-1.62141	3.01841e+06                 	3850.01                        	2.16                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	16.27                	     	0.15           	16240       	2        	0.16          	-1          	-1          	37760      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1391-g902ddc55c	success   	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/clean/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run002/timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network	92424      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	1.02     	8349                 	3.33      	4.46249       	-3766.69            	-4.46249            	36            	15657            	35                                    	4.25198e+07           	9.78293e+06          	2.00615e+06                      	2558.86                             	6.99                     	13875                      	13                               	3263                       	3785                              	3241340                    	994393                   	4.11344            	-4655.21 	-4.11344 	-164.854	-1.13337	2.47846e+06                 	3161.31                        	1.69                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	23.19                	     	0.14           	16128       	2        	0.17          	-1          	-1          	40392      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1391-g902ddc55c	success   	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/clean/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run002/timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network     	92372      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.97     	8047                 	3.38      	4.20379       	-3312.04            	-4.20379            	38            	16931            	30                                    	4.25198e+07           	9.78293e+06          	2.05725e+06                      	2624.05                             	11.45                    	15385                      	15                               	3281                       	3701                              	7168482                    	5046089                  	5.46838            	-4347.71 	-5.46838 	-1672.29	-3.37758	2.60363e+06                 	3320.95                        	4.22                	15             	950            
