#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  1 22:54:15 2021
# Process ID: 5892
# Current directory: F:/3180105910_lab30/vivado201704
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11784 F:\3180105910_lab30\vivado201704\Risc5CPU.xpr
# Log file: F:/3180105910_lab30/vivado201704/vivado.log
# Journal file: F:/3180105910_lab30/vivado201704\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/3180105910_lab30/vivado201704/Risc5CPU.xpr
INFO: [Project 1-313] Project file moved from 'F:/SourceProgram/lab30_Risc5CPU/vivado201704' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DataMemory -dir f:/3180105910_lab30/vivado201704/Risc5CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {DataMemory} CONFIG.coefficient_file {F:/3180105910_lab30/vivado201704/Risc5CPU.srcs/digital.coe}] [get_ips DataMemory]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DataMemory' to 'DataMemory' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/3180105910_lab30/vivado201704/Risc5CPU.srcs/digital.coe' provided. It will be converted relative to IP Instance files '../../../digital.coe'
generate_target {instantiation_template} [get_files f:/3180105910_lab30/vivado201704/Risc5CPU.srcs/sources_1/ip/DataMemory/DataMemory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMemory'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/3180105910_lab30/vivado201704/Risc5CPU.srcs/sources_1/ip/DataMemory/DataMemory.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMemory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataMemory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMemory'...
catch { config_ip_cache -export [get_ips -all DataMemory] }
export_ip_user_files -of_objects [get_files f:/3180105910_lab30/vivado201704/Risc5CPU.srcs/sources_1/ip/DataMemory/DataMemory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/3180105910_lab30/vivado201704/Risc5CPU.srcs/sources_1/ip/DataMemory/DataMemory.xci]
launch_runs  DataMemory_synth_1
[Fri Jan  1 23:40:34 2021] Launched DataMemory_synth_1...
Run output will be captured here: F:/3180105910_lab30/vivado201704/Risc5CPU.runs/DataMemory_synth_1/runme.log
export_simulation -of_objects [get_files f:/3180105910_lab30/vivado201704/Risc5CPU.srcs/sources_1/ip/DataMemory/DataMemory.xci] -directory F:/3180105910_lab30/vivado201704/Risc5CPU.ip_user_files/sim_scripts -ip_user_files_dir F:/3180105910_lab30/vivado201704/Risc5CPU.ip_user_files -ipstatic_source_dir F:/3180105910_lab30/vivado201704/Risc5CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/3180105910_lab30/vivado201704/Risc5CPU.cache/compile_simlib/modelsim} {questa=F:/3180105910_lab30/vivado201704/Risc5CPU.cache/compile_simlib/questa} {riviera=F:/3180105910_lab30/vivado201704/Risc5CPU.cache/compile_simlib/riviera} {activehdl=F:/3180105910_lab30/vivado201704/Risc5CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
