<font size='18'>
 <a href='../index.html'>Home</a>
 </font>
<!DOCTYPE html>

<html>
<head>
<meta charset="utf-8"/>
<meta content="Tinghui WANG" name="Author"/>
<link href="/images/realdigital.ico" rel="icon" type="image/x-icon"/>
<meta content="IE=edge" http-equiv="X-UA-Compatible"/>
<meta content="width=device-width, initial-scale=1" name="viewport"/>
<title>Welcome to Real Digital</title>
<link crossorigin="anonymous" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.9.0-alpha2/katex.min.css" integrity="sha384-exe4Ak6B0EoJI0ogGxjJ8rn+RN3ftPnEQrGwX59KTCl5ybGzvHGKjhPKk/KC3abb" rel="stylesheet"/>
<link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<link href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/vs2015.min.css" rel="stylesheet"/>
<link href="/build/realdigital.c5563abade9aec1d0accf0b1c31118b8.css" rel="stylesheet"/>
<link href="/build/css/app.381c5c1b85ba6633fac439a6eb0ba6f4.css" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/icon?family=Material+Icons" rel="stylesheet"/>
<link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
            (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
            m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
        ga('create', 'UA-52236215-2', 'auto');
        ga('send', 'pageview');
    </script>
</link></link></head>
<body class="doc-page">

<div class="wrapper">
<div class="main main-raised">
<article class="container-fluid">
<div class="row">
<div class="col col-main-content" id="doc-main-content">

<div>
<div class="title-box">
<h1>Project
                                    1.2
                                            Control LEDs with Switches
            </h1>
<h2>Introduction to Verilog</h2>
</div>
<div class="row mt-3">
<div class="col text-left">
<a href="http://creativecommons.org/licenses/by-sa/4.0/" rel="license">
<img alt="Creative Commons License" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png" style="border-width:0"/>
</a>
</div>
<div class="col text-right">
<i class="fa fa-eye"></i>
                1148
            </div>
</div>
</div>
<h2 data-source-line="1" id="introduction">Introduction</h2>
<p data-source-line="3">This project demonstrates how to define a basic digital circuit using Verilog, and how to implement that circuit using the FPGA inside the ZYNQ device on the Blackboard. This project connects the input switches on the Blackboard to the output LEDs. To accomplish this, you must write some basic Verilog code to create a design that connects the switches to the LEDs; connect the input and output signals in your design to physical pins on the ZYNQ device; implement your design using the synthesizer; and then program your desing into Blackboard’s FPGA.</p>
<div class="row"><div class="col-md-6"><h4 id="before-you-begin-you-should">Before you begin, you should:</h4>
<ul>
<li>Have the Xilinx® Vivado WebPACK™ installed;</li>
<li>Have the Real Digital® Blackboard ready;</li>
<li>Have some knowledge about Ohm’s Law and basic circuit concepts - please refer to background section of <a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/6d0a14319c39a769f9c0141b62f149cc"><strong>PROJECT 1.1: GETTING STARTED WITH FPGA</strong></a>;</li>
<li>Be familiar with <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/467498beab847d9c7668cb472212960d "><strong>General Project Submission Policy</strong></a>;</li>
<li>Also, download this module’s <a class="btn btn-sm btn-orange" href="/downloads/c03fef2fda4cc51feb12cd837f7f7bf3.pdf"><strong>Submission Form 1</strong></a> and <a class="btn btn-sm btn-orange" href="/downloads/a13804726e018fec9b3c2c9109728a38.pdf"><strong>Problem Set 1</strong></a> if you haven’t done that yet.</li>
</ul>
</div><div class="col-lg-6 col-md-6 col-sm-12"><h4 id="after-youre-done-you-should">After you’re done, you should:</h4>
<ul>
<li>Understand the Verilog Top Module is the boundary of your digital system;</li>
<li>Know how to use assign statements to drive new values onto wires;</li>
<li>Know how to declare input and output ports in Verilog;</li>
<li>Know how to write physical constraints in the xdc file to map I/Os (inputs/outputs) of a system to physical pins.</li>
</ul>
</div></div><h2 data-source-line="21" id="background">Background</h2>
<h3 data-source-line="22" id="input-and-output-devices">Input and Output Devices</h3>
<div class="row"><div class="col-md-8"><p>A Digital circuit contains a <mark>power supply</mark>, <mark>devices</mark>, and <mark>conduction nets</mark>. Some nets provide the circuit with inputs from the “outside world”, while others conversely provide information from the circuit to the outside world. The nets that provide an interface between the circuit and the outside world are called <mark>ports</mark>.</p>
<p>Circuits need <mark>input devices</mark> to generate input signals. <mark>Input devices</mark> can take many forms, among them keyboards (such as on a PC), buttons, and switches. Circuits also need <mark>output devices</mark> to communicate their state to the user. In this project, a switch is used as the <mark>input device</mark> and an LED is used as the <mark>output device</mark>.</p>
</div><div class="col-lg-4 col-md-6 col-sm-12"><ul>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/4a4233b03cd3f73de517420cd1ad0467"><strong>BASIC INPUT/OUTPUT DEVICES</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/77c6d54992637a35de3bb7cf7b4fae33"><strong>PRINTED CIRCUIT BOARDS</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/9c1e45693bafad53a7a6b789a5487af9"><strong>CONNECTORS</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/82d284378afd1d6b2affc209edb4001e"><strong>INTEGRATED CIRCUITS</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/1946d210d1411b214203a6673322a61f"><strong>INTRODUCTION TO VERILOG</strong></a></li>
<li><a class="btn btn-sm btn-success" href="https://www.realdigital.org/doc/0bb58d31f393f8a7c6b5ac4a0d84876e"><strong>VERILOG: THE FIRST EXAMPLE</strong></a></li>
</ul>
</div></div><h3 data-source-line="42" id="slide-switch-controlled-led">Slide Switch Controlled LED</h3>
<div class="row"><div class="col-md-7"><p>We will build a circuit called  <mark><strong>led_sw</strong></mark> as shown in Fig. 1. This simple circuit has an input port called <mark>sw</mark> and an output port called <mark>led</mark>.
The input port <mark>sw</mark> receives an input signal from a slide switch on Blackboard, and the output port <mark>led</mark> drives an LED.</p>
<p>We can easily describe this circuit using Verilog. But that is only part of the solution - we must also connect the “logical” circuit names in our design (i.e., <mark>sw</mark> and <mark>led</mark>) to the physical pins on the ZYNQ device that are connected to the switch and LED we wish to use.</p>
</div><div class="col-lg-5 col-md-6 col-sm-12"><figure><img alt="Figure 1. led_sw Digital Circuit Diagram" src="../images/cb2ececf218663d1a8dbb067f5509d1a.png"/><figcaption>Figure 1. led_sw Digital Circuit Diagram</figcaption></figure>
</div></div><div class="row"><div class="col-md-7 col-sm-12"><p>Xilinx has defined the <strong>“.xdc” constraint file</strong> for this purpose. We can write statements in the .xdc file to connect the logical signal names we used in our Verilog circuit definition to the physical pin locations on the ZYNQ device. But first, we need to know what physical pins on the ZYNQ device are tied to the devices we want our logical circuit to drive. The figure below is taken from the Blackboard schematic. The yellow boxes show LD0 is connected to ZYNQ pin N20, and SW0 is connected to pin R17. So, when SW0 outputs 0V or 3.3V signal, ZYNQ pin R17 will be driven to 0V (logic ‘0’) or 3.3V (logic ‘1’), and any circuit node in our design we connect to pin R17 will also be driven to a ‘0’ or a ‘1’. Likewise, if we connect an output signal in our design to ZYNQ pin N20, that signal will drive LED0. We can turn on LED0 by driving that signal to a ‘1’ (3.3V), and we can turn the LED off by driving the signal to a ‘0’ (0V).</p>
</div><div class="col-md-5"><figure><img alt="Figure 2. LD0 and SW0 on Blackboard's Circuit Diagram" src="../images/6d12ea228033403417b4ec17218602de.png"/><figcaption>Figure 2. LD0 and SW0 on Blackboard’s Circuit Diagram</figcaption></figure>
</div></div><p data-source-line="65">A little later in this project, we’ll show you how to create the required entries in the .xdc file.</p>
<h2 data-source-line="68" id="step-1-create-a-new-project">Step 1: Create a new project</h2>
<p data-source-line="69">Create an empty project named <code>project 2.v</code> in the Vivado tool as shown in <a class="btn btn-sm btn-primary" href="https://www.realdigital.org/doc/6d0a14319c39a769f9c0141b62f149cc#create-verilog-file-as-design-source"><strong>TUTORIAL: CREATE A VIVADO PROJECT</strong></a>.
Make sure you select the ZYNQ part that is on your Blackboard.</p>
<h2 data-source-line="72" id="step-2-design-the-circuit-in-verilog-hdl">Step 2: Design the circuit in Verilog HDL</h2>
<h3 data-source-line="73" id="add-an-empty-verilog-file">Add an empty Verilog file</h3>
<p data-source-line="74">Create and add a Verilog source file named <code>led_sw.v</code> to your project. If you can’t remember how, refer to Step 3 in the “Create Verilog File” section of the first project: <a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/6d0a14319c39a769f9c0141b62f149cc"><strong>PROJECT 1.1: GETTING STARTED WITH FPGA</strong></a>.</p>
<h3 data-source-line="76" id="declare-inputs-and-outputs">Declare Inputs and Outputs</h3>
<p data-source-line="77">Verilog is a hardware description language. The first thing that you need to descrbe about a digital system is its input and output. In <mark><strong>led_sw</strong></mark> circuit, we have one input named <mark>sw</mark>, and one output named <mark>led</mark>. The declaration of inputs and outputs will go between the brackets, after <mark><strong>led_sw</strong></mark> (similar to function declaration syntax in C language), as follows:</p>
<pre><code class="hljs language-Verilog"><span class="hljs-keyword">module</span> led_sw(
    <span class="hljs-keyword">output</span> led,
    <span class="hljs-keyword">input</span> sw
);
</code></pre>
<blockquote class="bq-primary" data-source-line="84">
<h4 class="bq-title" id="inputoutput-declaration">Input/Output Declaration</h4>
<p>A Verilog module declaraction is similar to the function prototype declaration in the C language.
It is also legal to declare the module as shown in the block below with a syntax similar to K&amp;R style function declaration in C language.</p>
<pre><code class="hljs language-Verilog"><span class="hljs-keyword">module</span> led_sw(led, sw);
<span class="hljs-keyword">input</span> sw;
<span class="hljs-keyword">output</span> led;
...
<span class="hljs-keyword">endmodule</span>
</code></pre>
<p>By default, if you declare the signal as <code>input sw</code>;, <code>sw</code> is recognized as a single wire.
If you want to declare a bus, you need to specify the index of the bus at the time of declaration.
For example, if you want to declare an 8-bit wide input signal to take in the signals generated by 8 slide switches, you need an input <code>sw</code> which is 8-bit wide.
The following code declares such a 8-bit wide <code>sw</code> signal with index 7 on left-most bit and index 0 on right-most bit.</p>
<pre><code class="hljs language-Verilog"><span class="hljs-keyword">input</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] sw;
</code></pre>
<p></p>
</blockquote>
<h3 data-source-line="103" id="describe-the-digital-circuit">Describe the Digital Circuit</h3>
<p data-source-line="104">After the declaration of inputs and outputs, you need to implement the digital circuit by describing its functionality using Verilog language. The implementation code sits between module declaration and the <code>endmodule</code> keyword. In this project, we will use <code>assign</code> statement in Verilog to pass the digital value from input <code>sw</code> to output <code>led</code>. In another word, output signal <code>led</code> is driven by input signal <code>sw</code>.</p>
<pre><code class="hljs language-Verilog"><span class="hljs-keyword">assign</span> led = sw;
</code></pre>
<blockquote class="bq-primary" data-source-line="110">
<h4 class="bq-title" id="verilog-assign-statement">Verilog: Assign Statement</h4>
<div class="row"><div class="col-md-6"><p>In Verilog, <code>assign</code> statement is used to pass the value of a logic expression on the right to the variable on the left.
In the code above, the value of signal sw is passed to signal led. However, <code>assign</code> statement can be used with signal bus as well.
In the code below, both A and B are 8-bit wide, indexed as <code>[7:0]</code>. The value of input A is passed to output B, as described with the <code>assign</code> statement, resulting in a circuit shown in Figure 2.</p>
<pre><code class="hljs language-Verilog"><span class="hljs-keyword">input</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] A;
<span class="hljs-keyword">output</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] B; 
<span class="hljs-keyword">assign</span> A = B;
</code></pre>
<p>But what if A is defined as <code>input [0:7] A;</code>? Can you try to find a way to test it?</p>
</div><div class="col-md-6"><figure><img alt="Figure 3. Circuit Schematic of pass 8-bit input A to 8-bit output B with assign statement." src="../images/77db7f944f78dd285248387da8ea941d.png"/><figcaption>Figure 3. Circuit Schematic of pass 8-bit input A to 8-bit output B with assign statement.</figcaption></figure>
</div></div><p></p>
</blockquote>
<h3 data-source-line="129" id="end-description">End Description</h3>
<p data-source-line="130">Lastly, you must always make sure to end the module description with the <code>endmodule</code> keyword.</p>
<h3 data-source-line="131" id="verilog-source-file">Verilog Source File</h3>
<p data-source-line="132">When you have completed the previous steps, your Verilog source file should look like this:</p>
<pre><code class="hljs language-Verilog"><span class="hljs-meta">`<span class="hljs-meta-keyword">timescale</span> 1ns/1ps</span>
<span class="hljs-keyword">module</span> led_sw(
    <span class="hljs-keyword">output</span> led,
    <span class="hljs-keyword">input</span> sw
);

<span class="hljs-keyword">assign</span> led = sw;

<span class="hljs-keyword">endmodule</span>
</code></pre>
<h2 data-source-line="145" id="step-3-create-a-xilinx-design-constraints-xdc">Step 3: Create a Xilinx Design Constraints (XDC)</h2>
<h3 data-source-line="146" id="create-and-add-an-empty-constraint-file">Create and Add an Empty Constraint File</h3>
<p data-source-line="147">Create and add an empty constraint file named <code>project2.xdc</code> to your project, as shown in <a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/6d0a14319c39a769f9c0141b62f149cc#create-design-constraints"><strong>PROJECT 1.1: GETTING STARTED WITH FPGA</strong></a>. section Create Design Constraints in step 3.</p>
<h3 data-source-line="149" id="add-physical-constraints-to-input-and-output-ports">Add Physical Constraints to Input and Output Ports</h3>
<p data-source-line="150">The circuit has been implemented but the Xilinx tools still need to know which physical pins on the FPGA the input port sw and output port <mark>led</mark> are mapped to. The first line on the XDC file specifies to the pin location of port <mark>sw</mark>. The second line specifies to the IO Standard of port <mark>sw</mark>. The third line and the forth line specifies the physical pin location and IO standard of port <mark>led</mark>.</p>
<pre><code class="hljs language-tcl"><span class="hljs-comment">#IO_L19N_T3_VREF_34 Schematic=SW0</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports { sw }]; 
<span class="hljs-comment">#IO_L14P_T2_SRCC_34 Schematic=LD0</span>
set_property -<span class="hljs-keyword">dict</span> { PACKAGE_PIN N20   IOSTANDARD LVCMOS33 } [get_ports { led }]; 
</code></pre>
<blockquote class="bq-primary" data-source-line="159">
<h4 class="bq-title" id="fpga-pin-location">FPGA Pin Location</h4>
<div class="row"><div class="col-md-4"><p>The Zynq-7000 All Programmable SoC (XC7Z007S-CLG400) has an Artix 7 FPGA that is used on Blackboard.
The Artix 7 FPGA is packaged in 400-pin Ceramic Ball Grid Array (CBGA).
Figure 4 shows the bottom of the Zynq SoC chip on Blackboard board, and Figure 5 is the package view of the Zynq SoC in Vivado.</p>
<p>After a close inspection of Figure 5, you probably can figure out where pin <mark>R17</mark> and pin <mark>N20</mark> are located.</p>
</div><div class="col-md-4"><figure><img alt="Figure 4. Zynq 7000S SoC FPGA Bottom View" src="../images/8eed3490029dead72e750b0be4729ddd.jpeg"/><figcaption>Figure 4. Zynq 7000S SoC FPGA Bottom View</figcaption></figure>
<p>Acquired from <a href="https://www.digikey.com/product-detail/en/xilinx-inc/XC7Z007S-1CLG400C/122-2008-ND/6593131">Digikey Xilinx Inc. SoC</a> page.</p>
</div><div class="col-md-4"><figure><img alt="Figure 5. Zynq 7000S XC7Z007S-1CLG400C Package Pin Location" src="../images/9985fc25af70ac1449c9bec46bce7c80.png"/><figcaption>Figure 5. Zynq 7000S XC7Z007S-1CLG400C Package Pin Location</figcaption></figure>
</div></div><p></p>
</blockquote>
<blockquote class="bq-primary" data-source-line="180">
<h4 class="bq-title" id="io-standard">IO Standard</h4>
<p>Usually in a digital system, a wire at a high voltage level is considered binary <mark>1</mark> and a wire at a low voltage level is considered binary <mark>0</mark>. However, how high and how low should those voltages be? Actually, different devices may adopt different standards for what thoes voltages are. For example, the DDR3 memory operates at 1.8V, USB Connector operates at 5V, while the slide switches on Blackboard board will output 3.3V when on. So, organizations like <a href="https://www.jedec.org/">JEDEC</a> defines a series of interface standards that most electronic device makers support. Xilinx FPGAs support a wide range of interface voltage standards, but users like you need to tell the tools which voltage standard each pin in your design should use. On Blackboard board, the slide switch circuit is designed to output a 3.3V when the switch is on, and 0V when off. The LED on Blackboard board lights up when 3.3V is presented on the corresponding FPGA pin. So, in the constraint file you write above, the <mark>IOSTANDARD</mark> property of both <mark>sw</mark> and <mark>led</mark> are set to <mark>LVCMOS33</mark>, which is a 3.3V voltage standard defined by <a href="https://www.jedec.org/">JEDEC</a> in document JESD8C.01.</p>
</blockquote>
<blockquote class="bq-primary" data-source-line="184">
<h4 class="bq-title" id="where-to-find-information-about-io-constraints">Where to find information about I/O Constraints</h4>
<p>You can find the location you need from the Blackboard, or you can download the <a class="btn btn-sm btn-orange" href="/downloads/17d8290752cdfb33f9312c8c1effc30d.txt"><strong>Blackboard master XDC</strong></a> for your board from the Real Digital®’s website and copy the corresponding lines for this step.</p>
</blockquote>
<h2 data-source-line="188" id="step-4-generate-bit-file-and-test-it-on-your-blackboard">Step 4: Generate Bit File and Test it on your Blackboard</h2>
<p data-source-line="189">Run synthesis, implementation, and generate bitstream as shown in
<a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/6d0a14319c39a769f9c0141b62f149cc#step-4-synthesize-implementation-and-generate-bitstream"><strong>PROJECT 1.1: GETTING STARTED WITH FPGA</strong></a>
step 4 and download it to your FPGA board using <mark>Hardware Manager</mark>.</p>
<h2 data-source-line="193" id="requirements">Requirements</h2>
<h3 data-source-line="194" id="1-verify-the-demo-project-one-switch-to-control-one-led"><i aria-hidden="true" class="fa fa-check-square-o"></i> 1. Verify the Demo Project: One Switch to Control One LED</h3>
<p data-source-line="196">Test that after you program your board, you can slide on the SW0 on your board to turn on LD0.</p>
<h3 data-source-line="198" id="2-try-using-all-leds-and-switches"><i aria-hidden="true" class="fa fa-check-square-o"></i> 2. Try using all LEDs and switches</h3>
<div class="row"><div class="col-md-4"><p>This project demonstrates how to use one slide switch to turn on one LED. Modify your code to connect all 8 slide switches to 8 green LEDs on you Blackboard, with each slide switch turning on the LED above it. Note that LEDs 4-7 are actually three LED packages, and that the green LEDs can be accessed individually or you can tie the signals of switches 4-7 to each RGB LED signal just as shown in the video to your right.</p>
</div><div class="col-md-8"><iframe allowfullscreen="" frameborder="0" height="315" src="https://www.youtube.com/embed/aMldsL4unpo" style="max-width:100%;" width="560">
</iframe>
</div></div><h3 data-source-line="209" id="3-reverse-the-order"><i aria-hidden="true" class="fa fa-check-square-o"></i> 3. Reverse the order</h3>
<div class="row"><div class="col-md-4"><p>Instead of turning on the LED above each switch, reverse the order so SW0 turns on LED7, SW1 turns on LED6, etc. Can you do this by modifying your Verilog source file? Or by modifying the xdc constraints file? Would either work? Try it! Try both!</p>
</div><div class="col-md-8"><iframe allowfullscreen="" frameborder="0" height="315" src="https://www.youtube.com/embed/-06PQLhz6hc" style="max-width:100%;" width="560">
</iframe>
</div></div><h2 data-source-line="221" id="next-project-push-buttons-and-seven-segment-display"><i aria-hidden="true" class="fa fa-sign-out"></i> Next Project: Push Buttons and Seven Segment Display</h2>
<p data-source-line="222">Once you are confident in doing this project, continue with the next! <a class="btn btn-sm btn-default" href="https://www.realdigital.org/doc/1aff09723cd82bbf4b8fd48f4e0b0ad6">PROJECT 1.3: PUSH BUTTON AND SEVEN SEGMENT DISPLAY</a></p>
</div>
<div class="col col-toc">
<nav class="sticky-top sticky" id="doc-toc">
</nav>
</div>
</div>
</article>
</div>
<div aria-hidden="true" aria-labelledby="imagePreview" class="modal fade" id="docImagePreviewModal" role="dialog" tabindex="-1">
<div class="modal-dialog modal-lg" role="document" style="max-width: 80vw;">

</div>
</div>
</div>
<footer class="page-footer center-on-small-only">
<div class="container-fluid">
<div class="footer-copyright">
            Copyright © 2018 realdigital.org. All Rights Reserved.<br/>
            Documents licensed <a href="http://creativecommons.org/licenses/by-sa/4.0/" rel="license">CC SA 4.0</a>.
        </div>
</div>
</footer>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/3.2.1/jquery.min.js" type="text/javascript"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/wow/1.1.2/wow.min.js" type="text/javascript"></script>
<script src="/build/manifest.d41d8cd98f00b204e980.js" type="text/javascript"></script>
<script src="/build/realdigital.de4335d491c4f4582d5e.js" type="text/javascript"></script>
<script src="/build/js/app.b4b1f84db5840c3f9f81.js" type="text/javascript"></script>
<script>new WOW().init();</script>
</body>
</html>
