<stg><name>makeSuperPoint_alignedToLine11</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:7 %row_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_list_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
:8 %zext_ln1442 = zext i3 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln1442"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln1442

]]></Node>
<StgValue><ssdm name="radii_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="3">
<![CDATA[
:13 %y = load i3 %radii_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1442

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="3">
<![CDATA[
:15 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl

]]></Node>
<StgValue><ssdm name="original_ppl_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="32">
<![CDATA[
:5 %empty = trunc i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:9 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
:10 %zext_ln1449 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1449"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:11 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="3">
<![CDATA[
:13 %y = load i3 %radii_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="3">
<![CDATA[
:15 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %icmp_ln1447 = icmp_sgt  i32 %GDn_points_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1447"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln1447 = br i1 %icmp_ln1447, void %._crit_edge_ifconv, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln1447"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %trunc_ln1447 = trunc i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="trunc_ln1447"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:1 %br_ln1447 = br void

]]></Node>
<StgValue><ssdm name="br_ln1447"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %row_list_size = phi i31 %add_ln1449, void %.split5, i31 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="row_list_size"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln1449 = add i31 %row_list_size, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1449"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln1447_1 = icmp_eq  i31 %row_list_size, i31 %trunc_ln1447

]]></Node>
<StgValue><ssdm name="icmp_ln1447_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1447 = br i1 %icmp_ln1447_1, void %.split5, void %._crit_edge_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1447"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="31">
<![CDATA[
.split5:1 %trunc_ln1449 = trunc i31 %row_list_size

]]></Node>
<StgValue><ssdm name="trunc_ln1449"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split5:2 %add_ln1449_1 = add i11 %tmp_s, i11 %trunc_ln1449

]]></Node>
<StgValue><ssdm name="add_ln1449_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.split5:3 %tmp_60_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1449_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split5:4 %or_ln1449 = or i12 %tmp_60_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1449"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
.split5:5 %zext_ln1449_1 = zext i12 %or_ln1449

]]></Node>
<StgValue><ssdm name="zext_ln1449_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:6 %GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1449_1

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
.split5:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="31">
<![CDATA[
.split5:0 %row_list_size_cast = zext i31 %row_list_size

]]></Node>
<StgValue><ssdm name="row_list_size_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:7 %specloopname_ln1444 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln1444"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:8 %row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %row_list_size_cast

]]></Node>
<StgValue><ssdm name="row_list_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
.split5:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split5:10 %store_ln1449 = store i32 %GDarrayDecoded_load, i8 %row_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1449"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.split5:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv.loopexit:0 %br_ln0 = br void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1 %sext_ln215 = sext i32 %z_top_read

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2 %sext_ln215_24 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge_ifconv:3 %ret = sub i33 %sext_ln215, i33 %sext_ln215_24

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge_ifconv:5 %add_ln1364 = add i25 %y, i25 28554432

]]></Node>
<StgValue><ssdm name="add_ln1364"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="58" op_0_bw="33">
<![CDATA[
._crit_edge_ifconv:4 %sext_ln1364 = sext i33 %ret

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="58" op_0_bw="25">
<![CDATA[
._crit_edge_ifconv:6 %zext_ln1364 = zext i25 %add_ln1364

]]></Node>
<StgValue><ssdm name="zext_ln1364"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
._crit_edge_ifconv:7 %mul_ln1364 = mul i58 %zext_ln1364, i58 %sext_ln1364

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="58" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:11 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i58.i32, i58 %mul_ln1364, i32 57

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="117" op_0_bw="58">
<![CDATA[
._crit_edge_ifconv:8 %sext_ln1364_1 = sext i58 %mul_ln1364

]]></Node>
<StgValue><ssdm name="sext_ln1364_1"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
._crit_edge_ifconv:9 %mul_ln1364_1 = mul i117 %sext_ln1364_1, i117 483570327845851670

]]></Node>
<StgValue><ssdm name="mul_ln1364_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
._crit_edge_ifconv:9 %mul_ln1364_1 = mul i117 %sext_ln1364_1, i117 483570327845851670

]]></Node>
<StgValue><ssdm name="mul_ln1364_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="34" op_0_bw="34" op_1_bw="117" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:13 %tmp_44 = partselect i34 @_ssdm_op_PartSelect.i34.i117.i32.i32, i117 %mul_ln1364_1, i32 83, i32 116

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:0 %row_list_size_0_lcssa = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="row_list_size_0_lcssa"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
._crit_edge_ifconv:10 %sub_ln1364 = sub i117 0, i117 %mul_ln1364_1

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="34" op_0_bw="34" op_1_bw="117" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:12 %tmp_43 = partselect i34 @_ssdm_op_PartSelect.i34.i117.i32.i32, i117 %sub_ln1364, i32 83, i32 116

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
._crit_edge_ifconv:14 %select_ln1364 = select i1 %tmp_42, i34 %tmp_43, i34 %tmp_44

]]></Node>
<StgValue><ssdm name="select_ln1364"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:15 %sub_ln1364_1 = sub i34 0, i34 %select_ln1364

]]></Node>
<StgValue><ssdm name="sub_ln1364_1"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
._crit_edge_ifconv:16 %select_ln1364_1 = select i1 %tmp_42, i34 %sub_ln1364_1, i34 %tmp_44

]]></Node>
<StgValue><ssdm name="select_ln1364_1"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="34" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:17 %sext_ln534 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:18 %projectionToRow = add i34 %select_ln1364_1, i34 %sext_ln534

]]></Node>
<StgValue><ssdm name="projectionToRow"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="34">
<![CDATA[
._crit_edge_ifconv:19 %call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i34 %projectionToRow

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="34">
<![CDATA[
._crit_edge_ifconv:19 %call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i34 %projectionToRow

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge_ifconv:20 %start_index = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="start_index"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="96">
<![CDATA[
._crit_edge_ifconv:21 %start_value = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="start_value"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:26 %icmp_ln1481_1 = icmp_sgt  i64 %start_value, i64 10

]]></Node>
<StgValue><ssdm name="icmp_ln1481_1"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:40 %icmp_ln1537 = icmp_slt  i64 %start_value, i64 18446744073709551606

]]></Node>
<StgValue><ssdm name="icmp_ln1537"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="32" op_3_bw="32" op_4_bw="26" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge_ifconv:22 %call_ret = call i64 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:38 %add_ln1532 = add i32 %row_list_size_0_lcssa, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1532"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:39 %icmp_ln1532 = icmp_ne  i32 %start_index, i32 %add_ln1532

]]></Node>
<StgValue><ssdm name="icmp_ln1532"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:42 %start_index_2 = add i32 %start_index, i32 1

]]></Node>
<StgValue><ssdm name="start_index_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="32" op_3_bw="32" op_4_bw="26" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge_ifconv:22 %call_ret = call i64 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:23 %left_bound = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="left_bound"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:24 %right_bound = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="right_bound"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:25 %icmp_ln1481 = icmp_ne  i32 %start_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1481"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:27 %and_ln1481 = and i1 %icmp_ln1481, i1 %icmp_ln1481_1

]]></Node>
<StgValue><ssdm name="and_ln1481"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:28 %start_index_1 = add i32 %start_index, i32 4294967295

]]></Node>
<StgValue><ssdm name="start_index_1"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:29 %select_ln1481 = select i1 %and_ln1481, i32 %start_index_1, i32 %start_index

]]></Node>
<StgValue><ssdm name="select_ln1481"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:30 %trunc_ln1486 = trunc i32 %select_ln1481

]]></Node>
<StgValue><ssdm name="trunc_ln1486"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31 %add_ln1486 = add i32 %select_ln1481, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="add_ln1486"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32 %trunc_ln1486_1 = trunc i32 %right_bound

]]></Node>
<StgValue><ssdm name="trunc_ln1486_1"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33 %add_ln1486_1 = add i32 %right_bound, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1486_1"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:34 %add_ln1486_2 = add i11 %trunc_ln1486_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1486_2"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:35 %icmp_ln1486 = icmp_sgt  i32 %add_ln1486, i32 %add_ln1486_1

]]></Node>
<StgValue><ssdm name="icmp_ln1486"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:36 %sub_ln1505 = sub i11 %add_ln1486_2, i11 %empty

]]></Node>
<StgValue><ssdm name="sub_ln1505"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:37 %select_ln1486 = select i1 %icmp_ln1486, i11 %sub_ln1505, i11 %trunc_ln1486

]]></Node>
<StgValue><ssdm name="select_ln1486"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:41 %and_ln1532 = and i1 %icmp_ln1532, i1 %icmp_ln1537

]]></Node>
<StgValue><ssdm name="and_ln1532"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:43 %select_ln1532 = select i1 %and_ln1532, i32 %start_index_2, i32 %start_index

]]></Node>
<StgValue><ssdm name="select_ln1532"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:44 %sub_ln1547 = sub i32 %select_ln1532, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="sub_ln1547"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:45 %trunc_ln1547 = trunc i32 %sub_ln1547

]]></Node>
<StgValue><ssdm name="trunc_ln1547"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:46 %add_ln1547 = add i32 %sub_ln1547, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1547"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:47 %icmp_ln1547 = icmp_slt  i32 %add_ln1547, i32 %left_bound

]]></Node>
<StgValue><ssdm name="icmp_ln1547"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:48 %trunc_ln1568 = trunc i32 %left_bound

]]></Node>
<StgValue><ssdm name="trunc_ln1568"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:49 %add_ln1568 = add i11 %trunc_ln1547, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1568"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:50 %select_ln1568 = select i1 %icmp_ln1547, i11 %trunc_ln1568, i11 %add_ln1568

]]></Node>
<StgValue><ssdm name="select_ln1568"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:51 %temp_start = select i1 %leftRight_read, i11 %select_ln1486, i11 %select_ln1568

]]></Node>
<StgValue><ssdm name="temp_start"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:52 %br_ln1593 = br void

]]></Node>
<StgValue><ssdm name="br_ln1593"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i6 0, void %._crit_edge_ifconv, i6 %add_ln1593_2, void %.split3

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %j_1 = phi i5 0, void %._crit_edge_ifconv, i5 %select_ln1593_1, void %.split3

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %z = phi i2 0, void %._crit_edge_ifconv, i2 %add_ln1599, void %.split3

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln1593_2 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1593_2"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5 %icmp_ln1593 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln1593"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln1593 = br i1 %icmp_ln1593, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln1593"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:0 %add_ln1593 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1593"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split3:3 %icmp_ln1599 = icmp_eq  i2 %z, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1599"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split3:4 %select_ln1593 = select i1 %icmp_ln1599, i2 0, i2 %z

]]></Node>
<StgValue><ssdm name="select_ln1593"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:5 %select_ln1593_1 = select i1 %icmp_ln1599, i5 %add_ln1593, i5 %j_1

]]></Node>
<StgValue><ssdm name="select_ln1593_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split3:25 %add_ln1599 = add i2 %select_ln1593, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1599"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="5">
<![CDATA[
.split3:9 %zext_ln1593 = zext i5 %select_ln1593_1

]]></Node>
<StgValue><ssdm name="zext_ln1593"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:10 %add_ln1593_1 = add i11 %zext_ln1593, i11 %temp_start

]]></Node>
<StgValue><ssdm name="add_ln1593_1"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:11 %add_ln1604_1 = add i11 %tmp_s, i11 %add_ln1593_1

]]></Node>
<StgValue><ssdm name="add_ln1604_1"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.split3:12 %tmp_68_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1604_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="2">
<![CDATA[
.split3:14 %zext_ln1604_1 = zext i2 %select_ln1593

]]></Node>
<StgValue><ssdm name="zext_ln1604_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:19 %add_ln1604_3 = add i12 %tmp_68_cast, i12 %zext_ln1604_1

]]></Node>
<StgValue><ssdm name="add_ln1604_3"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="12">
<![CDATA[
.split3:20 %zext_ln1604_4 = zext i12 %add_ln1604_3

]]></Node>
<StgValue><ssdm name="zext_ln1604_4"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %GDarrayDecoded_addr_4 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1604_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_4"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
.split3:23 %GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:2 %empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="5">
<![CDATA[
.split3:6 %zext_ln1604 = zext i5 %select_ln1593_1

]]></Node>
<StgValue><ssdm name="zext_ln1604"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:7 %add_ln1604 = add i8 %zext_ln1449, i8 %zext_ln1604

]]></Node>
<StgValue><ssdm name="add_ln1604"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:8 %shl_ln1593 = shl i8 %add_ln1604, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln1593"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="2">
<![CDATA[
.split3:15 %zext_ln1604_2 = zext i2 %select_ln1593

]]></Node>
<StgValue><ssdm name="zext_ln1604_2"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:16 %add_ln1604_2 = add i8 %shl_ln1593, i8 %zext_ln1604_2

]]></Node>
<StgValue><ssdm name="add_ln1604_2"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
.split3:17 %zext_ln1604_3 = zext i8 %add_ln1604_2

]]></Node>
<StgValue><ssdm name="zext_ln1604_3"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:18 %init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln1604_3

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:22 %specloopname_ln1599 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln1599"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
.split3:23 %GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split3:24 %store_ln1604 = store i32 %GDarrayDecoded_load_4, i8 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln1604"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.split3:26 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32">
<![CDATA[
:0 %ret_ln1609 = ret i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="ret_ln1609"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
