iverilog -o cpu.vvp cpu.v pc.v mux8bit21.v mux3bit21.v dc1.v datamemory.v CU.v bitextender.v ALU.v ir.v adrsExtend.v regfile.v imem.v 
RAM[0]= 16'b0000010001000000; // add $2,$1,$0
  RAM[1]= 16'b0100011000001110; // addi $1,$0,30
  RAM[2]= 16'b1011000011100001; // lw $4,1($3)
  RAM[3]= 16'b1111001011010001; // sw $2,9($3) 
  RAM[4]= 16'b0010000000000000; // j 0