

================================================================
== Vivado HLS Report for 'my_filter_buffer'
================================================================
* Date:           Wed Mar 10 21:28:09 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        sliding_window_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |   26|   26|        12|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1797|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     18|     332|    448|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    694|
|Register         |        -|      -|    1885|    273|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|    2217|   3212|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |               Instance              |               Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |my_filter_buffer_CTRL_s_axi_U        |my_filter_buffer_CTRL_s_axi        |        0|      0|   50|   56|
    |my_filter_buffer_KERNEL_BUS_s_axi_U  |my_filter_buffer_KERNEL_BUS_s_axi  |        0|      0|  282|  328|
    |my_filter_buffer_bkb_U0              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U1              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U2              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U3              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U4              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U5              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U6              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U7              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_bkb_U8              |my_filter_buffer_bkb               |        0|      2|    0|    0|
    |my_filter_buffer_cud_U9              |my_filter_buffer_cud               |        0|      0|    0|   32|
    |my_filter_buffer_cud_U10             |my_filter_buffer_cud               |        0|      0|    0|   32|
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Total                                |                                   |        0|     18|  332|  448|
    +-------------------------------------+-----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next7_fu_1042_p2       |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_834_p2         |     +    |      0|  0|   3|           3|           1|
    |read_count_fu_1197_p2                 |     +    |      0|  0|  32|          32|           1|
    |result_3_0_1_i_fu_1559_p2             |     +    |      0|  0|  16|          32|          32|
    |result_3_0_2_i_fu_1603_p2             |     +    |      0|  0|  16|          32|          32|
    |result_3_1_1_i_fu_1643_p2             |     +    |      0|  0|  16|          32|          32|
    |result_3_1_2_i_fu_1657_p2             |     +    |      0|  0|  16|          32|          32|
    |result_3_1_i_fu_1624_p2               |     +    |      0|  0|  16|          32|          32|
    |result_3_2_1_i_fu_1720_p2             |     +    |      0|  0|  16|          32|          32|
    |result_3_2_2_i_fu_1751_p2             |     +    |      0|  0|  16|          32|          32|
    |result_3_2_i_fu_1699_p2               |     +    |      0|  0|  16|          32|          32|
    |result_3_i_fu_1533_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_1746_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp3_fu_1553_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_1597_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_1619_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_1638_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_1651_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_1693_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1715_p2                       |     +    |      0|  0|  16|          32|          32|
    |x_1_fu_715_p2                         |     +    |      0|  0|   3|           1|           3|
    |x_2_fu_741_p2                         |     +    |      0|  0|   3|           3|           1|
    |x_3_fu_892_p2                         |     +    |      0|  0|   2|           1|           2|
    |x_4_fu_1208_p2                        |     +    |      0|  0|   3|           3|           1|
    |x_assign_1_fu_1570_p2                 |     +    |      0|  0|   3|           3|           1|
    |y9_fu_854_p2                          |     +    |      0|  0|   2|           1|           2|
    |y_assign_1_mid1_fu_1104_p2            |     +    |      0|  0|   3|           3|           2|
    |y_fu_1022_p2                          |     +    |      0|  0|   3|           3|           1|
    |ap_condition_1021                     |    and   |      0|  0|   1|           1|           1|
    |ap_condition_1148                     |    and   |      0|  0|   1|           1|           1|
    |ap_condition_1391                     |    and   |      0|  0|   1|           1|           1|
    |in_stream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |in_stream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |or_cond1_i6_i_fu_1685_p2              |    and   |      0|  0|   1|           1|           1|
    |or_cond1_i_i_fu_1539_p2               |    and   |      0|  0|   1|           1|           1|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |p_i2_i_fu_1589_p2                     |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_898_p2                       |   icmp   |      0|  0|   1|           2|           1|
    |cond2_fu_878_p2                       |   icmp   |      0|  0|   1|           2|           1|
    |cond3_mid1_fu_872_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_709_p2                        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond1_fu_699_p2                   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_1048_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_735_p2                   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_flatten8_fu_1036_p2          |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_flatten_fu_828_p2            |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_840_p2                    |   icmp   |      0|  0|   1|           2|           2|
    |icmp_fu_1191_p2                       |   icmp   |      0|  0|  10|          28|           1|
    |in_stream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp2_fu_1379_p2                   |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp3_fu_1385_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_1391_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp6_fu_756_p2                    |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp8_fu_761_p2                    |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_751_p2                     |   icmp   |      0|  0|   2|           2|           3|
    |tmp_2_i_fu_1142_p2                    |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_i_fu_1004_p2                    |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_i_mid1_fu_1062_p2               |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_i_fu_1148_p2                    |   icmp   |      0|  0|   2|           3|           2|
    |tmp_5_i_fu_1010_p2                    |   icmp   |      0|  0|   2|           3|           2|
    |tmp_5_i_mid1_fu_1076_p2               |   icmp   |      0|  0|   2|           3|           2|
    |tmp_9_i_i_fu_1172_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_i_i_fu_1016_p2                    |   icmp   |      0|  0|   2|           3|           1|
    |tmp_i_i_mid1_fu_1090_p2               |   icmp   |      0|  0|   2|           3|           1|
    |ap_condition_2370                     |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_1397_p2                   |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_766_p2                     |    or    |      0|  0|   1|           1|           1|
    |p_i_fu_1166_p2                        |    or    |      0|  0|   1|           1|           1|
    |tmp1_fu_1154_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_1160_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_1667_p2                      |    or    |      0|  0|   5|           3|           3|
    |tmp_s_fu_1731_p2                      |    or    |      0|  0|   5|           3|           3|
    |cond3_mid2_fu_884_p3                  |  select  |      0|  0|   1|           1|           1|
    |line_buf_0_3_13_fu_1443_p3            |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_3_14_fu_1451_p3            |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_3_1_fu_721_p3              |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_3_4_fu_728_p3              |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_3_6_fu_1411_p3             |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_3_7_fu_1427_p3             |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_3_9_fu_1435_p3             |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_11_fu_1482_p3            |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_12_fu_1498_p3            |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_14_fu_1506_p3            |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_15_fu_1514_p3            |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_16_fu_1522_p3            |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_2_fu_780_p3              |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_4_fu_796_p3              |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_6_fu_804_p3              |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_7_fu_812_p3              |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_9_fu_820_p3              |  select  |      0|  0|  32|           1|          32|
    |line_buf_load13_phi_fu_904_p3         |  select  |      0|  0|  32|           1|          32|
    |line_buf_load14_phi_fu_912_p3         |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_1490_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_788_p3                     |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_1403_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_1419_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_1474_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_772_p3                      |  select  |      0|  0|  32|           1|          32|
    |result_2_0_1_i_fu_1564_p3             |  select  |      0|  0|  32|           1|          32|
    |result_2_0_2_i_fu_1608_p3             |  select  |      0|  0|  32|           1|          32|
    |result_2_1_2_i_fu_1679_p3             |  select  |      0|  0|  32|           1|          32|
    |result_2_1_i_fu_1629_p3               |  select  |      0|  0|  32|           1|          32|
    |result_2_2_1_i_fu_1725_p3             |  select  |      0|  0|  32|           1|          32|
    |result_2_2_i_fu_1704_p3               |  select  |      0|  0|  32|           1|          32|
    |result_2_i_fu_1543_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_2_mid2_v_fu_860_p3                |  select  |      0|  0|   2|           1|           2|
    |tmp_3_i_mid2_fu_1068_p3               |  select  |      0|  0|   1|           1|           1|
    |tmp_5_i_mid2_fu_1082_p3               |  select  |      0|  0|   1|           1|           1|
    |tmp_data_V_fu_1756_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_i2_i_mid2_v_fu_1126_p3            |  select  |      0|  0|   1|           1|           1|
    |tmp_i_i_mid2_fu_1096_p3               |  select  |      0|  0|   1|           1|           1|
    |window_1_1_2_fu_920_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_11_fu_936_p3             |  select  |      0|  0|  32|           1|          32|
    |window_2_2_3_fu_944_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_952_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_5_fu_960_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_6_fu_968_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_976_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_8_fu_984_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_fu_928_p3                  |  select  |      0|  0|  32|           1|          32|
    |x3_mid2_fu_846_p3                     |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_1054_p3              |  select  |      0|  0|   3|           1|           1|
    |y_assign_1_mid2_fu_1110_p3            |  select  |      0|  0|   3|           1|           3|
    |y_assign_mid2_fu_1134_p3              |  select  |      0|  0|   3|           1|           3|
    |rev_fu_1583_p2                        |    xor   |      0|  0|   2|           1|           2|
    |tmp_i2_i_mid2_fu_1662_p2              |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|1797|         776|        2000|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                               |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1                                 |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter11                                |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                                 |   1|          2|    1|          2|
    |ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681  |  32|          2|   32|         64|
    |in_stream_TDATA_blk_n                                   |   1|          2|    1|          2|
    |in_stream_V_data_V_0_data_out                           |  32|          2|   32|         64|
    |in_stream_V_data_V_0_state                              |   2|          3|    2|          6|
    |in_stream_V_dest_V_0_state                              |   2|          3|    2|          6|
    |indvar_flatten6_reg_542                                 |   5|          2|    5|         10|
    |indvar_flatten_reg_461                                  |   3|          2|    3|          6|
    |line_buf_0_2_3_reg_625                                  |  32|          2|   32|         64|
    |line_buf_0_3_3_reg_615                                  |  32|          2|   32|         64|
    |line_buf_1_2_3_reg_585                                  |  32|          2|   32|         64|
    |line_buf_1_3_13_reg_595                                 |  32|          2|   32|         64|
    |line_buf_1_3_17_phi_fu_686_p4                           |  32|          2|   32|         64|
    |line_buf_1_3_17_reg_681                                 |  32|          2|   32|         64|
    |line_buf_1_3_1_reg_605                                  |  32|          2|   32|         64|
    |line_buf_1_3_3_reg_575                                  |  32|          2|   32|         64|
    |out_stream_TDATA_blk_n                                  |   1|          2|    1|          2|
    |out_stream_V_data_V_1_data_out                          |  32|          2|   32|         64|
    |out_stream_V_data_V_1_state                             |   2|          3|    2|          6|
    |out_stream_V_dest_V_1_state                             |   2|          3|    2|          6|
    |out_stream_V_id_V_1_state                               |   2|          3|    2|          6|
    |out_stream_V_keep_V_1_state                             |   2|          3|    2|          6|
    |out_stream_V_last_V_1_state                             |   2|          3|    2|          6|
    |out_stream_V_strb_V_1_state                             |   2|          3|    2|          6|
    |out_stream_V_user_V_1_state                             |   2|          3|    2|          6|
    |read_count_1_fu_200                                     |  32|          2|   32|         64|
    |window_1_0_phi_fu_672_p4                                |  32|          2|   32|         64|
    |window_1_0_reg_669                                      |  32|          2|   32|         64|
    |window_1_1_phi_fu_661_p4                                |  32|          2|   32|         64|
    |window_1_1_reg_658                                      |  32|          2|   32|         64|
    |window_2_0_phi_fu_649_p4                                |  32|          2|   32|         64|
    |window_2_0_reg_646                                      |  32|          2|   32|         64|
    |window_2_1_phi_fu_638_p4                                |  32|          2|   32|         64|
    |window_2_1_reg_635                                      |  32|          2|   32|         64|
    |x1_reg_450                                              |   3|          2|    3|          6|
    |x3_reg_531                                              |   2|          2|    2|          4|
    |x_assign_reg_564                                        |   3|          2|    3|          6|
    |x_reg_391                                               |   3|          2|    3|          6|
    |y2_reg_472                                              |   2|          2|    2|          4|
    |y_assign_phi_fu_557_p4                                  |   3|          2|    3|          6|
    |y_assign_reg_553                                        |   3|          2|    3|          6|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 694|        105|  691|       1408|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10                                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11                                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9                                 |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp3_iter2_bias_0_read_reg_2006          |   8|   0|    8|          0|
    |ap_pipeline_reg_pp3_iter4_tmp_9_0_2_i_reg_2141          |  32|   0|   32|          0|
    |bias_0_read_reg_2006                                    |   8|   0|    8|          0|
    |bias_1_read_reg_2011                                    |   8|   0|    8|          0|
    |bias_2_read_reg_2016                                    |   8|   0|    8|          0|
    |bias_3_read_reg_2021                                    |   8|   0|    8|          0|
    |bias_4_read_reg_2026                                    |   8|   0|    8|          0|
    |bias_5_read_reg_2031                                    |   8|   0|    8|          0|
    |bias_6_read_reg_2036                                    |   8|   0|    8|          0|
    |bias_7_read_reg_2041                                    |   8|   0|    8|          0|
    |bias_8_read_reg_2046                                    |   8|   0|    8|          0|
    |cond_reg_1773                                           |   1|   0|    1|          0|
    |ctrl_read_reg_1764                                      |   8|   0|    8|          0|
    |exitcond1_reg_1769                                      |   1|   0|    1|          0|
    |exitcond4_reg_1794                                      |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1922                              |   1|   0|    1|          0|
    |icmp_reg_1972                                           |   1|   0|    1|          0|
    |in_stream_V_data_V_0_payload_A                          |  32|   0|   32|          0|
    |in_stream_V_data_V_0_payload_B                          |  32|   0|   32|          0|
    |in_stream_V_data_V_0_sel_rd                             |   1|   0|    1|          0|
    |in_stream_V_data_V_0_sel_wr                             |   1|   0|    1|          0|
    |in_stream_V_data_V_0_state                              |   2|   0|    2|          0|
    |in_stream_V_dest_V_0_state                              |   2|   0|    2|          0|
    |indvar_flatten6_reg_542                                 |   5|   0|    5|          0|
    |indvar_flatten_reg_461                                  |   3|   0|    3|          0|
    |line_buf_0_2_3_reg_625                                  |  32|   0|   32|          0|
    |line_buf_0_2_reg_379                                    |  32|   0|   32|          0|
    |line_buf_0_3_15_reg_2096                                |  32|   0|   32|          0|
    |line_buf_0_3_3_reg_615                                  |  32|   0|   32|          0|
    |line_buf_0_3_5_fu_192                                   |  32|   0|   32|          0|
    |line_buf_0_3_8_fu_196                                   |  32|   0|   32|          0|
    |line_buf_0_3_reg_367                                    |  32|   0|   32|          0|
    |line_buf_1_2_3_reg_585                                  |  32|   0|   32|          0|
    |line_buf_1_2_reg_414                                    |  32|   0|   32|          0|
    |line_buf_1_3_13_reg_595                                 |  32|   0|   32|          0|
    |line_buf_1_3_17_reg_681                                 |  32|   0|   32|          0|
    |line_buf_1_3_1_reg_605                                  |  32|   0|   32|          0|
    |line_buf_1_3_3_reg_575                                  |  32|   0|   32|          0|
    |line_buf_1_3_5_reg_426                                  |  32|   0|   32|          0|
    |line_buf_1_3_8_reg_438                                  |  32|   0|   32|          0|
    |line_buf_1_3_reg_402                                    |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_A                         |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_B                         |  32|   0|   32|          0|
    |out_stream_V_data_V_1_sel_rd                            |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr                            |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state                             |   2|   0|    2|          0|
    |out_stream_V_dest_V_1_sel_rd                            |   1|   0|    1|          0|
    |out_stream_V_dest_V_1_state                             |   2|   0|    2|          0|
    |out_stream_V_id_V_1_sel_rd                              |   1|   0|    1|          0|
    |out_stream_V_id_V_1_state                               |   2|   0|    2|          0|
    |out_stream_V_keep_V_1_sel_rd                            |   1|   0|    1|          0|
    |out_stream_V_keep_V_1_state                             |   2|   0|    2|          0|
    |out_stream_V_last_V_1_sel_rd                            |   1|   0|    1|          0|
    |out_stream_V_last_V_1_state                             |   2|   0|    2|          0|
    |out_stream_V_strb_V_1_sel_rd                            |   1|   0|    1|          0|
    |out_stream_V_strb_V_1_state                             |   2|   0|    2|          0|
    |out_stream_V_user_V_1_sel_rd                            |   1|   0|    1|          0|
    |out_stream_V_user_V_1_state                             |   2|   0|    2|          0|
    |p_i_reg_1961                                            |   1|   0|    1|          0|
    |read_count_1_fu_200                                     |  32|   0|   32|          0|
    |result_2_0_2_i_reg_2187                                 |  32|   0|   32|          0|
    |result_2_1_2_i_reg_2208                                 |  32|   0|   32|          0|
    |result_2_1_i_reg_2193                                   |  32|   0|   32|          0|
    |result_2_2_1_i_reg_2218                                 |  32|   0|   32|          0|
    |result_2_2_i_reg_2213                                   |  32|   0|   32|          0|
    |result_3_0_1_i_reg_2176                                 |  32|   0|   32|          0|
    |result_3_1_1_i_reg_2198                                 |  32|   0|   32|          0|
    |result_3_1_2_i_reg_2203                                 |  32|   0|   32|          0|
    |result_3_i_reg_2131                                     |  32|   0|   32|          0|
    |tmp_5_reg_1803                                          |   2|   0|    2|          0|
    |tmp_6_reg_1918                                          |   1|   0|    1|          0|
    |tmp_9_0_1_i_reg_2136                                    |  32|   0|   32|          0|
    |tmp_9_0_2_i_reg_2141                                    |  32|   0|   32|          0|
    |tmp_9_1_1_i_reg_2151                                    |  32|   0|   32|          0|
    |tmp_9_1_2_i_reg_2156                                    |  32|   0|   32|          0|
    |tmp_9_1_i_reg_2146                                      |  32|   0|   32|          0|
    |tmp_9_2_1_i_reg_2166                                    |  32|   0|   32|          0|
    |tmp_9_2_2_i_reg_2171                                    |  32|   0|   32|          0|
    |tmp_9_2_i_reg_2161                                      |  32|   0|   32|          0|
    |tmp_9_i_i_reg_1965                                      |   1|   0|    1|          0|
    |tmp_i2_i_mid2_v_reg_1949                                |   1|   0|    1|          0|
    |tmp_i_i_mid2_reg_1937                                   |   1|   0|    1|          0|
    |window_0_0_fu_176                                       |  32|   0|   32|          0|
    |window_0_0_read_as_fu_172                               |  32|   0|   32|          0|
    |window_0_1_fu_180                                       |  32|   0|   32|          0|
    |window_1_0_read_as_fu_184                               |  32|   0|   32|          0|
    |window_1_0_reg_669                                      |  32|   0|   32|          0|
    |window_1_1_1_reg_519                                    |  32|   0|   32|          0|
    |window_1_1_reg_658                                      |  32|   0|   32|          0|
    |window_1_2_1_reg_507                                    |  32|   0|   32|          0|
    |window_2_0_read_as_fu_188                               |  32|   0|   32|          0|
    |window_2_0_reg_646                                      |  32|   0|   32|          0|
    |window_2_1_1_reg_495                                    |  32|   0|   32|          0|
    |window_2_1_reg_635                                      |  32|   0|   32|          0|
    |window_2_2_1_reg_483                                    |  32|   0|   32|          0|
    |x1_reg_450                                              |   3|   0|    3|          0|
    |x3_reg_531                                              |   2|   0|    2|          0|
    |x_assign_1_reg_2181                                     |   3|   0|    3|          0|
    |x_assign_mid2_reg_1931                                  |   3|   0|    3|          0|
    |x_assign_reg_564                                        |   3|   0|    3|          0|
    |x_reg_391                                               |   3|   0|    3|          0|
    |y2_reg_472                                              |   2|   0|    2|          0|
    |y_assign_1_mid2_reg_1944                                |   3|   0|    3|          0|
    |y_assign_mid2_reg_1955                                  |   3|   0|    3|          0|
    |y_assign_reg_553                                        |   3|   0|    3|          0|
    |bias_1_read_reg_2011                                    |   0|   8|    8|          0|
    |bias_2_read_reg_2016                                    |   0|   8|    8|          0|
    |bias_3_read_reg_2021                                    |   0|   8|    8|          0|
    |bias_4_read_reg_2026                                    |   0|   8|    8|          0|
    |bias_5_read_reg_2031                                    |   0|   8|    8|          0|
    |bias_6_read_reg_2036                                    |   0|   8|    8|          0|
    |bias_7_read_reg_2041                                    |   0|   8|    8|          0|
    |bias_8_read_reg_2046                                    |   0|   8|    8|          0|
    |exitcond_flatten8_reg_1922                              |   0|   1|    1|          0|
    |p_i_reg_1961                                            |   0|   1|    1|          0|
    |tmp_9_1_1_i_reg_2151                                    |   0|  32|   32|          0|
    |tmp_9_1_2_i_reg_2156                                    |   0|  32|   32|          0|
    |tmp_9_1_i_reg_2146                                      |   0|  32|   32|          0|
    |tmp_9_2_1_i_reg_2166                                    |   0|  32|   32|          0|
    |tmp_9_2_2_i_reg_2171                                    |   0|  32|   32|          0|
    |tmp_9_2_i_reg_2161                                      |   0|  32|   32|          0|
    |tmp_9_i_i_reg_1965                                      |   0|   1|    1|          0|
    |tmp_i2_i_mid2_v_reg_1949                                |   0|   1|    1|          0|
    |tmp_i_i_mid2_reg_1937                                   |   0|   1|    1|          0|
    |x_assign_1_reg_2181                                     |   0|   3|    3|          0|
    |x_assign_mid2_reg_1931                                  |   0|   3|    3|          0|
    |y_assign_1_mid2_reg_1944                                |   0|   3|    3|          0|
    |y_assign_mid2_reg_1955                                  |   0|   3|    3|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |1885| 273| 2158|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_AWVALID        |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_AWREADY        | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_AWADDR         |  in |    5|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WVALID         |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WREADY         | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WDATA          |  in |   32|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_WSTRB          |  in |    4|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_ARVALID        |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_ARREADY        | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_ARADDR         |  in |    5|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RVALID         | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RREADY         |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RDATA          | out |   32|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_RRESP          | out |    2|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_BVALID         | out |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_BREADY         |  in |    1|    s_axi   |         CTRL        |    scalar    |
|s_axi_CTRL_BRESP          | out |    2|    s_axi   |         CTRL        |    scalar    |
|s_axi_KERNEL_BUS_AWVALID  |  in |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_AWREADY  | out |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_AWADDR   |  in |    8|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_WVALID   |  in |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_WREADY   | out |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_WDATA    |  in |   32|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_WSTRB    |  in |    4|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_ARVALID  |  in |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_ARREADY  | out |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_ARADDR   |  in |    8|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_RVALID   | out |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_RREADY   |  in |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_RDATA    | out |   32|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_RRESP    | out |    2|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_BVALID   | out |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_BREADY   |  in |    1|    s_axi   |      KERNEL_BUS     |    pointer   |
|s_axi_KERNEL_BUS_BRESP    | out |    2|    s_axi   |      KERNEL_BUS     |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs |   my_filter_buffer  | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |   my_filter_buffer  | return value |
|interrupt                 | out |    1| ap_ctrl_hs |   my_filter_buffer  | return value |
|in_stream_TDATA           |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID          |  in |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TREADY          | out |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TDEST           |  in |    6|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP           |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB           |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|in_stream_TUSER           |  in |    2|    axis    |  in_stream_V_user_V |    pointer   |
|in_stream_TLAST           |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TID             |  in |    5|    axis    |   in_stream_V_id_V  |    pointer   |
|out_stream_TDATA          | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID         | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TREADY         |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TDEST          | out |    6|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TKEEP          | out |    4|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB          | out |    4|    axis    | out_stream_V_strb_V |    pointer   |
|out_stream_TUSER          | out |    2|    axis    | out_stream_V_user_V |    pointer   |
|out_stream_TLAST          | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TID            | out |    5|    axis    |  out_stream_V_id_V  |    pointer   |
+--------------------------+-----+-----+------------+---------------------+--------------+

