{% set name = "UHDM" %}
{% set version = "1.51" %}
{% set sha256 = "97c068bb1eed1b9f57e1810c110d225b126a34e84603e6e4b1bd053b35cf5f82" %}

package:
  name: {{ name|lower }}
  version: {{ version }}

source:
  fn: {{ name }}-{{ version }}.tar.gz
  url: https://github.com/chipsalliance/{{ name }}/archive/refs/tags/v{{ version }}.tar.gz
  sha256: {{ sha256 }}

build:
  number: 0
  skip: true  # [win]
  run_exports:
    - {{ pin_subpackage('uhdm', max_pin='x') }}

requirements:
  build:
    - {{ compiler('c') }}
    - {{ compiler('cxx') }}
    - cmake
    - make
  host:
    - python
    - capnproto
    - gmock
    - gtest
    - orderedmultidict
  run:
    - python

test:
  commands:
    - make test

about:
  home: https://github.com/chipsalliance/UHDM
  license: Apache-2.0
  license_family: Apache
  license_file: LICENSE
  summary: Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
  description: |
    Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
  dev_url: https://github.com/chipsalliance/UHDM

extra:
  recipe-maintainers:
    - timkpaine
