
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl

# Written on Sun Nov 24 22:26:22 2019

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ddr3_ov5640_hdmi.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 601 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                    Ending                                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      System                                                      |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                                      sys_clk                                                     |     20.000           |     No paths         |     No paths         |     No paths                         
System                                                      pll_50_400|clkout1_inferred_clock                           |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                                      ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
sys_clk                                                     System                                                      |     20.000           |     No paths         |     No paths         |     No paths                         
sys_clk                                                     sys_clk                                                     |     20.000           |     No paths         |     No paths         |     No paths                         
sys_clk                                                     pulse_zhuanghuan_1|pulse_zh_inferred_clock                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
sys_clk                                                     pulse_zhuanghuan_0|pulse_zh_inferred_clock                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
coms_pclk                                                   coms_pclk                                                   |     10.000           |     No paths         |     No paths         |     No paths                         
coms_pclk                                                   pll_50_400|clkout3_inferred_clock                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout3_inferred_clock                           coms_pclk                                                   |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout3_inferred_clock                           pll_50_400|clkout3_inferred_clock                           |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout3_inferred_clock                           video_pll|clkout0_inferred_clock                            |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           System                                                      |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           pll_50_400|clkout1_inferred_clock                           |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                     pll_50_400|clkout1_inferred_clock                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
ipsl_phy_io_Z7|ioclk_01_inferred_clock                      ipsl_phy_io_Z7|ioclk_01_inferred_clock                      |     1000.000         |     No paths         |     No paths         |     No paths                         
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock     pll_50_400|clkout1_inferred_clock                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
video_pll|clkout0_inferred_clock                            pll_50_400|clkout3_inferred_clock                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
video_pll|clkout0_inferred_clock                            video_pll|clkout0_inferred_clock                            |     1000.000         |     No paths         |     No paths         |     No paths                         
video_pll|clkout0_inferred_clock                            video_pll|clkout1_inferred_clock                            |     Diff grp         |     No paths         |     No paths         |     No paths                         
video_pll|clkout1_inferred_clock                            video_pll|clkout1_inferred_clock                            |     1000.000         |     No paths         |     No paths         |     No paths                         
pulse_zhuanghuan_1|pulse_zh_inferred_clock                  sys_clk                                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pulse_zhuanghuan_1|pulse_zh_inferred_clock                  pulse_zhuanghuan_1|pulse_zh_inferred_clock                  |     1000.000         |     No paths         |     No paths         |     No paths                         
pulse_zhuanghuan_0|pulse_zh_inferred_clock                  sys_clk                                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pulse_zhuanghuan_0|pulse_zh_inferred_clock                  pulse_zhuanghuan_0|pulse_zh_inferred_clock                  |     1000.000         |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:cmos_db[0]
p:cmos_db[1]
p:cmos_db[2]
p:cmos_db[3]
p:cmos_db[4]
p:cmos_db[5]
p:cmos_db[6]
p:cmos_db[7]
p:cmos_href
p:cmos_scl (bidir end point)
p:cmos_scl (bidir start point)
p:cmos_sda (bidir end point)
p:cmos_sda (bidir start point)
p:cmos_vsync
p:cmos_xclk
p:col[0]
p:col[1]
p:col[2]
p:col[3]
p:d1_out[0]
p:d1_out[1]
p:d1_out[2]
p:d1_out[3]
p:d1_out[4]
p:d1_out[5]
p:d1_out[6]
p:d1_out[7]
p:d1_wx[0]
p:d1_wx[1]
p:d1_wx[2]
p:d1_wx[3]
p:data_led[0]
p:data_led[1]
p:data_led[2]
p:data_led[3]
p:dirc_x
p:dirc_y
p:en_x
p:en_y
p:pad_addr_ch0[0]
p:pad_addr_ch0[1]
p:pad_addr_ch0[2]
p:pad_addr_ch0[3]
p:pad_addr_ch0[4]
p:pad_addr_ch0[5]
p:pad_addr_ch0[6]
p:pad_addr_ch0[7]
p:pad_addr_ch0[8]
p:pad_addr_ch0[9]
p:pad_addr_ch0[10]
p:pad_addr_ch0[11]
p:pad_addr_ch0[12]
p:pad_addr_ch0[13]
p:pad_addr_ch0[14]
p:pad_addr_ch0[15]
p:pad_ba_ch0[0]
p:pad_ba_ch0[1]
p:pad_ba_ch0[2]
p:pad_casn_ch0
p:pad_cke_ch0
p:pad_csn_ch0
p:pad_ddr_clk_w
p:pad_ddr_clkn_w
p:pad_dm_rdqs_ch0[0]
p:pad_dm_rdqs_ch0[1]
p:pad_dq_ch0[0] (bidir end point)
p:pad_dq_ch0[0] (bidir start point)
p:pad_dq_ch0[1] (bidir end point)
p:pad_dq_ch0[1] (bidir start point)
p:pad_dq_ch0[2] (bidir end point)
p:pad_dq_ch0[2] (bidir start point)
p:pad_dq_ch0[3] (bidir end point)
p:pad_dq_ch0[3] (bidir start point)
p:pad_dq_ch0[4] (bidir end point)
p:pad_dq_ch0[4] (bidir start point)
p:pad_dq_ch0[5] (bidir end point)
p:pad_dq_ch0[5] (bidir start point)
p:pad_dq_ch0[6] (bidir end point)
p:pad_dq_ch0[6] (bidir start point)
p:pad_dq_ch0[7] (bidir end point)
p:pad_dq_ch0[7] (bidir start point)
p:pad_dq_ch0[8] (bidir end point)
p:pad_dq_ch0[8] (bidir start point)
p:pad_dq_ch0[9] (bidir end point)
p:pad_dq_ch0[9] (bidir start point)
p:pad_dq_ch0[10] (bidir end point)
p:pad_dq_ch0[10] (bidir start point)
p:pad_dq_ch0[11] (bidir end point)
p:pad_dq_ch0[11] (bidir start point)
p:pad_dq_ch0[12] (bidir end point)
p:pad_dq_ch0[12] (bidir start point)
p:pad_dq_ch0[13] (bidir end point)
p:pad_dq_ch0[13] (bidir start point)
p:pad_dq_ch0[14] (bidir end point)
p:pad_dq_ch0[14] (bidir start point)
p:pad_dq_ch0[15] (bidir end point)
p:pad_dq_ch0[15] (bidir start point)
p:pad_dqs_ch0[0] (bidir end point)
p:pad_dqs_ch0[0] (bidir start point)
p:pad_dqs_ch0[1] (bidir end point)
p:pad_dqs_ch0[1] (bidir start point)
p:pad_dqsn_ch0[0] (bidir end point)
p:pad_dqsn_ch0[0] (bidir start point)
p:pad_dqsn_ch0[1] (bidir end point)
p:pad_dqsn_ch0[1] (bidir start point)
p:pad_loop_in
p:pad_loop_in_h
p:pad_loop_out
p:pad_loop_out_h
p:pad_odt_ch0
p:pad_rasn_ch0
p:pad_rstn_ch0
p:pad_wen_ch0
p:row[0]
p:row[1]
p:row[2]
p:row[3]
p:rst_n
p:tmds_clk_n
p:tmds_clk_p
p:tmds_data_n[0]
p:tmds_data_n[1]
p:tmds_data_n[2]
p:tmds_data_p[0]
p:tmds_data_p[1]
p:tmds_data_p[2]
p:x_pulse_in_1
p:x_pulse_out
p:y_pulse_in_1
p:y_pulse_out


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
