#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT2_PC0
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT2_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT2_PC1
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT2_SLW

/* I2C_SCL */
I2C_SCL__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
I2C_SCL__0__MASK EQU 0x01
I2C_SCL__0__PC EQU CYREG_PRT6_PC0
I2C_SCL__0__PORT EQU 6
I2C_SCL__0__SHIFT EQU 0
I2C_SCL__AG EQU CYREG_PRT6_AG
I2C_SCL__AMUX EQU CYREG_PRT6_AMUX
I2C_SCL__BIE EQU CYREG_PRT6_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT6_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT6_BYP
I2C_SCL__CTL EQU CYREG_PRT6_CTL
I2C_SCL__DM0 EQU CYREG_PRT6_DM0
I2C_SCL__DM1 EQU CYREG_PRT6_DM1
I2C_SCL__DM2 EQU CYREG_PRT6_DM2
I2C_SCL__DR EQU CYREG_PRT6_DR
I2C_SCL__INP_DIS EQU CYREG_PRT6_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
I2C_SCL__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
I2C_SCL__LCD_EN EQU CYREG_PRT6_LCD_EN
I2C_SCL__MASK EQU 0x01
I2C_SCL__PORT EQU 6
I2C_SCL__PRT EQU CYREG_PRT6_PRT
I2C_SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT6_PS
I2C_SCL__SHIFT EQU 0
I2C_SCL__SLW EQU CYREG_PRT6_SLW

/* I2C_SDA */
I2C_SDA__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
I2C_SDA__0__MASK EQU 0x02
I2C_SDA__0__PC EQU CYREG_PRT6_PC1
I2C_SDA__0__PORT EQU 6
I2C_SDA__0__SHIFT EQU 1
I2C_SDA__AG EQU CYREG_PRT6_AG
I2C_SDA__AMUX EQU CYREG_PRT6_AMUX
I2C_SDA__BIE EQU CYREG_PRT6_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT6_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT6_BYP
I2C_SDA__CTL EQU CYREG_PRT6_CTL
I2C_SDA__DM0 EQU CYREG_PRT6_DM0
I2C_SDA__DM1 EQU CYREG_PRT6_DM1
I2C_SDA__DM2 EQU CYREG_PRT6_DM2
I2C_SDA__DR EQU CYREG_PRT6_DR
I2C_SDA__INP_DIS EQU CYREG_PRT6_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
I2C_SDA__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
I2C_SDA__LCD_EN EQU CYREG_PRT6_LCD_EN
I2C_SDA__MASK EQU 0x02
I2C_SDA__PORT EQU 6
I2C_SDA__PRT EQU CYREG_PRT6_PRT
I2C_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT6_PS
I2C_SDA__SHIFT EQU 1
I2C_SDA__SLW EQU CYREG_PRT6_SLW

/* Echo_Clock */
Echo_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Echo_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Echo_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Echo_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Echo_Clock__INDEX EQU 0x02
Echo_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Echo_Clock__PM_ACT_MSK EQU 0x04
Echo_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Echo_Clock__PM_STBY_MSK EQU 0x04

/* UART_Debug_BUART */
UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_Debug_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_Debug_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_Debug_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_Debug_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_Debug_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_Debug_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_Debug_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Debug_BUART_sRX_RxSts__3__POS EQU 3
UART_Debug_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Debug_BUART_sRX_RxSts__4__POS EQU 4
UART_Debug_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Debug_BUART_sRX_RxSts__5__POS EQU 5
UART_Debug_BUART_sRX_RxSts__MASK EQU 0x38
UART_Debug_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_Debug_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_Debug_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_Debug_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_Debug_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_Debug_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_Debug_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_Debug_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_Debug_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_Debug_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_Debug_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_Debug_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_Debug_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Debug_BUART_sTX_TxSts__0__POS EQU 0
UART_Debug_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Debug_BUART_sTX_TxSts__1__POS EQU 1
UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_Debug_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Debug_BUART_sTX_TxSts__2__POS EQU 2
UART_Debug_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Debug_BUART_sTX_TxSts__3__POS EQU 3
UART_Debug_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Debug_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_Debug_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

/* UART_Debug_IntClock */
UART_Debug_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
UART_Debug_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
UART_Debug_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
UART_Debug_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Debug_IntClock__INDEX EQU 0x05
UART_Debug_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Debug_IntClock__PM_ACT_MSK EQU 0x20
UART_Debug_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Debug_IntClock__PM_STBY_MSK EQU 0x20

/* EZI2C_Slave_I2C_Prim */
EZI2C_Slave_I2C_Prim__ADR EQU CYREG_I2C_ADR
EZI2C_Slave_I2C_Prim__CFG EQU CYREG_I2C_CFG
EZI2C_Slave_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
EZI2C_Slave_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
EZI2C_Slave_I2C_Prim__CSR EQU CYREG_I2C_CSR
EZI2C_Slave_I2C_Prim__D EQU CYREG_I2C_D
EZI2C_Slave_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
EZI2C_Slave_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
EZI2C_Slave_I2C_Prim__PM_ACT_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
EZI2C_Slave_I2C_Prim__PM_STBY_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
EZI2C_Slave_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
EZI2C_Slave_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
EZI2C_Slave_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
EZI2C_Slave_I2C_Prim__XCFG EQU CYREG_I2C_XCFG

/* EZI2C_Slave_isr */
EZI2C_Slave_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EZI2C_Slave_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EZI2C_Slave_isr__INTC_MASK EQU 0x8000
EZI2C_Slave_isr__INTC_NUMBER EQU 15
EZI2C_Slave_isr__INTC_PRIOR_NUM EQU 7
EZI2C_Slave_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
EZI2C_Slave_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EZI2C_Slave_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Left_QuadDec_bQuadDec */
Left_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Left_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Left_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Left_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Left_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Left_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Left_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Left_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Left_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Left_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
Left_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Left_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* Left_QuadDec_Cnt16_CounterUDB */
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* Left_QuadDec_isr */
Left_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Left_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Left_QuadDec_isr__INTC_MASK EQU 0x04
Left_QuadDec_isr__INTC_NUMBER EQU 2
Left_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Left_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Left_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Left_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Mainloop_Pin */
Mainloop_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Mainloop_Pin__0__MASK EQU 0x08
Mainloop_Pin__0__PC EQU CYREG_PRT2_PC3
Mainloop_Pin__0__PORT EQU 2
Mainloop_Pin__0__SHIFT EQU 3
Mainloop_Pin__AG EQU CYREG_PRT2_AG
Mainloop_Pin__AMUX EQU CYREG_PRT2_AMUX
Mainloop_Pin__BIE EQU CYREG_PRT2_BIE
Mainloop_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Mainloop_Pin__BYP EQU CYREG_PRT2_BYP
Mainloop_Pin__CTL EQU CYREG_PRT2_CTL
Mainloop_Pin__DM0 EQU CYREG_PRT2_DM0
Mainloop_Pin__DM1 EQU CYREG_PRT2_DM1
Mainloop_Pin__DM2 EQU CYREG_PRT2_DM2
Mainloop_Pin__DR EQU CYREG_PRT2_DR
Mainloop_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Mainloop_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Mainloop_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Mainloop_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Mainloop_Pin__MASK EQU 0x08
Mainloop_Pin__PORT EQU 2
Mainloop_Pin__PRT EQU CYREG_PRT2_PRT
Mainloop_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Mainloop_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Mainloop_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Mainloop_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Mainloop_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Mainloop_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Mainloop_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Mainloop_Pin__PS EQU CYREG_PRT2_PS
Mainloop_Pin__SHIFT EQU 3
Mainloop_Pin__SLW EQU CYREG_PRT2_SLW

/* Left_HB25_PWM_Pin */
Left_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Left_HB25_PWM_Pin__0__MASK EQU 0x20
Left_HB25_PWM_Pin__0__PC EQU CYREG_PRT2_PC5
Left_HB25_PWM_Pin__0__PORT EQU 2
Left_HB25_PWM_Pin__0__SHIFT EQU 5
Left_HB25_PWM_Pin__AG EQU CYREG_PRT2_AG
Left_HB25_PWM_Pin__AMUX EQU CYREG_PRT2_AMUX
Left_HB25_PWM_Pin__BIE EQU CYREG_PRT2_BIE
Left_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_HB25_PWM_Pin__BYP EQU CYREG_PRT2_BYP
Left_HB25_PWM_Pin__CTL EQU CYREG_PRT2_CTL
Left_HB25_PWM_Pin__DM0 EQU CYREG_PRT2_DM0
Left_HB25_PWM_Pin__DM1 EQU CYREG_PRT2_DM1
Left_HB25_PWM_Pin__DM2 EQU CYREG_PRT2_DM2
Left_HB25_PWM_Pin__DR EQU CYREG_PRT2_DR
Left_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_HB25_PWM_Pin__MASK EQU 0x20
Left_HB25_PWM_Pin__PORT EQU 2
Left_HB25_PWM_Pin__PRT EQU CYREG_PRT2_PRT
Left_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_HB25_PWM_Pin__PS EQU CYREG_PRT2_PS
Left_HB25_PWM_Pin__SHIFT EQU 5
Left_HB25_PWM_Pin__SLW EQU CYREG_PRT2_SLW

/* Left_HB25_PWM_PWMUDB */
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB14_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB14_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB14_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB14_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB14_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB14_F1

/* Left_PWM_1MHz */
Left_PWM_1MHz__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Left_PWM_1MHz__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Left_PWM_1MHz__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Left_PWM_1MHz__CFG2_SRC_SEL_MASK EQU 0x07
Left_PWM_1MHz__INDEX EQU 0x03
Left_PWM_1MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Left_PWM_1MHz__PM_ACT_MSK EQU 0x08
Left_PWM_1MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Left_PWM_1MHz__PM_STBY_MSK EQU 0x08

/* Right_QuadDec_bQuadDec */
Right_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Right_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Right_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Right_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Right_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Right_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Right_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Right_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Right_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Right_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Right_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Right_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* Right_QuadDec_Cnt16_CounterUDB */
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* Right_QuadDec_isr */
Right_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Right_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Right_QuadDec_isr__INTC_MASK EQU 0x08
Right_QuadDec_isr__INTC_NUMBER EQU 3
Right_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Right_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Right_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Right_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Left_Encoder_A */
Left_Encoder_A__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Left_Encoder_A__0__MASK EQU 0x10
Left_Encoder_A__0__PC EQU CYREG_PRT6_PC4
Left_Encoder_A__0__PORT EQU 6
Left_Encoder_A__0__SHIFT EQU 4
Left_Encoder_A__AG EQU CYREG_PRT6_AG
Left_Encoder_A__AMUX EQU CYREG_PRT6_AMUX
Left_Encoder_A__BIE EQU CYREG_PRT6_BIE
Left_Encoder_A__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Left_Encoder_A__BYP EQU CYREG_PRT6_BYP
Left_Encoder_A__CTL EQU CYREG_PRT6_CTL
Left_Encoder_A__DM0 EQU CYREG_PRT6_DM0
Left_Encoder_A__DM1 EQU CYREG_PRT6_DM1
Left_Encoder_A__DM2 EQU CYREG_PRT6_DM2
Left_Encoder_A__DR EQU CYREG_PRT6_DR
Left_Encoder_A__INP_DIS EQU CYREG_PRT6_INP_DIS
Left_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Left_Encoder_A__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Left_Encoder_A__LCD_EN EQU CYREG_PRT6_LCD_EN
Left_Encoder_A__MASK EQU 0x10
Left_Encoder_A__PORT EQU 6
Left_Encoder_A__PRT EQU CYREG_PRT6_PRT
Left_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Left_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Left_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Left_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Left_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Left_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Left_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Left_Encoder_A__PS EQU CYREG_PRT6_PS
Left_Encoder_A__SHIFT EQU 4
Left_Encoder_A__SLW EQU CYREG_PRT6_SLW

/* Left_Encoder_B */
Left_Encoder_B__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Left_Encoder_B__0__MASK EQU 0x20
Left_Encoder_B__0__PC EQU CYREG_PRT6_PC5
Left_Encoder_B__0__PORT EQU 6
Left_Encoder_B__0__SHIFT EQU 5
Left_Encoder_B__AG EQU CYREG_PRT6_AG
Left_Encoder_B__AMUX EQU CYREG_PRT6_AMUX
Left_Encoder_B__BIE EQU CYREG_PRT6_BIE
Left_Encoder_B__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Left_Encoder_B__BYP EQU CYREG_PRT6_BYP
Left_Encoder_B__CTL EQU CYREG_PRT6_CTL
Left_Encoder_B__DM0 EQU CYREG_PRT6_DM0
Left_Encoder_B__DM1 EQU CYREG_PRT6_DM1
Left_Encoder_B__DM2 EQU CYREG_PRT6_DM2
Left_Encoder_B__DR EQU CYREG_PRT6_DR
Left_Encoder_B__INP_DIS EQU CYREG_PRT6_INP_DIS
Left_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Left_Encoder_B__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Left_Encoder_B__LCD_EN EQU CYREG_PRT6_LCD_EN
Left_Encoder_B__MASK EQU 0x20
Left_Encoder_B__PORT EQU 6
Left_Encoder_B__PRT EQU CYREG_PRT6_PRT
Left_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Left_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Left_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Left_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Left_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Left_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Left_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Left_Encoder_B__PS EQU CYREG_PRT6_PS
Left_Encoder_B__SHIFT EQU 5
Left_Encoder_B__SLW EQU CYREG_PRT6_SLW

/* Rear_Echo_Intr */
Rear_Echo_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rear_Echo_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rear_Echo_Intr__INTC_MASK EQU 0x02
Rear_Echo_Intr__INTC_NUMBER EQU 1
Rear_Echo_Intr__INTC_PRIOR_NUM EQU 7
Rear_Echo_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Rear_Echo_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rear_Echo_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rear_Trigger_0 */
Rear_Trigger_0__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Rear_Trigger_0__0__MASK EQU 0x08
Rear_Trigger_0__0__PC EQU CYREG_PRT5_PC3
Rear_Trigger_0__0__PORT EQU 5
Rear_Trigger_0__0__SHIFT EQU 3
Rear_Trigger_0__AG EQU CYREG_PRT5_AG
Rear_Trigger_0__AMUX EQU CYREG_PRT5_AMUX
Rear_Trigger_0__BIE EQU CYREG_PRT5_BIE
Rear_Trigger_0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Trigger_0__BYP EQU CYREG_PRT5_BYP
Rear_Trigger_0__CTL EQU CYREG_PRT5_CTL
Rear_Trigger_0__DM0 EQU CYREG_PRT5_DM0
Rear_Trigger_0__DM1 EQU CYREG_PRT5_DM1
Rear_Trigger_0__DM2 EQU CYREG_PRT5_DM2
Rear_Trigger_0__DR EQU CYREG_PRT5_DR
Rear_Trigger_0__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Trigger_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Trigger_0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Trigger_0__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Trigger_0__MASK EQU 0x08
Rear_Trigger_0__PORT EQU 5
Rear_Trigger_0__PRT EQU CYREG_PRT5_PRT
Rear_Trigger_0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Trigger_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Trigger_0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Trigger_0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Trigger_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Trigger_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Trigger_0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Trigger_0__PS EQU CYREG_PRT5_PS
Rear_Trigger_0__SHIFT EQU 3
Rear_Trigger_0__SLW EQU CYREG_PRT5_SLW

/* Rear_Trigger_1 */
Rear_Trigger_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
Rear_Trigger_1__0__MASK EQU 0x04
Rear_Trigger_1__0__PC EQU CYREG_PRT6_PC2
Rear_Trigger_1__0__PORT EQU 6
Rear_Trigger_1__0__SHIFT EQU 2
Rear_Trigger_1__AG EQU CYREG_PRT6_AG
Rear_Trigger_1__AMUX EQU CYREG_PRT6_AMUX
Rear_Trigger_1__BIE EQU CYREG_PRT6_BIE
Rear_Trigger_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rear_Trigger_1__BYP EQU CYREG_PRT6_BYP
Rear_Trigger_1__CTL EQU CYREG_PRT6_CTL
Rear_Trigger_1__DM0 EQU CYREG_PRT6_DM0
Rear_Trigger_1__DM1 EQU CYREG_PRT6_DM1
Rear_Trigger_1__DM2 EQU CYREG_PRT6_DM2
Rear_Trigger_1__DR EQU CYREG_PRT6_DR
Rear_Trigger_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rear_Trigger_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rear_Trigger_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rear_Trigger_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rear_Trigger_1__MASK EQU 0x04
Rear_Trigger_1__PORT EQU 6
Rear_Trigger_1__PRT EQU CYREG_PRT6_PRT
Rear_Trigger_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rear_Trigger_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rear_Trigger_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rear_Trigger_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rear_Trigger_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rear_Trigger_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rear_Trigger_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rear_Trigger_1__PS EQU CYREG_PRT6_PS
Rear_Trigger_1__SHIFT EQU 2
Rear_Trigger_1__SLW EQU CYREG_PRT6_SLW

/* Rear_Trigger_2 */
Rear_Trigger_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Rear_Trigger_2__0__MASK EQU 0x01
Rear_Trigger_2__0__PC EQU CYREG_PRT3_PC0
Rear_Trigger_2__0__PORT EQU 3
Rear_Trigger_2__0__SHIFT EQU 0
Rear_Trigger_2__AG EQU CYREG_PRT3_AG
Rear_Trigger_2__AMUX EQU CYREG_PRT3_AMUX
Rear_Trigger_2__BIE EQU CYREG_PRT3_BIE
Rear_Trigger_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rear_Trigger_2__BYP EQU CYREG_PRT3_BYP
Rear_Trigger_2__CTL EQU CYREG_PRT3_CTL
Rear_Trigger_2__DM0 EQU CYREG_PRT3_DM0
Rear_Trigger_2__DM1 EQU CYREG_PRT3_DM1
Rear_Trigger_2__DM2 EQU CYREG_PRT3_DM2
Rear_Trigger_2__DR EQU CYREG_PRT3_DR
Rear_Trigger_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Rear_Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rear_Trigger_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rear_Trigger_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Rear_Trigger_2__MASK EQU 0x01
Rear_Trigger_2__PORT EQU 3
Rear_Trigger_2__PRT EQU CYREG_PRT3_PRT
Rear_Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rear_Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rear_Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rear_Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rear_Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rear_Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rear_Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rear_Trigger_2__PS EQU CYREG_PRT3_PS
Rear_Trigger_2__SHIFT EQU 0
Rear_Trigger_2__SLW EQU CYREG_PRT3_SLW

/* Rear_Trigger_3 */
Rear_Trigger_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Rear_Trigger_3__0__MASK EQU 0x20
Rear_Trigger_3__0__PC EQU CYREG_PRT1_PC5
Rear_Trigger_3__0__PORT EQU 1
Rear_Trigger_3__0__SHIFT EQU 5
Rear_Trigger_3__AG EQU CYREG_PRT1_AG
Rear_Trigger_3__AMUX EQU CYREG_PRT1_AMUX
Rear_Trigger_3__BIE EQU CYREG_PRT1_BIE
Rear_Trigger_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rear_Trigger_3__BYP EQU CYREG_PRT1_BYP
Rear_Trigger_3__CTL EQU CYREG_PRT1_CTL
Rear_Trigger_3__DM0 EQU CYREG_PRT1_DM0
Rear_Trigger_3__DM1 EQU CYREG_PRT1_DM1
Rear_Trigger_3__DM2 EQU CYREG_PRT1_DM2
Rear_Trigger_3__DR EQU CYREG_PRT1_DR
Rear_Trigger_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Rear_Trigger_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rear_Trigger_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rear_Trigger_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Rear_Trigger_3__MASK EQU 0x20
Rear_Trigger_3__PORT EQU 1
Rear_Trigger_3__PRT EQU CYREG_PRT1_PRT
Rear_Trigger_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rear_Trigger_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rear_Trigger_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rear_Trigger_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rear_Trigger_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rear_Trigger_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rear_Trigger_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rear_Trigger_3__PS EQU CYREG_PRT1_PS
Rear_Trigger_3__SHIFT EQU 5
Rear_Trigger_3__SLW EQU CYREG_PRT1_SLW

/* Rear_Trigger_4 */
Rear_Trigger_4__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
Rear_Trigger_4__0__MASK EQU 0x08
Rear_Trigger_4__0__PC EQU CYREG_PRT6_PC3
Rear_Trigger_4__0__PORT EQU 6
Rear_Trigger_4__0__SHIFT EQU 3
Rear_Trigger_4__AG EQU CYREG_PRT6_AG
Rear_Trigger_4__AMUX EQU CYREG_PRT6_AMUX
Rear_Trigger_4__BIE EQU CYREG_PRT6_BIE
Rear_Trigger_4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rear_Trigger_4__BYP EQU CYREG_PRT6_BYP
Rear_Trigger_4__CTL EQU CYREG_PRT6_CTL
Rear_Trigger_4__DM0 EQU CYREG_PRT6_DM0
Rear_Trigger_4__DM1 EQU CYREG_PRT6_DM1
Rear_Trigger_4__DM2 EQU CYREG_PRT6_DM2
Rear_Trigger_4__DR EQU CYREG_PRT6_DR
Rear_Trigger_4__INP_DIS EQU CYREG_PRT6_INP_DIS
Rear_Trigger_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rear_Trigger_4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rear_Trigger_4__LCD_EN EQU CYREG_PRT6_LCD_EN
Rear_Trigger_4__MASK EQU 0x08
Rear_Trigger_4__PORT EQU 6
Rear_Trigger_4__PRT EQU CYREG_PRT6_PRT
Rear_Trigger_4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rear_Trigger_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rear_Trigger_4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rear_Trigger_4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rear_Trigger_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rear_Trigger_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rear_Trigger_4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rear_Trigger_4__PS EQU CYREG_PRT6_PS
Rear_Trigger_4__SHIFT EQU 3
Rear_Trigger_4__SLW EQU CYREG_PRT6_SLW

/* Rear_Trigger_5 */
Rear_Trigger_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
Rear_Trigger_5__0__MASK EQU 0x80
Rear_Trigger_5__0__PC EQU CYREG_PRT5_PC7
Rear_Trigger_5__0__PORT EQU 5
Rear_Trigger_5__0__SHIFT EQU 7
Rear_Trigger_5__AG EQU CYREG_PRT5_AG
Rear_Trigger_5__AMUX EQU CYREG_PRT5_AMUX
Rear_Trigger_5__BIE EQU CYREG_PRT5_BIE
Rear_Trigger_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Trigger_5__BYP EQU CYREG_PRT5_BYP
Rear_Trigger_5__CTL EQU CYREG_PRT5_CTL
Rear_Trigger_5__DM0 EQU CYREG_PRT5_DM0
Rear_Trigger_5__DM1 EQU CYREG_PRT5_DM1
Rear_Trigger_5__DM2 EQU CYREG_PRT5_DM2
Rear_Trigger_5__DR EQU CYREG_PRT5_DR
Rear_Trigger_5__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Trigger_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Trigger_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Trigger_5__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Trigger_5__MASK EQU 0x80
Rear_Trigger_5__PORT EQU 5
Rear_Trigger_5__PRT EQU CYREG_PRT5_PRT
Rear_Trigger_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Trigger_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Trigger_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Trigger_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Trigger_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Trigger_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Trigger_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Trigger_5__PS EQU CYREG_PRT5_PS
Rear_Trigger_5__SHIFT EQU 7
Rear_Trigger_5__SLW EQU CYREG_PRT5_SLW

/* Rear_Trigger_6 */
Rear_Trigger_6__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
Rear_Trigger_6__0__MASK EQU 0x40
Rear_Trigger_6__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
Rear_Trigger_6__0__PORT EQU 15
Rear_Trigger_6__0__SHIFT EQU 6
Rear_Trigger_6__AG EQU CYREG_PRT15_AG
Rear_Trigger_6__AMUX EQU CYREG_PRT15_AMUX
Rear_Trigger_6__BIE EQU CYREG_PRT15_BIE
Rear_Trigger_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rear_Trigger_6__BYP EQU CYREG_PRT15_BYP
Rear_Trigger_6__CTL EQU CYREG_PRT15_CTL
Rear_Trigger_6__DM0 EQU CYREG_PRT15_DM0
Rear_Trigger_6__DM1 EQU CYREG_PRT15_DM1
Rear_Trigger_6__DM2 EQU CYREG_PRT15_DM2
Rear_Trigger_6__DR EQU CYREG_PRT15_DR
Rear_Trigger_6__INP_DIS EQU CYREG_PRT15_INP_DIS
Rear_Trigger_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rear_Trigger_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rear_Trigger_6__LCD_EN EQU CYREG_PRT15_LCD_EN
Rear_Trigger_6__MASK EQU 0x40
Rear_Trigger_6__PORT EQU 15
Rear_Trigger_6__PRT EQU CYREG_PRT15_PRT
Rear_Trigger_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rear_Trigger_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rear_Trigger_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rear_Trigger_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rear_Trigger_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rear_Trigger_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rear_Trigger_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rear_Trigger_6__PS EQU CYREG_PRT15_PS
Rear_Trigger_6__SHIFT EQU 6
Rear_Trigger_6__SLW EQU CYREG_PRT15_SLW

/* Rear_Trigger_7 */
Rear_Trigger_7__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Rear_Trigger_7__0__MASK EQU 0x08
Rear_Trigger_7__0__PC EQU CYREG_PRT4_PC3
Rear_Trigger_7__0__PORT EQU 4
Rear_Trigger_7__0__SHIFT EQU 3
Rear_Trigger_7__AG EQU CYREG_PRT4_AG
Rear_Trigger_7__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_7__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_7__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_7__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_7__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_7__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_7__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_7__DR EQU CYREG_PRT4_DR
Rear_Trigger_7__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_7__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_7__MASK EQU 0x08
Rear_Trigger_7__PORT EQU 4
Rear_Trigger_7__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_7__PS EQU CYREG_PRT4_PS
Rear_Trigger_7__SHIFT EQU 3
Rear_Trigger_7__SLW EQU CYREG_PRT4_SLW

/* Right_HB25_PWM_Pin */
Right_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Right_HB25_PWM_Pin__0__MASK EQU 0x80
Right_HB25_PWM_Pin__0__PC EQU CYREG_PRT2_PC7
Right_HB25_PWM_Pin__0__PORT EQU 2
Right_HB25_PWM_Pin__0__SHIFT EQU 7
Right_HB25_PWM_Pin__AG EQU CYREG_PRT2_AG
Right_HB25_PWM_Pin__AMUX EQU CYREG_PRT2_AMUX
Right_HB25_PWM_Pin__BIE EQU CYREG_PRT2_BIE
Right_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_HB25_PWM_Pin__BYP EQU CYREG_PRT2_BYP
Right_HB25_PWM_Pin__CTL EQU CYREG_PRT2_CTL
Right_HB25_PWM_Pin__DM0 EQU CYREG_PRT2_DM0
Right_HB25_PWM_Pin__DM1 EQU CYREG_PRT2_DM1
Right_HB25_PWM_Pin__DM2 EQU CYREG_PRT2_DM2
Right_HB25_PWM_Pin__DR EQU CYREG_PRT2_DR
Right_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_HB25_PWM_Pin__MASK EQU 0x80
Right_HB25_PWM_Pin__PORT EQU 2
Right_HB25_PWM_Pin__PRT EQU CYREG_PRT2_PRT
Right_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_HB25_PWM_Pin__PS EQU CYREG_PRT2_PS
Right_HB25_PWM_Pin__SHIFT EQU 7
Right_HB25_PWM_Pin__SLW EQU CYREG_PRT2_SLW

/* Right_HB25_PWM_PWMUDB */
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

/* Right_PWM_1MHz */
Right_PWM_1MHz__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Right_PWM_1MHz__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Right_PWM_1MHz__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Right_PWM_1MHz__CFG2_SRC_SEL_MASK EQU 0x07
Right_PWM_1MHz__INDEX EQU 0x04
Right_PWM_1MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Right_PWM_1MHz__PM_ACT_MSK EQU 0x10
Right_PWM_1MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Right_PWM_1MHz__PM_STBY_MSK EQU 0x10

/* Front_Echo_Intr */
Front_Echo_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Front_Echo_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Front_Echo_Intr__INTC_MASK EQU 0x01
Front_Echo_Intr__INTC_NUMBER EQU 0
Front_Echo_Intr__INTC_PRIOR_NUM EQU 7
Front_Echo_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Front_Echo_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Front_Echo_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Front_Trigger_0 */
Front_Trigger_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Front_Trigger_0__0__MASK EQU 0x01
Front_Trigger_0__0__PC EQU CYREG_PRT12_PC0
Front_Trigger_0__0__PORT EQU 12
Front_Trigger_0__0__SHIFT EQU 0
Front_Trigger_0__AG EQU CYREG_PRT12_AG
Front_Trigger_0__BIE EQU CYREG_PRT12_BIE
Front_Trigger_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Front_Trigger_0__BYP EQU CYREG_PRT12_BYP
Front_Trigger_0__DM0 EQU CYREG_PRT12_DM0
Front_Trigger_0__DM1 EQU CYREG_PRT12_DM1
Front_Trigger_0__DM2 EQU CYREG_PRT12_DM2
Front_Trigger_0__DR EQU CYREG_PRT12_DR
Front_Trigger_0__INP_DIS EQU CYREG_PRT12_INP_DIS
Front_Trigger_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Front_Trigger_0__MASK EQU 0x01
Front_Trigger_0__PORT EQU 12
Front_Trigger_0__PRT EQU CYREG_PRT12_PRT
Front_Trigger_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Front_Trigger_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Front_Trigger_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Front_Trigger_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Front_Trigger_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Front_Trigger_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Front_Trigger_0__PS EQU CYREG_PRT12_PS
Front_Trigger_0__SHIFT EQU 0
Front_Trigger_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Front_Trigger_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Front_Trigger_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Front_Trigger_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Front_Trigger_0__SLW EQU CYREG_PRT12_SLW

/* Front_Trigger_1 */
Front_Trigger_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Front_Trigger_1__0__MASK EQU 0x02
Front_Trigger_1__0__PC EQU CYREG_PRT3_PC1
Front_Trigger_1__0__PORT EQU 3
Front_Trigger_1__0__SHIFT EQU 1
Front_Trigger_1__AG EQU CYREG_PRT3_AG
Front_Trigger_1__AMUX EQU CYREG_PRT3_AMUX
Front_Trigger_1__BIE EQU CYREG_PRT3_BIE
Front_Trigger_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Trigger_1__BYP EQU CYREG_PRT3_BYP
Front_Trigger_1__CTL EQU CYREG_PRT3_CTL
Front_Trigger_1__DM0 EQU CYREG_PRT3_DM0
Front_Trigger_1__DM1 EQU CYREG_PRT3_DM1
Front_Trigger_1__DM2 EQU CYREG_PRT3_DM2
Front_Trigger_1__DR EQU CYREG_PRT3_DR
Front_Trigger_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Trigger_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Trigger_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Trigger_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Trigger_1__MASK EQU 0x02
Front_Trigger_1__PORT EQU 3
Front_Trigger_1__PRT EQU CYREG_PRT3_PRT
Front_Trigger_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Trigger_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Trigger_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Trigger_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Trigger_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Trigger_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Trigger_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Trigger_1__PS EQU CYREG_PRT3_PS
Front_Trigger_1__SHIFT EQU 1
Front_Trigger_1__SLW EQU CYREG_PRT3_SLW

/* Front_Trigger_2 */
Front_Trigger_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Front_Trigger_2__0__MASK EQU 0x08
Front_Trigger_2__0__PC EQU CYREG_PRT3_PC3
Front_Trigger_2__0__PORT EQU 3
Front_Trigger_2__0__SHIFT EQU 3
Front_Trigger_2__AG EQU CYREG_PRT3_AG
Front_Trigger_2__AMUX EQU CYREG_PRT3_AMUX
Front_Trigger_2__BIE EQU CYREG_PRT3_BIE
Front_Trigger_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Trigger_2__BYP EQU CYREG_PRT3_BYP
Front_Trigger_2__CTL EQU CYREG_PRT3_CTL
Front_Trigger_2__DM0 EQU CYREG_PRT3_DM0
Front_Trigger_2__DM1 EQU CYREG_PRT3_DM1
Front_Trigger_2__DM2 EQU CYREG_PRT3_DM2
Front_Trigger_2__DR EQU CYREG_PRT3_DR
Front_Trigger_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Trigger_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Trigger_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Trigger_2__MASK EQU 0x08
Front_Trigger_2__PORT EQU 3
Front_Trigger_2__PRT EQU CYREG_PRT3_PRT
Front_Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Trigger_2__PS EQU CYREG_PRT3_PS
Front_Trigger_2__SHIFT EQU 3
Front_Trigger_2__SLW EQU CYREG_PRT3_SLW

/* Front_Trigger_3 */
Front_Trigger_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Front_Trigger_3__0__MASK EQU 0x01
Front_Trigger_3__0__PC EQU CYREG_PRT4_PC0
Front_Trigger_3__0__PORT EQU 4
Front_Trigger_3__0__SHIFT EQU 0
Front_Trigger_3__AG EQU CYREG_PRT4_AG
Front_Trigger_3__AMUX EQU CYREG_PRT4_AMUX
Front_Trigger_3__BIE EQU CYREG_PRT4_BIE
Front_Trigger_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Front_Trigger_3__BYP EQU CYREG_PRT4_BYP
Front_Trigger_3__CTL EQU CYREG_PRT4_CTL
Front_Trigger_3__DM0 EQU CYREG_PRT4_DM0
Front_Trigger_3__DM1 EQU CYREG_PRT4_DM1
Front_Trigger_3__DM2 EQU CYREG_PRT4_DM2
Front_Trigger_3__DR EQU CYREG_PRT4_DR
Front_Trigger_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Front_Trigger_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Front_Trigger_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Front_Trigger_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Front_Trigger_3__MASK EQU 0x01
Front_Trigger_3__PORT EQU 4
Front_Trigger_3__PRT EQU CYREG_PRT4_PRT
Front_Trigger_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Front_Trigger_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Front_Trigger_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Front_Trigger_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Front_Trigger_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Front_Trigger_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Front_Trigger_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Front_Trigger_3__PS EQU CYREG_PRT4_PS
Front_Trigger_3__SHIFT EQU 0
Front_Trigger_3__SLW EQU CYREG_PRT4_SLW

/* Front_Trigger_4 */
Front_Trigger_4__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Front_Trigger_4__0__MASK EQU 0x02
Front_Trigger_4__0__PC EQU CYREG_PRT4_PC1
Front_Trigger_4__0__PORT EQU 4
Front_Trigger_4__0__SHIFT EQU 1
Front_Trigger_4__AG EQU CYREG_PRT4_AG
Front_Trigger_4__AMUX EQU CYREG_PRT4_AMUX
Front_Trigger_4__BIE EQU CYREG_PRT4_BIE
Front_Trigger_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Front_Trigger_4__BYP EQU CYREG_PRT4_BYP
Front_Trigger_4__CTL EQU CYREG_PRT4_CTL
Front_Trigger_4__DM0 EQU CYREG_PRT4_DM0
Front_Trigger_4__DM1 EQU CYREG_PRT4_DM1
Front_Trigger_4__DM2 EQU CYREG_PRT4_DM2
Front_Trigger_4__DR EQU CYREG_PRT4_DR
Front_Trigger_4__INP_DIS EQU CYREG_PRT4_INP_DIS
Front_Trigger_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Front_Trigger_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Front_Trigger_4__LCD_EN EQU CYREG_PRT4_LCD_EN
Front_Trigger_4__MASK EQU 0x02
Front_Trigger_4__PORT EQU 4
Front_Trigger_4__PRT EQU CYREG_PRT4_PRT
Front_Trigger_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Front_Trigger_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Front_Trigger_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Front_Trigger_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Front_Trigger_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Front_Trigger_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Front_Trigger_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Front_Trigger_4__PS EQU CYREG_PRT4_PS
Front_Trigger_4__SHIFT EQU 1
Front_Trigger_4__SLW EQU CYREG_PRT4_SLW

/* Front_Trigger_5 */
Front_Trigger_5__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Front_Trigger_5__0__MASK EQU 0x08
Front_Trigger_5__0__PC EQU CYREG_PRT12_PC3
Front_Trigger_5__0__PORT EQU 12
Front_Trigger_5__0__SHIFT EQU 3
Front_Trigger_5__AG EQU CYREG_PRT12_AG
Front_Trigger_5__BIE EQU CYREG_PRT12_BIE
Front_Trigger_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Front_Trigger_5__BYP EQU CYREG_PRT12_BYP
Front_Trigger_5__DM0 EQU CYREG_PRT12_DM0
Front_Trigger_5__DM1 EQU CYREG_PRT12_DM1
Front_Trigger_5__DM2 EQU CYREG_PRT12_DM2
Front_Trigger_5__DR EQU CYREG_PRT12_DR
Front_Trigger_5__INP_DIS EQU CYREG_PRT12_INP_DIS
Front_Trigger_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Front_Trigger_5__MASK EQU 0x08
Front_Trigger_5__PORT EQU 12
Front_Trigger_5__PRT EQU CYREG_PRT12_PRT
Front_Trigger_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Front_Trigger_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Front_Trigger_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Front_Trigger_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Front_Trigger_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Front_Trigger_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Front_Trigger_5__PS EQU CYREG_PRT12_PS
Front_Trigger_5__SHIFT EQU 3
Front_Trigger_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Front_Trigger_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Front_Trigger_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Front_Trigger_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Front_Trigger_5__SLW EQU CYREG_PRT12_SLW

/* Front_Trigger_6 */
Front_Trigger_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Front_Trigger_6__0__MASK EQU 0x40
Front_Trigger_6__0__PC EQU CYREG_PRT3_PC6
Front_Trigger_6__0__PORT EQU 3
Front_Trigger_6__0__SHIFT EQU 6
Front_Trigger_6__AG EQU CYREG_PRT3_AG
Front_Trigger_6__AMUX EQU CYREG_PRT3_AMUX
Front_Trigger_6__BIE EQU CYREG_PRT3_BIE
Front_Trigger_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Trigger_6__BYP EQU CYREG_PRT3_BYP
Front_Trigger_6__CTL EQU CYREG_PRT3_CTL
Front_Trigger_6__DM0 EQU CYREG_PRT3_DM0
Front_Trigger_6__DM1 EQU CYREG_PRT3_DM1
Front_Trigger_6__DM2 EQU CYREG_PRT3_DM2
Front_Trigger_6__DR EQU CYREG_PRT3_DR
Front_Trigger_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Trigger_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Trigger_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Trigger_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Trigger_6__MASK EQU 0x40
Front_Trigger_6__PORT EQU 3
Front_Trigger_6__PRT EQU CYREG_PRT3_PRT
Front_Trigger_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Trigger_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Trigger_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Trigger_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Trigger_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Trigger_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Trigger_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Trigger_6__PS EQU CYREG_PRT3_PS
Front_Trigger_6__SHIFT EQU 6
Front_Trigger_6__SLW EQU CYREG_PRT3_SLW

/* Front_Trigger_7 */
Front_Trigger_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Front_Trigger_7__0__MASK EQU 0x20
Front_Trigger_7__0__PC EQU CYREG_PRT3_PC5
Front_Trigger_7__0__PORT EQU 3
Front_Trigger_7__0__SHIFT EQU 5
Front_Trigger_7__AG EQU CYREG_PRT3_AG
Front_Trigger_7__AMUX EQU CYREG_PRT3_AMUX
Front_Trigger_7__BIE EQU CYREG_PRT3_BIE
Front_Trigger_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Trigger_7__BYP EQU CYREG_PRT3_BYP
Front_Trigger_7__CTL EQU CYREG_PRT3_CTL
Front_Trigger_7__DM0 EQU CYREG_PRT3_DM0
Front_Trigger_7__DM1 EQU CYREG_PRT3_DM1
Front_Trigger_7__DM2 EQU CYREG_PRT3_DM2
Front_Trigger_7__DR EQU CYREG_PRT3_DR
Front_Trigger_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Trigger_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Trigger_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Trigger_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Trigger_7__MASK EQU 0x20
Front_Trigger_7__PORT EQU 3
Front_Trigger_7__PRT EQU CYREG_PRT3_PRT
Front_Trigger_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Trigger_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Trigger_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Trigger_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Trigger_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Trigger_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Trigger_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Trigger_7__PS EQU CYREG_PRT3_PS
Front_Trigger_7__SHIFT EQU 5
Front_Trigger_7__SLW EQU CYREG_PRT3_SLW

/* Rear_Echo_Pin_0 */
Rear_Echo_Pin_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Rear_Echo_Pin_0__0__MASK EQU 0x04
Rear_Echo_Pin_0__0__PC EQU CYREG_PRT0_PC2
Rear_Echo_Pin_0__0__PORT EQU 0
Rear_Echo_Pin_0__0__SHIFT EQU 2
Rear_Echo_Pin_0__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_0__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_0__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_0__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_0__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_0__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_0__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_0__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_0__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_0__MASK EQU 0x04
Rear_Echo_Pin_0__PORT EQU 0
Rear_Echo_Pin_0__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_0__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_0__SHIFT EQU 2
Rear_Echo_Pin_0__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Pin_1 */
Rear_Echo_Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Rear_Echo_Pin_1__0__MASK EQU 0x20
Rear_Echo_Pin_1__0__PC EQU CYREG_PRT0_PC5
Rear_Echo_Pin_1__0__PORT EQU 0
Rear_Echo_Pin_1__0__SHIFT EQU 5
Rear_Echo_Pin_1__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_1__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_1__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_1__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_1__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_1__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_1__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_1__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_1__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_1__MASK EQU 0x20
Rear_Echo_Pin_1__PORT EQU 0
Rear_Echo_Pin_1__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_1__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_1__SHIFT EQU 5
Rear_Echo_Pin_1__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Pin_2 */
Rear_Echo_Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Rear_Echo_Pin_2__0__MASK EQU 0x08
Rear_Echo_Pin_2__0__PC EQU CYREG_PRT0_PC3
Rear_Echo_Pin_2__0__PORT EQU 0
Rear_Echo_Pin_2__0__SHIFT EQU 3
Rear_Echo_Pin_2__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_2__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_2__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_2__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_2__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_2__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_2__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_2__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_2__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_2__MASK EQU 0x08
Rear_Echo_Pin_2__PORT EQU 0
Rear_Echo_Pin_2__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_2__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_2__SHIFT EQU 3
Rear_Echo_Pin_2__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Pin_3 */
Rear_Echo_Pin_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Rear_Echo_Pin_3__0__MASK EQU 0x02
Rear_Echo_Pin_3__0__PC EQU CYREG_PRT0_PC1
Rear_Echo_Pin_3__0__PORT EQU 0
Rear_Echo_Pin_3__0__SHIFT EQU 1
Rear_Echo_Pin_3__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_3__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_3__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_3__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_3__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_3__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_3__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_3__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_3__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_3__MASK EQU 0x02
Rear_Echo_Pin_3__PORT EQU 0
Rear_Echo_Pin_3__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_3__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_3__SHIFT EQU 1
Rear_Echo_Pin_3__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Pin_4 */
Rear_Echo_Pin_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Rear_Echo_Pin_4__0__MASK EQU 0x01
Rear_Echo_Pin_4__0__PC EQU CYREG_PRT0_PC0
Rear_Echo_Pin_4__0__PORT EQU 0
Rear_Echo_Pin_4__0__SHIFT EQU 0
Rear_Echo_Pin_4__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_4__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_4__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_4__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_4__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_4__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_4__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_4__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_4__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_4__MASK EQU 0x01
Rear_Echo_Pin_4__PORT EQU 0
Rear_Echo_Pin_4__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_4__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_4__SHIFT EQU 0
Rear_Echo_Pin_4__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Pin_5 */
Rear_Echo_Pin_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Rear_Echo_Pin_5__0__MASK EQU 0x40
Rear_Echo_Pin_5__0__PC EQU CYREG_PRT0_PC6
Rear_Echo_Pin_5__0__PORT EQU 0
Rear_Echo_Pin_5__0__SHIFT EQU 6
Rear_Echo_Pin_5__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_5__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_5__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_5__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_5__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_5__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_5__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_5__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_5__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_5__MASK EQU 0x40
Rear_Echo_Pin_5__PORT EQU 0
Rear_Echo_Pin_5__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_5__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_5__SHIFT EQU 6
Rear_Echo_Pin_5__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Pin_6 */
Rear_Echo_Pin_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Rear_Echo_Pin_6__0__MASK EQU 0x80
Rear_Echo_Pin_6__0__PC EQU CYREG_PRT0_PC7
Rear_Echo_Pin_6__0__PORT EQU 0
Rear_Echo_Pin_6__0__SHIFT EQU 7
Rear_Echo_Pin_6__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_6__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_6__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_6__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_6__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_6__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_6__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_6__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_6__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_6__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_6__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_6__MASK EQU 0x80
Rear_Echo_Pin_6__PORT EQU 0
Rear_Echo_Pin_6__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_6__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_6__SHIFT EQU 7
Rear_Echo_Pin_6__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Pin_7 */
Rear_Echo_Pin_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Rear_Echo_Pin_7__0__MASK EQU 0x10
Rear_Echo_Pin_7__0__PC EQU CYREG_PRT0_PC4
Rear_Echo_Pin_7__0__PORT EQU 0
Rear_Echo_Pin_7__0__SHIFT EQU 4
Rear_Echo_Pin_7__AG EQU CYREG_PRT0_AG
Rear_Echo_Pin_7__AMUX EQU CYREG_PRT0_AMUX
Rear_Echo_Pin_7__BIE EQU CYREG_PRT0_BIE
Rear_Echo_Pin_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rear_Echo_Pin_7__BYP EQU CYREG_PRT0_BYP
Rear_Echo_Pin_7__CTL EQU CYREG_PRT0_CTL
Rear_Echo_Pin_7__DM0 EQU CYREG_PRT0_DM0
Rear_Echo_Pin_7__DM1 EQU CYREG_PRT0_DM1
Rear_Echo_Pin_7__DM2 EQU CYREG_PRT0_DM2
Rear_Echo_Pin_7__DR EQU CYREG_PRT0_DR
Rear_Echo_Pin_7__INP_DIS EQU CYREG_PRT0_INP_DIS
Rear_Echo_Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rear_Echo_Pin_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rear_Echo_Pin_7__LCD_EN EQU CYREG_PRT0_LCD_EN
Rear_Echo_Pin_7__MASK EQU 0x10
Rear_Echo_Pin_7__PORT EQU 0
Rear_Echo_Pin_7__PRT EQU CYREG_PRT0_PRT
Rear_Echo_Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rear_Echo_Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rear_Echo_Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rear_Echo_Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rear_Echo_Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rear_Echo_Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rear_Echo_Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rear_Echo_Pin_7__PS EQU CYREG_PRT0_PS
Rear_Echo_Pin_7__SHIFT EQU 4
Rear_Echo_Pin_7__SLW EQU CYREG_PRT0_SLW

/* Rear_Echo_Timer_TimerUDB */
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

/* Right_Encoder_A */
Right_Encoder_A__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Right_Encoder_A__0__MASK EQU 0x40
Right_Encoder_A__0__PC EQU CYREG_PRT6_PC6
Right_Encoder_A__0__PORT EQU 6
Right_Encoder_A__0__SHIFT EQU 6
Right_Encoder_A__AG EQU CYREG_PRT6_AG
Right_Encoder_A__AMUX EQU CYREG_PRT6_AMUX
Right_Encoder_A__BIE EQU CYREG_PRT6_BIE
Right_Encoder_A__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Right_Encoder_A__BYP EQU CYREG_PRT6_BYP
Right_Encoder_A__CTL EQU CYREG_PRT6_CTL
Right_Encoder_A__DM0 EQU CYREG_PRT6_DM0
Right_Encoder_A__DM1 EQU CYREG_PRT6_DM1
Right_Encoder_A__DM2 EQU CYREG_PRT6_DM2
Right_Encoder_A__DR EQU CYREG_PRT6_DR
Right_Encoder_A__INP_DIS EQU CYREG_PRT6_INP_DIS
Right_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Right_Encoder_A__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Right_Encoder_A__LCD_EN EQU CYREG_PRT6_LCD_EN
Right_Encoder_A__MASK EQU 0x40
Right_Encoder_A__PORT EQU 6
Right_Encoder_A__PRT EQU CYREG_PRT6_PRT
Right_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Right_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Right_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Right_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Right_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Right_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Right_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Right_Encoder_A__PS EQU CYREG_PRT6_PS
Right_Encoder_A__SHIFT EQU 6
Right_Encoder_A__SLW EQU CYREG_PRT6_SLW

/* Right_Encoder_B */
Right_Encoder_B__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Right_Encoder_B__0__MASK EQU 0x80
Right_Encoder_B__0__PC EQU CYREG_PRT6_PC7
Right_Encoder_B__0__PORT EQU 6
Right_Encoder_B__0__SHIFT EQU 7
Right_Encoder_B__AG EQU CYREG_PRT6_AG
Right_Encoder_B__AMUX EQU CYREG_PRT6_AMUX
Right_Encoder_B__BIE EQU CYREG_PRT6_BIE
Right_Encoder_B__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Right_Encoder_B__BYP EQU CYREG_PRT6_BYP
Right_Encoder_B__CTL EQU CYREG_PRT6_CTL
Right_Encoder_B__DM0 EQU CYREG_PRT6_DM0
Right_Encoder_B__DM1 EQU CYREG_PRT6_DM1
Right_Encoder_B__DM2 EQU CYREG_PRT6_DM2
Right_Encoder_B__DR EQU CYREG_PRT6_DR
Right_Encoder_B__INP_DIS EQU CYREG_PRT6_INP_DIS
Right_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Right_Encoder_B__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Right_Encoder_B__LCD_EN EQU CYREG_PRT6_LCD_EN
Right_Encoder_B__MASK EQU 0x80
Right_Encoder_B__PORT EQU 6
Right_Encoder_B__PRT EQU CYREG_PRT6_PRT
Right_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Right_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Right_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Right_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Right_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Right_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Right_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Right_Encoder_B__PS EQU CYREG_PRT6_PS
Right_Encoder_B__SHIFT EQU 7
Right_Encoder_B__SLW EQU CYREG_PRT6_SLW

/* Front_Echo_Pin_0 */
Front_Echo_Pin_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Front_Echo_Pin_0__0__MASK EQU 0x04
Front_Echo_Pin_0__0__PC EQU CYREG_PRT12_PC2
Front_Echo_Pin_0__0__PORT EQU 12
Front_Echo_Pin_0__0__SHIFT EQU 2
Front_Echo_Pin_0__AG EQU CYREG_PRT12_AG
Front_Echo_Pin_0__BIE EQU CYREG_PRT12_BIE
Front_Echo_Pin_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Front_Echo_Pin_0__BYP EQU CYREG_PRT12_BYP
Front_Echo_Pin_0__DM0 EQU CYREG_PRT12_DM0
Front_Echo_Pin_0__DM1 EQU CYREG_PRT12_DM1
Front_Echo_Pin_0__DM2 EQU CYREG_PRT12_DM2
Front_Echo_Pin_0__DR EQU CYREG_PRT12_DR
Front_Echo_Pin_0__INP_DIS EQU CYREG_PRT12_INP_DIS
Front_Echo_Pin_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Front_Echo_Pin_0__MASK EQU 0x04
Front_Echo_Pin_0__PORT EQU 12
Front_Echo_Pin_0__PRT EQU CYREG_PRT12_PRT
Front_Echo_Pin_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Front_Echo_Pin_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Front_Echo_Pin_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Front_Echo_Pin_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Front_Echo_Pin_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Front_Echo_Pin_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Front_Echo_Pin_0__PS EQU CYREG_PRT12_PS
Front_Echo_Pin_0__SHIFT EQU 2
Front_Echo_Pin_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Front_Echo_Pin_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Front_Echo_Pin_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Front_Echo_Pin_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Front_Echo_Pin_0__SLW EQU CYREG_PRT12_SLW

/* Front_Echo_Pin_1 */
Front_Echo_Pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Front_Echo_Pin_1__0__MASK EQU 0x04
Front_Echo_Pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
Front_Echo_Pin_1__0__PORT EQU 15
Front_Echo_Pin_1__0__SHIFT EQU 2
Front_Echo_Pin_1__AG EQU CYREG_PRT15_AG
Front_Echo_Pin_1__AMUX EQU CYREG_PRT15_AMUX
Front_Echo_Pin_1__BIE EQU CYREG_PRT15_BIE
Front_Echo_Pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Echo_Pin_1__BYP EQU CYREG_PRT15_BYP
Front_Echo_Pin_1__CTL EQU CYREG_PRT15_CTL
Front_Echo_Pin_1__DM0 EQU CYREG_PRT15_DM0
Front_Echo_Pin_1__DM1 EQU CYREG_PRT15_DM1
Front_Echo_Pin_1__DM2 EQU CYREG_PRT15_DM2
Front_Echo_Pin_1__DR EQU CYREG_PRT15_DR
Front_Echo_Pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Echo_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Echo_Pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Echo_Pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Echo_Pin_1__MASK EQU 0x04
Front_Echo_Pin_1__PORT EQU 15
Front_Echo_Pin_1__PRT EQU CYREG_PRT15_PRT
Front_Echo_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Echo_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Echo_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Echo_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Echo_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Echo_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Echo_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Echo_Pin_1__PS EQU CYREG_PRT15_PS
Front_Echo_Pin_1__SHIFT EQU 2
Front_Echo_Pin_1__SLW EQU CYREG_PRT15_SLW

/* Front_Echo_Pin_2 */
Front_Echo_Pin_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Front_Echo_Pin_2__0__MASK EQU 0x01
Front_Echo_Pin_2__0__PC EQU CYREG_IO_PC_PRT15_PC0
Front_Echo_Pin_2__0__PORT EQU 15
Front_Echo_Pin_2__0__SHIFT EQU 0
Front_Echo_Pin_2__AG EQU CYREG_PRT15_AG
Front_Echo_Pin_2__AMUX EQU CYREG_PRT15_AMUX
Front_Echo_Pin_2__BIE EQU CYREG_PRT15_BIE
Front_Echo_Pin_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Echo_Pin_2__BYP EQU CYREG_PRT15_BYP
Front_Echo_Pin_2__CTL EQU CYREG_PRT15_CTL
Front_Echo_Pin_2__DM0 EQU CYREG_PRT15_DM0
Front_Echo_Pin_2__DM1 EQU CYREG_PRT15_DM1
Front_Echo_Pin_2__DM2 EQU CYREG_PRT15_DM2
Front_Echo_Pin_2__DR EQU CYREG_PRT15_DR
Front_Echo_Pin_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Echo_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Echo_Pin_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Echo_Pin_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Echo_Pin_2__MASK EQU 0x01
Front_Echo_Pin_2__PORT EQU 15
Front_Echo_Pin_2__PRT EQU CYREG_PRT15_PRT
Front_Echo_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Echo_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Echo_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Echo_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Echo_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Echo_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Echo_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Echo_Pin_2__PS EQU CYREG_PRT15_PS
Front_Echo_Pin_2__SHIFT EQU 0
Front_Echo_Pin_2__SLW EQU CYREG_PRT15_SLW

/* Front_Echo_Pin_3 */
Front_Echo_Pin_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Front_Echo_Pin_3__0__MASK EQU 0x10
Front_Echo_Pin_3__0__PC EQU CYREG_PRT1_PC4
Front_Echo_Pin_3__0__PORT EQU 1
Front_Echo_Pin_3__0__SHIFT EQU 4
Front_Echo_Pin_3__AG EQU CYREG_PRT1_AG
Front_Echo_Pin_3__AMUX EQU CYREG_PRT1_AMUX
Front_Echo_Pin_3__BIE EQU CYREG_PRT1_BIE
Front_Echo_Pin_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Front_Echo_Pin_3__BYP EQU CYREG_PRT1_BYP
Front_Echo_Pin_3__CTL EQU CYREG_PRT1_CTL
Front_Echo_Pin_3__DM0 EQU CYREG_PRT1_DM0
Front_Echo_Pin_3__DM1 EQU CYREG_PRT1_DM1
Front_Echo_Pin_3__DM2 EQU CYREG_PRT1_DM2
Front_Echo_Pin_3__DR EQU CYREG_PRT1_DR
Front_Echo_Pin_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Front_Echo_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Front_Echo_Pin_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Front_Echo_Pin_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Front_Echo_Pin_3__MASK EQU 0x10
Front_Echo_Pin_3__PORT EQU 1
Front_Echo_Pin_3__PRT EQU CYREG_PRT1_PRT
Front_Echo_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Front_Echo_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Front_Echo_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Front_Echo_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Front_Echo_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Front_Echo_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Front_Echo_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Front_Echo_Pin_3__PS EQU CYREG_PRT1_PS
Front_Echo_Pin_3__SHIFT EQU 4
Front_Echo_Pin_3__SLW EQU CYREG_PRT1_SLW

/* Front_Echo_Pin_4 */
Front_Echo_Pin_4__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Front_Echo_Pin_4__0__MASK EQU 0x08
Front_Echo_Pin_4__0__PC EQU CYREG_IO_PC_PRT15_PC3
Front_Echo_Pin_4__0__PORT EQU 15
Front_Echo_Pin_4__0__SHIFT EQU 3
Front_Echo_Pin_4__AG EQU CYREG_PRT15_AG
Front_Echo_Pin_4__AMUX EQU CYREG_PRT15_AMUX
Front_Echo_Pin_4__BIE EQU CYREG_PRT15_BIE
Front_Echo_Pin_4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Echo_Pin_4__BYP EQU CYREG_PRT15_BYP
Front_Echo_Pin_4__CTL EQU CYREG_PRT15_CTL
Front_Echo_Pin_4__DM0 EQU CYREG_PRT15_DM0
Front_Echo_Pin_4__DM1 EQU CYREG_PRT15_DM1
Front_Echo_Pin_4__DM2 EQU CYREG_PRT15_DM2
Front_Echo_Pin_4__DR EQU CYREG_PRT15_DR
Front_Echo_Pin_4__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Echo_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Echo_Pin_4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Echo_Pin_4__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Echo_Pin_4__MASK EQU 0x08
Front_Echo_Pin_4__PORT EQU 15
Front_Echo_Pin_4__PRT EQU CYREG_PRT15_PRT
Front_Echo_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Echo_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Echo_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Echo_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Echo_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Echo_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Echo_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Echo_Pin_4__PS EQU CYREG_PRT15_PS
Front_Echo_Pin_4__SHIFT EQU 3
Front_Echo_Pin_4__SLW EQU CYREG_PRT15_SLW

/* Front_Echo_Pin_5 */
Front_Echo_Pin_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Front_Echo_Pin_5__0__MASK EQU 0x02
Front_Echo_Pin_5__0__PC EQU CYREG_IO_PC_PRT15_PC1
Front_Echo_Pin_5__0__PORT EQU 15
Front_Echo_Pin_5__0__SHIFT EQU 1
Front_Echo_Pin_5__AG EQU CYREG_PRT15_AG
Front_Echo_Pin_5__AMUX EQU CYREG_PRT15_AMUX
Front_Echo_Pin_5__BIE EQU CYREG_PRT15_BIE
Front_Echo_Pin_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Echo_Pin_5__BYP EQU CYREG_PRT15_BYP
Front_Echo_Pin_5__CTL EQU CYREG_PRT15_CTL
Front_Echo_Pin_5__DM0 EQU CYREG_PRT15_DM0
Front_Echo_Pin_5__DM1 EQU CYREG_PRT15_DM1
Front_Echo_Pin_5__DM2 EQU CYREG_PRT15_DM2
Front_Echo_Pin_5__DR EQU CYREG_PRT15_DR
Front_Echo_Pin_5__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Echo_Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Echo_Pin_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Echo_Pin_5__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Echo_Pin_5__MASK EQU 0x02
Front_Echo_Pin_5__PORT EQU 15
Front_Echo_Pin_5__PRT EQU CYREG_PRT15_PRT
Front_Echo_Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Echo_Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Echo_Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Echo_Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Echo_Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Echo_Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Echo_Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Echo_Pin_5__PS EQU CYREG_PRT15_PS
Front_Echo_Pin_5__SHIFT EQU 1
Front_Echo_Pin_5__SLW EQU CYREG_PRT15_SLW

/* Front_Echo_Pin_6 */
Front_Echo_Pin_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Front_Echo_Pin_6__0__MASK EQU 0x10
Front_Echo_Pin_6__0__PC EQU CYREG_PRT3_PC4
Front_Echo_Pin_6__0__PORT EQU 3
Front_Echo_Pin_6__0__SHIFT EQU 4
Front_Echo_Pin_6__AG EQU CYREG_PRT3_AG
Front_Echo_Pin_6__AMUX EQU CYREG_PRT3_AMUX
Front_Echo_Pin_6__BIE EQU CYREG_PRT3_BIE
Front_Echo_Pin_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Echo_Pin_6__BYP EQU CYREG_PRT3_BYP
Front_Echo_Pin_6__CTL EQU CYREG_PRT3_CTL
Front_Echo_Pin_6__DM0 EQU CYREG_PRT3_DM0
Front_Echo_Pin_6__DM1 EQU CYREG_PRT3_DM1
Front_Echo_Pin_6__DM2 EQU CYREG_PRT3_DM2
Front_Echo_Pin_6__DR EQU CYREG_PRT3_DR
Front_Echo_Pin_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Echo_Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Echo_Pin_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Echo_Pin_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Echo_Pin_6__MASK EQU 0x10
Front_Echo_Pin_6__PORT EQU 3
Front_Echo_Pin_6__PRT EQU CYREG_PRT3_PRT
Front_Echo_Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Echo_Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Echo_Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Echo_Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Echo_Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Echo_Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Echo_Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Echo_Pin_6__PS EQU CYREG_PRT3_PS
Front_Echo_Pin_6__SHIFT EQU 4
Front_Echo_Pin_6__SLW EQU CYREG_PRT3_SLW

/* Front_Echo_Pin_7 */
Front_Echo_Pin_7__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Front_Echo_Pin_7__0__MASK EQU 0x40
Front_Echo_Pin_7__0__PC EQU CYREG_PRT1_PC6
Front_Echo_Pin_7__0__PORT EQU 1
Front_Echo_Pin_7__0__SHIFT EQU 6
Front_Echo_Pin_7__AG EQU CYREG_PRT1_AG
Front_Echo_Pin_7__AMUX EQU CYREG_PRT1_AMUX
Front_Echo_Pin_7__BIE EQU CYREG_PRT1_BIE
Front_Echo_Pin_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Front_Echo_Pin_7__BYP EQU CYREG_PRT1_BYP
Front_Echo_Pin_7__CTL EQU CYREG_PRT1_CTL
Front_Echo_Pin_7__DM0 EQU CYREG_PRT1_DM0
Front_Echo_Pin_7__DM1 EQU CYREG_PRT1_DM1
Front_Echo_Pin_7__DM2 EQU CYREG_PRT1_DM2
Front_Echo_Pin_7__DR EQU CYREG_PRT1_DR
Front_Echo_Pin_7__INP_DIS EQU CYREG_PRT1_INP_DIS
Front_Echo_Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Front_Echo_Pin_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Front_Echo_Pin_7__LCD_EN EQU CYREG_PRT1_LCD_EN
Front_Echo_Pin_7__MASK EQU 0x40
Front_Echo_Pin_7__PORT EQU 1
Front_Echo_Pin_7__PRT EQU CYREG_PRT1_PRT
Front_Echo_Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Front_Echo_Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Front_Echo_Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Front_Echo_Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Front_Echo_Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Front_Echo_Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Front_Echo_Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Front_Echo_Pin_7__PS EQU CYREG_PRT1_PS
Front_Echo_Pin_7__SHIFT EQU 6
Front_Echo_Pin_7__SLW EQU CYREG_PRT1_SLW

/* Front_Echo_Timer_TimerUDB */
Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB07_F1

/* Rear_Trigger_Reg */
Rear_Trigger_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Rear_Trigger_Reg_Sync_ctrl_reg__0__POS EQU 0
Rear_Trigger_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Rear_Trigger_Reg_Sync_ctrl_reg__1__POS EQU 1
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__MASK EQU 0x03
Rear_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rear_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rear_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

/* Front_Trigger_Reg */
Front_Trigger_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Front_Trigger_Reg_Sync_ctrl_reg__0__POS EQU 0
Front_Trigger_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Front_Trigger_Reg_Sync_ctrl_reg__1__POS EQU 1
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Front_Trigger_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Front_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Front_Trigger_Reg_Sync_ctrl_reg__MASK EQU 0x03
Front_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* Left_Encoder_Clock */
Left_Encoder_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Left_Encoder_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Left_Encoder_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Left_Encoder_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Left_Encoder_Clock__INDEX EQU 0x01
Left_Encoder_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Left_Encoder_Clock__PM_ACT_MSK EQU 0x02
Left_Encoder_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Left_Encoder_Clock__PM_STBY_MSK EQU 0x02

/* Right_Encoder_Clock */
Right_Encoder_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Right_Encoder_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Right_Encoder_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Right_Encoder_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Right_Encoder_Clock__INDEX EQU 0x00
Right_Encoder_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Right_Encoder_Clock__PM_ACT_MSK EQU 0x01
Right_Encoder_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Right_Encoder_Clock__PM_STBY_MSK EQU 0x01

/* Left_HB25_Enable_Pin */
Left_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Left_HB25_Enable_Pin__0__MASK EQU 0x10
Left_HB25_Enable_Pin__0__PC EQU CYREG_PRT2_PC4
Left_HB25_Enable_Pin__0__PORT EQU 2
Left_HB25_Enable_Pin__0__SHIFT EQU 4
Left_HB25_Enable_Pin__AG EQU CYREG_PRT2_AG
Left_HB25_Enable_Pin__AMUX EQU CYREG_PRT2_AMUX
Left_HB25_Enable_Pin__BIE EQU CYREG_PRT2_BIE
Left_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_HB25_Enable_Pin__BYP EQU CYREG_PRT2_BYP
Left_HB25_Enable_Pin__CTL EQU CYREG_PRT2_CTL
Left_HB25_Enable_Pin__DM0 EQU CYREG_PRT2_DM0
Left_HB25_Enable_Pin__DM1 EQU CYREG_PRT2_DM1
Left_HB25_Enable_Pin__DM2 EQU CYREG_PRT2_DM2
Left_HB25_Enable_Pin__DR EQU CYREG_PRT2_DR
Left_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_HB25_Enable_Pin__MASK EQU 0x10
Left_HB25_Enable_Pin__PORT EQU 2
Left_HB25_Enable_Pin__PRT EQU CYREG_PRT2_PRT
Left_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_HB25_Enable_Pin__PS EQU CYREG_PRT2_PS
Left_HB25_Enable_Pin__SHIFT EQU 4
Left_HB25_Enable_Pin__SLW EQU CYREG_PRT2_SLW

/* Right_HB25_Enable_Pin */
Right_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Right_HB25_Enable_Pin__0__MASK EQU 0x40
Right_HB25_Enable_Pin__0__PC EQU CYREG_PRT2_PC6
Right_HB25_Enable_Pin__0__PORT EQU 2
Right_HB25_Enable_Pin__0__SHIFT EQU 6
Right_HB25_Enable_Pin__AG EQU CYREG_PRT2_AG
Right_HB25_Enable_Pin__AMUX EQU CYREG_PRT2_AMUX
Right_HB25_Enable_Pin__BIE EQU CYREG_PRT2_BIE
Right_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_HB25_Enable_Pin__BYP EQU CYREG_PRT2_BYP
Right_HB25_Enable_Pin__CTL EQU CYREG_PRT2_CTL
Right_HB25_Enable_Pin__DM0 EQU CYREG_PRT2_DM0
Right_HB25_Enable_Pin__DM1 EQU CYREG_PRT2_DM1
Right_HB25_Enable_Pin__DM2 EQU CYREG_PRT2_DM2
Right_HB25_Enable_Pin__DR EQU CYREG_PRT2_DR
Right_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_HB25_Enable_Pin__MASK EQU 0x40
Right_HB25_Enable_Pin__PORT EQU 2
Right_HB25_Enable_Pin__PRT EQU CYREG_PRT2_PRT
Right_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_HB25_Enable_Pin__PS EQU CYREG_PRT2_PS
Right_HB25_Enable_Pin__SHIFT EQU 6
Right_HB25_Enable_Pin__SLW EQU CYREG_PRT2_SLW

/* Rear_Trigger_Select_Reg */
Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__POS EQU 0
Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__POS EQU 1
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__POS EQU 2
Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK EQU 0x07
Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* Front_Trigger_Select_Reg */
Front_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Front_Trigger_Select_Reg_Sync_ctrl_reg__0__POS EQU 0
Front_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Front_Trigger_Select_Reg_Sync_ctrl_reg__1__POS EQU 1
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Front_Trigger_Select_Reg_Sync_ctrl_reg__2__POS EQU 2
Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK EQU 0x07
Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000800F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
