{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 00:02:24 2011 " "Info: Processing started: Mon May 16 00:02:24 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CarControlCircuit -c CarControlCircuit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CarControlCircuit -c CarControlCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" CarControlCircuit.vhd(9) " "Error (10500): VHDL syntax error at CarControlCircuit.vhd(9) near text \"(\";  expecting \":\", or \",\"" {  } { { "CarControlCircuit.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Car Control Circuit/CarControlCircuit.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" CarControlCircuit.vhd(10) " "Error (10500): VHDL syntax error at CarControlCircuit.vhd(10) near text \"(\";  expecting \":\", or \",\"" {  } { { "CarControlCircuit.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Car Control Circuit/CarControlCircuit.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "CarControlCircuit CarControlCircuit.vhd(5) " "Error (10523): Ignored construct CarControlCircuit at CarControlCircuit.vhd(5) due to previous errors" {  } { { "CarControlCircuit.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits Notes/Labs/Car Control Circuit/CarControlCircuit.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CarControlCircuit.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file CarControlCircuit.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 00:02:27 2011 " "Error: Processing ended: Mon May 16 00:02:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
