# system info Computer_System on 2019.03.13.10:07:15
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1552485943
#
#
# Files generated for Computer_System on 2019.03.13.10:07:15
files:
filepath,kind,attributes,module,is_top
simulation/Computer_System.v,VERILOG,,Computer_System,true
simulation/submodules/altera_up_avalon_adv_adc.v,VERILOG,,Computer_System_ADC,false
simulation/submodules/Computer_System_ADC.v,VERILOG,,Computer_System_ADC,false
simulation/submodules/Computer_System_ARM_A9_HPS.v,VERILOG,,Computer_System_ARM_A9_HPS,false
simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2i_150.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de10_standard.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/Computer_System_AV_Config.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/Computer_System_Audio_Subsystem.v,VERILOG,,Computer_System_Audio_Subsystem,false
simulation/submodules/altera_address_span_extender.sv,SYSTEM_VERILOG,,altera_address_span_extender,false
simulation/submodules/Computer_System_HEX3_HEX0.v,VERILOG,,Computer_System_HEX3_HEX0,false
simulation/submodules/Computer_System_HEX5_HEX4.v,VERILOG,,Computer_System_HEX5_HEX4,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.v,VERILOG,,Computer_System_JTAG_to_FPGA_Bridge,false
simulation/submodules/Computer_System_LEDs.v,VERILOG,,Computer_System_LEDs,false
simulation/submodules/Computer_System_Onchip_SRAM.hex,HEX,,Computer_System_Onchip_SRAM,false
simulation/submodules/Computer_System_Onchip_SRAM.v,VERILOG,,Computer_System_Onchip_SRAM,false
simulation/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v,VERILOG,,altera_up_avalon_video_dma_ctrl_addr_trans,false
simulation/submodules/Computer_System_Pushbuttons.v,VERILOG,,Computer_System_Pushbuttons,false
simulation/submodules/Computer_System_SDRAM.v,VERILOG,,Computer_System_SDRAM,false
simulation/submodules/Computer_System_SDRAM_test_component.v,VERILOG,,Computer_System_SDRAM,false
simulation/submodules/Computer_System_Slider_Switches.v,VERILOG,,Computer_System_Slider_Switches,false
simulation/submodules/Computer_System_System_PLL.v,VERILOG,,Computer_System_System_PLL,false
simulation/submodules/Computer_System_VGA_Subsystem.v,VERILOG,,Computer_System_VGA_Subsystem,false
simulation/submodules/Computer_System_Video_In_Subsystem.v,VERILOG,,Computer_System_Video_In_Subsystem,false
simulation/submodules/Computer_System_mm_interconnect_0.v,VERILOG,,Computer_System_mm_interconnect_0,false
simulation/submodules/Computer_System_mm_interconnect_1.v,VERILOG,,Computer_System_mm_interconnect_1,false
simulation/submodules/Computer_System_irq_mapper.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper,false
simulation/submodules/Computer_System_irq_mapper_001.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v,VERILOG,,Computer_System_ARM_A9_HPS_hps_io,false
simulation/submodules/altera_up_audio_bit_counter.v,VERILOG,,Computer_System_Audio_Subsystem_Audio,false
simulation/submodules/altera_up_audio_in_deserializer.v,VERILOG,,Computer_System_Audio_Subsystem_Audio,false
simulation/submodules/altera_up_audio_out_serializer.v,VERILOG,,Computer_System_Audio_Subsystem_Audio,false
simulation/submodules/altera_up_clock_edge.v,VERILOG,,Computer_System_Audio_Subsystem_Audio,false
simulation/submodules/altera_up_sync_fifo.v,VERILOG,,Computer_System_Audio_Subsystem_Audio,false
simulation/submodules/Computer_System_Audio_Subsystem_Audio.v,VERILOG,,Computer_System_Audio_Subsystem_Audio,false
simulation/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v,VERILOG,,Computer_System_Audio_Subsystem_Audio_PLL,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter,false
simulation/submodules/Computer_System_System_PLL_sys_pll.vo,VERILOG,,Computer_System_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_up_video_alpha_blender_normal.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Alpha_Blender,false
simulation/submodules/altera_up_video_alpha_blender_simple.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Alpha_Blender,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Alpha_Blender,false
simulation/submodules/altera_up_video_128_character_rom.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Char_Buffer,false
simulation/submodules/altera_up_video_fb_color_rom.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Char_Buffer,false
simulation/submodules/altera_up_video_char_mode_rom_128.mif,MIF,,Computer_System_VGA_Subsystem_VGA_Char_Buffer,false
simulation/submodules/altera_up_video_fb_color_rom.mif,MIF,,Computer_System_VGA_Subsystem_VGA_Char_Buffer,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Char_Buffer,false
simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Controller,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Controller,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_PLL,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Pixel_DMA,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Pixel_FIFO,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v,VERILOG,,Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler,false
simulation/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem,false
simulation/submodules/altera_up_video_itu_656_decoder.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In,false
simulation/submodules/altera_up_video_decoder_add_endofpacket.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In,false
simulation/submodules/altera_up_video_camera_decoder.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In,false
simulation/submodules/altera_up_video_dual_clock_fifo.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In,false
simulation/submodules/Computer_System_Video_In_Subsystem_Video_In.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In,false
simulation/submodules/altera_up_YCrCb_to_RGB_converter.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_CSC,false
simulation/submodules/altera_up_RGB_to_YCrCb_converter.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_CSC,false
simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_CSC,false
simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler,false
simulation/submodules/altera_up_video_clipper_add.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Clipper,false
simulation/submodules/altera_up_video_clipper_drop.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Clipper,false
simulation/submodules/altera_up_video_clipper_counters.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Clipper,false
simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Clipper,false
simulation/submodules/altera_up_video_dma_control_slave.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_DMA,false
simulation/submodules/altera_up_video_dma_to_memory.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_DMA,false
simulation/submodules/altera_up_video_dma_to_stream.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_DMA,false
simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_DMA,false
simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler,false
simulation/submodules/altera_up_video_scaler_shrink.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Scaler,false
simulation/submodules/altera_up_video_scaler_multiply_width.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Scaler,false
simulation/submodules/altera_up_video_scaler_multiply_height.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Scaler,false
simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v,VERILOG,,Computer_System_Video_In_Subsystem_Video_In_Scaler,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/Computer_System_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router,false
simulation/submodules/Computer_System_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_demux,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/Computer_System_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router,false
simulation/submodules/Computer_System_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_002,false
simulation/submodules/Computer_System_mm_interconnect_1_router_003.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_003,false
simulation/submodules/Computer_System_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_004,false
simulation/submodules/Computer_System_mm_interconnect_1_router_006.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_006,false
simulation/submodules/Computer_System_mm_interconnect_1_router_007.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_007,false
simulation/submodules/Computer_System_mm_interconnect_1_router_008.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_008,false
simulation/submodules/Computer_System_mm_interconnect_1_router_009.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_009,false
simulation/submodules/Computer_System_mm_interconnect_1_router_010.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_010,false
simulation/submodules/Computer_System_mm_interconnect_1_router_011.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_011,false
simulation/submodules/Computer_System_mm_interconnect_1_router_012.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_012,false
simulation/submodules/Computer_System_mm_interconnect_1_router_017.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_017,false
simulation/submodules/Computer_System_mm_interconnect_1_router_023.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_023,false
simulation/submodules/Computer_System_mm_interconnect_1_router_024.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_024,false
simulation/submodules/Computer_System_mm_interconnect_1_router_027.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_027,false
simulation/submodules/Computer_System_mm_interconnect_1_router_029.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_029,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux_002,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux_003.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux_003,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux_004,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux_007.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux_007,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux_008.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux_008,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_002,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux_003.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_003,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux_008.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_008,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_008,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux_015.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_015,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux_015,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_demux,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux_001.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_demux_001,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_demux_002,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux_003.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_demux_003,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux_008.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_demux_008,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_002,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux_003.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_003,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_004,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux_007.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_007,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_007,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux_008.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_008,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux_008,false
simulation/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,Computer_System_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v,VERILOG,,Computer_System_mm_interconnect_1_avalon_st_adapter_001,false
simulation/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v,VERILOG,,Computer_System_mm_interconnect_1_avalon_st_adapter_002,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.vo,VERILOG,,Computer_System_Audio_Subsystem_Audio_PLL_audio_pll,false
simulation/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.vo,VERILOG,,Computer_System_VGA_Subsystem_VGA_PLL_video_pll,false
simulation/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter,false
simulation/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler,false
simulation/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection,false
simulation/submodules/altera_up_edge_detection_sobel_operator.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection,false
simulation/submodules/altera_up_edge_detection_nonmaximum_suppression.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection,false
simulation/submodules/altera_up_edge_detection_hysteresis.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection,false
simulation/submodules/altera_up_edge_detection_pixel_info_shift_register.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection,false
simulation/submodules/altera_up_edge_detection_data_shift_register.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection,false
simulation/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection,false
simulation/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller,false
simulation/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger,false
simulation/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v,VERILOG,,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter,false
simulation/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
simulation/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System.ADC,Computer_System_ADC
Computer_System.ARM_A9_HPS,Computer_System_ARM_A9_HPS
Computer_System.ARM_A9_HPS.fpga_interfaces,Computer_System_ARM_A9_HPS_fpga_interfaces
Computer_System.ARM_A9_HPS.hps_io,Computer_System_ARM_A9_HPS_hps_io
Computer_System.ARM_A9_HPS.hps_io.border,Computer_System_ARM_A9_HPS_hps_io_border
Computer_System.AV_Config,Computer_System_AV_Config
Computer_System.Audio_Subsystem,Computer_System_Audio_Subsystem
Computer_System.Audio_Subsystem.Audio,Computer_System_Audio_Subsystem_Audio
Computer_System.Audio_Subsystem.Audio_PLL,Computer_System_Audio_Subsystem_Audio_PLL
Computer_System.Audio_Subsystem.Audio_PLL.audio_pll,Computer_System_Audio_Subsystem_Audio_PLL_audio_pll
Computer_System.Audio_Subsystem.Audio_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.Audio_Subsystem.rst_controller,altera_reset_controller
Computer_System.F2H_Mem_Window_00000000,altera_address_span_extender
Computer_System.F2H_Mem_Window_FF600000,altera_address_span_extender
Computer_System.F2H_Mem_Window_FF800000,altera_address_span_extender
Computer_System.HEX3_HEX0,Computer_System_HEX3_HEX0
Computer_System.HEX5_HEX4,Computer_System_HEX5_HEX4
Computer_System.JTAG_to_FPGA_Bridge,Computer_System_JTAG_to_FPGA_Bridge
Computer_System.JTAG_to_FPGA_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Computer_System.JTAG_to_FPGA_Bridge.timing_adt,Computer_System_JTAG_to_FPGA_Bridge_timing_adt
Computer_System.JTAG_to_FPGA_Bridge.fifo,altera_avalon_sc_fifo
Computer_System.JTAG_to_FPGA_Bridge.b2p,altera_avalon_st_bytes_to_packets
Computer_System.JTAG_to_FPGA_Bridge.p2b,altera_avalon_st_packets_to_bytes
Computer_System.JTAG_to_FPGA_Bridge.transacto,altera_avalon_packets_to_master
Computer_System.JTAG_to_FPGA_Bridge.b2p_adapter,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter
Computer_System.JTAG_to_FPGA_Bridge.p2b_adapter,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter
Computer_System.JTAG_to_FPGA_Bridge.rst_controller,altera_reset_controller
Computer_System.JTAG_to_HPS_Bridge,Computer_System_JTAG_to_FPGA_Bridge
Computer_System.JTAG_to_HPS_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Computer_System.JTAG_to_HPS_Bridge.timing_adt,Computer_System_JTAG_to_FPGA_Bridge_timing_adt
Computer_System.JTAG_to_HPS_Bridge.fifo,altera_avalon_sc_fifo
Computer_System.JTAG_to_HPS_Bridge.b2p,altera_avalon_st_bytes_to_packets
Computer_System.JTAG_to_HPS_Bridge.p2b,altera_avalon_st_packets_to_bytes
Computer_System.JTAG_to_HPS_Bridge.transacto,altera_avalon_packets_to_master
Computer_System.JTAG_to_HPS_Bridge.b2p_adapter,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter
Computer_System.JTAG_to_HPS_Bridge.p2b_adapter,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter
Computer_System.JTAG_to_HPS_Bridge.rst_controller,altera_reset_controller
Computer_System.LEDs,Computer_System_LEDs
Computer_System.Onchip_SRAM,Computer_System_Onchip_SRAM
Computer_System.Pixel_DMA_Addr_Translation,altera_up_avalon_video_dma_ctrl_addr_trans
Computer_System.Video_In_DMA_Addr_Translation,altera_up_avalon_video_dma_ctrl_addr_trans
Computer_System.Pushbuttons,Computer_System_Pushbuttons
Computer_System.SDRAM,Computer_System_SDRAM
Computer_System.Slider_Switches,Computer_System_Slider_Switches
Computer_System.System_PLL,Computer_System_System_PLL
Computer_System.System_PLL.sys_pll,Computer_System_System_PLL_sys_pll
Computer_System.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.VGA_Subsystem,Computer_System_VGA_Subsystem
Computer_System.VGA_Subsystem.VGA_Alpha_Blender,Computer_System_VGA_Subsystem_VGA_Alpha_Blender
Computer_System.VGA_Subsystem.VGA_Char_Buffer,Computer_System_VGA_Subsystem_VGA_Char_Buffer
Computer_System.VGA_Subsystem.VGA_Controller,Computer_System_VGA_Subsystem_VGA_Controller
Computer_System.VGA_Subsystem.VGA_Dual_Clock_FIFO,Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
Computer_System.VGA_Subsystem.VGA_PLL,Computer_System_VGA_Subsystem_VGA_PLL
Computer_System.VGA_Subsystem.VGA_PLL.video_pll,Computer_System_VGA_Subsystem_VGA_PLL_video_pll
Computer_System.VGA_Subsystem.VGA_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.VGA_Subsystem.VGA_Pixel_DMA,Computer_System_VGA_Subsystem_VGA_Pixel_DMA
Computer_System.VGA_Subsystem.VGA_Pixel_FIFO,Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler,Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
Computer_System.VGA_Subsystem.rst_controller,altera_reset_controller
Computer_System.VGA_Subsystem.rst_controller_001,altera_reset_controller
Computer_System.Video_In_Subsystem,Computer_System_Video_In_Subsystem
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Edge_Detection,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Edge_Detection_Router_Controller,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Video_Stream_Merger,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Video_Stream_Splitter,Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter
Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.rst_controller,altera_reset_controller
Computer_System.Video_In_Subsystem.Video_In,Computer_System_Video_In_Subsystem_Video_In
Computer_System.Video_In_Subsystem.Video_In_CSC,Computer_System_Video_In_Subsystem_Video_In_CSC
Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler,Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler
Computer_System.Video_In_Subsystem.Video_In_Clipper,Computer_System_Video_In_Subsystem_Video_In_Clipper
Computer_System.Video_In_Subsystem.Video_In_DMA,Computer_System_Video_In_Subsystem_Video_In_DMA
Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler,Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler
Computer_System.Video_In_Subsystem.Video_In_Scaler,Computer_System_Video_In_Subsystem_Video_In_Scaler
Computer_System.Video_In_Subsystem.rst_controller,altera_reset_controller
Computer_System.mm_interconnect_0,Computer_System_mm_interconnect_0
Computer_System.mm_interconnect_0.F2H_Mem_Window_00000000_expanded_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF600000_expanded_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF800000_expanded_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.JTAG_to_HPS_Bridge_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.F2H_Mem_Window_00000000_expanded_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF600000_expanded_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF800000_expanded_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.JTAG_to_HPS_Bridge_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.ARM_A9_HPS_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
Computer_System.mm_interconnect_0.router,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_001,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_002,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_003,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_004,Computer_System_mm_interconnect_0_router_004
Computer_System.mm_interconnect_0.router_005,Computer_System_mm_interconnect_0_router_004
Computer_System.mm_interconnect_0.F2H_Mem_Window_00000000_expanded_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF600000_expanded_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF800000_expanded_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.JTAG_to_HPS_Bridge_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.cmd_demux,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_001,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_002,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_003,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_mux,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_001,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.rsp_demux,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_001,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_mux,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_001,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_002,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_003,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_f2h_axi_slave_rd_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_f2h_axi_slave_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1,Computer_System_mm_interconnect_1
Computer_System.mm_interconnect_1.JTAG_to_FPGA_Bridge_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.Video_In_DMA_Addr_Translation_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.Video_In_Subsystem_video_in_dma_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.SDRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.ADC_adc_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Audio_Subsystem_audio_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Video_In_Subsystem_edge_detection_control_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_control_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.LEDs_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.HEX3_HEX0_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.HEX5_HEX4_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Slider_Switches_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Pushbuttons_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Video_In_Subsystem_video_in_dma_control_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.F2H_Mem_Window_00000000_windowed_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF600000_windowed_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF800000_windowed_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Video_In_DMA_Addr_Translation_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Onchip_SRAM_s2_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_1.JTAG_to_FPGA_Bridge_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.Video_In_DMA_Addr_Translation_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.Video_In_Subsystem_video_in_dma_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.SDRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.ADC_adc_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Audio_Subsystem_audio_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Video_In_Subsystem_edge_detection_control_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_control_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.LEDs_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.HEX3_HEX0_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.HEX5_HEX4_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Slider_Switches_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Pushbuttons_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Video_In_Subsystem_video_in_dma_control_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.F2H_Mem_Window_00000000_windowed_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF600000_windowed_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF800000_windowed_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Video_In_DMA_Addr_Translation_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Onchip_SRAM_s2_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.ADC_adc_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.ADC_adc_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Audio_Subsystem_audio_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Audio_Subsystem_audio_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Video_In_Subsystem_edge_detection_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Video_In_Subsystem_edge_detection_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.LEDs_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.HEX3_HEX0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.HEX3_HEX0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.HEX5_HEX4_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.HEX5_HEX4_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Slider_Switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Slider_Switches_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Pushbuttons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Pushbuttons_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Video_In_Subsystem_video_in_dma_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Video_In_Subsystem_video_in_dma_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.F2H_Mem_Window_00000000_windowed_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.F2H_Mem_Window_00000000_windowed_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF600000_windowed_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF600000_windowed_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF800000_windowed_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF800000_windowed_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Video_In_DMA_Addr_Translation_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Video_In_DMA_Addr_Translation_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Onchip_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Onchip_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.router,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_001,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_002,Computer_System_mm_interconnect_1_router_002
Computer_System.mm_interconnect_1.router_003,Computer_System_mm_interconnect_1_router_003
Computer_System.mm_interconnect_1.router_004,Computer_System_mm_interconnect_1_router_004
Computer_System.mm_interconnect_1.router_005,Computer_System_mm_interconnect_1_router_004
Computer_System.mm_interconnect_1.router_006,Computer_System_mm_interconnect_1_router_006
Computer_System.mm_interconnect_1.router_007,Computer_System_mm_interconnect_1_router_007
Computer_System.mm_interconnect_1.router_008,Computer_System_mm_interconnect_1_router_008
Computer_System.mm_interconnect_1.router_009,Computer_System_mm_interconnect_1_router_009
Computer_System.mm_interconnect_1.router_010,Computer_System_mm_interconnect_1_router_010
Computer_System.mm_interconnect_1.router_011,Computer_System_mm_interconnect_1_router_011
Computer_System.mm_interconnect_1.router_012,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_013,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_014,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_015,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_016,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_018,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_019,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_020,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_021,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_022,Computer_System_mm_interconnect_1_router_012
Computer_System.mm_interconnect_1.router_017,Computer_System_mm_interconnect_1_router_017
Computer_System.mm_interconnect_1.router_023,Computer_System_mm_interconnect_1_router_023
Computer_System.mm_interconnect_1.router_024,Computer_System_mm_interconnect_1_router_024
Computer_System.mm_interconnect_1.router_025,Computer_System_mm_interconnect_1_router_024
Computer_System.mm_interconnect_1.router_026,Computer_System_mm_interconnect_1_router_024
Computer_System.mm_interconnect_1.router_027,Computer_System_mm_interconnect_1_router_027
Computer_System.mm_interconnect_1.router_028,Computer_System_mm_interconnect_1_router_027
Computer_System.mm_interconnect_1.router_029,Computer_System_mm_interconnect_1_router_029
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.JTAG_to_FPGA_Bridge_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.ADC_adc_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Audio_Subsystem_audio_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Video_In_Subsystem_edge_detection_control_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.LEDs_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.HEX3_HEX0_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.HEX5_HEX4_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Slider_Switches_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Pushbuttons_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Video_In_DMA_Addr_Translation_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Onchip_SRAM_s2_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.cmd_demux,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_demux_001,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_demux_002,Computer_System_mm_interconnect_1_cmd_demux_002
Computer_System.mm_interconnect_1.cmd_demux_003,Computer_System_mm_interconnect_1_cmd_demux_003
Computer_System.mm_interconnect_1.cmd_demux_006,Computer_System_mm_interconnect_1_cmd_demux_003
Computer_System.mm_interconnect_1.rsp_demux_015,Computer_System_mm_interconnect_1_cmd_demux_003
Computer_System.mm_interconnect_1.rsp_demux_016,Computer_System_mm_interconnect_1_cmd_demux_003
Computer_System.mm_interconnect_1.rsp_demux_017,Computer_System_mm_interconnect_1_cmd_demux_003
Computer_System.mm_interconnect_1.rsp_demux_020,Computer_System_mm_interconnect_1_cmd_demux_003
Computer_System.mm_interconnect_1.cmd_demux_004,Computer_System_mm_interconnect_1_cmd_demux_004
Computer_System.mm_interconnect_1.cmd_demux_005,Computer_System_mm_interconnect_1_cmd_demux_004
Computer_System.mm_interconnect_1.cmd_demux_007,Computer_System_mm_interconnect_1_cmd_demux_007
Computer_System.mm_interconnect_1.cmd_demux_008,Computer_System_mm_interconnect_1_cmd_demux_008
Computer_System.mm_interconnect_1.cmd_mux,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.cmd_mux_001,Computer_System_mm_interconnect_1_cmd_mux_001
Computer_System.mm_interconnect_1.cmd_mux_002,Computer_System_mm_interconnect_1_cmd_mux_002
Computer_System.mm_interconnect_1.cmd_mux_003,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_004,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_005,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_006,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_007,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_009,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_010,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_011,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_012,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_013,Computer_System_mm_interconnect_1_cmd_mux_003
Computer_System.mm_interconnect_1.cmd_mux_008,Computer_System_mm_interconnect_1_cmd_mux_008
Computer_System.mm_interconnect_1.cmd_mux_014,Computer_System_mm_interconnect_1_cmd_mux_008
Computer_System.mm_interconnect_1.cmd_mux_018,Computer_System_mm_interconnect_1_cmd_mux_008
Computer_System.mm_interconnect_1.cmd_mux_019,Computer_System_mm_interconnect_1_cmd_mux_008
Computer_System.mm_interconnect_1.cmd_mux_015,Computer_System_mm_interconnect_1_cmd_mux_015
Computer_System.mm_interconnect_1.cmd_mux_016,Computer_System_mm_interconnect_1_cmd_mux_015
Computer_System.mm_interconnect_1.cmd_mux_017,Computer_System_mm_interconnect_1_cmd_mux_015
Computer_System.mm_interconnect_1.cmd_mux_020,Computer_System_mm_interconnect_1_cmd_mux_015
Computer_System.mm_interconnect_1.rsp_demux,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_demux_001,Computer_System_mm_interconnect_1_rsp_demux_001
Computer_System.mm_interconnect_1.rsp_demux_002,Computer_System_mm_interconnect_1_rsp_demux_002
Computer_System.mm_interconnect_1.rsp_demux_003,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_004,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_005,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_006,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_007,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_009,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_010,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_011,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_012,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_013,Computer_System_mm_interconnect_1_rsp_demux_003
Computer_System.mm_interconnect_1.rsp_demux_008,Computer_System_mm_interconnect_1_rsp_demux_008
Computer_System.mm_interconnect_1.rsp_demux_014,Computer_System_mm_interconnect_1_rsp_demux_008
Computer_System.mm_interconnect_1.rsp_demux_018,Computer_System_mm_interconnect_1_rsp_demux_008
Computer_System.mm_interconnect_1.rsp_demux_019,Computer_System_mm_interconnect_1_rsp_demux_008
Computer_System.mm_interconnect_1.rsp_mux,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.rsp_mux_001,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.rsp_mux_002,Computer_System_mm_interconnect_1_rsp_mux_002
Computer_System.mm_interconnect_1.rsp_mux_003,Computer_System_mm_interconnect_1_rsp_mux_003
Computer_System.mm_interconnect_1.rsp_mux_006,Computer_System_mm_interconnect_1_rsp_mux_003
Computer_System.mm_interconnect_1.rsp_mux_004,Computer_System_mm_interconnect_1_rsp_mux_004
Computer_System.mm_interconnect_1.rsp_mux_005,Computer_System_mm_interconnect_1_rsp_mux_004
Computer_System.mm_interconnect_1.rsp_mux_007,Computer_System_mm_interconnect_1_rsp_mux_007
Computer_System.mm_interconnect_1.rsp_mux_008,Computer_System_mm_interconnect_1_rsp_mux_008
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_wr_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_rd_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_rd_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_axi_master_rd_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.JTAG_to_FPGA_Bridge_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.JTAG_to_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.Video_In_Subsystem_video_in_dma_master_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_master_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_slave_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.SDRAM_s1_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.SDRAM_s1_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.SDRAM_s1_to_JTAG_to_FPGA_Bridge_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.SDRAM_s1_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.Onchip_SRAM_s1_to_Video_In_Subsystem_video_in_dma_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.avalon_st_adapter,Computer_System_mm_interconnect_1_avalon_st_adapter
Computer_System.mm_interconnect_1.avalon_st_adapter.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_001,Computer_System_mm_interconnect_1_avalon_st_adapter_001
Computer_System.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_002,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_003,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_004,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_005,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_006,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_007,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_008,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_009,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_009.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_010,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_010.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_011,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_011.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_012,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_012.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_013,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_013.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_014,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_014.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_015,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_015.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_016,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_016.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_017,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_017.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_018,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_018.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_019,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_019.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_020,Computer_System_mm_interconnect_1_avalon_st_adapter_002
Computer_System.mm_interconnect_1.avalon_st_adapter_020.error_adapter_0,Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
Computer_System.irq_mapper,Computer_System_irq_mapper
Computer_System.irq_mapper_001,Computer_System_irq_mapper_001
Computer_System.rst_controller,altera_reset_controller
Computer_System.rst_controller_001,altera_reset_controller
Computer_System.rst_controller_002,altera_reset_controller
Computer_System.rst_controller_003,altera_reset_controller
Computer_System.rst_controller_004,altera_reset_controller
Computer_System.rst_controller_005,altera_reset_controller
Computer_System.rst_controller_006,altera_reset_controller
