Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 17:08:51 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[76]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[76]:D
  Delay (ns):              0.166
  Slack (ns):              0.028
  Arrival (ns):            3.771
  Required (ns):           3.743

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.181
  Slack (ns):              0.041
  Arrival (ns):            3.796
  Required (ns):           3.755

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[27]:D
  Delay (ns):              0.183
  Slack (ns):              0.043
  Arrival (ns):            3.798
  Required (ns):           3.755

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[5]:D
  Delay (ns):              0.182
  Slack (ns):              0.044
  Arrival (ns):            3.791
  Required (ns):           3.747

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[6]:D
  Delay (ns):              0.186
  Slack (ns):              0.045
  Arrival (ns):            3.808
  Required (ns):           3.763

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[32]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[32]:D
  Delay (ns):              0.185
  Slack (ns):              0.045
  Arrival (ns):            3.800
  Required (ns):           3.755

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[19]:D
  Delay (ns):              0.182
  Slack (ns):              0.045
  Arrival (ns):            3.787
  Required (ns):           3.742

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[98]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[98]:D
  Delay (ns):              0.182
  Slack (ns):              0.045
  Arrival (ns):            3.777
  Required (ns):           3.732

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[17]:D
  Delay (ns):              0.183
  Slack (ns):              0.046
  Arrival (ns):            3.788
  Required (ns):           3.742

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[115]:D
  Delay (ns):              0.184
  Slack (ns):              0.047
  Arrival (ns):            3.779
  Required (ns):           3.732

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[69]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[69]:D
  Delay (ns):              0.187
  Slack (ns):              0.049
  Arrival (ns):            3.792
  Required (ns):           3.743

Path 12
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveAADDR[26]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[57]:D
  Delay (ns):              0.188
  Slack (ns):              0.050
  Arrival (ns):            1.926
  Required (ns):           1.876

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[113]:D
  Delay (ns):              0.187
  Slack (ns):              0.050
  Arrival (ns):            3.782
  Required (ns):           3.732

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[52]:D
  Delay (ns):              0.188
  Slack (ns):              0.050
  Arrival (ns):            3.793
  Required (ns):           3.743

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[96]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[96]:D
  Delay (ns):              0.187
  Slack (ns):              0.050
  Arrival (ns):            3.782
  Required (ns):           3.732

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[20].data_shifter[20][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[19].data_shifter[19][1]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            3.762
  Required (ns):           3.700

Path 17
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[15]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.729
  Required (ns):           3.665

Path 18
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[5]:SLn
  Delay (ns):              0.238
  Slack (ns):              0.064
  Arrival (ns):            3.863
  Required (ns):           3.799

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s1_valid:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/_T_164:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            1.890
  Required (ns):           1.826

Path 20
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.730
  Required (ns):           3.665

Path 21
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.730
  Required (ns):           3.665

Path 22
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[15]:SLn
  Delay (ns):              0.239
  Slack (ns):              0.065
  Arrival (ns):            3.864
  Required (ns):           3.799

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s2_pc_Z[23]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/elts_4_pc[23]:D
  Delay (ns):              0.184
  Slack (ns):              0.065
  Arrival (ns):            1.950
  Required (ns):           1.885

Path 24
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[47]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            1.886
  Required (ns):           1.820

Path 25
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[13]:SLn
  Delay (ns):              0.239
  Slack (ns):              0.066
  Arrival (ns):            3.864
  Required (ns):           3.798

Path 26
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.746
  Required (ns):           3.680

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_odt_p3_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.747
  Required (ns):           3.681

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[54]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[54]:D
  Delay (ns):              0.172
  Slack (ns):              0.066
  Arrival (ns):            3.789
  Required (ns):           3.723

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[7]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.757
  Required (ns):           3.691

Path 30
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[7]:SLn
  Delay (ns):              0.240
  Slack (ns):              0.067
  Arrival (ns):            3.865
  Required (ns):           3.798

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][76]:D
  Delay (ns):              0.169
  Slack (ns):              0.067
  Arrival (ns):            3.767
  Required (ns):           3.700

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[113]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.764
  Required (ns):           3.697

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[26].data_shifter[26][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[25].data_shifter[25][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.754
  Required (ns):           3.687

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[27].data_shifter[27][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[26].data_shifter[26][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.753
  Required (ns):           3.686

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.753
  Required (ns):           3.686

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s1:D
  Delay (ns):              0.170
  Slack (ns):              0.067
  Arrival (ns):            3.766
  Required (ns):           3.699

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[80]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[80]:D
  Delay (ns):              0.172
  Slack (ns):              0.067
  Arrival (ns):            3.784
  Required (ns):           3.717

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[80]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[80]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.751
  Required (ns):           3.684

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_rd_valid_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_rd_valid:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.729
  Required (ns):           3.662

Path 40
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[57]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[47]:D
  Delay (ns):              0.133
  Slack (ns):              0.068
  Arrival (ns):            1.871
  Required (ns):           1.803

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][58]:D
  Delay (ns):              0.170
  Slack (ns):              0.068
  Arrival (ns):            3.768
  Required (ns):           3.700

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[3]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.765
  Required (ns):           3.697

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[33].data_shifter[33][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[32].data_shifter[32][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            3.759
  Required (ns):           3.691

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[38].data_shifter[38][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[37].data_shifter[37][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.754
  Required (ns):           3.686

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[39].data_shifter[39][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[38].data_shifter[38][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.754
  Required (ns):           3.686

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[5]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.763
  Required (ns):           3.695

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][141]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.766
  Required (ns):           3.698

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[6]:D
  Delay (ns):              0.176
  Slack (ns):              0.068
  Arrival (ns):            3.798
  Required (ns):           3.730

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_cmd_wr_data[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[7]:D
  Delay (ns):              0.214
  Slack (ns):              0.068
  Arrival (ns):            3.815
  Required (ns):           3.747

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_pc[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/wb_reg_pc[6]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            1.882
  Required (ns):           1.814

Path 51
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.736
  Required (ns):           3.667

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_0_[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.755
  Required (ns):           3.686

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.756
  Required (ns):           3.687

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rd_cmd_sh[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rd_cmd_sh[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.766
  Required (ns):           3.697

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.759
  Required (ns):           3.690

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][44]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.734
  Required (ns):           3.665

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/din_gray_r[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_116/s0:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.758
  Required (ns):           3.689

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_58/s0:D
  Delay (ns):              0.172
  Slack (ns):              0.069
  Arrival (ns):            3.773
  Required (ns):           3.704

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[60]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.741
  Required (ns):           3.672

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.880
  Required (ns):           1.811

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[25]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[25]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.760
  Required (ns):           3.691

Path 62
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[36]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[32]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.890
  Required (ns):           1.820

Path 63
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[64]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[64]:D
  Delay (ns):              0.207
  Slack (ns):              0.070
  Arrival (ns):            1.962
  Required (ns):           1.892

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/data_shifter_gen[1].data_shifter[1][65]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.725
  Required (ns):           3.655

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[16].data_shifter[16][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[15].data_shifter[15][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.750
  Required (ns):           3.680

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][7]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.755
  Required (ns):           3.685

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_sh[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.771
  Required (ns):           3.701

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_40/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_40/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.727
  Required (ns):           3.657

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_84/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_84/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.737
  Required (ns):           3.667

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[47]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[14]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.750
  Required (ns):           3.680

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[55]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.722
  Required (ns):           3.652

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_38:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_addr[4]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.760
  Required (ns):           3.690

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_7:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_6:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.748
  Required (ns):           3.678

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_30:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_29:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.754
  Required (ns):           3.684

Path 76
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            1.892
  Required (ns):           1.821

Path 77
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.738
  Required (ns):           3.667

Path 78
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.749
  Required (ns):           3.678

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.757
  Required (ns):           3.686

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.755
  Required (ns):           3.684

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[88]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[88]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.759
  Required (ns):           3.688

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[34]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[34]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.751
  Required (ns):           3.680

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[23]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.762
  Required (ns):           3.691

Path 84
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[16]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[6]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            1.896
  Required (ns):           1.824

Path 85
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:D
  Delay (ns):              0.189
  Slack (ns):              0.072
  Arrival (ns):            3.788
  Required (ns):           3.716

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.739
  Required (ns):           3.667

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[30].data_shifter[30][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[29].data_shifter[29][0]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.758
  Required (ns):           3.686

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[35].data_shifter[35][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/data_shifter_gen[34].data_shifter[34][0]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.758
  Required (ns):           3.686

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[65]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[65]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.760
  Required (ns):           3.688

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r1[83]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_214/MSC_i_217/data_r2[83]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.752
  Required (ns):           3.680

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_address_r2[3]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.768
  Required (ns):           3.696

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_ras_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/dfi_ras_n_r2:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/din_gray_r[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_119/s0:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.762
  Required (ns):           3.690

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.729
  Required (ns):           3.657

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_17:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_16:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_30:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_29:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.784
  Required (ns):           3.712

Path 97
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[66]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[66]:D
  Delay (ns):              0.209
  Slack (ns):              0.073
  Arrival (ns):            1.964
  Required (ns):           1.891

Path 98
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat[20]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/latARSIZE[0]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            1.890
  Required (ns):           1.817

Path 99
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.727
  Required (ns):           3.654

Path 100
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[3]:SLn
  Delay (ns):              0.243
  Slack (ns):              0.073
  Arrival (ns):            3.868
  Required (ns):           3.795

