<root><simulation><result_generated_time />2023-05-13 01:32:47<layer><layer_spec />{'B': 1, 'K': 32, 'C': 144, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 4608, 'I': 112896, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['FX_2', 'FY_2', 'OX_4', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [896, 1, 1], 'O': [112, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 4)], [('OX', 2), ('OY', 14)]], [[('C', 8)], [('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 8), ('OY', 4)], [('FX', 1), ('FY', 1), ('OX', 2), ('OY', 14)]], [], []]<O />[[[('C', 8)], [('FX', 1), ('FY', 1)]], [[('OY', 4)], [('OX', 2), ('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('C', 2), ('OX', 2)], [('C', 9), ('OX', 7)], []]<I />[[('K', 2), ('K', 16), ('C', 2), ('OX', 2)], [('C', 9), ('OX', 7)], []]<O />[[('K', 2), ('K', 16), ('C', 2), ('OX', 2), ('C', 9)], [('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [112.0, 2, 7, 1], 'I': [1.0, 32.0, 1.0, 1.0], 'O': [8.0, 18, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [512, 36864, 36864], 'I': [32, 1806336, 1806336], 'O': [512, 401408, 401408], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 401408]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.06, 0.05, 0.0], 'O': [1.0, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.07, 0.0], 'I': [0.06, 0.07, 0.0], 'O': [1.0, 0.07, 0.0]}<effective_mem_size_bit />{'W': [512, 36864, 36864], 'I': [32, 1806336, 1806336], 'O': [512, 57344, 401408], 'O_partial': [512, 0, 0], 'O_final': [0, 57344, 401408]}<total_unit_count />{'W': [896, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 112, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [112, 112, 1, 1]}<duplicate_unit_count />{'W': [112.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[64512, 32256], [32256, 4608], [4608, 0]]<I />[[112896, 112896], [112896, 112896], [112896, 0]]<O />[[(426496, 451584), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(426496, 451584), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8064, 4032], [504, 72], [18, 0]]<I />[[14112, 14112], [1764, 1764], [441, 0]]<O />[[(53312, 56448), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([53312, 56448], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />516096</mac_count></basic_info><energy><total_energy />7924388.3<mem_energy_breakdown><W />[4.2, 59.8, 24.0]<I />[9.9, 349.6, 587.3]<O />[39.5, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />25804.8<total />7923105.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6045<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.6909<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />11672<latency_cycle_without_data_loading />8064<ideal_computing_cycle />8064<data_loading><load_cycle_total />3608<load_cycle_individual />{'W': [8, 72, 0], 'I': [56, 3528, 0]}<load_cycle_combined />{'W': 72, 'I': 3528}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-8063], [-3472, -3472], [-8064, -8064]], 'I': [[-8063], [-7936, -4464], [-8064, -8064]], 'O': [[-8064], [-840, -112], [-7280, -7868]]}<mem_stall_cycle_shared />{'W': [[-8063], [-3472, 0], [0, 0]], 'I': [[-8063], [-7936, 0], [0, 0]], 'O': [[-8064], [-840, -112], [-7280, -7868]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 36864, 36864], 'I': [32, 1806336, 1806336], 'O': [512, 401408, 401408], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 401408]}<data_size_each_level_total />{'W': [4096, 36864, 36864], 'I': [28672, 1806336, 1806336], 'O': [57344, 401408, 401408]}<loop_cycles_each_level />{'W': [128, 8064, 8064], 'I': [128, 8064, 8064], 'O': [1152, 8064, 8064]}<top_ir_loop_size />{'W': [2, 7, 1], 'I': [1, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [32.0, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.2], [224.0, 224.0], [224.0, 224.0]], 'O': [[8.0, 0.4], [49.8, 49.8], [49.8, 49.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 32.0], [32.0, 4.6]], 'I': [[8.0, 0.2], [224.0, 224.0], [224.0, 224.0]], 'O': [[8.0, 4.0], [448.0, 49.8], [49.8, 49.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 4.6], [4.6, 0]], 'I': [[8.0, 0.2], [224.0, 224.0], [224.0, 0]], 'O': [[8.0, 4.0], [448.0, 49.8], [49.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [337.8, 676.6], [228.6, 49.8]], 'I': [[8.0, 0.2], [337.8, 676.6], [228.6, 49.8]], 'O': [[8.0, 4.0], [337.8, 676.6], [228.6, 49.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8064], [64, 128, 63], [8064, 8064, 1]], 'I': [[1, 1, 8064], [128, 128, 63], [8064, 8064, 1]], 'O': [[1, 1, 8064], [128, 1152, 7], [8064, 8064, 1]]}<trans_time_real />{'W': [[0, 1, 8064], [[8, 128, 63], [8, 128, 63]], [[72, 8064, 1], [18, 8064, 1]]], 'I': [[0, 1, 8064], [[0, 128, 63], [56, 128, 63]], [[3528, 8064, 1], [882, 8064, 1]]], 'O': [[0, 1, 8064], [[8, 1152, 7], [112, 1152, 7]], [[784, 8064, 1], [196, 8064, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -56], [-7992, -8046]], 'I': [[-1], [-128, -72], [-4536, -7182]], 'O': [[-1], [-120, -16], [-7280, -7868]]}<single_stall_count />{'W': [8063, 62, 0], 'I': [8063, 62, 0], 'O': [8064, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}, 1: {'W': [496, 0], 'I': [3472, 0], 'O': [784, 784]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-8064, -8064], [-7280, -8064]], 1: [[-4096, -8064], [-7280, -7280]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>