Analysis & Synthesis report for IITB_CPU
Wed May 03 14:44:16 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "Haz_BEX:BEX"
 10. Port Connectivity Checks: "MEMWB:MEM_WB_pipeline"
 11. Port Connectivity Checks: "Memory:RAM_MEM"
 12. Port Connectivity Checks: "EXMEM:EX_MEM_pipeline"
 13. Port Connectivity Checks: "instr_decode:Jainesh_instruc|Register_4bit:counter"
 14. Port Connectivity Checks: "instr_decode:Jainesh_instruc"
 15. Port Connectivity Checks: "adder:IF_add"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 03 14:44:16 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB_CPU                                    ;
; Top-level Entity Name              ; Datapath                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; Datapath           ; IITB_CPU           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+
; RR_EX.vhd                        ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/RR_EX.vhd             ;         ;
; ROM.vhd                          ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd               ;         ;
; Register_file.vhd                ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd     ;         ;
; RAM.vhdl                         ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl              ;         ;
; Mux16_4x1.vhd                    ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd         ;         ;
; Mux16_2x1.vhd                    ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd         ;         ;
; MEMWB_jainesh.vhd                ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/MEMWB_jainesh.vhd     ;         ;
; IF_ID.vhd                        ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd             ;         ;
; ID_RR_final.vhdl                 ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl      ;         ;
; Haz_PC_controller.vhd            ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd ;         ;
; Haz_JLR.vhd                      ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd           ;         ;
; Haz_JAL.vhd                      ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd           ;         ;
; Haz_BEX.vhd                      ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd           ;         ;
; Forwarding_Unit.vhd              ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd   ;         ;
; EXMEM_jainesh.vhd                ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/EXMEM_jainesh.vhd     ;         ;
; dff_en.vhd                       ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/dff_en.vhd            ;         ;
; Datapath.vhdl                    ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl         ;         ;
; ALU_pipeline.vhd                 ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd      ;         ;
; Register_4bit.vhd                ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd     ;         ;
; ID_adder.vhd                     ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd          ;         ;
; SE10.vhd                         ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd              ;         ;
; SE7.vhd                          ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd               ;         ;
; Register_16bit.vhd               ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd    ;         ;
; Register_3bit.vhd                ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd     ;         ;
; Register_1bit.vhd                ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd     ;         ;
; Instr_decode.vhd                 ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd      ;         ;
; Register_2bits.vhd               ; yes             ; User VHDL File  ; C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_2bits.vhd    ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |Datapath                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |Datapath           ; Datapath    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Haz_BEX:BEX"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; htype ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB:MEM_WB_pipeline"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; op_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs1_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:RAM_MEM"                                                                                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pc_add ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXMEM:EX_MEM_pipeline"                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rf_d2_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_sel_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carry_sel_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_modified_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_modified_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpl_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cz_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "instr_decode:Jainesh_instruc|Register_4bit:counter" ;
+--------------+-------+----------+----------------------------------------------+
; Port         ; Type  ; Severity ; Details                                      ;
+--------------+-------+----------+----------------------------------------------+
; datain[3]    ; Input ; Info     ; Stuck at GND                                 ;
; write_enable ; Input ; Info     ; Stuck at VCC                                 ;
+--------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instr_decode:Jainesh_instruc"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; alu3_mux ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adder:IF_add"      ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp2[15..2] ; Input ; Info     ; Stuck at GND ;
; inp2[1]     ; Input ; Info     ; Stuck at VCC ;
; inp2[0]     ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 03 14:44:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rr_ex.vhd
    Info (12022): Found design unit 1: RREX-RREX_arch File: C:/SEM4/RISC_pipeline/VHDL_Implementation/RR_EX.vhd Line: 52
    Info (12023): Found entity 1: RREX File: C:/SEM4/RISC_pipeline/VHDL_Implementation/RR_EX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd Line: 11
    Info (12023): Found entity 1: ROM File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_int.vhdl
    Info (12022): Found design unit 1: Register_int-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_int.vhdl Line: 11
    Info (12023): Found entity 1: Register_int File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_int.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: Register_File-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd Line: 18
    Info (12023): Found entity 1: Register_file File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd Line: 5
Warning (12019): Can't analyze file -- file Register_2bit.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhdl
    Info (12022): Found design unit 1: Memory-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl Line: 14
    Info (12023): Found entity 1: Memory File: C:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux16_8x1.vhd
    Info (12022): Found design unit 1: Mux16_8x1-Dataflow File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_8x1.vhd Line: 17
    Info (12023): Found entity 1: Mux16_8x1 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_8x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux16_4x1.vhd
    Info (12022): Found design unit 1: Mux16_4x1-Dataflow File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd Line: 12
    Info (12023): Found entity 1: Mux16_4x1 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux16_2x1.vhd
    Info (12022): Found design unit 1: Mux16_2x1-Dataflow File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd Line: 10
    Info (12023): Found entity 1: Mux16_2x1 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3_8x1.vhd
    Info (12022): Found design unit 1: Mux3_8x1-Dataflow File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux3_8x1.vhd Line: 16
    Info (12023): Found entity 1: Mux3_8x1 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux3_8x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3_2x1.vhd
    Info (12022): Found design unit 1: Mux3_4x1-Dataflow1 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux3_2x1.vhd Line: 12
    Info (12023): Found entity 1: Mux3_4x1 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux3_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memwb_jainesh.vhd
    Info (12022): Found design unit 1: MEMWB-MEMWB_arch File: C:/SEM4/RISC_pipeline/VHDL_Implementation/MEMWB_jainesh.vhd Line: 32
    Info (12023): Found entity 1: MEMWB File: C:/SEM4/RISC_pipeline/VHDL_Implementation/MEMWB_jainesh.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: IF_ID-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd Line: 19
    Info (12023): Found entity 1: IF_ID File: C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file id_rr_final.vhdl
    Info (12022): Found design unit 1: IDRR-IDRR_arch File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl Line: 48
    Info (12023): Found entity 1: IDRR File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file haz_pc_controller.vhd
    Info (12022): Found design unit 1: Haz_PC_controller-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd Line: 16
    Info (12023): Found entity 1: Haz_PC_controller File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file haz_jlr.vhd
    Info (12022): Found design unit 1: Haz_JLR-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd Line: 12
    Info (12023): Found entity 1: Haz_JLR File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file haz_jal.vhd
    Info (12022): Found design unit 1: Haz_JAL-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd Line: 12
    Info (12023): Found entity 1: Haz_JAL File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file haz_bex.vhd
    Info (12022): Found design unit 1: Haz_BEX-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd Line: 19
    Info (12023): Found entity 1: Haz_BEX File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhd
    Info (12022): Found design unit 1: Forwarding_Unit-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 13
    Info (12023): Found entity 1: Forwarding_Unit File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file exmem_jainesh.vhd
    Info (12022): Found design unit 1: EXMEM-EXMEM_arch File: C:/SEM4/RISC_pipeline/VHDL_Implementation/EXMEM_jainesh.vhd Line: 55
    Info (12023): Found entity 1: EXMEM File: C:/SEM4/RISC_pipeline/VHDL_Implementation/EXMEM_jainesh.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dff_en.vhd
    Info (12022): Found design unit 1: dff_en-behave File: C:/SEM4/RISC_pipeline/VHDL_Implementation/dff_en.vhd Line: 13
    Info (12023): Found entity 1: dff_en File: C:/SEM4/RISC_pipeline/VHDL_Implementation/dff_en.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhdl
    Info (12022): Found design unit 1: Datapath-Struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 12
    Info (12023): Found entity 1: Datapath File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file complementor.vhd
    Info (12022): Found design unit 1: test-behave File: C:/SEM4/RISC_pipeline/VHDL_Implementation/complementor.vhd Line: 11
    Info (12023): Found entity 1: test File: C:/SEM4/RISC_pipeline/VHDL_Implementation/complementor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file branch_predictor.vhd
    Info (12022): Found design unit 1: Branch_Predictor-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Branch_Predictor.vhd Line: 23
    Info (12023): Found entity 1: Branch_Predictor File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Branch_Predictor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu_pipeline.vhd
    Info (12022): Found design unit 1: ALU-behave File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd Line: 17
    Info (12023): Found entity 1: ALU File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_4bit.vhd
    Info (12022): Found design unit 1: Register_4bit-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd Line: 10
    Info (12023): Found entity 1: Register_4bit File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file id_adder.vhd
    Info (12022): Found design unit 1: adder-behave File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd Line: 12
    Info (12023): Found entity 1: adder File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter7.vhd
    Info (12022): Found design unit 1: Shifter7-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Shifter7.vhd Line: 10
    Info (12023): Found entity 1: Shifter7 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Shifter7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhd
    Info (12022): Found design unit 1: SE10-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd Line: 9
    Info (12023): Found entity 1: SE10 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhd
    Info (12022): Found design unit 1: SE7-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd Line: 10
    Info (12023): Found entity 1: SE7 File: C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_16bit.vhd
    Info (12022): Found design unit 1: Register_16bit-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd Line: 11
    Info (12023): Found entity 1: Register_16bit File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_3bit.vhd
    Info (12022): Found design unit 1: Register_3bit-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd Line: 10
    Info (12023): Found entity 1: Register_3bit File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit.vhd
    Info (12022): Found design unit 1: Register_1bit-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd Line: 10
    Info (12023): Found entity 1: Register_1bit File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instr_decode.vhd
    Info (12022): Found design unit 1: instr_decode-instr_decode_arch File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd Line: 21
    Info (12023): Found entity 1: instr_decode File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_2bits.vhd
    Info (12022): Found design unit 1: Register_2bit-struct File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_2bits.vhd Line: 11
    Info (12023): Found entity 1: Register_2bit File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_2bits.vhd Line: 5
Info (12127): Elaborating entity "Datapath" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(361): object "ALU3_MUX_ID" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 361
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(407): object "ALU_sel_MEM" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 407
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(408): object "Carry_sel_MEM" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 408
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(409): object "C_modified_MEM" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 409
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(410): object "Z_modified_MEM" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 410
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(412): object "rf_d2_MEM" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 412
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(415): object "CPL_MEM" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 415
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(418): object "CZ_MEM" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 418
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(424): object "OP_WB" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 424
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(425): object "RS1_WB" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 425
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(425): object "RS2_WB" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 425
Warning (10541): VHDL Signal Declaration warning at Datapath.vhdl(442): used implicit default value for signal "D3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 442
Warning (10541): VHDL Signal Declaration warning at Datapath.vhdl(450): used implicit default value for signal "PC_RR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 450
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhdl(462): object "Htype" assigned a value but never read File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 462
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:MyROM" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 467
Warning (10492): VHDL Process Statement warning at ROM.vhd(19): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd Line: 19
Info (12128): Elaborating entity "adder" for hierarchy "adder:IF_add" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 468
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_ID_Pipepline_Reg" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 470
Info (12128): Elaborating entity "Register_16bit" for hierarchy "IF_ID:IF_ID_Pipepline_Reg|Register_16bit:Instruction" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd Line: 49
Info (12128): Elaborating entity "Register_1bit" for hierarchy "IF_ID:IF_ID_Pipepline_Reg|Register_1bit:Canc" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd Line: 52
Info (12128): Elaborating entity "instr_decode" for hierarchy "instr_decode:Jainesh_instruc" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 481
Info (12128): Elaborating entity "SE10" for hierarchy "instr_decode:Jainesh_instruc|SE10:Sign_6" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd Line: 72
Info (12128): Elaborating entity "SE7" for hierarchy "instr_decode:Jainesh_instruc|SE7:Sign_9" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd Line: 73
Info (12128): Elaborating entity "Register_4bit" for hierarchy "instr_decode:Jainesh_instruc|Register_4bit:counter" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd Line: 75
Info (12128): Elaborating entity "IDRR" for hierarchy "IDRR:ID_RR_pipeline" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 500
Info (12128): Elaborating entity "Register_3bit" for hierarchy "IDRR:ID_RR_pipeline|Register_3bit:RS1" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl Line: 89
Info (12128): Elaborating entity "Register_2bit" for hierarchy "IDRR:ID_RR_pipeline|Register_2bit:ALU_sel" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl Line: 93
Info (12128): Elaborating entity "Register_file" for hierarchy "Register_file:RF" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 542
Warning (10492): VHDL Process Statement warning at Register_file.vhd(40): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd Line: 40
Warning (10492): VHDL Process Statement warning at Register_file.vhd(41): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd Line: 41
Warning (10492): VHDL Process Statement warning at Register_file.vhd(42): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd Line: 42
Info (12128): Elaborating entity "Mux16_4x1" for hierarchy "Mux16_4x1:MuxA1" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 551
Info (12128): Elaborating entity "RREX" for hierarchy "RREX:RR_EX_pipeline" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 555
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU1_EX" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 600
Info (12128): Elaborating entity "dff_en" for hierarchy "dff_en:D_ff1" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 602
Info (12128): Elaborating entity "EXMEM" for hierarchy "EXMEM:EX_MEM_pipeline" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 606
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:RAM_MEM" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 655
Warning (10492): VHDL Process Statement warning at RAM.vhdl(34): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl Line: 34
Info (12128): Elaborating entity "Mux16_2x1" for hierarchy "Mux16_2x1:WB_MUX_MEM1" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 656
Info (12128): Elaborating entity "MEMWB" for hierarchy "MEMWB:MEM_WB_pipeline" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 660
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "Forwarding_Unit:MovingFWD" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 692
Warning (10492): VHDL Process Statement warning at Forwarding_Unit.vhd(19): signal "RF_WR_EX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 19
Warning (10492): VHDL Process Statement warning at Forwarding_Unit.vhd(21): signal "RF_WR_Mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 21
Warning (10492): VHDL Process Statement warning at Forwarding_Unit.vhd(23): signal "RF_WR_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 23
Warning (10492): VHDL Process Statement warning at Forwarding_Unit.vhd(29): signal "RF_WR_EX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 29
Warning (10492): VHDL Process Statement warning at Forwarding_Unit.vhd(31): signal "RF_WR_Mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 31
Warning (10492): VHDL Process Statement warning at Forwarding_Unit.vhd(33): signal "RF_WR_WB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd Line: 33
Info (12128): Elaborating entity "Haz_JLR" for hierarchy "Haz_JLR:JLR" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 699
Info (12128): Elaborating entity "Haz_JAL" for hierarchy "Haz_JAL:Jal" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 703
Info (12128): Elaborating entity "Haz_BEX" for hierarchy "Haz_BEX:BEX" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 707
Info (12128): Elaborating entity "Haz_PC_controller" for hierarchy "Haz_PC_controller:Branch_Pred" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 718
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 8
    Warning (15610): No output dependent on input pin "reset" File: C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl Line: 8
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Wed May 03 14:44:16 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


