<profile>

<section name = "Vitis HLS Report for 'tasi_metaLoader'" level="0">
<item name = "Date">Sat Mar 18 14:39:18 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.027 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 9.600 ns, 9.600 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 384, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 508, 128, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln223_fu_395_p2">+, 0, 0, 25, 18, 18</column>
<column name="maxWriteLength_fu_276_p2">+, 0, 0, 18, 18, 2</column>
<column name="sub_ln229_fu_272_p2">-, 0, 0, 18, 18, 18</column>
<column name="usableWindow_V_fu_286_p2">-, 0, 0, 25, 18, 18</column>
<column name="usedLength_fu_249_p2">-, 0, 0, 25, 18, 18</column>
<column name="ap_condition_321">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_59">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op37_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op70_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op77_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op82_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op93_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op94_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op96_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op98_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_5_i_nbreadreq_fu_130_p3">and, 0, 0, 32, 1, 0</column>
<column name="tmp_i_298_nbreadreq_fu_122_p3">and, 0, 0, 32, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_108_p3">and, 0, 0, 32, 1, 0</column>
<column name="icmp_ln1072_fu_307_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln1080_2_fu_301_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln1080_fu_282_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln86_fu_255_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="or_ln100_fu_313_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln173_fu_356_p2">or, 0, 0, 62, 62, 32</column>
<column name="usableWindow_V_1_fu_290_p3">select, 0, 0, 18, 1, 18</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="m_axis_tx_data_rsp_TDATA_blk_n">9, 2, 1, 2</column>
<column name="m_axis_tx_data_rsp_TDATA_int_regslice">20, 4, 64, 256</column>
<column name="s_axis_tx_data_req_metadata_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stateTable2txApp_rsp_blk_n">9, 2, 1, 2</column>
<column name="tasi_meta2pkgPushCmd_blk_n">9, 2, 1, 2</column>
<column name="txApp2stateTable_req_blk_n">9, 2, 1, 2</column>
<column name="txApp2txSar_upd_req_blk_n">9, 2, 1, 2</column>
<column name="txApp2txSar_upd_req_din">14, 3, 35, 105</column>
<column name="txAppStream2event_mergeEvent_blk_n">9, 2, 1, 2</column>
<column name="txSar2txApp_upd_rsp_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="icmp_ln86_reg_479">1, 0, 1, 0</column>
<column name="len_V_reg_425">16, 0, 16, 0</column>
<column name="len_V_reg_425_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="maxWriteLength_reg_483">18, 0, 18, 0</column>
<column name="or_ln100_reg_499">1, 0, 1, 0</column>
<column name="or_ln100_reg_499_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tai_state">1, 0, 1, 0</column>
<column name="tai_state_load_reg_421">1, 0, 1, 0</column>
<column name="tasi_writeMeta_length_V">16, 0, 16, 0</column>
<column name="tasi_writeMeta_sessionID_V">16, 0, 16, 0</column>
<column name="tmp_5_i_reg_450">1, 0, 1, 0</column>
<column name="tmp_i_298_reg_446">1, 0, 1, 0</column>
<column name="tmp_i_reg_435">1, 0, 1, 0</column>
<column name="tmp_i_reg_435_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln144_reg_439">16, 0, 16, 0</column>
<column name="trunc_ln144_reg_439_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="usableWindow_V_1_reg_489">18, 0, 18, 0</column>
<column name="usedLength_reg_473">18, 0, 18, 0</column>
<column name="writeSar_ackd_V_reg_454">18, 0, 18, 0</column>
<column name="writeSar_mempt_V_reg_459">18, 0, 18, 0</column>
<column name="writeSar_mempt_V_reg_459_pp0_iter1_reg">18, 0, 18, 0</column>
<column name="writeSar_min_window_V_reg_467">18, 0, 18, 0</column>
<column name="zext_ln1080_reg_494">16, 0, 18, 2</column>
<column name="icmp_ln86_reg_479">64, 32, 1, 0</column>
<column name="tai_state_load_reg_421">64, 32, 1, 0</column>
<column name="tmp_5_i_reg_450">64, 32, 1, 0</column>
<column name="tmp_i_298_reg_446">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tasi_metaLoader, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tasi_metaLoader, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tasi_metaLoader, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tasi_metaLoader, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, tasi_metaLoader, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tasi_metaLoader, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tasi_metaLoader, return value</column>
<column name="s_axis_tx_data_req_metadata_TVALID">in, 1, axis, s_axis_tx_data_req_metadata, pointer</column>
<column name="s_axis_tx_data_req_metadata_TDATA">in, 32, axis, s_axis_tx_data_req_metadata, pointer</column>
<column name="s_axis_tx_data_req_metadata_TREADY">out, 1, axis, s_axis_tx_data_req_metadata, pointer</column>
<column name="stateTable2txApp_rsp_dout">in, 32, ap_fifo, stateTable2txApp_rsp, pointer</column>
<column name="stateTable2txApp_rsp_empty_n">in, 1, ap_fifo, stateTable2txApp_rsp, pointer</column>
<column name="stateTable2txApp_rsp_read">out, 1, ap_fifo, stateTable2txApp_rsp, pointer</column>
<column name="txSar2txApp_upd_rsp_dout">in, 70, ap_fifo, txSar2txApp_upd_rsp, pointer</column>
<column name="txSar2txApp_upd_rsp_empty_n">in, 1, ap_fifo, txSar2txApp_upd_rsp, pointer</column>
<column name="txSar2txApp_upd_rsp_read">out, 1, ap_fifo, txSar2txApp_upd_rsp, pointer</column>
<column name="txApp2stateTable_req_din">out, 16, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="txApp2stateTable_req_full_n">in, 1, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="txApp2stateTable_req_write">out, 1, ap_fifo, txApp2stateTable_req, pointer</column>
<column name="txApp2txSar_upd_req_din">out, 35, ap_fifo, txApp2txSar_upd_req, pointer</column>
<column name="txApp2txSar_upd_req_full_n">in, 1, ap_fifo, txApp2txSar_upd_req, pointer</column>
<column name="txApp2txSar_upd_req_write">out, 1, ap_fifo, txApp2txSar_upd_req, pointer</column>
<column name="m_axis_tx_data_rsp_TREADY">in, 1, axis, m_axis_tx_data_rsp, pointer</column>
<column name="m_axis_tx_data_rsp_TDATA">out, 64, axis, m_axis_tx_data_rsp, pointer</column>
<column name="m_axis_tx_data_rsp_TVALID">out, 1, axis, m_axis_tx_data_rsp, pointer</column>
<column name="tasi_meta2pkgPushCmd_din">out, 72, ap_fifo, tasi_meta2pkgPushCmd, pointer</column>
<column name="tasi_meta2pkgPushCmd_full_n">in, 1, ap_fifo, tasi_meta2pkgPushCmd, pointer</column>
<column name="tasi_meta2pkgPushCmd_write">out, 1, ap_fifo, tasi_meta2pkgPushCmd, pointer</column>
<column name="txAppStream2event_mergeEvent_din">out, 85, ap_fifo, txAppStream2event_mergeEvent, pointer</column>
<column name="txAppStream2event_mergeEvent_full_n">in, 1, ap_fifo, txAppStream2event_mergeEvent, pointer</column>
<column name="txAppStream2event_mergeEvent_write">out, 1, ap_fifo, txAppStream2event_mergeEvent, pointer</column>
</table>
</item>
</section>
</profile>
