Warning (10268): Verilog HDL information at smiley_test.v(64): always construct contains both blocking and non-blocking assignments File: C:/Users/frank/Desktop/UNI/Masters/Research/free_flyer/FPGA_Development/Integration_Component_Testing/CAMERA_DEVELOPMENT/SMILEY_TEST_QUESTION/lib/smiley_test.v Line: 64
Info (10281): Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object "VS" differs only in case from object "vs" in the same scope File: C:/Users/frank/Desktop/UNI/Masters/Research/free_flyer/FPGA_Development/Integration_Component_Testing/CAMERA_DEVELOPMENT/SMILEY_TEST_QUESTION/V_Auto/AUTO_SYNC_MODIFY.v Line: 4
Info (10281): Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object "HS" differs only in case from object "hs" in the same scope File: C:/Users/frank/Desktop/UNI/Masters/Research/free_flyer/FPGA_Development/Integration_Component_Testing/CAMERA_DEVELOPMENT/SMILEY_TEST_QUESTION/V_Auto/AUTO_SYNC_MODIFY.v Line: 5
