Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eb65f97531b64afdb339abb0f59da937 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_tb_behav xil_defaultlib.Pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'InputPortData' [C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Pipeline.v:259]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 17 for port 'DataOut' [C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Pipeline.v:261]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramMemory
Compiling module xil_defaultlib.ConstantUnit
Compiling module xil_defaultlib.InstructionDecoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.MuxA_2In1Out
Compiling module xil_defaultlib.MuxB_2In1Out
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MuxC_4In1Out
Compiling module xil_defaultlib.MuxD_3In1Out
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.Pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_tb_behav
