{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684507245284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684507245285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 08:40:45 2023 " "Processing started: Fri May 19 08:40:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684507245285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507245285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507245285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684507245970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684507245970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/divisor_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257760 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "secuenciador.bdf" "" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica6 " "Found entity 1: Practica6" {  } { { "Practica6.bdf" "" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6 " "Elaborating entity \"Practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684507257830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:inst " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:inst\"" {  } { { "Practica6.bdf" "inst" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 128 440 592 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logica_interna.vhd 2 1 " "Using design file logica_interna.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_interna-Behavioral " "Found design unit 1: logica_interna-Behavioral" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257863 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_interna " "Found entity 1: logica_interna" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507257863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_interna secuenciador:inst\|logica_interna:inst8 " "Elaborating entity \"logica_interna\" for hierarchy \"secuenciador:inst\|logica_interna:inst8\"" {  } { { "secuenciador.bdf" "inst8" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/secuenciador.bdf" { { -24 640 800 88 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257864 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sel logica_interna.vhd(18) " "VHDL Process Statement warning at logica_interna.vhd(18): inferring latch(es) for signal or variable \"Sel\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PL logica_interna.vhd(18) " "VHDL Process Statement warning at logica_interna.vhd(18): inferring latch(es) for signal or variable \"PL\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NMAP logica_interna.vhd(18) " "VHDL Process Statement warning at logica_interna.vhd(18): inferring latch(es) for signal or variable \"NMAP\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VECT logica_interna.vhd(18) " "VHDL Process Statement warning at logica_interna.vhd(18): inferring latch(es) for signal or variable \"VECT\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECT logica_interna.vhd(18) " "Inferred latch for \"VECT\" at logica_interna.vhd(18)" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NMAP logica_interna.vhd(18) " "Inferred latch for \"NMAP\" at logica_interna.vhd(18)" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PL logica_interna.vhd(18) " "Inferred latch for \"PL\" at logica_interna.vhd(18)" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel logica_interna.vhd(18) " "Inferred latch for \"Sel\" at logica_interna.vhd(18)" {  } { { "logica_interna.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/logica_interna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257866 "|Practica6|secuenciador:inst|logica_interna:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_direccion.vhd 2 1 " "Using design file mux_direccion.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_direccion-Behavioral " "Found design unit 1: mux_direccion-Behavioral" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_direccion " "Found entity 1: mux_direccion" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507257891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_direccion secuenciador:inst\|mux_direccion:inst4 " "Elaborating entity \"mux_direccion\" for hierarchy \"secuenciador:inst\|mux_direccion:inst4\"" {  } { { "secuenciador.bdf" "inst4" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/secuenciador.bdf" { { 104 640 792 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257892 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L mux_direccion.vhd(16) " "VHDL Process Statement warning at mux_direccion.vhd(16): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684507257893 "|Practica6|secuenciador:inst|mux_direccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[0\] mux_direccion.vhd(16) " "Inferred latch for \"L\[0\]\" at mux_direccion.vhd(16)" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257893 "|Practica6|secuenciador:inst|mux_direccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[1\] mux_direccion.vhd(16) " "Inferred latch for \"L\[1\]\" at mux_direccion.vhd(16)" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257893 "|Practica6|secuenciador:inst|mux_direccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[2\] mux_direccion.vhd(16) " "Inferred latch for \"L\[2\]\" at mux_direccion.vhd(16)" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257893 "|Practica6|secuenciador:inst|mux_direccion:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[3\] mux_direccion.vhd(16) " "Inferred latch for \"L\[3\]\" at mux_direccion.vhd(16)" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507257893 "|Practica6|secuenciador:inst|mux_direccion:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "registro_4.vhd 2 1 " "Using design file registro_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_4-Behavioral " "Found design unit 1: registro_4-Behavioral" {  } { { "registro_4.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257915 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_4 " "Found entity 1: registro_4" {  } { { "registro_4.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507257915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_4 secuenciador:inst\|registro_4:inst3 " "Elaborating entity \"registro_4\" for hierarchy \"secuenciador:inst\|registro_4:inst3\"" {  } { { "secuenciador.bdf" "inst3" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/secuenciador.bdf" { { 120 160 400 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "incrementador.vhd 2 1 " "Using design file incrementador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/incrementador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257942 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507257942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador secuenciador:inst\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"secuenciador:inst\|incrementador:inst\"" {  } { { "secuenciador.bdf" "inst" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/secuenciador.bdf" { { 280 472 664 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registro_1.vhd 2 1 " "Using design file registro_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257969 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507257969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 registro_1:VF " "Elaborating entity \"registro_1\" for hierarchy \"registro_1:VF\"" {  } { { "Practica6.bdf" "VF" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 208 1392 1592 320 "VF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_frec.vhd 2 1 " "Using design file div_frec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-Behavioral " "Found design unit 1: div_frec-Behavioral" {  } { { "div_frec.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/div_frec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257994 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/div_frec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507257994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507257994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:inst1 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:inst1\"" {  } { { "Practica6.bdf" "inst1" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { -128 64 208 -48 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:divisor " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:divisor\"" {  } { { "Practica6.bdf" "divisor" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 176 1000 1208 320 "divisor" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507257997 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoria.vhd 2 1 " "Using design file memoria.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/memoria.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258021 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507258021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:Memoria " "Elaborating entity \"memoria\" for hierarchy \"memoria:Memoria\"" {  } { { "Practica6.bdf" "Memoria" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 176 744 920 256 "Memoria" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507258024 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memoria.vhd(60) " "VHDL Process Statement warning at memoria.vhd(60): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/memoria.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684507258026 "|Practica6|memoria:Memoria"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_entradas.vhd 2 1 " "Using design file mux_entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_entradas-Behavioral " "Found design unit 1: mux_entradas-Behavioral" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_entradas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258048 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_entradas " "Found entity 1: mux_entradas" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_entradas.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507258048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_entradas mux_entradas:muxEn " "Elaborating entity \"mux_entradas\" for hierarchy \"mux_entradas:muxEn\"" {  } { { "Practica6.bdf" "muxEn" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 328 1936 2072 472 "muxEn" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507258049 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L mux_entradas.vhd(15) " "VHDL Process Statement warning at mux_entradas.vhd(15): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_entradas.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684507258051 "|Practica6|mux_entradas:muxEn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L mux_entradas.vhd(15) " "Inferred latch for \"L\" at mux_entradas.vhd(15)" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_entradas.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507258051 "|Practica6|mux_entradas:muxEn"}
{ "Warning" "WSGN_SEARCH_FILE" "registro_2.vhd 2 1 " "Using design file registro_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_2-Behavioral " "Found design unit 1: registro_2-Behavioral" {  } { { "registro_2.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258072 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_2 " "Found entity 1: registro_2" {  } { { "registro_2.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507258072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_2 registro_2:Prueba " "Elaborating entity \"registro_2\" for hierarchy \"registro_2:Prueba\"" {  } { { "Practica6.bdf" "Prueba" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 96 1384 1624 208 "Prueba" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507258072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_salida_v_f.vhd 2 1 " "Using design file mux_salida_v_f.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_salida_v_f-Behavioral " "Found design unit 1: mux_salida_v_f-Behavioral" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258099 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_salida_v_f " "Found entity 1: mux_salida_v_f" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507258099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_salida_v_f mux_salida_v_f:muxsalida " "Elaborating entity \"mux_salida_v_f\" for hierarchy \"mux_salida_v_f:muxsalida\"" {  } { { "Practica6.bdf" "muxsalida" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 616 1752 1904 728 "muxsalida" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507258099 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L mux_salida_v_f.vhd(16) " "VHDL Process Statement warning at mux_salida_v_f.vhd(16): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684507258101 "|Practica6|mux_salida_v_f:muxsalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[0\] mux_salida_v_f.vhd(16) " "Inferred latch for \"L\[0\]\" at mux_salida_v_f.vhd(16)" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507258101 "|Practica6|mux_salida_v_f:muxsalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[1\] mux_salida_v_f.vhd(16) " "Inferred latch for \"L\[1\]\" at mux_salida_v_f.vhd(16)" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507258101 "|Practica6|mux_salida_v_f:muxsalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[2\] mux_salida_v_f.vhd(16) " "Inferred latch for \"L\[2\]\" at mux_salida_v_f.vhd(16)" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507258101 "|Practica6|mux_salida_v_f:muxsalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[3\] mux_salida_v_f.vhd(16) " "Inferred latch for \"L\[3\]\" at mux_salida_v_f.vhd(16)" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507258101 "|Practica6|mux_salida_v_f:muxsalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[4\] mux_salida_v_f.vhd(16) " "Inferred latch for \"L\[4\]\" at mux_salida_v_f.vhd(16)" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507258101 "|Practica6|mux_salida_v_f:muxsalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[5\] mux_salida_v_f.vhd(16) " "Inferred latch for \"L\[5\]\" at mux_salida_v_f.vhd(16)" {  } { { "mux_salida_v_f.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_salida_v_f.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507258101 "|Practica6|mux_salida_v_f:muxsalida"}
{ "Warning" "WSGN_SEARCH_FILE" "registro_6.vhd 2 1 " "Using design file registro_6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_6-Behavioral " "Found design unit 1: registro_6-Behavioral" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258123 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_6 " "Found entity 1: registro_6" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684507258123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684507258123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_6 registro_6:salidaF " "Elaborating entity \"registro_6\" for hierarchy \"registro_6:salidaF\"" {  } { { "Practica6.bdf" "salidaF" { Schematic "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/Practica6.bdf" { { 568 1384 1624 680 "salidaF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507258124 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[3\]\" " "Converted tri-state node feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[3\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[2\]\" " "Converted tri-state node feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[2\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[1\]\" " "Converted tri-state node feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[1\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[0\]\" " "Converted tri-state node feeding \"secuenciador:inst\|mux_direccion:inst4\|L\[0\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_direccion.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:SalidaV\|DATA_OUT\[0\] " "Converted tri-state buffer \"registro_6:SalidaV\|DATA_OUT\[0\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:SalidaV\|DATA_OUT\[1\] " "Converted tri-state buffer \"registro_6:SalidaV\|DATA_OUT\[1\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:SalidaV\|DATA_OUT\[2\] " "Converted tri-state buffer \"registro_6:SalidaV\|DATA_OUT\[2\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:SalidaV\|DATA_OUT\[3\] " "Converted tri-state buffer \"registro_6:SalidaV\|DATA_OUT\[3\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:SalidaV\|DATA_OUT\[4\] " "Converted tri-state buffer \"registro_6:SalidaV\|DATA_OUT\[4\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:SalidaV\|DATA_OUT\[5\] " "Converted tri-state buffer \"registro_6:SalidaV\|DATA_OUT\[5\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:salidaF\|DATA_OUT\[0\] " "Converted tri-state buffer \"registro_6:salidaF\|DATA_OUT\[0\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:salidaF\|DATA_OUT\[1\] " "Converted tri-state buffer \"registro_6:salidaF\|DATA_OUT\[1\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:salidaF\|DATA_OUT\[2\] " "Converted tri-state buffer \"registro_6:salidaF\|DATA_OUT\[2\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:salidaF\|DATA_OUT\[3\] " "Converted tri-state buffer \"registro_6:salidaF\|DATA_OUT\[3\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:salidaF\|DATA_OUT\[4\] " "Converted tri-state buffer \"registro_6:salidaF\|DATA_OUT\[4\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_6:salidaF\|DATA_OUT\[5\] " "Converted tri-state buffer \"registro_6:salidaF\|DATA_OUT\[5\]\" feeding internal logic into a wire" {  } { { "registro_6.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_6.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_2:MI\|DATA_OUT\[0\] " "Converted tri-state buffer \"registro_2:MI\|DATA_OUT\[0\]\" feeding internal logic into a wire" {  } { { "registro_2.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_2.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_2:MI\|DATA_OUT\[1\] " "Converted tri-state buffer \"registro_2:MI\|DATA_OUT\[1\]\" feeding internal logic into a wire" {  } { { "registro_2.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_2.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_2:Prueba\|DATA_OUT\[0\] " "Converted tri-state buffer \"registro_2:Prueba\|DATA_OUT\[0\]\" feeding internal logic into a wire" {  } { { "registro_2.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_2.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_2:Prueba\|DATA_OUT\[1\] " "Converted tri-state buffer \"registro_2:Prueba\|DATA_OUT\[1\]\" feeding internal logic into a wire" {  } { { "registro_2.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_2.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro_1:VF\|DATA_OUT " "Converted tri-state buffer \"registro_1:VF\|DATA_OUT\" feeding internal logic into a wire" {  } { { "registro_1.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_1.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "secuenciador:inst\|registro_4:inst3\|DATA_OUT\[0\] " "Converted tri-state buffer \"secuenciador:inst\|registro_4:inst3\|DATA_OUT\[0\]\" feeding internal logic into a wire" {  } { { "registro_4.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_4.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "secuenciador:inst\|registro_4:inst3\|DATA_OUT\[1\] " "Converted tri-state buffer \"secuenciador:inst\|registro_4:inst3\|DATA_OUT\[1\]\" feeding internal logic into a wire" {  } { { "registro_4.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_4.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "secuenciador:inst\|registro_4:inst3\|DATA_OUT\[2\] " "Converted tri-state buffer \"secuenciador:inst\|registro_4:inst3\|DATA_OUT\[2\]\" feeding internal logic into a wire" {  } { { "registro_4.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_4.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "secuenciador:inst\|registro_4:inst3\|DATA_OUT\[3\] " "Converted tri-state buffer \"secuenciador:inst\|registro_4:inst3\|DATA_OUT\[3\]\" feeding internal logic into a wire" {  } { { "registro_4.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/registro_4.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684507258311 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1684507258311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_entradas:muxEn\|L " "LATCH primitive \"mux_entradas:muxEn\|L\" is permanently enabled" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_6 - VF/Practica_6 - V2/mux_entradas.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684507258335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684507258787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684507259188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684507259355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684507259355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684507259419 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684507259419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684507259419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684507259419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684507259440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 08:40:59 2023 " "Processing ended: Fri May 19 08:40:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684507259440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684507259440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684507259440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684507259440 ""}
