#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 24 10:57:56 2025
# Process ID: 1624
# Current directory: F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1
# Command line: vivado.exe -log design_1_only_rx_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_only_rx_0_0.tcl
# Log file: F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1/design_1_only_rx_0_0.vds
# Journal file: F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_only_rx_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/ip_repo/IP_sync_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analog.com:user:util_clkdiv:1.0'. The one found in IP location 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/library/util_clkdiv' will take precedence over the same IP in location f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/library/xilinx/util_clkdiv
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.cache/ip 
Command: synth_design -top design_1_only_rx_0_0 -part xc7k325tffg676-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_only_rx_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4168 
WARNING: [Synth 8-6901] identifier 'par2ser_oreq' is used before its declaration [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/DeFEC.sv:260]
WARNING: [Synth 8-992] fft_subc_osop is already implicitly declared earlier [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:174]
WARNING: [Synth 8-6901] identifier 'pack_rdy_delay' is used before its declaration [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/deInterleaver.sv:112]
WARNING: [Synth 8-6901] identifier 'count_fr' is used before its declaration [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/filter_sop.sv:27]
WARNING: [Synth 8-6901] identifier 'read_buff' is used before its declaration [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/find_max.sv:56]
WARNING: [Synth 8-6901] identifier 'read_buff' is used before its declaration [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/find_max.sv:59]
WARNING: [Synth 8-6901] identifier 'read_buff' is used before its declaration [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/find_max.sv:60]
WARNING: [Synth 8-6901] identifier 'count_mx' is used before its declaration [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_main.sv:193]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 872.316 ; gain = 181.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_only_rx_0_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_rx_0_0/synth/design_1_only_rx_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'only_rx' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/only_rx.v:1]
	Parameter Validate_en bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RX_phy' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:2]
	Parameter MaxOrderModulat bound to: 6 - type: integer 
	Parameter fft_depth bound to: 12 - type: integer 
	Parameter pBMAX bound to: 12 - type: integer 
	Parameter pDAT_W bound to: 12 - type: integer 
	Parameter pLLR_W bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:132]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:134]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:197]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:198]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:199]
INFO: [Synth 8-6157] synthesizing module 'control' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/control.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (1#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fftshift' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/fftshift.sv:1]
	Parameter fft_depth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fftshift' (2#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/fftshift.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xcorr_main' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_main.sv:1]
	Parameter premb_addr bound to: F:/work/Izhevsk_project_2/FPGA/input_data/preamb_corr.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'F:/work/Izhevsk_project_2/FPGA/input_data/preamb_corr.txt' is read successfully [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_main.sv:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_main.sv:40]
INFO: [Synth 8-6157] synthesizing module 'xcorr_fft_sub' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_fft_sub.sv:1]
INFO: [Synth 8-638] synthesizing module 'fft_corr_1' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/fft_corr_1/synth/fft_corr_1.vhd:83]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 11 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 12 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 12 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 1 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 4 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_2' declared at 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/xfft_v9_1_vh_rfs.vhd:103134' bound to instance 'U0' of component 'xfft_v9_1_2' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/fft_corr_1/synth/fft_corr_1.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'fft_corr_1' (60#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/fft_corr_1/synth/fft_corr_1.vhd:83]
WARNING: [Synth 8-7023] instance 'fft_corr_1_1' of module 'fft_corr_1' has 19 connections declared, but only 13 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_fft_sub.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'xcorr_fft_sub' (61#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_fft_sub.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xcorr_ifft_sub' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_ifft_sub.sv:1]
INFO: [Synth 8-638] synthesizing module 'ifft_corr_1' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/ifft_corr_1_1/synth/ifft_corr_1.vhd:83]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 11 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 1 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 4 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_2' declared at 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/xfft_v9_1_vh_rfs.vhd:103134' bound to instance 'U0' of component 'xfft_v9_1_2' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/ifft_corr_1_1/synth/ifft_corr_1.vhd:189]
WARNING: [Synth 8-5858] RAM adel30_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM bdel_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM sub_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ifft_corr_1' (64#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/ifft_corr_1_1/synth/ifft_corr_1.vhd:83]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_data_tuser' does not match port width (8) of module 'ifft_corr_1' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_ifft_sub.sv:38]
WARNING: [Synth 8-7023] instance 'ifft_corr_1_1' of module 'ifft_corr_1' has 19 connections declared, but only 13 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_ifft_sub.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'xcorr_ifft_sub' (65#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_ifft_sub.sv:1]
INFO: [Synth 8-6157] synthesizing module 'find_max' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/find_max.sv:1]
	Parameter wnd_size bound to: 16 - type: integer 
	Parameter wdth_crr bound to: 24 - type: integer 
	Parameter cnt_wdt bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'find_max' (66#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/find_max.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/ram.sv:1]
	Parameter rm_dep bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (67#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/ram.sv:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'find_max_sub'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_main.sv:215]
WARNING: [Synth 8-3848] Net oval in module/entity xcorr_main does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_main.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'xcorr_main' (68#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/xcorr_main.sv:1]
INFO: [Synth 8-6157] synthesizing module 'count_sop_dtct' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/count_sop_dtct.sv:1]
	Parameter num_samp bound to: 52800 - type: integer 
	Parameter n_sop_opor bound to: 20 - type: integer 
	Parameter smplrt bound to: 1056000 - type: integer 
	Parameter step_1 bound to: 100 - type: integer 
	Parameter step_2 bound to: 50 - type: integer 
	Parameter step_3 bound to: 10 - type: integer 
	Parameter border_1 bound to: 10 - type: integer 
	Parameter border_2 bound to: 5 - type: integer 
	Parameter border_3 bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/count_sop_dtct.sv:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/count_sop_dtct.sv:8]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/count_sop_dtct.sv:9]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/count_sop_dtct.sv:18]
WARNING: [Synth 8-6014] Unused sequential element count_samp_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/count_sop_dtct.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'count_sop_dtct' (69#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/count_sop_dtct.sv:1]
INFO: [Synth 8-6157] synthesizing module 'filter_sop' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/filter_sop.sv:1]
	Parameter N_symb bound to: 50 - type: integer 
	Parameter fftsize bound to: 1024 - type: integer 
	Parameter cpsize bound to: 32 - type: integer 
	Parameter N_spfr bound to: 1056 - type: integer 
	Parameter L_frame bound to: 52800 - type: integer 
	Parameter window_sop bound to: 3 - type: integer 
	Parameter left_board bound to: 52796 - type: integer 
	Parameter check_dat bound to: 20 - type: integer 
	Parameter tshd_check_up bound to: 15 - type: integer 
	Parameter tshd_check_dw bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/filter_sop.sv:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/filter_sop.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'filter_sop' (70#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/xcorr/filter_sop.sv:1]
INFO: [Synth 8-6157] synthesizing module 'interlayer_rmcp' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/interlayer_rmcp.sv:1]
	Parameter fft_depth bound to: 12 - type: integer 
	Parameter fftsize bound to: 1024 - type: integer 
	Parameter cpsize bound to: 32 - type: integer 
	Parameter framesize bound to: 1056 - type: integer 
	Parameter count_depth bound to: 11 - type: integer 
	Parameter N_symb bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'interlayer_rmcp' (71#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/interlayer_rmcp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_index_symb' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/control_index_symb.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control_index_symb' (72#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/control_index_symb.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ifft' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/ifft.sv:1]
	Parameter fft_depth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_ifft' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_ifft/synth/axis_data_fifo_ifft.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_1_top' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (73#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (74#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (75#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 6 - type: integer 
	Parameter TDATA_OFFSET bound to: 32 - type: integer 
	Parameter TSTRB_OFFSET bound to: 36 - type: integer 
	Parameter TKEEP_OFFSET bound to: 40 - type: integer 
	Parameter TID_OFFSET bound to: 41 - type: integer 
	Parameter TDEST_OFFSET bound to: 42 - type: integer 
	Parameter TUSER_OFFSET bound to: 43 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 44 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 44 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4053 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (76#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 44 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 44 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 2816 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 59 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 59 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 44 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 44 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 44 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 44 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 44 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 44 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 44 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 44 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 44 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 44 - type: integer 
	Parameter rstb_loop_iter bound to: 44 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (77#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (78#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (79#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (80#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (80#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (80#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (80#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (81#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (82#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_1_top' (83#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_ifft' (84#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_ifft/synth/axis_data_fifo_ifft.v:58]
INFO: [Synth 8-638] synthesizing module 'xfft_time_freq' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/synth/xfft_time_freq.vhd:83]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 10 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 12 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 12 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 1 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 3 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_2' declared at 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/xfft_v9_1_vh_rfs.vhd:103134' bound to instance 'U0' of component 'xfft_v9_1_2' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/synth/xfft_time_freq.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'xfft_time_freq' (85#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/synth/xfft_time_freq.vhd:83]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_data_tuser' does not match port width (8) of module 'xfft_time_freq' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/ifft.sv:68]
WARNING: [Synth 8-7023] instance 'xilinx_ifft_sub' of module 'xfft_time_freq' has 19 connections declared, but only 15 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/ifft.sv:55]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'ifft' (86#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/ifft.sv:1]
WARNING: [Synth 8-7023] instance 'fft_sub' of module 'ifft' has 13 connections declared, but only 12 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:177]
INFO: [Synth 8-6157] synthesizing module 'demapper' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:2]
	Parameter maxWordOut bound to: 6 - type: integer 
	Parameter fft_depth bound to: 12 - type: integer 
	Parameter pream_size bound to: 390 - type: integer 
	Parameter N_pream bound to: 2 - type: integer 
	Parameter frame_size bound to: 50 - type: integer 
	Parameter fftsize bound to: 1024 - type: integer 
	Parameter cpsize bound to: 32 - type: integer 
	Parameter size_sumb bound to: 1056 - type: integer 
	Parameter sz_count bound to: 11 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'F:/work/Izhevsk_project_2/FPGA/input_data/map_i.txt' is read successfully [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:55]
INFO: [Synth 8-3876] $readmem data file 'F:/work/Izhevsk_project_2/FPGA/input_data/map_p.txt' is read successfully [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:56]
WARNING: [Synth 8-6014] Unused sequential element loc_val_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:70]
WARNING: [Synth 8-6014] Unused sequential element subc_i_loc1_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:102]
WARNING: [Synth 8-6014] Unused sequential element subc_q_loc1_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:103]
WARNING: [Synth 8-6014] Unused sequential element subc_i_loc2_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:104]
WARNING: [Synth 8-6014] Unused sequential element subc_q_loc2_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:105]
WARNING: [Synth 8-6014] Unused sequential element subc_i_loc3_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:106]
WARNING: [Synth 8-6014] Unused sequential element subc_q_loc3_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'demapper' (87#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demappersv.sv:2]
INFO: [Synth 8-6157] synthesizing module 'scramb_subcarier' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/scramb_subcarier.sv:1]
	Parameter fft_depth bound to: 12 - type: integer 
	Parameter init_state bound to: 15'b101101011010000 
INFO: [Synth 8-6155] done synthesizing module 'scramb_subcarier' (88#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Tx/scramb_subcarier.sv:1]
WARNING: [Synth 8-7023] instance 'descramb_subcarier_sub' of module 'scramb_subcarier' has 18 connections declared, but only 16 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:242]
INFO: [Synth 8-6157] synthesizing module 'equalizer' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:4]
	Parameter fft_depth bound to: 12 - type: integer 
	Parameter level_pilot bound to: 2000 - type: integer 
	Parameter eq_precision bound to: 10 - type: integer 
	Parameter latency_divide bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sub_eq' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:1]
	Parameter fft_depth bound to: 12 - type: integer 
	Parameter level_pilot bound to: 2000 - type: integer 
	Parameter eq_precision bound to: 10 - type: integer 
	Parameter sz_count_p bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'F:/work/Izhevsk_project_2/FPGA/input_data/pilot.txt' is read successfully [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:57]
WARNING: [Synth 8-3848] Net oindex in module/entity sub_eq does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sub_eq' (89#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:1]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 25 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 0 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 25 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_15' declared at 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_15' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (101#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
WARNING: [Synth 8-689] width (81) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:90]
WARNING: [Synth 8-689] width (81) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:100]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 25 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 12 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 36 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_15' declared at 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_15' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (104#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element index_M_latency_reg[24] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:188]
WARNING: [Synth 8-6014] Unused sequential element index_SS_latency_reg[24] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:189]
INFO: [Synth 8-6155] done synthesizing module 'equalizer' (105#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'demapper_ss' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demapper_ss.sv:1]
	Parameter fft_depth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'demapper_ss' (106#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/demapper_ss.sv:1]
INFO: [Synth 8-6157] synthesizing module 'llr_even_qam_demapper' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper.sv:69]
	Parameter pBMAX bound to: 12 - type: integer 
	Parameter pDAT_W bound to: 12 - type: integer 
	Parameter pLLR_W bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'llr_even_qam_demapper_core' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:66]
	Parameter pBMAX bound to: 12 - type: integer 
	Parameter pDAT_W bound to: 12 - type: integer 
	Parameter pLLR_W bound to: 5 - type: integer 
	Parameter cEDGE_1 bound to: 12'sb010000000000 
	Parameter cEDGE_2 bound to: 12'sb001000000000 
	Parameter cEDGE_3 bound to: 12'sb000100000000 
	Parameter cEDGE_4 bound to: 12'sb000010000000 
	Parameter cEDGE_5 bound to: 12'sb000001000000 
	Parameter cONE bound to: 12'sb000000001000 
	Parameter cMAX_POS bound to: 12'sb000000001111 
	Parameter cMIN_NEG bound to: 12'sb111111110000 
INFO: [Synth 8-6155] done synthesizing module 'llr_even_qam_demapper_core' (107#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:66]
INFO: [Synth 8-155] case statement is not full and has no default [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'llr_even_qam_demapper' (108#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'parallel2series' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/parallel2series.sv:1]
	Parameter maxWordOut bound to: 6 - type: integer 
	Parameter count_depth bound to: 3 - type: integer 
	Parameter e_count bound to: 4'b0000 
	Parameter s_count bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'parallel2series' (109#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/parallel2series.sv:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'interlayer_rmcp_sub'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:141]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'control_index_symb_sub'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:156]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'demapper'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:207]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'descramb_subcarier_sub'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:242]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'RX_phy' (110#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/RX_phy.sv:2]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_fhy_defec' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_fhy_defec/synth/axis_data_fifo_fhy_defec.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_1_top__parameterized0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper__parameterized0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 8 - type: integer 
	Parameter P_TKEEP_INDX bound to: 9 - type: integer 
	Parameter P_TLAST_INDX bound to: 10 - type: integer 
	Parameter P_TID_INDX bound to: 11 - type: integer 
	Parameter P_TDEST_INDX bound to: 12 - type: integer 
	Parameter P_TUSER_INDX bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (110#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 8 - type: integer 
	Parameter P_TKEEP_INDX bound to: 9 - type: integer 
	Parameter P_TLAST_INDX bound to: 10 - type: integer 
	Parameter P_TID_INDX bound to: 11 - type: integer 
	Parameter P_TDEST_INDX bound to: 12 - type: integer 
	Parameter P_TUSER_INDX bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (110#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper__parameterized0' (110#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter TDATA_WIDTH bound to: 8 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 4 - type: integer 
	Parameter TDATA_OFFSET bound to: 8 - type: integer 
	Parameter TSTRB_OFFSET bound to: 9 - type: integer 
	Parameter TKEEP_OFFSET bound to: 10 - type: integer 
	Parameter TID_OFFSET bound to: 11 - type: integer 
	Parameter TDEST_OFFSET bound to: 12 - type: integer 
	Parameter TUSER_OFFSET bound to: 13 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 14 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 14 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4083 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (110#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 224 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 8 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 14 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 14 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (110#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (111#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized0' (112#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_1_top__parameterized0' (112#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_fhy_defec' (113#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_fhy_defec/synth/axis_data_fifo_fhy_defec.v:58]
INFO: [Synth 8-6157] synthesizing module 'DeFEC' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/DeFEC.sv:23]
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pDAT_W bound to: 4 - type: integer 
	Parameter pTAG_W bound to: 4 - type: integer 
	Parameter pLLR_NUM bound to: 8 - type: integer 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter cDAT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pODAT_W bound to: 8 - type: integer 
	Parameter pNORM_VNODE bound to: 1 - type: integer 
	Parameter pNORM_CNODE bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/DeFEC.sv:177]
INFO: [Synth 8-6157] synthesizing module 'pack_finder' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/pack_finder.sv:45]
	Parameter cPREA_LEN bound to: 32'sb00000000000000000000000010000000 
	Parameter cBORDER bound to: 32'sb00000000000000000000000001010000 
	Parameter cACC_W bound to: 32'sb00000000000000000000000000001001 
WARNING: [Synth 8-5788] Register dat_shift_reg_reg in module pack_finder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/pack_finder.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'pack_finder' (114#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/pack_finder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'deInterleaver' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/deInterleaver.sv:23]
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter PACK_LEN bound to: 4608 - type: integer 
	Parameter GAP_PACK bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'interl_addr_rom' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/FEC/interl_addr_rom.sv:23]
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'F:\work\Izhevsk_project_2\FPGA\EDM\FEC\addr_rand_interl.txt' is read successfully [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/FEC/interl_addr_rom.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'interl_addr_rom' (115#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/FEC/interl_addr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'deinterl_ram' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/deinterl_ram.sv:23]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deinterl_ram' (116#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/deinterl_ram.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'deInterleaver' (117#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/deInterleaver.sv:23]
WARNING: [Synth 8-7023] instance 'sub0_deInterleaver' of module 'deInterleaver' has 11 connections declared, but only 10 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/DeFEC.sv:72]
INFO: [Synth 8-6157] synthesizing module 'LLR_mux' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/LLR_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'LLR_mux' (118#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/LLR_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec.sv:103]
	Parameter pNORM_VNODE bound to: 1 - type: integer 
	Parameter pNORM_CNODE bound to: 1 - type: integer 
	Parameter pERR_W bound to: 32'sb00000000000000000000000000010000 
	Parameter pTAG_W bound to: 4 - type: integer 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000011000 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000000001 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000001 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000000001100 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000011000000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter pODAT_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_engine' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_engine.sv:118]
	Parameter pUSE_MN_MODE bound to: 1'b0 
	Parameter pNORM_VNODE bound to: 1 - type: integer 
	Parameter pNORM_CNODE bound to: 1 - type: integer 
	Parameter pTAG_W bound to: 4 - type: integer 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000100100000 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000000 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000011000 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter pLLR_NUM bound to: 8 - type: integer 
	Parameter pBIT_ERR_SPLIT_FACTOR bound to: 32'sb00000000000000000000000000000001 
	Parameter pODAT_W bound to: 8 - type: integer 
	Parameter pERR_W bound to: 32'sb00000000000000000000000000010000 
	Parameter cIBUF_TAG_W bound to: 32'sb00000000000000000000000000001100 
	Parameter cMEM_TAG_W bound to: 32'sb00000000000000000000000000001010 
	Parameter cCNODE_EBUSY_L bound to: 32'sb00000000000000000000000000000001 
	Parameter cCNODE_EBUSY_H bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_source' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_source.sv:87]
	Parameter pADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter pLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_source' (119#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_source.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_ibuffer' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_ibuffer.sv:83]
	Parameter pADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pTAG_W bound to: 32'sb00000000000000000000000000001100 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001010 
	Parameter cDAT_W bound to: 32'sb00000000000000000000000000101000 
INFO: [Synth 8-6157] synthesizing module 'codec_mem_block' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/codec_mem_block.sv:67]
	Parameter pADDR_W bound to: 32'sb00000000000000000000000000001010 
	Parameter pDAT_W bound to: 32'sb00000000000000000000000000101000 
	Parameter pPIPE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'codec_mem_block' (120#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/codec_mem_block.sv:67]
INFO: [Synth 8-6157] synthesizing module 'codec_buffer_nD_slogic' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/codec_buffer_nD_slogic.sv:69]
	Parameter pBNUM_W bound to: 32'sb00000000000000000000000000000001 
	Parameter cBNUM bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'codec_buffer_nD_slogic' (121#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/codec_buffer_nD_slogic.sv:69]
WARNING: [Synth 8-5856] 3D RAM oLLR_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_ibuffer' (122#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_ibuffer.sv:83]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_ctrl' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_ctrl.sv:101]
	Parameter pUSE_MN_MODE bound to: 1'b0 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000100100000 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000000 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000011000 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_ctrl.sv:179]
INFO: [Synth 8-226] default block is never used [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_ctrl.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_ctrl' (123#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_ctrl.sv:101]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_addr_gen' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:79]
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000100100000 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000000 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000011000 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
WARNING: [Synth 8-5856] 3D RAM addr_tab_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mHb_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM maddr_tab_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tcnt2tab_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mask2out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM raddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM omask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM raddr2out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM oaddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM osela_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element zcnt_reg[zero] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:192]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_addr_gen' (124#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:79]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_mem' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:97]
	Parameter pTAG_W bound to: 32'sb00000000000000000000000000001010 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000100100000 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000000 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000011000 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6157] synthesizing module 'codec_mem_block__parameterized0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/codec_mem_block.sv:67]
	Parameter pADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter pDAT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pPIPE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'codec_mem_block__parameterized0' (124#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/codec_mem_block.sv:67]
WARNING: [Synth 8-5856] 3D RAM waddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wdat_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rsela_r1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rmask_r1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM raddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rsela_r0_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rmask_r0_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rsela_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rmask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ormask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ordat_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element write_state_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:198]
WARNING: [Synth 8-6014] Unused sequential element tsela_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:203]
WARNING: [Synth 8-6014] Unused sequential element tsela_reg was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:244]
WARNING: [Synth 8-3848] Net orstate[0][0][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][0][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][1][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][1][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][2][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][2][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][3][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][3][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][4][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][4][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][5][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][5][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][6][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][6][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][7][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[0][7][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][0][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][0][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][1][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][1][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][2][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][2][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][3][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][3][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][4][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][4][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][5][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][5][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][6][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][6][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][7][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[1][7][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][0][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][0][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][1][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][1][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][2][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][2][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][3][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][3][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][4][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][4][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][5][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][5][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][6][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][6][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][7][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[2][7][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][0][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][0][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][1][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][1][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][2][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][2][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][3][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][3][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][4][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][4][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][5][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][5][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][6][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][6][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][7][0][pre_sign] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
WARNING: [Synth 8-3848] Net orstate[3][7][0][pre_zero] in module/entity ldpc_dec_mem does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_mem' (125#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_mem.sv:97]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_vnode' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode.sv:111]
	Parameter pUSE_NORM bound to: 1 - type: integer 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000100100000 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000000 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000011000 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter pBIT_ERR_SPLIT_FACTOR bound to: 32'sb00000000000000000000000000000001 
	Parameter cBIT_ERR_STAGE bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_STAGE_W bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_vnode_engine' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:99]
	Parameter pUSE_NORM bound to: 1 - type: integer 
	Parameter pUSE_PIPE bound to: 1'b1 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 32'sb00000000000000000000000000001000 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000011000 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000000001 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000001 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000000001100 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000011000000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cCN_SUM_STAGE_NUM bound to: 32'sb00000000000000000000000000000011 
	Parameter cCN_SUM_NUM_PER_STAGE bound to: 32'sb00000000000000000000000000000100 
	Parameter cCN_SUM_W bound to: 32'sb00000000000000000000000000001000 
WARNING: [Synth 8-5856] 3D RAM cnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM cstate_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM cn_sum_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM vnode_state_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM ovstate_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[0][pre_sign] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[0][pre_zero] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[1][pre_sign] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[1][pre_zero] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[2][pre_sign] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[2][pre_zero] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[3][pre_sign] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
WARNING: [Synth 8-6014] Unused sequential element vnode_state_reg[3][pre_zero] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_vnode_engine' (126#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode_engine.sv:99]
WARNING: [Synth 8-5856] 3D RAM engine__icnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM engine__icstate_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM engine__iLLR_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ovstate_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ovnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM omask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM osela_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM oaddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_vnode' (127#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode.sv:111]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_cnode' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:93]
	Parameter pUSE_NORM bound to: 1 - type: integer 
	Parameter pEBUSY_L bound to: 32'sb00000000000000000000000000000001 
	Parameter pEBUSY_H bound to: 32'sb00000000000000000000000000001001 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000100100000 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000000 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000011000 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_cnode_engine' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode_engine.sv:93]
	Parameter pUSE_NORM bound to: 1 - type: integer 
	Parameter pEBUSY_L bound to: 32'sb00000000000000000000000000000001 
	Parameter pEBUSY_H bound to: 32'sb00000000000000000000000000001001 
	Parameter pCODE bound to: 5 - type: integer 
	Parameter pN bound to: 2304 - type: integer 
	Parameter pZF bound to: 32'sb00000000000000000000000001100000 
	Parameter pC bound to: 32'sb00000000000000000000000000000100 
	Parameter pT bound to: 32'sb00000000000000000000000000011000 
	Parameter cLDPC_NUM bound to: 32'sb00000000000000000000100100000000 
	Parameter cLDPC_DNUM bound to: 32'sb00000000000000000000011110000000 
	Parameter cH_IS_EVEN bound to: 1'b0 
	Parameter cNORM_FACTOR bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000110 
	Parameter pLLR_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_W bound to: 32'sb00000000000000000000000000000101 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pUSE_SC_MODE bound to: 1'b0 
	Parameter cADDR_MAX bound to: 32'sb00000000000000000000000100100000 
	Parameter cADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter cSELA_W bound to: 32'sb00000000000000000000000000000011 
	Parameter cNODE_CNT_W bound to: 32'sb00000000000000000000000000000000 
	Parameter cT_MAX bound to: 32'sb00000000000000000000000000011000 
	Parameter cTCNT_W bound to: 32'sb00000000000000000000000000000101 
	Parameter cZ_MAX bound to: 32'sb00000000000000000000000000001100 
	Parameter cZCNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cBLOCK_SIZE bound to: 32'sb00000000000000000000000100100000 
	Parameter cDATA_SIZE bound to: 32'sb00000000000000000000000011110000 
	Parameter cBIT_ERR_MAX bound to: 32'sb00000000000000000000000000001000 
	Parameter cBIT_ERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFADDR_W bound to: 32'sb00000000000000000000000000001001 
WARNING: [Synth 8-6014] Unused sequential element sort_vn_reg[min1_node] was removed.  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode_engine.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_cnode_engine' (128#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode_engine.sv:93]
WARNING: [Synth 8-5856] 3D RAM addr_tab_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM maddr_tab_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM raddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ocnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM raddr2out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM omask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM oaddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM osela_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_cnode' (129#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ldpc_dec_engine_sink' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_engine_sink.sv:102]
	Parameter pLLR_BY_CYCLE bound to: 8 - type: integer 
	Parameter pNODE_BY_CYCLE bound to: 32'sb00000000000000000000000000000001 
	Parameter pIERR_W bound to: 32'sb00000000000000000000000000000100 
	Parameter pODAT_W bound to: 8 - type: integer 
	Parameter pOERR_W bound to: 32'sb00000000000000000000000000010000 
	Parameter pADDR_W bound to: 32'sb00000000000000000000000000001001 
	Parameter pTAG_W bound to: 4 - type: integer 
	Parameter cNO_DWC bound to: 1'b1 
	Parameter cINT_DWC_FACTOR bound to: 32'sb00000000000000000000000000000001 
	Parameter cINT_DWC bound to: 1'b1 
	Parameter cLOG2_INT_DWC_FACTOR bound to: 32'sb00000000000000000000000000000000 
	Parameter cFRAC_DWC_CNT_W bound to: 32'sb00000000000000000000000000000100 
	Parameter cFRAC_BIT_BUFFER_W bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_engine_sink' (130#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_engine_sink.sv:102]
WARNING: [Synth 8-5856] 3D RAM mem__iwaddr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mem__iwsela_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mem__iwdat_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mem__iwmask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mem__iwstate_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM buf_oLLR_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM vnode__iLLR_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bitmask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM vnode__icnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM vnode__icstate_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM vnode__ovnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM vnode__ovstate_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM cnode__ivmask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM cnode__ivnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM cnode__ocnode_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec_engine' (131#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_engine.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_dec' (132#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec.sv:103]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_4' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/synth/axis_data_fifo_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_1_top__parameterized1' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized1' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter TDATA_WIDTH bound to: 8 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 10 - type: integer 
	Parameter TDATA_OFFSET bound to: 8 - type: integer 
	Parameter TSTRB_OFFSET bound to: 9 - type: integer 
	Parameter TKEEP_OFFSET bound to: 10 - type: integer 
	Parameter TID_OFFSET bound to: 11 - type: integer 
	Parameter TDEST_OFFSET bound to: 12 - type: integer 
	Parameter TUSER_OFFSET bound to: 13 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 14 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 14 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4083 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 14336 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 14336 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 14 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 14 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (132#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (132#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (132#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (132#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (132#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized1' (132#1) [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_1_top__parameterized1' (132#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_4' (133#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/axis_data_fifo_4/synth/axis_data_fifo_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'parallel2series_FIFO' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/parallel2series_FIFO.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'parallel2series_FIFO' (134#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/parallel2series_FIFO.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_CRC' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decoder_CRC.sv:1]
	Parameter NUM_BITS bound to: 32'sb00000000000000000000011101110000 
WARNING: [Synth 8-5788] Register ost_reg in module decoder_CRC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decoder_CRC.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'decoder_CRC' (135#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decoder_CRC.sv:1]
INFO: [Synth 8-6157] synthesizing module 'descrambler' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/descrambler.sv:1]
	Parameter start_state bound to: 12'b111111111111 
	Parameter length_pack bound to: 1904 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'descrambler' (136#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/descrambler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'S2P_conv_1x8' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/S2P_conv_1x8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'S2P_conv_1x8' (137#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/S2P_conv_1x8.sv:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dec'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/DeFEC.sv:199]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'DeFEC' (138#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/DeFEC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'prbs23_check' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/prbs/prbs23_check.sv:55]
	Parameter pDAT_W bound to: 32'sb00000000000000000000000000001000 
	Parameter pMSB_FIRST bound to: 1'b0 
	Parameter pERR_PERIOD_W bound to: 32'sb00000000000000000000000000011000 
	Parameter pERR_W bound to: 32'sb00000000000000000000000000001111 
	Parameter cTYPE bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/prbs/prbs23_check.sv:103]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/prbs/prbs23_check.sv:84]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/prbs/prbs23_check.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'prbs23_check' (139#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/prbs/prbs23_check.sv:55]
INFO: [Synth 8-6157] synthesizing module 'count_err' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/count_err.sv:1]
	Parameter smplrt bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_err' (140#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/count_err.sv:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'only_rx' (141#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/only_rx.v:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_only_rx_0_0' (142#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_rx_0_0/synth/design_1_only_rx_0_0.v:58]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_aclken_converter_wrapper__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_aclken_converter_wrapper__parameterized0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_aclken_converter_wrapper__parameterized0 has unconnected port S_ACLKEN
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_aclken_converter_wrapper__parameterized0 has unconnected port M_ACLKEN
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_fifo_axis__parameterized1 has unconnected port m_aclk
WARNING: [Synth 8-3331] design axis_data_fifo_v2_0_1_top__parameterized1 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design ldpc_dec_cnode_engine has unconnected port ieop
WARNING: [Synth 8-3331] design codec_mem_block__parameterized0 has unconnected port ireset
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][0][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][0][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][1][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][1][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][2][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][2][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][3][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][3][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][4][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][4][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][5][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][5][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][6][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][6][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][7][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[0][7][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][0][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][0][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][1][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][1][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][2][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][2][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][3][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][3][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][4][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][4][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][5][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][5][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][6][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][6][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][7][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[1][7][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][0][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][0][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][1][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][1][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][2][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][2][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][3][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][3][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][4][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][4][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][5][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][5][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][6][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][6][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][7][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[2][7][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][0][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][0][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][1][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][1][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][2][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][2][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][3][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][3][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][4][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][4][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][5][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][5][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][6][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][6][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][7][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port orstate[3][7][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port iwrite_state
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port iwstate[0][0][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port iwstate[0][0][0][pre_zero]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port iwstate[0][1][0][pre_sign]
WARNING: [Synth 8-3331] design ldpc_dec_mem has unconnected port iwstate[0][1][0][pre_zero]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:41 ; elapsed = 00:05:46 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:44 ; elapsed = 00:05:50 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:44 ; elapsed = 00:05:50 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 20335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_rx_0_0/design_1_only_rx_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_rx_0_0/design_1_only_rx_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_only_rx_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_only_rx_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_only_rx_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_only_rx_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3843.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2451 instances were transformed.
  FD => FDRE: 25 instances
  FDE => FDRE: 2143 instances
  FDR => FDRE: 246 instances
  RAMB18 => RAMB18E1: 37 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3843.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:28 ; elapsed = 00:06:34 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:28 ; elapsed = 00:06:34 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1/dont_touch.xdc, line 33).
Applied set_property DONT_TOUCH = true for inst/DeFEC_sub/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/equalizer_sub/mult_sub_i_m_H_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/equalizer_sub/mult_sub_i_m_H_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/equalizer_sub/mult_sub_q_m_H_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/equalizer_sub/mult_sub_q_m_H_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/equalizer_sub/div_sub_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/equalizer_sub/div_sub_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/fft_sub/xilinx_ifft_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/fft_sub/my_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/fft_sub/my_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/DeFEC_sub/your_instance_name/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RX_phy_sub/fft_sub/my_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/DeFEC_sub/your_instance_name/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axis_data_fifo_fhy_defec_sub/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:28 ; elapsed = 00:06:34 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' in module 'axi_wrapper'
INFO: [Synth 8-7031] Trying to map ROM "quarter_sin_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "quarter_sin_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' in module 'axi_wrapper__parameterized0'
INFO: [Synth 8-7031] Trying to map ROM "quarter_sin_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "quarter_sin_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' in module 'axi_wrapper__parameterized1'
INFO: [Synth 8-7031] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
WARNING: [Synth 8-6040] Register symb_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register symb_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[12]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[11]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[10]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[9]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[8]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[7]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[6]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[5]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[4]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[3]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[2]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[1]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_i_reg[0]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[12]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[11]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[10]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[9]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[8]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[7]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[6]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[5]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[4]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[3]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[2]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[1]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'fifo_q_reg[0]' and it is trimmed from '13' to '12' bits. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:49]
INFO: [Synth 8-4471] merging register 'bit2_lsb_llr_reg[1]' into 'bit1_lsb_llr_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:168]
INFO: [Synth 8-4471] merging register 'bit3_lsb_llr_reg[2]' into 'bit1_lsb_llr_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:178]
INFO: [Synth 8-4471] merging register 'bit4_lsb_llr_reg[3]' into 'bit1_lsb_llr_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:190]
INFO: [Synth 8-4471] merging register 'bit5_lsb_llr_reg[4]' into 'bit1_lsb_llr_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:204]
INFO: [Synth 8-4471] merging register 'oLLR_reg[11][4:0]' into 'oLLR_reg[10][4:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper.sv:202]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ldpc_dec_ctrl'
INFO: [Synth 8-4471] merging register 'tcnt_reg[val][4:0]' into 'tcnt2tab_reg[0][0][4:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:191]
INFO: [Synth 8-4471] merging register 'tcnt2tab_reg[1][0][4:0]' into 'tcnt2tab_reg[0][0][4:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:196]
INFO: [Synth 8-4471] merging register 'tcnt2tab_reg[2][0][4:0]' into 'tcnt2tab_reg[0][0][4:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:196]
INFO: [Synth 8-4471] merging register 'tcnt2tab_reg[3][0][4:0]' into 'tcnt2tab_reg[0][0][4:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:196]
INFO: [Synth 8-4471] merging register 'raddr_reg[1][0][offset][0][8:0]' into 'raddr_reg[0][0][offset][0][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:271]
INFO: [Synth 8-4471] merging register 'raddr_reg[1][0][offset][2][8:0]' into 'raddr_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:271]
INFO: [Synth 8-4471] merging register 'raddr_reg[1][0][offset][3][8:0]' into 'raddr_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:271]
INFO: [Synth 8-4471] merging register 'raddr_reg[2][0][offset][0][8:0]' into 'raddr_reg[0][0][offset][0][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:271]
INFO: [Synth 8-4471] merging register 'raddr_reg[2][0][offset][2][8:0]' into 'raddr_reg[2][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:271]
INFO: [Synth 8-4471] merging register 'raddr_reg[3][0][offset][0][8:0]' into 'raddr_reg[0][0][offset][0][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:271]
INFO: [Synth 8-4471] merging register 'raddr2out_reg[1][0][offset][2][8:0]' into 'raddr2out_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:307]
INFO: [Synth 8-4471] merging register 'raddr2out_reg[1][0][offset][3][8:0]' into 'raddr2out_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:307]
INFO: [Synth 8-4471] merging register 'raddr2out_reg[2][0][offset][2][8:0]' into 'raddr2out_reg[2][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_addr_gen.sv:307]
INFO: [Synth 8-4471] merging register 'oamux_reg[1]' into 'oamux_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode.sv:391]
INFO: [Synth 8-4471] merging register 'oamux_reg[2]' into 'oamux_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode.sv:391]
INFO: [Synth 8-4471] merging register 'oamux_reg[3]' into 'oamux_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_vnode.sv:391]
INFO: [Synth 8-4471] merging register 'raddr_reg[1][0][offset][2][8:0]' into 'raddr_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:377]
INFO: [Synth 8-4471] merging register 'raddr_reg[1][0][offset][3][8:0]' into 'raddr_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:377]
INFO: [Synth 8-4471] merging register 'raddr_reg[2][0][offset][2][8:0]' into 'raddr_reg[2][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:377]
INFO: [Synth 8-4471] merging register 'raddr2out_reg[1][0][offset][2][8:0]' into 'raddr2out_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:391]
INFO: [Synth 8-4471] merging register 'raddr2out_reg[1][0][offset][3][8:0]' into 'raddr2out_reg[1][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:391]
INFO: [Synth 8-4471] merging register 'raddr2out_reg[2][0][offset][2][8:0]' into 'raddr2out_reg[2][0][offset][1][8:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/EDM/DeFEC/decodeLDPC/ldpc_dec_cnode.sv:391]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
 st_wait_for_frame_start |                              001 |                               00
  st_wait_for_fifo_write |                              010 |                               01
   st_wait_for_frame_end |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' using encoding 'one-hot' in module 'axi_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
 st_wait_for_frame_start |                              001 |                               00
  st_wait_for_fifo_write |                              010 |                               01
   st_wait_for_frame_end |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' using encoding 'one-hot' in module 'axi_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
 st_wait_for_frame_start |                              001 |                               00
  st_wait_for_fifo_write |                              010 |                               01
   st_wait_for_frame_end |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' using encoding 'one-hot' in module 'axi_wrapper__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            cRESET_STATE |                              111 |                              000
             cWAIT_STATE |                              001 |                              001
            cVSTEP_STATE |                              011 |                              010
       cWAIT_VDONE_STATE |                              110 |                              011
             cDONE_STATE |                              000 |                              110
            cHSTEP_STATE |                              101 |                              100
       cWAIT_HDONE_STATE |                              100 |                              101
           cWAIT_O_STATE |                              010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ldpc_dec_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:02 ; elapsed = 00:07:09 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnt_sat__parameterized3:/tc_compare' (logic_gate__parameterized3) to 'cnt_sat__parameterized3:/tc_compare1'
INFO: [Synth 8-223] decloning instance 'cnt_sat:/tc_compare' (logic_gate) to 'cnt_sat:/tc_compare1'
INFO: [Synth 8-223] decloning instance 'fft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare' (logic_gate__parameterized0) to 'fft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'fft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare' (logic_gate__parameterized1) to 'fft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'cnt_sat__parameterized2:/tc_compare' (logic_gate__parameterized2) to 'cnt_sat__parameterized2:/tc_compare1'
INFO: [Synth 8-223] decloning instance 'fft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/SR2' (shift_ram__parameterized79) to 'fft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/SR3'
INFO: [Synth 8-223] decloning instance 'ifft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare' (logic_gate__parameterized11) to 'ifft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'ifft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare' (logic_gate__parameterized12) to 'ifft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'ifft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/SR2' (shift_ram__parameterized125) to 'ifft_corr_1:/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/SR3'
INFO: [Synth 8-223] decloning instance 'inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare' (logic_gate__parameterized15) to 'inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare' (logic_gate__parameterized16) to 'inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare' (logic_gate__parameterized17) to 'inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare1'

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fft_corr_1      |           2|     21553|
|2     |ifft_corr_1     |           2|     24770|
|3     |xcorr_main__GC0 |           1|      4375|
|4     |RX_phy__GCB0    |           1|     24243|
|5     |RX_phy__GCB1    |           1|     20974|
|6     |DeFEC__GB0      |           1|     32533|
|7     |DeFEC__GB1      |           1|      1347|
|8     |DeFEC__GB2      |           1|      7310|
|9     |only_rx__GC0    |           1|      2582|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5784] Optimized 6 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 14 bits, new ram width 8 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM sub0_deInterleaver/sub0_ram/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][1]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][2]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][3]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][4]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][5]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][6]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][7]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][3]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][4]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][5]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][6]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][7]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][4]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][5]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][6]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][7]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[3][5]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[3][6]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[3][7]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[4][6]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[4][7]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[5][7]' (FDCE) to 'inst/DeFEC_subi_6/sub0_pack_finder/sum_reg[5][8]'
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '10' to '9' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/xfft_v9_1_vh_rfs.vhd:36773]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '10' to '9' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/xfft_v9_1_vh_rfs.vhd:36773]
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register sin_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register cos_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/SINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/COSINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.blk_exp_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/new_config_with_nfft_change_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_br )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_bi )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/fabric_adder_2.registered_preadder.mult2_preadd_sum_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/fabric_adder_2.registered_preadder.mult2_preadd_sum_reg[0] )
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '10' to '9' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/xfft_v9_1_vh_rfs.vhd:36773]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '10' to '9' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/xfft_v9_1_vh_rfs.vhd:36773]
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register sin_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register cos_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4331]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-3936] Found unconnected internal register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay/d1.dout_i_reg' and it is trimmed from '30' to '25' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
INFO: [Synth 8-3936] Found unconnected internal register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay/d1.dout_i_reg' and it is trimmed from '30' to '25' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/COSINE_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[14]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[15]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][14]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][15]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][16]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][17]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][18]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][19]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][20]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][21]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][22]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][23]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][16]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][17]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.blk_exp_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/new_config_with_nfft_change_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[10].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[9].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[8].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[7].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[6].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[5].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[4].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[3].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[2].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[1].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_EDONE_SRL/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/proc_start_delay/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[27].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[27].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[26].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[26].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[25].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[25].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[24].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[24].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[23].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[23].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[22].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[22].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[21].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[21].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[20].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[20].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[19].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[19].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[18].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[18].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[17].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[17].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[16].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[16].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r12.shifter/use_mux16.use_lut6.sixteen_to_one_mux[27].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_2_viv__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_bi )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_br )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dN.std_srl.shift_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dN.std_srl.shift_reg_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.d1.Ddelay/d1.dout_i_reg[0] )
INFO: [Synth 8-4471] merging register 'even_qam_llr_im/qam_reg[0][3:0]' into 'even_qam_llr_re/qam_reg[0][3:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:151]
INFO: [Synth 8-4471] merging register 'even_qam_llr_im/qam_reg[1][3:0]' into 'even_qam_llr_re/qam_reg[1][3:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:151]
INFO: [Synth 8-4471] merging register 'even_qam_llr_im/qam_reg[2][3:0]' into 'even_qam_llr_re/qam_reg[2][3:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:151]
INFO: [Synth 8-4471] merging register 'even_qam_llr_im/qam_reg[3][3:0]' into 'even_qam_llr_re/qam_reg[3][3:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:151]
INFO: [Synth 8-4471] merging register 'even_qam_llr_im/qam_reg[4][3:0]' into 'even_qam_llr_re/qam_reg[4][3:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:151]
INFO: [Synth 8-4471] merging register 'even_qam_llr_im/bit1_lsb_llr_reg[0]' into 'even_qam_llr_re/bit1_lsb_llr_reg[0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/soft_demod/llr_even_qam_demapper_core.sv:160]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '33' to '32' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '26' to '25' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '27' to '25' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '34' to '32' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '33' to '32' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '26' to '25' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '27' to '25' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '34' to '32' bits. [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Synth 8-4471] merging register 'sub_eq_sub/H_i_reg[0][24:0]' into 'sub_eq_sub/H_i_reg[0][24:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:43]
INFO: [Synth 8-4471] merging register 'sub_eq_sub/H_q_reg[0][24:0]' into 'sub_eq_sub/H_q_reg[0][24:0]' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/submodule equalizer/sub_eq_1.sv:44]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP sub_eq_sub/fifo_koef_reg[0], operation Mode is: (PCIN+A*B)'.
DSP Report: register sub_eq_sub/fifo_koef_reg[0] is absorbed into DSP sub_eq_sub/fifo_koef_reg[0].
DSP Report: operator p_1_out is absorbed into DSP sub_eq_sub/fifo_koef_reg[0].
DSP Report: operator p_0_out is absorbed into DSP sub_eq_sub/fifo_koef_reg[0].
DSP Report: Generating DSP sub_eq_sub/H_q_reg[1], operation Mode is: ((D-A)*B)'.
DSP Report: register sub_eq_sub/H_q_reg[1] is absorbed into DSP sub_eq_sub/H_q_reg[1].
DSP Report: register sub_eq_sub/H_q_reg[0] is absorbed into DSP sub_eq_sub/H_q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP sub_eq_sub/H_q_reg[1].
DSP Report: operator sub_eq_sub/diff_sub is absorbed into DSP sub_eq_sub/H_q_reg[1].
DSP Report: Generating DSP sub_eq_sub/H_mean_q3, operation Mode is: PCIN+((D-A)*B)'.
DSP Report: register sub_eq_sub/H_q_reg[0] is absorbed into DSP sub_eq_sub/H_mean_q3.
DSP Report: operator sub_eq_sub/H_mean_q3 is absorbed into DSP sub_eq_sub/H_mean_q3.
DSP Report: operator p_0_out is absorbed into DSP sub_eq_sub/H_mean_q3.
DSP Report: operator sub_eq_sub/diff_sub is absorbed into DSP sub_eq_sub/H_mean_q3.
DSP Report: Generating DSP sub_eq_sub/H_i_reg[1], operation Mode is: ((D+A)*B)'.
DSP Report: register sub_eq_sub/H_i_reg[1] is absorbed into DSP sub_eq_sub/H_i_reg[1].
DSP Report: register sub_eq_sub/H_i_reg[0] is absorbed into DSP sub_eq_sub/H_i_reg[1].
DSP Report: operator p_0_out is absorbed into DSP sub_eq_sub/H_i_reg[1].
DSP Report: operator sub_eq_sub/summ_sub is absorbed into DSP sub_eq_sub/H_i_reg[1].
DSP Report: Generating DSP sub_eq_sub/H_mean_i3, operation Mode is: PCIN+((D+A)*B)'.
DSP Report: register sub_eq_sub/H_i_reg[0] is absorbed into DSP sub_eq_sub/H_mean_i3.
DSP Report: operator sub_eq_sub/H_mean_i3 is absorbed into DSP sub_eq_sub/H_mean_i3.
DSP Report: operator p_0_out is absorbed into DSP sub_eq_sub/H_mean_i3.
DSP Report: operator sub_eq_sub/summ_sub is absorbed into DSP sub_eq_sub/H_mean_i3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/even_qam_llr_re/qam_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/even_qam_llr_re/bit1_lsb_llr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/even_qam_llr_re/qam_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/even_qam_llr_re/qam_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/even_qam_llr_re/qam_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/even_qam_llr_re/qam_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/even_qam_llr_re/oqam_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\llr_even_qam_demapper_sub/oqam_reg[3] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][11]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][10]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][9]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][8]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][7]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][6]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][5]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][4]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][3]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][2]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][1]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_i_reg[10][0]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][11]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][10]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][9]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][8]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][7]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][6]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][5]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][4]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][3]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][2]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][1]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'equalizer_sub/data_latency_q_reg[10][0]/Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/ip/xfft_time_freq/hdl/cmpy_v6_0_vh_rfs.vhd:1781]
WARNING: [Synth 8-6040] Register symb_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register symb_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.blk_exp_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\axi_wrapper/new_config_with_nfft_change_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_sub/xilinx_ifft_sub /U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/addr_gen/\raddr_reg[0][0][offset][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__10/\zacc_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__10/\zacc_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/\raddr_reg[3][0][offset][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__6/\zacc_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__6/\zacc_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/\raddr_reg[2][0][offset][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__3/\zacc_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__3/\zacc_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/\raddr_reg[1][0][offset][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__0/\zacc_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/p_0_out_inferred__0/\zacc_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/cnode/\raddr_reg[0][0][offset][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/\mem__iwmask_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[0].v_engine_n_inst[0].engine/cn_sum_reg[0][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[1].v_engine_n_inst[0].engine/cn_sum_reg[0][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[2].v_engine_n_inst[0].engine/cn_sum_reg[0][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[2].v_engine_n_inst[0].engine/cn_sum_reg[0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[2].v_engine_n_inst[0].engine/cn_sum_reg[0][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[2].v_engine_n_inst[0].engine/cn_sum_reg[0][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dec/engine/vnode/\v_engine_llra_inst[2].v_engine_n_inst[0].engine/cn_sum_reg[0][3][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:43 ; elapsed = 00:08:06 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fft_corr_1:/U0/i_synth/pe_gen[0].natural_order_input.PEi_18/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_corr_1:/U0/i_synth/pe_gen[0].natural_order_input.PEi_19/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/cos_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_corr_1:/U0/i_synth/pe_gen[1].natural_order_input.PEi_27/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fft_corr_1:/U0/i_synth/pe_gen[1].natural_order_input.PEi_28/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/cos_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ifft_corr_1:/U0/i_synth/pe_gen[0].natural_order_input.PEi_18/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ifft_corr_1:/U0/i_synth/pe_gen[0].natural_order_input.PEi_19/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/cos_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ifft_corr_1:/U0/i_synth/pe_gen[1].natural_order_input.PEi_27/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ifft_corr_1:/U0/i_synth/pe_gen[1].natural_order_input.PEi_28/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/cos_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_0/ram_sub/buff_i_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_0/ram_sub/buff_i_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_0/ram_sub/buff_i_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_0/ram_sub/buff_i_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_0/ram_sub/buff_i_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_0/ram_sub/buff_i_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_1/ram_sub/buff_q_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_1/ram_sub/buff_q_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_1/ram_sub/buff_q_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_1/ram_sub/buff_q_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_1/ram_sub/buff_q_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_subi_1/ram_sub/buff_q_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/B/count_pr_0_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/B/count_pr_0_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/B__0/count_pr_1_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/B__0/count_pr_1_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_subi_3/fft_sub/xilinx_ifft_sub/U0/i_synth/pe_gen[0].natural_order_input.PEi_17/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_subi_3/fft_sub/xilinx_ifft_sub/U0/i_synth/pe_gen[0].natural_order_input.PEi_18/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/cos_pre_read_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/i_0/sub0_deInterleaver/sub0_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/i_0/sub0_deInterleaver/sub0_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/i_0/sub0_deInterleaver/sub0_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/i_38/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/i_38/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/i_38/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/i_38/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fft_corr_1      |           2|     17473|
|2     |ifft_corr_1     |           2|     20507|
|3     |xcorr_main__GC0 |           1|      1617|
|4     |RX_phy__GCB0    |           1|     15479|
|5     |RX_phy__GCB1    |           1|     16709|
|6     |DeFEC__GB0      |           1|     25462|
|7     |DeFEC__GB1      |           1|       634|
|8     |DeFEC__GB2      |           1|      3612|
|9     |only_rx__GC0    |           1|       989|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:58 ; elapsed = 00:08:21 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:04 ; elapsed = 00:08:27 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fft_corr_1      |           2|     17473|
|2     |ifft_corr_1     |           2|     20507|
|3     |xcorr_main__GC0 |           1|      1617|
|4     |RX_phy__GCB0    |           1|     15479|
|5     |RX_phy__GCB1    |           1|     16709|
|6     |DeFEC__GB0      |           1|     25462|
|7     |DeFEC__GB1      |           1|       634|
|8     |DeFEC__GB2      |           1|      3612|
|9     |only_rx__GC0    |           1|       989|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_i_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_i_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_i_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_i_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_i_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_i_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_q_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_q_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_q_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_q_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_q_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/ram_sub/buff_q_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/count_pr_0_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/count_pr_0_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/count_pr_0_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xcorr_main_subi_1/count_pr_0_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/sub0_deInterleaver/sub0_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/sub0_deInterleaver/sub0_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/sub0_deInterleaver/sub0_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_subi_5/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[9][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[9][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[8][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[8][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[7][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[7][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[6][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][7] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][7]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][6] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][6]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][5] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][5]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][4] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][4]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][3] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][3]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][2] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][2]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][1] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][1]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][0] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_i_reg[6][0]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:154]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][11] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][11]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][10] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][10]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][9] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][9]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Synth 8-5966] Removing register instance (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][8] ) from module (RX_phy__GCB0_tempName) as it has self-loop and (\RX_phy_sub/equalizer_sub/data_latency_q_reg[5][8]__0 ) is actual driver [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/FPGA/Rx/equalizer.sv:161]
INFO: [Common 17-14] Message 'Synth 8-5966' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5966' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:21 ; elapsed = 00:08:59 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fft_corr_1      |           2|     16079|
|2     |ifft_corr_1     |           2|     18922|
|3     |xcorr_main__GC0 |           1|       980|
|4     |RX_phy__GCB0    |           1|     11277|
|5     |RX_phy__GCB1    |           1|     14837|
|6     |DeFEC__GB0      |           1|     15406|
|7     |DeFEC__GB1      |           1|       432|
|8     |DeFEC__GB2      |           1|      2721|
|9     |only_rx__GC0    |           1|       604|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1:s_axis_data_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1:s_axis_data_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1:s_axis_data_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1:s_axis_data_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin RX_phy_sub/fft_sub/xilinx_ifft_sub:s_axis_data_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin RX_phy_sub/descramb_subcarier_sub:ieop to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:34 ; elapsed = 00:09:13 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:34 ; elapsed = 00:09:13 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:46 ; elapsed = 00:09:25 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:46 ; elapsed = 00:09:25 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:48 ; elapsed = 00:09:27 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:48 ; elapsed = 00:09:27 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  1332|
|2     |DSP48E1     |    44|
|3     |DSP48E1_1   |     8|
|4     |DSP48E1_10  |     1|
|5     |DSP48E1_11  |     2|
|6     |DSP48E1_12  |     2|
|7     |DSP48E1_13  |     4|
|8     |DSP48E1_2   |    14|
|9     |DSP48E1_3   |     4|
|10    |DSP48E1_4   |     4|
|11    |DSP48E1_5   |     4|
|12    |DSP48E1_6   |     2|
|13    |DSP48E1_7   |    17|
|14    |DSP48E1_8   |     8|
|15    |LUT1        |   955|
|16    |LUT2        |  7518|
|17    |LUT3        | 10368|
|18    |LUT4        |  2224|
|19    |LUT5        |  1651|
|20    |LUT6        |  3440|
|21    |MUXCY       |  8726|
|22    |MUXF7       |   597|
|23    |MUXF8       |   138|
|24    |RAM32M      |     5|
|25    |RAM64X1S    |    24|
|26    |RAMB18      |    37|
|27    |RAMB18E1_1  |    19|
|28    |RAMB18E1_10 |     1|
|29    |RAMB18E1_11 |     1|
|30    |RAMB18E1_12 |     2|
|31    |RAMB18E1_13 |     2|
|32    |RAMB18E1_14 |     2|
|33    |RAMB18E1_15 |     2|
|34    |RAMB18E1_16 |     1|
|35    |RAMB18E1_17 |    33|
|36    |RAMB18E1_5  |     1|
|37    |RAMB18E1_9  |     1|
|38    |RAMB36E1    |    14|
|39    |RAMB36E1_1  |     1|
|40    |RAMB36E1_4  |     1|
|41    |RAMB36E1_5  |     1|
|42    |RAMB36E1_6  |     1|
|43    |RAMB36E1_7  |     1|
|44    |RAMB36E1_8  |     1|
|45    |SRL16E      |  6785|
|46    |SRLC32E     |   765|
|47    |XORCY       |  8247|
|48    |FD          |    25|
|49    |FDCE        |  1377|
|50    |FDE         |  2089|
|51    |FDPE        |    15|
|52    |FDR         |   182|
|53    |FDRE        | 37301|
|54    |FDSE        |   383|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:48 ; elapsed = 00:09:27 . Memory (MB): peak = 3843.223 ; gain = 3152.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 72 critical warnings and 248 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:08:52 . Memory (MB): peak = 3843.223 ; gain = 3152.031
Synthesis Optimization Complete : Time (s): cpu = 00:08:48 ; elapsed = 00:09:30 . Memory (MB): peak = 3843.223 ; gain = 3152.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3843.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4952 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2590 instances
  FD => FDRE: 25 instances
  FDE => FDRE: 2089 instances
  FDR => FDRE: 182 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM64X1S => RAM64X1S (RAMS64E): 24 instances
  RAMB18 => RAMB18E1: 37 instances

INFO: [Common 17-83] Releasing license: Synthesis
942 Infos, 322 Warnings, 72 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:34 ; elapsed = 00:10:17 . Memory (MB): peak = 3843.223 ; gain = 3454.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3843.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1/design_1_only_rx_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3843.223 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3843.223 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3843.223 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5112 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 3843.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1/design_1_only_rx_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3843.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_only_rx_0_0_utilization_synth.rpt -pb design_1_only_rx_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3843.223 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3843.223 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 11:09:43 2025...
