<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="eq2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eq1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="eq1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="eq1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="eq2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eq2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eq2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eq2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eq2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="eq2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eq2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="eq2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="eq2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="eq2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eq2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="eq2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eq2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eq2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="eq2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="eq2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="eq2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="eq2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eq2.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="eq2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eq2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eq2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eq2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="eq2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eq2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eq2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="eq2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="eq2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eq2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eq2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="eq2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="eq2_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eq2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eq2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eq_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eq_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="eq_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eq_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/eq2_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/eq2_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1395094811" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746803" xil_pn:start_ts="1395094810">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395092356" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1395092356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395094865" xil_pn:in_ck="6972758559716040276" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1395094865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="eq1.vhd"/>
      <outfile xil_pn:name="eq2.vhd"/>
      <outfile xil_pn:name="eq_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395094869" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4098247789504594898" xil_pn:start_ts="1395094869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395094869" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5614497965435487974" xil_pn:start_ts="1395094869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395092356" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6626541864631064844" xil_pn:start_ts="1395092356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395094869" xil_pn:in_ck="6972758559716040276" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1395094869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="eq1.vhd"/>
      <outfile xil_pn:name="eq2.vhd"/>
      <outfile xil_pn:name="eq_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395094876" xil_pn:in_ck="6972758559716040276" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1324550117606546858" xil_pn:start_ts="1395094869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="eq_testbench_beh.prj"/>
      <outfile xil_pn:name="eq_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1395137983" xil_pn:in_ck="-4723244359533893628" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8092510645365963709" xil_pn:start_ts="1395137982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="eq_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1395091538" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395091538" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1003494547438250324" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395091538" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6626541864631064844" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395091538" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395091538" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2553682851593275492" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395091538" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395091538" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2595998965865863466" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395091547" xil_pn:in_ck="-5284239398477479217" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="6612229031860341258" xil_pn:start_ts="1395091538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="eq2.lso"/>
      <outfile xil_pn:name="eq2.ngc"/>
      <outfile xil_pn:name="eq2.ngr"/>
      <outfile xil_pn:name="eq2.prj"/>
      <outfile xil_pn:name="eq2.stx"/>
      <outfile xil_pn:name="eq2.syr"/>
      <outfile xil_pn:name="eq2.xst"/>
      <outfile xil_pn:name="eq2_vhdl.prj"/>
      <outfile xil_pn:name="eq2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1395091547" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7050270647173492655" xil_pn:start_ts="1395091547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395094057" xil_pn:in_ck="134921636718" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5970506996924280780" xil_pn:start_ts="1395094050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="eq2.bld"/>
      <outfile xil_pn:name="eq2.ngd"/>
      <outfile xil_pn:name="eq2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1395094066" xil_pn:in_ck="134921636719" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1395094057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="eq2.pcf"/>
      <outfile xil_pn:name="eq2_map.map"/>
      <outfile xil_pn:name="eq2_map.mrp"/>
      <outfile xil_pn:name="eq2_map.ncd"/>
      <outfile xil_pn:name="eq2_map.ngm"/>
      <outfile xil_pn:name="eq2_map.xrpt"/>
      <outfile xil_pn:name="eq2_summary.xml"/>
      <outfile xil_pn:name="eq2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1395094075" xil_pn:in_ck="160008489132866056" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1395094066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="eq2.ncd"/>
      <outfile xil_pn:name="eq2.pad"/>
      <outfile xil_pn:name="eq2.par"/>
      <outfile xil_pn:name="eq2.ptwx"/>
      <outfile xil_pn:name="eq2.unroutes"/>
      <outfile xil_pn:name="eq2.xpi"/>
      <outfile xil_pn:name="eq2_pad.csv"/>
      <outfile xil_pn:name="eq2_pad.txt"/>
      <outfile xil_pn:name="eq2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1395094075" xil_pn:in_ck="134921636587" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1395094072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="eq2.twr"/>
      <outfile xil_pn:name="eq2.twx"/>
    </transform>
    <transform xil_pn:end_ts="1395091551" xil_pn:in_ck="134921636718" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="194848198080898380" xil_pn:start_ts="1395091547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/eq2_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/eq2_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
