compile_verilog_pass Design.bsv mkDesign
