// Seed: 1931388996
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12,
    input logic id_13,
    output id_14
);
  always @(posedge 1)
    if (id_13) begin
      id_14 = 1'b0 == 1;
      id_8  = 1;
    end
endmodule
