<HdlImplementation Name="dram_v6" Language="Verilog" Pattern="%w%M%0_" >
  <ComponentSpec Name="dram">
    <Properties>
      <property name="dramStatus" readable="true"/>
      <property name="drmCtrl" readable="true" writable="true"/>
      <property name="dbg_calib_done" readable="true"/>
      <property name="dbg_calib_err" readable="true"/>
      <property name="dbg_calib_dq_tap_cnt" readable="true"/>
      <property name="dbg_calib_dqs_tap_cnt" readable="true"/>
      <property name="dbg_calib_gate_tap_cnt" readable="true"/>
      <property name="dbg_calib_rd_data_sel" readable="true"/>
      <property name="dbg_calib_ren_delay" readable="true"/>
      <property name="dbg_calib_gate_delay" readable="true"/>
      <property name="32hcode_babe" readable="true"/>
      <property name="wmemiWrReq" readable="true"/>
      <property name="wmemiRdReq" readable="true"/>
      <property name="wmemiRdResp" readable="true"/>
      <property name="wmemi_status" readable="true"/>
      <property name="wmemi_ReadInFlight" readable="true"/>
      <property name="reserved0" readable="true"/>
      <property name="reserved1" readable="true"/>
      <property name="requestCount" readable="true"/>
      <property name="reserved2" readable="true"/>
      <property name="pReg" readable="true" writable="true"/>
      <property name="4b_write_pio" writable="true"/>
      <property name="4b_read_pio" writable="true"/>
      <property name="mReg" readable="true" writable="true"/>
      <property name="wdReg_0" readable="true"/>
      <property name="wdReg_1" readable="true"/>
      <property name="wdReg_2" readable="true"/>
      <property name="wdReg_3" readable="true"/>
      <property name="rdReg_0" readable="true"/>
      <property name="rdReg_1" readable="true"/>
      <property name="rdReg_2" readable="true"/>
      <property name="rdReg_3" readable="true"/>
      <property name="reserved3" readable="true" ArrayLength="131040"/>
      <property name="data" readable="true" ArrayLength="131072"/>
    </Properties>
  </ComponentSpec>
  <ControlInterface ControlOperations="initialize" Timeout="250000000" Sub32BitConfigProperties="true"/>
  <MemoryInterface DataWidth="128" ByteWidth="8" MemoryWords="4g" 
                   MaxBurstLength="4k-1" PreciseBurst="true" WriteDataFlowControl="true"
                   Slave="true"/>
  <!--  Non-OCP Signals -->
  <Signal Input="CLK_sys0_clk"/>
  <Signal Input="RST_N_sys0_rst"/>
  <Signal Inout="dram_io_dq" Width="64"/>
  <Signal Inout="dram_io_dqs_p" Width="8"/>
  <Signal Inout="dram_io_dqs_n" Width="8"/>
  <Signal Output="dram_addr" Width="13"/>
  <Signal Output="dram_ba" Width="2"/>
  <Signal Output="dram_ras_n"/>
  <Signal Output="dram_cas_n"/>
  <Signal Output="dram_we_n"/>
  <Signal Output="dram_reset_n"/>
  <Signal Output="dram_cs_n"/>
  <Signal Output="dram_odt"/>
  <Signal Output="dram_cke"/>
  <Signal Output="dram_dm" Width="8"/>
  <Signal Output="dram_ck_p"/>
  <Signal Output="dram_ck_n"/>
</HdlImplementation>


