// Seed: 1402287686
module module_0;
  assign module_2.type_5 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_3 <= "";
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input logic id_4,
    input tri id_5,
    output logic id_6
);
  logic id_8 = id_4;
  assign id_8 = id_4 - 1;
  always id_6 = @(id_8) 1'b0;
  module_0 modCall_1 ();
endmodule
