// Seed: 2016399620
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri0 id_2
);
  logic id_4;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd5
) (
    output uwire id_0,
    input  tri   id_1,
    input  tri0  _id_2,
    output wand  id_3
);
  wire [1 : id_2] id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  localparam real id_1 = -1'h0;
  reg id_2;
  always @(negedge id_1 + id_1) id_2 <= -1;
  assign module_3.id_6 = 0;
  assign module_0.id_0 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd80
) (
    input  tri0  id_0,
    input  tri0  _id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  uwire id_5,
    output wor   id_6,
    output tri1  id_7
);
  localparam time id_9 = -1'd0;
  tri1 id_10 = id_1;
  wire id_11 = id_0;
  wire id_12;
  ;
  assign id_10 = id_0 || -1 && id_1 && -1 || -1;
  module_2 modCall_1 ();
  logic id_13, id_14;
  wire id_15 = id_14[id_1];
  wire id_16;
  ;
endmodule
