Source Block: oh/src/common/hdl/oh_pwr_gate.v@15:29@HdlStmIf

`ifdef TARGET_SIM
   assign vddg = ((vdd===1'b1) && (npower===1'b0)) ? 1'b1 : 1'bX; 		  
`else
   generate
      if(ASIC)	
	begin
	   asic_pwr_header i_header (.npower(npower),
				     .vdd(vdd),
				     .vddg(vddg));
	end
   endgenerate   
`endif
   
endmodule // oh_pwr_gate

Diff Content:
- 21 	begin
+ 21 	begin : asic

Clone Blocks:
