|pr_2007
clk => clk.IN7
rst_n => rst_n.IN9
ad_data_in[0] => ad_data_in[0].IN2
ad_data_in[1] => ad_data_in[1].IN2
ad_data_in[2] => ad_data_in[2].IN2
ad_data_in[3] => ad_data_in[3].IN2
ad_data_in[4] => ad_data_in[4].IN2
ad_data_in[5] => ad_data_in[5].IN2
ad_data_in[6] => ad_data_in[6].IN2
ad_data_in[7] => ad_data_in[7].IN2
ad_data_in[8] => ad_data_in[8].IN2
ad_data_in[9] => ad_data_in[9].IN2
ad_clk <= ad:ad_u3.ad_clk
sample_sig => sample_sig.IN4
button_chui => button_chui.IN1
button_v => button_v.IN1
sw0 => sw0.IN1
sw1 => sw1.IN1
sw2 => sw2.IN1
sw3 => sw3.IN1
vga_clk <= vga_top:U9.VGA_CLK
vga_b[0] <= vga_top:U9.VGA_B
vga_b[1] <= vga_top:U9.VGA_B
vga_b[2] <= vga_top:U9.VGA_B
vga_b[3] <= vga_top:U9.VGA_B
vga_b[4] <= vga_top:U9.VGA_B
vga_b[5] <= vga_top:U9.VGA_B
vga_b[6] <= vga_top:U9.VGA_B
vga_b[7] <= vga_top:U9.VGA_B
vga_g[0] <= vga_top:U9.VGA_G
vga_g[1] <= vga_top:U9.VGA_G
vga_g[2] <= vga_top:U9.VGA_G
vga_g[3] <= vga_top:U9.VGA_G
vga_g[4] <= vga_top:U9.VGA_G
vga_g[5] <= vga_top:U9.VGA_G
vga_g[6] <= vga_top:U9.VGA_G
vga_g[7] <= vga_top:U9.VGA_G
vga_r[0] <= vga_top:U9.VGA_R
vga_r[1] <= vga_top:U9.VGA_R
vga_r[2] <= vga_top:U9.VGA_R
vga_r[3] <= vga_top:U9.VGA_R
vga_r[4] <= vga_top:U9.VGA_R
vga_r[5] <= vga_top:U9.VGA_R
vga_r[6] <= vga_top:U9.VGA_R
vga_r[7] <= vga_top:U9.VGA_R
vga_blank <= vga_top:U9.VGA_BLANK_N
vga_sync <= vga_top:U9.VGA_SYNC_N
vga_hs <= vga_top:U9.VGA_HS
vga_vs <= vga_top:U9.VGA_VS


|pr_2007|clk_sam:clk_inst_u1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= clk_sam_0002:clk_sam_inst.outclk_0
locked <= clk_sam_0002:clk_sam_inst.locked


|pr_2007|clk_sam:clk_inst_u1|clk_sam_0002:clk_sam_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|pr_2007|clk_sam:clk_inst_u1|clk_sam_0002:clk_sam_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|pr_2007|ad:ad_u3
clk => ad_data_temp[2].CLK
clk => ad_data_temp[3].CLK
clk => ad_data_temp[4].CLK
clk => ad_data_temp[5].CLK
clk => ad_data_temp[6].CLK
clk => ad_data_temp[7].CLK
clk => ad_data_temp[8].CLK
clk => ad_data_temp[9].CLK
clk => ad_clk.DATAIN
rst_n => ad_data_temp[2].ACLR
rst_n => ad_data_temp[3].ACLR
rst_n => ad_data_temp[4].ACLR
rst_n => ad_data_temp[5].ACLR
rst_n => ad_data_temp[6].ACLR
rst_n => ad_data_temp[7].ACLR
rst_n => ad_data_temp[8].ACLR
rst_n => ad_data_temp[9].ACLR
ad_data_in[0] => ~NO_FANOUT~
ad_data_in[1] => ~NO_FANOUT~
ad_data_in[2] => ad_data_temp[2].DATAIN
ad_data_in[3] => ad_data_temp[3].DATAIN
ad_data_in[4] => ad_data_temp[4].DATAIN
ad_data_in[5] => ad_data_temp[5].DATAIN
ad_data_in[6] => ad_data_temp[6].DATAIN
ad_data_in[7] => ad_data_temp[7].DATAIN
ad_data_in[8] => ad_data_temp[8].DATAIN
ad_data_in[9] => ad_data_temp[9].DATAIN
ad_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
ad_data[0] <= ad_data_temp[2].DB_MAX_OUTPUT_PORT_TYPE
ad_data[1] <= ad_data_temp[3].DB_MAX_OUTPUT_PORT_TYPE
ad_data[2] <= ad_data_temp[4].DB_MAX_OUTPUT_PORT_TYPE
ad_data[3] <= ad_data_temp[5].DB_MAX_OUTPUT_PORT_TYPE
ad_data[4] <= ad_data_temp[6].DB_MAX_OUTPUT_PORT_TYPE
ad_data[5] <= ad_data_temp[7].DB_MAX_OUTPUT_PORT_TYPE
ad_data[6] <= ad_data_temp[8].DB_MAX_OUTPUT_PORT_TYPE
ad_data[7] <= ad_data_temp[9].DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|sample_time:sample_time_u4
clk => clk.IN2
rst_n => cnt_1k[0].ACLR
rst_n => cnt_1k[1].ACLR
rst_n => cnt_1k[2].ACLR
rst_n => cnt_1k[3].ACLR
rst_n => cnt_1k[4].ACLR
rst_n => cnt_1k[5].ACLR
rst_n => cnt_1k[6].ACLR
rst_n => cnt_1k[7].ACLR
rst_n => cnt_1k[8].ACLR
rst_n => cnt_1k[9].ACLR
rst_n => cnt_1k[10].ACLR
rst_n => cnt_1k[11].ACLR
rst_n => cnt_1k[12].ACLR
rst_n => cnt_1k[13].ACLR
rst_n => cnt_1k[14].ACLR
rst_n => cnt_1k[15].ACLR
rst_n => cnt_1k[16].ACLR
rst_n => cnt_1k[17].ACLR
rst_n => cnt_1k[18].ACLR
rst_n => cnt_1k[19].ACLR
rst_n => cnt_1k[20].ACLR
rst_n => cnt_1k[21].ACLR
rst_n => cnt_1k[22].ACLR
rst_n => cnt_1k[23].ACLR
rst_n => cnt_1k[24].ACLR
rst_n => cnt_1k[25].ACLR
rst_n => cnt_1k[26].ACLR
rst_n => cnt_1k[27].ACLR
rst_n => cnt_1k[28].ACLR
rst_n => cnt_1k[29].ACLR
rst_n => cnt_1k[30].ACLR
rst_n => cnt_1k[31].ACLR
rst_n => ad_data_value[0]~reg0.ACLR
rst_n => ad_data_value[1]~reg0.ACLR
rst_n => ad_data_value[2]~reg0.ACLR
rst_n => ad_data_value[3]~reg0.ACLR
rst_n => ad_data_value[4]~reg0.ACLR
rst_n => ad_data_value[5]~reg0.ACLR
rst_n => ad_data_value[6]~reg0.ACLR
rst_n => ad_data_value[7]~reg0.ACLR
rst_n => sample_buffer1.ACLR
rst_n => sample_buffer.ACLR
rst_n => wr_add_fre[0].ACLR
rst_n => wr_add_fre[1].ACLR
rst_n => wr_add_fre[2].ACLR
rst_n => wr_add_fre[3].ACLR
rst_n => wr_add_fre[4].ACLR
rst_n => wr_add_fre[5].ACLR
rst_n => wr_add_fre[6].ACLR
rst_n => wr_add_fre[7].ACLR
rst_n => wr_add_vga[0].ACLR
rst_n => wr_add_vga[1].ACLR
rst_n => wr_add_vga[2].ACLR
rst_n => wr_add_vga[3].ACLR
rst_n => wr_add_vga[4].ACLR
rst_n => wr_add_vga[5].ACLR
rst_n => wr_add_vga[6].ACLR
rst_n => wr_add_vga[7].ACLR
rst_n => data_sig_vga[0].ACLR
rst_n => data_sig_vga[1].ACLR
rst_n => data_sig_vga[2].ACLR
rst_n => data_sig_vga[3].ACLR
rst_n => data_sig_vga[4].ACLR
rst_n => data_sig_vga[5].ACLR
rst_n => data_sig_vga[6].ACLR
rst_n => data_sig_vga[7].ACLR
rst_n => data_sig_fre[0].ACLR
rst_n => data_sig_fre[1].ACLR
rst_n => data_sig_fre[2].ACLR
rst_n => data_sig_fre[3].ACLR
rst_n => data_sig_fre[4].ACLR
rst_n => data_sig_fre[5].ACLR
rst_n => data_sig_fre[6].ACLR
rst_n => data_sig_fre[7].ACLR
rst_n => wren_vga.ACLR
rst_n => wren_fre.ACLR
rst_n => rd_add_fre[0].ACLR
rst_n => rd_add_fre[1].ACLR
rst_n => rd_add_fre[2].ACLR
rst_n => rd_add_fre[3].ACLR
rst_n => rd_add_fre[4].ACLR
rst_n => rd_add_fre[5].ACLR
rst_n => rd_add_fre[6].ACLR
rst_n => rd_add_fre[7].ACLR
rst_n => rd_add_vga[0].ACLR
rst_n => rd_add_vga[1].ACLR
rst_n => rd_add_vga[2].ACLR
rst_n => rd_add_vga[3].ACLR
rst_n => rd_add_vga[4].ACLR
rst_n => rd_add_vga[5].ACLR
rst_n => rd_add_vga[6].ACLR
rst_n => rd_add_vga[7].ACLR
rst_n => state_ping~4.DATAIN
ad_data[0] => data_sig_fre.DATAB
ad_data[0] => data_sig_vga.DATAB
ad_data[1] => data_sig_fre.DATAB
ad_data[1] => data_sig_vga.DATAB
ad_data[2] => data_sig_fre.DATAB
ad_data[2] => data_sig_vga.DATAB
ad_data[3] => data_sig_fre.DATAB
ad_data[3] => data_sig_vga.DATAB
ad_data[4] => data_sig_fre.DATAB
ad_data[4] => data_sig_vga.DATAB
ad_data[5] => data_sig_fre.DATAB
ad_data[5] => data_sig_vga.DATAB
ad_data[6] => data_sig_fre.DATAB
ad_data[6] => data_sig_vga.DATAB
ad_data[7] => data_sig_fre.DATAB
ad_data[7] => data_sig_vga.DATAB
sample_sig => sample_buffer.DATAIN
value_x[0] => LessThan0.IN20
value_x[0] => LessThan1.IN20
value_x[0] => rd_add_fre.DATAB
value_x[0] => rd_add_vga.DATAB
value_x[1] => LessThan0.IN19
value_x[1] => LessThan1.IN19
value_x[1] => rd_add_fre.DATAB
value_x[1] => rd_add_vga.DATAB
value_x[2] => LessThan0.IN18
value_x[2] => LessThan1.IN18
value_x[2] => Add3.IN16
value_x[3] => LessThan0.IN17
value_x[3] => LessThan1.IN17
value_x[3] => Add3.IN15
value_x[4] => LessThan0.IN16
value_x[4] => LessThan1.IN16
value_x[4] => Add3.IN14
value_x[5] => LessThan0.IN15
value_x[5] => LessThan1.IN15
value_x[5] => Add3.IN13
value_x[6] => LessThan0.IN14
value_x[6] => LessThan1.IN14
value_x[6] => Add3.IN12
value_x[7] => LessThan0.IN13
value_x[7] => LessThan1.IN13
value_x[7] => Add3.IN11
value_x[8] => LessThan0.IN12
value_x[8] => LessThan1.IN12
value_x[8] => Add3.IN10
value_x[9] => LessThan0.IN11
value_x[9] => LessThan1.IN11
value_x[9] => Add3.IN9
value_y[0] => LessThan2.IN20
value_y[0] => LessThan3.IN20
value_y[1] => LessThan2.IN19
value_y[1] => LessThan3.IN19
value_y[2] => LessThan2.IN18
value_y[2] => LessThan3.IN18
value_y[3] => LessThan2.IN17
value_y[3] => LessThan3.IN17
value_y[4] => LessThan2.IN16
value_y[4] => LessThan3.IN16
value_y[5] => LessThan2.IN15
value_y[5] => LessThan3.IN15
value_y[6] => LessThan2.IN14
value_y[6] => LessThan3.IN14
value_y[7] => LessThan2.IN13
value_y[7] => LessThan3.IN13
value_y[8] => LessThan2.IN12
value_y[8] => LessThan3.IN12
value_y[9] => LessThan2.IN11
value_y[9] => LessThan3.IN11
ad_data_value[0] <= ad_data_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_value[1] <= ad_data_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_value[2] <= ad_data_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_value[3] <= ad_data_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_value[4] <= ad_data_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_value[5] <= ad_data_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_value[6] <= ad_data_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_value[7] <= ad_data_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|sample_time:sample_time_u4|ram200_8:ram200_8_inst_fre
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|sample_time:sample_time_u4|ram200_8:ram200_8_inst_fre|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|sample_time:sample_time_u4|ram200_8:ram200_8_inst_fre|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pr_2007|sample_time:sample_time_u4|ram200_8:ram200_8_inst_vga
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|sample_time:sample_time_u4|ram200_8:ram200_8_inst_vga|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|sample_time:sample_time_u4|ram200_8:ram200_8_inst_vga|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pr_2007|key:key_u5
clk => vga_data[0]~reg0.CLK
clk => vga_data[1]~reg0.CLK
clk => vga_data[2]~reg0.CLK
clk => vga_data[3]~reg0.CLK
clk => vga_data[4]~reg0.CLK
clk => vga_data[5]~reg0.CLK
clk => vga_data[6]~reg0.CLK
clk => vga_data[7]~reg0.CLK
clk => vga_fu3[0].CLK
clk => vga_fu3[1].CLK
clk => vga_fu3[2].CLK
clk => vga_fu3[3].CLK
clk => vga_fu3[4].CLK
clk => vga_fu3[5].CLK
clk => vga_fu3[6].CLK
clk => vga_fu3[7].CLK
clk => vga_fu2[0].CLK
clk => vga_fu2[1].CLK
clk => vga_fu2[2].CLK
clk => vga_fu2[3].CLK
clk => vga_fu2[4].CLK
clk => vga_fu2[5].CLK
clk => vga_fu2[6].CLK
clk => vga_fu2[7].CLK
clk => vga_fu2_2[0].CLK
clk => vga_fu2_2[1].CLK
clk => vga_fu2_2[2].CLK
clk => vga_fu2_2[3].CLK
clk => vga_fu2_2[4].CLK
clk => vga_fu2_2[5].CLK
clk => vga_fu2_2[6].CLK
clk => vga_fu2_2[7].CLK
clk => vga_fu2_1[0].CLK
clk => vga_fu2_1[1].CLK
clk => vga_fu2_1[2].CLK
clk => vga_fu2_1[3].CLK
clk => vga_fu2_1[4].CLK
clk => vga_fu2_1[5].CLK
clk => vga_fu2_1[6].CLK
clk => vga_fu2_1[7].CLK
clk => vga_fu1[0].CLK
clk => vga_fu1[1].CLK
clk => vga_fu1[2].CLK
clk => vga_fu1[3].CLK
clk => vga_fu1[4].CLK
clk => vga_fu1[5].CLK
clk => vga_fu1[6].CLK
clk => vga_fu1[7].CLK
clk => vga_data1[0].CLK
clk => vga_data1[1].CLK
clk => vga_data1[2].CLK
clk => vga_data1[3].CLK
clk => vga_data1[4].CLK
clk => vga_data1[5].CLK
clk => vga_data1[6].CLK
clk => vga_data1[7].CLK
clk => button_v_data[0]~reg0.CLK
clk => button_v_data[1]~reg0.CLK
clk => button_chui_data[0]~reg0.CLK
clk => button_chui_data[1]~reg0.CLK
clk => button_v_buffer.CLK
clk => button_chui_buffer.CLK
clk => cnt_50hz[0].CLK
clk => cnt_50hz[1].CLK
clk => cnt_50hz[2].CLK
clk => cnt_50hz[3].CLK
clk => cnt_50hz[4].CLK
clk => cnt_50hz[5].CLK
clk => cnt_50hz[6].CLK
clk => cnt_50hz[7].CLK
clk => cnt_50hz[8].CLK
clk => cnt_50hz[9].CLK
clk => cnt_50hz[10].CLK
clk => cnt_50hz[11].CLK
clk => cnt_50hz[12].CLK
clk => cnt_50hz[13].CLK
clk => cnt_50hz[14].CLK
clk => cnt_50hz[15].CLK
clk => cnt_50hz[16].CLK
clk => cnt_50hz[17].CLK
clk => cnt_50hz[18].CLK
clk => cnt_50hz[19].CLK
clk => cnt_50hz[20].CLK
clk => cnt_50hz[21].CLK
clk => cnt_50hz[22].CLK
clk => cnt_50hz[23].CLK
clk => cnt_50hz[24].CLK
clk => cnt_50hz[25].CLK
clk => cnt_50hz[26].CLK
clk => cnt_50hz[27].CLK
clk => cnt_50hz[28].CLK
clk => cnt_50hz[29].CLK
clk => cnt_50hz[30].CLK
clk => cnt_50hz[31].CLK
rst_n => cnt_50hz[0].ACLR
rst_n => cnt_50hz[1].ACLR
rst_n => cnt_50hz[2].ACLR
rst_n => cnt_50hz[3].ACLR
rst_n => cnt_50hz[4].ACLR
rst_n => cnt_50hz[5].ACLR
rst_n => cnt_50hz[6].ACLR
rst_n => cnt_50hz[7].ACLR
rst_n => cnt_50hz[8].ACLR
rst_n => cnt_50hz[9].ACLR
rst_n => cnt_50hz[10].ACLR
rst_n => cnt_50hz[11].ACLR
rst_n => cnt_50hz[12].ACLR
rst_n => cnt_50hz[13].ACLR
rst_n => cnt_50hz[14].ACLR
rst_n => cnt_50hz[15].ACLR
rst_n => cnt_50hz[16].ACLR
rst_n => cnt_50hz[17].ACLR
rst_n => cnt_50hz[18].ACLR
rst_n => cnt_50hz[19].ACLR
rst_n => cnt_50hz[20].ACLR
rst_n => cnt_50hz[21].ACLR
rst_n => cnt_50hz[22].ACLR
rst_n => cnt_50hz[23].ACLR
rst_n => cnt_50hz[24].ACLR
rst_n => cnt_50hz[25].ACLR
rst_n => cnt_50hz[26].ACLR
rst_n => cnt_50hz[27].ACLR
rst_n => cnt_50hz[28].ACLR
rst_n => cnt_50hz[29].ACLR
rst_n => cnt_50hz[30].ACLR
rst_n => cnt_50hz[31].ACLR
rst_n => vga_data[0]~reg0.ACLR
rst_n => vga_data[1]~reg0.ACLR
rst_n => vga_data[2]~reg0.ACLR
rst_n => vga_data[3]~reg0.ACLR
rst_n => vga_data[4]~reg0.ACLR
rst_n => vga_data[5]~reg0.ACLR
rst_n => vga_data[6]~reg0.ACLR
rst_n => vga_data[7]~reg0.ACLR
rst_n => button_v_data[0]~reg0.ACLR
rst_n => button_v_data[1]~reg0.ACLR
rst_n => button_chui_data[0]~reg0.ACLR
rst_n => button_chui_data[1]~reg0.ACLR
rst_n => button_chui_buffer.ACLR
rst_n => button_v_buffer.ACLR
rst_n => vga_data1[0].ACLR
rst_n => vga_data1[1].ACLR
rst_n => vga_data1[2].ACLR
rst_n => vga_data1[3].ACLR
rst_n => vga_data1[4].ACLR
rst_n => vga_data1[5].ACLR
rst_n => vga_data1[6].ACLR
rst_n => vga_data1[7].ACLR
rst_n => vga_fu1[0].ACLR
rst_n => vga_fu1[1].ACLR
rst_n => vga_fu1[2].ACLR
rst_n => vga_fu1[3].ACLR
rst_n => vga_fu1[4].ACLR
rst_n => vga_fu1[5].ACLR
rst_n => vga_fu1[6].ACLR
rst_n => vga_fu1[7].ACLR
rst_n => vga_fu2_1[0].ACLR
rst_n => vga_fu2_1[1].ACLR
rst_n => vga_fu2_1[2].ACLR
rst_n => vga_fu2_1[3].ACLR
rst_n => vga_fu2_1[4].ACLR
rst_n => vga_fu2_1[5].ACLR
rst_n => vga_fu2_1[6].ACLR
rst_n => vga_fu2_1[7].ACLR
rst_n => vga_fu2_2[0].ACLR
rst_n => vga_fu2_2[1].ACLR
rst_n => vga_fu2_2[2].ACLR
rst_n => vga_fu2_2[3].ACLR
rst_n => vga_fu2_2[4].ACLR
rst_n => vga_fu2_2[5].ACLR
rst_n => vga_fu2_2[6].ACLR
rst_n => vga_fu2_2[7].ACLR
rst_n => vga_fu2[0].ACLR
rst_n => vga_fu2[1].ACLR
rst_n => vga_fu2[2].ACLR
rst_n => vga_fu2[3].ACLR
rst_n => vga_fu2[4].ACLR
rst_n => vga_fu2[5].ACLR
rst_n => vga_fu2[6].ACLR
rst_n => vga_fu2[7].ACLR
rst_n => vga_fu3[0].ACLR
rst_n => vga_fu3[1].ACLR
rst_n => vga_fu3[2].ACLR
rst_n => vga_fu3[3].ACLR
rst_n => vga_fu3[4].ACLR
rst_n => vga_fu3[5].ACLR
rst_n => vga_fu3[6].ACLR
rst_n => vga_fu3[7].ACLR
button_chui => button_chui_value.IN1
button_chui => button_chui_buffer.DATAIN
button_v => button_v_value.IN1
button_v => button_v_buffer.DATAIN
ad_data_dx_2[0] => vga_data1.DATAB
ad_data_dx_2[1] => vga_data1.DATAB
ad_data_dx_2[2] => vga_data1.DATAB
ad_data_dx_2[3] => vga_data1.DATAB
ad_data_dx_2[4] => vga_data1.DATAB
ad_data_dx_2[5] => vga_data1.DATAB
ad_data_dx_2[6] => vga_data1.DATAB
ad_data_dx_2[7] => vga_data1.DATAB
ad_data_dx_100[0] => vga_data1.DATAB
ad_data_dx_100[1] => vga_data1.DATAB
ad_data_dx_100[2] => vga_data1.DATAB
ad_data_dx_100[3] => vga_data1.DATAB
ad_data_dx_100[4] => vga_data1.DATAB
ad_data_dx_100[5] => vga_data1.DATAB
ad_data_dx_100[6] => vga_data1.DATAB
ad_data_dx_100[7] => vga_data1.DATAB
ad_data_sample_time[0] => vga_data1.DATAB
ad_data_sample_time[1] => vga_data1.DATAB
ad_data_sample_time[2] => vga_data1.DATAB
ad_data_sample_time[3] => vga_data1.DATAB
ad_data_sample_time[4] => vga_data1.DATAB
ad_data_sample_time[5] => vga_data1.DATAB
ad_data_sample_time[6] => vga_data1.DATAB
ad_data_sample_time[7] => vga_data1.DATAB
pinlv[0] => LessThan0.IN64
pinlv[0] => LessThan1.IN64
pinlv[1] => LessThan0.IN63
pinlv[1] => LessThan1.IN63
pinlv[2] => LessThan0.IN62
pinlv[2] => LessThan1.IN62
pinlv[3] => LessThan0.IN61
pinlv[3] => LessThan1.IN61
pinlv[4] => LessThan0.IN60
pinlv[4] => LessThan1.IN60
pinlv[5] => LessThan0.IN59
pinlv[5] => LessThan1.IN59
pinlv[6] => LessThan0.IN58
pinlv[6] => LessThan1.IN58
pinlv[7] => LessThan0.IN57
pinlv[7] => LessThan1.IN57
pinlv[8] => LessThan0.IN56
pinlv[8] => LessThan1.IN56
pinlv[9] => LessThan0.IN55
pinlv[9] => LessThan1.IN55
pinlv[10] => LessThan0.IN54
pinlv[10] => LessThan1.IN54
pinlv[11] => LessThan0.IN53
pinlv[11] => LessThan1.IN53
pinlv[12] => LessThan0.IN52
pinlv[12] => LessThan1.IN52
pinlv[13] => LessThan0.IN51
pinlv[13] => LessThan1.IN51
pinlv[14] => LessThan0.IN50
pinlv[14] => LessThan1.IN50
pinlv[15] => LessThan0.IN49
pinlv[15] => LessThan1.IN49
pinlv[16] => LessThan0.IN48
pinlv[16] => LessThan1.IN48
pinlv[17] => LessThan0.IN47
pinlv[17] => LessThan1.IN47
pinlv[18] => LessThan0.IN46
pinlv[18] => LessThan1.IN46
pinlv[19] => LessThan0.IN45
pinlv[19] => LessThan1.IN45
pinlv[20] => LessThan0.IN44
pinlv[20] => LessThan1.IN44
pinlv[21] => LessThan0.IN43
pinlv[21] => LessThan1.IN43
pinlv[22] => LessThan0.IN42
pinlv[22] => LessThan1.IN42
pinlv[23] => LessThan0.IN41
pinlv[23] => LessThan1.IN41
pinlv[24] => LessThan0.IN40
pinlv[24] => LessThan1.IN40
pinlv[25] => LessThan0.IN39
pinlv[25] => LessThan1.IN39
pinlv[26] => LessThan0.IN38
pinlv[26] => LessThan1.IN38
pinlv[27] => LessThan0.IN37
pinlv[27] => LessThan1.IN37
pinlv[28] => LessThan0.IN36
pinlv[28] => LessThan1.IN36
pinlv[29] => LessThan0.IN35
pinlv[29] => LessThan1.IN35
pinlv[30] => LessThan0.IN34
pinlv[30] => LessThan1.IN34
pinlv[31] => LessThan0.IN33
pinlv[31] => LessThan1.IN33
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_v_data[0] <= button_v_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_v_data[1] <= button_v_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_chui_data[0] <= button_chui_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_chui_data[1] <= button_chui_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|dengxiao_sample:u6
clk => clk.IN2
rst_n => ad_data_dx_100[0]~reg0.ACLR
rst_n => ad_data_dx_100[1]~reg0.ACLR
rst_n => ad_data_dx_100[2]~reg0.ACLR
rst_n => ad_data_dx_100[3]~reg0.ACLR
rst_n => ad_data_dx_100[4]~reg0.ACLR
rst_n => ad_data_dx_100[5]~reg0.ACLR
rst_n => ad_data_dx_100[6]~reg0.ACLR
rst_n => ad_data_dx_100[7]~reg0.ACLR
rst_n => ceshi~reg0.ACLR
rst_n => cnt_100ns[0].ACLR
rst_n => cnt_100ns[1].ACLR
rst_n => cnt_100ns[2].ACLR
rst_n => cnt_100ns[3].ACLR
rst_n => cnt_100ns[4].ACLR
rst_n => cnt_100ns[5].ACLR
rst_n => cnt_100ns[6].ACLR
rst_n => cnt_100ns[7].ACLR
rst_n => sample_buffer1.ACLR
rst_n => sample_buffer.ACLR
rst_n => num_100ns[0].ACLR
rst_n => num_100ns[1].ACLR
rst_n => num_100ns[2].ACLR
rst_n => num_100ns[3].ACLR
rst_n => num_100ns[4].ACLR
rst_n => num_100ns[5].ACLR
rst_n => num_100ns[6].ACLR
rst_n => num_100ns[7].ACLR
rst_n => wr_add_fre[0].ACLR
rst_n => wr_add_fre[1].ACLR
rst_n => wr_add_fre[2].ACLR
rst_n => wr_add_fre[3].ACLR
rst_n => wr_add_fre[4].ACLR
rst_n => wr_add_fre[5].ACLR
rst_n => wr_add_fre[6].ACLR
rst_n => wr_add_fre[7].ACLR
rst_n => wr_add_vga[0].ACLR
rst_n => wr_add_vga[1].ACLR
rst_n => wr_add_vga[2].ACLR
rst_n => wr_add_vga[3].ACLR
rst_n => wr_add_vga[4].ACLR
rst_n => wr_add_vga[5].ACLR
rst_n => wr_add_vga[6].ACLR
rst_n => wr_add_vga[7].ACLR
rst_n => data_sig_vga[0].ACLR
rst_n => data_sig_vga[1].ACLR
rst_n => data_sig_vga[2].ACLR
rst_n => data_sig_vga[3].ACLR
rst_n => data_sig_vga[4].ACLR
rst_n => data_sig_vga[5].ACLR
rst_n => data_sig_vga[6].ACLR
rst_n => data_sig_vga[7].ACLR
rst_n => data_sig_fre[0].ACLR
rst_n => data_sig_fre[1].ACLR
rst_n => data_sig_fre[2].ACLR
rst_n => data_sig_fre[3].ACLR
rst_n => data_sig_fre[4].ACLR
rst_n => data_sig_fre[5].ACLR
rst_n => data_sig_fre[6].ACLR
rst_n => data_sig_fre[7].ACLR
rst_n => wren_vga.ACLR
rst_n => wren_fre.ACLR
rst_n => rd_add_fre[0].ACLR
rst_n => rd_add_fre[1].ACLR
rst_n => rd_add_fre[2].ACLR
rst_n => rd_add_fre[3].ACLR
rst_n => rd_add_fre[4].ACLR
rst_n => rd_add_fre[5].ACLR
rst_n => rd_add_fre[6].ACLR
rst_n => rd_add_fre[7].ACLR
rst_n => rd_add_vga[0].ACLR
rst_n => rd_add_vga[1].ACLR
rst_n => rd_add_vga[2].ACLR
rst_n => rd_add_vga[3].ACLR
rst_n => rd_add_vga[4].ACLR
rst_n => rd_add_vga[5].ACLR
rst_n => rd_add_vga[6].ACLR
rst_n => rd_add_vga[7].ACLR
rst_n => state_ping~4.DATAIN
sample_sig => sample_buffer.DATAIN
ad_data[0] => data_sig_fre.DATAB
ad_data[0] => data_sig_vga.DATAB
ad_data[1] => data_sig_fre.DATAB
ad_data[1] => data_sig_vga.DATAB
ad_data[2] => data_sig_fre.DATAB
ad_data[2] => data_sig_vga.DATAB
ad_data[3] => data_sig_fre.DATAB
ad_data[3] => data_sig_vga.DATAB
ad_data[4] => data_sig_fre.DATAB
ad_data[4] => data_sig_vga.DATAB
ad_data[5] => data_sig_fre.DATAB
ad_data[5] => data_sig_vga.DATAB
ad_data[6] => data_sig_fre.DATAB
ad_data[6] => data_sig_vga.DATAB
ad_data[7] => data_sig_fre.DATAB
ad_data[7] => data_sig_vga.DATAB
value_x[0] => LessThan1.IN20
value_x[0] => LessThan2.IN20
value_x[0] => rd_add_fre.DATAB
value_x[0] => rd_add_vga.DATAB
value_x[1] => LessThan1.IN19
value_x[1] => LessThan2.IN19
value_x[1] => rd_add_fre.DATAB
value_x[1] => rd_add_vga.DATAB
value_x[2] => LessThan1.IN18
value_x[2] => LessThan2.IN18
value_x[2] => Add4.IN16
value_x[3] => LessThan1.IN17
value_x[3] => LessThan2.IN17
value_x[3] => Add4.IN15
value_x[4] => LessThan1.IN16
value_x[4] => LessThan2.IN16
value_x[4] => Add4.IN14
value_x[5] => LessThan1.IN15
value_x[5] => LessThan2.IN15
value_x[5] => Add4.IN13
value_x[6] => LessThan1.IN14
value_x[6] => LessThan2.IN14
value_x[6] => Add4.IN12
value_x[7] => LessThan1.IN13
value_x[7] => LessThan2.IN13
value_x[7] => Add4.IN11
value_x[8] => LessThan1.IN12
value_x[8] => LessThan2.IN12
value_x[8] => Add4.IN10
value_x[9] => LessThan1.IN11
value_x[9] => LessThan2.IN11
value_x[9] => Add4.IN9
value_y[0] => LessThan3.IN20
value_y[0] => LessThan4.IN20
value_y[1] => LessThan3.IN19
value_y[1] => LessThan4.IN19
value_y[2] => LessThan3.IN18
value_y[2] => LessThan4.IN18
value_y[3] => LessThan3.IN17
value_y[3] => LessThan4.IN17
value_y[4] => LessThan3.IN16
value_y[4] => LessThan4.IN16
value_y[5] => LessThan3.IN15
value_y[5] => LessThan4.IN15
value_y[6] => LessThan3.IN14
value_y[6] => LessThan4.IN14
value_y[7] => LessThan3.IN13
value_y[7] => LessThan4.IN13
value_y[8] => LessThan3.IN12
value_y[8] => LessThan4.IN12
value_y[9] => LessThan3.IN11
value_y[9] => LessThan4.IN11
ad_data_dx_100[0] <= ad_data_dx_100[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_100[1] <= ad_data_dx_100[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_100[2] <= ad_data_dx_100[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_100[3] <= ad_data_dx_100[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_100[4] <= ad_data_dx_100[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_100[5] <= ad_data_dx_100[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_100[6] <= ad_data_dx_100[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_100[7] <= ad_data_dx_100[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ceshi <= ceshi~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|dengxiao_sample:u6|ram200_8:ram200_8_inst_fre_deng
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|dengxiao_sample:u6|ram200_8:ram200_8_inst_fre_deng|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|dengxiao_sample:u6|ram200_8:ram200_8_inst_fre_deng|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pr_2007|dengxiao_sample:u6|ram200_8:ram200_8_inst_vga_deng
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|dengxiao_sample:u6|ram200_8:ram200_8_inst_vga_deng|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|dengxiao_sample:u6|ram200_8:ram200_8_inst_vga_deng|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pr_2007|dengxiao_2us:tb_2us
clk => clk.IN2
rst_n => num_2us_all[0].ACLR
rst_n => num_2us_all[1].ACLR
rst_n => num_2us_all[2].ACLR
rst_n => num_2us_all[3].ACLR
rst_n => num_2us_all[4].ACLR
rst_n => num_2us_all[5].ACLR
rst_n => num_2us_all[6].ACLR
rst_n => num_2us_all[7].ACLR
rst_n => num_2us_all[8].ACLR
rst_n => num_2us_all[9].ACLR
rst_n => num_2us_all[10].ACLR
rst_n => num_2us_all[11].ACLR
rst_n => num_2us_all[12].ACLR
rst_n => num_2us_all[13].ACLR
rst_n => num_2us_all[14].ACLR
rst_n => num_2us_all[15].ACLR
rst_n => num_2us_all[16].ACLR
rst_n => num_2us_all[17].ACLR
rst_n => num_2us_all[18].ACLR
rst_n => num_2us_all[19].ACLR
rst_n => num_2us_all[20].ACLR
rst_n => num_2us_all[21].ACLR
rst_n => num_2us_all[22].ACLR
rst_n => num_2us_all[23].ACLR
rst_n => num_2us_all[24].ACLR
rst_n => num_2us_all[25].ACLR
rst_n => num_2us_all[26].ACLR
rst_n => num_2us_all[27].ACLR
rst_n => num_2us_all[28].ACLR
rst_n => num_2us_all[29].ACLR
rst_n => num_2us_all[30].ACLR
rst_n => num_2us_all[31].ACLR
rst_n => ad_data_dx_2[0]~reg0.ACLR
rst_n => ad_data_dx_2[1]~reg0.ACLR
rst_n => ad_data_dx_2[2]~reg0.ACLR
rst_n => ad_data_dx_2[3]~reg0.ACLR
rst_n => ad_data_dx_2[4]~reg0.ACLR
rst_n => ad_data_dx_2[5]~reg0.ACLR
rst_n => ad_data_dx_2[6]~reg0.ACLR
rst_n => ad_data_dx_2[7]~reg0.ACLR
rst_n => sample_buffer1.ACLR
rst_n => sample_buffer.ACLR
rst_n => num_2us[0].ACLR
rst_n => num_2us[1].ACLR
rst_n => num_2us[2].ACLR
rst_n => num_2us[3].ACLR
rst_n => num_2us[4].ACLR
rst_n => num_2us[5].ACLR
rst_n => num_2us[6].ACLR
rst_n => num_2us[7].ACLR
rst_n => cnt_2us[0].ACLR
rst_n => cnt_2us[1].ACLR
rst_n => cnt_2us[2].ACLR
rst_n => cnt_2us[3].ACLR
rst_n => cnt_2us[4].ACLR
rst_n => cnt_2us[5].ACLR
rst_n => cnt_2us[6].ACLR
rst_n => cnt_2us[7].ACLR
rst_n => cnt_2us[8].ACLR
rst_n => cnt_2us[9].ACLR
rst_n => cnt_2us[10].ACLR
rst_n => cnt_2us[11].ACLR
rst_n => cnt_2us[12].ACLR
rst_n => cnt_2us[13].ACLR
rst_n => cnt_2us[14].ACLR
rst_n => cnt_2us[15].ACLR
rst_n => cnt_2us[16].ACLR
rst_n => cnt_2us[17].ACLR
rst_n => cnt_2us[18].ACLR
rst_n => cnt_2us[19].ACLR
rst_n => cnt_2us[20].ACLR
rst_n => cnt_2us[21].ACLR
rst_n => cnt_2us[22].ACLR
rst_n => cnt_2us[23].ACLR
rst_n => cnt_2us[24].ACLR
rst_n => cnt_2us[25].ACLR
rst_n => cnt_2us[26].ACLR
rst_n => cnt_2us[27].ACLR
rst_n => cnt_2us[28].ACLR
rst_n => cnt_2us[29].ACLR
rst_n => cnt_2us[30].ACLR
rst_n => cnt_2us[31].ACLR
rst_n => wr_add_fre[0].ACLR
rst_n => wr_add_fre[1].ACLR
rst_n => wr_add_fre[2].ACLR
rst_n => wr_add_fre[3].ACLR
rst_n => wr_add_fre[4].ACLR
rst_n => wr_add_fre[5].ACLR
rst_n => wr_add_fre[6].ACLR
rst_n => wr_add_fre[7].ACLR
rst_n => wr_add_vga[0].ACLR
rst_n => wr_add_vga[1].ACLR
rst_n => wr_add_vga[2].ACLR
rst_n => wr_add_vga[3].ACLR
rst_n => wr_add_vga[4].ACLR
rst_n => wr_add_vga[5].ACLR
rst_n => wr_add_vga[6].ACLR
rst_n => wr_add_vga[7].ACLR
rst_n => data_sig_vga[0].ACLR
rst_n => data_sig_vga[1].ACLR
rst_n => data_sig_vga[2].ACLR
rst_n => data_sig_vga[3].ACLR
rst_n => data_sig_vga[4].ACLR
rst_n => data_sig_vga[5].ACLR
rst_n => data_sig_vga[6].ACLR
rst_n => data_sig_vga[7].ACLR
rst_n => data_sig_fre[0].ACLR
rst_n => data_sig_fre[1].ACLR
rst_n => data_sig_fre[2].ACLR
rst_n => data_sig_fre[3].ACLR
rst_n => data_sig_fre[4].ACLR
rst_n => data_sig_fre[5].ACLR
rst_n => data_sig_fre[6].ACLR
rst_n => data_sig_fre[7].ACLR
rst_n => wren_vga.ACLR
rst_n => wren_fre.ACLR
rst_n => rd_add_fre[0].ACLR
rst_n => rd_add_fre[1].ACLR
rst_n => rd_add_fre[2].ACLR
rst_n => rd_add_fre[3].ACLR
rst_n => rd_add_fre[4].ACLR
rst_n => rd_add_fre[5].ACLR
rst_n => rd_add_fre[6].ACLR
rst_n => rd_add_fre[7].ACLR
rst_n => rd_add_vga[0].ACLR
rst_n => rd_add_vga[1].ACLR
rst_n => rd_add_vga[2].ACLR
rst_n => rd_add_vga[3].ACLR
rst_n => rd_add_vga[4].ACLR
rst_n => rd_add_vga[5].ACLR
rst_n => rd_add_vga[6].ACLR
rst_n => rd_add_vga[7].ACLR
rst_n => state_ping~4.DATAIN
sample_sig => sample_buffer.DATAIN
ad_data[0] => data_sig_fre.DATAB
ad_data[0] => data_sig_vga.DATAB
ad_data[1] => data_sig_fre.DATAB
ad_data[1] => data_sig_vga.DATAB
ad_data[2] => data_sig_fre.DATAB
ad_data[2] => data_sig_vga.DATAB
ad_data[3] => data_sig_fre.DATAB
ad_data[3] => data_sig_vga.DATAB
ad_data[4] => data_sig_fre.DATAB
ad_data[4] => data_sig_vga.DATAB
ad_data[5] => data_sig_fre.DATAB
ad_data[5] => data_sig_vga.DATAB
ad_data[6] => data_sig_fre.DATAB
ad_data[6] => data_sig_vga.DATAB
ad_data[7] => data_sig_fre.DATAB
ad_data[7] => data_sig_vga.DATAB
value_x[0] => LessThan1.IN20
value_x[0] => LessThan2.IN20
value_x[0] => rd_add_fre.DATAB
value_x[0] => rd_add_vga.DATAB
value_x[1] => LessThan1.IN19
value_x[1] => LessThan2.IN19
value_x[1] => rd_add_fre.DATAB
value_x[1] => rd_add_vga.DATAB
value_x[2] => LessThan1.IN18
value_x[2] => LessThan2.IN18
value_x[2] => Add5.IN16
value_x[3] => LessThan1.IN17
value_x[3] => LessThan2.IN17
value_x[3] => Add5.IN15
value_x[4] => LessThan1.IN16
value_x[4] => LessThan2.IN16
value_x[4] => Add5.IN14
value_x[5] => LessThan1.IN15
value_x[5] => LessThan2.IN15
value_x[5] => Add5.IN13
value_x[6] => LessThan1.IN14
value_x[6] => LessThan2.IN14
value_x[6] => Add5.IN12
value_x[7] => LessThan1.IN13
value_x[7] => LessThan2.IN13
value_x[7] => Add5.IN11
value_x[8] => LessThan1.IN12
value_x[8] => LessThan2.IN12
value_x[8] => Add5.IN10
value_x[9] => LessThan1.IN11
value_x[9] => LessThan2.IN11
value_x[9] => Add5.IN9
value_y[0] => LessThan3.IN20
value_y[0] => LessThan4.IN20
value_y[1] => LessThan3.IN19
value_y[1] => LessThan4.IN19
value_y[2] => LessThan3.IN18
value_y[2] => LessThan4.IN18
value_y[3] => LessThan3.IN17
value_y[3] => LessThan4.IN17
value_y[4] => LessThan3.IN16
value_y[4] => LessThan4.IN16
value_y[5] => LessThan3.IN15
value_y[5] => LessThan4.IN15
value_y[6] => LessThan3.IN14
value_y[6] => LessThan4.IN14
value_y[7] => LessThan3.IN13
value_y[7] => LessThan4.IN13
value_y[8] => LessThan3.IN12
value_y[8] => LessThan4.IN12
value_y[9] => LessThan3.IN11
value_y[9] => LessThan4.IN11
ad_data_dx_2[0] <= ad_data_dx_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_2[1] <= ad_data_dx_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_2[2] <= ad_data_dx_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_2[3] <= ad_data_dx_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_2[4] <= ad_data_dx_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_2[5] <= ad_data_dx_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_2[6] <= ad_data_dx_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_data_dx_2[7] <= ad_data_dx_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|dengxiao_2us:tb_2us|ram200_8:ram200_8_inst_fre_deng
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|dengxiao_2us:tb_2us|ram200_8:ram200_8_inst_fre_deng|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|dengxiao_2us:tb_2us|ram200_8:ram200_8_inst_fre_deng|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pr_2007|dengxiao_2us:tb_2us|ram200_8:ram200_8_inst_vga_deng
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|dengxiao_2us:tb_2us|ram200_8:ram200_8_inst_vga_deng|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|dengxiao_2us:tb_2us|ram200_8:ram200_8_inst_vga_deng|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pr_2007|cepin:cepin_u7
clk => fgate.CLK
clk => fgate_cnt[0].CLK
clk => fgate_cnt[1].CLK
clk => fgate_cnt[2].CLK
clk => fgate_cnt[3].CLK
clk => fgate_cnt[4].CLK
clk => fgate_cnt[5].CLK
clk => fgate_cnt[6].CLK
clk => fgate_cnt[7].CLK
clk => fgate_cnt[8].CLK
clk => fgate_cnt[9].CLK
clk => fgate_cnt[10].CLK
clk => fgate_cnt[11].CLK
clk => fgate_cnt[12].CLK
clk => fgate_cnt[13].CLK
clk => fgate_cnt[14].CLK
clk => fgate_cnt[15].CLK
clk => fgate_cnt[16].CLK
clk => fgate_cnt[17].CLK
clk => fgate_cnt[18].CLK
clk => fgate_cnt[19].CLK
clk => fgate_cnt[20].CLK
clk => fgate_cnt[21].CLK
clk => fgate_cnt[22].CLK
clk => fgate_cnt[23].CLK
clk => fgate_cnt[24].CLK
clk => fgate_cnt[25].CLK
clk => fgate_cnt[26].CLK
clk => fgate_cnt[27].CLK
clk => fgate_cnt[28].CLK
clk => fgate_cnt[29].CLK
clk => fgate_cnt[30].CLK
clk => fgate_cnt[31].CLK
clk => sig_in_buffer1.CLK
clk => sig_in_buffer.CLK
rst_n => fgate_cnt[0].ACLR
rst_n => fgate_cnt[1].ACLR
rst_n => fgate_cnt[2].ACLR
rst_n => fgate_cnt[3].ACLR
rst_n => fgate_cnt[4].ACLR
rst_n => fgate_cnt[5].ACLR
rst_n => fgate_cnt[6].ACLR
rst_n => fgate_cnt[7].ACLR
rst_n => fgate_cnt[8].ACLR
rst_n => fgate_cnt[9].ACLR
rst_n => fgate_cnt[10].ACLR
rst_n => fgate_cnt[11].ACLR
rst_n => fgate_cnt[12].ACLR
rst_n => fgate_cnt[13].ACLR
rst_n => fgate_cnt[14].ACLR
rst_n => fgate_cnt[15].ACLR
rst_n => fgate_cnt[16].ACLR
rst_n => fgate_cnt[17].ACLR
rst_n => fgate_cnt[18].ACLR
rst_n => fgate_cnt[19].ACLR
rst_n => fgate_cnt[20].ACLR
rst_n => fgate_cnt[21].ACLR
rst_n => fgate_cnt[22].ACLR
rst_n => fgate_cnt[23].ACLR
rst_n => fgate_cnt[24].ACLR
rst_n => fgate_cnt[25].ACLR
rst_n => fgate_cnt[26].ACLR
rst_n => fgate_cnt[27].ACLR
rst_n => fgate_cnt[28].ACLR
rst_n => fgate_cnt[29].ACLR
rst_n => fgate_cnt[30].ACLR
rst_n => fgate_cnt[31].ACLR
rst_n => sig_in_buffer.ACLR
rst_n => sig_in_buffer1.ACLR
rst_n => fgate.ACLR
rst_n => fx_cnt_temp[0].ACLR
rst_n => fx_cnt_temp[1].ACLR
rst_n => fx_cnt_temp[2].ACLR
rst_n => fx_cnt_temp[3].ACLR
rst_n => fx_cnt_temp[4].ACLR
rst_n => fx_cnt_temp[5].ACLR
rst_n => fx_cnt_temp[6].ACLR
rst_n => fx_cnt_temp[7].ACLR
rst_n => fx_cnt_temp[8].ACLR
rst_n => fx_cnt_temp[9].ACLR
rst_n => fx_cnt_temp[10].ACLR
rst_n => fx_cnt_temp[11].ACLR
rst_n => fx_cnt_temp[12].ACLR
rst_n => fx_cnt_temp[13].ACLR
rst_n => fx_cnt_temp[14].ACLR
rst_n => fx_cnt_temp[15].ACLR
rst_n => fx_cnt_temp[16].ACLR
rst_n => fx_cnt_temp[17].ACLR
rst_n => fx_cnt_temp[18].ACLR
rst_n => fx_cnt_temp[19].ACLR
rst_n => fx_cnt_temp[20].ACLR
rst_n => fx_cnt_temp[21].ACLR
rst_n => fx_cnt_temp[22].ACLR
rst_n => fx_cnt_temp[23].ACLR
rst_n => fx_cnt_temp[24].ACLR
rst_n => fx_cnt_temp[25].ACLR
rst_n => fx_cnt_temp[26].ACLR
rst_n => fx_cnt_temp[27].ACLR
rst_n => fx_cnt_temp[28].ACLR
rst_n => fx_cnt_temp[29].ACLR
rst_n => fx_cnt_temp[30].ACLR
rst_n => fx_cnt_temp[31].ACLR
sig_in => fx_cnt_temp[0].CLK
sig_in => fx_cnt_temp[1].CLK
sig_in => fx_cnt_temp[2].CLK
sig_in => fx_cnt_temp[3].CLK
sig_in => fx_cnt_temp[4].CLK
sig_in => fx_cnt_temp[5].CLK
sig_in => fx_cnt_temp[6].CLK
sig_in => fx_cnt_temp[7].CLK
sig_in => fx_cnt_temp[8].CLK
sig_in => fx_cnt_temp[9].CLK
sig_in => fx_cnt_temp[10].CLK
sig_in => fx_cnt_temp[11].CLK
sig_in => fx_cnt_temp[12].CLK
sig_in => fx_cnt_temp[13].CLK
sig_in => fx_cnt_temp[14].CLK
sig_in => fx_cnt_temp[15].CLK
sig_in => fx_cnt_temp[16].CLK
sig_in => fx_cnt_temp[17].CLK
sig_in => fx_cnt_temp[18].CLK
sig_in => fx_cnt_temp[19].CLK
sig_in => fx_cnt_temp[20].CLK
sig_in => fx_cnt_temp[21].CLK
sig_in => fx_cnt_temp[22].CLK
sig_in => fx_cnt_temp[23].CLK
sig_in => fx_cnt_temp[24].CLK
sig_in => fx_cnt_temp[25].CLK
sig_in => fx_cnt_temp[26].CLK
sig_in => fx_cnt_temp[27].CLK
sig_in => fx_cnt_temp[28].CLK
sig_in => fx_cnt_temp[29].CLK
sig_in => fx_cnt_temp[30].CLK
sig_in => fx_cnt_temp[31].CLK
sig_in => start_cnt.CLK
pinlv[0] <= pinlv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[1] <= pinlv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[2] <= pinlv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[3] <= pinlv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[4] <= pinlv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[5] <= pinlv[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[6] <= pinlv[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[7] <= pinlv[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[8] <= pinlv[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[9] <= pinlv[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[10] <= pinlv[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[11] <= pinlv[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[12] <= pinlv[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[13] <= pinlv[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[14] <= pinlv[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[15] <= pinlv[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[16] <= pinlv[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[17] <= pinlv[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[18] <= pinlv[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[19] <= pinlv[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[20] <= pinlv[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[21] <= pinlv[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[22] <= pinlv[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[23] <= pinlv[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[24] <= pinlv[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[25] <= pinlv[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[26] <= pinlv[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[27] <= pinlv[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[28] <= pinlv[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[29] <= pinlv[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[30] <= pinlv[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[31] <= pinlv[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|cefu:cefu_u8
clk => ad_mv[0]~reg0.CLK
clk => ad_mv[1]~reg0.CLK
clk => ad_mv[2]~reg0.CLK
clk => ad_mv[3]~reg0.CLK
clk => ad_mv[4]~reg0.CLK
clk => ad_mv[5]~reg0.CLK
clk => ad_mv[6]~reg0.CLK
clk => ad_mv[7]~reg0.CLK
clk => ad_mv[8]~reg0.CLK
clk => ad_mv[9]~reg0.CLK
clk => ad_mv[10]~reg0.CLK
clk => ad_mv2[0].CLK
clk => ad_mv2[1].CLK
clk => ad_mv2[2].CLK
clk => ad_mv2[3].CLK
clk => ad_mv2[4].CLK
clk => ad_mv2[5].CLK
clk => ad_mv2[6].CLK
clk => ad_mv2[7].CLK
clk => ad_mv2[8].CLK
clk => ad_mv2[9].CLK
clk => ad_mv2[10].CLK
clk => ad_mv1[0].CLK
clk => ad_mv1[1].CLK
clk => ad_mv1[2].CLK
clk => ad_mv1[3].CLK
clk => ad_mv1[4].CLK
clk => ad_mv1[5].CLK
clk => ad_mv1[6].CLK
clk => ad_mv1[7].CLK
clk => ad_mv1[8].CLK
clk => ad_mv1[9].CLK
clk => ad_mv1[10].CLK
clk => ad_mv1[11].CLK
clk => ad_mv1[12].CLK
clk => ad_mv1[13].CLK
clk => ad_mv1[14].CLK
clk => ad_mv1[15].CLK
clk => ad_mv1[16].CLK
clk => ad_mv1[17].CLK
clk => ad_mv1[18].CLK
clk => ad_mv1[19].CLK
clk => ad_mv1[20].CLK
clk => ad_mv1[21].CLK
clk => ad_mv1[22].CLK
clk => ad_mv1[23].CLK
clk => ad_mv1[24].CLK
clk => ad_mv1[25].CLK
clk => ad_mv1[26].CLK
clk => ad_mv1[27].CLK
clk => ad_mv1[28].CLK
clk => ad_mv1[29].CLK
clk => ad_mv1[30].CLK
clk => ad_mv1[31].CLK
clk => fuzhi_temp1[0].CLK
clk => fuzhi_temp1[1].CLK
clk => fuzhi_temp1[2].CLK
clk => fuzhi_temp1[3].CLK
clk => fuzhi_temp1[4].CLK
clk => fuzhi_temp1[5].CLK
clk => fuzhi_temp1[6].CLK
clk => fuzhi_temp1[7].CLK
clk => fuzhi_temp1[8].CLK
clk => fuzhi_temp1[9].CLK
clk => fuzhi_temp[0].CLK
clk => fuzhi_temp[1].CLK
clk => fuzhi_temp[2].CLK
clk => fuzhi_temp[3].CLK
clk => fuzhi_temp[4].CLK
clk => fuzhi_temp[5].CLK
clk => fuzhi_temp[6].CLK
clk => fuzhi_temp[7].CLK
clk => fuzhi_temp[8].CLK
clk => fuzhi_temp[9].CLK
clk => buffer_4[0].CLK
clk => buffer_4[1].CLK
clk => buffer_4[2].CLK
clk => buffer_4[3].CLK
clk => buffer_4[4].CLK
clk => buffer_4[5].CLK
clk => buffer_4[6].CLK
clk => buffer_4[7].CLK
clk => buffer_4[8].CLK
clk => buffer_4[9].CLK
clk => buffer_4[10].CLK
clk => buffer_4[11].CLK
clk => buffer_4[12].CLK
clk => buffer_4[13].CLK
clk => buffer_4[14].CLK
clk => buffer_4[15].CLK
clk => buffer_4[16].CLK
clk => buffer_4[17].CLK
clk => buffer_4[18].CLK
clk => buffer_4[19].CLK
clk => buffer_4[20].CLK
clk => buffer_4[21].CLK
clk => buffer_4[22].CLK
clk => buffer_4[23].CLK
clk => buffer_4[24].CLK
clk => buffer_4[25].CLK
clk => buffer_4[26].CLK
clk => buffer_4[27].CLK
clk => buffer_4[28].CLK
clk => buffer_4[29].CLK
clk => buffer_4[30].CLK
clk => buffer_4[31].CLK
clk => buffer_3[0].CLK
clk => buffer_3[1].CLK
clk => buffer_3[2].CLK
clk => buffer_3[3].CLK
clk => buffer_3[4].CLK
clk => buffer_3[5].CLK
clk => buffer_3[6].CLK
clk => buffer_3[7].CLK
clk => buffer_3[8].CLK
clk => buffer_3[9].CLK
clk => buffer_3[10].CLK
clk => buffer_3[11].CLK
clk => buffer_3[12].CLK
clk => buffer_3[13].CLK
clk => buffer_3[14].CLK
clk => buffer_3[15].CLK
clk => buffer_3[16].CLK
clk => buffer_3[17].CLK
clk => buffer_3[18].CLK
clk => buffer_3[19].CLK
clk => buffer_3[20].CLK
clk => buffer_3[21].CLK
clk => buffer_3[22].CLK
clk => buffer_3[23].CLK
clk => buffer_3[24].CLK
clk => buffer_3[25].CLK
clk => buffer_3[26].CLK
clk => buffer_3[27].CLK
clk => buffer_3[28].CLK
clk => buffer_3[29].CLK
clk => buffer_3[30].CLK
clk => buffer_3[31].CLK
clk => buffer_2[0].CLK
clk => buffer_2[1].CLK
clk => buffer_2[2].CLK
clk => buffer_2[3].CLK
clk => buffer_2[4].CLK
clk => buffer_2[5].CLK
clk => buffer_2[6].CLK
clk => buffer_2[7].CLK
clk => buffer_2[8].CLK
clk => buffer_2[9].CLK
clk => buffer_2[10].CLK
clk => buffer_2[11].CLK
clk => buffer_2[12].CLK
clk => buffer_2[13].CLK
clk => buffer_2[14].CLK
clk => buffer_2[15].CLK
clk => buffer_2[16].CLK
clk => buffer_2[17].CLK
clk => buffer_2[18].CLK
clk => buffer_2[19].CLK
clk => buffer_2[20].CLK
clk => buffer_2[21].CLK
clk => buffer_2[22].CLK
clk => buffer_2[23].CLK
clk => buffer_2[24].CLK
clk => buffer_2[25].CLK
clk => buffer_2[26].CLK
clk => buffer_2[27].CLK
clk => buffer_2[28].CLK
clk => buffer_2[29].CLK
clk => buffer_2[30].CLK
clk => buffer_2[31].CLK
clk => buffer_1[0].CLK
clk => buffer_1[1].CLK
clk => buffer_1[2].CLK
clk => buffer_1[3].CLK
clk => buffer_1[4].CLK
clk => buffer_1[5].CLK
clk => buffer_1[6].CLK
clk => buffer_1[7].CLK
clk => buffer_1[8].CLK
clk => buffer_1[9].CLK
clk => buffer_1[10].CLK
clk => buffer_1[11].CLK
clk => buffer_1[12].CLK
clk => buffer_1[13].CLK
clk => buffer_1[14].CLK
clk => buffer_1[15].CLK
clk => buffer_1[16].CLK
clk => buffer_1[17].CLK
clk => buffer_1[18].CLK
clk => buffer_1[19].CLK
clk => buffer_1[20].CLK
clk => buffer_1[21].CLK
clk => buffer_1[22].CLK
clk => buffer_1[23].CLK
clk => buffer_1[24].CLK
clk => buffer_1[25].CLK
clk => buffer_1[26].CLK
clk => buffer_1[27].CLK
clk => buffer_1[28].CLK
clk => buffer_1[29].CLK
clk => buffer_1[30].CLK
clk => buffer_1[31].CLK
clk => fuzhi_yuzhi1[0].CLK
clk => fuzhi_yuzhi1[1].CLK
clk => fuzhi_yuzhi1[2].CLK
clk => fuzhi_yuzhi1[3].CLK
clk => fuzhi_yuzhi1[4].CLK
clk => fuzhi_yuzhi1[5].CLK
clk => fuzhi_yuzhi1[6].CLK
clk => fuzhi_yuzhi1[7].CLK
clk => fuzhi_yuzhi1[8].CLK
clk => fuzhi_yuzhi1[9].CLK
clk => fuzhi_yuzhi[0].CLK
clk => fuzhi_yuzhi[1].CLK
clk => fuzhi_yuzhi[2].CLK
clk => fuzhi_yuzhi[3].CLK
clk => fuzhi_yuzhi[4].CLK
clk => fuzhi_yuzhi[5].CLK
clk => fuzhi_yuzhi[6].CLK
clk => fuzhi_yuzhi[7].CLK
clk => fuzhi_yuzhi[8].CLK
clk => fuzhi_yuzhi[9].CLK
clk => cnt_half[0].CLK
clk => cnt_half[1].CLK
clk => cnt_half[2].CLK
clk => cnt_half[3].CLK
clk => cnt_half[4].CLK
clk => cnt_half[5].CLK
clk => cnt_half[6].CLK
clk => cnt_half[7].CLK
clk => cnt_half[8].CLK
clk => cnt_half[9].CLK
clk => cnt_half[10].CLK
clk => cnt_half[11].CLK
clk => cnt_half[12].CLK
clk => cnt_half[13].CLK
clk => cnt_half[14].CLK
clk => cnt_half[15].CLK
clk => cnt_half[16].CLK
clk => cnt_half[17].CLK
clk => cnt_half[18].CLK
clk => cnt_half[19].CLK
clk => cnt_half[20].CLK
clk => cnt_half[21].CLK
clk => cnt_half[22].CLK
clk => cnt_half[23].CLK
clk => cnt_half[24].CLK
clk => cnt_half[25].CLK
clk => cnt_half[26].CLK
clk => cnt_half[27].CLK
clk => cnt_half[28].CLK
clk => cnt_half[29].CLK
clk => cnt_half[30].CLK
clk => cnt_half[31].CLK
rst_n => buffer_2[0].ACLR
rst_n => buffer_2[1].ACLR
rst_n => buffer_2[2].ACLR
rst_n => buffer_2[3].ACLR
rst_n => buffer_2[4].ACLR
rst_n => buffer_2[5].ACLR
rst_n => buffer_2[6].ACLR
rst_n => buffer_2[7].ACLR
rst_n => buffer_2[8].ACLR
rst_n => buffer_2[9].ACLR
rst_n => buffer_2[10].ACLR
rst_n => buffer_2[11].ACLR
rst_n => buffer_2[12].ACLR
rst_n => buffer_2[13].ACLR
rst_n => buffer_2[14].ACLR
rst_n => buffer_2[15].ACLR
rst_n => buffer_2[16].ACLR
rst_n => buffer_2[17].ACLR
rst_n => buffer_2[18].ACLR
rst_n => buffer_2[19].ACLR
rst_n => buffer_2[20].ACLR
rst_n => buffer_2[21].ACLR
rst_n => buffer_2[22].ACLR
rst_n => buffer_2[23].ACLR
rst_n => buffer_2[24].ACLR
rst_n => buffer_2[25].ACLR
rst_n => buffer_2[26].ACLR
rst_n => buffer_2[27].ACLR
rst_n => buffer_2[28].ACLR
rst_n => buffer_2[29].ACLR
rst_n => buffer_2[30].ACLR
rst_n => buffer_2[31].ACLR
rst_n => buffer_1[0].ACLR
rst_n => buffer_1[1].ACLR
rst_n => buffer_1[2].ACLR
rst_n => buffer_1[3].ACLR
rst_n => buffer_1[4].ACLR
rst_n => buffer_1[5].ACLR
rst_n => buffer_1[6].ACLR
rst_n => buffer_1[7].ACLR
rst_n => buffer_1[8].ACLR
rst_n => buffer_1[9].ACLR
rst_n => buffer_1[10].ACLR
rst_n => buffer_1[11].ACLR
rst_n => buffer_1[12].ACLR
rst_n => buffer_1[13].ACLR
rst_n => buffer_1[14].ACLR
rst_n => buffer_1[15].ACLR
rst_n => buffer_1[16].ACLR
rst_n => buffer_1[17].ACLR
rst_n => buffer_1[18].ACLR
rst_n => buffer_1[19].ACLR
rst_n => buffer_1[20].ACLR
rst_n => buffer_1[21].ACLR
rst_n => buffer_1[22].ACLR
rst_n => buffer_1[23].ACLR
rst_n => buffer_1[24].ACLR
rst_n => buffer_1[25].ACLR
rst_n => buffer_1[26].ACLR
rst_n => buffer_1[27].ACLR
rst_n => buffer_1[28].ACLR
rst_n => buffer_1[29].ACLR
rst_n => buffer_1[30].ACLR
rst_n => buffer_1[31].ACLR
rst_n => cnt_half[0].ACLR
rst_n => cnt_half[1].ACLR
rst_n => cnt_half[2].ACLR
rst_n => cnt_half[3].ACLR
rst_n => cnt_half[4].ACLR
rst_n => cnt_half[5].ACLR
rst_n => cnt_half[6].ACLR
rst_n => cnt_half[7].ACLR
rst_n => cnt_half[8].ACLR
rst_n => cnt_half[9].ACLR
rst_n => cnt_half[10].ACLR
rst_n => cnt_half[11].ACLR
rst_n => cnt_half[12].ACLR
rst_n => cnt_half[13].ACLR
rst_n => cnt_half[14].ACLR
rst_n => cnt_half[15].ACLR
rst_n => cnt_half[16].ACLR
rst_n => cnt_half[17].ACLR
rst_n => cnt_half[18].ACLR
rst_n => cnt_half[19].ACLR
rst_n => cnt_half[20].ACLR
rst_n => cnt_half[21].ACLR
rst_n => cnt_half[22].ACLR
rst_n => cnt_half[23].ACLR
rst_n => cnt_half[24].ACLR
rst_n => cnt_half[25].ACLR
rst_n => cnt_half[26].ACLR
rst_n => cnt_half[27].ACLR
rst_n => cnt_half[28].ACLR
rst_n => cnt_half[29].ACLR
rst_n => cnt_half[30].ACLR
rst_n => cnt_half[31].ACLR
rst_n => fuzhi_yuzhi[0].PRESET
rst_n => fuzhi_yuzhi[1].PRESET
rst_n => fuzhi_yuzhi[2].PRESET
rst_n => fuzhi_yuzhi[3].PRESET
rst_n => fuzhi_yuzhi[4].PRESET
rst_n => fuzhi_yuzhi[5].PRESET
rst_n => fuzhi_yuzhi[6].PRESET
rst_n => fuzhi_yuzhi[7].PRESET
rst_n => fuzhi_yuzhi[8].ACLR
rst_n => fuzhi_yuzhi[9].ACLR
rst_n => fuzhi_yuzhi1[0].ACLR
rst_n => fuzhi_yuzhi1[1].ACLR
rst_n => fuzhi_yuzhi1[2].ACLR
rst_n => fuzhi_yuzhi1[3].ACLR
rst_n => fuzhi_yuzhi1[4].ACLR
rst_n => fuzhi_yuzhi1[5].ACLR
rst_n => fuzhi_yuzhi1[6].ACLR
rst_n => fuzhi_yuzhi1[7].ACLR
rst_n => fuzhi_yuzhi1[8].ACLR
rst_n => fuzhi_yuzhi1[9].ACLR
rst_n => buffer_4[0].ACLR
rst_n => buffer_4[1].ACLR
rst_n => buffer_4[2].ACLR
rst_n => buffer_4[3].ACLR
rst_n => buffer_4[4].ACLR
rst_n => buffer_4[5].ACLR
rst_n => buffer_4[6].ACLR
rst_n => buffer_4[7].ACLR
rst_n => buffer_4[8].ACLR
rst_n => buffer_4[9].ACLR
rst_n => buffer_4[10].ACLR
rst_n => buffer_4[11].ACLR
rst_n => buffer_4[12].ACLR
rst_n => buffer_4[13].ACLR
rst_n => buffer_4[14].ACLR
rst_n => buffer_4[15].ACLR
rst_n => buffer_4[16].ACLR
rst_n => buffer_4[17].ACLR
rst_n => buffer_4[18].ACLR
rst_n => buffer_4[19].ACLR
rst_n => buffer_4[20].ACLR
rst_n => buffer_4[21].ACLR
rst_n => buffer_4[22].ACLR
rst_n => buffer_4[23].ACLR
rst_n => buffer_4[24].ACLR
rst_n => buffer_4[25].ACLR
rst_n => buffer_4[26].ACLR
rst_n => buffer_4[27].ACLR
rst_n => buffer_4[28].ACLR
rst_n => buffer_4[29].ACLR
rst_n => buffer_4[30].ACLR
rst_n => buffer_4[31].ACLR
rst_n => buffer_3[0].ACLR
rst_n => buffer_3[1].ACLR
rst_n => buffer_3[2].ACLR
rst_n => buffer_3[3].ACLR
rst_n => buffer_3[4].ACLR
rst_n => buffer_3[5].ACLR
rst_n => buffer_3[6].ACLR
rst_n => buffer_3[7].ACLR
rst_n => buffer_3[8].ACLR
rst_n => buffer_3[9].ACLR
rst_n => buffer_3[10].ACLR
rst_n => buffer_3[11].ACLR
rst_n => buffer_3[12].ACLR
rst_n => buffer_3[13].ACLR
rst_n => buffer_3[14].ACLR
rst_n => buffer_3[15].ACLR
rst_n => buffer_3[16].ACLR
rst_n => buffer_3[17].ACLR
rst_n => buffer_3[18].ACLR
rst_n => buffer_3[19].ACLR
rst_n => buffer_3[20].ACLR
rst_n => buffer_3[21].ACLR
rst_n => buffer_3[22].ACLR
rst_n => buffer_3[23].ACLR
rst_n => buffer_3[24].ACLR
rst_n => buffer_3[25].ACLR
rst_n => buffer_3[26].ACLR
rst_n => buffer_3[27].ACLR
rst_n => buffer_3[28].ACLR
rst_n => buffer_3[29].ACLR
rst_n => buffer_3[30].ACLR
rst_n => buffer_3[31].ACLR
rst_n => fuzhi_temp[0].ACLR
rst_n => fuzhi_temp[1].ACLR
rst_n => fuzhi_temp[2].ACLR
rst_n => fuzhi_temp[3].ACLR
rst_n => fuzhi_temp[4].ACLR
rst_n => fuzhi_temp[5].ACLR
rst_n => fuzhi_temp[6].ACLR
rst_n => fuzhi_temp[7].ACLR
rst_n => fuzhi_temp[8].ACLR
rst_n => fuzhi_temp[9].ACLR
rst_n => fuzhi_temp1[0].ACLR
rst_n => fuzhi_temp1[1].ACLR
rst_n => fuzhi_temp1[2].ACLR
rst_n => fuzhi_temp1[3].ACLR
rst_n => fuzhi_temp1[4].ACLR
rst_n => fuzhi_temp1[5].ACLR
rst_n => fuzhi_temp1[6].ACLR
rst_n => fuzhi_temp1[7].ACLR
rst_n => fuzhi_temp1[8].ACLR
rst_n => fuzhi_temp1[9].ACLR
rst_n => ad_mv1[0].ACLR
rst_n => ad_mv1[1].ACLR
rst_n => ad_mv1[2].ACLR
rst_n => ad_mv1[3].ACLR
rst_n => ad_mv1[4].ACLR
rst_n => ad_mv1[5].ACLR
rst_n => ad_mv1[6].ACLR
rst_n => ad_mv1[7].ACLR
rst_n => ad_mv1[8].ACLR
rst_n => ad_mv1[9].ACLR
rst_n => ad_mv1[10].ACLR
rst_n => ad_mv1[11].ACLR
rst_n => ad_mv1[12].ACLR
rst_n => ad_mv1[13].ACLR
rst_n => ad_mv1[14].ACLR
rst_n => ad_mv1[15].ACLR
rst_n => ad_mv1[16].ACLR
rst_n => ad_mv1[17].ACLR
rst_n => ad_mv1[18].ACLR
rst_n => ad_mv1[19].ACLR
rst_n => ad_mv1[20].ACLR
rst_n => ad_mv1[21].ACLR
rst_n => ad_mv1[22].ACLR
rst_n => ad_mv1[23].ACLR
rst_n => ad_mv1[24].ACLR
rst_n => ad_mv1[25].ACLR
rst_n => ad_mv1[26].ACLR
rst_n => ad_mv1[27].ACLR
rst_n => ad_mv1[28].ACLR
rst_n => ad_mv1[29].ACLR
rst_n => ad_mv1[30].ACLR
rst_n => ad_mv1[31].ACLR
rst_n => ad_mv2[0].ACLR
rst_n => ad_mv2[1].ACLR
rst_n => ad_mv2[2].ACLR
rst_n => ad_mv2[3].ACLR
rst_n => ad_mv2[4].ACLR
rst_n => ad_mv2[5].ACLR
rst_n => ad_mv2[6].ACLR
rst_n => ad_mv2[7].ACLR
rst_n => ad_mv2[8].ACLR
rst_n => ad_mv2[9].ACLR
rst_n => ad_mv2[10].ACLR
ad_data[0] => LessThan0.IN10
ad_data[0] => fuzhi_yuzhi.DATAB
ad_data[0] => LessThan1.IN10
ad_data[0] => fuzhi_yuzhi1.DATAB
ad_data[1] => LessThan0.IN9
ad_data[1] => fuzhi_yuzhi.DATAB
ad_data[1] => LessThan1.IN9
ad_data[1] => fuzhi_yuzhi1.DATAB
ad_data[2] => LessThan0.IN8
ad_data[2] => fuzhi_yuzhi.DATAB
ad_data[2] => LessThan1.IN8
ad_data[2] => fuzhi_yuzhi1.DATAB
ad_data[3] => LessThan0.IN7
ad_data[3] => fuzhi_yuzhi.DATAB
ad_data[3] => LessThan1.IN7
ad_data[3] => fuzhi_yuzhi1.DATAB
ad_data[4] => LessThan0.IN6
ad_data[4] => fuzhi_yuzhi.DATAB
ad_data[4] => LessThan1.IN6
ad_data[4] => fuzhi_yuzhi1.DATAB
ad_data[5] => LessThan0.IN5
ad_data[5] => fuzhi_yuzhi.DATAB
ad_data[5] => LessThan1.IN5
ad_data[5] => fuzhi_yuzhi1.DATAB
ad_data[6] => LessThan0.IN4
ad_data[6] => fuzhi_yuzhi.DATAB
ad_data[6] => LessThan1.IN4
ad_data[6] => fuzhi_yuzhi1.DATAB
ad_data[7] => LessThan0.IN3
ad_data[7] => fuzhi_yuzhi.DATAB
ad_data[7] => LessThan1.IN3
ad_data[7] => fuzhi_yuzhi1.DATAB
ad_data[8] => LessThan0.IN2
ad_data[8] => fuzhi_yuzhi.DATAB
ad_data[8] => LessThan1.IN2
ad_data[8] => fuzhi_yuzhi1.DATAB
ad_data[9] => LessThan0.IN1
ad_data[9] => fuzhi_yuzhi.DATAB
ad_data[9] => LessThan1.IN1
ad_data[9] => fuzhi_yuzhi1.DATAB
ad_mv[0] <= ad_mv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[1] <= ad_mv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[2] <= ad_mv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[3] <= ad_mv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[4] <= ad_mv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[5] <= ad_mv[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[6] <= ad_mv[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[7] <= ad_mv[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[8] <= ad_mv[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[9] <= ad_mv[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_mv[10] <= ad_mv[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|vga_top:U9
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
VGA_CLK <= <GND>
VGA_BLANK_N <= <GND>
VGA_SYNC_N <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_HS <= <GND>
VGA_VS <= <GND>
vga_data[0] => ~NO_FANOUT~
vga_data[1] => ~NO_FANOUT~
vga_data[2] => ~NO_FANOUT~
vga_data[3] => ~NO_FANOUT~
vga_data[4] => ~NO_FANOUT~
vga_data[5] => ~NO_FANOUT~
vga_data[6] => ~NO_FANOUT~
vga_data[7] => ~NO_FANOUT~
key_state1[0] => ~NO_FANOUT~
key_state1[1] => ~NO_FANOUT~
key_state2[0] => ~NO_FANOUT~
key_state2[1] => ~NO_FANOUT~
value_x[0] <= <GND>
value_x[1] <= <GND>
value_x[2] <= <GND>
value_x[3] <= <GND>
value_x[4] <= <GND>
value_x[5] <= <GND>
value_x[6] <= <GND>
value_x[7] <= <GND>
value_x[8] <= <GND>
value_x[9] <= <GND>
value_y[0] <= <GND>
value_y[1] <= <GND>
value_y[2] <= <GND>
value_y[3] <= <GND>
value_y[4] <= <GND>
value_y[5] <= <GND>
value_y[6] <= <GND>
value_y[7] <= <GND>
value_y[8] <= <GND>
value_y[9] <= <GND>
freq[0] => ~NO_FANOUT~
freq[1] => ~NO_FANOUT~
freq[2] => ~NO_FANOUT~
freq[3] => ~NO_FANOUT~
freq[4] => ~NO_FANOUT~
freq[5] => ~NO_FANOUT~
freq[6] => ~NO_FANOUT~
freq[7] => ~NO_FANOUT~
freq[8] => ~NO_FANOUT~
freq[9] => ~NO_FANOUT~
freq[10] => ~NO_FANOUT~
freq[11] => ~NO_FANOUT~
freq[12] => ~NO_FANOUT~
freq[13] => ~NO_FANOUT~
freq[14] => ~NO_FANOUT~
freq[15] => ~NO_FANOUT~
freq[16] => ~NO_FANOUT~
freq[17] => ~NO_FANOUT~
freq[18] => ~NO_FANOUT~
freq[19] => ~NO_FANOUT~
freq[20] => ~NO_FANOUT~
freq[21] => ~NO_FANOUT~
freq[22] => ~NO_FANOUT~
freq[23] => ~NO_FANOUT~
freq[24] => ~NO_FANOUT~
freq[25] => ~NO_FANOUT~
freq[26] => ~NO_FANOUT~
freq[27] => ~NO_FANOUT~
freq[28] => ~NO_FANOUT~
freq[29] => ~NO_FANOUT~
freq[30] => ~NO_FANOUT~
freq[31] => ~NO_FANOUT~
ad_level[0] => ~NO_FANOUT~
ad_level[1] => ~NO_FANOUT~
ad_level[2] => ~NO_FANOUT~
ad_level[3] => ~NO_FANOUT~
ad_level[4] => ~NO_FANOUT~
ad_level[5] => ~NO_FANOUT~
ad_level[6] => ~NO_FANOUT~
ad_level[7] => ~NO_FANOUT~
ad_level[8] => ~NO_FANOUT~
ad_level[9] => ~NO_FANOUT~
fuzhi[0] => ~NO_FANOUT~
fuzhi[1] => ~NO_FANOUT~
fuzhi[2] => ~NO_FANOUT~
fuzhi[3] => ~NO_FANOUT~
fuzhi[4] => ~NO_FANOUT~
fuzhi[5] => ~NO_FANOUT~
fuzhi[6] => ~NO_FANOUT~
fuzhi[7] => ~NO_FANOUT~
fuzhi[8] => ~NO_FANOUT~
fuzhi[9] => ~NO_FANOUT~


|pr_2007|storage:storage_u10
clk => clk.IN2
rst_n => vga_data[0]~reg0.ACLR
rst_n => vga_data[1]~reg0.ACLR
rst_n => vga_data[2]~reg0.ACLR
rst_n => vga_data[3]~reg0.ACLR
rst_n => vga_data[4]~reg0.ACLR
rst_n => vga_data[5]~reg0.ACLR
rst_n => vga_data[6]~reg0.ACLR
rst_n => vga_data[7]~reg0.ACLR
rst_n => data_sig[0]~reg0.ACLR
rst_n => data_sig[1]~reg0.ACLR
rst_n => data_sig[2]~reg0.ACLR
rst_n => data_sig[3]~reg0.ACLR
rst_n => data_sig[4]~reg0.ACLR
rst_n => data_sig[5]~reg0.ACLR
rst_n => data_sig[6]~reg0.ACLR
rst_n => data_sig[7]~reg0.ACLR
rst_n => flag.ACLR
rst_n => state_storage[0].ACLR
rst_n => state_storage[1].ACLR
rst_n => wr_addr[0].ACLR
rst_n => wr_addr[1].ACLR
rst_n => wr_addr[2].ACLR
rst_n => wr_addr[3].ACLR
rst_n => wr_addr[4].ACLR
rst_n => wr_addr[5].ACLR
rst_n => wr_addr[6].ACLR
rst_n => wr_addr[7].ACLR
rst_n => rd_addr[0].ACLR
rst_n => rd_addr[1].ACLR
rst_n => rd_addr[2].ACLR
rst_n => rd_addr[3].ACLR
rst_n => rd_addr[4].ACLR
rst_n => rd_addr[5].ACLR
rst_n => rd_addr[6].ACLR
rst_n => rd_addr[7].ACLR
rst_n => wren.ACLR
rst_n => single_buffer1.ACLR
rst_n => single_buffer.ACLR
rst_n => flag_s.ACLR
rst_n => state_storage_s[0].ACLR
rst_n => state_storage_s[1].ACLR
rst_n => wr_addr_single[0].ACLR
rst_n => wr_addr_single[1].ACLR
rst_n => wr_addr_single[2].ACLR
rst_n => wr_addr_single[3].ACLR
rst_n => wr_addr_single[4].ACLR
rst_n => wr_addr_single[5].ACLR
rst_n => wr_addr_single[6].ACLR
rst_n => wr_addr_single[7].ACLR
rst_n => data_sig_single[0].ACLR
rst_n => data_sig_single[1].ACLR
rst_n => data_sig_single[2].ACLR
rst_n => data_sig_single[3].ACLR
rst_n => data_sig_single[4].ACLR
rst_n => data_sig_single[5].ACLR
rst_n => data_sig_single[6].ACLR
rst_n => data_sig_single[7].ACLR
rst_n => rd_addr_single[0].ACLR
rst_n => rd_addr_single[1].ACLR
rst_n => rd_addr_single[2].ACLR
rst_n => rd_addr_single[3].ACLR
rst_n => rd_addr_single[4].ACLR
rst_n => rd_addr_single[5].ACLR
rst_n => rd_addr_single[6].ACLR
rst_n => rd_addr_single[7].ACLR
rst_n => wren_single.ACLR
value_x[0] => wr_addr.DATAB
value_x[0] => LessThan0.IN20
value_x[0] => LessThan1.IN20
value_x[0] => rd_addr.DATAB
value_x[0] => wr_addr_single.DATAB
value_x[0] => rd_addr_single.DATAB
value_x[1] => wr_addr.DATAB
value_x[1] => LessThan0.IN19
value_x[1] => LessThan1.IN19
value_x[1] => rd_addr.DATAB
value_x[1] => wr_addr_single.DATAB
value_x[1] => rd_addr_single.DATAB
value_x[2] => Add1.IN16
value_x[2] => LessThan0.IN18
value_x[2] => LessThan1.IN18
value_x[3] => Add1.IN15
value_x[3] => LessThan0.IN17
value_x[3] => LessThan1.IN17
value_x[4] => Add1.IN14
value_x[4] => LessThan0.IN16
value_x[4] => LessThan1.IN16
value_x[5] => Add1.IN13
value_x[5] => LessThan0.IN15
value_x[5] => LessThan1.IN15
value_x[6] => Add1.IN12
value_x[6] => LessThan0.IN14
value_x[6] => LessThan1.IN14
value_x[7] => Add1.IN11
value_x[7] => LessThan0.IN13
value_x[7] => LessThan1.IN13
value_x[8] => Add1.IN10
value_x[8] => LessThan0.IN12
value_x[8] => LessThan1.IN12
value_x[9] => Add1.IN9
value_x[9] => LessThan0.IN11
value_x[9] => LessThan1.IN11
value_y[0] => LessThan2.IN20
value_y[0] => LessThan3.IN20
value_y[1] => LessThan2.IN19
value_y[1] => LessThan3.IN19
value_y[2] => LessThan2.IN18
value_y[2] => LessThan3.IN18
value_y[3] => LessThan2.IN17
value_y[3] => LessThan3.IN17
value_y[4] => LessThan2.IN16
value_y[4] => LessThan3.IN16
value_y[5] => LessThan2.IN15
value_y[5] => LessThan3.IN15
value_y[6] => LessThan2.IN14
value_y[6] => LessThan3.IN14
value_y[7] => LessThan2.IN13
value_y[7] => LessThan3.IN13
value_y[8] => LessThan2.IN12
value_y[8] => LessThan3.IN12
value_y[9] => LessThan2.IN11
value_y[9] => LessThan3.IN11
vga_data1[0] => data_sig.DATAB
vga_data1[0] => data_sig_single.DATAB
vga_data1[0] => vga_data.DATAA
vga_data1[1] => data_sig.DATAB
vga_data1[1] => data_sig_single.DATAB
vga_data1[1] => vga_data.DATAA
vga_data1[2] => data_sig.DATAB
vga_data1[2] => data_sig_single.DATAB
vga_data1[2] => vga_data.DATAA
vga_data1[3] => data_sig.DATAB
vga_data1[3] => data_sig_single.DATAB
vga_data1[3] => vga_data.DATAA
vga_data1[4] => data_sig.DATAB
vga_data1[4] => data_sig_single.DATAB
vga_data1[4] => vga_data.DATAA
vga_data1[5] => data_sig.DATAB
vga_data1[5] => data_sig_single.DATAB
vga_data1[5] => vga_data.DATAA
vga_data1[6] => data_sig.DATAB
vga_data1[6] => data_sig_single.DATAB
vga_data1[6] => vga_data.DATAA
vga_data1[7] => data_sig.DATAB
vga_data1[7] => data_sig_single.DATAB
vga_data1[7] => vga_data.DATAA
sw0 => always0.IN0
sw1 => rd_addr.OUTPUTSELECT
sw1 => rd_addr.OUTPUTSELECT
sw1 => rd_addr.OUTPUTSELECT
sw1 => rd_addr.OUTPUTSELECT
sw1 => rd_addr.OUTPUTSELECT
sw1 => rd_addr.OUTPUTSELECT
sw1 => rd_addr.OUTPUTSELECT
sw1 => rd_addr.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => vga_data.OUTPUTSELECT
sw1 => always0.IN1
sw1 => wren.DATAIN
sw2 => single_buffer.DATAIN
sw3 => vga_data.OUTPUTSELECT
sw3 => vga_data.OUTPUTSELECT
sw3 => vga_data.OUTPUTSELECT
sw3 => vga_data.OUTPUTSELECT
sw3 => vga_data.OUTPUTSELECT
sw3 => vga_data.OUTPUTSELECT
sw3 => vga_data.OUTPUTSELECT
sw3 => vga_data.OUTPUTSELECT
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_sig[0] <= ram_storage:ram_storage_inst.q
q_sig[1] <= ram_storage:ram_storage_inst.q
q_sig[2] <= ram_storage:ram_storage_inst.q
q_sig[3] <= ram_storage:ram_storage_inst.q
q_sig[4] <= ram_storage:ram_storage_inst.q
q_sig[5] <= ram_storage:ram_storage_inst.q
q_sig[6] <= ram_storage:ram_storage_inst.q
q_sig[7] <= ram_storage:ram_storage_inst.q
data_sig[0] <= data_sig[0].DB_MAX_OUTPUT_PORT_TYPE
data_sig[1] <= data_sig[1].DB_MAX_OUTPUT_PORT_TYPE
data_sig[2] <= data_sig[2].DB_MAX_OUTPUT_PORT_TYPE
data_sig[3] <= data_sig[3].DB_MAX_OUTPUT_PORT_TYPE
data_sig[4] <= data_sig[4].DB_MAX_OUTPUT_PORT_TYPE
data_sig[5] <= data_sig[5].DB_MAX_OUTPUT_PORT_TYPE
data_sig[6] <= data_sig[6].DB_MAX_OUTPUT_PORT_TYPE
data_sig[7] <= data_sig[7].DB_MAX_OUTPUT_PORT_TYPE


|pr_2007|storage:storage_u10|ram_storage:ram_storage_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|storage:storage_u10|ram_storage:ram_storage_inst|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|storage:storage_u10|ram_storage:ram_storage_inst|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pr_2007|storage:storage_u10|ram_storage:ram_single
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pr_2007|storage:storage_u10|ram_storage:ram_single|altsyncram:altsyncram_component
wren_a => altsyncram_emt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_emt1:auto_generated.data_a[0]
data_a[1] => altsyncram_emt1:auto_generated.data_a[1]
data_a[2] => altsyncram_emt1:auto_generated.data_a[2]
data_a[3] => altsyncram_emt1:auto_generated.data_a[3]
data_a[4] => altsyncram_emt1:auto_generated.data_a[4]
data_a[5] => altsyncram_emt1:auto_generated.data_a[5]
data_a[6] => altsyncram_emt1:auto_generated.data_a[6]
data_a[7] => altsyncram_emt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_emt1:auto_generated.address_a[0]
address_a[1] => altsyncram_emt1:auto_generated.address_a[1]
address_a[2] => altsyncram_emt1:auto_generated.address_a[2]
address_a[3] => altsyncram_emt1:auto_generated.address_a[3]
address_a[4] => altsyncram_emt1:auto_generated.address_a[4]
address_a[5] => altsyncram_emt1:auto_generated.address_a[5]
address_a[6] => altsyncram_emt1:auto_generated.address_a[6]
address_a[7] => altsyncram_emt1:auto_generated.address_a[7]
address_b[0] => altsyncram_emt1:auto_generated.address_b[0]
address_b[1] => altsyncram_emt1:auto_generated.address_b[1]
address_b[2] => altsyncram_emt1:auto_generated.address_b[2]
address_b[3] => altsyncram_emt1:auto_generated.address_b[3]
address_b[4] => altsyncram_emt1:auto_generated.address_b[4]
address_b[5] => altsyncram_emt1:auto_generated.address_b[5]
address_b[6] => altsyncram_emt1:auto_generated.address_b[6]
address_b[7] => altsyncram_emt1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_emt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_emt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_emt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_emt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_emt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_emt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_emt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_emt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_emt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pr_2007|storage:storage_u10|ram_storage:ram_single|altsyncram:altsyncram_component|altsyncram_emt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


