==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:54)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:111:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:111:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:111:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:140:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:140:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:140:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:168:26)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:168:43)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:168:60)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:227:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:227:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:227:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:255:33)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:255:50)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:255:67)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:285:92)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:285:109)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:285:126)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 1.09 seconds. Elapsed time: 4.01 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/fully_connected_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'output_layer'
INFO: [HLS 214-210] Disaggregating variable 'output_layer_map'
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer'
INFO: [HLS 214-210] Disaggregating variable 'c5_conv_layer_map'
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'fully_connected_fprop' (../source/hls.cpp:286:0)
INFO: [HLS 214-241] Aggregating bram variable 'output_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 'c5_conv_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_290_2> at ../source/hls.cpp:290:27 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.71 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.04 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 995.305 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1013.777 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_287_1'(../source/hls.cpp:287:23) and 'VITIS_LOOP_290_2'(../source/hls.cpp:290:27) in function 'fully_connected_fprop' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (../source/hls.cpp:287:23) in function 'fully_connected_fprop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1013.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected_fprop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_2'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' (loop 'VITIS_LOOP_290_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln289', ../source/hls.cpp:289) of variable 'sum', ../source/hls.cpp:292 on local variable 'sum', ../source/hls.cpp:289 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:292) on local variable 'sum', ../source/hls.cpp:289.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 19, loop 'VITIS_LOOP_290_2'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' consists of the following:
	'getelementptr' operation 17 bit ('c5_conv_layer_map_data_addr', ../source/hls.cpp:292) [31]  (0.000 ns)
	'load' operation 64 bit ('c5_conv_layer_map_data_load', ../source/hls.cpp:292) on array 'c5_conv_layer_map_data' [34]  (2.983 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1014.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1014.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1014.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1014.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2' pipeline 'VITIS_LOOP_290_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_fprop_Pipeline_VITIS_LOOP_290_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1014.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/c5_conv_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected_fprop/output_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected_fprop' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/c5_conv_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/c5_conv_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fully_connected_fprop/output_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fully_connected_fprop/output_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_fprop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1015.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1018.727 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1023.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected_fprop.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected_fprop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 27.973 MB.
INFO: [HLS 200-1510] Running: close_solution 
