
c:\ACHIP\Xiamatsu\PY32F_eide\_mini_examples\F002B_LPx\EIDE\Release\LPstart.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080002fc 	.word	0x080002fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	080002fc 	.word	0x080002fc

08000108 <main>:

void FlashExitFromSleep(void);


int main(void)
{
 8000108:	b537      	push	{r0, r1, r2, r4, r5, lr}
  /* Reset of all peripherals, Initializes the Systick. */
  
  /* System clock configuration */

  // MCO configuration  PB1
  RCC->CFGR |= RCC_CFGR_MCOSEL_0;
 800010a:	2280      	movs	r2, #128	@ 0x80
 800010c:	4b27      	ldr	r3, [pc, #156]	@ (80001ac <main+0xa4>)
 800010e:	0452      	lsls	r2, r2, #17
 8000110:	6899      	ldr	r1, [r3, #8]
  
  RCC->IOPENR |= RCC_IOPENR_GPIOBEN; 
  
  //  PB1 for MCO - output  pushpull - pull-up  
  GPIOB->MODER = (GPIOB->MODER & ~GPIO_MODER_MODE1_Msk) | (2 << GPIO_MODER_MODE1_Pos); 
 8000112:	4c27      	ldr	r4, [pc, #156]	@ (80001b0 <main+0xa8>)
  RCC->CFGR |= RCC_CFGR_MCOSEL_0;
 8000114:	430a      	orrs	r2, r1
 8000116:	609a      	str	r2, [r3, #8]
  RCC->IOPENR |= RCC_IOPENR_GPIOBEN; 
 8000118:	2202      	movs	r2, #2
 800011a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
  GPIOB->OSPEEDR = (GPIOB->OSPEEDR & ~GPIO_OSPEEDR_OSPEED1_Msk) | (3 << GPIO_OSPEEDR_OSPEED1_Pos);
  GPIOB->PUPDR = (GPIOB->PUPDR & ~GPIO_PUPDR_PUPD1_Msk) | (1 << GPIO_PUPDR_PUPD1_Pos);
  GPIOB->AFR[0] = (GPIOB->AFR[0] & ~GPIO_AFRL_AFSEL1_Msk) | (4 << GPIO_AFRL_AFSEL1_Pos);

  // add io  PB0  - output  pushpull - no pull-up no pull-down 
  GPIOB->MODER = (GPIOB->MODER & ~GPIO_MODER_MODE0_Msk) | (1 << GPIO_MODER_MODE0_Pos); 
 800011c:	2501      	movs	r5, #1
  RCC->IOPENR |= RCC_IOPENR_GPIOBEN; 
 800011e:	430a      	orrs	r2, r1
 8000120:	635a      	str	r2, [r3, #52]	@ 0x34
  GPIOB->MODER = (GPIOB->MODER & ~GPIO_MODER_MODE1_Msk) | (2 << GPIO_MODER_MODE1_Pos); 
 8000122:	230c      	movs	r3, #12
 8000124:	2208      	movs	r2, #8
 8000126:	6821      	ldr	r1, [r4, #0]
 8000128:	4399      	bics	r1, r3
 800012a:	430a      	orrs	r2, r1
 800012c:	6022      	str	r2, [r4, #0]
  GPIOB->OSPEEDR = (GPIOB->OSPEEDR & ~GPIO_OSPEEDR_OSPEED1_Msk) | (3 << GPIO_OSPEEDR_OSPEED1_Pos);
 800012e:	68a2      	ldr	r2, [r4, #8]
 8000130:	431a      	orrs	r2, r3
 8000132:	60a2      	str	r2, [r4, #8]
  GPIOB->PUPDR = (GPIOB->PUPDR & ~GPIO_PUPDR_PUPD1_Msk) | (1 << GPIO_PUPDR_PUPD1_Pos);
 8000134:	68e2      	ldr	r2, [r4, #12]
 8000136:	439a      	bics	r2, r3
 8000138:	3b08      	subs	r3, #8
 800013a:	4313      	orrs	r3, r2
 800013c:	60e3      	str	r3, [r4, #12]
  GPIOB->AFR[0] = (GPIOB->AFR[0] & ~GPIO_AFRL_AFSEL1_Msk) | (4 << GPIO_AFRL_AFSEL1_Pos);
 800013e:	2370      	movs	r3, #112	@ 0x70
 8000140:	6a22      	ldr	r2, [r4, #32]
 8000142:	439a      	bics	r2, r3
 8000144:	3b30      	subs	r3, #48	@ 0x30
 8000146:	4313      	orrs	r3, r2
  GPIOB->MODER = (GPIOB->MODER & ~GPIO_MODER_MODE0_Msk) | (1 << GPIO_MODER_MODE0_Pos); 
 8000148:	2203      	movs	r2, #3
  GPIOB->AFR[0] = (GPIOB->AFR[0] & ~GPIO_AFRL_AFSEL1_Msk) | (4 << GPIO_AFRL_AFSEL1_Pos);
 800014a:	6223      	str	r3, [r4, #32]
  GPIOB->MODER = (GPIOB->MODER & ~GPIO_MODER_MODE0_Msk) | (1 << GPIO_MODER_MODE0_Pos); 
 800014c:	6823      	ldr	r3, [r4, #0]
 800014e:	4393      	bics	r3, r2
 8000150:	432b      	orrs	r3, r5
 8000152:	6023      	str	r3, [r4, #0]
  }
}

static void DelayX(uint32_t mdelay)
{
  __IO uint32_t Delay = (mdelay * 19200U) / 7U / 1000U;
 8000154:	4917      	ldr	r1, [pc, #92]	@ (80001b4 <main+0xac>)
 8000156:	9100      	str	r1, [sp, #0]
  do
  {
    __NOP();
 8000158:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 800015a:	9b00      	ldr	r3, [sp, #0]
 800015c:	1e5a      	subs	r2, r3, #1
 800015e:	9200      	str	r2, [sp, #0]
 8000160:	2b00      	cmp	r3, #0
 8000162:	d1f9      	bne.n	8000158 <main+0x50>
    FLASH->STCR = 0x2800 | FLASH_STCR_SLEEP_EN;
 8000164:	4b14      	ldr	r3, [pc, #80]	@ (80001b8 <main+0xb0>)
 8000166:	4a15      	ldr	r2, [pc, #84]	@ (80001bc <main+0xb4>)
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	230a      	movs	r3, #10
        GPIOB->BSRR |= GPIO_BSRR_BS0;
 800016c:	69a2      	ldr	r2, [r4, #24]
 800016e:	432a      	orrs	r2, r5
 8000170:	61a2      	str	r2, [r4, #24]
        __NOP();
 8000172:	46c0      	nop			@ (mov r8, r8)
        GPIOB->BRR |= GPIO_BRR_BR0;
 8000174:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    for (count = 0; count < 10; count++) {
 8000176:	3b01      	subs	r3, #1
        GPIOB->BRR |= GPIO_BRR_BR0;
 8000178:	432a      	orrs	r2, r5
 800017a:	62a2      	str	r2, [r4, #40]	@ 0x28
    for (count = 0; count < 10; count++) {
 800017c:	2b00      	cmp	r3, #0
 800017e:	d1f5      	bne.n	800016c <main+0x64>
  __IO uint32_t Delay = (mdelay * 19200U) / 7U / 1000U;
 8000180:	9101      	str	r1, [sp, #4]
    __NOP();
 8000182:	46c0      	nop			@ (mov r8, r8)
  while (Delay --);
 8000184:	9b01      	ldr	r3, [sp, #4]
 8000186:	1e5a      	subs	r2, r3, #1
 8000188:	9201      	str	r2, [sp, #4]
 800018a:	2b00      	cmp	r3, #0
 800018c:	d1f9      	bne.n	8000182 <main+0x7a>
    FlashExitFromSleep();
 800018e:	f000 f83f 	bl	8000210 <FlashExitFromSleep>
 8000192:	2305      	movs	r3, #5
        GPIOB->BSRR |= GPIO_BSRR_BS0;
 8000194:	69a2      	ldr	r2, [r4, #24]
 8000196:	432a      	orrs	r2, r5
 8000198:	61a2      	str	r2, [r4, #24]
        __NOP();
 800019a:	46c0      	nop			@ (mov r8, r8)
        __NOP();
 800019c:	46c0      	nop			@ (mov r8, r8)
        GPIOB->BRR |= GPIO_BRR_BR0;
 800019e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    for (count = 0; count < 5; count++) {
 80001a0:	3b01      	subs	r3, #1
        GPIOB->BRR |= GPIO_BRR_BR0;
 80001a2:	432a      	orrs	r2, r5
 80001a4:	62a2      	str	r2, [r4, #40]	@ 0x28
    for (count = 0; count < 5; count++) {
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d1f4      	bne.n	8000194 <main+0x8c>
 80001aa:	e7d3      	b.n	8000154 <main+0x4c>
 80001ac:	40021000 	.word	0x40021000
 80001b0:	50000400 	.word	0x50000400
 80001b4:	00003592 	.word	0x00003592
 80001b8:	40022090 	.word	0x40022090
 80001bc:	00002801 	.word	0x00002801

080001c0 <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
}
 80001c0:	4770      	bx	lr

080001c2 <HardFault_Handler>:
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  while (1)
 80001c2:	e7fe      	b.n	80001c2 <HardFault_Handler>

080001c4 <SVC_Handler>:
}

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 80001c4:	4770      	bx	lr

080001c6 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80001c6:	4770      	bx	lr

080001c8 <SysTick_Handler>:
}

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
 80001c8:	4770      	bx	lr
 80001ca:	0000      	movs	r0, r0
 80001cc:	0000      	movs	r0, r0
	...

080001d0 <Reset_Handler>:
    .section .text.Reset_Handler
    .weak Reset_Handler
    .type Reset_Handler, %function
Reset_Handler:
    /*  HSI is minimum  ~  2.1 MHz  */
    ldr   r0, =0x40021004
 80001d0:	4814      	ldr	r0, [pc, #80]	@ (8000224 <FlashExitFromSleep+0x14>)
    movs  r3, #0
 80001d2:	2300      	movs	r3, #0
    strh  r3, [r0] 
 80001d4:	8003      	strh	r3, [r0, #0]

    ldr   r0, =_estack
 80001d6:	4814      	ldr	r0, [pc, #80]	@ (8000228 <FlashExitFromSleep+0x18>)
    mov   sp, r0          /* set stack pointer */
 80001d8:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
    ldr r0, =_sdata
 80001da:	4814      	ldr	r0, [pc, #80]	@ (800022c <FlashExitFromSleep+0x1c>)
    ldr r1, =_edata
 80001dc:	4914      	ldr	r1, [pc, #80]	@ (8000230 <FlashExitFromSleep+0x20>)
    ldr r2, =_sidata
 80001de:	4a15      	ldr	r2, [pc, #84]	@ (8000234 <FlashExitFromSleep+0x24>)
    movs r3, #0
 80001e0:	2300      	movs	r3, #0
    b LoopCopyDataInit
 80001e2:	e002      	b.n	80001ea <LoopCopyDataInit>

080001e4 <CopyDataInit>:

CopyDataInit:
        ldr r4, [r2, r3]
 80001e4:	58d4      	ldr	r4, [r2, r3]
        str r4, [r0, r3]
 80001e6:	50c4      	str	r4, [r0, r3]
        adds r3, r3, #4
 80001e8:	3304      	adds	r3, #4

080001ea <LoopCopyDataInit>:
LoopCopyDataInit:
        adds r4, r0, r3
 80001ea:	18c4      	adds	r4, r0, r3
        cmp r4, r1
 80001ec:	428c      	cmp	r4, r1
        bcc CopyDataInit
 80001ee:	d3f9      	bcc.n	80001e4 <CopyDataInit>

/* Zero fill the bss segment. */
    ldr r2, =_sbss
 80001f0:	4a11      	ldr	r2, [pc, #68]	@ (8000238 <FlashExitFromSleep+0x28>)
    ldr r4, =_ebss
 80001f2:	4c12      	ldr	r4, [pc, #72]	@ (800023c <FlashExitFromSleep+0x2c>)
    movs r3, #0
 80001f4:	2300      	movs	r3, #0
    b LoopFillZerobss
 80001f6:	e001      	b.n	80001fc <LoopFillZerobss>

080001f8 <FillZerobss>:

FillZerobss:
        str  r3, [r2]
 80001f8:	6013      	str	r3, [r2, #0]
        adds r2, r2, #4
 80001fa:	3204      	adds	r2, #4

080001fc <LoopFillZerobss>:
LoopFillZerobss:
        cmp r2, r4
 80001fc:	42a2      	cmp	r2, r4
        bcc FillZerobss
 80001fe:	d3fb      	bcc.n	80001f8 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000200:	f000 f822 	bl	8000248 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000204:	f000 f856 	bl	80002b4 <__libc_init_array>
/* Call the application s entry point.*/
    bl main
 8000208:	f7ff ff7e 	bl	8000108 <main>

0800020c <LoopForever>:

LoopForever:
    b LoopForever
 800020c:	e7fe      	b.n	800020c <LoopForever>
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <FlashExitFromSleep>:
.size Reset_Handler, .-Reset_Handler

    .type   FlashExitFromSleep, %function
    .align  4
FlashExitFromSleep:
    nop
 8000210:	46c0      	nop			@ (mov r8, r8)
    push    {r0,r1,r2,lr}
 8000212:	b507      	push	{r0, r1, r2, lr}
    ldr     r0, =0x40022090
 8000214:	480a      	ldr	r0, [pc, #40]	@ (8000240 <FlashExitFromSleep+0x30>)
    movs    r1, #1
 8000216:	2101      	movs	r1, #1
    ldr     r2, [r0]
 8000218:	6802      	ldr	r2, [r0, #0]
    bics    r2, r1
 800021a:	438a      	bics	r2, r1
    str     r2, [r0]
 800021c:	6002      	str	r2, [r0, #0]
    nop
 800021e:	46c0      	nop			@ (mov r8, r8)
    pop     {r0,r1,r2,pc}
 8000220:	bd07      	pop	{r0, r1, r2, pc}
 8000222:	0000      	.short	0x0000
    ldr   r0, =0x40021004
 8000224:	40021004 	.word	0x40021004
    ldr   r0, =_estack
 8000228:	20000c00 	.word	0x20000c00
    ldr r0, =_sdata
 800022c:	20000000 	.word	0x20000000
    ldr r1, =_edata
 8000230:	20000000 	.word	0x20000000
    ldr r2, =_sidata
 8000234:	0800031c 	.word	0x0800031c
    ldr r2, =_sbss
 8000238:	20000000 	.word	0x20000000
    ldr r4, =_ebss
 800023c:	2000001c 	.word	0x2000001c
    ldr     r0, =0x40022090
 8000240:	40022090 	.word	0x40022090

08000244 <ADC_COMP_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
    b Infinite_Loop
 8000244:	e7fe      	b.n	8000244 <ADC_COMP_IRQHandler>
	...

08000248 <SystemInit>:

  /*Set the LSI clock to 32.768KHz by default*/
  //RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF) | (((*(uint32_t *)(0x1FFF0144)) & 0x1FF) << RCC_ICSCR_LSI_TRIM_Pos);

  /*Set the LSI clock to 19.7 KHz by default*/
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF);
 8000248:	4b15      	ldr	r3, [pc, #84]	@ (80002a0 <SystemInit+0x58>)
 800024a:	4916      	ldr	r1, [pc, #88]	@ (80002a4 <SystemInit+0x5c>)
 800024c:	685a      	ldr	r2, [r3, #4]
{
 800024e:	b082      	sub	sp, #8
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF);
 8000250:	400a      	ands	r2, r1

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000252:	2180      	movs	r1, #128	@ 0x80
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF);
 8000254:	605a      	str	r2, [r3, #4]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000256:	4a14      	ldr	r2, [pc, #80]	@ (80002a8 <SystemInit+0x60>)
 8000258:	0509      	lsls	r1, r1, #20
 800025a:	6091      	str	r1, [r2, #8]
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void DelayTime(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * ( (2100000U / 7U) / 1000U);
 800025c:	4a13      	ldr	r2, [pc, #76]	@ (80002ac <SystemInit+0x64>)
 800025e:	9201      	str	r2, [sp, #4]
  do
  {
    __NOP();
 8000260:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 8000262:	9a01      	ldr	r2, [sp, #4]
 8000264:	1e51      	subs	r1, r2, #1
 8000266:	9101      	str	r1, [sp, #4]
 8000268:	2a00      	cmp	r2, #0
 800026a:	d1f9      	bne.n	8000260 <SystemInit+0x18>
  RCC->CSR |= RCC_CSR_LSION;
 800026c:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 800026e:	3201      	adds	r2, #1
 8000270:	430a      	orrs	r2, r1
 8000272:	661a      	str	r2, [r3, #96]	@ 0x60
  while ( (RCC->CSR & RCC_CSR_LSIRDY) == 0 ) {}
 8000274:	2202      	movs	r2, #2
 8000276:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8000278:	4211      	tst	r1, r2
 800027a:	d0fc      	beq.n	8000276 <SystemInit+0x2e>
  RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW_Msk) | RCC_CFGR_SW_LSI;
 800027c:	2207      	movs	r2, #7
 800027e:	6899      	ldr	r1, [r3, #8]
 8000280:	4391      	bics	r1, r2
 8000282:	3a04      	subs	r2, #4
 8000284:	430a      	orrs	r2, r1
  while ( (RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_LSI ) {}
 8000286:	2138      	movs	r1, #56	@ 0x38
  RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW_Msk) | RCC_CFGR_SW_LSI;
 8000288:	609a      	str	r2, [r3, #8]
  while ( (RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_LSI ) {}
 800028a:	689a      	ldr	r2, [r3, #8]
 800028c:	400a      	ands	r2, r1
 800028e:	2a18      	cmp	r2, #24
 8000290:	d1fb      	bne.n	800028a <SystemInit+0x42>
  RCC->CR &= ~RCC_CR_HSION;
 8000292:	681a      	ldr	r2, [r3, #0]
 8000294:	4906      	ldr	r1, [pc, #24]	@ (80002b0 <SystemInit+0x68>)
 8000296:	400a      	ands	r2, r1
 8000298:	601a      	str	r2, [r3, #0]
}
 800029a:	b002      	add	sp, #8
 800029c:	4770      	bx	lr
 800029e:	46c0      	nop			@ (mov r8, r8)
 80002a0:	40021000 	.word	0x40021000
 80002a4:	fe00ffff 	.word	0xfe00ffff
 80002a8:	e000ed00 	.word	0xe000ed00
 80002ac:	00003a98 	.word	0x00003a98
 80002b0:	fffffeff 	.word	0xfffffeff

080002b4 <__libc_init_array>:
 80002b4:	b570      	push	{r4, r5, r6, lr}
 80002b6:	2600      	movs	r6, #0
 80002b8:	4c0c      	ldr	r4, [pc, #48]	@ (80002ec <__libc_init_array+0x38>)
 80002ba:	4d0d      	ldr	r5, [pc, #52]	@ (80002f0 <__libc_init_array+0x3c>)
 80002bc:	1b64      	subs	r4, r4, r5
 80002be:	10a4      	asrs	r4, r4, #2
 80002c0:	42a6      	cmp	r6, r4
 80002c2:	d109      	bne.n	80002d8 <__libc_init_array+0x24>
 80002c4:	2600      	movs	r6, #0
 80002c6:	f000 f819 	bl	80002fc <_init>
 80002ca:	4c0a      	ldr	r4, [pc, #40]	@ (80002f4 <__libc_init_array+0x40>)
 80002cc:	4d0a      	ldr	r5, [pc, #40]	@ (80002f8 <__libc_init_array+0x44>)
 80002ce:	1b64      	subs	r4, r4, r5
 80002d0:	10a4      	asrs	r4, r4, #2
 80002d2:	42a6      	cmp	r6, r4
 80002d4:	d105      	bne.n	80002e2 <__libc_init_array+0x2e>
 80002d6:	bd70      	pop	{r4, r5, r6, pc}
 80002d8:	00b3      	lsls	r3, r6, #2
 80002da:	58eb      	ldr	r3, [r5, r3]
 80002dc:	4798      	blx	r3
 80002de:	3601      	adds	r6, #1
 80002e0:	e7ee      	b.n	80002c0 <__libc_init_array+0xc>
 80002e2:	00b3      	lsls	r3, r6, #2
 80002e4:	58eb      	ldr	r3, [r5, r3]
 80002e6:	4798      	blx	r3
 80002e8:	3601      	adds	r6, #1
 80002ea:	e7f2      	b.n	80002d2 <__libc_init_array+0x1e>
 80002ec:	08000314 	.word	0x08000314
 80002f0:	08000314 	.word	0x08000314
 80002f4:	08000318 	.word	0x08000318
 80002f8:	08000314 	.word	0x08000314

080002fc <_init>:
 80002fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002fe:	46c0      	nop			@ (mov r8, r8)
 8000300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000302:	bc08      	pop	{r3}
 8000304:	469e      	mov	lr, r3
 8000306:	4770      	bx	lr

08000308 <_fini>:
 8000308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030a:	46c0      	nop			@ (mov r8, r8)
 800030c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800030e:	bc08      	pop	{r3}
 8000310:	469e      	mov	lr, r3
 8000312:	4770      	bx	lr
