{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683911205852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683911205853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 11:06:45 2023 " "Processing started: Fri May 12 11:06:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683911205853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911205853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Pipeline -c RISC_V_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Pipeline -c RISC_V_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911205853 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1683911206360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683911206437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683911206437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Pipeline " "Found entity 1: RISC_V_Pipeline" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/UART_TX.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/UART_RX.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../src/UART.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/txshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/txshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 TXshift_register " "Found entity 1: TXshift_register" {  } { { "../src/TXshift_register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/shift_left_one.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/shift_left_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_one " "Found entity 1: shift_left_one" {  } { { "../src/shift_left_one.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/shift_left_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/rxshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rxshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXshift_register " "Found entity 1: RXshift_register" {  } { { "../src/RXshift_register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/rv32i_imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rv32i_imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_imm_gen " "Found entity 1: rv32i_imm_gen" {  } { { "../src/rv32i_imm_gen.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/rv32i_imm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_param " "Found entity 1: Reg_param" {  } { { "../src/Reg_param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683911217161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683911217161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683911217161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "../src/Mux4x1.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux4x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "../src/Mux2x1.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217172 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../src/Mux.v " "Entity \"Mux\" obtained from \"../src/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../src/Mux.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1683911217176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../src/Mux.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/memory_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Controller " "Found entity 1: Memory_Controller" {  } { { "../src/Memory_Controller.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Memory_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../src/GPIO.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_tx " "Found entity 1: FSM_UART_tx" {  } { { "../src/FSM_UART_tx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_rx " "Found entity 1: FSM_UART_rx" {  } { { "../src/FSM_UART_rx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "../src/FF_D_enable.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/ff_d_2enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_2enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_2enable " "Found entity 1: FF_D_2enable" {  } { { "../src/FF_D_2enable.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_2enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/decoder_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/decoder_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Onehot " "Found entity 1: Decoder_Onehot" {  } { { "../src/Decoder_Onehot.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "../src/Data_Path.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/id_iex.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/id_iex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_IEx " "Found entity 1: ID_IEx" {  } { { "../src/ID_IEx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/iex_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/iex_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IEx_IMem " "Found entity 1: IEx_IMem" {  } { { "../src/IEx_IMem.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IEx_IMem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/imem_iwb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/imem_iwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem_IWB " "Found entity 1: IMem_IWB" {  } { { "../src/IMem_IWB.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IMem_IWB.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/c_id_iex.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/c_id_iex.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_ID_IEx " "Found entity 1: c_ID_IEx" {  } { { "../src/c_ID_IEx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_ID_IEx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/c_iex_im.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/c_iex_im.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_IEx_IM " "Found entity 1: c_IEx_IM" {  } { { "../src/c_IEx_IM.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_IEx_IM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/c_im_iw.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/c_im_iw.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_IM_IW " "Found entity 1: c_IM_IW" {  } { { "../src/c_IM_IW.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_IM_IW.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_signals " "Found entity 1: control_signals" {  } { { "../src/control_signals.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/control_signals.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../src/aludec.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/aludec.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../src/controller.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217245 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu2.v(38) " "Verilog HDL warning at alu2.v(38): extended using \"x\" or \"z\"" {  } { { "../src/alu2.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/alu2.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683911217248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/alu2.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "../src/alu2.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/alu2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Pipeline_tb " "Found entity 1: RISC_V_Pipeline_tb" {  } { { "../src/RISC_V_Pipeline_tb.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardunit " "Found entity 1: hazardunit" {  } { { "../src/hazardunit.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/hazardunit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683911217254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911217254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Pipeline " "Elaborating entity \"RISC_V_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683911217325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "../src/RISC_V_Pipeline.v" "control" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(128) " "Verilog HDL assignment warning at controller.v(128): truncated value with size 32 to match size of target (1)" {  } { { "../src/controller.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683911217349 "|RISC_V_Pipeline|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signals controller:control\|control_signals:ctl_sig " "Elaborating entity \"control_signals\" for hierarchy \"controller:control\|control_signals:ctl_sig\"" {  } { { "../src/controller.v" "ctl_sig" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:control\|aludec:aludec " "Elaborating entity \"aludec\" for hierarchy \"controller:control\|aludec:aludec\"" {  } { { "../src/controller.v" "aludec" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_ID_IEx controller:control\|c_ID_IEx:c_pipreg0 " "Elaborating entity \"c_ID_IEx\" for hierarchy \"controller:control\|c_ID_IEx:c_pipreg0\"" {  } { { "../src/controller.v" "c_pipreg0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_IEx_IM controller:control\|c_IEx_IM:c_pipreg1 " "Elaborating entity \"c_IEx_IM\" for hierarchy \"controller:control\|c_IEx_IM:c_pipreg1\"" {  } { { "../src/controller.v" "c_pipreg1" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_IM_IW controller:control\|c_IM_IW:c_pipreg2 " "Elaborating entity \"c_IM_IW\" for hierarchy \"controller:control\|c_IM_IW:c_pipreg2\"" {  } { { "../src/controller.v" "c_pipreg2" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardunit hazardunit:h " "Elaborating entity \"hazardunit\" for hierarchy \"hazardunit:h\"" {  } { { "../src/RISC_V_Pipeline.v" "h" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path Data_Path:DataPath " "Elaborating entity \"Data_Path\" for hierarchy \"Data_Path:DataPath\"" {  } { { "../src/RISC_V_Pipeline.v" "DataPath" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Data_Path:DataPath\|Mux2x1:jalr_mux " "Elaborating entity \"Mux2x1\" for hierarchy \"Data_Path:DataPath\|Mux2x1:jalr_mux\"" {  } { { "../src/Data_Path.v" "jalr_mux" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_param:Pc " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_param:Pc\"" {  } { { "../src/Data_Path.v" "Pc" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Data_Path:DataPath\|Program_Memory:ROM " "Elaborating entity \"Program_Memory\" for hierarchy \"Data_Path:DataPath\|Program_Memory:ROM\"" {  } { { "../src/Data_Path.v" "ROM" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217385 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 255 Program_Memory.v(41) " "Verilog HDL warning at Program_Memory.v(41): number of words (11) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683911217397 "|RISC_V_Pipeline|Data_Path:DataPath|Program_Memory:ROM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDRIn Program_Memory.v(53) " "Verilog HDL Always Construct warning at Program_Memory.v(53): variable \"ADDRIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683911217401 "|RISC_V_Pipeline|Data_Path:DataPath|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(18) " "Net \"rom.data_a\" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683911217404 "|RISC_V_Pipeline|Data_Path:DataPath|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(18) " "Net \"rom.waddr_a\" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683911217405 "|RISC_V_Pipeline|Data_Path:DataPath|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(18) " "Net \"rom.we_a\" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683911217405 "|RISC_V_Pipeline|Data_Path:DataPath|Program_Memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_Path:DataPath\|ALU:Add_IF " "Elaborating entity \"ALU\" for hierarchy \"Data_Path:DataPath\|ALU:Add_IF\"" {  } { { "../src/Data_Path.v" "Add_IF" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID Data_Path:DataPath\|IF_ID:pip_reg0 " "Elaborating entity \"IF_ID\" for hierarchy \"Data_Path:DataPath\|IF_ID:pip_reg0\"" {  } { { "../src/Data_Path.v" "pip_reg0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_imm_gen Data_Path:DataPath\|rv32i_imm_gen:imm_gen " "Elaborating entity \"rv32i_imm_gen\" for hierarchy \"Data_Path:DataPath\|rv32i_imm_gen:imm_gen\"" {  } { { "../src/Data_Path.v" "imm_gen" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Data_Path:DataPath\|Reg_File:Reg_file " "Elaborating entity \"Reg_File\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\"" {  } { { "../src/Data_Path.v" "Reg_file" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Onehot Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec " "Elaborating entity \"Decoder_Onehot\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec\"" {  } { { "../src/Reg_File.v" "dec" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_File:Reg_file\|Reg_param:zero " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\|Reg_param:zero\"" {  } { { "../src/Reg_File.v" "zero" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_File:Reg_file\|Reg_param:sp " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\|Reg_param:sp\"" {  } { { "../src/Reg_File.v" "sp" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Data_Path:DataPath\|Reg_File:Reg_file\|Mux:Mux1to32_1 " "Elaborating entity \"Mux\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\|Mux:Mux1to32_1\"" {  } { { "../src/Reg_File.v" "Mux1to32_1" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_IEx Data_Path:DataPath\|ID_IEx:pip_reg1 " "Elaborating entity \"ID_IEx\" for hierarchy \"Data_Path:DataPath\|ID_IEx:pip_reg1\"" {  } { { "../src/Data_Path.v" "pip_reg1" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 Data_Path:DataPath\|Mux4x1:forwardMuxA " "Elaborating entity \"Mux4x1\" for hierarchy \"Data_Path:DataPath\|Mux4x1:forwardMuxA\"" {  } { { "../src/Data_Path.v" "forwardMuxA" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 Data_Path:DataPath\|alu2:Alu0 " "Elaborating entity \"alu2\" for hierarchy \"Data_Path:DataPath\|alu2:Alu0\"" {  } { { "../src/Data_Path.v" "Alu0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Overflow alu2.v(16) " "Verilog HDL or VHDL warning at alu2.v(16): object \"Overflow\" assigned a value but never read" {  } { { "../src/alu2.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/alu2.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683911217581 "|RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IEx_IMem Data_Path:DataPath\|IEx_IMem:pipreg2 " "Elaborating entity \"IEx_IMem\" for hierarchy \"Data_Path:DataPath\|IEx_IMem:pipreg2\"" {  } { { "../src/Data_Path.v" "pipreg2" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Controller Data_Path:DataPath\|Memory_Controller:MemCtrl " "Elaborating entity \"Memory_Controller\" for hierarchy \"Data_Path:DataPath\|Memory_Controller:MemCtrl\"" {  } { { "../src/Data_Path.v" "MemCtrl" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Path:DataPath\|Data_Memory:RAM " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Path:DataPath\|Data_Memory:RAM\"" {  } { { "../src/Data_Path.v" "RAM" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART Data_Path:DataPath\|UART:uart_0 " "Elaborating entity \"UART\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\"" {  } { { "../src/Data_Path.v" "uart_0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Data_Path:DataPath\|UART:uart_0\|Register:TXReg " "Elaborating entity \"Register\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|Register:TXReg\"" {  } { { "../src/UART.v" "TXReg" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX Data_Path:DataPath\|UART:uart_0\|UART_TX:TX " "Elaborating entity \"UART_TX\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\"" {  } { { "../src/UART.v" "TX" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Bit_Rate_Pulse:BR_pulse_tx " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Bit_Rate_Pulse:BR_pulse_tx\"" {  } { { "../src/UART_TX.v" "BR_pulse_tx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_tx Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|FSM_UART_tx:FSM_tx " "Elaborating entity \"FSM_UART_tx\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|FSM_UART_tx:FSM_tx\"" {  } { { "../src/UART_TX.v" "FSM_tx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Counter_Param:Counter_bits_tx " "Elaborating entity \"Counter_Param\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Counter_Param:Counter_bits_tx\"" {  } { { "../src/UART_TX.v" "Counter_bits_tx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXshift_register Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR " "Elaborating entity \"TXshift_register\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR\"" {  } { { "../src/UART_TX.v" "SR" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_2enable Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR\|FF_D_2enable:FF_\[0\].FF " "Elaborating entity \"FF_D_2enable\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR\|FF_D_2enable:FF_\[0\].FF\"" {  } { { "../src/TXshift_register.v" "FF_\[0\].FF" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX Data_Path:DataPath\|UART:uart_0\|UART_RX:RX " "Elaborating entity \"UART_RX\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\"" {  } { { "../src/UART.v" "RX" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|Bit_Rate_Pulse:BR_pulse_rx " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|Bit_Rate_Pulse:BR_pulse_rx\"" {  } { { "../src/UART_RX.v" "BR_pulse_rx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_rx Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx " "Elaborating entity \"FSM_UART_rx\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\"" {  } { { "../src/UART_RX.v" "FSM_rx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\|FF_D_enable:Sampling " "Elaborating entity \"FF_D_enable\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\|FF_D_enable:Sampling\"" {  } { { "../src/FSM_UART_rx.v" "Sampling" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXshift_register Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|RXshift_register:SR " "Elaborating entity \"RXshift_register\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|RXshift_register:SR\"" {  } { { "../src/UART_RX.v" "SR" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO Data_Path:DataPath\|GPIO:gpio_0 " "Elaborating entity \"GPIO\" for hierarchy \"Data_Path:DataPath\|GPIO:gpio_0\"" {  } { { "../src/Data_Path.v" "gpio_0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem_IWB Data_Path:DataPath\|IMem_IWB:pipreg3 " "Elaborating entity \"IMem_IWB\" for hierarchy \"Data_Path:DataPath\|IMem_IWB:pipreg3\"" {  } { { "../src/Data_Path.v" "pipreg3" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911217655 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1683911217908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683911218938 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Path:DataPath\|Data_Memory:RAM\|ram " "RAM logic \"Data_Path:DataPath\|Data_Memory:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683911218985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec\|Ram0 " "RAM logic \"Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../src/Decoder_Onehot.v" "Ram0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683911218985 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683911218985 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/db/RISC_V_Pipeline.ram0_Program_Memory_ea1e9648.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/db/RISC_V_Pipeline.ram0_Program_Memory_ea1e9648.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1683911218997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683911220780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[0\] GND " "Pin \"GPIO_out\[0\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[1\] GND " "Pin \"GPIO_out\[1\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[2\] GND " "Pin \"GPIO_out\[2\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[3\] GND " "Pin \"GPIO_out\[3\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[4\] GND " "Pin \"GPIO_out\[4\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[5\] GND " "Pin \"GPIO_out\[5\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[6\] GND " "Pin \"GPIO_out\[6\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_out\[7\] GND " "Pin \"GPIO_out\[7\]\" is stuck at GND" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683911222344 "|RISC_V_Pipeline|GPIO_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683911222344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "215 " "215 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683911228468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg " "Generated suppressed messages file C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911228647 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1683911228850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683911228989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683911228989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5190 " "Implemented 5190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683911229450 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683911229450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5169 " "Implemented 5169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683911229450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683911229450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683911229496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 11:07:09 2023 " "Processing ended: Fri May 12 11:07:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683911229496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683911229496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683911229496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683911229496 ""}
