<!DOCTYPE html>
<html lang="en">
<head>
 <meta charset="utf-8" data-spec="NVM Express® Management Interface Specification" data-revision="1.2c"/>
 <title>NVM Express Management Interface Specification 1.2c 2022.10.06 Ratified</title>
 <link rel="stylesheet" href="NVM Express Management Interface Specification 1.2c 2022.10.06 Ratified.css"/>
</head>
<body>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>13</span><span>: Mapping of SES-3 Sense Keys and Additional Sense Codes to Response Message Status</span>
    </p>
   </td>
  </tr>
  <tr>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Response Message Status Values</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>SES-3</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Sense Key</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Additional Sense Code</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enclosure Services Failure</span>
    </p>
   </td>
   <td rowspan="3">
    <p>
     <span>HARDWARE ERROR</span>
    </p>
   </td>
   <td>
    <p>
     <span>ENCLOSURE SERVICES FAILURE</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enclosure Services Transfer Failure</span>
    </p>
   </td>
   <td>
    <p>
     <span>ENCLOSURE SERVICES TRANSFER FAILURE</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enclosure Failure</span>
    </p>
   </td>
   <td>
    <p>
     <span>ENCLOSURE FAILURE</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enclosure Services Transfer Refused</span>
    </p>
   </td>
   <td>
    <p>
     <span>HARDWARE ERROR or ILLEGAL REQUEST</span>
    </p>
   </td>
   <td>
    <p>
     <span>ENCLOSURE SERVICES TRANSFER REFUSED</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Unsupported Enclosure Function</span>
    </p>
   </td>
   <td>
    <p>
     <span>ILLEGAL REQUEST</span>
    </p>
   </td>
   <td>
    <p>
     <span>UNSUPPORTED ENCLOSURE FUNCTION</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enclosure Services Unavailable</span>
    </p>
   </td>
   <td>
    <p>
     <span>NOT READY</span>
    </p>
   </td>
   <td>
    <p>
     <span>ENCLOSURE SERVICES UNAVAILABLE</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enclosure Degraded</span>
    </p>
   </td>
   <td>
    <p>
     <span>RECOVERED ERROR</span>
    </p>
   </td>
   <td>
    <p>
     <span>WARNING – ENCLOSURE DEGRADED</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>14</span><span>: Decimal and Binary Units</span>
    </p>
   </td>
  </tr>
  <tr>
   <th colspan="2" class="tcell0">
    <p>
     <span>Decimal</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Binary</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Symbol</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Power (base-10)</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Symbol</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Power (base-2)</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>kilo / k</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>kibi / Ki</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">10</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>mega / M</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">6</span>
    </p>
   </td>
   <td>
    <p>
     <span>mebi / Mi</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">20</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>giga / G</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">9</span>
    </p>
   </td>
   <td>
    <p>
     <span>gibi / Gi</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">30</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>tera / T</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">12</span>
    </p>
   </td>
   <td>
    <p>
     <span>tebi / Ti</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">40</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>peta / P</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">15</span>
    </p>
   </td>
   <td>
    <p>
     <span>pebi / Pi</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">50</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>exa / E</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">18</span>
    </p>
   </td>
   <td>
    <p>
     <span>exbi / Ei</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">60</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>zetta / Z</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">21</span>
    </p>
   </td>
   <td>
    <p>
     <span>zebi / Zi</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">70</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>yotta / Y</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span><span class="txtfmt0">24</span>
    </p>
   </td>
   <td>
    <p>
     <span>yobi / Yi</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span><span class="txtfmt0">80</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="33">
    <p>
     <span>Figure </span><span>15</span><span>: Byte, Word, and Dword Relationships</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
    <p>
     <span> 7</span>
    </p>
   </td>
   <td>
    <p>
     <span> 6</span>
    </p>
   </td>
   <td>
    <p>
     <span> 5</span>
    </p>
   </td>
   <td>
    <p>
     <span> 4</span>
    </p>
   </td>
   <td>
    <p>
     <span> 3</span>
    </p>
   </td>
   <td>
    <p>
     <span> 2</span>
    </p>
   </td>
   <td>
    <p>
     <span> 1</span>
    </p>
   </td>
   <td>
    <p>
     <span> 0</span>
    </p>
   </td>
   <td>
    <p>
     <span>bit</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
    <p>
     <span>byte</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 9</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 8</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 7</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 6</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 5</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 4</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 3</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 2</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 1</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 0</span>
    </p>
   </td>
   <td>
    <p>
     <span>bit</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
    <p>
     <span>word</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td colspan="8">
    <p>
     <span>byte 1</span>
    </p>
   </td>
   <td colspan="8">
    <p>
     <span>byte 0</span>
    </p>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31</span>
    </p>
   </td>
   <td>
    <p>
     <span>30</span>
    </p>
   </td>
   <td>
    <p>
     <span>29</span>
    </p>
   </td>
   <td>
    <p>
     <span>28</span>
    </p>
   </td>
   <td>
    <p>
     <span>27</span>
    </p>
   </td>
   <td>
    <p>
     <span>26</span>
    </p>
   </td>
   <td>
    <p>
     <span>25</span>
    </p>
   </td>
   <td>
    <p>
     <span>24</span>
    </p>
   </td>
   <td>
    <p>
     <span>23</span>
    </p>
   </td>
   <td>
    <p>
     <span>22</span>
    </p>
   </td>
   <td>
    <p>
     <span>21</span>
    </p>
   </td>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>19</span>
    </p>
   </td>
   <td>
    <p>
     <span>18</span>
    </p>
   </td>
   <td>
    <p>
     <span>17</span>
    </p>
   </td>
   <td>
    <p>
     <span>16</span>
    </p>
   </td>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 9</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 8</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 7</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 6</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 5</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 4</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 3</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 2</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 1</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span><span> 0</span>
    </p>
   </td>
   <td>
    <p>
     <span>bit</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
    <p>
     <span>dword</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td colspan="16">
   </td>
   <td colspan="16">
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td colspan="16">
    <p>
     <span>word 1</span>
    </p>
   </td>
   <td colspan="16">
    <p>
     <span>word 0</span>
    </p>
   </td>
   <td>
    <p>
     <span>word</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="16">
   </td>
   <td colspan="16">
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td colspan="8">
    <p>
     <span>byte 3</span>
    </p>
   </td>
   <td colspan="8">
    <p>
     <span>byte 2</span>
    </p>
   </td>
   <td colspan="8">
    <p>
     <span>byte 1</span>
    </p>
   </td>
   <td colspan="8">
    <p>
     <span>byte 0</span>
    </p>
   </td>
   <td>
    <p>
     <span>byte</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td colspan="8">
   </td>
   <td>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>16</span><span>: SMBus/I2C Elements and Requirements</span>
    </p>
   </td>
  </tr>
  <tr>
   <th rowspan="2" class="tcell0">
    <p>
     <span>SMBus/I2C Element</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Default SMBus/I2C Address</span>
    </p>
   </th>
   <th rowspan="2" class="tcell0">
    <p>
     <span>SMBus ARP Support</span>
    </p>
   </th>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Required Element Presence</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Hex Format</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Binary Format </span><span class="txtfmt0">1</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>FRU Information Device</span>
    </p>
   </td>
   <td>
    <p>
     <span>A6h</span>
    </p>
   </td>
   <td>
    <p>
     <span>1010_011xb</span>
    </p>
   </td>
   <td>
    <p>
     <span>Optional</span>
    </p>
   </td>
   <td>
    <p>
     <span>Required on an NVMe Storage Device with </span><span class="txtfmt1">no</span><span> Expansion Connectors. Undefined on NVMe Enclosures.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>FRU Information Device</span>
    </p>
   </td>
   <td>
    <p>
     <span>A4h</span>
    </p>
   </td>
   <td>
    <p>
     <span>1010_010xb</span>
    </p>
   </td>
   <td>
    <p>
     <span>Optional</span>
    </p>
   </td>
   <td>
    <p>
     <span>Required on Carriers (i.e., an NVMe Storage Device with </span><span class="txtfmt1">one or more</span><span> Expansion Connectors). Undefined on NVMe Enclosures.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>SMBus/I2C Management Endpoint</span>
    </p>
   </td>
   <td>
    <p>
     <span>3Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>0011_101xb</span>
    </p>
   </td>
   <td>
    <p>
     <span>Optional</span>
    </p>
   </td>
   <td>
    <p>
     <span>Required if an NVMe Storage Device or NVMe Enclosure </span><span>contains </span><span>an SMBus/I2C Management Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>SMBus/I2C Mux</span>
    </p>
   </td>
   <td>
    <p>
     <span>E8h</span>
    </p>
   </td>
   <td>
    <p>
     <span>1110_100xb</span>
    </p>
   </td>
   <td>
    <p>
     <span>Optional</span>
    </p>
   </td>
   <td>
    <p>
     <span>For NVMe Storage Devices, required if there is more than one SMBus/I2C element on any SMBus/I2C channel with the same SMBus/I2C address that does not support ARP. Undefined on NVMe Enclosures.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Basic Management Command </span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>D4h</span>
    </p>
   </td>
   <td>
    <p>
     <span>1101_010xb</span>
    </p>
   </td>
   <td>
    <p>
     <span>Optional</span>
    </p>
   </td>
   <td>
    <p>
     <span>For NVMe Storage Devices, not recommended for new designs. Undefined on NVMe Enclosures.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="5">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol30">
     <li>
      <span>The x represents the SMBus/I2C read/write bit.</span>
     </li>
     <li>
      <span>The NVMe Basic Management Command is defined in Appendix A as an informative technical note.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>17</span><span>: SMBus/I2C Element UDID</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Field</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>127:120</span>
    </p>
   </td>
   <td>
    <p>
     <span>Device Capabilities</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field describes the device capabilities.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:6</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Address Type:</span><span> This field describes the type of address contained in the device. Refer to the MCTP SMBus/I2C Transport Binding Specification.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5:1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">PEC Supported: </span><span>All MCTP transactions shall include a Packet Error Code (PEC) byte. This bit shall be set to ‘1’ to indicate support for PEC.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>119:112</span>
    </p>
   </td>
   <td>
    <p>
     <span>Version and Revision</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field is used to identify the UDID version and silicon revision.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:6</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5:3</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">UDID Version: </span><span>This field specifies the UDID version and shall be set to 001b.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2:0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Silicon Revision ID: </span><span>This field is used to specify a vendor specific silicon revision level.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>111:96</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field contains the PCI-SIG vendor ID for the Management Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>95:80</span>
    </p>
   </td>
   <td>
    <p>
     <span>Device ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field contains a vendor assigned device ID for the Management Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>79:64</span>
    </p>
   </td>
   <td>
    <p>
     <span>Interface</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field defines the SMBus version and the Interface Protocols supported.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:08</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>07</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">ZONE: </span><span>This bit shall be cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>06</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">IPMI: </span><span>This bit shall be cleared to ‘0’. </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>05</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">ASF: </span><span>This bit shall be set to ‘1’. Refer to the MCTP SMBus/I2C Transport Binding Specification.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>04</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">OEM: </span><span>This bit shall be set to ‘1&#x27;.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>03:00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">SMBus Version: </span><span>This field shall be set to 4h for SMBus Version 2.0, or to 5h for SMBus Version 3.0 and 3.1.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>63:48</span>
    </p>
   </td>
   <td>
    <p>
     <span>Subsystem Vendor ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field contains the PCI-SIG vendor ID for the Management Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>47:32</span>
    </p>
   </td>
   <td>
    <p>
     <span>Subsystem Device ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field contains a vendor assigned device ID for the Management Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field ensures all UDIDs from a vendor are unique and is used to associate elements implemented within an NVMe Storage Device or NVMe Enclosure.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>31:30</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">UDID Type:</span><span> This field distinguishes which NVM Subsystem that implements multiple SMBus elements is providing the UDID. </span><span>Note that Management Controllers implemented to versions prior to NVMe-MI 1.1 may be incompatible with devices using values 1h and 3h.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0h</span>
          </p>
         </td>
         <td>
          <p>
           <span>FRU Information Device</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1h</span>
          </p>
         </td>
         <td>
          <p>
           <span>SMBus/I2C Mux</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>2h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Management Endpoint</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>3h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Vendor Specific Devices</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>29:00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">UDID Device ID: </span><span>This field contains a unique vendor assigned ID for the NVM Subsystem. The ID is different in each NVM Subsystem instance and remains static during the life of the device.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>19</span><span>: NVMe-MI Message Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">MCTP Data (MCTPD):</span><span> This field contains the Message Type and Integrity Check fields as defined by the MCTP Base Specification.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Integrity Check (IC): </span><span>This </span><span>bit</span><span> is defined by the MCTP Base Specification and indicates whether the MCTP message is covered by an overall MCTP Message Integrity Check.</span>
       </p>
       <p>
        <span>All NVMe-MI </span><span>Messages in the out-of-band mechanism shall be </span><span>protected by a CRC and thus this bit shall be set to ‘1’ in all </span><span>out-of-band </span><span>NVMe-MI </span><span>Messages.</span>
       </p>
       <p>
        <span>All NVMe-MI Messages in the in-band tunneling mechanism shall not be protected by a CRC and thus this bit shall be cleared to ‘0’ in all in-band NVMe-MI Messages</span><span>.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Message Type (MT): </span><span>This field is defined by the MCTP Base Specification for the message type. This field shall be set to 4h in all NVMe-MI </span><span>Messages</span><span>. Refer to </span><span>the </span><span>MCTP IDs and Codes </span><span>specification</span><span>.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Parameters (NMP):</span><span> This field contains parameters applicable to the NVMe-MI Message.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Request or Response (ROR):</span><span> This </span><span>bit</span><span> indicates whether the message is a Request Message or Response Message. This </span><span>bit</span><span> is cleared to ‘0’ for Request Messages. This </span><span>bit</span><span> is set to ‘1’ for Response Messages.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:3</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVMe-MI Message Type (NMIMT): </span><span>This field specifies the NVMe-MI Message Type. Refer to the sections referenced in the table below for details about each NVMe-MI Message Type and whether they apply to the out-of-band mechanism, the in-band tunneling mechanism, or both.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Reference Section</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Control Primitive</span>
          </p>
         </td>
         <td>
          <p>
           <span>4.2.1</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1h</span>
          </p>
         </td>
         <td>
          <p>
           <span>NVMe-MI Command</span>
          </p>
         </td>
         <td>
          <p>
           <span>5</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>2h</span>
          </p>
         </td>
         <td>
          <p>
           <span>NVMe Admin Command</span>
          </p>
         </td>
         <td>
          <p>
           <span>6</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>3h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Reserved</span>
          </p>
         </td>
         <td>
          <p>
           <span>-</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>4h</span>
          </p>
         </td>
         <td>
          <p>
           <span>PCIe Command</span>
          </p>
         </td>
         <td>
          <p>
           <span>7</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>5h to Fh</span>
          </p>
         </td>
         <td>
          <p>
           <span>Reserved</span>
          </p>
         </td>
         <td>
          <p>
           <span>-</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2:1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Command Slot Identifier (CSI):</span><span> This </span><span>bit</span><span> indicates the Command Slot with which the </span><span>NVMe-MI Message</span><span> is associated. For Request Messages this </span><span>bit</span><span> indicates the Command Slot with which the Request Message is associated. For Response Messages, this </span><span>bit</span><span> indicates the Command Slot associated with the Request Message with which the Response Message is associated.</span><span> This bit is only applicable to NVMe-MI Messages in the out-of-band mechanism. This bit is reserved for NVMe-MI Messages in the in-band tunneling mechanism.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0b</span>
          </p>
         </td>
         <td>
          <p>
           <span>Command Slot 0</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1b</span>
          </p>
         </td>
         <td>
          <p>
           <span>Command Slot 1</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Command Initiated Auto Pause (CIAP):</span><span> If this bit is set to ‘1’ in a Command Message, the Management Endpoint shall be automatically paused when the Command Message enters the Process state. If this bit is cleared to ‘0’ in a Command Message, the Management Endpoint shall not be automatically paused when the Command Message enters the Process state.</span><span> The usage requirements for this bit are as follows:</span>
       </p>
       <table>
        <tr>
         <th colspan="2" class="tcell0">
          <p>
           <span>Mechanism</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>CIAP Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Usage Requirement</span>
          </p>
         </th>
        </tr>
        <tr>
         <td rowspan="4">
          <p>
           <span>Out-of-band</span>
          </p>
         </td>
         <td rowspan="2">
          <p>
           <span>Command Messages</span>
          </p>
         </td>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is permitted.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is permitted.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td rowspan="2">
          <p>
           <span>Any NVMe-MI Message other than a Command Message</span>
          </p>
         </td>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is required.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is prohibited. An Invalid Parameter Error Response with the PEL field indicating this bit shall be returned.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td colspan="2" rowspan="2">
          <p>
           <span>In-band Tunneling</span>
          </p>
         </td>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is required.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is prohibited. An Invalid Parameter Error Response with the PEL field indicating this bit shall be returned.</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Management Endpoint Buffer (MEB):</span><span> This bit indicates whether the Message Data</span><span> in a Command Message</span><span> is contained in the Message Data field of this NVMe-MI Message or in the Management Endpoint Buffer. Refer to section </span><span>3.1</span><span>.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0b</span>
          </p>
         </td>
         <td>
          <p>
           <span>The Message Data is contained in the Message Data of this NVMe-MI Message.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1b</span>
          </p>
         </td>
         <td>
          <p>
           <span>The Message Data is contained in the Management Endpoint Buffer.</span>
          </p>
         </td>
        </tr>
       </table>
       <p>
        <span>The usage requirements for this bit are as follows:</span>
       </p>
       <table>
        <tr>
         <th colspan="2" class="tcell0">
          <p>
           <span>Mechanism</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>MEB Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Usage Requirement</span>
          </p>
         </th>
        </tr>
        <tr>
         <td rowspan="4">
          <p>
           <span>Out-of-band</span>
          </p>
         </td>
         <td rowspan="2">
          <p>
           <span>Command Messages</span>
          </p>
         </td>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is permitted.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is permitted.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td rowspan="2">
          <p>
           <span>Any NVMe-MI Message other than a Command Message</span>
          </p>
         </td>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is required.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is prohibited. An Invalid Parameter Error Response with the PEL field indicating this bit shall be returned.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td colspan="2" rowspan="2">
          <p>
           <span>In-band Tunneling</span>
          </p>
         </td>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is required.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>This value is prohibited. An Invalid Parameter Error Response with the PEL field indicating this bit shall be returned.</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:4</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Data (DATA):</span><span> This field contains the NVMe-MI </span><span>Message</span><span> payload. The format of this field depends on the NVMe-MI Message Type.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check (MIC):</span><span> </span><span>If the Integrity Check (IC) bit is set to ‘1’, then this</span><span> field contains a CRC computed over the contents of the </span><span>NVMe-MI Message.</span><span> Refer to section </span><span>3.1.1.1</span><span>.</span>
    </p>
    <p>
     <span>If the IC bit is cleared to ‘0’, then this field is not included in the NVMe-MI Message.</span>
    </p>
    <p>
     <span>This field is byte aligned.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>20</span><span>: </span><span>Rocksoft</span><span class="txtfmt0">TM</span><span> Model CRC Algorithm parameters</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Parameter</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Value</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Name</span>
    </p>
   </td>
   <td>
    <p>
     <span>&quot;CRC-32C&quot;</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Width</span>
    </p>
   </td>
   <td>
    <p>
     <span>32</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Poly</span>
    </p>
   </td>
   <td>
    <p>
     <span>1EDC6F41h</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Init</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFFFFFFFh</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>RefIn</span>
    </p>
   </td>
   <td>
    <p>
     <span>True</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>RefOut</span>
    </p>
   </td>
   <td>
    <p>
     <span>True</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>XorOut</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFFFFFFFh</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Check</span>
    </p>
   </td>
   <td>
    <p>
     <span>E3069283h</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="26">
    <p>
     <span>Figure </span><span>21</span><span>: Message Integrity Check Example</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <th colspan="25" class="tcell1">
    <p>
     <span class="txtfmt2">Message Body (Length = Y bytes)</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
   </td>
   <th colspan="8" class="tcell0">
    <p>
     <span class="txtfmt2">Byte 0</span>
    </p>
   </th>
   <th colspan="8" class="tcell0">
    <p>
     <span class="txtfmt2">Byte 1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span class="txtfmt2">…</span>
    </p>
   </th>
   <th colspan="8" class="tcell0">
    <p>
     <span class="txtfmt2">Byte Y - 1</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>M(x) =</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span>6</span>
    </p>
   </td>
   <td>
    <p>
     <span>7</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span>6</span>
    </p>
   </td>
   <td>
    <p>
     <span>7</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span>6</span>
    </p>
   </td>
   <td>
    <p>
     <span>7</span>
    </p>
   </td>
   <td>
    <p>
     <span> </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
   <td>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>23</span><span>: MCTP Packet Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Field Name</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Field Size</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Medium-Specific Header</span>
    </p>
   </td>
   <td>
    <p>
     <span>varies</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Header Version</span>
    </p>
   </td>
   <td>
    <p>
     <span>4 bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td>
    <p>
     <span>4 bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Destination Endpoint ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>8 bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Source Endpoint ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>8 bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Msg tag (Message Tag)</span>
    </p>
   </td>
   <td>
    <p>
     <span>3 bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>TO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1 bit</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Pkt Seq #</span>
    </p>
   </td>
   <td>
    <p>
     <span>2 bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>EOM</span>
    </p>
   </td>
   <td>
    <p>
     <span>1 bit</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>SOM</span>
    </p>
   </td>
   <td>
    <p>
     <span>1 bit</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Packet Payload</span>
    </p>
   </td>
   <td>
    <p>
     <span>varies</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Medium-Specific Trailer</span>
    </p>
   </td>
   <td>
    <p>
     <span>varies</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>27</span><span>: Response Message Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>3:0</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Message Header (NMH): Refer to section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Status (STATUS):</span><span> This field indicates the status associated with the Response Message. Response Message Status values are summarized in </span><span>Figure 28</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:5</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Response Body</span><span class="txtfmt2"> (RESPB):</span><span class="txtfmt2"> </span><span>This field contains response specific fields whose format is dependent on the </span><span>NVMe-MI Message Type and </span><span>Status field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check:</span><span> Refer to </span><span>section</span><span> </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>28</span><span>: Response Message Status Values</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Value</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Response</span><span> Message</span><span> Format Section</span>
    </p>
   </th>
  </tr>
  <tr>
   <td colspan="3" class="tcell2">
    <p>
     <span>Status Values that do not indicate an error (i.e., Success Response).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Success: </span><span>The command completed successfully.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">More Processing Required: </span><span>The </span><span>Command Message</span><span> is in progress and requires more time to complete processing. When this Response Message Status is used in a Response Message, a subsequent </span><span>Response Message </span><span>contains the result of the Command Message. This Response Message Status shall not be sent more than once per </span><span>Command </span><span>Message</span><span>, except for retransmission due to a Replay Control Primitive as described in section </span><span>4.2.1.5</span><span>.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.3</span><span> </span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3" class="tcell2">
    <p>
     <span>Status Values that indicate an error (i.e., Error Response).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Internal Error: </span><span>The </span><span>Request Message</span><span> could not be processed due to a vendor specific internal error.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Invalid Command Opcode:</span><span> The associated command opcode field is not valid. Invalid opcodes include reserved and optional opcodes that are not implemented.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Invalid Parameter: </span><span>Invalid parameter field value. Request Messages received with reserved or unimplemented values in defined fields shall be completed with an Invalid Parameter Error Response</span><span>.</span><span> Other error conditions that result in Invalid Parameter Error Response are </span><span>specified </span><span>elsewhere in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.2</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Invalid Command Size: </span><span>The </span><span>size of the </span><span>Message Body of the </span><span>Request </span><span>Message was</span><span> different</span><span> than expected due to a reason other than too much or too little </span><span>Request Data</span><span> (e.g., the </span><span>Request </span><span>Message</span><span> did not contain all the required parameters or </span><span>Request Data</span><span> was </span><span>present when not expected).</span>
    </p>
    <p>
     <span>The expected </span><span>size of the </span><span>Message Body</span><span> is determined by the </span><span>NVMe-MI Message Type and</span><span> opcode assuming no other errors are detected (e.g., Invalid Command Opcode or Invalid Parameter). </span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Invalid Command Input Data Size: </span><span>The Command Message requires </span><span>Request Data</span><span> and contains too much or too little </span><span>Request Data</span><span>.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Access Denied:</span><span> A </span><span>Request Message</span><span> was prohibited from being </span><span>processed</span><span> due to a vendor specific protection mechanism or the Command and Feature Lockdown feature (refer to the NVM Express Base Specification).</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08h </span><span>to</span><span> 1Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">VPD Updates Exceeded: </span><span>More updates to the VPD are attempted than allowed.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Inaccessible:</span><span> The PCIe functionality is not available at this time.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>22h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Management Endpoint Buffer Cleared Due to Sanitize: </span><span>An attempt was made</span><span> to</span><span> </span><span>read</span><span> </span><span>data </span><span>as defined in section </span><span>4.2.3</span><span> </span><span>in the Management Endpoint Buffer that was zeroed due to a sanitize operation.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Enclosure Services Failure:</span><span> The Enclosure Services Process has failed in an unknown manner.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>24h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Enclosure Services Transfer Failure:</span><span> Communication with the Enclosure Services Process has failed.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>25h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Enclosure Failure:</span><span> An unrecoverable enclosure failure has been detected by the Enclosure Services Process.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>26h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Enclosure Services Transfer Refused:</span><span> The NVM Subsystem or Enclosure Services Process indicated an error or an invalid format in communication.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>27h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Unsupported Enclosure Function:</span><span> An SES Send command has been attempted to a simple Subenclosure.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>28h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Enclosure Services Unavailable:</span><span> The NVM Subsystem or Enclosure Services Process has encountered an error but may become available again.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>29h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Enclosure Degraded:</span><span> A noncritical failure has been detected by the Enclosure Services Process.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Sanitize In Progress:</span><span> The requested command is prohibited while a sanitize operation is in progress. Refer to section </span><span>8.1</span><span>.</span>
    </p>
   </td>
   <td>
    <p>
     <span>4.1.2.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2Bh to</span><span> DFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3" class="tcell2">
    <p>
     <span>Status Values that may or may not indicate an error.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>E0h </span><span>to</span><span> FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>31</span><span>: Invalid Parameter Error Response Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:5</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Parameter Error Location (PEL):</span><span> This field indicates the request parameter within the Request Message that contains </span><span>an</span><span> invalid parameter</span><span>.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>23:</span><span>08</span>
       </p>
      </td>
      <td>
       <p>
        <span>Least-significant </span><span>byte </span><span>of</span><span> the Request Message of the parameter that contained the error. </span><span>If the error is beyond byte 65,535, then the value 65,535 is reported in this field</span><span>.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>07:03</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>02:00</span>
       </p>
      </td>
      <td>
       <p>
        <span>Least-significant</span><span> </span><span>b</span><span>it in </span><span>the </span><span>least-significant</span><span> </span><span>byte of </span><span>the Request Message of the parameter that contained the error. Valid values are 0 to 7.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>33</span><span>: More Processing Required Response Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Byte</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:6</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">More Processing Required Time (MPRT):</span><span> This field indicates the worst-case amount of additional time in 100</span><span> </span><span>ms units that the Management Controller should wait for the Management Endpoint to complete processing of the Command Message. A value of FFFFh in this field indicates that greater than or equal to 6,553.5</span><span> </span><span>s more processing time is required.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>36</span><span>: Control Primitive Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header (NMH):</span><span> Refer to section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Opcode (CPO):</span><span> This field specifies the opcode of the Control Primitive to be processed. Refer to </span><span>Figure </span><span>37</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Tag (TAG): </span><span>This field contains an opaque value that is sent from the Management Controller in the Control Primitive and returned by the Management Endpoint in the associated Response Message.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Parameter (CPSP):</span><span> This field is used to pass Control Primitive specific parameter information. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check (MIC):</span><span> Refer to section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>37</span><span>: Control Primitive</span><span> Opcodes</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Opcode</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>O/M</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Command</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt3">Pause</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt3">Resume</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt3">Abort</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Get State</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Replay</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05h to EFh</span>
    </p>
   </td>
   <td>
   </td>
   <td>
    <p>
     <span class="txtfmt3">Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>F0h to FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol41">
     <li>
      <span>O/M: O = Optional, M = Mandatory.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>39</span><span>: Control Primitive Success Response Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header (NMH):</span><span> Refer to section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Status (STATUS): </span><span>Refer to section </span><span>4.1.2</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Tag (TAG): </span><span>This field contains an opaque value that is passed by the Management Endpoint from the Control Primitive to the associated Response Message. The Response Message contains the same value in this field as the corresponding Request Message.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Response (CPSR):</span><span> This field is used to return Control Primitive specific status.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check (MIC): </span><span>Refer to section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>40</span><span>: Pause Control Primitive Success Response Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Response (CPSR):</span><span> This field is used to return Control Primitive specific status.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:02</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Pause Flag Status Slot 1 (PFSS1):</span><span> This bit indicates whether or not Command Slot 1 is paused after completing the </span><span>Pause Control Primitive</span><span>. This bit set to ‘1’ indicates th</span><span>at</span><span> Command Slot </span><span>1 </span><span>is paused. This bit cleared to ‘0’ indicates th</span><span>at</span><span> Command Slot</span><span> 1</span><span> is not paused.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Pause Flag Status Slot 0 (PFSS0):</span><span> This bit indicates whether or not Command Slot 0 is paused after completing the </span><span>Pause Control Primitive</span><span>. This bit set to ‘1’ indicates th</span><span>at</span><span> Command Slot</span><span> 0</span><span> is paused. This bit cleared to ‘0’ indicates th</span><span>at</span><span> Command Slot</span><span> 0</span><span> is not paused.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>41</span><span>: Abort Control Primitive Success Response Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Response (CPSR):</span><span> This field is used to return Control Primitive specific status.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:02</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01:00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Command Processing Abort Status (CPAS):</span><span> This field indicates the effect of the </span><span>Abort Control Primitive</span><span> on the processing of the Command Message associated with the Command Slot.</span>
       </p>
       <table>
        <tr>
         <th class="tcell3">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell3">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>00b</span>
          </p>
         </td>
         <td>
          <p>
           <span>Command aborted after processing completed or no command to abort.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>01b</span>
          </p>
         </td>
         <td>
          <p>
           <span>Command aborted before processing began.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>10b</span>
          </p>
         </td>
         <td>
          <p>
           <span>Command processing partially completed.</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>11b</span>
          </p>
         </td>
         <td>
          <p>
           <span>Reserved</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>42</span><span>: Get State Control Primitive Request Message Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Parameter (CPSP):</span><span> This field is used to pass Control Primitive specific parameter information.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:01</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Clear Error State Flags (CESF):</span><span> </span><span>If this bit is set to ‘1’, then the Management Endpoint shall clear the error state flags. If this bit is cleared to ‘0’, then the Management Endpoint shall not clear the error state flags.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>43</span><span>: Get State Control Primitive Success Response Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Response (CPSR):</span><span> This field is used to return Control Primitive specific status.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>C</span><span>o</span><span>mm</span><span>a</span><span>n</span><span>d</span><span>S</span><span>lot</span><span> Specific</span><span class="txtfmt0">1</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15</span>
       </p>
      </td>
      <td>
       <p>
        <span>Yes</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Pause Flag (PFLG):</span><span> This bit indicates whether or not the Command Slot is paused. This bit set to ‘1’ indicates the Command Slot is paused. This bit cleared to ‘0’ indicates the Command Slot is not paused.</span>
       </p>
       <p>
        <span>While the Pause Flag is set, the Management Endpoint disables the timeout waiting for packet timer</span><span> (refer to section</span><span> </span><span>4.2.1.1</span><span>)</span><span> for the Command Slot and does not transmit responses to Command Messages.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>14</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVM Subsystem Reset Occurred (NSSRO):</span><span> This bit indicates when an NVM Subsystem Reset occurs while main power is applied. This bit is set to ‘1’ if the last occurrence of an NVM Subsystem Reset occurred while main power was applied to the NVM Subsystem. This bit is cleared to ‘0’ following a power cycle and following a </span><span>Get State Control Primitive</span><span> with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>13</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Bad Packet or Other Physical Layer (BPOPL):</span><span> This bit is set to ‘1’ if a packet sent to the Management Endpoint failed a transport specific packet integrity check since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>12</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Bad, Unexpected, or Expired Message Tag (BUEMT):</span><span> This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>11</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Out-of-Sequence Packet Sequence Number (OSPSN):</span><span> This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>10</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Unexpected Middle or End of Packet (UMEP): </span><span>This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>09</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Incorrect Transmission Unit (ITU): </span><span>This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>08</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Unknown Destination ID (UDSTID): </span><span>This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>07</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Bad Header Version (BHVS): </span><span>This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>06</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Unsupported Transmission Unit (UTUNT): </span><span>This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>05</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Timeout</span><span> </span><span class="txtfmt2">Waiting for a Packet (WPTT):</span><span> This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>04</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Bad Message Integrity Check Error (BMICE):</span><span> This bit is set to ‘1’ if the Management Endpoint detected an error of this type (refer to the MCTP Base Specification) since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>03</span>
       </p>
      </td>
      <td>
       <p>
        <span>No</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Command Message to non-Idle Command Slot (CMNICS): </span><span>This bit is set to ‘1’ if the Management Endpoint </span><span class="txtfmt4">discarded one or more Command Messages due to overlapping</span><span> Command Messages to a Command Slot since the last time </span><span>Get State Control Primitive</span><span> was processed with the CESF bit set to ‘1’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>02</span>
       </p>
      </td>
      <td>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01:00</span>
       </p>
      </td>
      <td>
       <p>
        <span>Yes</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Slot Command Servicing State (SSTA):</span><span> This field indicates the current command servicing state of the Command Slot. An implementation may choose to indicate only the Idle and Process states in this field. Refer to </span><span>Figure </span><span>34</span><span>.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Idle</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Receive</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>2h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Process</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>3h</span>
          </p>
         </td>
         <td>
          <p>
           <span>Transmit</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
     <tr>
      <td colspan="3">
       <p>
        <span>Notes</span><span>:</span>
       </p>
       <ol class="ol35">
        <li>
         <span>Command Slot Specific. A ‘Yes’ in this column indicates the value of the field is independent per Command Slot within a Management Endpoint.</span><span> </span><span>A ‘No’ in this column </span><span>indicates </span><span>the same value </span><span>is </span><span>reported for either Command Slot.</span>
        </li>
       </ol>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>44</span><span>:</span><span> Replay Control Primitive Request Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Parameter (CPSP):</span><span> This field is used to pass Control Primitive specific parameter information.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:08</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>07:00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Response Replay Offset (RRO):</span><span> This field specifies the starting packet number from which the Response Message associated with the last Command Message processed in the Command Slot shall be replayed.</span>
       </p>
       <p>
        <span>This is a 0’s based value. When this field is cleared to </span><span>0h</span><span>, the first packet of the associated Response Message is the first packet replayed.</span>
       </p>
       <p>
        <span>If this field specifies an offset that is beyond the length of the Response Message, then processing of the Control Primitive is aborted and the Management Endpoint </span><span>shall </span><span>transmit an Invalid Parameter Error Response</span><span> with the PEL field indicating this field</span><span>.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>45</span><span>: Replay Control Primitive Success Response Fields</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Control Primitive Specific Response (CPSR):</span><span> This field is used to return Control Primitive specific status.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:01</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Response Replay (RR):</span><span> This bit indicates if a previous Response Message is retransmitted. This </span><span>bit</span><span> is set to ‘1’ if the requested Response Message is retransmitted by the Management Endpoint. This </span><span>bit</span><span> is cleared to ‘0’ if the requested Response Message is not retransmitted.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>47</span><span>: NVMe-MI Send Command Request Message to NVMe Admin Command SQE Mapping Table</span>
    </p>
   </td>
  </tr>
  <tr>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe-MI Command Request Message</span>
    </p>
   </th>
   <th colspan="3" class="tcell0">
    <p>
     <span>NVMe Admin Command SQE Mapping</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Not applicable (n/a)</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Command Dword 0 (CDW0):</span><span> Refer to the NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>If the tunneled NVMe-MI Command requires one or more Namespaces to be specified, then the applicable Namespace Identifiers are specified by the tunneled NVMe-MI Command.</span>
    </p>
   </td>
   <td>
    <p>
     <span>07:04</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Namespace Identifier (NSID):</span><span> This field should be cleared to 0h by host software. Refer to the NVM Express Base Specification for more details.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>These bytes have no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>23:08</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Refer to the NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>There is no equivalent of DPTR in this specification. In NVMe-MI Send, the Request Data is included in the Request Data portion of the Request Message.</span>
    </p>
   </td>
   <td>
    <p>
     <span>39:24</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Data Pointer (DPTR):</span><span> This field contains a pointer to the start of the data buffer that contains the Request Data portion of the NVMe-MI Command that is being tunneled. If there is no Request Data for this command, then this field is ignored. Refer to the NVM Express Base Specification for the definition of this field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Message Header (NMH)</span>
    </p>
   </td>
   <td>
    <p>
     <span>43:40</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Command Dword 10 (CDW10):</span><span> Dword 0 of the Request Message (NMH) that is being tunneled maps to CDW10 of the SQE. The byte ordering within CDW10 is little endian (i.e., NMH byte 0 maps to CDW10 byte 0, NMH byte 1 maps to CDW10 byte 1, etc.).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Opcode (OPC)</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span>47:44</span>
    </p>
   </td>
   <td colspan="2" rowspan="2">
    <p>
     <span class="txtfmt2">Command Dword 11 (CDW11):</span><span> Dword 1 of the Request Message (OPC and Reserved bytes 7:5) that is being tunneled maps to CDW11 of the SQE. The byte ordering within CDW11 is little endian (i.e., OPC maps to CDW11 byte 0, the LSB of the Reserved field (NVMe-MI Command Request Message byte 5) maps to CDW11 byte 1, etc.).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Management Dword 0 (NMD0)</span>
    </p>
   </td>
   <td>
    <p>
     <span>51:48</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Command Dword 12 (CDW12):</span><span> Dword 2 of the Request Message (NMD0) that is being tunneled maps to CDW12 of the SQE. The byte ordering within CDW12 is little endian (i.e., NMD0 byte 0 maps to CDW12 byte 0, NMD0 byte 1 maps to CDW12 byte 1).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Management Dword 1 (NMD1)</span>
    </p>
   </td>
   <td>
    <p>
     <span>55:52</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Command Dword 13 (CDW13):</span><span> Dword 3 of the Request Message (NMD1) that is being tunneled maps to CDW13 of the SQE. The byte ordering within CDW13 is little endian (i.e., NMD1 byte 0 maps to CDW13 byte 0, NMD1 byte 1 maps to CDW13 byte 1).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>59:56</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Command Dword 14 (CDW14):</span><span> Reserved.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>63:60</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Command Dword 15 (CDW15):</span><span> Reserved.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Request Data (REQD)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Request Data is placed by host software into the data buffer pointed to by DPTR. If the Request Data is not dword granular, then the Request Data shall be padded with the minimum number of bytes </span><span>cleared to 0h</span><span> </span><span>to make the Request Data dword granular. The byt</span><span>e ordering within the data buffer pointed to by DPTR is little endian (i.e., REQD byte 0 maps to byte 0 of the data buffer pointed to by DPTR, REQD byte 1 maps to byte 1 of the data buffer pointed to by DPTR, etc.).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Integrity Check (MIC)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>The Message Integrity Check is not used in the in-band tunneling mechanism.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>49</span><span>: NVMe-MI Send Command Response Message to NVMe Admin Command CQE Mapping Table</span>
    </p>
   </td>
  </tr>
  <tr>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe-MI Command Response Message</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe Admin Command CQE Mapping</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>MCTP Data (MCTPD)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in the NVMe Admin Command CQE.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Message Parameters (NMP)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in the NVMe Admin Command CQE.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in the NVMe Admin Command CQE.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Status (STATUS)</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span class="txtfmt2">Command Specific (DW0):</span><span> Dword 1 of the Response Message (STATUS and NMRESP) that is being tunneled maps to DW0 of the CQE. The byte ordering within DW0 is little endian (i.e., STATUS maps to DW0 byte 0, the LSB of the NMRESP field (NVMe-MI Command Response Message byte 5) maps to DW0 byte 1, etc.). Refer to </span><span>Figure </span><span>50</span><span> for additional details on this field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Management Response (NMRESP)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:8</span>
    </p>
   </td>
   <td>
    <p>
     <span>Response Data (RESPD)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>There is no Response Data for NVMe-MI Send.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Integrity Check (MIC)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>The Message Integrity Check is not used in the in-band tunneling mechanism.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>These bytes have no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>15:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Refer to the NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>50</span><span>: NVMe-MI Send – Completion Queue Entry Dword 0 (NSCQED0)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Tunneled NVMe Management Response (TNMRESP):</span><span> This field contains the NVMe Management Response field from the NVMe-MI Command that is being tunneled in-band. If any errors are detected in the NVMe Context as described in section </span><span>4.3.1.2</span><span>, then this field shall be cleared to 0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Tunneled Status (TSTAT):</span><span> This field contains the Status field from the NVMe-MI Command that is being tunneled in-band. If any errors are detected in the NVMe Context as described in section </span><span>4.3.1.2</span><span>, then this field shall be cleared to 0h.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>53</span><span>: NVMe-MI Receive Command Request/Response Message to NVMe Admin Command SQE/CQE Mapping Table</span>
    </p>
   </td>
  </tr>
  <tr>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe-MI Command Request Message</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe Admin Command SQE Mapping</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Dword 0 (CDW0):</span><span> Refer to the NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>If the tunneled NVMe-MI Command requires one or more Namespaces to be specified, then the applicable Namespace Identifiers are specified by the tunneled NVMe-MI Command.</span>
    </p>
   </td>
   <td>
    <p>
     <span>07:04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Namespace Identifier (NSID):</span><span> This field should be cleared to 0h by host software. Refer to the NVM Express Base Specification for more details.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>These bytes have no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>23:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Refer to the NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>There is no equivalent of DPTR in this specification. In NVMe-MI Receive, the Response Data is included in the Response Data portion of the Response Message.</span>
    </p>
   </td>
   <td>
    <p>
     <span>39:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Pointer (DPTR):</span><span> This field contains a pointer to the start of the data buffer that contains the Response Data portion of the NVMe-MI Command that is being tunneled. If there is no Response Data for this command, then this field is ignored. Refer to the NVM Express Base Specification for the definition of this field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Message Header (NMH)</span>
    </p>
   </td>
   <td>
    <p>
     <span>43:40</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Dword 10 (CDW10):</span><span> Dword 0 of the Request Message (NMH) that is being tunneled maps to CDW10 of the SQE. The byte ordering within CDW10 is little endian (i.e., NMH byte 0 maps to CDW10 byte 0, NMH byte 1 maps to CDW10 byte 1, etc.).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Opcode (OPC)</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span>47:44</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span class="txtfmt2">Command Dword 11 (CDW11):</span><span> Dword 1 of the Request Message (OPC and Reserved bytes 7:5) that is being tunneled maps to CDW11 of the SQE. The byte ordering within CDW11 is little endian (i.e., OPC maps to CDW11 byte 0, the LSB of the Reserved field (NVMe-MI Command Request Message byte 5) maps to CDW11 byte 1, etc.).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Management Dword 0 (NMD0)</span>
    </p>
   </td>
   <td>
    <p>
     <span>51:48</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Dword 12 (CDW12):</span><span> Dword 2 of the Request Message (NMD0) that is being tunneled maps to CDW12 of the SQE. The byte ordering within CDW12 is little endian (i.e., NMD0 byte 0 maps to CDW12 byte 0, NMD0 byte 1 maps to CDW12 byte 1).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Management Dword 1 (NMD1)</span>
    </p>
   </td>
   <td>
    <p>
     <span>55:52</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Dword 13 (CDW13):</span><span> Dword 3 of the Request Message (NMD1) that is being tunneled maps to CDW13 of the SQE. The byte ordering within CDW13 is little endian (i.e., NMD1 byte 0 maps to CDW13 byte 0, NMD1 byte 1 maps to CDW13 byte 1).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>59:56</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Dword 14 (CDW14):</span><span> Reserved.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>63:60</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Dword 15 (CDW15):</span><span> Reserved.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Request Data (REQD)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>There is no Request Data for NVMe-MI Receive.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Integrity Check (MIC)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>The Message Integrity Check is not used in the in-band tunneling mechanism.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>54</span><span>: NVMe-MI Receive Command Response Message to NVMe Admin Command CQE Mapping Table</span>
    </p>
   </td>
  </tr>
  <tr>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe-MI Command Response Message</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe Admin Command CQE</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>MCTP Data (MCTPD)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in the NVMe Admin Command CQE.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Message Parameters (NMP)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in the NVMe Admin Command CQE.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>This field has no equivalent in the NVMe Admin Command CQE.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Status (STATUS)</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span class="txtfmt2">Command Specific (DW0):</span><span> Dword 1 of the Response Message (STATUS and NMRESP) that is being tunneled maps to DW0 of the CQE. The byte ordering within DW0 is little endian (i.e., STATUS maps to DW0 byte 0, the LSB of the NMRESP field (NVMe-MI Command Response Message byte 5) maps to DW0 byte 1, etc.). Refer to </span><span>Figure </span><span>55</span><span> for additional details on this field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Management Response (NMRESP)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:8</span>
    </p>
   </td>
   <td>
    <p>
     <span>Response Data (RESPD)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>Response Data is placed by the NVMe Controller into the data buffer pointed to by DPTR. If the Response Data size is not dword granular, then the Response Data shall be padded with the minimum number of bytes </span><span>cleared to 0h</span><span> to make the Response Data dword gr</span><span>anular. The byte ordering within the data buffer pointed to by DPTR is little endian (i.e., RESPD byte 0 maps to byte 0 of the data buffer pointed to by DPTR, RESPD byte 1 maps to byte 1 of the data buffer pointed to by DPTR, etc.).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Integrity Check (MIC)</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>The Message Integrity Check is not used in the in-band tunneling mechanism.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>These bytes have no equivalent in this specification.</span>
    </p>
   </td>
   <td>
    <p>
     <span>15:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Refer to the NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>55</span><span>: NVMe-MI Receive – Completion Queue Entry Dword 0 (NRCQED0)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Tunneled NVMe Management Response (TNMRESP):</span><span> This field contains the NVMe Management Response field from the NVMe-MI Command that is being tunneled in-band. If any errors are detected in the NVMe Context as described in section </span><span>4.3.2.2</span><span>, then this field shall be cleared to 0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Tunneled Status (TSTAT):</span><span> This field contains the Status field from the NVMe-MI Command that is being tunneled in-band. If any errors are detected in the NVMe Context as described in section </span><span>4.3.2.2</span><span>, then this field shall be cleared to 0h.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>58</span><span>: NVMe-MI Command Request Message Description (NCREQ)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header</span><span class="txtfmt2"> (NMH):</span><span> Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Opcode (OPC):</span><span> This field specifies the opcode of the NVMe</span><span>-MI Command</span><span> to be processed. Refer to </span><span>Figure </span><span>59</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe Management Dword 0 (NMD0): </span><span>This field is command specific Dword 0.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:12</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe Management Dword 1 (NMD1): </span><span>This field is command specific Dword 1.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Request Data (</span><span class="txtfmt2">REQD):</span><span> (</span><span>Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check (MIC):</span><span> Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>59</span><span>: Opcodes for Management Interface Command Set</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Opcode</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Command</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Read NVMe-MI Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM Subsystem Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Controller Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Set</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Get</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td>
    <p>
     <span>VPD Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td>
    <p>
     <span>VPD Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08h</span>
    </p>
   </td>
   <td>
    <p>
     <span>SES Receive</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09h</span>
    </p>
   </td>
   <td>
    <p>
     <span>SES Send</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>Management Endpoint Buffer Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>Management Endpoint Buffer Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>Shutdown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span><span>D</span><span>h to BFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>C0h to FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor specific</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>60</span><span>: Management Interface Command Set Support using an Out-of-Band Mechanism</span>
    </p>
   </td>
  </tr>
  <tr>
   <th rowspan="2" class="tcell0">
    <p>
     <span>NVMe Storage Device</span>
    </p>
    <p>
     <span>O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th rowspan="2" class="tcell0">
    <p>
     <span>NVMe Enclosure</span>
    </p>
    <p>
     <span>O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Command</span>
    </p>
   </th>
  </tr>
  <tr>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Read NVMe-MI Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM Subsystem Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>Controller Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Set</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Get</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>VPD Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>VPD Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>SES Receive</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>SES Send</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>Shutdown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Management Endpoint Buffer Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Management Endpoint Buffer Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol36">
     <li>
      <span>O/M/P definition: O = Optional, M = Mandatory, P = Prohibited from being supported. An NVMe Enclosure that is also an NVMe Storage Device (i.e., implements </span><span>N</span><span>amespaces) shall implement mandatory commands required by either an NVMe Storage Device or an NVMe Enclosure and may implement optional commands allowed by either an NVMe Storage Device or an NVMe Enclosure.</span>
     </li>
     <li>
      <span>This command was architected for an NVMe Storage Device. The mapping of Health Status Change Configuration Identifier to an NVMe Enclosure is outside the scope of this specification.</span>
     </li>
     <li>
      <span>This command was architected for an NVMe Storage Device. The mapping of this command to an NVMe Enclosure is outside the scope of this specification.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>61</span><span>: Management Interface Command Set </span><span>Support using In-Band Tunneling Mechanism</span>
    </p>
   </td>
  </tr>
  <tr>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe Storage Device</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>NVMe Enclosure</span>
    </p>
   </th>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Command</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe-MI Send/Receive Mapping</span><span class="txtfmt0">3</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe-MI Send/Receive Mapping</span><span class="txtfmt0">3</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>Read NVMe-MI Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM Subsystem Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>Controller Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Set</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Get</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>VPD Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>VPD Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>SES Receive</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>SES Send</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>Management Endpoint Buffer Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span>Management Endpoint Buffer Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>Shutdown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="5">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol11">
     <li>
      <span>O/M/P definition: O = Optional, M = Mandatory, P = Prohibited from being supported. An NVMe Enclosure that is also an NVMe Storage Device (i.e., implements </span><span>N</span><span>amespaces) shall implement mandatory commands required by either</span><span> an NVMe Storage Device or</span><span> an NVMe Enclosure and may implement optional commands allowed by either an NVMe Storage Device or an NVMe Enclosure.</span>
     </li>
     <li>
      <span>This command was architected for an NVMe Storage Device. The mapping of this command to an NVMe Enclosure is outside the scope of this specification.</span>
     </li>
     <li>
      <span>This column indicates whether the NVMe-MI Command is tunneled in-band using the NVMe-MI Send or NVMe-MI Receive command.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>63</span><span>: NVMe-MI Command Response Message Description (NCRESP)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header (NMH):</span><span> Refer to section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Status (STATUS): </span><span>This field indicates the status of the NVMe-MI Command. Refer to section </span><span>4.1.2</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe Management Response (NMRESP):</span><span> This field is command specific.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Response Data (RESPD): </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check (MIC):</span><span> Refer to section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>64</span><span>: Configuration Get – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Identifier specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Configuration Identifier:</span><span> This field specifies the identifier of the Configuration that is being read. </span><span>Refer to </span><span>Figure </span><span>66</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>65</span><span>: Configuration Get – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Identifier specific</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>66</span><span>: NVMe Management Interface Configuration Identifiers</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Configuration Identifier</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Out-of-Band Mechanism O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>In-Band Tunneling Mechanism O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>SMBus/I2C Frequency</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Health Status Change</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>MCTP Transmission Unit Size</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04h </span><span>to</span><span> BFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>C0h </span><span>to</span><span> FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="4">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol39">
     <li>
      <span>O/M</span><span>/P</span><span> definition: O = Optional, M = Mandatory</span><span>, P = Prohibited from being supported</span><span>.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>67</span><span>: SMBus/I2C Frequency – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Identifier: </span><span>This field specifies the port whose SMBus/I2C Frequency is indicated.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Configuration Identifier:</span><span> This field specifies the identifier of the Configuration that is being read. Refer to </span><span>Figure 66</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>68</span><span>: SMBus/I2C Frequency – NVMe Management Response</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell4">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell4">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">SMBus/I2C Frequency: </span><span>The current frequency of the SMBus/I2C. The default value for this field following a reset or power cycle is 1h, if SMBus is supported.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>SMBus is not supported or is disabled</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>100</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>400</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1 MHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h </span><span>to</span><span> Fh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>69</span><span>: MCTP Transmission Unit Size – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Identifier</span><span class="txtfmt2">: </span><span>This field specifies the port whose </span><span>MCTP Transmission Unit Size</span><span> is indicated.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Configuration Identifier:</span><span> This field specifies the identifier of the Configuration that is being read. </span><span>Refer to</span><span> </span><span>Figure </span><span>66</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>70</span><span>: MCTP Transmission Unit Size – NVMe Management Response</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell4">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell4">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">MCTP Transmission Unit Size:</span><span> This field contains the MCTP Transmission Unit Size</span><span> </span><span>in bytes to be used by the port. The default value for this field following a reset or power cycle is 40h (64).</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>71</span><span>: Configuration Set – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Identifier specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Configuration Identifier:</span><span> This field specifies the identifier of the Configuration that is being written. </span><span>Refer to </span><span>Figure </span><span>66</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>72</span><span>: Configu</span><span>ration Set – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Identifier specific</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>73</span><span>: SMBus/I2C Frequency – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Identifier: </span><span>This field specifies the port whose SMBus/I2C Frequency is specified.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">SMBus/I2C Frequency: </span><span>This field specifies the new frequency for the specified SMBus/I2C port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>100</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>400</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1</span><span> </span><span>MHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h </span><span>to</span><span> Fh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Configuration Identifier: </span><span>This field specifies the identifier of the Configuration that is being written. </span><span>Refer to </span><span>Figure 66</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>74</span><span>: Health Status Change - NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Configuration Identifier: </span><span>This field specifies the identifier of the Configuration that is being written. </span><span>Refer to </span><span>Figure 66</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>75</span><span>: Health Status Change – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Critical Warning (CWARN):</span><span> When this bit is set to ‘1’, bit 12 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Available Spare (SPARE):</span><span> When this bit is set to ‘1’, bit 11 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Percentage Used (PDLU):</span><span> When this bit is set to ‘1’, bit 10 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Composite Temperature (CTEMP):</span><span> When this bit is set to ‘1’, bit 9 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Status Change (CSCHNG):</span><span> When this bit is set to ‘1’, bit 8 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Firmware Activated (FA):</span><span> When this bit is set to ‘1’, bit 7 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Namespace Attribute Changed (NAC):</span><span> When this bit is set to ‘1’, bit 6 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Enable Change Occurred (CECO):</span><span> When this bit is set to ‘1’, bit 5 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVM Subsystem Reset Occurred (NSSRO):</span><span> When this bit is set to ‘1’, bit 4 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Shutdown Status (SHST):</span><span> When this bit is set to ‘1’, bit 2 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Fatal Status (CFS):</span><span> When this bit is set to ‘1’, bit 1 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Ready (RDY): </span><span>When this bit is set to ‘1’, bit 0 in the Composite Controller Status field of the NVM Subsystem Health Data Structure is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>76</span><span>: MCTP Transmission Unit Size – NVMe</span><span> Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Identifier: </span><span>This field specifies the port whose </span><span>MCTP Transmission Unit Size</span><span> </span><span>is specified.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Configuration Identifier: </span><span>This field specifies the identifier of the Configuration that is being written. </span><span>Refer to </span><span>Figure 66</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>77</span><span>: MCTP Transmi</span><span>ssion Unit Size – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">MCTP Transmission Unit Size:</span><span> This field contains the </span><span>MCTP Transmission Unit Size</span><span> </span><span>in bytes to be used by the port.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>78</span><span>: Controller Health Status Poll – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Report All (ALL):</span><span> When this bit is set to ‘1’, a Controller Health Data Structure is returned regardless of the status of the Controller Health Status Changed Flags. The Controller selection fields (SCTLID, MAXRENT, INCF, INCPF, and INCVF) still apply even when this bit is set to ‘1’ but the error selection bits (CWARN, SPARE, PDLU, CTEMP, and CSTS in </span><span>Figure 79</span><span>) do not apply.</span>
    </p>
    <p>
     <span>When this bit is cleared to ‘0’, a Controller Health Data Structure is returned based on the Controller selection fields (SCTLID, MAXRENT, INCF, INCPF, and INCVF) and error selection fields (CWARN, SPARE, PDLU, CTEMP, and CSTS </span><span>in </span><span>Figure 79</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>30:27</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>26</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Include SR-IOV Virtual Functions (INCVF):</span><span> When this bit is set to </span><span>‘1’</span><span>, a Controller Health Data Structure is returned for Controllers associated with SR-IOV Virtual Functions (VFs).</span><span> It is not an error if this bit is set to ‘1’ and SR-IOV Virtual functions do not exist.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>25</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Include SR-IOV Physical Functions (INCPF):</span><span> When this bit is set to </span><span>‘1’</span><span>, a Controller Health Data Structure is returned for Controllers associated with SR-IOV Physical Functions (PFs).</span><span> It is not an error if this bit is set to ‘1’ and SR-IOV Physical functions do not exist.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Include PCI Functions (INCF):</span><span> When this bit is set to </span><span>‘1’</span><span>, a Controller Health Status Data Structure is returned for Controllers associated with non</span><span>-</span><span>SR-IOV PCI Functions.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum Response Entries (MAXRENT):</span><span> This field specifies the maximum number of Controller Health Data Structure entries that may be returned in the completion. This is a 0’s based field. The maximum number of entries is 255. Specifying 256 entries is interpreted as an Invalid Parameter.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Starting Controller ID (SCTLID):</span><span> This field specifies the Controller ID of the first Controller whose Controller Health Data Structure may be returned.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>79</span><span>: Controller Health Status Poll – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Clear Changed Flags (CCF): </span><span>When this bit is set to </span><span>‘1’</span><span>, the Controller Health Status Changed Flags are cleared in Controllers whose Controller Health Data Structure is contained in the Response Data.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>30:</span><span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Critical Warning (CWARN): </span><span>When this bit is set to </span><span>‘1’</span><span>, a Controller Health Data Structure is returned for Controllers with the Critical Warning bit set </span><span>to ‘1’ </span><span>in their Controller Health Status Changed Flags.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Available Spare (SPARE): </span><span>When this bit is set to </span><span>‘1’</span><span>, a Controller Health Data Structure is returned for Controllers with the Available Spare bit set </span><span>to ‘1’ </span><span>in their Controller Health Status Changed Flags.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Percentage Used (PDLU): </span><span>When this bit is set to </span><span>‘1’</span><span>, a Controller Health Data Structure is returned for Controllers with the Percent Used bit set </span><span>to ‘1’ </span><span>in their Controller Health Status Changed Flags.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Composite Temperature Changes (CTEMP):</span><span> When this bit is set to </span><span>‘1’</span><span>, a Controller Health Data Structure is returned for Controllers with the Composite Temperature bit set </span><span>to ‘1’ </span><span>in their Controller Health Status Changed Flags.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Status Changes (CSTS):</span><span> When this bit is set to </span><span>‘1’</span><span>, a Controller Health Data Structure is returned for Controllers with the Ready, Controller Fatal Status, Shutdown Status, NVM Subsystem Reset Occurred, Controller Enable Change Occurred, Namespace Attribute Changed, or Firmware Activated bit set </span><span>to ‘1’ </span><span>in their Controller Health Status Changed Flags.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>80</span><span>: Controller Health Status Poll – NVMe Management Response</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Response Entries (RENT): </span><span>This field specifies the number of Controller Health Data Structure Entries present in the Response Data for this Response Message.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>81</span><span>: Controller Health Data Structure (CHDS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>01:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Identifier (CTLID):</span><span> This field specifies the Controller Identifier with which the data contained in this data structure is associated.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Status (CSTS): </span><span>This field reports the Controller status.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Reset</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:</span><span>08</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>07</span>
       </p>
      </td>
      <td>
       <p>
        <span>HwInit</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Firmware Activated (FA):</span><span> This bit is set to ‘1’ when a new firmware image is activated. Firmware activation is described in the NVM Express Base Specification.</span>
       </p>
       <p>
        <span>The reset value of this </span><span>bit</span><span> is</span><span> set to</span><span> ‘1’ if a reset caused a new firmware image to be activated.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>06</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Namespace Attribute Changed (NAC):</span><span> This bit is set to ‘1’ under the same conditions that causes the Namespace Attribute Changed asynchronous event to be sent if Namespace Attribute Notices are enabled as specified in the NVM Express Base Specification. This bit may be set to ‘1’ regardless of whether Namespace Attribute Notices are enabled or not. </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>05</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Controller Enable Change Occurred (CECO):</span><span> This bit is set to ‘1’ when the Enable bit (refer to CC.EN in the NVM Express Base Specification) changes state.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>04</span>
       </p>
      </td>
      <td>
       <p>
        <span>HwInit</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVM Subsystem Reset Occurred (NSSRO):</span><span> This bit corresponds to the value of the NVM Subsystem Reset Occurred (refer to CSTS.NSSRO in the NVM Express Base Specification) bit.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>03:02</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span><span>0b</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Shutdown Status (SHST):</span><span> This field corresponds to the value of the Shutdown Status (refer to CSTS.SHST in the NVM Express Base Specification) field.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01</span>
       </p>
      </td>
      <td>
       <p>
        <span>HwInit</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Controller Fatal Status (CFS):</span><span> This bit corresponds to the value of the Controller Fatal Status (refer to CSTS.CFS in the NVM Express Base Specification) bit.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>00</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Ready (RDY): </span><span>This bit corresponds to the value of the Ready (refer to CSTS.RDY in the NVM Express Base Specification) bit.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05:04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Composite Temperature (CTEMP):</span><span> This field contains a value corresponding to a temperature in Kelvin</span><span>s</span><span> that represents the current composite temperature of the Controller and </span><span>N</span><span>amespace(s) associated with that Controller. The value of this field corresponds to the value in the Controller’s SMART / Health Information Log.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Percentage Used (PDLU):</span><span> This field contains a vendor specific estimate of the percentage of NVM Subsystem life used based on the actual usage and the manufacturer’s prediction of NVM life. The value of this field corresponds to the value in the Controller’s SMART / Health Information Log.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Available Spare (SPARE):</span><span> This field contains a normalized percentage (0% to 100%) of the remaining spare capacity available. The value of this field corresponds to the value in the Controller’s SMART / Health Information Log.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Critical Warning (CWARN):</span><span> This field indicates critical warnings for the state of the Controller. The value of this field corresponds to the value in the Controller’s SMART / Health Information Log.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:</span><span>6</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Persistent Memory Region Error (PMRE):</span><span> This bit is set to ‘1’ when the Persistent Memory Region has become read-only or unreliable.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Volatile Memory Backup Failed (VMBF):</span><span> This bit is set to ‘1’ when the volatile memory backup device has failed.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Read Only (RO):</span><span> This bit is set to ‘1’ when the media has been placed in read only mode.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Reliability Degraded (RD):</span><span> This bit is set to ‘1’ when NVM Subsystem reliability has been degraded due to significant media related errors or an internal error.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Temperature Above or Under Threshold (TAUT):</span><span> This bit is set to ‘1’ when a temperature is above an over temperature threshold or below an under</span><span>-</span><span>temperature threshold.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Spare Threshold (ST):</span><span> </span><span>This</span><span> bit is set to ‘1’ when the available spare has fallen below the available spare threshold.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:</span><span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>82</span><span>: Controller Health Status Changed Flags </span><span>(CHSCF)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:13</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Critical Warning (CWARN):</span><span> This bit is set to ‘1’ when any of the Critical Warning bits in the Controller Health Data Structure transition from ‘0’ to ‘1’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Available Spare (SPARE):</span><span> This bit is set to ‘1’ when the Available Spare field in the Controller Health Data Structure changes state.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Percentage Used (PDLU):</span><span> This bit is set to ‘1’ when the Percentage Used field in the Controller Health Data Structure changes state.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Composite Temperature Change (CTEMP):</span><span> This bit is set to ‘1’ when the Composite Temperature field in the Controller Health Data Structure changes state.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Status Change (CSTS): </span><span>This bit is set to ‘1’ when the Shutdown Status field in the Controller Health Data Structure changes state or when the Ready, Controller Fatal Status, NVM Subsystem Reset Occurred, Controller Enable Change Occurred, Namespace Attribute Changed, or Firmware Activated bit in the Controller Health Data Structure transitions from ‘0’ to ‘1’. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Firmware Activated (FA):</span><span> This bit is set to ‘1’ when the Firmware Activated bit in the Controller Health Data Structure transitions from ‘0’ to ‘1’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Namespace Attribute Changed (NAC):</span><span> This bit is set to ‘1’ when the Namespace Attribute Changed bit in the Controller Health Data Structure transitions from ‘0’ to ‘1’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Enable Change Occurred (CECO):</span><span> This bit is set to ‘1’ when the Controller Enable Change Occurred bit in the Controller Health Data Structure transitions from ‘0’ to ‘1’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVM Subsystem Reset Occurred (NSSRO):</span><span> This bit is set to ‘1’ when the NVM Subsystem Reset Occurred bit in the Controller Health Data Structure transitions from ‘0’ to ‘1’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Shutdown Status (SHST):</span><span> This bit is set to ‘1’ when the Shutdown Status field in the Controller Health Data Structure changes state.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Fatal Status (CFS):</span><span> This bit is set to ‘1’ when the Controller Fatal Status bit in the Controller Health Data Structure transitions from ‘0’ to ‘1’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Ready (RDY): </span><span>This bit is set to ‘1’ when the Ready bit in the Controller Health Data Structure transitions from ‘0’ to ‘1’.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>85</span><span>: Management Endpoint Buffer Read – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Offset (DOFST):</span><span> This field specifies the starting offset, in bytes, into the Management Endpoint Buffer.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>86</span><span>: Management Endpoint Buffer Read – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Length (DLEN):</span><span> This field specifies the length, in bytes, to be transferred from the Management Endpoint Buffer starting at the byte offset specified by DOFST and returned in the Response Data. Specifying a value that is greater than the maximum supported Response Data size results in an Invalid Parameter Error Response</span><span> with the PEL field indicating this field</span><span>.</span>
    </p>
    <p>
     <span>A Data Length value of 0h and no data is valid. The Management Endpoint responds with a Success Response and no Response Data.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>88</span><span>: Management Endpoint Buffer Write – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Offset (DOFST):</span><span> This field specifies the starting offset, in bytes, into the Management Endpoint Buffer.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>89</span><span>: Management Endpoint Buffer Write – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Length (DLEN):</span><span> This field specifies the length, in bytes, to be transferred from the Request Data to the Management Endpoint Buffer starting at the byte offset specified by DOFST. Specifying a DLEN field value that is greater than the maximum supported Response Data size results in an Invalid Parameter Error Response</span><span> with the PEL field indicating this field</span><span>.</span>
    </p>
    <p>
     <span>A Data Length value of 0h specifies that no data shall be transferred. This condition shall not be considered an error.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>90</span><span>: NVM Subsystem Heal</span><span>th Status Poll - NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Clear Status (</span><span class="txtfmt2">CS): </span><span>When this bit is set to </span><span>‘1’</span><span>, the state of reported Composite Controller Status is cleared.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>30:</span><span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>91</span><span>: NVM Subsystem Health Data Structure (NSHDS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVM Subsystem Status (NSS):</span><span> This field indicates the status of the NVM Subsystem.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:6</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Drive Functional (DF):</span><span> This bit is set to ‘1’ to indicate an NVM Subsystem is functional. If cleared to ‘0’, then there is an unrecoverable failure detected in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Reset Not Required (RNR):</span><span> This bit is set to ‘1’ to indicate the NVM Subsystem does not </span><span>require</span><span> a reset to resume normal operation. If cleared to ‘0’</span><span>,</span><span> then the NVM Subsystem has experienced an error that prevents continued normal operation. A Controller Level Reset is required to resume normal operation.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Port 0 PCIe Link Active (P0LA): </span><span>This bit is set to ‘1’ to indicate the first port’s PCIe link is up (i.e., the Data Link Control and Management State Machine is in the DL_Active state). If cleared to ‘0’, then the PCIe link is down.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Port 1 PCIe Link Active (P1LA):</span><span> This bit is set to ‘1’ to indicate the second port’s PCIe link is up. If cleared to ‘0’, then the second port’s PCIe link is down or not present.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1:0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Smart Warnings (SW): </span><span>This field contains the Critical Warning field (byte 0) of the NVMe SMART / Health Information log. Each bit in this field is inverted from the </span><span>NVM Express Base Specification</span><span> definition (i.e., the management interface shall indicate a ‘0’ value while the corresponding bit is </span><span>set to </span><span>‘1’ in the log page). Refer to the </span><span>NVM Express Base Specification</span><span> for bit definitions.</span>
    </p>
    <p>
     <span>If there are multiple Controllers in the NVM Subsystem, the </span><span>Responder</span><span> shall combine the Critical Warning field from every Controller in the NVM Subsystem such that a bit in this field is:</span>
    </p>
    <ul class="ul12">
     <li>
      <span>Cleared to ‘0’ if any Controller in the </span><span>NVM Subsystem</span><span> indicates a critical warning for that corresponding bit</span><span>; or</span><span> </span>
     </li>
     <li>
      <span>Set to ‘1’ if all Controllers in the NVM Subsystem do not indicate a critical warning for the corresponding bit.</span>
     </li>
    </ul>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Composite Temperature (CTEMP): </span><span>This field indicates the current temperature in degrees Celsius. If a temperature value is reported, it should be the same temperature as the Composite Temperature from the SMART log of hottest Controller in the NVM Subsystem. The reported temperature range is vendor specific and shall not exceed the range -60</span><span> °C</span><span> to +127</span><span> </span><span>°C. The 8</span><span>-</span><span>bit format of the data is shown below. </span>
    </p>
    <p>
     <span>This field should not report a temperature that is older than 1</span><span> s.</span><span> If recent data is not available, the </span><span>Responder</span><span> should indicate a value of 80h for this field.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>00h</span><span> to </span><span>7Eh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature is measured in degrees Celsius (0</span><span> °C</span><span> to </span><span>126 °C</span><span>)</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>7Fh</span>
       </p>
      </td>
      <td>
       <p>
        <span>127 °C</span><span> or higher</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>80h</span>
       </p>
      </td>
      <td>
       <p>
        <span>No temperature data or temperature data is more the 5</span><span> s</span><span> old. </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>81h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature sensor failure</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>82h</span><span> to </span><span>C3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>C4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature is -</span><span>60 °C</span><span> or lower</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>C5h to </span><span>FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature measured in degrees Celsius is represented in two’s complement (-1</span><span> °C</span><span> to -</span><span>59 °C</span><span>)</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Percentage Drive Life Used (PDLU): </span><span>Contains a vendor specific estimate of the percentage of NVM Subsystem NVM life used based on the actual usage and the manufacturer’s prediction of NVM life. If an NVM Subsystem has multiple Controllers</span><span>,</span><span> the highest value is returned. A value of 100 indicates that the estimated endurance of the NVM in the NVM Subsystem has been consumed but may not indicate an NVM Subsystem failure. The value is allowed to exceed 100. Percentages greater than 254 shall be represented as 255. This value should be updated once per power-on hour and equal the Percentage Used value in the NVMe SMART Health Log Page.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>5:4</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Composite Controller Status (CCS):</span><span> This field reports the composite status of all Controllers in the NVM Subsystem. </span>
    </p>
    <p>
     <span>The bits in this field are cleared after the NVM Subsystem Health Data Structure (refer to </span><span>Figure 91</span><span>) is returned in a Success Response associated with </span><span>an</span><span> NVM Subsystem Health Status Poll command where the Clear Status bit set. A Configuration Set command that selects Health Status Change may be used to clear selected bits to ‘0’.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Reset</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:13</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>12</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Critical Warning (CWARN):</span><span> This bit is set to ‘1’ when the Critical Warning bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>11</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Available Spare (SPARE):</span><span> This bit is set to ‘1’ when the Available Spare bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>10</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Percentage Used (PDLU):</span><span> This bit is set to ‘1’ when the Percentage Used field in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>09</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Composite Temperature Change (CTEMP):</span><span> This bit is set to ‘1’ when the Composite Temperature field in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>08</span>
       </p>
      </td>
      <td>
       <p>
        <span>HwInit</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Controller Status Change</span><span class="txtfmt2"> </span><span class="txtfmt2">(CSTS):</span><span> This bit is set to ‘1’ when the Controller Status field in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>07</span>
       </p>
      </td>
      <td>
       <p>
        <span>HwInit</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Firmware Activated (FA):</span><span> This bit is set to ‘1’ when the Firmware Activated bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>06</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Namespace Attribute Changed (NAC):</span><span> This bit is set to ‘1’ when the Namespace Attribute Changed bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>05</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Controller Enable Change Occurred (CECO):</span><span> This bit is set to ‘1’ when the Controller Enable Change Occurred bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>04</span>
       </p>
      </td>
      <td>
       <p>
        <span>HwInit</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVM Subsystem Reset Occurred (NSSRO):</span><span> This bit is set to ‘1’ when the value of the NVM Subsystem Reset Occurred (CSTS.NSSRO) bit transitions from a ‘0’ to a ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>03</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>02</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Shutdown Status (SHST):</span><span> This bit is set to ‘1’ when the Shutdown Status bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01</span>
       </p>
      </td>
      <td>
       <p>
        <span>HwInit</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Controller Fatal Status (CFS):</span><span> This bit is set to ‘1’ when the Controller Fatal Status bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>00</span>
       </p>
      </td>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Ready (RDY): </span><span>This bit is set to ‘1’ when the Ready bit in the Controller Health Status Changed Flags transitions from ‘0’ to ‘1’ in one or more Controllers in the NVM Subsystem.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:6</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>92</span><span>: Read NVMe-MI Data Structure – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Structure Type (DTYP): </span><span>This field specifies the data structure to return</span><span>.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>00h</span>
       </p>
      </td>
      <td>
       <p>
        <span>NVM Subsystem Information</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Port Information</span><span> </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>02h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Controller List</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>03h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Controller Information</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>04h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Optionally Supported Command List</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>05h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Management Endpoint Buffer Command Support List</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>06h to </span><span>FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Identifier (PORTID): </span><span>This field contains the identifier of the port whose data structure is returned.</span>
    </p>
    <p>
     <span>If the DTYP field value is 01h (Port Information) or 05h (Management Endpoint Buffer Command Support List), then this field contains the Port Identifier whose information is requested.</span>
    </p>
    <p>
     <span>For all other values of the DTYP field, this field is reserved.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller Identifier (CTRLID): </span><span>This field contains the Controller Identifier whose data structure is returned.</span>
    </p>
    <p>
     <span>If the DTYP field value is 02h (Controller List), 03h (Controller Information), or 04h (Optionally Supported Command List), then this field contains the Controller Identifier in the NVM Subsystem whose information is requested. </span>
    </p>
    <p>
     <span class="txtfmt4">If the DTYP field value is 04h (Optionally Supported Command List), then this field is only applicable for commands in the Optionally Supported Command List Data Structure with NMIMT set to a value of 02h (NVMe Admin Command) and shall be ignored for commands with NMIMT set to any value other than 02h.</span>
    </p>
    <p>
     <span>For all other values of the DTYP field, this field is reserved.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>93</span><span>: Read NVMe-MI Data Structure – NVMe Management </span><span>Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">I/O Command Set Identifier (IOCSI): </span><span>If the DTYP field value corresponds to Optionally Supported Command List or the Management Endpoint Buffer Command Support List, then this field specifies the I/O Command Set </span><span>used to select the optional I/O Command Set Specific Admin commands. For more information about I/O Command Sets refer to the NVM Express </span><span>Base Specification.</span>
    </p>
    <p>
     <span>For all other values of the DTYP field, this field is reserved.</span>
    </p>
    <p>
     <span>The I/O Command Set specified by this field is not required to be enabled (refer to the NVM Express Base Specification).</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>94</span><span>: Read NVMe-MI Data Structure – NVMe Management Response</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Response </span><span class="txtfmt2">Data Length: </span><span>The length, in bytes, of the Response Data field in this Response Message.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>95</span><span>: NVM Subsystem Information Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Number of Ports (NUMP): </span><span>This field </span><span>indicates </span><span>the maximum number of ports of any type supported by the NVM Subsystem. This is a 0’s based value.</span><span> The value of </span><span>FFh is not supported because a port identifier of 256 is not able to be reported (refer to section </span><span>5.1.1</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Major Version Number (MJR):</span><span> This field shall be set to 1h to indicate the major version number of this specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Minor Version Number (MNR):</span><span> This field shall be </span><span>set</span><span> to </span><span>2</span><span>h</span><span> to indicate the minor version number of this specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>96</span><span>: Port Information Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Type: </span><span>Specifies the port type.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Inactive</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>SMBus</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h </span><span>to</span><span> FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span> </span><span class="txtfmt2">Port Capabilities:</span><span> This field contains information about the capabilities of the port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell3">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell3">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Command Initiated Auto Pause Supported (CIAPS):</span><span> If this bit is set to ‘1’, then the Command Initiated Auto Pause (CIAP) bit is supported in Command Messages on this port. If this bit is cleared to ‘0’, then the CIAP bit is not supported in Command Messages on this port.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum MCTP Transmission Unit Size: </span><span>The maximum MCTP Transmission Unit size the port is capable of sending and receiving. </span>
    </p>
    <p>
     <span>If the port does not support MCTP, then this field shall be </span><span>cleared</span><span> to </span><span>0h</span><span>.</span>
    </p>
    <p>
     <span>If the Port Type is PCIe and the port supports MCTP, then this field shall be set to a value between 64 bytes and the PCIe Max Payload Size Supported (refer to the PCI Express Base Specification), inclusive. All PCIe ports within an NVM Subsystem should report the same value in this field.</span>
    </p>
    <p>
     <span>If the Port Type is SMBus and the port supports MCTP, then this field shall be set to a value between 64 bytes and 250 bytes, inclusive. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Management Endpoint Buffer Size</span><span class="txtfmt2">:</span><span> </span><span>This field specifies the size of the Management Endpoint Buffer in bytes when a Management Endpoint Buffer is supported. </span>
    </p>
    <p>
     <span>A value of 0h in this field indicates that the Management Endpoint does not support a Management Endpoint Buffer.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Port Type Specific (refer to </span><span>Figure 97</span><span> a</span><span>nd </span><span>Figure 98</span><span>)</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>97</span><span>: PCIe Port Specific Data</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Maximum Payload Size: </span><span>This field indicates the Max</span><span>_</span><span>Payload</span><span>_</span><span>Size</span><span> setting</span><span> for the specified PCIe port</span><span> (refer to the PCI Express Base Specification)</span><span>. If the link is not active, this field should be cleared to 0h.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>128 bytes</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>256 bytes</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>512 bytes</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1</span><span> KiB</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>2</span><span> KiB</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>4</span><span> KiB</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h</span><span> to </span><span>FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
    <p>
     <span>The value reported in this field by ARI Devices and Non-ARI Multi-Function Devices (refer to the PCI Express Base Specification) whose Max Payload Size settings are identical across all Functions is the setting in Function 0. The value reported in this field by non-ARI Multi-Function Devices whose Max Payload Size settings are not identical across all Functions is implementation specific.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Supported Link Speeds Vector: </span><span>This field indicates the Supported Link Speeds for the specified PCIe port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:</span><span>5</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 32.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 16.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 8.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 5.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 2.5 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Current Link Speed: </span><span>The port’s PCIe negotiated link speed using the same encoding as the PCIe Supported Link Speed Vector field. A value of 0h in this field indicates the PCIe Link is not available.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Link not active</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>The current link speed is the speed indicated in the supported link speed bit 0.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>The current link speed is the speed indicated in the supported link speed bit 1.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>The current link speed is the speed indicated in the supported link speed bit 2.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>The current link speed is the speed indicated in the supported link speed bit 3.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>The current link speed is the speed indicated in the supported link speed bit 4.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h</span>
       </p>
      </td>
      <td>
       <p>
        <span>The current link speed is the speed indicated in the supported link speed bit 5.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>7h</span>
       </p>
      </td>
      <td>
       <p>
        <span>The current link speed is the speed indicated in the supported link speed bit 6.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>8h</span><span> to </span><span>FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Maximum Link Width: </span><span>The maximum PCIe link width for this NVM Subsystem port. This is the expected negotiated link width that the port link trains to if the platform supports it. </span><span>A Requester</span><span> may compare this value with the PCIe Negotiated Link Width to determine if there has been a PCIe link training issue.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x1</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x2</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x4</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5</span><span> to </span><span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>8</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x8</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>9</span><span> to </span><span>11</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>12</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x12</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>13</span><span> to </span><span>15</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>16</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x16</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>17</span><span> to </span><span>31</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>32</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x32</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>33</span><span> to </span><span>255</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Negotiated Link Width: </span><span>The negotiated PCIe link width for this port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Link not active</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x1</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x2</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x4</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5</span><span> to </span><span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>8</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x8</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>9</span><span> to </span><span>11</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>12</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x12</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>13</span><span> to </span><span>15</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>16</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x16</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>17</span><span> to </span><span>31</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>32</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x32</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>33</span><span> to </span><span>255</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Port Number:</span><span> This field contains the PCIe port number. This is the same value as that reported in the Port Number field in the PCIe Link Capabilities Register</span><span> (refer to the </span><span>NVMe over </span><span>PCIe Transport Specification)</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:14</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>98</span><span>: SMBus Port Specific Data</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Current VPD SMBus/I2C Address: </span><span>This field indicates the current VPD SMBus/I2C address. A value of 0h indicates there is no VPD.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum VPD Access SMBus/I2C Frequency: </span><span>This field indicates the maximum SMBus/I2C frequency supported on the VPD interface.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Not supported</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>100</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>400</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1</span><span> </span><span>MHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h to </span><span>FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Current Management Endpoint SMBus/I2C Address: </span><span>This field indicates the current MCTP SMBus/I2C address. A value of 0h indicates there is no Management Endpoint on this port.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum Management Endpoint SMBus/I2C Frequency: </span><span>This field indicates the maximum SMBus/I2C frequency supported by the Management Endpoint.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Not supported</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>100</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>400</span><span> </span><span>kHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1</span><span> </span><span>MHz</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h to </span><span>FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe Basic Management</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>If</span><span class="txtfmt2"> </span><span>set to ‘1’, </span><span>then</span><span> the port implements the NVMe Basic Management </span><span>Command</span><span class="txtfmt3">A</span><span>. </span><span>If cleared to ‘0’, then the port does not implement the NVMe Basic Management Command.</span>
       </p>
       <p>
        <span>It is strongly recommended that implementations clear this bit to ‘0’. The NVMe Basic Management Command is included in </span><span>Appendix A</span><span> for information p</span><span>urposes only and is not a part of the standard NVMe-MI protocol.</span><span> </span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:13</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>99</span><span>: Controller Information Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Identifier (PORTID): </span><span>This field specifies the PCIe Port Identifier with which the Controller is associated.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04:01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Routing ID Information (PRII): </span><span>This field provides additional data about the PCI Express Routing ID (PRI) for the specified Controller.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">PCIe Routing ID Valid: </span><span>This bit is set to ‘1’ if the device has captured a Bus Number and Device Number (Bus Number only for ARI devices). This bit is </span><span>cleared</span><span> to ‘0’ if the device has not captured a Bus and Device number (Bus Number only for ARI devices).</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Routing ID (PRI): </span><span>This field contains the PCIe Routing ID for the specified Controller.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>15:</span><span>08</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">PCI Bus Number: </span><span>The Controller’s PCI Bus Number.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>07:03</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">PCI Device Number: </span><span>The Controller’s PCI Device Number.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>02:00</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">PCI Function Number: </span><span>The Controller’s PCI Function Number.</span>
       </p>
      </td>
     </tr>
    </table>
    <p>
     <span>Note: For an ARI Device, bits 7:0 represents the (8-bit) Function Number, which replaces the (5-bit) Device Number and (3-bit) Function Number fields above.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCI Vendor ID: </span><span>The PCI Vendor ID for the specified Controller.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:10</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCI Device ID: </span><span>The PCI Device ID for the specified Controller.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13:12</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCI Subsystem Vendor ID: </span><span>The PCI Subsystem Vendor ID for the specified Controller.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:14</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCI Subsystem Device ID: </span><span>The PCI Subsystem Device ID for the specified Controller.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>100</span><span>: Optionally Supported Command List Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>01:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Number of Commands (NUMCMD): </span><span>This field contains the number of optionally supported commands in the list. A value of 0h indicates there are no commands in the list. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command 0 (CMD0):</span><span> This field contains the Command Type and Opcode for the first optionally supported command or 0h if the list is empty (i.e</span><span>.,</span><span> no optional commands are supported). Refer to </span><span>Figure 101</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05:04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command 1 (CMD1):</span><span> This field contains the Command Type and Opcode for the second optionally supported command, if applicable. Refer to </span><span>Figure 101</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>(N*2 +3): (N*2 + 2)</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command N (CMDN):</span><span> This field contains the Command Type and Opcode for the N+1 optionally supported command, if applicable. Refer to </span><span>Figure 101</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>101</span><span>: Optionally Supported Command Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Type: </span><span>This field specifies the </span><span>type of </span><span>command used by the optionally supported command.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:3</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVMe-MI Message Type (NMIMT): </span><span>This field specifies the NVMe-MI Message Type. Refer to </span><span>Figure 19</span><span>. </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2:0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Opcode:</span><span> This field specifies the opcode used for the optionally supported command.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>102</span><span>: Management Endpoint Buffer Supported Command List Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>01:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Number of Commands (NUMCMD):</span><span> This field contains the number of commands in the list. A value of 0h indicates there are no commands in the list.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command 0 (CMD0):</span><span> This field contains the Management Endpoint Buffer Supported Command Data Structure (refer to </span><span>Figure </span><span>103</span><span>) for the first command that supports the use of the Management Endpoint Buffer associated with the Management Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05:04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command 1 (CMD1):</span><span> This field contains the Management Endpoint Buffer Supported Command Data Structure (refer to </span><span>Figure </span><span>103</span><span>) for the second command that supports the use</span><span> of the Management Endpoint Buffer associated with the Management Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>(N*2 + 3): (N*2 + 2)</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command N (CMDN):</span><span> This field contains the Management Endpoint Buffer Supported Command Data Structure (refer to </span><span>Figure </span><span>103</span><span>) for the N+1 command that supports the use of</span><span> the Management Endpoint Buffer associated with the Management Endpoint.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>103</span><span>: Management Endpoint Buffer Supported Command Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Type:</span><span> This field specifies the </span><span>type of </span><span>command that supports the Management Endpoint Buffer.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:3</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVMe-MI Message Type (NMIMT):</span><span> This field specifies the NVMe-MI Message Type. Refer to </span><span>Figure </span><span>19</span><span>. </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2:0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Opcode:</span><span> This field specifies the opcode of the command that supports the Management Endpoint Buffer.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>104</span><span>: Reset - </span><span>NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Reset Type:</span><span> This field s</span><span>pecifies</span><span> the type of reset to be performed.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>O/M</span><span class="txtfmt0">1</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>00h</span>
       </p>
      </td>
      <td>
       <p>
        <span>M</span><span class="txtfmt0">2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reset NVM Subsystem</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01h </span><span>to</span><span> FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>-</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol28">
     <li>
      <span>O/M definition: O = Optional, M = Mandatory</span>
     </li>
     <li>
      <span>R</span><span>equired if the NVM Subsystem Reset feature is supported </span><span>via the NSSR </span><span>property</span><span> as defined in the NVM Express Base Specification; else, it is optional.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>105</span><span>: SES Receive – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:8</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Page Code (PCODE):</span><span> This field specifies the SES status diagnostic page to be transferred.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>106</span><span>: SES Receive – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Allocation Length (ALENGTH):</span><span> This field specifies the maximum length in bytes of the Response Data field in the Response Message.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>107</span><span>: SES Receive – NVMe Management Response</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Response Data Length (RDL):</span><span> The length, in bytes, of the Response Data field in this Response Message or transferred to the Management Endpoint Buffer.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>108</span><span>: SES Send – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Length (DLEN):</span><span> This field specifies the Request Data field in bytes.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>109</span><span>: </span><span>Shutdown - NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bit</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Shutdown Type: </span><span>This field specifies the type of shutdown to be performed.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>O/M</span><span class="txtfmt0">1</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>00h</span>
       </p>
      </td>
      <td>
       <p>
        <span>O</span><span class="txtfmt0">2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Normal NVM Subsystem Shutdown </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01h</span>
       </p>
      </td>
      <td>
       <p>
        <span>O</span><span class="txtfmt0">2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Abrupt NVM Subsystem Shutdown </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>02h </span><span>to</span><span> FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>-</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol25">
     <li>
      <span>O/M definition: O = Optional, M = Mandatory</span>
     </li>
     <li>
      <span>Mandatory for </span><span>the out-of-band mechanism if the </span><span>NVM Subsystem Shutdown feature is supported on all NVMe Controllers in the NVM Subsystem (refer to the NVM Express Base Specification).</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>110</span><span>: VPD Read NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Offset (DOFST): </span><span>This field specifies the starting offset, in bytes, into the VPD data that is contained in the Response Message.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>111</span><span>: VPD Read NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Length (DLEN): </span><span>This field specifies the length, in bytes, to be read from the VPD starting at the byte offset specified by DOFST. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>113</span><span>: VPD Write – NVMe Management Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Offset (DOFST): </span><span>This field specifies the starting offset, in bytes, into the VPD data that is written. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>114</span><span>: VPD Write – NVMe Management Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Length (DLEN): </span><span>This field specifies the length, in bytes, to be written to the VPD starting at the byte offset specified by DOFST.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>116</span><span>: List of NVMe Admin Commands Supported using the Out-of-Band Mechanism</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Command</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Opcode</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe Storage Device O/M/P </span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe Enclosure O/M/P </span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Reference</span>
    </p>
    <p>
     <span>Specification</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Abort</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Delete I/O Submission Queue</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Create I/O Submission Queue</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Get Log Page</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Delete I/O Completion Queue</span>
    </p>
   </td>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Create I/O Completion Queue</span>
    </p>
   </td>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Identify</span>
    </p>
   </td>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Set Features</span>
    </p>
   </td>
   <td>
    <p>
     <span>09h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Get Features</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Asynchronous Event Request</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Management</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Firmware Commit</span>
    </p>
   </td>
   <td>
    <p>
     <span>10h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Firmware Image Download</span>
    </p>
   </td>
   <td>
    <p>
     <span>11h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Device Self-test</span>
    </p>
   </td>
   <td>
    <p>
     <span>14h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Attachment</span>
    </p>
   </td>
   <td>
    <p>
     <span>15h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Keep Alive</span>
    </p>
   </td>
   <td>
    <p>
     <span>18h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Directive Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>19h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Directive Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Virtualization Management</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>NVMe-MI Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>NVMe-MI Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Capacity Management</span>
    </p>
   </td>
   <td>
    <p>
     <span>20h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Lockdown</span>
    </p>
   </td>
   <td>
    <p>
     <span>24h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Doorbell Buffer Config</span>
    </p>
   </td>
   <td>
    <p>
     <span>7Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Fabrics Commands</span>
    </p>
   </td>
   <td>
    <p>
     <span>7Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Format NVM</span>
    </p>
   </td>
   <td>
    <p>
     <span>80h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Security Send</span>
    </p>
   </td>
   <td>
    <p>
     <span>81h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Security Receive</span>
    </p>
   </td>
   <td>
    <p>
     <span>82h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Sanitize</span>
    </p>
   </td>
   <td>
    <p>
     <span>84h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Get LBA Status</span>
    </p>
   </td>
   <td>
    <p>
     <span>86h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM Command Set Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>C0h to FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVM</span><span> Express</span><span> Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="5">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol32">
     <li>
      <span>O/M</span><span>/P</span><span> definition: O = Optional, M = Mandatory</span><span>, P = Prohibited from being supported. An NVMe Enclosure that is also an NVMe Storage Device (i.e., implements Namespaces) shall implement mandatory commands required by either an NVMe Storage Device or an NVMe Enclosure and may implement optional commands allowed by either an NVMe Storage Device or an NVMe Enclosure.</span><span> Mandatory commands shall be </span><span>supported</span><span> </span><span>using the out-of-band mechanism </span><span>if the NVMe Controller specified by the Controller ID field supports the command</span><span> in-band</span><span>.</span>
     </li>
     <li>
      <span>If the Retain Asynchronous Event bit is cleared to ‘0’, then the status associated with the NVMe Admin Command shall be Invalid Field in Command (i.e., the NVMe Admin </span><span>C</span><span>ommand is aborted). For implementations compliant to version 1.1 or earlier of this specification, the Retain Asynchronous Event bit in the Get Log Page command (refer to the NVM Express Base Specification) may or may not be ignored by the Controller</span><span>. Refer to section </span><span>6.2</span><span>.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>118</span><span>: NVMe Admin Command Request Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header:</span><span> Refer to </span><span>section</span><span> </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Opcode (OPC):</span><span> This field specifies the opcode of the command. Refer to the </span><span>NVM Express Base Specification</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Command Flags (CFLGS):</span><span> This field specifies flags for the command.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">DOFST Valid (DOFSTV):</span><span> This bit is not used and shall be ignored by the Management Endpoint for implementations compliant with versions of this specification later than 1.1.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">DLEN Valid (DLENV):</span><span> This bit is not used and shall be ignored by the Management Endpoint for implementations compliant with versions of this specification later than 1.1.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller ID (CTLID): </span><span>This field specifies the Controller ID of the Controller that this command targets.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 1 (SQEDW1):</span><span> Submission Queue Entry Dword 1 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:12</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 2 (SQEDW2):</span><span> Submission Queue Entry Dword 2 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 3 (SQEDW3):</span><span> Submission Queue Entry Dword 3 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:20</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 4 (SQEDW4):</span><span> Submission Queue Entry Dword 4 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>27:24</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 5 (SQEDW5):</span><span> Submission Queue Entry Dword 5 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:28</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Offset (DOFST): </span><span>For commands that transmit data from the Management Controller to the Management Endpoint (i.e., the </span><span>Data Transfer subfield for the opcode field of the NVMe Admin Command as defined by the NVM Express Base Specification is 01b</span><span>) or do not transmit data </span><span>(i.e., the Data Transfer subfield in the opcode field of the NVMe Admin Command as defined by the NVM Express Base Specification is 00b)</span><span>, this field </span><span>should</span><span> be cleared to 0h. If this field is not 0h for commands that transmit data from the Management Controller to the Management Endpoint or that do not transfer data, then the Management Endpoint shall respond with an Invalid Parameter Error Response</span><span> with the PEL field indicating this field</span><span>.</span>
    </p>
    <p>
     <span>For commands that transmit data from the Management Endpoint to the Management Controller (i.e., the Response Data field in the Response Message has non-zero length), this field specifies the starting offset, in bytes, of the portion of data contained in the NVMe Admin Command completion data that is returned starting at byte offset 0h of the Response Data field in the Response Message.</span>
    </p>
    <p>
     <span>This field should be less than the size of the</span><span> NVMe Admin Command </span><span>completion data. If this field is greater than or equal to the size of the</span><span> NVMe Admin Command </span><span>completion data, then the Management Endpoint shall respond with an Invalid Parameter Error Response</span><span> with the PEL field indicating this field</span><span>.</span>
    </p>
    <p>
     <span>Bits </span><span>1:0 </span><span>of this field should be cleared to </span><span>00b</span><span>. If bits </span><span>1:0</span><span> are not cleared to </span><span>00b</span><span>, then the Management Endpoint should respond with an Invalid Parameter Error Response with the PEL field indicating this field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>35:32</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Data Length (DLEN): </span><span>For commands that do not transfer data (i.e., the Data Transfer subfield in the opcode field of the NVMe Admin Command as defined by the NVM Express Base Specification is 00b), this field should be cleared to 0h.</span><span> </span><span>If this field is not 0h for commands that do not transfer data, then the Management Endpoint shall </span><span>respond with</span><span> </span><span>an Invalid Parameter Error Respon</span><span>se with the PEL field indicating this field.</span>
    </p>
    <p>
     <span>For commands that transmit data from the Management Controller to the Management Endpoint (i.e., the</span><span class="txtfmt5"> </span><span>Data Transfer subfield in the opcode field of the NVMe Admin Command as defined by the NVM Express Base Specification is 01b), this field specifies the length, in bytes, of the data contained in the Request </span><span>Data field in the Request </span><span>Message.</span>
    </p>
    <p>
     <span>For commands that transmit data from the Management Endpoint to the Management Controller (i.e., the Data Transfer subfield in the opcode field of the NVMe Admin Command as defined by the NVM Express Base Specification is 10b), this field specifies the length, in bytes, of the </span><span>portion of data contained in the NVMe Admin Command completion data that is returned in the Response Data field</span><span> in the Response Message.</span><span> The sum of DLEN plus DOFST should be less than or equal to the size of the NVMe Admin Command completion data. If the sum is </span><span>greater</span><span>, then the Management Endpoint shall respond with an Invalid Parameter Error Response with the PEL field indicating this field.</span>
    </p>
    <p>
     <span>For commands that transmit data (i.e., the Data Transfer subfield in the opcode of the NVMe Admin Command as defined by the NVM Express Base Specification is 01b or 10b), the Management Controller should specify a non-zero length in this field. If this field is cleared to 0h for commands that transmit data, then the Management Endpoint should respond with an Invalid Parameter Error Response</span><span> with the PEL field indicating this field.</span>
    </p>
    <p>
     <span>Bits </span><span>1:0 </span><span>of this field should be cleared to </span><span>00b</span><span>. If bits </span><span>1:0 </span><span>are not cleared to </span><span>00b</span><span>, then the Management Endpoint shall respond with an Invalid Parameter Error Response</span><span> with the PEL field indicating this field.</span>
    </p>
    <p>
     <span>This field should be less than or equal to </span><span>4,096. </span><span>If this field is </span><span>greater than</span><span> 4,096, then the Management Endpoint shall respond with an Invalid Parameter Error Response</span><span> with the PEL field indicating this field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>43:36</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>47:44</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 10 (SQEDW10):</span><span> Submission Queue Entry Dword 10 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>51:48</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 11 (SQEDW11):</span><span> Submission Queue Entry Dword 11 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>55:52</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 12 (SQEDW12):</span><span> Submission Queue Entry Dword 12 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>59:56</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 13 (SQEDW13):</span><span> Submission Queue Entry Dword 13 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>63:60</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 14 (SQEDW14):</span><span> Submission Queue Entry Dword 14 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>67:64</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Submission Queue Entry Dword 15 (SQEDW15):</span><span> Submission Queue Entry Dword 15 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:68</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Request Data (Optional) </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check (MIC): </span><span>Refer to </span><span>section</span><span> </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>120</span><span>: NVMe Admin Command Response Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header:</span><span> Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Status: </span><span>This field indicates the status of the NVMe</span><span> Admin</span><span> </span><span>C</span><span>ommand. Refer to </span><span>section </span><span>4.1.2</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Completion Queue Entry Dword 0 (CQEDW0):</span><span> Completion Queue Entry Dword 0 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:12</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Completion Queue Entry Dword 1 (CQEDW1):</span><span> Completion Queue Entry Dword 1 as defined in the </span><span>NVM Express Base Specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Completion Queue Entry Dword 3 (CQEDW3):</span><span> Completion Queue Entry Dword 3 as defined in the </span><span>NVM Express Base Specification</span><span>. The Command ID field shall be cleared to 0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:20</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Response Data (</span><span>Optional</span><span>)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check:</span><span> Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
   </td>
   <td colspan="5">
    <p>
     <span>Figure </span><span>123</span><span>: Management Endpoint - Log Page Support</span>
    </p>
   </td>
  </tr>
  <tr>
   <th colspan="2" rowspan="2" class="tcell0">
    <p>
     <span>Log Page Name</span><span class="txtfmt0">3</span>
    </p>
   </th>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Log</span><span>Identifier</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Support </span><span>Requirements</span><span class="txtfmt0">1</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>NVMe Storage Device</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe Enclosure</span>
    </p>
   </th>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Supported Log Pages</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M </span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span><span> </span><span class="txtfmt0">2</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Error Information</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>SMART / Health Information</span><span>(Controller scope)</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>SMART / Health Information</span><span>(NVM Subsystem </span><span>scope)</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Firmware Slot Information</span>
    </p>
   </td>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Changed Namespace List</span>
    </p>
   </td>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Commands Supported and Effects</span>
    </p>
   </td>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Device Self-test</span>
    </p>
   </td>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Telemetry Host-Initiated</span>
    </p>
   </td>
   <td>
    <p>
     <span>07h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Telemetry Controller-Initiated</span>
    </p>
   </td>
   <td>
    <p>
     <span>08h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Endurance Group Information</span>
    </p>
   </td>
   <td>
    <p>
     <span>09h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Predictable Latency Per NVM Set</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Predictable Latency Event Aggregate</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Asymmetric Namespace Access</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Persistent Event</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>LBA Status Information</span><span class="txtfmt0">4</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Endurance Group Event Aggregate</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Media Unit Status</span>
    </p>
   </td>
   <td>
    <p>
     <span>10h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Supported Capacity Configuration List</span>
    </p>
   </td>
   <td>
    <p>
     <span>11h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Feature Identifiers Supported and Effects</span>
    </p>
   </td>
   <td>
    <p>
     <span>12h</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span><span class="txtfmt0">2</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>NVMe-MI Commands Supported and Effects</span>
    </p>
   </td>
   <td>
    <p>
     <span>13h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Command and Feature Lockdown</span>
    </p>
   </td>
   <td>
    <p>
     <span>14h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Boot Partition</span>
    </p>
   </td>
   <td>
    <p>
     <span>15h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Rotational Media Information</span>
    </p>
   </td>
   <td>
    <p>
     <span>16h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Discovery</span>
    </p>
   </td>
   <td>
    <p>
     <span>70h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Reservation Notification</span>
    </p>
   </td>
   <td>
    <p>
     <span>80h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Sanitize Status</span>
    </p>
   </td>
   <td>
    <p>
     <span>81h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Changed Zone List</span><span class="txtfmt0">5</span>
    </p>
   </td>
   <td>
    <p>
     <span>BFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="2">
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>C0h to FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="6">
    <p>
     <span>Notes:</span>
    </p>
    <ol class="ol51">
     <li>
      <span>O = Optional, M = Mandatory, P = Prohibited.</span>
     </li>
     <li>
      <span>Optional for versions 1.1 and earlier of this specification.</span>
     </li>
     <li>
      <span>Refer to the NVM Express Base </span><span>S</span><span>pecification unless another footnote </span><span>specifies</span><span> otherwise.</span>
     </li>
     <li>
      <span>Refer to the NVM Command Set Specification.</span>
     </li>
     <li>
      <span>Refer to the Zoned Namespace Command Set Specification.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>124</span><span>: Command Messages Allowed During Sanitize Operation</span><span> and During the Processing of a Format NVM Command</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Command Set</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Command Message</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Allowed </span>
    </p>
   </th>
  </tr>
  <tr>
   <td rowspan="13">
    <p>
     <span>Management Interface Command Set</span>
    </p>
   </td>
   <td>
    <p>
     <span>Configuration Get</span>
    </p>
   </td>
   <td rowspan="13">
    <p>
     <span>Yes</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Configuration Set</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Controller Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Management Endpoint Buffer Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Management Endpoint Buffer Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>NVM Subsystem Health Status Poll</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Read NVMe-MI Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>SES Receive</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>SES Send</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Shutdown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>VPD Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>VPD Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td rowspan="16">
    <p>
     <span>NVMe Admin Command Set </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span>Capacity Management</span>
    </p>
   </td>
   <td rowspan="16">
    <p>
     <span>Same restrictions as defined by the NVM Express Base Specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Device Self-test</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Firmware Activate/Commit</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Firmware Image Download</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Format NVM</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Get Features</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Get Log Page</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Identify</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Attachment</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Management</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Sanitize</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Security Receive/Send</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Security Send</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Set Features</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Virtualization Management</span>
    </p>
   </td>
  </tr>
  <tr>
   <td rowspan="5">
    <p>
     <span>PCIe Command Set</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe Configuration Read</span>
    </p>
   </td>
   <td rowspan="5">
    <p>
     <span>Yes</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PCIe Configuration Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PCIe I/O Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PCIe Memory Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PCIe Memory Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol31">
     <li>
      <span>NVMe Adm</span><span>in</span><span> Commands that are prohibited via the out-of-band mechanism (refer to </span><span>Figure </span><span>116</span><span>) are not listed since they are always prohibited including during a sanitize operation.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>125</span><span>: </span><span>I/O Controller – Feature Support</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Feature Name</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Feature Support Requirements</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Logged in Persistent Event Log</span><span class="txtfmt0">1</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enhanced Controller Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Controller Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol27">
     <li>
      <span>O = Optional, M = Mandatory</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>126</span><span>: </span><span>Administrative Controller – Feature Support</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Feature Name</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Feature Support Requirements</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Logged in Persistent Event Log</span><span class="txtfmt0">1</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enhanced Controller Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Controller Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3">
    <p>
     <span>Notes:</span>
    </p>
    <ol class="ol29">
     <li>
      <span>O = Optional, M = Mandatory</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>127</span><span>: Management Endpoint - Feature Support</span>
    </p>
   </td>
  </tr>
  <tr>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Feature Name</span><span class="txtfmt0">2</span>
    </p>
   </th>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Feature Identifier</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Support Requirements</span><span class="txtfmt0">1</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>NVMe Storage Device</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe Enclosure</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>Arbitration</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Power Management</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>LBA Range Type</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Temperature Threshold</span>
    </p>
   </td>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Error Recovery</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Volatile Write Cache</span>
    </p>
   </td>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Number of Queues</span>
    </p>
   </td>
   <td>
    <p>
     <span>07h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Interrupt Coalescing</span>
    </p>
   </td>
   <td>
    <p>
     <span>08h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Interrupt Vector Configuration</span>
    </p>
   </td>
   <td>
    <p>
     <span>09</span><span>h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Write Atomicity Normal</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Asynchronous Event Configuration</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Autonomous Power State Transition</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Host Memory Buffer</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Timestamp</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Keep Alive Timer</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Host Controlled Thermal Management</span>
    </p>
   </td>
   <td>
    <p>
     <span>10h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Non-Operational Power State Config</span>
    </p>
   </td>
   <td>
    <p>
     <span>11h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Read Recovery Level Config</span>
    </p>
   </td>
   <td>
    <p>
     <span>12h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Predictable Latency Mode Config</span>
    </p>
   </td>
   <td>
    <p>
     <span>13h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Predictable Latency Mode Window</span>
    </p>
   </td>
   <td>
    <p>
     <span>14h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>LBA Status Information Attributes</span><span class="txtfmt0">3</span>
    </p>
   </td>
   <td>
    <p>
     <span>15h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Host Behavior Support</span>
    </p>
   </td>
   <td>
    <p>
     <span>16h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Sanitize Config</span>
    </p>
   </td>
   <td>
    <p>
     <span>17h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Endurance Group Event Configuration</span>
    </p>
   </td>
   <td>
    <p>
     <span>18h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>I/O Command Set Profile</span>
    </p>
   </td>
   <td>
    <p>
     <span>19h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Spinup Control</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Key Value Configuration</span><span class="txtfmt0">4</span>
    </p>
   </td>
   <td>
    <p>
     <span>20h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Enhanced Controller Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>7Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Controller Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>7Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Metadata</span>
    </p>
   </td>
   <td>
    <p>
     <span>7Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Software Progress Marker</span>
    </p>
   </td>
   <td>
    <p>
     <span>80h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Host Identifier</span>
    </p>
   </td>
   <td>
    <p>
     <span>81h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Reservation Notification Mask</span>
    </p>
   </td>
   <td>
    <p>
     <span>82h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Reservation Persistence</span>
    </p>
   </td>
   <td>
    <p>
     <span>83h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Namespace Write Protection Config</span>
    </p>
   </td>
   <td>
    <p>
     <span>84h</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
   <td>
    <p>
     <span>P</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>C0h to FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="4">
    <p>
     <span>Notes:</span>
    </p>
    <ol class="ol4">
     <li>
      <span>O = Optional, M = Mandatory, P = Prohibited for Set Features/Optional for Get Features.</span>
     </li>
     <li>
      <span>Refer to the NVM Express Base Specification unless</span><span> another footnote specifies </span><span>otherwise</span><span>.</span>
     </li>
     <li>
      <span>Refer to the NVM Command Set Specification.</span>
     </li>
     <li>
      <span>Refer to the Key Value Command Set Specification</span><span>.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>129</span><span>: PCIe Command Request Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header</span><span class="txtfmt2"> (NMH):</span><span class="txtfmt2"> </span><span>Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Opcode (OPC): </span><span>This field specifies the opcode of the command to be processed. Refer to </span><span>Figure 130</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Controller ID (CTLID): </span><span>This field specifies the Controller ID of the NVMe Controller that this command targets.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Request Dword 0 (NMD0): </span><span>This field is command specific Dword 0.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:12</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Request Dword 1 (NMD1): </span><span>This field is command specific Dword 1.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Request Dword 2 (NMD2): </span><span>This field is command specific Dword 2.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:20</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Request Data (</span><span class="txtfmt2">REQD):</span><span> (</span><span>Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check (MIC): </span><span>Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>130</span><span>: Opcodes for PCIe Commands using an Out-of-Band Mechanism</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Opcode</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe Storage Device O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>NVMe Enclosure O/M/P</span><span class="txtfmt0">1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Command</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe Configuration Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe Configuration Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe Memory Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe Memory Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe I/O Read</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe I/O Write</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06h to FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
   <td>
    <p>
     <span>-</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="4">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol38">
     <li>
      <span>O/M/P definition: O = Optional, M = Mandatory, P = Prohibited from being supported. An NVMe Enclosure that is also an NVMe Storage Device (i.e., implements </span><span>N</span><span>amespaces) shall implement mandatory commands required by either an NVMe Storage Device or an NVMe Enclosure and may implement optional commands allowed by either an NVMe Storage Device or an NVMe Enclosure.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>132</span><span>: PCIe Command Response Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe-MI Message Header</span><span class="txtfmt2"> (NMH):</span><span> Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Status</span><span class="txtfmt2"> (STATUS):</span><span class="txtfmt2"> </span><span>This field indicates the status of the </span><span>PCIe Command.</span><span> Refer to </span><span>section </span><span>4.1.2</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N-1:08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Response Data (</span><span class="txtfmt2">RESPD):</span><span> (Optional</span><span>)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>N+3:N</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Message Integrity Check</span><span class="txtfmt2"> (MIC):</span><span> Refer to </span><span>section </span><span>3.1</span><span>.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>133</span><span>: PCIe Configuration Read – PCIe Request Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length (LENGTH): </span><span>This field specifies the number of bytes to be read.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>134</span><span>: PCIe Configuration Read – PCIe Request Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the offset in bytes into the 4 KiB configuration space associated with the NVMe Controller at which the read begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>135</span><span>: PCIe Configuration Write – PCIe Request Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length (LENGTH): </span><span>This field specifies the number of bytes to be written.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>136</span><span>: PCIe </span><span>Configuration Write – PCIe Request Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the offset in bytes into the 4,096B configuration space associated with the NVMe Controller at which the write begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>137</span><span>: PCIe I/O Read – PCIe Request Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:19</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Base Address Register (BAR): </span><span>This field specifies the PCI Base Address Register (BAR) of the I/O space to be read. BARs are located beginning at 10h in PCI Configuration space </span><span>(refer to the </span><span>NVM</span><span>e over</span><span> PCIe Transport Specification) </span><span>and the value of this field specifies the starting offset of the associated BAR. For a 64-bit BAR, this field should correspond to the least</span><span>-</span><span>significant 32-bits of the BAR.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>BAR Offset</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>10h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>14h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>18h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1Ch</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>20h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>24h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h</span><span> to </span><span>7h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length (LENGTH):</span><span> This field specifies the number of bytes to be read.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>138</span><span>: PCIe I/O Read – PCIe Request Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the offset in bytes into the PCI BAR associated with the NVMe Controller at which the read begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>139</span><span>: PCIe I/O Write – PCIe Request Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:19</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Base Address Register (BAR): </span><span>This field specifies the PCI Base Address Register (BAR) of the I/O space to be written. BARs are located beginning at 10h in PCI Configuration space </span><span>(refer to the NVM</span><span>e over</span><span> PCIe Transport Specification) </span><span>and the value of this field specifies the starting offset of the associated BAR. For a 64-bit BAR, this field should correspond to the least</span><span>-</span><span>significant 32-bits of the BAR.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>BAR Offset</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>10h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>14h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>18h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1Ch</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>20h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>24h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h</span><span> to </span><span>7h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length (LENGTH):</span><span> This field specifies the number of bytes to be written.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>140</span><span>: PCIe I/O Write – PCIe Request Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the offset in bytes into the PCI BAR associated with the NVMe Controller at which the write begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>141</span><span>: PCIe Memory Read – PCIe Request Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:19</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Base Address Register (BAR): </span><span>This field specifies the PCI Base Address Register (BAR) of the memory space to be read. BARs are located beginning at 10h in PCI Configuration space </span><span>(refer to the NVM</span><span>e over</span><span> PCIe Transport Specification) </span><span>and the value of this field specifies the starting offset of the associated BAR. For a 64-bit BAR, this field should correspond to the least</span><span>-</span><span>significant</span><span> </span><span>32-bits of the BAR.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>BAR Offset</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>10h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>14h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>18h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1Ch</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>20h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>24h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h to 7h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length (LENGTH):</span><span> This field specifies the number of bytes to be read.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>142</span><span>: PCIe Memory Read – PCIe Request Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the least</span><span>-</span><span>significant 32-bits (i.e., bit 0 to bit 31) of the offset in bytes into the PCI BAR associated with the NVMe Controller at which the read begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>143</span><span>: PCIe Memory Read – PCIe Request </span><span>Dword 2</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the most</span><span>-</span><span>significant 32-bits (i.e., bit 32 to bit 63) of the offset in bytes into the PCI BAR associated with the NVMe Controller at which the read begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>144</span><span>: PCIe Memory Write – PCIe Request Dword 0</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:19</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Base Address Register (BAR): </span><span>This field specifies the PCI Base Address Register (BAR) of the memory space to be written. BARs are located beginning at 10h in PCI </span><span>Configuration</span><span> space </span><span>(refer to the NVM</span><span>e over</span><span> PCIe Transport Specification) </span><span>and the value of this field specifies the starting offset of the associated BAR.</span><span> </span><span>For a 64-bit BAR, this field should correspond to the least</span><span>-</span><span>significant 32-bits of the BAR.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>BAR Offset</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>10h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>14h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>18h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>1Ch</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>20h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>24h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h</span><span> to </span><span>7h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length (LENGTH):</span><span> This field specifies the number of bytes to be written.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>145</span><span>: PCIe Memory Write – PCIe Request Dword 1</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the least</span><span>-</span><span>sign</span><span>i</span><span>ficant </span><span>32-bits (i.e., bit 0 to bit </span><span>31) of the offset in bytes into the PCI BAR associated with the NVMe Controller at which the write begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>146</span><span>: PCIe Memory Write – PCIe Request Dword 2</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Offset (OFFSET): </span><span>This field specifies the most</span><span>-</span><span>significant 32-bits (i.e., </span><span>bit</span><span> 32 </span><span>to bit</span><span> 63) of the offset in bytes into the PCI BAR associated with the NVMe Controller at which the write begins.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>147</span><span>: Operations Supported During NVM Subsystem Power States</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Operation</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Powered Off</span>
    </p>
    <p>
     <span>-All Power Rails Off</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Powered On</span>
    </p>
    <p>
     <span>-All Power Rails On</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Auxiliary Power Only</span><span class="txtfmt0">2</span><span> </span>
    </p>
    <p>
     <span>-Main Power O</span><span>ff</span>
    </p>
    <p>
     <span>-Auxiliary Power On</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Main Power Only </span><span class="txtfmt0">2</span>
    </p>
    <p>
     <span>-Main Power On</span>
    </p>
    <p>
     <span>-Auxiliary Power Off</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>SMBus/I2C VPD and SMBus/I2C Mux Access</span>
    </p>
   </td>
   <td>
    <p>
     <span>Not Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Implementation</span>
    </p>
    <p>
     <span>Specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>SMBus/I2C MCTP Access</span>
    </p>
   </td>
   <td>
    <p>
     <span>Not Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Optional</span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span>Implementation Specific</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PCIe MCTP Access</span>
    </p>
   </td>
   <td>
    <p>
     <span>Not Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Not Supported</span>
    </p>
   </td>
   <td>
    <p>
     <span>Supported</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="5">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol23">
     <li>
      <span>An implementation that supports SMBus/I2C MCTP Access during Auxiliary Power may support a subset of commands during this power state. The commands that are supported are implementation specific.</span>
     </li>
     <li>
      <span>Auxiliary Power Only and Main Power Only columns are not applicable to form factors that do not define Auxiliary power.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>148</span><span>: VPD Elements</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Byte</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Name</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:0</span>
    </p>
   </td>
   <td>
    <p>
     <span>Common Header</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>Product Info Area (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>MultiRecord Info Area</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>Internal Use Area (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>Chassis Info Area (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>Board Info Area (Optional)</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>150</span><span>: Common</span><span> Header</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">IPMI Format Version Number (IPMIVER):</span><span> This field indicates the IPMI Format Version. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Internal Use Area Starting Offset (IUAOFF):</span><span> This field indicates the starting offset in multiples of 8 bytes for the Internal Use Area. A value of 0h may be used to indicate the Internal Use Area is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Chassis Info Area Starting Offset (CIAOFF):</span><span> This field indicates the starting offset in multiples of 8 bytes for the Chassis Info Area. A value of 0h may be used to indicate the Chassis Info Area is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Board Info Area Starting Offset (BIAOFF):</span><span> This field indicates the starting offset in multiples of 8 bytes for the Board Info Area. A value of 0h may be used to indicate the Board Info Area is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Info Area Starting Offset (PIAOFF):</span><span> This field indicates the starting offset in multiples of 8 bytes for the Product Info Area.</span><span> A value of 0h may be used to indicate </span><span>the Product Info Area is not present</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">MultiRecord Info Area Starting Offset (MRIOFF): </span><span>This field indicates the starting offset in multiples of 8 bytes for the MultiRecord Info Area</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>6</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>7</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Common Header Checksum (CHCHK):</span><span> Checksum computed over byte 0 to byte 6. The checksum is computed by adding the 8-bit value of the bytes modulo 256 and then taking the 2’s complement of this sum. When the checksum and the sum of the bytes module 256 are added, the result should be 0h.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>151</span><span>: </span><span>Type/Length Byte Format</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Field Name</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:6</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type Code</span>
    </p>
   </td>
   <td>
    <p>
     <span>Specifies field encoding</span>
    </p>
    <p>
     <span>11b – Always corresponds to ASCII in this specification</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>5:0</span>
    </p>
   </td>
   <td>
    <p>
     <span>Number of Data Bytes</span>
    </p>
   </td>
   <td>
    <p>
     <span>Specifies field length</span>
    </p>
    <p>
     <span>0h</span><span> indicates that the field is empty</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>152</span><span>: Product Info Area Factory Default Values</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">IPMI Format Version Number (IPMIVER):</span><span> This field indicates the IPMI Format Version.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Info Area Length (PALEN):</span><span> This field indicates the length of the Product Info Area in multiples of 8 bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Language Code (LCODE):</span><span> This field indicates the language used. A value of 19h is used to indicate English.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Manufacturer Name Type/Length (MNTL):</span><span> This field indicates the type and length of the Manufacturer Name field. The maximum length is 8.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Manufacturer Name (MNAME):</span><span> This field indicates the Manufacturer name in 8-bit ASCII. Unused bytes should be NULL characters.</span>
    </p>
    <p>
     <span>The Manufacturer name in this field should correspond to that in the PCI Subsystem Vendor ID (SSVID) and IEEE OUI Identifier fields in the Identify Controller Data Structure.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Name Type/Length (PNTL):</span><span> This field indicates the type and length of the Product Name field. The maximum length is 24.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Name (PNAME):</span><span> This field indicates the Product name in 8-bit ASCII. Unused bytes should be NULL characters.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Part/Model Number Type/Length (PPMNNTL):</span><span> This field indicates the type and length of the Product Part/Model Number field. The maximum length is 40.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Part/Model Number (PPMN):</span><span> This field indicates the Product Part/Model Number in 8-bit ASCII. Unused bytes should be NULL characters.</span>
    </p>
    <p>
     <span>This field should contain the same value as the Model Number (NM) field in the NVMe Identify Controller Data Structure.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Version Type/Length (PVTL):</span><span> This field indicates the type and length of the Product </span><span>Version</span><span> field. The maximum length is 2.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Version (PVER):</span><span> This field indicates the Product Version in 8-bit ASCII. Unused bytes should be NULL characters.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Serial Number Type/Length (PSNTL):</span><span> This field indicates the type and length of the Product Serial Number field. The maximum length is 20.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Serial Number (PSN):</span><span> This field indicates the Product Serial Number in 8-bit ASCII. Unused bytes should be NULL characters.</span>
    </p>
    <p>
     <span>This field should contain the same value as the Serial Number (SN) field in the NVMe Identify Controller Data Structure.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Asset Tag Type/Length (ATTL):</span><span> This field indicates the type and length of the Asset Tag field. A value of 0h may be used to indicate an Asset Tag is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Asset Tag (AT):</span><span> This field indicates the asset tag.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">FRU File ID Type/Length (ATTL):</span><span> This field indicates the type and length of the FRU File ID field. A value of 0h may be used to indicate a FRU File ID is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">FRU File ID (FFI):</span><span> This field provides manufacturing aid for verifying the file that was used during manufacture or field update to load the FRU information.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Custom Product Info Area (CPIA):</span><span> This optional field allows for the addition of custom Product Info Area fields that shall be proceeded with a Type/Length field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>C1h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">End of Record (EOR):</span><span> A value of C1h in this field indicates the end of record.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Zero or more bytes of value 0h that are used to pad the size of the Product Info Area to a multiple of 8 bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Product Info Area (PICHK):</span><span> Checksum computed over all bytes in the Product Info Area excluding this field. The checksum is computed by adding the 8-bit value of the byes modulo 256 and then taking the 2’s complement of this sum. When the checksum and the sum of the bytes module 256 are added, the result should be 0h.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>153</span><span>: NVMe MultiRecord Area</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>NVMe Record Type ID </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h or 82h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Format:</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if last record in list.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Record format version </span><span>shall be set to </span><span>2</span><span>h</span><span>.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>20h or 3Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Length</span><span> </span><span class="txtfmt2">(RLEN):</span><span> This field indicates the length of the MultiRecord Area in bytes</span><span> </span><span>without including the first 5 bytes that are common to all MultiRecords.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Checksum:</span><span> This field is used to give the record data a zero checksum (i.e., the modulo 256 sum of the record data bytes from byte offset 05 to the end of this record plus this checksum byte equals </span><span>0h</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Header Checksum:</span><span> This field is used to give the record header a zero checksum (i.e., the modulo 256 sum of the </span><span>least-significant</span><span> </span><span>byte of the header through this checksum byte equals </span><span>0h</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe MultiRecord Area Version Number: </span><span>This field indicates the version number of this NVMe MultiRecord. This field shall be cleared to 0h in this version of the specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Form Factor (FF):</span><span> This field indicates the form factor of the Management Endpoint. Refer to the values in </span><span>Figure </span><span>161</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12:07</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Initial 1.8 V Power Supply Requirements:</span><span> This field specifies the initial 1.8 V power supply requirements in Watts prior to receiving a Set Slot Power message. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum 1.8 V Power Supply Requirements:</span><span> This field specifies the maximum 1.8 V power supply requirements in Watts.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Initial 3.3 V Power Supply Requirements:</span><span> This field specifies the initial 3.3 V power supply requirements in Watts prior to receiving a Set Slot Power message. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>16</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum 3.3 V Power Supply Requirements:</span><span> This field specifies the maximum 3.3 V power supply requirements in Watts.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum 3.3 V aux Power Supply Requirements:</span><span> This field specifies the maximum 3.3 V power supply requirements in 10 mW units.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Initial 5 V Power Supply Requirements:</span><span> This field specifies the initial 5 V power supply requirements in Watts prior to receiving a Set Slot Power message.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum 5 V Power Supply Requirements: </span><span>This field specifies the maximum 5 V power supply requirements in Watts.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Initial 12 V Power Supply Requirements: </span><span>This field specifies the initial 12 V power supply requirements in Watts prior to receiving a Set Slot Power message.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>22</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum 12 V Power Supply Requirements: </span><span>This field specifies the maximum 12 V power supply requirements in Watts.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Maximum Thermal Load: </span><span>This field specifies the maximum thermal load from the NVM Subsystem in Watts.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>36:24</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> </span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Total NVM Capacity: </span><span>This field indicates the total NVM capacity of the NVM Subsystem in bytes. </span>
    </p>
    <p>
     <span>If the NVM Subsystem supports Namespace Management, then this field should correspond to the value reported in the TNVMCAP field in the NVMe Identify Controller Data </span><span>Structure</span><span>.</span>
    </p>
    <p>
     <span>A value of 0h may be used to indicate this feature is not supported.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>63:37</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>If the RLEN field is set to 3Bh, then this field is reserved. If the RLEN field is set to 20h, then this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="3">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol5">
     <li>
      <span>Power supply requirements shall be set to the smallest integer value which fully supplies the necessary power to the NVMe Storage Device. A value of 0h indicates that the power supply voltage is not used.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>154</span><span>: NVMe PCIe Port MultiRecord Area</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe PCIe Port Record</span><span class="txtfmt2"> </span><span class="txtfmt2">Type ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h</span><span> or 82h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Format:</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if last record in list.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Record format version</span><span> shall be set to</span><span> 2</span><span>h</span><span>.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>08h or 0Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Length</span><span> </span><span class="txtfmt2">(RLEN):</span><span> This field indicates the length of the MultiRecord Area in bytes </span><span>without including the first 5 bytes that are common to all MultiRecords</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Checksum:</span><span> This field is used to give the record data a zero checksum (i.e., the modulo 256 sum of the record data bytes from byte offset 05 </span><span>to</span><span> the end of this record plus this checksum byte equals </span><span>0h</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Header Checksum:</span><span> This field is used to give the record header a zero checksum (i.e., the modulo 256 sum of the </span><span>least</span><span>-significant</span><span> byte of the header </span><span>through</span><span> this checksum byte equals </span><span>0h</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>1h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVMe PCIe Port MultiRecord Area Version Num</span><span class="txtfmt2">b</span><span class="txtfmt2">er</span><span class="txtfmt2">:</span><span class="txtfmt2"> </span><span>This field indicates the version number of this </span><span>NVMe PCIe Port MultiRecord.</span><span> This field shall be set to </span><span>1h</span><span> in this version of the specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Port Number</span><span class="txtfmt2">: </span><span>This field contains the PCIe port number. This is the same value as that reported in the Port Number field in the PCIe Link Capabilities Register.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span> Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Information: </span><span>This field indicates information about the PCIe Ports in the device.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:</span><span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>I</span><span>f </span><span>this bit is </span><span>set to ‘1’</span><span>, then </span><span>all PCIe ports </span><span>within the device have the same capabilities (i.e., the capabilities listed in this structure are consistent across each PCIe port).</span><span> I</span><span>f </span><span>this bit is cleared to </span><span>‘</span><span>0</span><span>’</span><span>, then </span><span>all PCIe ports </span><span>within the device </span><span>do not </span><span>have the same capabilities</span><span>.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Link Speed</span><span class="txtfmt2">:</span><span> This field indicates a bit vector of link speeds supported by the PCIe port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:</span><span>5</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 32.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 16.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 8.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 5.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 2.5 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Maximum Link Width: </span><span>The maximum PCIe link width for this NVM Subsystem port. This is the expected negotiated link width that the port link trains to if the platform supports it. </span><span>A Requester</span><span> may compare this value with the PCIe Negotiated Link Width to determine if there has been a PCIe link training issue.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x1</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x2</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x4</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5 to 7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>8</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x8</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>9 to 11</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>12</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x12</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>13 to 15</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>16</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x16</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>17 to 31</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>32</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x32</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>33 to 255</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">MCTP Support</span><span class="txtfmt2">:</span><span class="txtfmt2"> </span><span>This field contains a bit vector that specifies the level of support for the NVMe Management Interface.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:</span><span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>I</span><span>f </span><span>this bit is </span><span>set to ‘1’</span><span>, then </span><span>MCTP</span><span>-</span><span>based management commands are supported on the PCIe port</span><span>.</span><span> I</span><span>f </span><span>this bit is cleared</span><span> to ‘</span><span>0</span><span>’</span><span>, then </span><span>MCTP</span><span>-</span><span>based management commands are </span><span>not </span><span>supported on the PCIe port</span><span>.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Ref Clk Capability</span><span class="txtfmt2">: </span><span>This field contains a bit vector that specifies the PCIe clocking modes supported by the port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:4</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the device automatically uses RefClk if provided and otherwise uses SRIS</span><span>, otherwise</span><span> cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports Separate RefClk with SSC (SRIS), otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports Separate RefClk with no SSC (SRNS), otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports common RefClk, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Port Identifier:</span><span> This field contains the NVMe-MI Port Identifier.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:13</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>If the RLEN field is set to 0Bh, then this field is reserved. If the RLEN field is set to 08h, then this field is not present.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>155</span><span>: </span><span>Topology MultiRecord</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Topology Record Type ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>2h or 82h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Format:</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if last record in list.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Record format version </span><span>shall be set to</span><span> 2</span><span>h</span><span>.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Length</span><span> </span><span class="txtfmt2">(RLEN):</span><span> This field indicates the length of the MultiRecord Area in bytes without including the first 5 bytes that are common to all MultiRecords.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Record Checksum:</span><span> This field is used to give the record data a zero checksum (i.e., the modulo 256 sum of the record data bytes from byte offset 05 to the end of this record plus this checksum byte equals </span><span>0h</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Header Checksum:</span><span> This field is used to give the record header a zero checksum (i.e., the modulo 256 sum of the </span><span>least-significant </span><span>byte of the header through this checksum byte equals </span><span>0h</span><span>).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Version Number: </span><span>This field indicates the version number of this Topology MultiRecord. This field shall be cleared to 0h in this version of the specification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Element Count (N): </span><span>This field indicates the number of Element Descriptors in this Topology MultiRecord. The value of 0h is reserved.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span><span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Element Descriptor 0:</span><span> This field contains the first Element Descriptor in this Topology MultiRecord.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Element Descriptor 1:</span><span> This field contains the second Element Descriptor in this Topology MultiRecord if Element Count is greater than one, otherwise this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>156</span><span>: </span><span>Indexing Across Extended MultiRecords</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Index</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Topology Multi Record Instance</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Element Descriptors</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Child Indices</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td rowspan="4">
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>Element Descriptor 0, parent of 2, 3, 5</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2, 3, 5</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>Element Descriptor 1, child of 5</span>
    </p>
   </td>
   <td colspan="2">
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>Element Descriptor 2, child of 0</span>
    </p>
   </td>
   <td colspan="2">
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>Element Descriptor 3, child of 0</span>
    </p>
   </td>
   <td colspan="2">
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td rowspan="2">
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>Element Descriptor 0 </span><span class="txtfmt0">1</span>
    </p>
   </td>
   <td colspan="2">
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span>Element Descriptor 1, child of 0, parent of 1</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="5">
    <p>
     <span>Notes</span><span>:</span>
    </p>
    <ol class="ol10">
     <li>
      <span>This Element Descriptor is an Extended Element Descriptor that extends the preceding Element Descriptor at index 3. Extended Element Descriptors are further detailed in section </span><span>8.2.5.1</span><span>.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>157</span><span>: </span><span>Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. Values are defined in </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the Element Descriptor.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> Number of bytes in the Element Descriptor.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Length - 1:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>This area contains the Type-specific information associated with the Element Descriptor. Type-specific information is defined for each Element Descriptor Type in the subsections below.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>158</span><span>: </span><span>Element Descriptor Types</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Value</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Name</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Reference Section</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>-</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Extended Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Upstream Connector Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.2</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Expansion Connector Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.3</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Label Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.4</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">SMBus/I2C Mux Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.5</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>6</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PCIe Switch Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.6</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>7</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">NVM Subsystem Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.7</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>8</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">FRU Information Device Element Descriptor</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.8</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>9 to 239</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>-</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>240 to 255</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Vendor specific</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>8.2.5.9</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>159</span><span>: </span><span>Extended Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. </span><span>This field shall be set to t</span><span>he Extended Element Descriptor Type </span><span>(i.e.,</span><span> 1h</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the Extended Element Descriptor</span><span>.</span><span> </span><span>This field shall be cleared to </span><span>0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the Extended Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Length - 1:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Extended Content:</span><span> This field extends the content of the Element Descriptor at the immediately preceding index.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>160</span><span>: Upstream Connector Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. </span><span>This field shall be set to t</span><span>he Upstream Connector Element Descriptor Type </span><span>(i.e., </span><span>2h</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the Upstream Connector Element Descriptor</span><span>.</span><span> </span><span>This field shall be cleared to </span><span>0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the entire Upstream Connector Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Form Factor:</span><span> This field indicates the Form Factor of the NVMe Storage Device. See </span><span>Figure </span><span>161</span><span> for a list of defined values.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Label Pointer:</span><span> If the Upstream Connector has a label, then this field shall contain the index of a Label Element Descriptor that contains the label. The value 0h indicates there is no associated label.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Maximum Auxiliary Power:</span><span> This field specifies the maximum auxiliary power supply requirements in 10 mW increments consumed by the NVMe Storage Device. A value of 0h indicates that auxiliary power is not used from this Upstream Connector.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Maximum Power:</span><span> This field specifies the maximum power in Watts consumed by the NVMe Storage Device.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Upstream Port Descriptor Count:</span><span> This field indicates the number of Upstream Port Descriptors associated with this Upstream Connector Element Descriptor. The permitted range of values is 1 to 64.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Upstream Port Descriptor 0:</span><span> This field contains the first Upstream Port Descriptor.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Upstream Port Descriptor 1:</span><span> This field contains the second Upstream Port Descriptor in this Upstream Connector Element Descriptor if Port Descriptor Count </span><span>field </span><span>is greater than one</span><span>, otherwise this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>161</span><span>: Form Factors</span>
    </p>
   </td>
  </tr>
  <tr>
   <th rowspan="2" class="tcell0">
    <p>
     <span>Value</span>
    </p>
   </th>
   <th colspan="3" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Interface</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Form Factor Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>Unspecified</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Other – unknown</span><span> </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Integrated</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Other - unknown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3 to 15</span>
    </p>
   </td>
   <td colspan="3">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>16</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2.5” Form Factor – unknown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2.5” Form Factor – PCI Express SFF-8639 Module (U.2) 15 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2.5” Form Factor – PCI Express SFF-8639 Module (U.2) 7 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2.5” Form Factor – (SFF-TA-1001) 15 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2.5” Form Factor – (SFF-TA-1001) 7 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21 to 31</span>
    </p>
   </td>
   <td colspan="3">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>32</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>CEM add in card – unknown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>33</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>CEM add in card – Low Profile (HHHL)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>34</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>CEM add in card – Standard Height Half Length (FHHL)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>35</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>CEM add in card – Standard Height Full Length (FHFL)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>36 to 47</span>
    </p>
   </td>
   <td colspan="3">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>48</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>M.2 module – unknown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>49</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>M.2 module – 2230</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>50</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>M.2 module – 2242</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>51</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>M.2 module – 2260</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>52</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>M.2 module – 2280</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>53</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>M.2 module – 22110</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>54 to 63</span>
    </p>
   </td>
   <td colspan="3">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>64</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>BGA SSD – unknown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>65</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>BGA SSD – 16 x 20mm (M.2 Type 1620)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>66</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>BGA SSD – 11.5 x 13mm (M.2 Type 1113)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>67 to 79</span>
    </p>
   </td>
   <td colspan="3">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>80</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Enterprise &amp; Datacenter SSD Form Factor – unknown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>81</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E1.S - (SFF-TA-1006) 5.9 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>82</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E1.S - (SFF-TA-1006) 8 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>83</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E1.L - (SFF-TA-1007) 9.5 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>84</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E1.L - (SFF-TA-1007) 18 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>85</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E3.S - (SFF-TA-1008) 7.5 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>86</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E3.S - (SFF-TA-1008) 16.8 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>87</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E3.L - (SFF-TA-1008) 7.5 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>88</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E3.L - (SFF-TA-1008) 16.8 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>89</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E1.S - (SFF-TA-1006) 9.5 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>90</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E1.S - (SFF-TA-1006) 15 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>91</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCIe</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E1.S - (SFF-TA-1006) 25 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>92 to 95</span>
    </p>
   </td>
   <td colspan="3">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>96</span>
    </p>
   </td>
   <td>
    <p>
     <span>Ethernet</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Other – unknown</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>97</span>
    </p>
   </td>
   <td>
    <p>
     <span>Ethernet</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2.5” Form Factor – (Native NVMe-oF Drive) 15 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>98</span>
    </p>
   </td>
   <td>
    <p>
     <span>Ethernet</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>2.5” Form Factor – (Native NVMe-oF Drive) 7 mm</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>99</span>
    </p>
   </td>
   <td>
    <p>
     <span>Ethernet</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E3.S – (Native NVMe-oF Drive) 7.5 mm </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>100</span>
    </p>
   </td>
   <td>
    <p>
     <span>Ethernet</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>E3.S – (Native NVMe-oF Drive) 16.8 mm </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>101 to 239</span>
    </p>
   </td>
   <td colspan="3">
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>240 to 255</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>162</span><span>: </span><span>SMBus/I2</span><span>C</span><span> Upstream Port Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Port Descriptor. </span><span>This field shall be cleared to </span><span>0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the SMBus/I2C </span><span>Upstream </span><span>Port Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Count:</span><span> This field indicates the number of SMBus/I2C Pointers in the SMBus/I2C Upstream Port Descriptor. The permitted range of values is 1 to 32.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Pointer 0:</span><span> This field contains the child index of the first Element Descriptor whose SMBus/I2C port is connected to this SMBus/I2C port.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Pointer 1:</span><span> If </span><span>the </span><span>Count </span><span>field </span><span>is greater than one, then this field is present and contains the child index of the second Element Descriptor whose SMBus/I2C port is connected to this SMBus/I2C Upstream Port. If </span><span>the </span><span>Count</span><span> field</span><span> is not greater than one, then this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>163</span><span>: PCIe Upstream Port Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of Upstream Port Descriptor. </span><span>This field shall be set to </span><span>1h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the PCIe Upstream Port Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Starting Lane:</span><span> This field indicates first PCIe lane (i.e., lane 0) of the port from the Upstream Connector.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Ending Lane:</span><span> This field indicates the ending PCIe lane of the port from the Upstream Connector.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">PCIe Pointer:</span><span> This field contains the child index of the Element Descriptor whose PCIe port is connected to this PCIe Upstream Port.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Destination Port:</span><span> This field contains the index of the Port Descriptor in the child Element Descriptor. If the child Element Descriptor has one PCIe upstream port (i.e., a PCIe Switch Element Descriptor) this field shall be cleared to 0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>164</span><span>: </span><span>Expansion Connector Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. </span><span>This field shall be set to t</span><span>he Expansion Connector Element Descriptor Type </span><span>(i.e., </span><span>3h</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the Expansion Connector Element Descriptor</span><span>.</span><span> </span><span>This field shall be cleared to </span><span>0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the Expansion Connector Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Form Factor:</span><span> This field indicates the Form Factor of the NVMe Storage Device FRU that plugs into the Expansion Connector. Refer to </span><span>Figure </span><span>161</span><span> for a list of defined</span><span> values.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Label Pointer:</span><span> If the Upstream Connector has a label, then this field shall contain the index of a Label Element Descriptor that contains the label. The value 0h indicates there is no associated label.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Expansion Connector Port Descriptor Count:</span><span> This field indicates the number of Expansion Port Descriptors associated with this Expansion Connector Element Descriptor. The permitted range of values is 1 to 64.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Expansion Connector Port Descriptor 0:</span><span> This field contains the first Expansion Connector Port Descriptor.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Expansion Connector Port Descriptor 1:</span><span> This field contains the second Expansion Connector Port Descriptor in this Expansion Connector Descriptor if Expansion Connector Port Descriptor Count is greater than one, otherwise this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>165</span><span>: Expansion Connector PCIe Port Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of Expansion Connector Port Descriptor. </span><span>This field shall be cleared to </span><span>0</span><span>h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the Expansion Connector PCIe Port Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Starting Lane:</span><span> This field indicates first PCIe lane (i.e., lane 0) of the port on the Expansion Connector PCIe Port Descriptor.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Ending Lane:</span><span> This field indicates the ending PCIe lane of the port on the Expansion Connector PCIe Port Descriptor.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>166</span><span>: </span><span>Label Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. </span><span>This field shall be set to t</span><span>he Label Element Descriptor Type </span><span>(i.e., </span><span>4h</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the Label Element Descriptor</span><span>.</span><span> </span><span>This field shall be cleared to </span><span>0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the Label Element Descriptor in bytes including the null termination.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Length - 1:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Label String:</span><span> This field contains a null-terminated UTF-8 string used to identify the parent Element Descriptor.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>167</span><span>: SMBus/I2C Mux Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. </span><span>This field shall be set to t</span><span>he SMBus/I2C Mux Element Descriptor Type </span><span>(i.e., </span><span>5h</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the SMBus/I2C Mux Element Descriptor</span><span>.</span><span> </span><span>Th</span><span>is</span><span> field shall be cleared to </span><span>0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the SMBus/I2C Mux Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>E8h</span>
    </p>
    <p>
     <span>or</span>
    </p>
    <p>
     <span>E9h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Address Info:</span><span> This field indicates the SMBus/I2C address and whether or not ARP is supported.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:1</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">SMBus/I2C Address:</span><span> This field contains the 7-bit SMBus/I2C address. Refer to </span><span>Figure </span><span>16</span><span> for requirements.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">ARP Capable:</span><span> This bit is set to ‘1’ if SMBus ARP is supported, else it is cleared to ‘0’. Refer to </span><span>Figure </span><span>16</span><span> for requirements.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Capabilities:</span><span> This field indicates the SMBus/I2C Mux capabilities.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Form Factor Reset:</span><span> This bit is set to ‘1’ if all of the SMBus/I2C reset mechanisms are supported as defined by the associated form factor specification. This bit is cleared to ‘0’ if the form factor does not define SMBus Reset or the NVMe Storage Device does not support all of the SMBus/I2C reset mechanisms defined in the specification for the Form Factor in the Host Connector Element Descriptor.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Packet Error Code (PEC) Support:</span><span> This bit is set to ‘1’ if PEC is supported by the SMBus/I2C Mux. This bit is cleared to ‘0’ if PEC is not supported.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5:2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1:0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Maximum Speed:</span><span> This field is set to the highest supported SMBus/I2C clock speed by the SMBus/I2C Mux.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>100 kHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>400 kHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>2</span>
          </p>
         </td>
         <td>
          <p>
           <span>1 MHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>3</span>
          </p>
         </td>
         <td>
          <p>
           <span>Reserved</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Mux Channel Descriptor Count:</span><span> This field indicates the number of downstream channels listed for this SMBus/I2C Mux. Each channel has a corresponding SMBus/I2C Channel Descriptor in the list below. The permitted range of values is 1 to 64. The value of this field may be less than the actual number of Channels implemented by the SMBus/I2C Mux if the truncated SMBus/I2C Mux Channel Descriptors are not connected to anything.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Mux Channel Descriptor 0:</span><span> This field contains the first SMBus/I2C Mux Channel Descriptor.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Mux Channel Descriptor 1:</span><span> This field contains the second SMBus/I2C Mux Channel Descriptor in this SMBus/I2C Mux Element Descriptor if SMBus/I2C Mux Channel Descriptor Count</span><span> field</span><span> </span><span>is greater than one</span><span>, otherwise this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>169</span><span>: </span><span>SMBus/I2C Mux Channel Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the SMBus/I2C Mux Channel Descriptor</span><span>. The field shall be cleared to</span><span> 0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the SMBus/I2C Mux Channel Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Count:</span><span> This field indicates the number of SMBus/I2C Pointers in the SMBus/I2C Mux Channel Descriptor. The permitted range of values is 0 to 32.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Pointer 0:</span><span> This field contains the child index of the first Element Descriptor whose SMBus/I2C is connected to this channel.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Pointer 1:</span><span> If Count is greater than one, then this field is present and contains the child index of another Element Descriptor whose SMBus/I2C is connected to this channel. If Count</span><span> field</span><span> </span><span>is not greater than one, then this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>170</span><span>: </span><span>PCIe Switch Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor.</span><span> This field shall be set to t</span><span>he PCIe Switch Element Descriptor Type </span><span>(i.e., </span><span>6h</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the PCIe Switch Element Descriptor</span><span>.</span><span> </span><span>This field shall be cleared to </span><span>0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the PCIe Switch Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Upstream Switch Port Descriptor:</span><span> This field contains the PCIe Switch Port Descriptor that describes the upstream switch port.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Downstream Switch Port Descriptor Count:</span><span> This field indicates the number of PCIe Port Descriptors associated with downstream switch ports.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Downstream Switch Port Descriptor 0:</span><span> This field contains the PCIe Switch Port Descriptor associated with the first downstream port.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Downstream Switch Port Descriptor 1:</span><span> This field contains the PCIe Switch Port Descriptor associated with the second downstream port if Downstream Switch Port Descriptor Count </span><span>field </span><span>is greater than one</span><span>, otherwise this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>171</span><span>: PCIe Switch Port Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of PCIe Switch Port Descriptor</span><span>. This field shall be cleared to</span><span> 0</span><span>h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the PCIe Switch Port Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">PCIe Link Speed:</span><span> This field indicates a bit vector of link speeds supported by the PCIe port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:</span><span>5</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 32.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 16</span><span>.0 </span><span>GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 8.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 5.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 2.5 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">PCIe Maximum Link Width:</span><span> The maximum PCIe link width for this port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x1</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x2</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x4</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5 to 7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>8</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x8</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>9 to 11</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>12</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x12</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>13 to 15</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>16</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x16</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>17 to 31</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>32</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x32</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>33 to 255</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">RefClk Capability:</span><span> This field contains a bit vector that specifies the PCIe clocking modes supported by the port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:4</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ for upstream ports that automatically use RefClk if provided and otherwise uses SRIS, otherwise, cleared to ‘0’. Reserved for downstream ports.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe port supports Separate RefClk with SSC (SRIS), otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe port supports Separate RefClk with no SSC (SRNS), otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe port supports common RefClk, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Port Number:</span><span> This field indicates the PCIe Port Number, as defined by the PCI Express Base Specification, associated with this port.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">PCIe Pointer:</span><span> In downstream ports this field contains the child index of the Element Descriptor that has a PCIe port connected to this PCIe port. In upstream ports this field is cleared to 0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Destination Port:</span><span> This field contains the index of the Port Descriptor in the child Element Descriptor. If the child Element Descriptor has one PCIe upstream port (i.e., a PCIe Switch Element Descriptor), this field shall be cleared to 0h.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>172</span><span>: NVM Subsystem Element </span><span>Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>07h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. </span><span>This field shall be set to t</span><span>he NVM Subsystem Element Descriptor Type </span><span>(i.e., </span><span>7h</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the NVM Subsystem Element Descriptor</span><span>.</span><span> </span><span>This field shall be cleared to </span><span>0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the NVM Subsystem Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>3Ah</span>
    </p>
    <p>
     <span>or</span>
    </p>
    <p>
     <span>3Bh</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Address Info:</span><span> If the NVM Subsystem supports an MCTP over SMBus/I2C port, then this field indicates the SMBus/I2C address for MCTP over SMBus/I2C port and whether or not SMBus ARP is supported; otherwise</span><span>,</span><span> this field</span><span> shall be cleared to</span><span> 0h</span><span>.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:1</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">SMBus/I2C Address:</span><span> This field contains the 7-bit SMBus/I2C address. Refer to </span><span>Figure </span><span>16</span><span> for requirements.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">ARP Capable:</span><span> This bit is set to ‘1’ if SMBus ARP is supported, else it is cleared to ‘0’. Refer to </span><span>Figure </span><span>16</span><span> for requirements.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Capabilities:</span><span> If the NVM Subsystem supports an SMBus/I2C port then this field indicates the SMBus/I2C capabilities; otherwise</span><span>,</span><span> this field </span><span>shall be cleared to</span><span> 0h</span><span>.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Reset:</span><span> This bit is set to ‘1’ if all of the SMBus/I2C reset mechanisms are supported as defined by the associated form factor specification. This bit is cleared to ‘0’ if the form factor does not define SMBus Reset or the NVMe Storage Device does not support all of the SMBus/I2C reset mechanisms defined by the specification for the Form Factor in the Host Connector Element Descriptor.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1:0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Maximum Speed:</span><span> This field is set to the highest supported SMBus/I2C clock speed.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>100 kHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>400 kHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>2</span>
          </p>
         </td>
         <td>
          <p>
           <span>1 MHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>3</span>
          </p>
         </td>
         <td>
          <p>
           <span>Reserved</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">NVM Subsystem Port Descriptor Count:</span><span> This field indicates the number of NVM Subsystem Port Descriptors associated with the NVM Subsystem. The permitted range of values is 1 to 64.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">NVM Subsystem Port Descriptor 0:</span><span> This field contains the NVM Subsystem Port Descriptor associated with the first NVM Subsystem port.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">NVM Subsystem Port Descriptor 1:</span><span> This field contains the NVM Subsystem Port Descriptor associated with the second NVM Subsystem port if NVM Subsystem Port Descriptor Count </span><span>field </span><span>is greater than one</span><span>, otherwise this field is not present.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>173</span><span>: NVM Subsystem Port Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of an NVM Subsystem Port Descriptor. </span><span>This field shall be cleared to</span><span> 0</span><span>h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the NVM Subsystem Port Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">PCIe Link Speed:</span><span> This field indicates a bit vector of link speeds supported by the PCIe port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:</span><span>5</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 32.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 16</span><span>.0 </span><span>GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 8.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 5.0 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports 2.5 GT/s, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">PCIe Maximum Link Width:</span><span> The maximum PCIe link width for this NVM Subsystem port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x1</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x2</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x4</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5 to 7</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>8</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x8</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>9 to 11</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>12</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x12</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>13 to 15</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>16</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x16</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>17 to 31</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>32</span>
       </p>
      </td>
      <td>
       <p>
        <span>PCIe x32</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>33 to 255</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">RefClk Capability:</span><span> This field contains a bit vector that specifies the PCIe clocking modes supported by the port.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bits</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:4</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the device automatically uses RefClk if provided and otherwise uses SRIS, otherwise cleared to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports Separate RefClk with SSC (SRIS), otherwise cleared </span><span>to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports Separate RefClk with no SSC (SRNS), otherwise cleared </span><span>to ‘0’.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span>Set to ‘1’ if the PCIe link supports common RefClk, otherwise cleared </span><span>to ‘0’.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Port Identifier:</span><span> This field contains the NVMe-MI Port Identifier associated with this port.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>174</span><span>: FRU Information Device Element Descriptor</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Byte Offset</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>08h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. </span><span>This field shall be set to t</span><span>he FRU Information Device Element Descriptor Type </span><span>(i.e., </span><span>8</span><span>)</span><span>.</span><span> Refer to</span><span> </span><span>Figure </span><span>158</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the FRU Information Device Element Descriptor</span><span>.</span><span> </span><span>This field shall be cleared to</span><span> 0h</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the FRU Information Device Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>A6h/A7h or 0h for NVM Storage Devices</span>
    </p>
    <p>
     <span>A4h/A5h or 0h for Carriers</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Address Info:</span><span> If the NVMe Storage Device contains an SMBus/I2C port, then this field indicates the default SMBus/I2C addressing per the table below; else, this field shall be cleared to 0h.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bit</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7:1</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">SMBus/I2C Address:</span><span> This field contains the 7-bit SMBus/I2C address. Refer to </span><span>Figure </span><span>16</span><span> for requirements.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">ARP Capable:</span><span> If this bit is set to ‘1’, then SMBus ARP is supported. If this bit is cleared to ‘0’, then SMBus ARP is not supported. Refer to the SMBus Specification for additional details.</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">SMBus/I2C Capabilities:</span><span> If the NVM Storage Device contains an SMBus/I2C port, then this field indicates the SMBus/I2C capabilities per the table below; else, this field shall be cleared to 0h.</span>
    </p>
    <table>
     <tr>
      <th class="tcell0">
       <p>
        <span>Bit</span>
       </p>
      </th>
      <th class="tcell0">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Reset:</span><span> If this bit is set to ‘1’, then all of the SMBus/I2C reset mechanisms are supported as defined by the specification for the Form Factor in the Host Connector Element Descriptor.</span>
       </p>
       <p>
        <span>If this bit is cleared to ‘0’, then the FRU Information Device does not support all of the SMBus/I2C reset mechanisms </span><span>defined by the specification for the Form Factor in the Host Connector Element Descriptor.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">I2C Writes Allowed:</span><span> If this bit is set to ‘1’, then the FRU Information Device is allowed to be written using an I2C Write operation.</span>
       </p>
       <p>
        <span>If this bit is cleared to ‘0’, then the FRU Information Device is not allowed to be written using an I2C Writ</span><span>e</span><span> operation.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5:2</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1:0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">Maximum Speed</span><span>: This field is set to the highest supported SMBus/I2C clock speed supported by the FRU Information Device.</span>
       </p>
       <table>
        <tr>
         <th class="tcell0">
          <p>
           <span>Value</span>
          </p>
         </th>
         <th class="tcell0">
          <p>
           <span>Description</span>
          </p>
         </th>
        </tr>
        <tr>
         <td>
          <p>
           <span>0</span>
          </p>
         </td>
         <td>
          <p>
           <span>100 kHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>1</span>
          </p>
         </td>
         <td>
          <p>
           <span>400 kHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>2</span>
          </p>
         </td>
         <td>
          <p>
           <span>1 MHz</span>
          </p>
         </td>
        </tr>
        <tr>
         <td>
          <p>
           <span>3</span>
          </p>
         </td>
         <td>
          <p>
           <span>Reserved</span>
          </p>
         </td>
        </tr>
       </table>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>8h to 0Ch inclusive</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Maximum FRU Information Device Size:</span><span> The maximum size of the FRU Information Device is 2</span><span class="txtfmt0">N</span><span> bytes where N is the value in this field (e.g.</span><span>,</span><span> a value of 8 in this field indicates a maximum FRU Information Device size of 2</span><span class="txtfmt0">8</span><span> or 256 bytes). </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>175</span><span>: Vendor-Specific Element Descriptors</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Bytes</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Factory Default</span>
    </p>
   </th>
   <th colspan="2" class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Type:</span><span> This field indicates the type of the Element Descriptor. Vendor-Specific Types have a value in the range of F0h to FFh.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Revision:</span><span> This field indicates the revision of the Element Descriptor. The Vendor-Specific Element Descriptor Revision is determined by the Vendor.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Length:</span><span> This field indicates the length of the Vendor-Specific Element Descriptor in bytes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">PCI Vendor ID:</span><span> This field indicates PCI-SIG assigned vendor identifier.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt2">Vendor Specific:</span><span> Vendor-specific information.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>176</span><span>: Subsystem Management Data Structure</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Command Code</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Offset (byte)</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td rowspan="8">
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length of Status: </span><span>Indicates number of additional bytes to read before encountering PEC. This value should always be 6 (06h) in implementations of this version of the spec.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Status Flags (SFLGS): </span><span>This field indicates the status of the NVM Subsystem.</span>
    </p>
    <p>
     <span class="txtfmt2">SMBus Arbitration</span><span> – Bit 7 is set to ‘1’ after an SMBus block read is completed all the way to the stop bit without bus contention and cleared to ‘0’ if an SMBus Send Byte FFh is received on this SMBus address.</span>
    </p>
    <p>
     <span class="txtfmt2">Drive Not Ready </span><span>– Bit 6 is set to ‘1’ when the </span><span>NVM S</span><span>ubsystem </span><span>is not capable of processing NVMe management commands, and the rest of the transmission may be invalid. If cleared to ‘0’, then the NVM Subsystem is fully powered and ready to respond to management commands. This logic level intentionally identifies </span><span>and prioritizes powered up and ready drives over their powered off neighbors on the same SMBus channel.</span>
    </p>
    <p>
     <span class="txtfmt2">Drive Functional</span><span> – Bit 5 is set to ‘1’ to indicate an NVM Subsystem is functional. If cleared to ‘0’, then there is an unrecoverable failure in the NVM Subsystem and the rest of the transmission may be invalid. Note that this bit may default to ‘0’ after reset and transition to ‘1’ after the NVM Subsystem has completed initialization and this case should not be considered an error.</span>
    </p>
    <p>
     <span class="txtfmt2">Reset Not Required</span><span> - Bit 4 is set to ‘1’ to indicate the NVM Subsystem does not </span><span>require</span><span> a reset to resume normal operation. If cleared to ‘0’, then the NVM Subsystem has experienced an error that prevents continued normal operation. A Controller Level Reset is required to resume normal operation.</span>
    </p>
    <p>
     <span class="txtfmt2">Port 0 PCIe Link Active</span><span> - Bit 3 is set to ‘1’ to indicate the first port’s PCIe link is up (i.e., the Data Link Control and Management State Machine is in the DL_Active state). If cleared to ‘0’, then the PCIe link is down.</span>
    </p>
    <p>
     <span class="txtfmt2">Port 1 PCIe Link Active</span><span> - Bit 2 is set to ‘1’ to indicate the second port’s PCIe link is up. If cleared to ‘0’, then the second port’s PCIe link is down or not present. </span>
    </p>
    <p>
     <span>Bits 1:0</span><span> shall be set to </span><span>11b</span><span>. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">SMART Warnings:</span><span> This field shall contain the Critical Warning field (byte 0) of the NVMe SMART / Health Information log. Each bit in this field shall be inverted from the NVMe definition (i.e., the management interface shall indicate a ‘0’ value while the corresponding bit is ‘1’ in the log page). Refer to the NVM Express Base Specification for bit definitions.</span>
    </p>
    <p>
     <span>If there are multiple Controllers in the NVM Subsystem, the </span><span>M</span><span>anagement </span><span>E</span><span>ndpoint shall combine the Critical Warning field from every Controller such that a bit in this field is:</span>
    </p>
    <ul class="ul44">
     <li>
      <span>Cleared to ‘0’ if any Controller in the </span><span>NVM S</span><span>ubsystem </span><span>indicates a critical warning for that corresponding bit. </span>
     </li>
     <li>
      <span>Set to ‘1’ if all Controllers in the NVM Subsystem do not indicate a critical warning for the corresponding bit.</span>
     </li>
    </ul>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Composite Temperature (CTemp): </span><span>This field indicates the current temperature in degrees Celsius. If a temperature value is reported, it should be the same temperature as the Composite Temperature from the SMART log of hottest Controller in the NVM Subsystem. The reported temperature range is vendor specific, and shall not exceed the range -60 </span><span>°</span><span>C to +127°C. </span>
    </p>
    <p>
     <span>This field should not report a stale temperature, which means that it was sampled more than 5 s prior. If recent data is </span><span>not available, the Management Endpoint should indicate a value of 80h for this field.</span>
    </p>
    <p>
     <span>The field values are </span><span>shown below.</span>
    </p>
    <table>
     <tr>
      <th class="tcell5">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell5">
       <p>
        <span>Description</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>00h to 7Eh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature is measured in degrees Celsius (0 </span><span>°</span><span>C to 126 </span><span>°</span><span>C)</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>7Fh</span>
       </p>
      </td>
      <td>
       <p>
        <span>127 </span><span>°</span><span>C or higher</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>80h</span>
       </p>
      </td>
      <td>
       <p>
        <span>No temperature data or temperature data is more the 5 s old. </span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>81h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature sensor failure</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>82h to C3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>C4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature is -60 </span><span>°</span><span>C or lower</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>C5h to FFh</span>
       </p>
      </td>
      <td>
       <p>
        <span>Temperature measured in degrees Celsius is represented in two’s complement (-1 </span><span>°</span><span>C to -59 </span><span>°</span><span>C)</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Percentage Drive Life Used (PDLU): </span><span>Contains a vendor specific estimate of the percentage of </span><span>NVM Subsystem NVM </span><span>life used based on the actual usage and the manufacturer’s prediction of NVM life. If an NVM Subsystem has multiple Controllers the highest value is returned. A value of 100 indicates that the estimated endurance of the NVM in the </span><span>NVM Subsystem </span><span>has been consumed but may not indicate an </span><span>NVM Subsystem</span><span> failure. The value is allowed to exceed 100. Percentages greater than 254 shall be represented as 255. This value should be updated once per power-on hour and equal the Percentage Used value in the NVMe SMART Health Log Page.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Current Over Temperature Warning Threshold (Optional):</span><span> This field indicates the composite temperature over temperature warning threshold in degrees Celsius. This is intended to initially match the temperature reported in the WCTEMP field in the NVMe Identify Controller data structure. If the Over Temperature threshold for Composite Temperature is modified with set features, then the most recent value should be reported. The data format should match the same single byte format as the CTemp field with a range from -60 C to 127 C. A value of </span><span>0h </span><span>means that this field is not reported or that the threshold is set to 0</span><span> C.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Current Power (Optional):</span><span> This field reports the current NVM </span><span>S</span><span>ubsystem </span><span>power consumption. If both bit mapped fields are </span><span>cleared to </span><span>0h, then</span><span> this field is not reported.</span>
    </p>
    <table>
     <tr>
      <th class="tcell5">
       <p>
        <span>Bit</span>
       </p>
      </th>
      <th class="tcell5">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>7</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVM Subsystem Idle (NVMSI):</span><span> This bit is set to ‘1’ when the NVM </span><span>S</span><span>ubsystem </span><span>is idle and has been idle for at least 5</span><span> s. Refer to the NVMe Idle Power (IDLP) definition.</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6:0</span>
       </p>
      </td>
      <td>
       <p>
        <span class="txtfmt2">NVM Subsystem Power (NVMSP):</span><span> This field reports the ceiling function of the power consumed by the NVM </span><span>S</span><span>ubsystem </span><span>in </span><span>w</span><span>atts. If </span><span>the power consumed by the NVM Subsystem in watts </span><span>is greater than </span><span>or equal to </span><span>127</span><span> W, then 127 W is reported</span><span> in this field</span><span>.</span>
       </p>
       <p>
        <span>Power reported by the NVM </span><span>S</span><span>ubsystem </span><span>is determined in the fo</span><span>llowing manner. If </span><span>the </span><span>NVMSI bit is set to ‘1’, then the value returned </span><span>in this field </span><span>is</span><span>:</span>
       </p>
       <ul class="ul33">
        <li>
         <span>equal to </span><span>the value </span><span>reported in the Idle Power (IDLP) field in the Power State Descriptor Data Structure for the corresponding NVMe power state</span><span> if APW is set to a non-zero value; or</span>
        </li>
        <li>
         <span>equal to the value reported </span><span>in the Maximum Power (MP) field in the Power State Descriptor data structure for the corresponding NVM</span><span>e</span><span> power state, if </span><span>the </span><span>IDLP </span><span>field </span><span>is cleared to 0h</span><span>.</span>
        </li>
       </ul>
       <p>
        <span>If </span><span>the </span><span>NVMSI bit is cleared to ‘0’, then the value returned </span><span>in this field </span><span>is</span><span>:</span>
       </p>
       <ul class="ul26">
        <li>
         <span>equal to </span><span>the value</span><span> reported in the Active Power Workload (APW) field in the Power State Descriptor Structure for the corresponding NVMe power state</span><span> if </span><span>the </span><span>APW </span><span>field </span><span>is set to a non-zero value; or</span>
        </li>
        <li>
         <span>equal </span><span>to the value reported in the Maximum Power (MP) field in the Power State Descriptor data structure for the corresponding NVM</span><span>e</span><span> power state, if </span><span>the </span><span>APW </span><span>field </span><span>is cleared to 0h</span><span>.</span>
        </li>
       </ul>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PEC:</span><span> An 8 bit CRC calculated over the </span><span>SMBus </span><span>address, command code, second </span><span>SMBus </span><span>address, and returned data. The algorithm is defined in the SMBus </span><span>S</span><span>pecification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td rowspan="4">
    <p>
     <span>8</span>
    </p>
   </td>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Length of identification: </span><span>Indicates number of additional bytes to read before encountering PEC. This value should always be 22 (16h) in implementations of this version of the spec.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10:09</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Vendor ID: </span><span>The 2 byte vendor ID, assigned by the PCI-SIG. Should match VID in the Identify Controller command response. Note the MSB is transmitted first.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:30</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">Serial Number:</span><span> 20 characters that match the serial number in the NVMe Identify Controller command response. Note the first character is transmitted first.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt2">PEC:</span><span> An 8 bit CRC calculated over the </span><span>SMBus </span><span>address, command code, second </span><span>SMBus </span><span>address, and returned data. The algorithm is defined in the SMBus </span><span>S</span><span>pecification.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>32+</span>
    </p>
   </td>
   <td>
    <p>
     <span>32:255</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific – These data structures shall not exceed the maximum read length of 255 specified in the SMBus version 3 specification. Preferably their lengths are not greater than 32 for compatibility with SMBus 2.0.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>177</span><span>: </span><span>MIC Example 1 – 32 Bytes of 0’s</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <th class="tcell0">
    <p>
     <span>3</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>2</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>0</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 0</span>
    </p>
   </th>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>`.</span>
    </p>
   </th>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 7</span>
    </p>
   </th>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 8 (MIC)</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>8Ah</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>91h</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>36h</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>AAh</span>
    </p>
   </th>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>178</span><span>: MIC Example 2 – 32 Bytes of 1’s</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <th class="tcell0">
    <p>
     <span>3</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>2</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>0</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 0</span>
    </p>
   </th>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>...</span>
    </p>
   </th>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 7</span>
    </p>
   </th>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
   <td>
    <p>
     <span>FFh</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 8 (MIC)</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>62h</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>A8h</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>ABh</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>43h</span>
    </p>
   </th>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>179</span><span>: MIC Example 3 – 30 Incrementing Bytes from 00h to 1Dh</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <th class="tcell0">
    <p>
     <span>3</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>2</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>0</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 0</span>
    </p>
   </th>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>...</span>
    </p>
   </th>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 7 (MIC)</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>92h</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>D7h</span>
    </p>
   </th>
   <td>
    <p>
     <span>1Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Ch</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 8 (MIC)</span>
    </p>
   </th>
   <td colspan="2">
    <p>
     <span>&lt;unused&gt;</span>
    </p>
   </td>
   <th class="tcell6">
    <p>
     <span>1Eh</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>05h</span>
    </p>
   </th>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>180</span><span>: MIC Example 4 – 32 Decrementing Bytes from 1Fh to 00h</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
   </td>
   <th class="tcell0">
    <p>
     <span>3</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>2</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>1</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>0</span>
    </p>
   </th>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 0</span>
    </p>
   </th>
   <td>
    <p>
     <span>1Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Fh</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>...</span>
    </p>
   </th>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
   <td>
    <p>
     <span>...</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 7</span>
    </p>
   </th>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h</span>
    </p>
   </td>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Dword 8 (MIC)</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>11h</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>3Fh</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>DBh</span>
    </p>
   </th>
   <th class="tcell6">
    <p>
     <span>5Ch</span>
    </p>
   </th>
  </tr>
 </table>
</body>
</html>
