$date
	Sun Oct 23 02:02:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#438977
b1000 !
1"
#438978
b1000 &
b1000 %
1$
#438979
0"
#438982
b100 &
b100 %
#438986
b10 &
b10 %
#438990
b1 &
1#
b1 %
#438994
b0 &
b0 %
0#
0$
#1436743
b11000 !
1"
#1436746
b11000 &
b11000 %
1$
#1436747
0"
#1436750
b1100 &
b1100 %
#1436754
b110 &
b110 %
#1436758
b11 &
b11 %
#1436762
b1010 &
b1010 %
#1436766
b101 &
b101 %
#1436770
b10000 &
b10000 %
#1436774
b1000 &
b1000 %
#1436778
b100 &
b100 %
#1436782
b10 &
b10 %
#1436786
b1 &
b1 %
1#
#1436790
b0 &
0#
b0 %
0$
#2467693
b1001 !
1"
#2467694
b1001 &
b1001 %
1$
#2467695
0"
#2467698
b11100 &
b11100 %
#2467702
b1110 &
b1110 %
#2467706
b111 &
b111 %
#2467710
b10110 &
b10110 %
#2467714
b1011 &
b1011 %
#2467718
b100010 &
b100010 %
#2467722
b10001 &
b10001 %
#2467726
b110100 &
b110100 %
#2467730
b11010 &
b11010 %
#2467734
b1101 &
b1101 %
#2467738
b101000 &
b101000 %
#2467742
b10100 &
b10100 %
#2467746
b1010 &
b1010 %
#2467750
b101 &
b101 %
#2467754
b10000 &
b10000 %
#2467758
b1000 &
b1000 %
#2467762
b100 &
b100 %
#2467766
b10 &
b10 %
#2467770
b1 &
b1 %
1#
#2467774
b0 &
0#
b0 %
0$
#4500012
