Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 21 17:21:25 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3968 |       |     23040 | 17.22 |
|   SLR1 -> SLR2                   |  2094 |       |           |  9.09 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1874 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  9728 |       |     23040 | 42.22 |
|   SLR0 -> SLR1                   |  3353 |       |           | 14.55 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   369 |    55 |           |       |
|   SLR1 -> SLR0                   |  6375 |       |           | 27.67 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 13696 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1718 |  156 |
| SLR1      | 1957 |    0 | 6219 |
| SLR0      |  137 | 3216 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  40011 |  29998 |  7901 |  72.80 |  55.55 |  14.63 |
|   CLBL                     |  20818 |  15937 |  4113 |  71.10 |  54.43 |  14.05 |
|   CLBM                     |  19193 |  14061 |  3788 |  74.74 |  56.88 |  15.32 |
| CLB LUTs                   | 192857 | 143394 | 35216 |  43.86 |  33.19 |   8.15 |
|   LUT as Logic             | 170817 | 135820 | 32241 |  38.85 |  31.44 |   7.46 |
|     using O5 output only   |   1670 |    495 |  1009 |   0.38 |   0.11 |   0.23 |
|     using O6 output only   | 141527 | 115475 | 19428 |  32.19 |  26.73 |   4.50 |
|     using O5 and O6        |  27620 |  19850 | 11804 |   6.28 |   4.59 |   2.73 |
|   LUT as Memory            |  22040 |   7574 |  2975 |  10.73 |   3.83 |   1.50 |
|     LUT as Distributed RAM |  14750 |   3837 |  1660 |   7.18 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  14670 |   3622 |  1576 |   7.14 |   1.83 |   0.80 |
|     LUT as Shift Register  |   7290 |   3737 |  1315 |   3.55 |   1.89 |   0.66 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   2842 |   1349 |  1185 |   1.38 |   0.68 |   0.60 |
|       using O5 and O6      |   4448 |   2388 |   130 |   2.17 |   1.21 |   0.07 |
| CLB Registers              | 209740 | 124200 | 60429 |  23.85 |  14.38 |   6.99 |
| CARRY8                     |   2171 |   1559 |   313 |   3.95 |   2.89 |   0.58 |
| F7 Muxes                   |    974 |   1023 |  1054 |   0.44 |   0.47 |   0.49 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    169 |  173.5 |    94 |  25.15 |  25.82 |  13.99 |
|   RAMB36/FIFO              |    166 |    172 |    92 |  24.70 |  25.60 |  13.69 |
|     RAMB36E2 only          |    166 |    172 |    92 |  24.70 |  25.60 |  13.69 |
|   RAMB18                   |      6 |      3 |     4 |   0.45 |   0.22 |   0.30 |
|     RAMB18E2 only          |      6 |      3 |     4 |   0.45 |   0.22 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    588 |    392 |     4 |  20.42 |  12.76 |   0.13 |
| Unique Control Sets        |   3873 |   2096 |  2716 |   3.52 |   1.94 |   2.51 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


