<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NavHAL: include/core/cortex-m4/clock.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">NavHAL<span id="projectnumber">&#160;0.1.0</span>
   </div>
   <div id="projectbrief">NAVRobotec&#39;s architecture-agnostic HAL for embedded systems.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_3d69f64eaf81436fe2b22361382717e5.html">core</a></li><li class="navelem"><a class="el" href="dir_ee6d435a46042ad3b1ab4491874ef656.html">cortex-m4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">clock.h File Reference<div class="ingroups"><a class="el" href="group__NAVHAL.html">Core HAL</a> &raquo; <a class="el" href="group__HAL__CLOCK.html">Clock HAL</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Clock HAL implementation for Cortex-M4 (STM32F401RE).  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="types_8h_source.html">utils/types.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for clock.h:</div>
<div class="dyncontent">
<div class="center"><img src="clock_8h__incl.png" border="0" usemap="#ainclude_2core_2cortex-m4_2clock_8h" alt=""/></div>
<map name="ainclude_2core_2cortex-m4_2clock_8h" id="ainclude_2core_2cortex-m4_2clock_8h">
<area shape="rect" title="Clock HAL implementation for Cortex&#45;M4 (STM32F401RE)." alt="" coords="52,5,199,45"/>
<area shape="rect" href="types_8h.html" title="Centralized type definitions include for NavHAL." alt="" coords="74,93,177,119"/>
<area shape="poly" title=" " alt="" coords="128,46,128,79,123,79,123,46"/>
<area shape="rect" title=" " alt="" coords="121,240,192,265"/>
<area shape="poly" title=" " alt="" coords="86,121,54,134,25,150,15,159,10,169,9,179,13,191,32,211,56,226,82,236,108,243,107,248,81,241,54,230,29,215,9,193,3,180,5,167,11,156,22,146,51,129,84,116"/>
<area shape="rect" title=" " alt="" coords="23,167,106,192"/>
<area shape="poly" title=" " alt="" coords="118,121,85,158,81,154,114,117"/>
<area shape="rect" href="gpio__types_8h.html" title="GPIO pin definitions and related types for NavHAL." alt="" coords="130,167,244,192"/>
<area shape="poly" title=" " alt="" coords="138,117,170,154,166,158,134,121"/>
<area shape="rect" href="clock__types_8h.html" title="Clock HAL type definitions." alt="" coords="268,167,386,192"/>
<area shape="poly" title=" " alt="" coords="159,116,282,159,281,165,157,121"/>
<area shape="poly" title=" " alt="" coords="301,194,198,237,196,232,299,190"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="clock_8h__dep__incl.png" border="0" usemap="#ainclude_2core_2cortex-m4_2clock_8hdep" alt=""/></div>
<map name="ainclude_2core_2cortex-m4_2clock_8hdep" id="ainclude_2core_2cortex-m4_2clock_8hdep">
<area shape="rect" title="Clock HAL implementation for Cortex&#45;M4 (STM32F401RE)." alt="" coords="88,5,235,45"/>
<area shape="rect" href="clock_8c.html" title="Cortex&#45;M4 (STM32F4) Clock HAL Implementation." alt="" coords="5,93,149,133"/>
<area shape="poly" title=" " alt="" coords="135,57,98,95,94,91,131,53"/>
<area shape="rect" href="uart_8c.html" title="UART HAL implementation for Cortex&#45;M4 (STM32F401RE)" alt="" coords="173,93,317,133"/>
<area shape="poly" title=" " alt="" coords="191,53,229,91,225,95,187,57"/>
</map>
</div>
</div>
<p><a href="clock_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal__pll__config__t.html">hal_pll_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL configuration parameters.  <a href="structhal__pll__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4" id="r_ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;0x40023800UL</td></tr>
<tr class="memdesc:ga74944438a086975793d26ae48d5882d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC base address.  <br /></td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c" id="r_ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register offset.  <br /></td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4189481857f7425df84455219b54371d" id="r_ga4189481857f7425df84455219b54371d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga4189481857f7425df84455219b54371d">RCC_PLLCFGR_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga4189481857f7425df84455219b54371d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL configuration register offset.  <br /></td></tr>
<tr class="separator:ga4189481857f7425df84455219b54371d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a" id="r_gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gafb1e90a88869585b970749de3c16ce4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration register offset.  <br /></td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea16f4ec52cd4facc9298f13b93ecb3" id="r_ga8ea16f4ec52cd4facc9298f13b93ecb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga8ea16f4ec52cd4facc9298f13b93ecb3">RCC_CR_HSE_ON_BIT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga8ea16f4ec52cd4facc9298f13b93ecb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE clock enable bit.  <br /></td></tr>
<tr class="separator:ga8ea16f4ec52cd4facc9298f13b93ecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4d93865fe92e5c898894eaac4d877e" id="r_gadf4d93865fe92e5c898894eaac4d877e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gadf4d93865fe92e5c898894eaac4d877e">RCC_CR_HSE_READY_BIT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gadf4d93865fe92e5c898894eaac4d877e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE clock ready flag bit.  <br /></td></tr>
<tr class="separator:gadf4d93865fe92e5c898894eaac4d877e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a5aecf5b75ad7fa25fc70bcfec8033" id="r_ga16a5aecf5b75ad7fa25fc70bcfec8033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga16a5aecf5b75ad7fa25fc70bcfec8033">RCC_CR_HSI_ON_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga16a5aecf5b75ad7fa25fc70bcfec8033"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock enable bit.  <br /></td></tr>
<tr class="separator:ga16a5aecf5b75ad7fa25fc70bcfec8033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a51737f0602336f92aaba23a6c50d9" id="r_gac9a51737f0602336f92aaba23a6c50d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gac9a51737f0602336f92aaba23a6c50d9">RCC_CR_HSI_READY_BIT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gac9a51737f0602336f92aaba23a6c50d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock ready flag bit.  <br /></td></tr>
<tr class="separator:gac9a51737f0602336f92aaba23a6c50d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabd8648ccb5ffc8635a5c0c2fa1e79d" id="r_gafabd8648ccb5ffc8635a5c0c2fa1e79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gafabd8648ccb5ffc8635a5c0c2fa1e79d">RCC_CR_PLL_ON_BIT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gafabd8648ccb5ffc8635a5c0c2fa1e79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL enable bit.  <br /></td></tr>
<tr class="separator:gafabd8648ccb5ffc8635a5c0c2fa1e79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7323fb614360e394836159af75fa186" id="r_gae7323fb614360e394836159af75fa186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gae7323fb614360e394836159af75fa186">RCC_CR_PLL_READY_BIT</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:gae7323fb614360e394836159af75fa186"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL ready flag bit.  <br /></td></tr>
<tr class="separator:gae7323fb614360e394836159af75fa186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d369ff60a8373f1419c1f1821336dc6" id="r_ga2d369ff60a8373f1419c1f1821336dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga2d369ff60a8373f1419c1f1821336dc6">RCC_PLLCFGR_SRC_BIT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga2d369ff60a8373f1419c1f1821336dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL source selection bit.  <br /></td></tr>
<tr class="separator:ga2d369ff60a8373f1419c1f1821336dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de55c5934db725ac111f5da7cf51127" id="r_ga9de55c5934db725ac111f5da7cf51127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga9de55c5934db725ac111f5da7cf51127">RCC_PLLCFGR_PLLM_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9de55c5934db725ac111f5da7cf51127"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLM bits (6 bits)  <br /></td></tr>
<tr class="separator:ga9de55c5934db725ac111f5da7cf51127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c5b68aa65e2586877090bdb45a79ab" id="r_ga54c5b68aa65e2586877090bdb45a79ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga54c5b68aa65e2586877090bdb45a79ab">RCC_PLLCFGR_PLLN_BIT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga54c5b68aa65e2586877090bdb45a79ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLN bits (9 bits)  <br /></td></tr>
<tr class="separator:ga54c5b68aa65e2586877090bdb45a79ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afe0a18460ce183f3d775d5b67b808b" id="r_ga4afe0a18460ce183f3d775d5b67b808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga4afe0a18460ce183f3d775d5b67b808b">RCC_PLLCFGR_PLLP_BIT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga4afe0a18460ce183f3d775d5b67b808b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLP bits (2 bits)  <br /></td></tr>
<tr class="separator:ga4afe0a18460ce183f3d775d5b67b808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1061770c6f680b08b445774a9741acbb" id="r_ga1061770c6f680b08b445774a9741acbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga1061770c6f680b08b445774a9741acbb">RCC_PLLCFGR_PLLQ_BIT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga1061770c6f680b08b445774a9741acbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLQ bits (4 bits)  <br /></td></tr>
<tr class="separator:ga1061770c6f680b08b445774a9741acbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c292f9dbb00877a04481fc6838d0356" id="r_ga4c292f9dbb00877a04481fc6838d0356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga4c292f9dbb00877a04481fc6838d0356">RCC_CFGR_HPRE_BIT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4c292f9dbb00877a04481fc6838d0356"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler bits (4 bits)  <br /></td></tr>
<tr class="separator:ga4c292f9dbb00877a04481fc6838d0356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db4c40c95df72a7303256eab04dbe11" id="r_ga8db4c40c95df72a7303256eab04dbe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga8db4c40c95df72a7303256eab04dbe11">RCC_CFGR_PPRE1_BIT</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga8db4c40c95df72a7303256eab04dbe11"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler bits (3 bits)  <br /></td></tr>
<tr class="separator:ga8db4c40c95df72a7303256eab04dbe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dec67e76675eb509510cc920261991c" id="r_ga9dec67e76675eb509510cc920261991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga9dec67e76675eb509510cc920261991c">RCC_CFGR_PPRE2_BIT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga9dec67e76675eb509510cc920261991c"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler bits (3 bits)  <br /></td></tr>
<tr class="separator:ga9dec67e76675eb509510cc920261991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db399aa7cfbe2c1202953de9bd3e90f" id="r_ga0db399aa7cfbe2c1202953de9bd3e90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga0db399aa7cfbe2c1202953de9bd3e90f">RCC_CFGR_SW_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0db399aa7cfbe2c1202953de9bd3e90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock switch bits (2 bits)  <br /></td></tr>
<tr class="separator:ga0db399aa7cfbe2c1202953de9bd3e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb2d6d1cbfe98214bb2c767203f1352" id="r_gaabb2d6d1cbfe98214bb2c767203f1352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#gaabb2d6d1cbfe98214bb2c767203f1352">RCC_CFGR_SWS_BIT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaabb2d6d1cbfe98214bb2c767203f1352"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock switch status bits (2 bits)  <br /></td></tr>
<tr class="separator:gaabb2d6d1cbfe98214bb2c767203f1352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84" id="r_ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock: SYSCLK not divided.  <br /></td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae" id="r_ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 clock: AHB divided by 4.  <br /></td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b" id="r_ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga99d9c91eaad122460d324a71cc939d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 clock: AHB divided by 2.  <br /></td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de1f4d1c7782cc9033f593e6729737f" id="r_ga9de1f4d1c7782cc9033f593e6729737f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga9de1f4d1c7782cc9033f593e6729737f">FLASH_INTERFACE_REGISTER</a>&#160;&#160;&#160;0x40023C00</td></tr>
<tr class="memdesc:ga9de1f4d1c7782cc9033f593e6729737f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interface base address.  <br /></td></tr>
<tr class="separator:ga9de1f4d1c7782cc9033f593e6729737f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4c68cf6964431b0df5b0a02dbfeac3" id="r_ga1d4c68cf6964431b0df5b0a02dbfeac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BASE.html#ga1d4c68cf6964431b0df5b0a02dbfeac3">FLASH_ACR_LATENCY_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1d4c68cf6964431b0df5b0a02dbfeac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash ACR Latency bits.  <br /></td></tr>
<tr class="separator:ga1d4c68cf6964431b0df5b0a02dbfeac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0968882ff01fef583e6a8b7a97be51ea" id="r_a0968882ff01fef583e6a8b7a97be51ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock_8h.html#a0968882ff01fef583e6a8b7a97be51ea">hal_clock_init</a> (<a class="el" href="structhal__clock__config__t.html">hal_clock_config_t</a> *cfg, <a class="el" href="structhal__pll__config__t.html">hal_pll_config_t</a> *<a class="el" href="03__no__hal__uart__tx_2main_8c.html#adf1b524219e8781fa7542fa90dd09912">pll_cfg</a>)</td></tr>
<tr class="memdesc:a0968882ff01fef583e6a8b7a97be51ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize system clock with given configuration.  <br /></td></tr>
<tr class="separator:a0968882ff01fef583e6a8b7a97be51ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb04036cf65c8966865b42e975c4558" id="r_a8cb04036cf65c8966865b42e975c4558"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock_8h.html#a8cb04036cf65c8966865b42e975c4558">hal_clock_get_sysclk</a> ()</td></tr>
<tr class="memdesc:a8cb04036cf65c8966865b42e975c4558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current system clock frequency (SYSCLK) in Hz.  <br /></td></tr>
<tr class="separator:a8cb04036cf65c8966865b42e975c4558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aee4134f247ae939111a86a507db22e" id="r_a4aee4134f247ae939111a86a507db22e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock_8h.html#a4aee4134f247ae939111a86a507db22e">hal_clock_get_ahbclk</a> ()</td></tr>
<tr class="memdesc:a4aee4134f247ae939111a86a507db22e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current AHB bus clock frequency in Hz.  <br /></td></tr>
<tr class="separator:a4aee4134f247ae939111a86a507db22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27c3a810ff6f1418e7737a7ad308798" id="r_ab27c3a810ff6f1418e7737a7ad308798"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock_8h.html#ab27c3a810ff6f1418e7737a7ad308798">hal_clock_get_apb1clk</a> ()</td></tr>
<tr class="memdesc:ab27c3a810ff6f1418e7737a7ad308798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current APB1 bus clock frequency in Hz.  <br /></td></tr>
<tr class="separator:ab27c3a810ff6f1418e7737a7ad308798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e0e66e7168083925979b598b96cf7e" id="r_a74e0e66e7168083925979b598b96cf7e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock_8h.html#a74e0e66e7168083925979b598b96cf7e">hal_clock_get_apb2clk</a> ()</td></tr>
<tr class="memdesc:a74e0e66e7168083925979b598b96cf7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current APB2 bus clock frequency in Hz.  <br /></td></tr>
<tr class="separator:a74e0e66e7168083925979b598b96cf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Clock HAL implementation for Cortex-M4 (STM32F401RE). </p>
<p>This header provides register definitions, configuration structures, and function declarations to initialize and retrieve system and bus clocks on Cortex-M4 microcontrollers, specifically STM32F401RE in this implementation.</p>
<p>It supports configuring the system clock source including HSI, HSE, and PLL, PLL parameter setup, and clock prescaler controls for AHB and APB buses.</p>
<dl class="section note"><dt>Note</dt><dd>This file is architecture-specific and included through the common <code><a class="el" href="hal__clock_8h.html" title="Architecture-agnostic Clock HAL entry point for NavHAL.">hal_clock.h</a></code> dispatcher based on target definitions (e.g., <code>CORTEX_M4</code>).</dd></dl>
<dl class="section author"><dt>Author</dt><dd>Ashutosh Vishwakarma </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2025-07-21 </dd></dl>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a4aee4134f247ae939111a86a507db22e" name="a4aee4134f247ae939111a86a507db22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aee4134f247ae939111a86a507db22e">&#9670;&#160;</a></span>hal_clock_get_ahbclk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_clock_get_ahbclk </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current AHB bus clock frequency in Hz. </p>
<p>Calculated from SYSCLK frequency divided by AHB prescaler.</p>
<dl class="section return"><dt>Returns</dt><dd>AHB bus clock frequency in Hertz.</dd></dl>
<p>Get the current AHB bus clock frequency in Hz.</p>
<p>Calculated as SYSCLK divided by AHB prescaler.</p>
<dl class="section return"><dt>Returns</dt><dd>AHB bus clock frequency in Hertz. </dd></dl>

</div>
</div>
<a id="ab27c3a810ff6f1418e7737a7ad308798" name="ab27c3a810ff6f1418e7737a7ad308798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27c3a810ff6f1418e7737a7ad308798">&#9670;&#160;</a></span>hal_clock_get_apb1clk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_clock_get_apb1clk </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current APB1 bus clock frequency in Hz. </p>
<p>Calculated from SYSCLK frequency divided by APB1 prescaler.</p>
<dl class="section return"><dt>Returns</dt><dd>APB1 bus clock frequency in Hertz.</dd></dl>
<p>Get the current APB1 bus clock frequency in Hz.</p>
<p>Calculated as SYSCLK divided by APB1 prescaler.</p>
<dl class="section return"><dt>Returns</dt><dd>APB1 bus clock frequency in Hertz. </dd></dl>

</div>
</div>
<a id="a74e0e66e7168083925979b598b96cf7e" name="a74e0e66e7168083925979b598b96cf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e0e66e7168083925979b598b96cf7e">&#9670;&#160;</a></span>hal_clock_get_apb2clk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_clock_get_apb2clk </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current APB2 bus clock frequency in Hz. </p>
<p>Calculated from SYSCLK frequency divided by APB2 prescaler.</p>
<dl class="section return"><dt>Returns</dt><dd>APB2 bus clock frequency in Hertz.</dd></dl>
<p>Get the current APB2 bus clock frequency in Hz.</p>
<p>Calculated as SYSCLK divided by APB2 prescaler.</p>
<dl class="section return"><dt>Returns</dt><dd>APB2 bus clock frequency in Hertz. </dd></dl>

</div>
</div>
<a id="a8cb04036cf65c8966865b42e975c4558" name="a8cb04036cf65c8966865b42e975c4558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cb04036cf65c8966865b42e975c4558">&#9670;&#160;</a></span>hal_clock_get_sysclk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_clock_get_sysclk </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current system clock frequency (SYSCLK) in Hz. </p>
<p>Reads RCC registers and calculates SYSCLK frequency based on current clock source and PLL settings.</p>
<dl class="section return"><dt>Returns</dt><dd>System clock frequency in Hertz.</dd></dl>
<p>Get the current system clock frequency (SYSCLK) in Hz.</p>
<p>Detects the current SYSCLK source and calculates frequency based on configured clock source and PLL parameters.</p>
<dl class="section return"><dt>Returns</dt><dd>SYSCLK frequency in Hertz. </dd></dl>

</div>
</div>
<a id="a0968882ff01fef583e6a8b7a97be51ea" name="a0968882ff01fef583e6a8b7a97be51ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0968882ff01fef583e6a8b7a97be51ea">&#9670;&#160;</a></span>hal_clock_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_clock_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structhal__clock__config__t.html">hal_clock_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structhal__pll__config__t.html">hal_pll_config_t</a> *&#160;</td>
          <td class="paramname"><em>pll_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize system clock with given configuration. </p>
<p>Configures the system clock source (HSI, HSE, PLL), PLL parameters, flash latency, and bus prescalers (AHB, APB1, APB2).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>Pointer to clock configuration structure (source selection). </td></tr>
    <tr><td class="paramname">pll_cfg</td><td>Pointer to PLL configuration structure if PLL is used.</td></tr>
  </table>
  </dd>
</dl>
<p>Initialize system clock with given configuration.</p>
<p>Enables and waits for the selected clock source (HSI, HSE, or PLL). If PLL is selected, configures PLL parameters and switches system clock source to PLL output.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>Pointer to clock configuration structure specifying source. </td></tr>
    <tr><td class="paramname">pll_cfg</td><td>Pointer to PLL configuration structure (used if source is PLL). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
