
BomberMan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d098  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000930  0800d298  0800d298  0001d298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbc8  0800dbc8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbc8  0800dbc8  0001dbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbd0  0800dbd0  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbd0  0800dbd0  0001dbd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dbd4  0800dbd4  0001dbd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800dbd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  200001e4  0800ddbc  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000678  0800ddbc  00020678  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001da58  00000000  00000000  00020255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000047e3  00000000  00000000  0003dcad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018c8  00000000  00000000  00042490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001319  00000000  00000000  00043d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cc5f  00000000  00000000  00045071  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024542  00000000  00000000  00071cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00107fdf  00000000  00000000  00096212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000794c  00000000  00000000  0019e1f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  001a5b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e4 	.word	0x200001e4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d280 	.word	0x0800d280

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e8 	.word	0x200001e8
 800023c:	0800d280 	.word	0x0800d280

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a8 	b.w	80009d0 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9e08      	ldr	r6, [sp, #32]
 800070e:	460d      	mov	r5, r1
 8000710:	4604      	mov	r4, r0
 8000712:	460f      	mov	r7, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4694      	mov	ip, r2
 800071c:	d965      	bls.n	80007ea <__udivmoddi4+0xe2>
 800071e:	fab2 f382 	clz	r3, r2
 8000722:	b143      	cbz	r3, 8000736 <__udivmoddi4+0x2e>
 8000724:	fa02 fc03 	lsl.w	ip, r2, r3
 8000728:	f1c3 0220 	rsb	r2, r3, #32
 800072c:	409f      	lsls	r7, r3
 800072e:	fa20 f202 	lsr.w	r2, r0, r2
 8000732:	4317      	orrs	r7, r2
 8000734:	409c      	lsls	r4, r3
 8000736:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800073a:	fa1f f58c 	uxth.w	r5, ip
 800073e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000742:	0c22      	lsrs	r2, r4, #16
 8000744:	fb0e 7711 	mls	r7, lr, r1, r7
 8000748:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800074c:	fb01 f005 	mul.w	r0, r1, r5
 8000750:	4290      	cmp	r0, r2
 8000752:	d90a      	bls.n	800076a <__udivmoddi4+0x62>
 8000754:	eb1c 0202 	adds.w	r2, ip, r2
 8000758:	f101 37ff 	add.w	r7, r1, #4294967295
 800075c:	f080 811c 	bcs.w	8000998 <__udivmoddi4+0x290>
 8000760:	4290      	cmp	r0, r2
 8000762:	f240 8119 	bls.w	8000998 <__udivmoddi4+0x290>
 8000766:	3902      	subs	r1, #2
 8000768:	4462      	add	r2, ip
 800076a:	1a12      	subs	r2, r2, r0
 800076c:	b2a4      	uxth	r4, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800077a:	fb00 f505 	mul.w	r5, r0, r5
 800077e:	42a5      	cmp	r5, r4
 8000780:	d90a      	bls.n	8000798 <__udivmoddi4+0x90>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f100 32ff 	add.w	r2, r0, #4294967295
 800078a:	f080 8107 	bcs.w	800099c <__udivmoddi4+0x294>
 800078e:	42a5      	cmp	r5, r4
 8000790:	f240 8104 	bls.w	800099c <__udivmoddi4+0x294>
 8000794:	4464      	add	r4, ip
 8000796:	3802      	subs	r0, #2
 8000798:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079c:	1b64      	subs	r4, r4, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	b11e      	cbz	r6, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40dc      	lsrs	r4, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	e9c6 4300 	strd	r4, r3, [r6]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0xbc>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	f000 80ed 	beq.w	8000992 <__udivmoddi4+0x28a>
 80007b8:	2100      	movs	r1, #0
 80007ba:	e9c6 0500 	strd	r0, r5, [r6]
 80007be:	4608      	mov	r0, r1
 80007c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c4:	fab3 f183 	clz	r1, r3
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d149      	bne.n	8000860 <__udivmoddi4+0x158>
 80007cc:	42ab      	cmp	r3, r5
 80007ce:	d302      	bcc.n	80007d6 <__udivmoddi4+0xce>
 80007d0:	4282      	cmp	r2, r0
 80007d2:	f200 80f8 	bhi.w	80009c6 <__udivmoddi4+0x2be>
 80007d6:	1a84      	subs	r4, r0, r2
 80007d8:	eb65 0203 	sbc.w	r2, r5, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	4617      	mov	r7, r2
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d0e2      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	e9c6 4700 	strd	r4, r7, [r6]
 80007e8:	e7df      	b.n	80007aa <__udivmoddi4+0xa2>
 80007ea:	b902      	cbnz	r2, 80007ee <__udivmoddi4+0xe6>
 80007ec:	deff      	udf	#255	; 0xff
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f040 8090 	bne.w	8000918 <__udivmoddi4+0x210>
 80007f8:	1a8a      	subs	r2, r1, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fa1f fe8c 	uxth.w	lr, ip
 8000802:	2101      	movs	r1, #1
 8000804:	fbb2 f5f7 	udiv	r5, r2, r7
 8000808:	fb07 2015 	mls	r0, r7, r5, r2
 800080c:	0c22      	lsrs	r2, r4, #16
 800080e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000812:	fb0e f005 	mul.w	r0, lr, r5
 8000816:	4290      	cmp	r0, r2
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x124>
 800081a:	eb1c 0202 	adds.w	r2, ip, r2
 800081e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x122>
 8000824:	4290      	cmp	r0, r2
 8000826:	f200 80cb 	bhi.w	80009c0 <__udivmoddi4+0x2b8>
 800082a:	4645      	mov	r5, r8
 800082c:	1a12      	subs	r2, r2, r0
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb2 f0f7 	udiv	r0, r2, r7
 8000834:	fb07 2210 	mls	r2, r7, r0, r2
 8000838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083c:	fb0e fe00 	mul.w	lr, lr, r0
 8000840:	45a6      	cmp	lr, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x14e>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f100 32ff 	add.w	r2, r0, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x14c>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f200 80bb 	bhi.w	80009ca <__udivmoddi4+0x2c2>
 8000854:	4610      	mov	r0, r2
 8000856:	eba4 040e 	sub.w	r4, r4, lr
 800085a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800085e:	e79f      	b.n	80007a0 <__udivmoddi4+0x98>
 8000860:	f1c1 0720 	rsb	r7, r1, #32
 8000864:	408b      	lsls	r3, r1
 8000866:	fa22 fc07 	lsr.w	ip, r2, r7
 800086a:	ea4c 0c03 	orr.w	ip, ip, r3
 800086e:	fa05 f401 	lsl.w	r4, r5, r1
 8000872:	fa20 f307 	lsr.w	r3, r0, r7
 8000876:	40fd      	lsrs	r5, r7
 8000878:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800087c:	4323      	orrs	r3, r4
 800087e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000882:	fa1f fe8c 	uxth.w	lr, ip
 8000886:	fb09 5518 	mls	r5, r9, r8, r5
 800088a:	0c1c      	lsrs	r4, r3, #16
 800088c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000890:	fb08 f50e 	mul.w	r5, r8, lr
 8000894:	42a5      	cmp	r5, r4
 8000896:	fa02 f201 	lsl.w	r2, r2, r1
 800089a:	fa00 f001 	lsl.w	r0, r0, r1
 800089e:	d90b      	bls.n	80008b8 <__udivmoddi4+0x1b0>
 80008a0:	eb1c 0404 	adds.w	r4, ip, r4
 80008a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008a8:	f080 8088 	bcs.w	80009bc <__udivmoddi4+0x2b4>
 80008ac:	42a5      	cmp	r5, r4
 80008ae:	f240 8085 	bls.w	80009bc <__udivmoddi4+0x2b4>
 80008b2:	f1a8 0802 	sub.w	r8, r8, #2
 80008b6:	4464      	add	r4, ip
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	b29d      	uxth	r5, r3
 80008bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008c0:	fb09 4413 	mls	r4, r9, r3, r4
 80008c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008cc:	45a6      	cmp	lr, r4
 80008ce:	d908      	bls.n	80008e2 <__udivmoddi4+0x1da>
 80008d0:	eb1c 0404 	adds.w	r4, ip, r4
 80008d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80008d8:	d26c      	bcs.n	80009b4 <__udivmoddi4+0x2ac>
 80008da:	45a6      	cmp	lr, r4
 80008dc:	d96a      	bls.n	80009b4 <__udivmoddi4+0x2ac>
 80008de:	3b02      	subs	r3, #2
 80008e0:	4464      	add	r4, ip
 80008e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008e6:	fba3 9502 	umull	r9, r5, r3, r2
 80008ea:	eba4 040e 	sub.w	r4, r4, lr
 80008ee:	42ac      	cmp	r4, r5
 80008f0:	46c8      	mov	r8, r9
 80008f2:	46ae      	mov	lr, r5
 80008f4:	d356      	bcc.n	80009a4 <__udivmoddi4+0x29c>
 80008f6:	d053      	beq.n	80009a0 <__udivmoddi4+0x298>
 80008f8:	b156      	cbz	r6, 8000910 <__udivmoddi4+0x208>
 80008fa:	ebb0 0208 	subs.w	r2, r0, r8
 80008fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000902:	fa04 f707 	lsl.w	r7, r4, r7
 8000906:	40ca      	lsrs	r2, r1
 8000908:	40cc      	lsrs	r4, r1
 800090a:	4317      	orrs	r7, r2
 800090c:	e9c6 7400 	strd	r7, r4, [r6]
 8000910:	4618      	mov	r0, r3
 8000912:	2100      	movs	r1, #0
 8000914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000918:	f1c3 0120 	rsb	r1, r3, #32
 800091c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000920:	fa20 f201 	lsr.w	r2, r0, r1
 8000924:	fa25 f101 	lsr.w	r1, r5, r1
 8000928:	409d      	lsls	r5, r3
 800092a:	432a      	orrs	r2, r5
 800092c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fbb1 f0f7 	udiv	r0, r1, r7
 8000938:	fb07 1510 	mls	r5, r7, r0, r1
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000942:	fb00 f50e 	mul.w	r5, r0, lr
 8000946:	428d      	cmp	r5, r1
 8000948:	fa04 f403 	lsl.w	r4, r4, r3
 800094c:	d908      	bls.n	8000960 <__udivmoddi4+0x258>
 800094e:	eb1c 0101 	adds.w	r1, ip, r1
 8000952:	f100 38ff 	add.w	r8, r0, #4294967295
 8000956:	d22f      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 8000958:	428d      	cmp	r5, r1
 800095a:	d92d      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800095c:	3802      	subs	r0, #2
 800095e:	4461      	add	r1, ip
 8000960:	1b49      	subs	r1, r1, r5
 8000962:	b292      	uxth	r2, r2
 8000964:	fbb1 f5f7 	udiv	r5, r1, r7
 8000968:	fb07 1115 	mls	r1, r7, r5, r1
 800096c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000970:	fb05 f10e 	mul.w	r1, r5, lr
 8000974:	4291      	cmp	r1, r2
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x282>
 8000978:	eb1c 0202 	adds.w	r2, ip, r2
 800097c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000980:	d216      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 8000982:	4291      	cmp	r1, r2
 8000984:	d914      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000986:	3d02      	subs	r5, #2
 8000988:	4462      	add	r2, ip
 800098a:	1a52      	subs	r2, r2, r1
 800098c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000990:	e738      	b.n	8000804 <__udivmoddi4+0xfc>
 8000992:	4631      	mov	r1, r6
 8000994:	4630      	mov	r0, r6
 8000996:	e708      	b.n	80007aa <__udivmoddi4+0xa2>
 8000998:	4639      	mov	r1, r7
 800099a:	e6e6      	b.n	800076a <__udivmoddi4+0x62>
 800099c:	4610      	mov	r0, r2
 800099e:	e6fb      	b.n	8000798 <__udivmoddi4+0x90>
 80009a0:	4548      	cmp	r0, r9
 80009a2:	d2a9      	bcs.n	80008f8 <__udivmoddi4+0x1f0>
 80009a4:	ebb9 0802 	subs.w	r8, r9, r2
 80009a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ac:	3b01      	subs	r3, #1
 80009ae:	e7a3      	b.n	80008f8 <__udivmoddi4+0x1f0>
 80009b0:	4645      	mov	r5, r8
 80009b2:	e7ea      	b.n	800098a <__udivmoddi4+0x282>
 80009b4:	462b      	mov	r3, r5
 80009b6:	e794      	b.n	80008e2 <__udivmoddi4+0x1da>
 80009b8:	4640      	mov	r0, r8
 80009ba:	e7d1      	b.n	8000960 <__udivmoddi4+0x258>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e77b      	b.n	80008b8 <__udivmoddi4+0x1b0>
 80009c0:	3d02      	subs	r5, #2
 80009c2:	4462      	add	r2, ip
 80009c4:	e732      	b.n	800082c <__udivmoddi4+0x124>
 80009c6:	4608      	mov	r0, r1
 80009c8:	e70a      	b.n	80007e0 <__udivmoddi4+0xd8>
 80009ca:	4464      	add	r4, ip
 80009cc:	3802      	subs	r0, #2
 80009ce:	e742      	b.n	8000856 <__udivmoddi4+0x14e>

080009d0 <__aeabi_idiv0>:
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009da:	463b      	mov	r3, r7
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]
 80009e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009e6:	4b22      	ldr	r3, [pc, #136]	; (8000a70 <MX_ADC1_Init+0x9c>)
 80009e8:	4a22      	ldr	r2, [pc, #136]	; (8000a74 <MX_ADC1_Init+0xa0>)
 80009ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80009ec:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <MX_ADC1_Init+0x9c>)
 80009ee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009f4:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <MX_ADC1_Init+0x9c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009fa:	4b1d      	ldr	r3, [pc, #116]	; (8000a70 <MX_ADC1_Init+0x9c>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a00:	4b1b      	ldr	r3, [pc, #108]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a06:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a0e:	4b18      	ldr	r3, [pc, #96]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a14:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000a16:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a18:	f04f 6230 	mov.w	r2, #184549376	; 0xb000000
 8000a1c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a1e:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a2a:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a32:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a38:	480d      	ldr	r0, [pc, #52]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a3a:	f002 fe19 	bl	8003670 <HAL_ADC_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000a44:	f001 f966 	bl	8001d14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8000a50:	2302      	movs	r3, #2
 8000a52:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a54:	463b      	mov	r3, r7
 8000a56:	4619      	mov	r1, r3
 8000a58:	4805      	ldr	r0, [pc, #20]	; (8000a70 <MX_ADC1_Init+0x9c>)
 8000a5a:	f002 ff7b 	bl	8003954 <HAL_ADC_ConfigChannel>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000a64:	f001 f956 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000200 	.word	0x20000200
 8000a74:	40012000 	.word	0x40012000

08000a78 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a7e:	463b      	mov	r3, r7
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a8a:	4b34      	ldr	r3, [pc, #208]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000a8c:	4a34      	ldr	r2, [pc, #208]	; (8000b60 <MX_ADC3_Init+0xe8>)
 8000a8e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000a90:	4b32      	ldr	r3, [pc, #200]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000a92:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000a96:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a98:	4b30      	ldr	r3, [pc, #192]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a9e:	4b2f      	ldr	r3, [pc, #188]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000aa4:	4b2d      	ldr	r3, [pc, #180]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000aaa:	4b2c      	ldr	r3, [pc, #176]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ab2:	4b2a      	ldr	r3, [pc, #168]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ab8:	4b28      	ldr	r3, [pc, #160]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000aba:	4a2a      	ldr	r2, [pc, #168]	; (8000b64 <MX_ADC3_Init+0xec>)
 8000abc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000abe:	4b27      	ldr	r3, [pc, #156]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 4;
 8000ac4:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000ac6:	2204      	movs	r2, #4
 8000ac8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ad2:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000ad8:	4820      	ldr	r0, [pc, #128]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000ada:	f002 fdc9 	bl	8003670 <HAL_ADC_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000ae4:	f001 f916 	bl	8001d14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000ae8:	230e      	movs	r3, #14
 8000aea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aec:	2301      	movs	r3, #1
 8000aee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000af0:	2300      	movs	r3, #0
 8000af2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000af4:	463b      	mov	r3, r7
 8000af6:	4619      	mov	r1, r3
 8000af8:	4818      	ldr	r0, [pc, #96]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000afa:	f002 ff2b 	bl	8003954 <HAL_ADC_ConfigChannel>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000b04:	f001 f906 	bl	8001d14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000b08:	2309      	movs	r3, #9
 8000b0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b10:	463b      	mov	r3, r7
 8000b12:	4619      	mov	r1, r3
 8000b14:	4811      	ldr	r0, [pc, #68]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000b16:	f002 ff1d 	bl	8003954 <HAL_ADC_ConfigChannel>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 8000b20:	f001 f8f8 	bl	8001d14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000b24:	2303      	movs	r3, #3
 8000b26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b28:	463b      	mov	r3, r7
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000b2e:	f002 ff11 	bl	8003954 <HAL_ADC_ConfigChannel>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_ADC3_Init+0xc4>
  {
    Error_Handler();
 8000b38:	f001 f8ec 	bl	8001d14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000b3c:	2304      	movs	r3, #4
 8000b3e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b40:	463b      	mov	r3, r7
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	; (8000b5c <MX_ADC3_Init+0xe4>)
 8000b46:	f002 ff05 	bl	8003954 <HAL_ADC_ConfigChannel>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8000b50:	f001 f8e0 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000248 	.word	0x20000248
 8000b60:	40012200 	.word	0x40012200
 8000b64:	0f000001 	.word	0x0f000001

08000b68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08c      	sub	sp, #48	; 0x30
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 031c 	add.w	r3, r7, #28
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a56      	ldr	r2, [pc, #344]	; (8000ce0 <HAL_ADC_MspInit+0x178>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d12c      	bne.n	8000be4 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b8a:	4b56      	ldr	r3, [pc, #344]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8e:	4a55      	ldr	r2, [pc, #340]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b94:	6453      	str	r3, [r2, #68]	; 0x44
 8000b96:	4b53      	ldr	r3, [pc, #332]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b9e:	61bb      	str	r3, [r7, #24]
 8000ba0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4b50      	ldr	r3, [pc, #320]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a4f      	ldr	r2, [pc, #316]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b4d      	ldr	r3, [pc, #308]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000bba:	2308      	movs	r3, #8
 8000bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 031c 	add.w	r3, r7, #28
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4846      	ldr	r0, [pc, #280]	; (8000ce8 <HAL_ADC_MspInit+0x180>)
 8000bce:	f003 fd47 	bl	8004660 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2102      	movs	r1, #2
 8000bd6:	2012      	movs	r0, #18
 8000bd8:	f003 f9f1 	bl	8003fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000bdc:	2012      	movs	r0, #18
 8000bde:	f003 fa0a 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000be2:	e079      	b.n	8000cd8 <HAL_ADC_MspInit+0x170>
  else if(adcHandle->Instance==ADC3)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a40      	ldr	r2, [pc, #256]	; (8000cec <HAL_ADC_MspInit+0x184>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d174      	bne.n	8000cd8 <HAL_ADC_MspInit+0x170>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000bee:	4b3d      	ldr	r3, [pc, #244]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf2:	4a3c      	ldr	r2, [pc, #240]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000bf4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bfa:	4b3a      	ldr	r3, [pc, #232]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c02:	613b      	str	r3, [r7, #16]
 8000c04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c06:	4b37      	ldr	r3, [pc, #220]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a36      	ldr	r2, [pc, #216]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000c0c:	f043 0320 	orr.w	r3, r3, #32
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b34      	ldr	r3, [pc, #208]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f003 0320 	and.w	r3, r3, #32
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1e:	4b31      	ldr	r3, [pc, #196]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	4a30      	ldr	r2, [pc, #192]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000c24:	f043 0304 	orr.w	r3, r3, #4
 8000c28:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2a:	4b2e      	ldr	r3, [pc, #184]	; (8000ce4 <HAL_ADC_MspInit+0x17c>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	f003 0304 	and.w	r3, r3, #4
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Joystick_1_X_Pin|Joystick_1_Y_Pin;
 8000c36:	2318      	movs	r3, #24
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c42:	f107 031c 	add.w	r3, r7, #28
 8000c46:	4619      	mov	r1, r3
 8000c48:	4829      	ldr	r0, [pc, #164]	; (8000cf0 <HAL_ADC_MspInit+0x188>)
 8000c4a:	f003 fd09 	bl	8004660 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Joystick_2_X_Pin|Joystick_2_Y_Pin;
 8000c4e:	2309      	movs	r3, #9
 8000c50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c52:	2303      	movs	r3, #3
 8000c54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4824      	ldr	r0, [pc, #144]	; (8000cf4 <HAL_ADC_MspInit+0x18c>)
 8000c62:	f003 fcfd 	bl	8004660 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream0;
 8000c66:	4b24      	ldr	r3, [pc, #144]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c68:	4a24      	ldr	r2, [pc, #144]	; (8000cfc <HAL_ADC_MspInit+0x194>)
 8000c6a:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8000c6c:	4b22      	ldr	r3, [pc, #136]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c6e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000c72:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c74:	4b20      	ldr	r3, [pc, #128]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000c80:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c86:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c88:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c8e:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c90:	4b19      	ldr	r3, [pc, #100]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c96:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000c98:	4b17      	ldr	r3, [pc, #92]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000c9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c9e:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000ca0:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ca6:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000cac:	4812      	ldr	r0, [pc, #72]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000cae:	f003 f9bd 	bl	800402c <HAL_DMA_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <HAL_ADC_MspInit+0x154>
      Error_Handler();
 8000cb8:	f001 f82c 	bl	8001d14 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a0e      	ldr	r2, [pc, #56]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000cc0:	639a      	str	r2, [r3, #56]	; 0x38
 8000cc2:	4a0d      	ldr	r2, [pc, #52]	; (8000cf8 <HAL_ADC_MspInit+0x190>)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2102      	movs	r1, #2
 8000ccc:	2012      	movs	r0, #18
 8000cce:	f003 f976 	bl	8003fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000cd2:	2012      	movs	r0, #18
 8000cd4:	f003 f98f 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
}
 8000cd8:	bf00      	nop
 8000cda:	3730      	adds	r7, #48	; 0x30
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40012000 	.word	0x40012000
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	40020000 	.word	0x40020000
 8000cec:	40012200 	.word	0x40012200
 8000cf0:	40021400 	.word	0x40021400
 8000cf4:	40020800 	.word	0x40020800
 8000cf8:	20000290 	.word	0x20000290
 8000cfc:	40026410 	.word	0x40026410

08000d00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d06:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <MX_DMA_Init+0x38>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a0b      	ldr	r2, [pc, #44]	; (8000d38 <MX_DMA_Init+0x38>)
 8000d0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
 8000d12:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <MX_DMA_Init+0x38>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2101      	movs	r1, #1
 8000d22:	2038      	movs	r0, #56	; 0x38
 8000d24:	f003 f94b 	bl	8003fbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d28:	2038      	movs	r0, #56	; 0x38
 8000d2a:	f003 f964 	bl	8003ff6 <HAL_NVIC_EnableIRQ>

}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40023800 	.word	0x40023800

08000d3c <MX_GPIO_Init>:
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
     PB6   ------> S_TIM4_CH1
*/
void MX_GPIO_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08e      	sub	sp, #56	; 0x38
 8000d40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d52:	4bab      	ldr	r3, [pc, #684]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4aaa      	ldr	r2, [pc, #680]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d58:	f043 0310 	orr.w	r3, r3, #16
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4ba8      	ldr	r3, [pc, #672]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f003 0310 	and.w	r3, r3, #16
 8000d66:	623b      	str	r3, [r7, #32]
 8000d68:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6a:	4ba5      	ldr	r3, [pc, #660]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	4aa4      	ldr	r2, [pc, #656]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d70:	f043 0304 	orr.w	r3, r3, #4
 8000d74:	6313      	str	r3, [r2, #48]	; 0x30
 8000d76:	4ba2      	ldr	r3, [pc, #648]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	f003 0304 	and.w	r3, r3, #4
 8000d7e:	61fb      	str	r3, [r7, #28]
 8000d80:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d82:	4b9f      	ldr	r3, [pc, #636]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a9e      	ldr	r2, [pc, #632]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d88:	f043 0320 	orr.w	r3, r3, #32
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b9c      	ldr	r3, [pc, #624]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0320 	and.w	r3, r3, #32
 8000d96:	61bb      	str	r3, [r7, #24]
 8000d98:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d9a:	4b99      	ldr	r3, [pc, #612]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9e:	4a98      	ldr	r2, [pc, #608]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000da4:	6313      	str	r3, [r2, #48]	; 0x30
 8000da6:	4b96      	ldr	r3, [pc, #600]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db2:	4b93      	ldr	r3, [pc, #588]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	4a92      	ldr	r2, [pc, #584]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000db8:	f043 0301 	orr.w	r3, r3, #1
 8000dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbe:	4b90      	ldr	r3, [pc, #576]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dca:	4b8d      	ldr	r3, [pc, #564]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a8c      	ldr	r2, [pc, #560]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000dd0:	f043 0302 	orr.w	r3, r3, #2
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b8a      	ldr	r3, [pc, #552]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f003 0302 	and.w	r3, r3, #2
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000de2:	4b87      	ldr	r3, [pc, #540]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a86      	ldr	r2, [pc, #536]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000de8:	f043 0308 	orr.w	r3, r3, #8
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	4b84      	ldr	r3, [pc, #528]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	f003 0308 	and.w	r3, r3, #8
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dfa:	4b81      	ldr	r3, [pc, #516]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a80      	ldr	r2, [pc, #512]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b7e      	ldr	r3, [pc, #504]	; (8001000 <MX_GPIO_Init+0x2c4>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2168      	movs	r1, #104	; 0x68
 8000e16:	487b      	ldr	r0, [pc, #492]	; (8001004 <MX_GPIO_Init+0x2c8>)
 8000e18:	f003 fde6 	bl	80049e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f244 0181 	movw	r1, #16513	; 0x4081
 8000e22:	4879      	ldr	r0, [pc, #484]	; (8001008 <MX_GPIO_Init+0x2cc>)
 8000e24:	f003 fde0 	bl	80049e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2140      	movs	r1, #64	; 0x40
 8000e2c:	4877      	ldr	r0, [pc, #476]	; (800100c <MX_GPIO_Init+0x2d0>)
 8000e2e:	f003 fddb 	bl	80049e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000e38:	4875      	ldr	r0, [pc, #468]	; (8001010 <MX_GPIO_Init+0x2d4>)
 8000e3a:	f003 fdd5 	bl	80049e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 8000e3e:	2314      	movs	r3, #20
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e4e:	4619      	mov	r1, r3
 8000e50:	486c      	ldr	r0, [pc, #432]	; (8001004 <MX_GPIO_Init+0x2c8>)
 8000e52:	f003 fc05 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000e56:	2368      	movs	r3, #104	; 0x68
 8000e58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4865      	ldr	r0, [pc, #404]	; (8001004 <MX_GPIO_Init+0x2c8>)
 8000e6e:	f003 fbf7 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 8000e72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000e80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e84:	4619      	mov	r1, r3
 8000e86:	4862      	ldr	r0, [pc, #392]	; (8001010 <MX_GPIO_Init+0x2d4>)
 8000e88:	f003 fbea 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e8c:	2332      	movs	r3, #50	; 0x32
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	2302      	movs	r3, #2
 8000e92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e9c:	230b      	movs	r3, #11
 8000e9e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	485a      	ldr	r0, [pc, #360]	; (8001010 <MX_GPIO_Init+0x2d4>)
 8000ea8:	f003 fbda 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000eac:	2386      	movs	r3, #134	; 0x86
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ebc:	230b      	movs	r3, #11
 8000ebe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4853      	ldr	r0, [pc, #332]	; (8001014 <MX_GPIO_Init+0x2d8>)
 8000ec8:	f003 fbca 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000edc:	4619      	mov	r1, r3
 8000ede:	484d      	ldr	r0, [pc, #308]	; (8001014 <MX_GPIO_Init+0x2d8>)
 8000ee0:	f003 fbbe 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ee4:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000efa:	4619      	mov	r1, r3
 8000efc:	4842      	ldr	r0, [pc, #264]	; (8001008 <MX_GPIO_Init+0x2cc>)
 8000efe:	f003 fbaf 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f08:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f16:	4619      	mov	r1, r3
 8000f18:	483a      	ldr	r0, [pc, #232]	; (8001004 <MX_GPIO_Init+0x2c8>)
 8000f1a:	f003 fba1 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f1e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f24:	2312      	movs	r3, #18
 8000f26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f30:	2304      	movs	r3, #4
 8000f32:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4833      	ldr	r0, [pc, #204]	; (8001008 <MX_GPIO_Init+0x2cc>)
 8000f3c:	f003 fb90 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000f40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	2302      	movs	r3, #2
 8000f48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f52:	230b      	movs	r3, #11
 8000f54:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	482a      	ldr	r0, [pc, #168]	; (8001008 <MX_GPIO_Init+0x2cc>)
 8000f5e:	f003 fb7f 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000f62:	2340      	movs	r3, #64	; 0x40
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f66:	2301      	movs	r3, #1
 8000f68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000f72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f76:	4619      	mov	r1, r3
 8000f78:	4824      	ldr	r0, [pc, #144]	; (800100c <MX_GPIO_Init+0x2d0>)
 8000f7a:	f003 fb71 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f7e:	2380      	movs	r3, #128	; 0x80
 8000f80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f82:	2300      	movs	r3, #0
 8000f84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f8e:	4619      	mov	r1, r3
 8000f90:	481e      	ldr	r0, [pc, #120]	; (800100c <MX_GPIO_Init+0x2d0>)
 8000f92:	f003 fb65 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000f96:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000f9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fac:	4619      	mov	r1, r3
 8000fae:	4818      	ldr	r0, [pc, #96]	; (8001010 <MX_GPIO_Init+0x2d4>)
 8000fb0:	f003 fb56 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000fb4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000fb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fc6:	230b      	movs	r3, #11
 8000fc8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fce:	4619      	mov	r1, r3
 8000fd0:	480e      	ldr	r0, [pc, #56]	; (800100c <MX_GPIO_Init+0x2d0>)
 8000fd2:	f003 fb45 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_LED_BACKLIGHT_Pin;
 8000fd6:	2340      	movs	r3, #64	; 0x40
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_LED_BACKLIGHT_GPIO_Port, &GPIO_InitStruct);
 8000fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <MX_GPIO_Init+0x2cc>)
 8000ff2:	f003 fb35 	bl	8004660 <HAL_GPIO_Init>

}
 8000ff6:	bf00      	nop
 8000ff8:	3738      	adds	r7, #56	; 0x38
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800
 8001004:	40021000 	.word	0x40021000
 8001008:	40020400 	.word	0x40020400
 800100c:	40021800 	.word	0x40021800
 8001010:	40020800 	.word	0x40020800
 8001014:	40020000 	.word	0x40020000

08001018 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <MX_I2C1_Init+0x74>)
 800101e:	4a1c      	ldr	r2, [pc, #112]	; (8001090 <MX_I2C1_Init+0x78>)
 8001020:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <MX_I2C1_Init+0x74>)
 8001024:	4a1b      	ldr	r2, [pc, #108]	; (8001094 <MX_I2C1_Init+0x7c>)
 8001026:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001028:	4b18      	ldr	r3, [pc, #96]	; (800108c <MX_I2C1_Init+0x74>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800102e:	4b17      	ldr	r3, [pc, #92]	; (800108c <MX_I2C1_Init+0x74>)
 8001030:	2201      	movs	r2, #1
 8001032:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001034:	4b15      	ldr	r3, [pc, #84]	; (800108c <MX_I2C1_Init+0x74>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800103a:	4b14      	ldr	r3, [pc, #80]	; (800108c <MX_I2C1_Init+0x74>)
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <MX_I2C1_Init+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <MX_I2C1_Init+0x74>)
 8001048:	2200      	movs	r2, #0
 800104a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <MX_I2C1_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001052:	480e      	ldr	r0, [pc, #56]	; (800108c <MX_I2C1_Init+0x74>)
 8001054:	f003 fce2 	bl	8004a1c <HAL_I2C_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800105e:	f000 fe59 	bl	8001d14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001062:	2100      	movs	r1, #0
 8001064:	4809      	ldr	r0, [pc, #36]	; (800108c <MX_I2C1_Init+0x74>)
 8001066:	f004 fae8 	bl	800563a <HAL_I2CEx_ConfigAnalogFilter>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001070:	f000 fe50 	bl	8001d14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001074:	2100      	movs	r1, #0
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_I2C1_Init+0x74>)
 8001078:	f004 fb2a 	bl	80056d0 <HAL_I2CEx_ConfigDigitalFilter>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001082:	f000 fe47 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200002f0 	.word	0x200002f0
 8001090:	40005400 	.word	0x40005400
 8001094:	20404768 	.word	0x20404768

08001098 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b0ae      	sub	sp, #184	; 0xb8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2290      	movs	r2, #144	; 0x90
 80010b6:	2100      	movs	r1, #0
 80010b8:	4618      	mov	r0, r3
 80010ba:	f008 fd70 	bl	8009b9e <memset>
  if(i2cHandle->Instance==I2C1)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a2a      	ldr	r2, [pc, #168]	; (800116c <HAL_I2C_MspInit+0xd4>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d14c      	bne.n	8001162 <HAL_I2C_MspInit+0xca>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010cc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010ce:	2300      	movs	r3, #0
 80010d0:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	4618      	mov	r0, r3
 80010d8:	f005 f87a 	bl	80061d0 <HAL_RCCEx_PeriphCLKConfig>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80010e2:	f000 fe17 	bl	8001d14 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e6:	4b22      	ldr	r3, [pc, #136]	; (8001170 <HAL_I2C_MspInit+0xd8>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	4a21      	ldr	r2, [pc, #132]	; (8001170 <HAL_I2C_MspInit+0xd8>)
 80010ec:	f043 0302 	orr.w	r3, r3, #2
 80010f0:	6313      	str	r3, [r2, #48]	; 0x30
 80010f2:	4b1f      	ldr	r3, [pc, #124]	; (8001170 <HAL_I2C_MspInit+0xd8>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001102:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001106:	2312      	movs	r3, #18
 8001108:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	2303      	movs	r3, #3
 8001114:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001118:	2304      	movs	r3, #4
 800111a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001122:	4619      	mov	r1, r3
 8001124:	4813      	ldr	r0, [pc, #76]	; (8001174 <HAL_I2C_MspInit+0xdc>)
 8001126:	f003 fa9b 	bl	8004660 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800112a:	4b11      	ldr	r3, [pc, #68]	; (8001170 <HAL_I2C_MspInit+0xd8>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	4a10      	ldr	r2, [pc, #64]	; (8001170 <HAL_I2C_MspInit+0xd8>)
 8001130:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001134:	6413      	str	r3, [r2, #64]	; 0x40
 8001136:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <HAL_I2C_MspInit+0xd8>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2100      	movs	r1, #0
 8001146:	201f      	movs	r0, #31
 8001148:	f002 ff39 	bl	8003fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800114c:	201f      	movs	r0, #31
 800114e:	f002 ff52 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2100      	movs	r1, #0
 8001156:	2020      	movs	r0, #32
 8001158:	f002 ff31 	bl	8003fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800115c:	2020      	movs	r0, #32
 800115e:	f002 ff4a 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001162:	bf00      	nop
 8001164:	37b8      	adds	r7, #184	; 0xb8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40005400 	.word	0x40005400
 8001170:	40023800 	.word	0x40023800
 8001174:	40020400 	.word	0x40020400

08001178 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800117c:	f3bf 8f4f 	dsb	sy
}
 8001180:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001182:	f3bf 8f6f 	isb	sy
}
 8001186:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001188:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <SCB_EnableICache+0x48>)
 800118a:	2200      	movs	r2, #0
 800118c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001190:	f3bf 8f4f 	dsb	sy
}
 8001194:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001196:	f3bf 8f6f 	isb	sy
}
 800119a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <SCB_EnableICache+0x48>)
 800119e:	695b      	ldr	r3, [r3, #20]
 80011a0:	4a07      	ldr	r2, [pc, #28]	; (80011c0 <SCB_EnableICache+0x48>)
 80011a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011a6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80011a8:	f3bf 8f4f 	dsb	sy
}
 80011ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011ae:	f3bf 8f6f 	isb	sy
}
 80011b2:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <SCB_EnableDCache+0x84>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80011d2:	f3bf 8f4f 	dsb	sy
}
 80011d6:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <SCB_EnableDCache+0x84>)
 80011da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80011de:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	0b5b      	lsrs	r3, r3, #13
 80011e4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80011e8:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	08db      	lsrs	r3, r3, #3
 80011ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80011f2:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	015a      	lsls	r2, r3, #5
 80011f8:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80011fc:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001202:	4911      	ldr	r1, [pc, #68]	; (8001248 <SCB_EnableDCache+0x84>)
 8001204:	4313      	orrs	r3, r2
 8001206:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	1e5a      	subs	r2, r3, #1
 800120e:	60ba      	str	r2, [r7, #8]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1ef      	bne.n	80011f4 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	1e5a      	subs	r2, r3, #1
 8001218:	60fa      	str	r2, [r7, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d1e5      	bne.n	80011ea <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800121e:	f3bf 8f4f 	dsb	sy
}
 8001222:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001224:	4b08      	ldr	r3, [pc, #32]	; (8001248 <SCB_EnableDCache+0x84>)
 8001226:	695b      	ldr	r3, [r3, #20]
 8001228:	4a07      	ldr	r2, [pc, #28]	; (8001248 <SCB_EnableDCache+0x84>)
 800122a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800122e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001230:	f3bf 8f4f 	dsb	sy
}
 8001234:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001236:	f3bf 8f6f 	isb	sy
}
 800123a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800123c:	bf00      	nop
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <isTouchWithinRectangle>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t isTouchWithinRectangle(uint16_t rSXPos, uint16_t rSYPos,uint16_t rEXPos, uint16_t rEYPos , uint16_t xPos, uint16_t yPos)
{
 800124c:	b490      	push	{r4, r7}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	4604      	mov	r4, r0
 8001254:	4608      	mov	r0, r1
 8001256:	4611      	mov	r1, r2
 8001258:	461a      	mov	r2, r3
 800125a:	4623      	mov	r3, r4
 800125c:	80fb      	strh	r3, [r7, #6]
 800125e:	4603      	mov	r3, r0
 8001260:	80bb      	strh	r3, [r7, #4]
 8001262:	460b      	mov	r3, r1
 8001264:	807b      	strh	r3, [r7, #2]
 8001266:	4613      	mov	r3, r2
 8001268:	803b      	strh	r3, [r7, #0]
	if (xPos >= rSXPos && xPos <= rEXPos && yPos <= rEYPos && yPos >= rSYPos)
 800126a:	8a3a      	ldrh	r2, [r7, #16]
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	429a      	cmp	r2, r3
 8001270:	d30d      	bcc.n	800128e <isTouchWithinRectangle+0x42>
 8001272:	8a3a      	ldrh	r2, [r7, #16]
 8001274:	887b      	ldrh	r3, [r7, #2]
 8001276:	429a      	cmp	r2, r3
 8001278:	d809      	bhi.n	800128e <isTouchWithinRectangle+0x42>
 800127a:	8aba      	ldrh	r2, [r7, #20]
 800127c:	883b      	ldrh	r3, [r7, #0]
 800127e:	429a      	cmp	r2, r3
 8001280:	d805      	bhi.n	800128e <isTouchWithinRectangle+0x42>
 8001282:	8aba      	ldrh	r2, [r7, #20]
 8001284:	88bb      	ldrh	r3, [r7, #4]
 8001286:	429a      	cmp	r2, r3
 8001288:	d301      	bcc.n	800128e <isTouchWithinRectangle+0x42>
	{
		return 1;
 800128a:	2301      	movs	r3, #1
 800128c:	e000      	b.n	8001290 <isTouchWithinRectangle+0x44>
	} else
	{
		return 0;
 800128e:	2300      	movs	r3, #0
	}

}
 8001290:	4618      	mov	r0, r3
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bc90      	pop	{r4, r7}
 8001298:	4770      	bx	lr
	...

0800129c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800129c:	b5b0      	push	{r4, r5, r7, lr}
 800129e:	b0ac      	sub	sp, #176	; 0xb0
 80012a0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80012a2:	f7ff ff69 	bl	8001178 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80012a6:	f7ff ff8d 	bl	80011c4 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012aa:	f002 f957 	bl	800355c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ae:	f000 fcc1 	bl	8001c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b2:	f7ff fd43 	bl	8000d3c <MX_GPIO_Init>
  MX_DMA_Init();
 80012b6:	f7ff fd23 	bl	8000d00 <MX_DMA_Init>
  MX_SPI5_Init();
 80012ba:	f000 fd79 	bl	8001db0 <MX_SPI5_Init>
  MX_TIM1_Init();
 80012be:	f000 ff31 	bl	8002124 <MX_TIM1_Init>
  MX_RNG_Init();
 80012c2:	f000 fd2d 	bl	8001d20 <MX_RNG_Init>
  MX_I2C1_Init();
 80012c6:	f7ff fea7 	bl	8001018 <MX_I2C1_Init>
  MX_TIM2_Init();
 80012ca:	f000 ff7f 	bl	80021cc <MX_TIM2_Init>
  MX_ADC1_Init();
 80012ce:	f7ff fb81 	bl	80009d4 <MX_ADC1_Init>
  MX_TIM3_Init();
 80012d2:	f000 ffc9 	bl	8002268 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 80012d6:	f001 f8eb 	bl	80024b0 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 80012da:	f7ff fbcd 	bl	8000a78 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 80012de:	f001 fc77 	bl	8002bd0 <ILI9341_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  	/* USER CODE BEGIN WHILE */

	int displayScreen = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	int mapID = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	int selectNumberPlayer[2] = {0,0};
 80012ee:	2300      	movs	r3, #0
 80012f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012f2:	2300      	movs	r3, #0
 80012f4:	663b      	str	r3, [r7, #96]	; 0x60
	int numberPositionX[2] = {100,170};
 80012f6:	4ac9      	ldr	r2, [pc, #804]	; (800161c <main+0x380>)
 80012f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80012fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001300:	e883 0003 	stmia.w	r3, {r0, r1}
	int selectPlayer[5] = {0,0,0,0,0};
 8001304:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
	int playerPositionX[5] = {50,97,144,191,238};
 8001314:	4bc2      	ldr	r3, [pc, #776]	; (8001620 <main+0x384>)
 8001316:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 800131a:	461d      	mov	r5, r3
 800131c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800131e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001320:	682b      	ldr	r3, [r5, #0]
 8001322:	6023      	str	r3, [r4, #0]
	int selectMap[3] = {0,0,0};
 8001324:	2300      	movs	r3, #0
 8001326:	623b      	str	r3, [r7, #32]
 8001328:	2300      	movs	r3, #0
 800132a:	627b      	str	r3, [r7, #36]	; 0x24
 800132c:	2300      	movs	r3, #0
 800132e:	62bb      	str	r3, [r7, #40]	; 0x28
	int mapPositionX[3] = {95,142,189};
 8001330:	4abc      	ldr	r2, [pc, #752]	; (8001624 <main+0x388>)
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	ca07      	ldmia	r2, {r0, r1, r2}
 8001338:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int checkPlay = 1;
 800133c:	2301      	movs	r3, #1
 800133e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	const uint8_t SCREEN_ROTATION = SCREEN_HORIZONTAL_1;
 8001342:	2301      	movs	r3, #1
 8001344:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67


	uint16_t xPos = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
	uint16_t yPos = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001354:	2001      	movs	r0, #1
 8001356:	f001 fbdd 	bl	8002b14 <ILI9341_Set_Rotation>
	ILI9341_Fill_Screen(WHITE);
 800135a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800135e:	f001 fde3 	bl	8002f28 <ILI9341_Fill_Screen>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if(displayScreen==0){
 8001362:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001366:	2b00      	cmp	r3, #0
 8001368:	f040 8380 	bne.w	8001a6c <main+0x7d0>
			ILI9341_Fill_Screen(WHITE);
 800136c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001370:	f001 fdda 	bl	8002f28 <ILI9341_Fill_Screen>
			ILI9341_Draw_Text("BOMBER MAN", 75, 10, BLACK, 3, WHITE);
 8001374:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001378:	9301      	str	r3, [sp, #4]
 800137a:	2303      	movs	r3, #3
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2300      	movs	r3, #0
 8001380:	220a      	movs	r2, #10
 8001382:	214b      	movs	r1, #75	; 0x4b
 8001384:	48a8      	ldr	r0, [pc, #672]	; (8001628 <main+0x38c>)
 8001386:	f001 fac5 	bl	8002914 <ILI9341_Draw_Text>
			//Draw background
			ILI9341_Draw_Filled_Rectangle_Coord(10, 38, 310, 78, CYAN);
 800138a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	234e      	movs	r3, #78	; 0x4e
 8001392:	f44f 729b 	mov.w	r2, #310	; 0x136
 8001396:	2126      	movs	r1, #38	; 0x26
 8001398:	200a      	movs	r0, #10
 800139a:	f001 f9c3 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(10, 88, 310, 141, YELLOW);
 800139e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80013a2:	9300      	str	r3, [sp, #0]
 80013a4:	238d      	movs	r3, #141	; 0x8d
 80013a6:	f44f 729b 	mov.w	r2, #310	; 0x136
 80013aa:	2158      	movs	r1, #88	; 0x58
 80013ac:	200a      	movs	r0, #10
 80013ae:	f001 f9b9 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(10, 148, 310, 205, GREEN);
 80013b2:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	23cd      	movs	r3, #205	; 0xcd
 80013ba:	f44f 729b 	mov.w	r2, #310	; 0x136
 80013be:	2194      	movs	r1, #148	; 0x94
 80013c0:	200a      	movs	r0, #10
 80013c2:	f001 f9af 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			//Choose number of player box
			ILI9341_Draw_Text("Choose Number Of Player", 96, 42, BLACK, 1, CYAN);
 80013c6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80013ca:	9301      	str	r3, [sp, #4]
 80013cc:	2301      	movs	r3, #1
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	2300      	movs	r3, #0
 80013d2:	222a      	movs	r2, #42	; 0x2a
 80013d4:	2160      	movs	r1, #96	; 0x60
 80013d6:	4895      	ldr	r0, [pc, #596]	; (800162c <main+0x390>)
 80013d8:	f001 fa9c 	bl	8002914 <ILI9341_Draw_Text>
			ILI9341_Draw_Hollow_Rectangle_Coord(100, 55, 160, 72, BLUE);
 80013dc:	231f      	movs	r3, #31
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2348      	movs	r3, #72	; 0x48
 80013e2:	22a0      	movs	r2, #160	; 0xa0
 80013e4:	2137      	movs	r1, #55	; 0x37
 80013e6:	2064      	movs	r0, #100	; 0x64
 80013e8:	f001 f91b 	bl	8002622 <ILI9341_Draw_Hollow_Rectangle_Coord>
			ILI9341_Draw_Hollow_Rectangle_Coord(170, 55, 230, 72, BLUE);
 80013ec:	231f      	movs	r3, #31
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	2348      	movs	r3, #72	; 0x48
 80013f2:	22e6      	movs	r2, #230	; 0xe6
 80013f4:	2137      	movs	r1, #55	; 0x37
 80013f6:	20aa      	movs	r0, #170	; 0xaa
 80013f8:	f001 f913 	bl	8002622 <ILI9341_Draw_Hollow_Rectangle_Coord>
			ILI9341_Draw_Text("1 Player", 108, 60, BLUE, 1, CYAN);
 80013fc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	2301      	movs	r3, #1
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	231f      	movs	r3, #31
 8001408:	223c      	movs	r2, #60	; 0x3c
 800140a:	216c      	movs	r1, #108	; 0x6c
 800140c:	4888      	ldr	r0, [pc, #544]	; (8001630 <main+0x394>)
 800140e:	f001 fa81 	bl	8002914 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("2 Player", 177, 60, BLUE, 1, CYAN);
 8001412:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	2301      	movs	r3, #1
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	231f      	movs	r3, #31
 800141e:	223c      	movs	r2, #60	; 0x3c
 8001420:	21b1      	movs	r1, #177	; 0xb1
 8001422:	4884      	ldr	r0, [pc, #528]	; (8001634 <main+0x398>)
 8001424:	f001 fa76 	bl	8002914 <ILI9341_Draw_Text>
			//Choose player box (from 5 player) (size: 32*32)
			ILI9341_Draw_Text("Choose Player", 125, 90, BLACK, 1, YELLOW);
 8001428:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800142c:	9301      	str	r3, [sp, #4]
 800142e:	2301      	movs	r3, #1
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2300      	movs	r3, #0
 8001434:	225a      	movs	r2, #90	; 0x5a
 8001436:	217d      	movs	r1, #125	; 0x7d
 8001438:	487f      	ldr	r0, [pc, #508]	; (8001638 <main+0x39c>)
 800143a:	f001 fa6b 	bl	8002914 <ILI9341_Draw_Text>
			ILI9341_Draw_Filled_Rectangle_Coord(50, 102, 82, 134, RED);
 800143e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	2386      	movs	r3, #134	; 0x86
 8001446:	2252      	movs	r2, #82	; 0x52
 8001448:	2166      	movs	r1, #102	; 0x66
 800144a:	2032      	movs	r0, #50	; 0x32
 800144c:	f001 f96a 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(97, 102, 129, 134, RED);
 8001450:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2386      	movs	r3, #134	; 0x86
 8001458:	2281      	movs	r2, #129	; 0x81
 800145a:	2166      	movs	r1, #102	; 0x66
 800145c:	2061      	movs	r0, #97	; 0x61
 800145e:	f001 f961 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(144, 102, 176, 134, RED);
 8001462:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	2386      	movs	r3, #134	; 0x86
 800146a:	22b0      	movs	r2, #176	; 0xb0
 800146c:	2166      	movs	r1, #102	; 0x66
 800146e:	2090      	movs	r0, #144	; 0x90
 8001470:	f001 f958 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(191, 102, 223, 134, RED);
 8001474:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	2386      	movs	r3, #134	; 0x86
 800147c:	22df      	movs	r2, #223	; 0xdf
 800147e:	2166      	movs	r1, #102	; 0x66
 8001480:	20bf      	movs	r0, #191	; 0xbf
 8001482:	f001 f94f 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(238, 102, 270, 134, RED);
 8001486:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	2386      	movs	r3, #134	; 0x86
 800148e:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001492:	2166      	movs	r1, #102	; 0x66
 8001494:	20ee      	movs	r0, #238	; 0xee
 8001496:	f001 f945 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			//Choose map box (from 3 player) (size: 32*32)
			ILI9341_Draw_Text("Choose Map", 135, 152, BLACK, 1, GREEN);
 800149a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800149e:	9301      	str	r3, [sp, #4]
 80014a0:	2301      	movs	r3, #1
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	2300      	movs	r3, #0
 80014a6:	2298      	movs	r2, #152	; 0x98
 80014a8:	2187      	movs	r1, #135	; 0x87
 80014aa:	4864      	ldr	r0, [pc, #400]	; (800163c <main+0x3a0>)
 80014ac:	f001 fa32 	bl	8002914 <ILI9341_Draw_Text>
			ILI9341_Draw_Filled_Rectangle_Coord(95, 165, 127, 197, RED);
 80014b0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	23c5      	movs	r3, #197	; 0xc5
 80014b8:	227f      	movs	r2, #127	; 0x7f
 80014ba:	21a5      	movs	r1, #165	; 0xa5
 80014bc:	205f      	movs	r0, #95	; 0x5f
 80014be:	f001 f931 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(142, 165, 174, 197, RED);
 80014c2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	23c5      	movs	r3, #197	; 0xc5
 80014ca:	22ae      	movs	r2, #174	; 0xae
 80014cc:	21a5      	movs	r1, #165	; 0xa5
 80014ce:	208e      	movs	r0, #142	; 0x8e
 80014d0:	f001 f928 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(189, 165, 221, 197, RED);
 80014d4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	23c5      	movs	r3, #197	; 0xc5
 80014dc:	22dd      	movs	r2, #221	; 0xdd
 80014de:	21a5      	movs	r1, #165	; 0xa5
 80014e0:	20bd      	movs	r0, #189	; 0xbd
 80014e2:	f001 f91f 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			//Play button
			ILI9341_Draw_Filled_Rectangle_Coord(140, 215, 185, 230, PINK);
 80014e6:	f64f 031f 	movw	r3, #63519	; 0xf81f
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	23e6      	movs	r3, #230	; 0xe6
 80014ee:	22b9      	movs	r2, #185	; 0xb9
 80014f0:	21d7      	movs	r1, #215	; 0xd7
 80014f2:	208c      	movs	r0, #140	; 0x8c
 80014f4:	f001 f916 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Text("PLAY", 152, 218, WHITE, 1, PINK);
 80014f8:	f64f 031f 	movw	r3, #63519	; 0xf81f
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	2301      	movs	r3, #1
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001506:	22da      	movs	r2, #218	; 0xda
 8001508:	2198      	movs	r1, #152	; 0x98
 800150a:	484d      	ldr	r0, [pc, #308]	; (8001640 <main+0x3a4>)
 800150c:	f001 fa02 	bl	8002914 <ILI9341_Draw_Text>
			//Draw Players
			Image player1 = playerIcon1;
 8001510:	4a4c      	ldr	r2, [pc, #304]	; (8001644 <main+0x3a8>)
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	ca07      	ldmia	r2, {r0, r1, r2}
 8001518:	e883 0007 	stmia.w	r3, {r0, r1, r2}

			drawImageAtPoint(player1, SCREEN_HORIZONTAL_1);
 800151c:	2301      	movs	r3, #1
 800151e:	f107 0208 	add.w	r2, r7, #8
 8001522:	ca07      	ldmia	r2, {r0, r1, r2}
 8001524:	f007 fae8 	bl	8008af8 <drawImageAtPoint>
			//Check when user choose
			if (TP_Touchpad_Pressed())
 8001528:	f002 f808 	bl	800353c <TP_Touchpad_Pressed>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d01f      	beq.n	8001572 <main+0x2d6>
			{
				uint16_t position_array[2];
				if (TP_Read_Coordinates(position_array) == TOUCHPAD_DATA_OK)
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	4618      	mov	r0, r3
 8001536:	f001 ff3f 	bl	80033b8 <TP_Read_Coordinates>
 800153a:	4603      	mov	r3, r0
 800153c:	2b01      	cmp	r3, #1
 800153e:	d118      	bne.n	8001572 <main+0x2d6>
				{
					if (SCREEN_ROTATION == SCREEN_HORIZONTAL_1)
 8001540:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001544:	2b01      	cmp	r3, #1
 8001546:	d108      	bne.n	800155a <main+0x2be>
					{
						xPos = position_array[1];
 8001548:	88fb      	ldrh	r3, [r7, #6]
 800154a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
						yPos = SCREEN_HEIGHT - position_array[0];
 800154e:	88bb      	ldrh	r3, [r7, #4]
 8001550:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001554:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8001558:	e00b      	b.n	8001572 <main+0x2d6>
					} else if (SCREEN_ROTATION == SCREEN_HORIZONTAL_2)
 800155a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800155e:	2b03      	cmp	r3, #3
 8001560:	d107      	bne.n	8001572 <main+0x2d6>
					{
						xPos = SCREEN_WIDTH - position_array[1];
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8001568:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
						yPos = position_array[0];
 800156c:	88bb      	ldrh	r3, [r7, #4]
 800156e:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
					}
				}

			}
			//Number Box
			for(int i=0;i <2; i++){
 8001572:	2300      	movs	r3, #0
 8001574:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001578:	e048      	b.n	800160c <main+0x370>
				if (isTouchWithinRectangle(numberPositionX[i], 55, numberPositionX[i]+60, 72, xPos, yPos)){
 800157a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	33a8      	adds	r3, #168	; 0xa8
 8001582:	443b      	add	r3, r7
 8001584:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001588:	b298      	uxth	r0, r3
 800158a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	33a8      	adds	r3, #168	; 0xa8
 8001592:	443b      	add	r3, r7
 8001594:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001598:	b29b      	uxth	r3, r3
 800159a:	333c      	adds	r3, #60	; 0x3c
 800159c:	b29a      	uxth	r2, r3
 800159e:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	2348      	movs	r3, #72	; 0x48
 80015ac:	2137      	movs	r1, #55	; 0x37
 80015ae:	f7ff fe4d 	bl	800124c <isTouchWithinRectangle>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d024      	beq.n	8001602 <main+0x366>
					selectNumberPlayer[i]=1;
 80015b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	33a8      	adds	r3, #168	; 0xa8
 80015c0:	443b      	add	r3, r7
 80015c2:	2201      	movs	r2, #1
 80015c4:	f843 2c4c 	str.w	r2, [r3, #-76]
					for(int j=0;j <2; j++){
 80015c8:	2300      	movs	r3, #0
 80015ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015ce:	e014      	b.n	80015fa <main+0x35e>
						if(j==i)
 80015d0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80015d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80015d8:	429a      	cmp	r2, r3
 80015da:	d008      	beq.n	80015ee <main+0x352>
							continue;
						selectNumberPlayer[j]=0;
 80015dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	33a8      	adds	r3, #168	; 0xa8
 80015e4:	443b      	add	r3, r7
 80015e6:	2200      	movs	r2, #0
 80015e8:	f843 2c4c 	str.w	r2, [r3, #-76]
 80015ec:	e000      	b.n	80015f0 <main+0x354>
							continue;
 80015ee:	bf00      	nop
					for(int j=0;j <2; j++){
 80015f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015f4:	3301      	adds	r3, #1
 80015f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015fe:	2b01      	cmp	r3, #1
 8001600:	dde6      	ble.n	80015d0 <main+0x334>
			for(int i=0;i <2; i++){
 8001602:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001606:	3301      	adds	r3, #1
 8001608:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800160c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001610:	2b01      	cmp	r3, #1
 8001612:	ddb2      	ble.n	800157a <main+0x2de>
					}
				}
			}
			//Player Box
			for(int i=0;i <5; i++){
 8001614:	2300      	movs	r3, #0
 8001616:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800161a:	e05e      	b.n	80016da <main+0x43e>
 800161c:	0800d318 	.word	0x0800d318
 8001620:	0800d320 	.word	0x0800d320
 8001624:	0800d334 	.word	0x0800d334
 8001628:	0800d298 	.word	0x0800d298
 800162c:	0800d2a4 	.word	0x0800d2a4
 8001630:	0800d2bc 	.word	0x0800d2bc
 8001634:	0800d2c8 	.word	0x0800d2c8
 8001638:	0800d2d4 	.word	0x0800d2d4
 800163c:	0800d2e4 	.word	0x0800d2e4
 8001640:	0800d2f0 	.word	0x0800d2f0
 8001644:	20000010 	.word	0x20000010
				if (isTouchWithinRectangle(playerPositionX[i], 102, playerPositionX[i]+32, 102+32, xPos, yPos)){
 8001648:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	33a8      	adds	r3, #168	; 0xa8
 8001650:	443b      	add	r3, r7
 8001652:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001656:	b298      	uxth	r0, r3
 8001658:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	33a8      	adds	r3, #168	; 0xa8
 8001660:	443b      	add	r3, r7
 8001662:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001666:	b29b      	uxth	r3, r3
 8001668:	3320      	adds	r3, #32
 800166a:	b29a      	uxth	r2, r3
 800166c:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001670:	9301      	str	r3, [sp, #4]
 8001672:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2386      	movs	r3, #134	; 0x86
 800167a:	2166      	movs	r1, #102	; 0x66
 800167c:	f7ff fde6 	bl	800124c <isTouchWithinRectangle>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d024      	beq.n	80016d0 <main+0x434>
					selectPlayer[i]=1;
 8001686:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	33a8      	adds	r3, #168	; 0xa8
 800168e:	443b      	add	r3, r7
 8001690:	2201      	movs	r2, #1
 8001692:	f843 2c68 	str.w	r2, [r3, #-104]
					for(int j=0;j <5; j++){
 8001696:	2300      	movs	r3, #0
 8001698:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800169c:	e014      	b.n	80016c8 <main+0x42c>
						if(j==i)
 800169e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80016a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d008      	beq.n	80016bc <main+0x420>
							continue;
						selectPlayer[j]=0;
 80016aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	33a8      	adds	r3, #168	; 0xa8
 80016b2:	443b      	add	r3, r7
 80016b4:	2200      	movs	r2, #0
 80016b6:	f843 2c68 	str.w	r2, [r3, #-104]
 80016ba:	e000      	b.n	80016be <main+0x422>
							continue;
 80016bc:	bf00      	nop
					for(int j=0;j <5; j++){
 80016be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80016c2:	3301      	adds	r3, #1
 80016c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80016c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80016cc:	2b04      	cmp	r3, #4
 80016ce:	dde6      	ble.n	800169e <main+0x402>
			for(int i=0;i <5; i++){
 80016d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016d4:	3301      	adds	r3, #1
 80016d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80016da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016de:	2b04      	cmp	r3, #4
 80016e0:	ddb2      	ble.n	8001648 <main+0x3ac>
					}
				}
			}
			//Map Box
			for(int i=0;i <3; i++){
 80016e2:	2300      	movs	r3, #0
 80016e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016e8:	e048      	b.n	800177c <main+0x4e0>
				if (isTouchWithinRectangle(mapPositionX[i], 165, mapPositionX[i]+32, 165+32, xPos, yPos)){
 80016ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	33a8      	adds	r3, #168	; 0xa8
 80016f2:	443b      	add	r3, r7
 80016f4:	f853 3c94 	ldr.w	r3, [r3, #-148]
 80016f8:	b298      	uxth	r0, r3
 80016fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	33a8      	adds	r3, #168	; 0xa8
 8001702:	443b      	add	r3, r7
 8001704:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001708:	b29b      	uxth	r3, r3
 800170a:	3320      	adds	r3, #32
 800170c:	b29a      	uxth	r2, r3
 800170e:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	23c5      	movs	r3, #197	; 0xc5
 800171c:	21a5      	movs	r1, #165	; 0xa5
 800171e:	f7ff fd95 	bl	800124c <isTouchWithinRectangle>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d024      	beq.n	8001772 <main+0x4d6>
					selectMap[i]=1;
 8001728:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	33a8      	adds	r3, #168	; 0xa8
 8001730:	443b      	add	r3, r7
 8001732:	2201      	movs	r2, #1
 8001734:	f843 2c88 	str.w	r2, [r3, #-136]
					for(int j=0;j <3; j++){
 8001738:	2300      	movs	r3, #0
 800173a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800173e:	e014      	b.n	800176a <main+0x4ce>
						if(j==i)
 8001740:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001744:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001748:	429a      	cmp	r2, r3
 800174a:	d008      	beq.n	800175e <main+0x4c2>
							continue;
						selectMap[j]=0;
 800174c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	33a8      	adds	r3, #168	; 0xa8
 8001754:	443b      	add	r3, r7
 8001756:	2200      	movs	r2, #0
 8001758:	f843 2c88 	str.w	r2, [r3, #-136]
 800175c:	e000      	b.n	8001760 <main+0x4c4>
							continue;
 800175e:	bf00      	nop
					for(int j=0;j <3; j++){
 8001760:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001764:	3301      	adds	r3, #1
 8001766:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800176a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800176e:	2b02      	cmp	r3, #2
 8001770:	dde6      	ble.n	8001740 <main+0x4a4>
			for(int i=0;i <3; i++){
 8001772:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001776:	3301      	adds	r3, #1
 8001778:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800177c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001780:	2b02      	cmp	r3, #2
 8001782:	ddb2      	ble.n	80016ea <main+0x44e>
					}
				}
			}
			//Check Button press
			if (isTouchWithinRectangle(140, 215, 140+45, 215+15, xPos, yPos)){
 8001784:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	23e6      	movs	r3, #230	; 0xe6
 8001792:	22b9      	movs	r2, #185	; 0xb9
 8001794:	21d7      	movs	r1, #215	; 0xd7
 8001796:	208c      	movs	r0, #140	; 0x8c
 8001798:	f7ff fd58 	bl	800124c <isTouchWithinRectangle>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d04f      	beq.n	8001842 <main+0x5a6>
				for(int i=0;i <2; i++){
 80017a2:	2300      	movs	r3, #0
 80017a4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80017a6:	e010      	b.n	80017ca <main+0x52e>
					if(selectNumberPlayer[i]==1){
 80017a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	33a8      	adds	r3, #168	; 0xa8
 80017ae:	443b      	add	r3, r7
 80017b0:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d105      	bne.n	80017c4 <main+0x528>
						checkPlay++;
 80017b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80017bc:	3301      	adds	r3, #1
 80017be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						break;
 80017c2:	e005      	b.n	80017d0 <main+0x534>
				for(int i=0;i <2; i++){
 80017c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80017c6:	3301      	adds	r3, #1
 80017c8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80017ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	ddeb      	ble.n	80017a8 <main+0x50c>
					}

				}
				for(int i=0;i <5; i++){
 80017d0:	2300      	movs	r3, #0
 80017d2:	67bb      	str	r3, [r7, #120]	; 0x78
 80017d4:	e010      	b.n	80017f8 <main+0x55c>
					if(selectPlayer[i]==1){
 80017d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	33a8      	adds	r3, #168	; 0xa8
 80017dc:	443b      	add	r3, r7
 80017de:	f853 3c68 	ldr.w	r3, [r3, #-104]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d105      	bne.n	80017f2 <main+0x556>
						checkPlay++;
 80017e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80017ea:	3301      	adds	r3, #1
 80017ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						break;
 80017f0:	e005      	b.n	80017fe <main+0x562>
				for(int i=0;i <5; i++){
 80017f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017f4:	3301      	adds	r3, #1
 80017f6:	67bb      	str	r3, [r7, #120]	; 0x78
 80017f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017fa:	2b04      	cmp	r3, #4
 80017fc:	ddeb      	ble.n	80017d6 <main+0x53a>
					}
				}
				for(int i=0;i <3; i++){
 80017fe:	2300      	movs	r3, #0
 8001800:	677b      	str	r3, [r7, #116]	; 0x74
 8001802:	e010      	b.n	8001826 <main+0x58a>
					if(selectMap[i]==1){
 8001804:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	33a8      	adds	r3, #168	; 0xa8
 800180a:	443b      	add	r3, r7
 800180c:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d105      	bne.n	8001820 <main+0x584>
						checkPlay++;
 8001814:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001818:	3301      	adds	r3, #1
 800181a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						break;
 800181e:	e005      	b.n	800182c <main+0x590>
				for(int i=0;i <3; i++){
 8001820:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001822:	3301      	adds	r3, #1
 8001824:	677b      	str	r3, [r7, #116]	; 0x74
 8001826:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001828:	2b02      	cmp	r3, #2
 800182a:	ddeb      	ble.n	8001804 <main+0x568>
					}
				}
				if(checkPlay==3)
 800182c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001830:	2b03      	cmp	r3, #3
 8001832:	d103      	bne.n	800183c <main+0x5a0>
					displayScreen=1;
 8001834:	2301      	movs	r3, #1
 8001836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800183a:	e002      	b.n	8001842 <main+0x5a6>
				else
					checkPlay=0;
 800183c:	2300      	movs	r3, #0
 800183e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			}


			//Display when user choose
			for(int i=0;i <2; i++){
 8001842:	2300      	movs	r3, #0
 8001844:	673b      	str	r3, [r7, #112]	; 0x70
 8001846:	e082      	b.n	800194e <main+0x6b2>
				if(selectNumberPlayer[i]){
 8001848:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	33a8      	adds	r3, #168	; 0xa8
 800184e:	443b      	add	r3, r7
 8001850:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d030      	beq.n	80018ba <main+0x61e>
					ILI9341_Draw_Filled_Rectangle_Coord(numberPositionX[i], 55, numberPositionX[i]+60 , 72, BLUE);
 8001858:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	33a8      	adds	r3, #168	; 0xa8
 800185e:	443b      	add	r3, r7
 8001860:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001864:	b298      	uxth	r0, r3
 8001866:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	33a8      	adds	r3, #168	; 0xa8
 800186c:	443b      	add	r3, r7
 800186e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001872:	b29b      	uxth	r3, r3
 8001874:	333c      	adds	r3, #60	; 0x3c
 8001876:	b29a      	uxth	r2, r3
 8001878:	231f      	movs	r3, #31
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	2348      	movs	r3, #72	; 0x48
 800187e:	2137      	movs	r1, #55	; 0x37
 8001880:	f000 ff50 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
					if(i==0)
 8001884:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10b      	bne.n	80018a2 <main+0x606>
						ILI9341_Draw_Text("1 Player", 108, 60, WHITE, 1, BLUE);
 800188a:	231f      	movs	r3, #31
 800188c:	9301      	str	r3, [sp, #4]
 800188e:	2301      	movs	r3, #1
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001896:	223c      	movs	r2, #60	; 0x3c
 8001898:	216c      	movs	r1, #108	; 0x6c
 800189a:	48b6      	ldr	r0, [pc, #728]	; (8001b74 <main+0x8d8>)
 800189c:	f001 f83a 	bl	8002914 <ILI9341_Draw_Text>
 80018a0:	e052      	b.n	8001948 <main+0x6ac>
					else
						ILI9341_Draw_Text("2 Player", 177, 60, WHITE, 1, BLUE);
 80018a2:	231f      	movs	r3, #31
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	2301      	movs	r3, #1
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ae:	223c      	movs	r2, #60	; 0x3c
 80018b0:	21b1      	movs	r1, #177	; 0xb1
 80018b2:	48b1      	ldr	r0, [pc, #708]	; (8001b78 <main+0x8dc>)
 80018b4:	f001 f82e 	bl	8002914 <ILI9341_Draw_Text>
 80018b8:	e046      	b.n	8001948 <main+0x6ac>
				}
				else{
					ILI9341_Draw_Filled_Rectangle_Coord(numberPositionX[i], 55, numberPositionX[i]+60 , 72, CYAN);
 80018ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	33a8      	adds	r3, #168	; 0xa8
 80018c0:	443b      	add	r3, r7
 80018c2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80018c6:	b298      	uxth	r0, r3
 80018c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	33a8      	adds	r3, #168	; 0xa8
 80018ce:	443b      	add	r3, r7
 80018d0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	333c      	adds	r3, #60	; 0x3c
 80018d8:	b29a      	uxth	r2, r3
 80018da:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	2348      	movs	r3, #72	; 0x48
 80018e2:	2137      	movs	r1, #55	; 0x37
 80018e4:	f000 ff1e 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
					ILI9341_Draw_Hollow_Rectangle_Coord(numberPositionX[i], 55, numberPositionX[i]+60 , 72, BLUE);
 80018e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	33a8      	adds	r3, #168	; 0xa8
 80018ee:	443b      	add	r3, r7
 80018f0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80018f4:	b298      	uxth	r0, r3
 80018f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	33a8      	adds	r3, #168	; 0xa8
 80018fc:	443b      	add	r3, r7
 80018fe:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001902:	b29b      	uxth	r3, r3
 8001904:	333c      	adds	r3, #60	; 0x3c
 8001906:	b29a      	uxth	r2, r3
 8001908:	231f      	movs	r3, #31
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2348      	movs	r3, #72	; 0x48
 800190e:	2137      	movs	r1, #55	; 0x37
 8001910:	f000 fe87 	bl	8002622 <ILI9341_Draw_Hollow_Rectangle_Coord>
					if(i==0)
 8001914:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10b      	bne.n	8001932 <main+0x696>
						ILI9341_Draw_Text("1 Player", 108, 60, BLUE, 1, CYAN);
 800191a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	2301      	movs	r3, #1
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	231f      	movs	r3, #31
 8001926:	223c      	movs	r2, #60	; 0x3c
 8001928:	216c      	movs	r1, #108	; 0x6c
 800192a:	4892      	ldr	r0, [pc, #584]	; (8001b74 <main+0x8d8>)
 800192c:	f000 fff2 	bl	8002914 <ILI9341_Draw_Text>
 8001930:	e00a      	b.n	8001948 <main+0x6ac>
					else
						ILI9341_Draw_Text("2 Player", 177, 60, BLUE, 1, CYAN);
 8001932:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001936:	9301      	str	r3, [sp, #4]
 8001938:	2301      	movs	r3, #1
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	231f      	movs	r3, #31
 800193e:	223c      	movs	r2, #60	; 0x3c
 8001940:	21b1      	movs	r1, #177	; 0xb1
 8001942:	488d      	ldr	r0, [pc, #564]	; (8001b78 <main+0x8dc>)
 8001944:	f000 ffe6 	bl	8002914 <ILI9341_Draw_Text>
			for(int i=0;i <2; i++){
 8001948:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800194a:	3301      	adds	r3, #1
 800194c:	673b      	str	r3, [r7, #112]	; 0x70
 800194e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001950:	2b01      	cmp	r3, #1
 8001952:	f77f af79 	ble.w	8001848 <main+0x5ac>
				}
			}
			for(int i=0;i <5; i++){
 8001956:	2300      	movs	r3, #0
 8001958:	66fb      	str	r3, [r7, #108]	; 0x6c
 800195a:	e03d      	b.n	80019d8 <main+0x73c>
				if(selectPlayer[i])
 800195c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	33a8      	adds	r3, #168	; 0xa8
 8001962:	443b      	add	r3, r7
 8001964:	f853 3c68 	ldr.w	r3, [r3, #-104]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d019      	beq.n	80019a0 <main+0x704>
					ILI9341_Draw_Hollow_Rectangle_Coord(playerPositionX[i]-2, 102-2, playerPositionX[i]+32+2 , 102+32+2, RED);
 800196c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	33a8      	adds	r3, #168	; 0xa8
 8001972:	443b      	add	r3, r7
 8001974:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001978:	b29b      	uxth	r3, r3
 800197a:	3b02      	subs	r3, #2
 800197c:	b298      	uxth	r0, r3
 800197e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	33a8      	adds	r3, #168	; 0xa8
 8001984:	443b      	add	r3, r7
 8001986:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 800198a:	b29b      	uxth	r3, r3
 800198c:	3322      	adds	r3, #34	; 0x22
 800198e:	b29a      	uxth	r2, r3
 8001990:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2388      	movs	r3, #136	; 0x88
 8001998:	2164      	movs	r1, #100	; 0x64
 800199a:	f000 fe42 	bl	8002622 <ILI9341_Draw_Hollow_Rectangle_Coord>
 800199e:	e018      	b.n	80019d2 <main+0x736>
				else
					ILI9341_Draw_Hollow_Rectangle_Coord(playerPositionX[i]-2, 102-2, playerPositionX[i]+32+2 , 102+32+2, YELLOW);
 80019a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	33a8      	adds	r3, #168	; 0xa8
 80019a6:	443b      	add	r3, r7
 80019a8:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	3b02      	subs	r3, #2
 80019b0:	b298      	uxth	r0, r3
 80019b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	33a8      	adds	r3, #168	; 0xa8
 80019b8:	443b      	add	r3, r7
 80019ba:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	3322      	adds	r3, #34	; 0x22
 80019c2:	b29a      	uxth	r2, r3
 80019c4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	2388      	movs	r3, #136	; 0x88
 80019cc:	2164      	movs	r1, #100	; 0x64
 80019ce:	f000 fe28 	bl	8002622 <ILI9341_Draw_Hollow_Rectangle_Coord>
			for(int i=0;i <5; i++){
 80019d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019d4:	3301      	adds	r3, #1
 80019d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80019d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019da:	2b04      	cmp	r3, #4
 80019dc:	ddbe      	ble.n	800195c <main+0x6c0>
			}
			for(int i=0;i <3; i++){
 80019de:	2300      	movs	r3, #0
 80019e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80019e2:	e03d      	b.n	8001a60 <main+0x7c4>
				if(selectMap[i])
 80019e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	33a8      	adds	r3, #168	; 0xa8
 80019ea:	443b      	add	r3, r7
 80019ec:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d019      	beq.n	8001a28 <main+0x78c>
					ILI9341_Draw_Hollow_Rectangle_Coord(mapPositionX[i]-2, 165-2, mapPositionX[i]+32+2 , 165+32+2, RED);
 80019f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	33a8      	adds	r3, #168	; 0xa8
 80019fa:	443b      	add	r3, r7
 80019fc:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	3b02      	subs	r3, #2
 8001a04:	b298      	uxth	r0, r3
 8001a06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	33a8      	adds	r3, #168	; 0xa8
 8001a0c:	443b      	add	r3, r7
 8001a0e:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	3322      	adds	r3, #34	; 0x22
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	23c7      	movs	r3, #199	; 0xc7
 8001a20:	21a3      	movs	r1, #163	; 0xa3
 8001a22:	f000 fdfe 	bl	8002622 <ILI9341_Draw_Hollow_Rectangle_Coord>
 8001a26:	e018      	b.n	8001a5a <main+0x7be>
				else
					ILI9341_Draw_Hollow_Rectangle_Coord(mapPositionX[i]-2, 165-2, mapPositionX[i]+32+2 , 165+32+2, GREEN);
 8001a28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	33a8      	adds	r3, #168	; 0xa8
 8001a2e:	443b      	add	r3, r7
 8001a30:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	3b02      	subs	r3, #2
 8001a38:	b298      	uxth	r0, r3
 8001a3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	33a8      	adds	r3, #168	; 0xa8
 8001a40:	443b      	add	r3, r7
 8001a42:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	3322      	adds	r3, #34	; 0x22
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	23c7      	movs	r3, #199	; 0xc7
 8001a54:	21a3      	movs	r1, #163	; 0xa3
 8001a56:	f000 fde4 	bl	8002622 <ILI9341_Draw_Hollow_Rectangle_Coord>
			for(int i=0;i <3; i++){
 8001a5a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	ddbe      	ble.n	80019e4 <main+0x748>
			}
			HAL_Delay(200);
 8001a66:	20c8      	movs	r0, #200	; 0xc8
 8001a68:	f001 fdde 	bl	8003628 <HAL_Delay>
		}
		if(displayScreen==1){
 8001a6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d102      	bne.n	8001a7a <main+0x7de>
			ILI9341_Fill_Screen(BLACK);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f001 fa57 	bl	8002f28 <ILI9341_Fill_Screen>
		}
		if(displayScreen==2){
 8001a7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	f47f ac6f 	bne.w	8001362 <main+0xc6>
			ILI9341_Fill_Screen(WHITE);
 8001a84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001a88:	f001 fa4e 	bl	8002f28 <ILI9341_Fill_Screen>
			ILI9341_Draw_Filled_Rectangle_Coord(100, 25, 212 , 137, RED);
 8001a8c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2389      	movs	r3, #137	; 0x89
 8001a94:	22d4      	movs	r2, #212	; 0xd4
 8001a96:	2119      	movs	r1, #25
 8001a98:	2064      	movs	r0, #100	; 0x64
 8001a9a:	f000 fe43 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Filled_Rectangle_Coord(90, 142, 222 , 170, YELLOW);
 8001a9e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	23aa      	movs	r3, #170	; 0xaa
 8001aa6:	22de      	movs	r2, #222	; 0xde
 8001aa8:	218e      	movs	r1, #142	; 0x8e
 8001aaa:	205a      	movs	r0, #90	; 0x5a
 8001aac:	f000 fe3a 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Text("WINNER", 104, 143, BLUE, 3, YELLOW);
 8001ab0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001ab4:	9301      	str	r3, [sp, #4]
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	231f      	movs	r3, #31
 8001abc:	228f      	movs	r2, #143	; 0x8f
 8001abe:	2168      	movs	r1, #104	; 0x68
 8001ac0:	482e      	ldr	r0, [pc, #184]	; (8001b7c <main+0x8e0>)
 8001ac2:	f000 ff27 	bl	8002914 <ILI9341_Draw_Text>
			ILI9341_Draw_Filled_Rectangle_Coord(55, 175, 150 , 200, GREEN);
 8001ac6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	23c8      	movs	r3, #200	; 0xc8
 8001ace:	2296      	movs	r2, #150	; 0x96
 8001ad0:	21af      	movs	r1, #175	; 0xaf
 8001ad2:	2037      	movs	r0, #55	; 0x37
 8001ad4:	f000 fe26 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Text("<REPLAY", 60, 179, BLACK, 2, GREEN);
 8001ad8:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	2302      	movs	r3, #2
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	22b3      	movs	r2, #179	; 0xb3
 8001ae6:	213c      	movs	r1, #60	; 0x3c
 8001ae8:	4825      	ldr	r0, [pc, #148]	; (8001b80 <main+0x8e4>)
 8001aea:	f000 ff13 	bl	8002914 <ILI9341_Draw_Text>
			ILI9341_Draw_Filled_Rectangle_Coord(155, 175, 250 , 200, CYAN);
 8001aee:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	23c8      	movs	r3, #200	; 0xc8
 8001af6:	22fa      	movs	r2, #250	; 0xfa
 8001af8:	21af      	movs	r1, #175	; 0xaf
 8001afa:	209b      	movs	r0, #155	; 0x9b
 8001afc:	f000 fe12 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Text("NEXT>", 175, 179, BLACK, 2, CYAN);
 8001b00:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	2302      	movs	r3, #2
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	22b3      	movs	r2, #179	; 0xb3
 8001b0e:	21af      	movs	r1, #175	; 0xaf
 8001b10:	481c      	ldr	r0, [pc, #112]	; (8001b84 <main+0x8e8>)
 8001b12:	f000 feff 	bl	8002914 <ILI9341_Draw_Text>
			ILI9341_Draw_Filled_Rectangle_Coord(108, 205, 203 , 230, ORANGE);
 8001b16:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	23e6      	movs	r3, #230	; 0xe6
 8001b1e:	22cb      	movs	r2, #203	; 0xcb
 8001b20:	21cd      	movs	r1, #205	; 0xcd
 8001b22:	206c      	movs	r0, #108	; 0x6c
 8001b24:	f000 fdfe 	bl	8002724 <ILI9341_Draw_Filled_Rectangle_Coord>
			ILI9341_Draw_Text("EXIT", 133, 209, RED, 2, ORANGE);
 8001b28:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	2302      	movs	r3, #2
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001b36:	22d1      	movs	r2, #209	; 0xd1
 8001b38:	2185      	movs	r1, #133	; 0x85
 8001b3a:	4813      	ldr	r0, [pc, #76]	; (8001b88 <main+0x8ec>)
 8001b3c:	f000 feea 	bl	8002914 <ILI9341_Draw_Text>
			if (TP_Touchpad_Pressed())
 8001b40:	f001 fcfc 	bl	800353c <TP_Touchpad_Pressed>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d02c      	beq.n	8001ba4 <main+0x908>
					{
						uint16_t position_array[2];
						if (TP_Read_Coordinates(position_array) == TOUCHPAD_DATA_OK)
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f001 fc33 	bl	80033b8 <TP_Read_Coordinates>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d125      	bne.n	8001ba4 <main+0x908>
						{
							if (SCREEN_ROTATION == SCREEN_HORIZONTAL_1)
 8001b58:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d115      	bne.n	8001b8c <main+0x8f0>
							{
								xPos = position_array[1];
 8001b60:	887b      	ldrh	r3, [r7, #2]
 8001b62:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
								yPos = SCREEN_HEIGHT - position_array[0];
 8001b66:	883b      	ldrh	r3, [r7, #0]
 8001b68:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b6c:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8001b70:	e018      	b.n	8001ba4 <main+0x908>
 8001b72:	bf00      	nop
 8001b74:	0800d2bc 	.word	0x0800d2bc
 8001b78:	0800d2c8 	.word	0x0800d2c8
 8001b7c:	0800d2f8 	.word	0x0800d2f8
 8001b80:	0800d300 	.word	0x0800d300
 8001b84:	0800d308 	.word	0x0800d308
 8001b88:	0800d310 	.word	0x0800d310
							} else if (SCREEN_ROTATION == SCREEN_HORIZONTAL_2)
 8001b8c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001b90:	2b03      	cmp	r3, #3
 8001b92:	d107      	bne.n	8001ba4 <main+0x908>
							{
								xPos = SCREEN_WIDTH - position_array[1];
 8001b94:	887b      	ldrh	r3, [r7, #2]
 8001b96:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8001b9a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
								yPos = position_array[0];
 8001b9e:	883b      	ldrh	r3, [r7, #0]
 8001ba0:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
							}
						}

					}
			if (isTouchWithinRectangle(55, 175, 150, 200, xPos, yPos)){
 8001ba4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	23c8      	movs	r3, #200	; 0xc8
 8001bb2:	2296      	movs	r2, #150	; 0x96
 8001bb4:	21af      	movs	r1, #175	; 0xaf
 8001bb6:	2037      	movs	r0, #55	; 0x37
 8001bb8:	f7ff fb48 	bl	800124c <isTouchWithinRectangle>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d005      	beq.n	8001bce <main+0x932>
				displayScreen = 1;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				mapID = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			}
			if (isTouchWithinRectangle(155, 175, 250, 200, xPos, yPos)){
 8001bce:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001bd2:	9301      	str	r3, [sp, #4]
 8001bd4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	23c8      	movs	r3, #200	; 0xc8
 8001bdc:	22fa      	movs	r2, #250	; 0xfa
 8001bde:	21af      	movs	r1, #175	; 0xaf
 8001be0:	209b      	movs	r0, #155	; 0x9b
 8001be2:	f7ff fb33 	bl	800124c <isTouchWithinRectangle>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d007      	beq.n	8001bfc <main+0x960>
				displayScreen = 1;
 8001bec:	2301      	movs	r3, #1
 8001bee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				mapID++;
 8001bf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			}
			if (isTouchWithinRectangle(108, 205, 203, 230, xPos, yPos)){
 8001bfc:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	23e6      	movs	r3, #230	; 0xe6
 8001c0a:	22cb      	movs	r2, #203	; 0xcb
 8001c0c:	21cd      	movs	r1, #205	; 0xcd
 8001c0e:	206c      	movs	r0, #108	; 0x6c
 8001c10:	f7ff fb1c 	bl	800124c <isTouchWithinRectangle>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d007      	beq.n	8001c2a <main+0x98e>
				displayScreen = 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				mapID++;
 8001c20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c24:	3301      	adds	r3, #1
 8001c26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			}
			HAL_Delay(200);
 8001c2a:	20c8      	movs	r0, #200	; 0xc8
 8001c2c:	f001 fcfc 	bl	8003628 <HAL_Delay>
		if(displayScreen==0){
 8001c30:	f7ff bb97 	b.w	8001362 <main+0xc6>

08001c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b094      	sub	sp, #80	; 0x50
 8001c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c3a:	f107 031c 	add.w	r3, r7, #28
 8001c3e:	2234      	movs	r2, #52	; 0x34
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f007 ffab 	bl	8009b9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c48:	f107 0308 	add.w	r3, r7, #8
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001c58:	f003 fd86 	bl	8005768 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c5c:	4b2b      	ldr	r3, [pc, #172]	; (8001d0c <SystemClock_Config+0xd8>)
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c60:	4a2a      	ldr	r2, [pc, #168]	; (8001d0c <SystemClock_Config+0xd8>)
 8001c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c66:	6413      	str	r3, [r2, #64]	; 0x40
 8001c68:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <SystemClock_Config+0xd8>)
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c70:	607b      	str	r3, [r7, #4]
 8001c72:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c74:	4b26      	ldr	r3, [pc, #152]	; (8001d10 <SystemClock_Config+0xdc>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a25      	ldr	r2, [pc, #148]	; (8001d10 <SystemClock_Config+0xdc>)
 8001c7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c7e:	6013      	str	r3, [r2, #0]
 8001c80:	4b23      	ldr	r3, [pc, #140]	; (8001d10 <SystemClock_Config+0xdc>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c88:	603b      	str	r3, [r7, #0]
 8001c8a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c90:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001c94:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c96:	2302      	movs	r3, #2
 8001c98:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c9e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001ca4:	23d8      	movs	r3, #216	; 0xd8
 8001ca6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001cac:	2309      	movs	r3, #9
 8001cae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb4:	f107 031c 	add.w	r3, r7, #28
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f003 fdb5 	bl	8005828 <HAL_RCC_OscConfig>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001cc4:	f000 f826 	bl	8001d14 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001cc8:	f003 fd5e 	bl	8005788 <HAL_PWREx_EnableOverDrive>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001cd2:	f000 f81f 	bl	8001d14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cd6:	230f      	movs	r3, #15
 8001cd8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ce2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ce6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ce8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001cee:	f107 0308 	add.w	r3, r7, #8
 8001cf2:	2107      	movs	r1, #7
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f004 f845 	bl	8005d84 <HAL_RCC_ClockConfig>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001d00:	f000 f808 	bl	8001d14 <Error_Handler>
  }
}
 8001d04:	bf00      	nop
 8001d06:	3750      	adds	r7, #80	; 0x50
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40007000 	.word	0x40007000

08001d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d18:	b672      	cpsid	i
}
 8001d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <Error_Handler+0x8>
	...

08001d20 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <MX_RNG_Init+0x20>)
 8001d26:	4a07      	ldr	r2, [pc, #28]	; (8001d44 <MX_RNG_Init+0x24>)
 8001d28:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001d2a:	4805      	ldr	r0, [pc, #20]	; (8001d40 <MX_RNG_Init+0x20>)
 8001d2c:	f004 fe78 	bl	8006a20 <HAL_RNG_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001d36:	f7ff ffed 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000344 	.word	0x20000344
 8001d44:	50060800 	.word	0x50060800

08001d48 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b0a8      	sub	sp, #160	; 0xa0
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d50:	f107 0310 	add.w	r3, r7, #16
 8001d54:	2290      	movs	r2, #144	; 0x90
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f007 ff20 	bl	8009b9e <memset>
  if(rngHandle->Instance==RNG)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a11      	ldr	r2, [pc, #68]	; (8001da8 <HAL_RNG_MspInit+0x60>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d11b      	bne.n	8001da0 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001d68:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d6c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d74:	f107 0310 	add.w	r3, r7, #16
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f004 fa29 	bl	80061d0 <HAL_RCCEx_PeriphCLKConfig>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8001d84:	f7ff ffc6 	bl	8001d14 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <HAL_RNG_MspInit+0x64>)
 8001d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d8c:	4a07      	ldr	r2, [pc, #28]	; (8001dac <HAL_RNG_MspInit+0x64>)
 8001d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d92:	6353      	str	r3, [r2, #52]	; 0x34
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <HAL_RNG_MspInit+0x64>)
 8001d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001da0:	bf00      	nop
 8001da2:	37a0      	adds	r7, #160	; 0xa0
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	50060800 	.word	0x50060800
 8001dac:	40023800 	.word	0x40023800

08001db0 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001db4:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001db6:	4a1c      	ldr	r2, [pc, #112]	; (8001e28 <MX_SPI5_Init+0x78>)
 8001db8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001dba:	4b1a      	ldr	r3, [pc, #104]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dc0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001dc2:	4b18      	ldr	r3, [pc, #96]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dc8:	4b16      	ldr	r3, [pc, #88]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dca:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001dce:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dd0:	4b14      	ldr	r3, [pc, #80]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dd6:	4b13      	ldr	r3, [pc, #76]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de2:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001de4:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dea:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001df0:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001df6:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8001dfc:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001dfe:	2207      	movs	r2, #7
 8001e00:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e02:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001e08:	4b06      	ldr	r3, [pc, #24]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001e0e:	4805      	ldr	r0, [pc, #20]	; (8001e24 <MX_SPI5_Init+0x74>)
 8001e10:	f004 fe30 	bl	8006a74 <HAL_SPI_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8001e1a:	f7ff ff7b 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000354 	.word	0x20000354
 8001e28:	40015000 	.word	0x40015000

08001e2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08a      	sub	sp, #40	; 0x28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a17      	ldr	r2, [pc, #92]	; (8001ea8 <HAL_SPI_MspInit+0x7c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d128      	bne.n	8001ea0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001e4e:	4b17      	ldr	r3, [pc, #92]	; (8001eac <HAL_SPI_MspInit+0x80>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e52:	4a16      	ldr	r2, [pc, #88]	; (8001eac <HAL_SPI_MspInit+0x80>)
 8001e54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e58:	6453      	str	r3, [r2, #68]	; 0x44
 8001e5a:	4b14      	ldr	r3, [pc, #80]	; (8001eac <HAL_SPI_MspInit+0x80>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e66:	4b11      	ldr	r3, [pc, #68]	; (8001eac <HAL_SPI_MspInit+0x80>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a10      	ldr	r2, [pc, #64]	; (8001eac <HAL_SPI_MspInit+0x80>)
 8001e6c:	f043 0320 	orr.w	r3, r3, #32
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b0e      	ldr	r3, [pc, #56]	; (8001eac <HAL_SPI_MspInit+0x80>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f003 0320 	and.w	r3, r3, #32
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001e7e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e84:	2302      	movs	r3, #2
 8001e86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001e90:	2305      	movs	r3, #5
 8001e92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <HAL_SPI_MspInit+0x84>)
 8001e9c:	f002 fbe0 	bl	8004660 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	3728      	adds	r7, #40	; 0x28
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40015000 	.word	0x40015000
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40021400 	.word	0x40021400

08001eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <HAL_MspInit+0x44>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	4a0e      	ldr	r2, [pc, #56]	; (8001ef8 <HAL_MspInit+0x44>)
 8001ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <HAL_MspInit+0x44>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ece:	607b      	str	r3, [r7, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed2:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <HAL_MspInit+0x44>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed6:	4a08      	ldr	r2, [pc, #32]	; (8001ef8 <HAL_MspInit+0x44>)
 8001ed8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001edc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ede:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <HAL_MspInit+0x44>)
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ee6:	603b      	str	r3, [r7, #0]
 8001ee8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40023800 	.word	0x40023800

08001efc <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f00:	f001 fb72 	bl	80035e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f04:	bf00      	nop
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f0c:	4803      	ldr	r0, [pc, #12]	; (8001f1c <ADC_IRQHandler+0x14>)
 8001f0e:	f001 fbf3 	bl	80036f8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8001f12:	4803      	ldr	r0, [pc, #12]	; (8001f20 <ADC_IRQHandler+0x18>)
 8001f14:	f001 fbf0 	bl	80036f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000200 	.word	0x20000200
 8001f20:	20000248 	.word	0x20000248

08001f24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <TIM3_IRQHandler+0x10>)
 8001f2a:	f005 f9fd 	bl	8007328 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000454 	.word	0x20000454

08001f38 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001f3c:	4802      	ldr	r0, [pc, #8]	; (8001f48 <I2C1_EV_IRQHandler+0x10>)
 8001f3e:	f002 fdfd 	bl	8004b3c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200002f0 	.word	0x200002f0

08001f4c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <I2C1_ER_IRQHandler+0x10>)
 8001f52:	f002 fe0d 	bl	8004b70 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200002f0 	.word	0x200002f0

08001f60 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <DMA2_Stream0_IRQHandler+0x10>)
 8001f66:	f002 f931 	bl	80041cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000290 	.word	0x20000290

08001f74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return 1;
 8001f78:	2301      	movs	r3, #1
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <_kill>:

int _kill(int pid, int sig)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f8e:	f007 fe59 	bl	8009c44 <__errno>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2216      	movs	r2, #22
 8001f96:	601a      	str	r2, [r3, #0]
  return -1;
 8001f98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <_exit>:

void _exit (int status)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fac:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff ffe7 	bl	8001f84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fb6:	e7fe      	b.n	8001fb6 <_exit+0x12>

08001fb8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	e00a      	b.n	8001fe0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fca:	f3af 8000 	nop.w
 8001fce:	4601      	mov	r1, r0
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	60ba      	str	r2, [r7, #8]
 8001fd6:	b2ca      	uxtb	r2, r1
 8001fd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	617b      	str	r3, [r7, #20]
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	dbf0      	blt.n	8001fca <_read+0x12>
  }

  return len;
 8001fe8:	687b      	ldr	r3, [r7, #4]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b086      	sub	sp, #24
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	60f8      	str	r0, [r7, #12]
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
 8002002:	e009      	b.n	8002018 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	1c5a      	adds	r2, r3, #1
 8002008:	60ba      	str	r2, [r7, #8]
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	3301      	adds	r3, #1
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	429a      	cmp	r2, r3
 800201e:	dbf1      	blt.n	8002004 <_write+0x12>
  }
  return len;
 8002020:	687b      	ldr	r3, [r7, #4]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <_close>:

int _close(int file)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002032:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002036:	4618      	mov	r0, r3
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002042:	b480      	push	{r7}
 8002044:	b083      	sub	sp, #12
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
 800204a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002052:	605a      	str	r2, [r3, #4]
  return 0;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <_isatty>:

int _isatty(int file)
{
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800206a:	2301      	movs	r3, #1
}
 800206c:	4618      	mov	r0, r3
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
	...

08002094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800209c:	4a14      	ldr	r2, [pc, #80]	; (80020f0 <_sbrk+0x5c>)
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <_sbrk+0x60>)
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a8:	4b13      	ldr	r3, [pc, #76]	; (80020f8 <_sbrk+0x64>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d102      	bne.n	80020b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <_sbrk+0x64>)
 80020b2:	4a12      	ldr	r2, [pc, #72]	; (80020fc <_sbrk+0x68>)
 80020b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020b6:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <_sbrk+0x64>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d207      	bcs.n	80020d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020c4:	f007 fdbe 	bl	8009c44 <__errno>
 80020c8:	4603      	mov	r3, r0
 80020ca:	220c      	movs	r2, #12
 80020cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	e009      	b.n	80020e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020d4:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <_sbrk+0x64>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020da:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <_sbrk+0x64>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	4a05      	ldr	r2, [pc, #20]	; (80020f8 <_sbrk+0x64>)
 80020e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020e6:	68fb      	ldr	r3, [r7, #12]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20080000 	.word	0x20080000
 80020f4:	00000400 	.word	0x00000400
 80020f8:	200003b8 	.word	0x200003b8
 80020fc:	20000678 	.word	0x20000678

08002100 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <SystemInit+0x20>)
 8002106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800210a:	4a05      	ldr	r2, [pc, #20]	; (8002120 <SystemInit+0x20>)
 800210c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800212a:	f107 0310 	add.w	r3, r7, #16
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
 8002140:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002142:	4b20      	ldr	r3, [pc, #128]	; (80021c4 <MX_TIM1_Init+0xa0>)
 8002144:	4a20      	ldr	r2, [pc, #128]	; (80021c8 <MX_TIM1_Init+0xa4>)
 8002146:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000-1;
 8002148:	4b1e      	ldr	r3, [pc, #120]	; (80021c4 <MX_TIM1_Init+0xa0>)
 800214a:	f242 720f 	movw	r2, #9999	; 0x270f
 800214e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002150:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <MX_TIM1_Init+0xa0>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8002156:	4b1b      	ldr	r3, [pc, #108]	; (80021c4 <MX_TIM1_Init+0xa0>)
 8002158:	2200      	movs	r2, #0
 800215a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <MX_TIM1_Init+0xa0>)
 800215e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002162:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002164:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <MX_TIM1_Init+0xa0>)
 8002166:	2200      	movs	r2, #0
 8002168:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216a:	4b16      	ldr	r3, [pc, #88]	; (80021c4 <MX_TIM1_Init+0xa0>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002170:	4814      	ldr	r0, [pc, #80]	; (80021c4 <MX_TIM1_Init+0xa0>)
 8002172:	f005 f821 	bl	80071b8 <HAL_TIM_Base_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800217c:	f7ff fdca 	bl	8001d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002180:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002184:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002186:	f107 0310 	add.w	r3, r7, #16
 800218a:	4619      	mov	r1, r3
 800218c:	480d      	ldr	r0, [pc, #52]	; (80021c4 <MX_TIM1_Init+0xa0>)
 800218e:	f005 faff 	bl	8007790 <HAL_TIM_ConfigClockSource>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002198:	f7ff fdbc 	bl	8001d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800219c:	2300      	movs	r3, #0
 800219e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021a0:	2300      	movs	r3, #0
 80021a2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	4619      	mov	r1, r3
 80021ac:	4805      	ldr	r0, [pc, #20]	; (80021c4 <MX_TIM1_Init+0xa0>)
 80021ae:	f005 ff83 	bl	80080b8 <HAL_TIMEx_MasterConfigSynchronization>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80021b8:	f7ff fdac 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021bc:	bf00      	nop
 80021be:	3720      	adds	r7, #32
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200003bc 	.word	0x200003bc
 80021c8:	40010000 	.word	0x40010000

080021cc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b088      	sub	sp, #32
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021d2:	f107 0310 	add.w	r3, r7, #16
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]
 80021dc:	609a      	str	r2, [r3, #8]
 80021de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	605a      	str	r2, [r3, #4]
 80021e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021ea:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <MX_TIM2_Init+0x98>)
 80021ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 80021f2:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <MX_TIM2_Init+0x98>)
 80021f4:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80021f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fa:	4b1a      	ldr	r3, [pc, #104]	; (8002264 <MX_TIM2_Init+0x98>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8002200:	4b18      	ldr	r3, [pc, #96]	; (8002264 <MX_TIM2_Init+0x98>)
 8002202:	f242 720f 	movw	r2, #9999	; 0x270f
 8002206:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002208:	4b16      	ldr	r3, [pc, #88]	; (8002264 <MX_TIM2_Init+0x98>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <MX_TIM2_Init+0x98>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002214:	4813      	ldr	r0, [pc, #76]	; (8002264 <MX_TIM2_Init+0x98>)
 8002216:	f004 ffcf 	bl	80071b8 <HAL_TIM_Base_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002220:	f7ff fd78 	bl	8001d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002224:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002228:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800222a:	f107 0310 	add.w	r3, r7, #16
 800222e:	4619      	mov	r1, r3
 8002230:	480c      	ldr	r0, [pc, #48]	; (8002264 <MX_TIM2_Init+0x98>)
 8002232:	f005 faad 	bl	8007790 <HAL_TIM_ConfigClockSource>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800223c:	f7ff fd6a 	bl	8001d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002240:	2320      	movs	r3, #32
 8002242:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	4619      	mov	r1, r3
 800224c:	4805      	ldr	r0, [pc, #20]	; (8002264 <MX_TIM2_Init+0x98>)
 800224e:	f005 ff33 	bl	80080b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002258:	f7ff fd5c 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800225c:	bf00      	nop
 800225e:	3720      	adds	r7, #32
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000408 	.word	0x20000408

08002268 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b08e      	sub	sp, #56	; 0x38
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800226e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	605a      	str	r2, [r3, #4]
 8002278:	609a      	str	r2, [r3, #8]
 800227a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800227c:	f107 031c 	add.w	r3, r7, #28
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002288:	463b      	mov	r3, r7
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
 8002292:	60da      	str	r2, [r3, #12]
 8002294:	611a      	str	r2, [r3, #16]
 8002296:	615a      	str	r2, [r3, #20]
 8002298:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800229a:	4b2e      	ldr	r3, [pc, #184]	; (8002354 <MX_TIM3_Init+0xec>)
 800229c:	4a2e      	ldr	r2, [pc, #184]	; (8002358 <MX_TIM3_Init+0xf0>)
 800229e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10800-1;
 80022a0:	4b2c      	ldr	r3, [pc, #176]	; (8002354 <MX_TIM3_Init+0xec>)
 80022a2:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80022a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022a8:	4b2a      	ldr	r3, [pc, #168]	; (8002354 <MX_TIM3_Init+0xec>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80022ae:	4b29      	ldr	r3, [pc, #164]	; (8002354 <MX_TIM3_Init+0xec>)
 80022b0:	f242 720f 	movw	r2, #9999	; 0x270f
 80022b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022b6:	4b27      	ldr	r3, [pc, #156]	; (8002354 <MX_TIM3_Init+0xec>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022bc:	4b25      	ldr	r3, [pc, #148]	; (8002354 <MX_TIM3_Init+0xec>)
 80022be:	2200      	movs	r2, #0
 80022c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022c2:	4824      	ldr	r0, [pc, #144]	; (8002354 <MX_TIM3_Init+0xec>)
 80022c4:	f004 ff78 	bl	80071b8 <HAL_TIM_Base_Init>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80022ce:	f7ff fd21 	bl	8001d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022d6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022dc:	4619      	mov	r1, r3
 80022de:	481d      	ldr	r0, [pc, #116]	; (8002354 <MX_TIM3_Init+0xec>)
 80022e0:	f005 fa56 	bl	8007790 <HAL_TIM_ConfigClockSource>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80022ea:	f7ff fd13 	bl	8001d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80022ee:	4819      	ldr	r0, [pc, #100]	; (8002354 <MX_TIM3_Init+0xec>)
 80022f0:	f004 ffb9 	bl	8007266 <HAL_TIM_PWM_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80022fa:	f7ff fd0b 	bl	8001d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022fe:	2300      	movs	r3, #0
 8002300:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002302:	2300      	movs	r3, #0
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002306:	f107 031c 	add.w	r3, r7, #28
 800230a:	4619      	mov	r1, r3
 800230c:	4811      	ldr	r0, [pc, #68]	; (8002354 <MX_TIM3_Init+0xec>)
 800230e:	f005 fed3 	bl	80080b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002318:	f7ff fcfc 	bl	8001d14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800231c:	2360      	movs	r3, #96	; 0x60
 800231e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10000/4-1;
 8002320:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8002324:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002326:	2300      	movs	r3, #0
 8002328:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800232a:	2300      	movs	r3, #0
 800232c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800232e:	463b      	mov	r3, r7
 8002330:	2200      	movs	r2, #0
 8002332:	4619      	mov	r1, r3
 8002334:	4807      	ldr	r0, [pc, #28]	; (8002354 <MX_TIM3_Init+0xec>)
 8002336:	f005 f917 	bl	8007568 <HAL_TIM_PWM_ConfigChannel>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <MX_TIM3_Init+0xdc>
  {
    Error_Handler();
 8002340:	f7ff fce8 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002344:	4803      	ldr	r0, [pc, #12]	; (8002354 <MX_TIM3_Init+0xec>)
 8002346:	f000 f87b 	bl	8002440 <HAL_TIM_MspPostInit>

}
 800234a:	bf00      	nop
 800234c:	3738      	adds	r7, #56	; 0x38
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000454 	.word	0x20000454
 8002358:	40000400 	.word	0x40000400

0800235c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08c      	sub	sp, #48	; 0x30
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 031c 	add.w	r3, r7, #28
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a2d      	ldr	r2, [pc, #180]	; (8002430 <HAL_TIM_Base_MspInit+0xd4>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d10c      	bne.n	8002398 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800237e:	4b2d      	ldr	r3, [pc, #180]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	4a2c      	ldr	r2, [pc, #176]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6453      	str	r3, [r2, #68]	; 0x44
 800238a:	4b2a      	ldr	r3, [pc, #168]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002396:	e046      	b.n	8002426 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM2)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023a0:	d128      	bne.n	80023f4 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023a2:	4b24      	ldr	r3, [pc, #144]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	4a23      	ldr	r2, [pc, #140]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	6413      	str	r3, [r2, #64]	; 0x40
 80023ae:	4b21      	ldr	r3, [pc, #132]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ba:	4b1e      	ldr	r3, [pc, #120]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a1d      	ldr	r2, [pc, #116]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	613b      	str	r3, [r7, #16]
 80023d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023d2:	2320      	movs	r3, #32
 80023d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023e2:	2301      	movs	r3, #1
 80023e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e6:	f107 031c 	add.w	r3, r7, #28
 80023ea:	4619      	mov	r1, r3
 80023ec:	4812      	ldr	r0, [pc, #72]	; (8002438 <HAL_TIM_Base_MspInit+0xdc>)
 80023ee:	f002 f937 	bl	8004660 <HAL_GPIO_Init>
}
 80023f2:	e018      	b.n	8002426 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM3)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a10      	ldr	r2, [pc, #64]	; (800243c <HAL_TIM_Base_MspInit+0xe0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d113      	bne.n	8002426 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023fe:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	4a0c      	ldr	r2, [pc, #48]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	6413      	str	r3, [r2, #64]	; 0x40
 800240a:	4b0a      	ldr	r3, [pc, #40]	; (8002434 <HAL_TIM_Base_MspInit+0xd8>)
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002416:	2200      	movs	r2, #0
 8002418:	2101      	movs	r1, #1
 800241a:	201d      	movs	r0, #29
 800241c:	f001 fdcf 	bl	8003fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002420:	201d      	movs	r0, #29
 8002422:	f001 fde8 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
}
 8002426:	bf00      	nop
 8002428:	3730      	adds	r7, #48	; 0x30
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40010000 	.word	0x40010000
 8002434:	40023800 	.word	0x40023800
 8002438:	40020000 	.word	0x40020000
 800243c:	40000400 	.word	0x40000400

08002440 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b088      	sub	sp, #32
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002448:	f107 030c 	add.w	r3, r7, #12
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	609a      	str	r2, [r3, #8]
 8002454:	60da      	str	r2, [r3, #12]
 8002456:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a11      	ldr	r2, [pc, #68]	; (80024a4 <HAL_TIM_MspPostInit+0x64>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d11b      	bne.n	800249a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002462:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <HAL_TIM_MspPostInit+0x68>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4a10      	ldr	r2, [pc, #64]	; (80024a8 <HAL_TIM_MspPostInit+0x68>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4b0e      	ldr	r3, [pc, #56]	; (80024a8 <HAL_TIM_MspPostInit+0x68>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	60bb      	str	r3, [r7, #8]
 8002478:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = Temperature_and_Humidity_TIMER_Pin;
 800247a:	2340      	movs	r3, #64	; 0x40
 800247c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002486:	2303      	movs	r3, #3
 8002488:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800248a:	2302      	movs	r3, #2
 800248c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Temperature_and_Humidity_TIMER_GPIO_Port, &GPIO_InitStruct);
 800248e:	f107 030c 	add.w	r3, r7, #12
 8002492:	4619      	mov	r1, r3
 8002494:	4805      	ldr	r0, [pc, #20]	; (80024ac <HAL_TIM_MspPostInit+0x6c>)
 8002496:	f002 f8e3 	bl	8004660 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800249a:	bf00      	nop
 800249c:	3720      	adds	r7, #32
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40000400 	.word	0x40000400
 80024a8:	40023800 	.word	0x40023800
 80024ac:	40020000 	.word	0x40020000

080024b0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024b4:	4b14      	ldr	r3, [pc, #80]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024b6:	4a15      	ldr	r2, [pc, #84]	; (800250c <MX_USART3_UART_Init+0x5c>)
 80024b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024ba:	4b13      	ldr	r3, [pc, #76]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024c2:	4b11      	ldr	r3, [pc, #68]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024ce:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024d6:	220c      	movs	r2, #12
 80024d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024da:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024dc:	2200      	movs	r2, #0
 80024de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e0:	4b09      	ldr	r3, [pc, #36]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024e6:	4b08      	ldr	r3, [pc, #32]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024ec:	4b06      	ldr	r3, [pc, #24]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024f2:	4805      	ldr	r0, [pc, #20]	; (8002508 <MX_USART3_UART_Init+0x58>)
 80024f4:	f005 fe8c 	bl	8008210 <HAL_UART_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80024fe:	f7ff fc09 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	200004a0 	.word	0x200004a0
 800250c:	40004800 	.word	0x40004800

08002510 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b0ae      	sub	sp, #184	; 0xb8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	2290      	movs	r2, #144	; 0x90
 800252e:	2100      	movs	r1, #0
 8002530:	4618      	mov	r0, r3
 8002532:	f007 fb34 	bl	8009b9e <memset>
  if(uartHandle->Instance==USART3)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a22      	ldr	r2, [pc, #136]	; (80025c4 <HAL_UART_MspInit+0xb4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d13c      	bne.n	80025ba <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002540:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002544:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002546:	2300      	movs	r3, #0
 8002548:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800254a:	f107 0314 	add.w	r3, r7, #20
 800254e:	4618      	mov	r0, r3
 8002550:	f003 fe3e 	bl	80061d0 <HAL_RCCEx_PeriphCLKConfig>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800255a:	f7ff fbdb 	bl	8001d14 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800255e:	4b1a      	ldr	r3, [pc, #104]	; (80025c8 <HAL_UART_MspInit+0xb8>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a19      	ldr	r2, [pc, #100]	; (80025c8 <HAL_UART_MspInit+0xb8>)
 8002564:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	4b17      	ldr	r3, [pc, #92]	; (80025c8 <HAL_UART_MspInit+0xb8>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002576:	4b14      	ldr	r3, [pc, #80]	; (80025c8 <HAL_UART_MspInit+0xb8>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	4a13      	ldr	r2, [pc, #76]	; (80025c8 <HAL_UART_MspInit+0xb8>)
 800257c:	f043 0308 	orr.w	r3, r3, #8
 8002580:	6313      	str	r3, [r2, #48]	; 0x30
 8002582:	4b11      	ldr	r3, [pc, #68]	; (80025c8 <HAL_UART_MspInit+0xb8>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	f003 0308 	and.w	r3, r3, #8
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800258e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002592:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002596:	2302      	movs	r3, #2
 8002598:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a2:	2303      	movs	r3, #3
 80025a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025a8:	2307      	movs	r3, #7
 80025aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80025b2:	4619      	mov	r1, r3
 80025b4:	4805      	ldr	r0, [pc, #20]	; (80025cc <HAL_UART_MspInit+0xbc>)
 80025b6:	f002 f853 	bl	8004660 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80025ba:	bf00      	nop
 80025bc:	37b8      	adds	r7, #184	; 0xb8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40004800 	.word	0x40004800
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40020c00 	.word	0x40020c00

080025d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002608 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025d4:	480d      	ldr	r0, [pc, #52]	; (800260c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025d6:	490e      	ldr	r1, [pc, #56]	; (8002610 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025d8:	4a0e      	ldr	r2, [pc, #56]	; (8002614 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025dc:	e002      	b.n	80025e4 <LoopCopyDataInit>

080025de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e2:	3304      	adds	r3, #4

080025e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e8:	d3f9      	bcc.n	80025de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ea:	4a0b      	ldr	r2, [pc, #44]	; (8002618 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025ec:	4c0b      	ldr	r4, [pc, #44]	; (800261c <LoopFillZerobss+0x26>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f0:	e001      	b.n	80025f6 <LoopFillZerobss>

080025f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f4:	3204      	adds	r2, #4

080025f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f8:	d3fb      	bcc.n	80025f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025fa:	f7ff fd81 	bl	8002100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025fe:	f007 fb27 	bl	8009c50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002602:	f7fe fe4b 	bl	800129c <main>
  bx  lr    
 8002606:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002608:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800260c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002610:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002614:	0800dbd8 	.word	0x0800dbd8
  ldr r2, =_sbss
 8002618:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800261c:	20000678 	.word	0x20000678

08002620 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002620:	e7fe      	b.n	8002620 <BusFault_Handler>

08002622 <ILI9341_Draw_Hollow_Rectangle_Coord>:
}

/*Draw a hollow rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Hollow_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1,
		uint16_t Y1, uint16_t Colour)
{
 8002622:	b590      	push	{r4, r7, lr}
 8002624:	b087      	sub	sp, #28
 8002626:	af00      	add	r7, sp, #0
 8002628:	4604      	mov	r4, r0
 800262a:	4608      	mov	r0, r1
 800262c:	4611      	mov	r1, r2
 800262e:	461a      	mov	r2, r3
 8002630:	4623      	mov	r3, r4
 8002632:	80fb      	strh	r3, [r7, #6]
 8002634:	4603      	mov	r3, r0
 8002636:	80bb      	strh	r3, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	807b      	strh	r3, [r7, #2]
 800263c:	4613      	mov	r3, r2
 800263e:	803b      	strh	r3, [r7, #0]
	uint16_t X_length = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	82fb      	strh	r3, [r7, #22]
	uint16_t Y_length = 0;
 8002644:	2300      	movs	r3, #0
 8002646:	82bb      	strh	r3, [r7, #20]
	uint8_t Negative_X = 0;
 8002648:	2300      	movs	r3, #0
 800264a:	74fb      	strb	r3, [r7, #19]
	uint8_t Negative_Y = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	74bb      	strb	r3, [r7, #18]
	float Calc_Negative = 0;
 8002650:	f04f 0300 	mov.w	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]

	Calc_Negative = X1 - X0;
 8002656:	887a      	ldrh	r2, [r7, #2]
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	ee07 3a90 	vmov	s15, r3
 8002660:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002664:	edc7 7a03 	vstr	s15, [r7, #12]
	if (Calc_Negative < 0)
 8002668:	edd7 7a03 	vldr	s15, [r7, #12]
 800266c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002674:	d501      	bpl.n	800267a <ILI9341_Draw_Hollow_Rectangle_Coord+0x58>
		Negative_X = 1;
 8002676:	2301      	movs	r3, #1
 8002678:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 800267a:	f04f 0300 	mov.w	r3, #0
 800267e:	60fb      	str	r3, [r7, #12]

	Calc_Negative = Y1 - Y0;
 8002680:	883a      	ldrh	r2, [r7, #0]
 8002682:	88bb      	ldrh	r3, [r7, #4]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	ee07 3a90 	vmov	s15, r3
 800268a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800268e:	edc7 7a03 	vstr	s15, [r7, #12]
	if (Calc_Negative < 0)
 8002692:	edd7 7a03 	vldr	s15, [r7, #12]
 8002696:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800269a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800269e:	d501      	bpl.n	80026a4 <ILI9341_Draw_Hollow_Rectangle_Coord+0x82>
		Negative_Y = 1;
 80026a0:	2301      	movs	r3, #1
 80026a2:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if (!Negative_X)
 80026a4:	7cfb      	ldrb	r3, [r7, #19]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d104      	bne.n	80026b4 <ILI9341_Draw_Hollow_Rectangle_Coord+0x92>
	{
		X_length = X1 - X0;
 80026aa:	887a      	ldrh	r2, [r7, #2]
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	82fb      	strh	r3, [r7, #22]
 80026b2:	e003      	b.n	80026bc <ILI9341_Draw_Hollow_Rectangle_Coord+0x9a>
	}
	else
	{
		X_length = X0 - X1;
 80026b4:	88fa      	ldrh	r2, [r7, #6]
 80026b6:	887b      	ldrh	r3, [r7, #2]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_Draw_Horizontal_Line(X0, Y0, X_length, Colour);
 80026bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80026be:	8afa      	ldrh	r2, [r7, #22]
 80026c0:	88b9      	ldrh	r1, [r7, #4]
 80026c2:	88f8      	ldrh	r0, [r7, #6]
 80026c4:	f000 fd8c 	bl	80031e0 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Horizontal_Line(X0, Y1, X_length, Colour);
 80026c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80026ca:	8afa      	ldrh	r2, [r7, #22]
 80026cc:	8839      	ldrh	r1, [r7, #0]
 80026ce:	88f8      	ldrh	r0, [r7, #6]
 80026d0:	f000 fd86 	bl	80031e0 <ILI9341_Draw_Horizontal_Line>

	//DRAW VERTICAL!
	if (!Negative_Y)
 80026d4:	7cbb      	ldrb	r3, [r7, #18]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d104      	bne.n	80026e4 <ILI9341_Draw_Hollow_Rectangle_Coord+0xc2>
	{
		Y_length = Y1 - Y0;
 80026da:	883a      	ldrh	r2, [r7, #0]
 80026dc:	88bb      	ldrh	r3, [r7, #4]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	82bb      	strh	r3, [r7, #20]
 80026e2:	e003      	b.n	80026ec <ILI9341_Draw_Hollow_Rectangle_Coord+0xca>
	}
	else
	{
		Y_length = Y0 - Y1;
 80026e4:	88ba      	ldrh	r2, [r7, #4]
 80026e6:	883b      	ldrh	r3, [r7, #0]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	82bb      	strh	r3, [r7, #20]
	}
	ILI9341_Draw_Vertical_Line(X0, Y0, Y_length, Colour);
 80026ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80026ee:	8aba      	ldrh	r2, [r7, #20]
 80026f0:	88b9      	ldrh	r1, [r7, #4]
 80026f2:	88f8      	ldrh	r0, [r7, #6]
 80026f4:	f000 fdb8 	bl	8003268 <ILI9341_Draw_Vertical_Line>
	ILI9341_Draw_Vertical_Line(X1, Y0, Y_length, Colour);
 80026f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80026fa:	8aba      	ldrh	r2, [r7, #20]
 80026fc:	88b9      	ldrh	r1, [r7, #4]
 80026fe:	8878      	ldrh	r0, [r7, #2]
 8002700:	f000 fdb2 	bl	8003268 <ILI9341_Draw_Vertical_Line>

	if ((X_length > 0) || (Y_length > 0))
 8002704:	8afb      	ldrh	r3, [r7, #22]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d102      	bne.n	8002710 <ILI9341_Draw_Hollow_Rectangle_Coord+0xee>
 800270a:	8abb      	ldrh	r3, [r7, #20]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <ILI9341_Draw_Hollow_Rectangle_Coord+0xfa>
	{
		ILI9341_Draw_Pixel(X1, Y1, Colour);
 8002710:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002712:	8839      	ldrh	r1, [r7, #0]
 8002714:	887b      	ldrh	r3, [r7, #2]
 8002716:	4618      	mov	r0, r3
 8002718:	f000 fc2c 	bl	8002f74 <ILI9341_Draw_Pixel>
	}

}
 800271c:	bf00      	nop
 800271e:	371c      	adds	r7, #28
 8002720:	46bd      	mov	sp, r7
 8002722:	bd90      	pop	{r4, r7, pc}

08002724 <ILI9341_Draw_Filled_Rectangle_Coord>:

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1,
		uint16_t Y1, uint16_t Colour)
{
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b089      	sub	sp, #36	; 0x24
 8002728:	af02      	add	r7, sp, #8
 800272a:	4604      	mov	r4, r0
 800272c:	4608      	mov	r0, r1
 800272e:	4611      	mov	r1, r2
 8002730:	461a      	mov	r2, r3
 8002732:	4623      	mov	r3, r4
 8002734:	80fb      	strh	r3, [r7, #6]
 8002736:	4603      	mov	r3, r0
 8002738:	80bb      	strh	r3, [r7, #4]
 800273a:	460b      	mov	r3, r1
 800273c:	807b      	strh	r3, [r7, #2]
 800273e:	4613      	mov	r3, r2
 8002740:	803b      	strh	r3, [r7, #0]
	uint16_t X_length = 0;
 8002742:	2300      	movs	r3, #0
 8002744:	82fb      	strh	r3, [r7, #22]
	uint16_t Y_length = 0;
 8002746:	2300      	movs	r3, #0
 8002748:	82bb      	strh	r3, [r7, #20]
	uint8_t Negative_X = 0;
 800274a:	2300      	movs	r3, #0
 800274c:	74fb      	strb	r3, [r7, #19]
	uint8_t Negative_Y = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	74bb      	strb	r3, [r7, #18]
	int32_t Calc_Negative = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	60bb      	str	r3, [r7, #8]

	uint16_t X0_true = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 800275a:	2300      	movs	r3, #0
 800275c:	81fb      	strh	r3, [r7, #14]

	Calc_Negative = X1 - X0;
 800275e:	887a      	ldrh	r2, [r7, #2]
 8002760:	88fb      	ldrh	r3, [r7, #6]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	60bb      	str	r3, [r7, #8]
	if (Calc_Negative < 0)
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	2b00      	cmp	r3, #0
 800276a:	da01      	bge.n	8002770 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
		Negative_X = 1;
 800276c:	2301      	movs	r3, #1
 800276e:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8002770:	2300      	movs	r3, #0
 8002772:	60bb      	str	r3, [r7, #8]

	Calc_Negative = Y1 - Y0;
 8002774:	883a      	ldrh	r2, [r7, #0]
 8002776:	88bb      	ldrh	r3, [r7, #4]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	60bb      	str	r3, [r7, #8]
	if (Calc_Negative < 0)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	2b00      	cmp	r3, #0
 8002780:	da01      	bge.n	8002786 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
		Negative_Y = 1;
 8002782:	2301      	movs	r3, #1
 8002784:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if (!Negative_X)
 8002786:	7cfb      	ldrb	r3, [r7, #19]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d106      	bne.n	800279a <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 800278c:	887a      	ldrh	r2, [r7, #2]
 800278e:	88fb      	ldrh	r3, [r7, #6]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8002794:	88fb      	ldrh	r3, [r7, #6]
 8002796:	823b      	strh	r3, [r7, #16]
 8002798:	e005      	b.n	80027a6 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 800279a:	88fa      	ldrh	r2, [r7, #6]
 800279c:	887b      	ldrh	r3, [r7, #2]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 80027a2:	887b      	ldrh	r3, [r7, #2]
 80027a4:	823b      	strh	r3, [r7, #16]
	}

	//DRAW VERTICAL!
	if (!Negative_Y)
 80027a6:	7cbb      	ldrb	r3, [r7, #18]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d106      	bne.n	80027ba <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 80027ac:	883a      	ldrh	r2, [r7, #0]
 80027ae:	88bb      	ldrh	r3, [r7, #4]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;
 80027b4:	88bb      	ldrh	r3, [r7, #4]
 80027b6:	81fb      	strh	r3, [r7, #14]
 80027b8:	e005      	b.n	80027c6 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80027ba:	88ba      	ldrh	r2, [r7, #4]
 80027bc:	883b      	ldrh	r3, [r7, #0]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;
 80027c2:	883b      	ldrh	r3, [r7, #0]
 80027c4:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);
 80027c6:	8abc      	ldrh	r4, [r7, #20]
 80027c8:	8afa      	ldrh	r2, [r7, #22]
 80027ca:	89f9      	ldrh	r1, [r7, #14]
 80027cc:	8a38      	ldrh	r0, [r7, #16]
 80027ce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	4623      	mov	r3, r4
 80027d4:	f000 fca8 	bl	8003128 <ILI9341_Draw_Rectangle>
}
 80027d8:	bf00      	nop
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd90      	pop	{r4, r7, pc}

080027e0 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour,
		uint16_t Size, uint16_t Background_Colour)
{
 80027e0:	b590      	push	{r4, r7, lr}
 80027e2:	b089      	sub	sp, #36	; 0x24
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	4604      	mov	r4, r0
 80027e8:	4608      	mov	r0, r1
 80027ea:	4611      	mov	r1, r2
 80027ec:	461a      	mov	r2, r3
 80027ee:	4623      	mov	r3, r4
 80027f0:	71fb      	strb	r3, [r7, #7]
 80027f2:	4603      	mov	r3, r0
 80027f4:	71bb      	strb	r3, [r7, #6]
 80027f6:	460b      	mov	r3, r1
 80027f8:	717b      	strb	r3, [r7, #5]
 80027fa:	4613      	mov	r3, r2
 80027fc:	807b      	strh	r3, [r7, #2]
	uint8_t function_char;
	uint8_t i, j;

	function_char = Character;
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	75fb      	strb	r3, [r7, #23]

	if (function_char < ' ')
 8002802:	7dfb      	ldrb	r3, [r7, #23]
 8002804:	2b1f      	cmp	r3, #31
 8002806:	d802      	bhi.n	800280e <ILI9341_Draw_Char+0x2e>
	{
		Character = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	71fb      	strb	r3, [r7, #7]
 800280c:	e002      	b.n	8002814 <ILI9341_Draw_Char+0x34>
	}
	else
	{
		function_char -= 32;
 800280e:	7dfb      	ldrb	r3, [r7, #23]
 8002810:	3b20      	subs	r3, #32
 8002812:	75fb      	strb	r3, [r7, #23]
	}

	char temp[CHAR_WIDTH];
	for (uint8_t k = 0; k < CHAR_WIDTH; k++)
 8002814:	2300      	movs	r3, #0
 8002816:	753b      	strb	r3, [r7, #20]
 8002818:	e012      	b.n	8002840 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800281a:	7dfa      	ldrb	r2, [r7, #23]
 800281c:	7d38      	ldrb	r0, [r7, #20]
 800281e:	7d39      	ldrb	r1, [r7, #20]
 8002820:	4c3b      	ldr	r4, [pc, #236]	; (8002910 <ILI9341_Draw_Char+0x130>)
 8002822:	4613      	mov	r3, r2
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	4413      	add	r3, r2
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	4423      	add	r3, r4
 800282c:	4403      	add	r3, r0
 800282e:	781a      	ldrb	r2, [r3, #0]
 8002830:	f101 0318 	add.w	r3, r1, #24
 8002834:	443b      	add	r3, r7
 8002836:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for (uint8_t k = 0; k < CHAR_WIDTH; k++)
 800283a:	7d3b      	ldrb	r3, [r7, #20]
 800283c:	3301      	adds	r3, #1
 800283e:	753b      	strb	r3, [r7, #20]
 8002840:	7d3b      	ldrb	r3, [r7, #20]
 8002842:	2b05      	cmp	r3, #5
 8002844:	d9e9      	bls.n	800281a <ILI9341_Draw_Char+0x3a>
	}

	// Draw pixels
	ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH * Size, CHAR_HEIGHT * Size,
 8002846:	79bb      	ldrb	r3, [r7, #6]
 8002848:	b298      	uxth	r0, r3
 800284a:	797b      	ldrb	r3, [r7, #5]
 800284c:	b299      	uxth	r1, r3
 800284e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002850:	461a      	mov	r2, r3
 8002852:	0052      	lsls	r2, r2, #1
 8002854:	4413      	add	r3, r2
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	b29a      	uxth	r2, r3
 800285a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	b29c      	uxth	r4, r3
 8002860:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	4623      	mov	r3, r4
 8002866:	f000 fc5f 	bl	8003128 <ILI9341_Draw_Rectangle>
			Background_Colour);
	for (j = 0; j < CHAR_WIDTH; j++)
 800286a:	2300      	movs	r3, #0
 800286c:	757b      	strb	r3, [r7, #21]
 800286e:	e047      	b.n	8002900 <ILI9341_Draw_Char+0x120>
	{
		for (i = 0; i < CHAR_HEIGHT; i++)
 8002870:	2300      	movs	r3, #0
 8002872:	75bb      	strb	r3, [r7, #22]
 8002874:	e03e      	b.n	80028f4 <ILI9341_Draw_Char+0x114>
		{
			if (temp[j] & (1 << i))
 8002876:	7d7b      	ldrb	r3, [r7, #21]
 8002878:	3318      	adds	r3, #24
 800287a:	443b      	add	r3, r7
 800287c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002880:	461a      	mov	r2, r3
 8002882:	7dbb      	ldrb	r3, [r7, #22]
 8002884:	fa42 f303 	asr.w	r3, r2, r3
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	2b00      	cmp	r3, #0
 800288e:	d02e      	beq.n	80028ee <ILI9341_Draw_Char+0x10e>
			{
				if (Size == 1)
 8002890:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002892:	2b01      	cmp	r3, #1
 8002894:	d110      	bne.n	80028b8 <ILI9341_Draw_Char+0xd8>
				{
					ILI9341_Draw_Pixel(X + j, Y + i, Colour);
 8002896:	79bb      	ldrb	r3, [r7, #6]
 8002898:	b29a      	uxth	r2, r3
 800289a:	7d7b      	ldrb	r3, [r7, #21]
 800289c:	b29b      	uxth	r3, r3
 800289e:	4413      	add	r3, r2
 80028a0:	b298      	uxth	r0, r3
 80028a2:	797b      	ldrb	r3, [r7, #5]
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	7dbb      	ldrb	r3, [r7, #22]
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	4413      	add	r3, r2
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	887a      	ldrh	r2, [r7, #2]
 80028b0:	4619      	mov	r1, r3
 80028b2:	f000 fb5f 	bl	8002f74 <ILI9341_Draw_Pixel>
 80028b6:	e01a      	b.n	80028ee <ILI9341_Draw_Char+0x10e>
				}
				else
				{
					ILI9341_Draw_Rectangle(X + (j * Size), Y + (i * Size), Size,
 80028b8:	79bb      	ldrb	r3, [r7, #6]
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	7d7b      	ldrb	r3, [r7, #21]
 80028be:	b29b      	uxth	r3, r3
 80028c0:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80028c2:	fb11 f303 	smulbb	r3, r1, r3
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	4413      	add	r3, r2
 80028ca:	b298      	uxth	r0, r3
 80028cc:	797b      	ldrb	r3, [r7, #5]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	7dbb      	ldrb	r3, [r7, #22]
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80028d6:	fb11 f303 	smulbb	r3, r1, r3
 80028da:	b29b      	uxth	r3, r3
 80028dc:	4413      	add	r3, r2
 80028de:	b299      	uxth	r1, r3
 80028e0:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 80028e2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80028e4:	887b      	ldrh	r3, [r7, #2]
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	4623      	mov	r3, r4
 80028ea:	f000 fc1d 	bl	8003128 <ILI9341_Draw_Rectangle>
		for (i = 0; i < CHAR_HEIGHT; i++)
 80028ee:	7dbb      	ldrb	r3, [r7, #22]
 80028f0:	3301      	adds	r3, #1
 80028f2:	75bb      	strb	r3, [r7, #22]
 80028f4:	7dbb      	ldrb	r3, [r7, #22]
 80028f6:	2b07      	cmp	r3, #7
 80028f8:	d9bd      	bls.n	8002876 <ILI9341_Draw_Char+0x96>
	for (j = 0; j < CHAR_WIDTH; j++)
 80028fa:	7d7b      	ldrb	r3, [r7, #21]
 80028fc:	3301      	adds	r3, #1
 80028fe:	757b      	strb	r3, [r7, #21]
 8002900:	7d7b      	ldrb	r3, [r7, #21]
 8002902:	2b05      	cmp	r3, #5
 8002904:	d9b4      	bls.n	8002870 <ILI9341_Draw_Char+0x90>
							Size, Colour);
				}
			}
		}
	}
}
 8002906:	bf00      	nop
 8002908:	bf00      	nop
 800290a:	371c      	adds	r7, #28
 800290c:	46bd      	mov	sp, r7
 800290e:	bd90      	pop	{r4, r7, pc}
 8002910:	0800d358 	.word	0x0800d358

08002914 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char *Text, uint8_t X, uint8_t Y, uint16_t Colour,
		uint16_t Size, uint16_t Background_Colour)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b085      	sub	sp, #20
 8002918:	af02      	add	r7, sp, #8
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	4608      	mov	r0, r1
 800291e:	4611      	mov	r1, r2
 8002920:	461a      	mov	r2, r3
 8002922:	4603      	mov	r3, r0
 8002924:	70fb      	strb	r3, [r7, #3]
 8002926:	460b      	mov	r3, r1
 8002928:	70bb      	strb	r3, [r7, #2]
 800292a:	4613      	mov	r3, r2
 800292c:	803b      	strh	r3, [r7, #0]
	while (*Text)
 800292e:	e017      	b.n	8002960 <ILI9341_Draw_Text+0x4c>
	{
		ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	1c5a      	adds	r2, r3, #1
 8002934:	607a      	str	r2, [r7, #4]
 8002936:	7818      	ldrb	r0, [r3, #0]
 8002938:	883c      	ldrh	r4, [r7, #0]
 800293a:	78ba      	ldrb	r2, [r7, #2]
 800293c:	78f9      	ldrb	r1, [r7, #3]
 800293e:	8bbb      	ldrh	r3, [r7, #28]
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	8b3b      	ldrh	r3, [r7, #24]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	4623      	mov	r3, r4
 8002948:	f7ff ff4a 	bl	80027e0 <ILI9341_Draw_Char>
		X += CHAR_WIDTH * Size;
 800294c:	8b3b      	ldrh	r3, [r7, #24]
 800294e:	b2db      	uxtb	r3, r3
 8002950:	461a      	mov	r2, r3
 8002952:	0052      	lsls	r2, r2, #1
 8002954:	4413      	add	r3, r2
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	b2da      	uxtb	r2, r3
 800295a:	78fb      	ldrb	r3, [r7, #3]
 800295c:	4413      	add	r3, r2
 800295e:	70fb      	strb	r3, [r7, #3]
	while (*Text)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1e3      	bne.n	8002930 <ILI9341_Draw_Text+0x1c>
	}
}
 8002968:	bf00      	nop
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	bd90      	pop	{r4, r7, pc}
	...

08002974 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
	MX_SPI5_Init();													//SPI INIT
 8002978:	f7ff fa1a 	bl	8001db0 <MX_SPI5_Init>
	MX_GPIO_Init();													//GPIO INIT
 800297c:	f7fe f9de 	bl	8000d3c <MX_GPIO_Init>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8002980:	2200      	movs	r2, #0
 8002982:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002986:	4802      	ldr	r0, [pc, #8]	; (8002990 <ILI9341_SPI_Init+0x1c>)
 8002988:	f002 f82e 	bl	80049e8 <HAL_GPIO_WritePin>
}
 800298c:	bf00      	nop
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40020800 	.word	0x40020800

08002994 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800299e:	1df9      	adds	r1, r7, #7
 80029a0:	2301      	movs	r3, #1
 80029a2:	2201      	movs	r2, #1
 80029a4:	4803      	ldr	r0, [pc, #12]	; (80029b4 <ILI9341_SPI_Send+0x20>)
 80029a6:	f004 f910 	bl	8006bca <HAL_SPI_Transmit>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000354 	.word	0x20000354

080029b8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80029c2:	2200      	movs	r2, #0
 80029c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029c8:	480b      	ldr	r0, [pc, #44]	; (80029f8 <ILI9341_Write_Command+0x40>)
 80029ca:	f002 f80d 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80029ce:	2200      	movs	r2, #0
 80029d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029d4:	4808      	ldr	r0, [pc, #32]	; (80029f8 <ILI9341_Write_Command+0x40>)
 80029d6:	f002 f807 	bl	80049e8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 80029da:	79fb      	ldrb	r3, [r7, #7]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ffd9 	bl	8002994 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80029e2:	2201      	movs	r2, #1
 80029e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029e8:	4803      	ldr	r0, [pc, #12]	; (80029f8 <ILI9341_Write_Command+0x40>)
 80029ea:	f001 fffd 	bl	80049e8 <HAL_GPIO_WritePin>
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40020800 	.word	0x40020800

080029fc <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	4603      	mov	r3, r0
 8002a04:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002a06:	2201      	movs	r2, #1
 8002a08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a0c:	480b      	ldr	r0, [pc, #44]	; (8002a3c <ILI9341_Write_Data+0x40>)
 8002a0e:	f001 ffeb 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002a12:	2200      	movs	r2, #0
 8002a14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a18:	4808      	ldr	r0, [pc, #32]	; (8002a3c <ILI9341_Write_Data+0x40>)
 8002a1a:	f001 ffe5 	bl	80049e8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 8002a1e:	79fb      	ldrb	r3, [r7, #7]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff ffb7 	bl	8002994 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002a26:	2201      	movs	r2, #1
 8002a28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a2c:	4803      	ldr	r0, [pc, #12]	; (8002a3c <ILI9341_Write_Data+0x40>)
 8002a2e:	f001 ffdb 	bl	80049e8 <HAL_GPIO_WritePin>
}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40020800 	.word	0x40020800

08002a40 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8002a40:	b590      	push	{r4, r7, lr}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4604      	mov	r4, r0
 8002a48:	4608      	mov	r0, r1
 8002a4a:	4611      	mov	r1, r2
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4623      	mov	r3, r4
 8002a50:	80fb      	strh	r3, [r7, #6]
 8002a52:	4603      	mov	r3, r0
 8002a54:	80bb      	strh	r3, [r7, #4]
 8002a56:	460b      	mov	r3, r1
 8002a58:	807b      	strh	r3, [r7, #2]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 8002a5e:	202a      	movs	r0, #42	; 0x2a
 8002a60:	f7ff ffaa 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 8002a64:	88fb      	ldrh	r3, [r7, #6]
 8002a66:	0a1b      	lsrs	r3, r3, #8
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ffc5 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 8002a72:	88fb      	ldrh	r3, [r7, #6]
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff ffc0 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 8002a7c:	887b      	ldrh	r3, [r7, #2]
 8002a7e:	0a1b      	lsrs	r3, r3, #8
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ffb9 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 8002a8a:	887b      	ldrh	r3, [r7, #2]
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ffb4 	bl	80029fc <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8002a94:	202b      	movs	r0, #43	; 0x2b
 8002a96:	f7ff ff8f 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 8002a9a:	88bb      	ldrh	r3, [r7, #4]
 8002a9c:	0a1b      	lsrs	r3, r3, #8
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ffaa 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8002aa8:	88bb      	ldrh	r3, [r7, #4]
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff ffa5 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 8002ab2:	883b      	ldrh	r3, [r7, #0]
 8002ab4:	0a1b      	lsrs	r3, r3, #8
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff ff9e 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8002ac0:	883b      	ldrh	r3, [r7, #0]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff ff99 	bl	80029fc <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 8002aca:	202c      	movs	r0, #44	; 0x2c
 8002acc:	f7ff ff74 	bl	80029b8 <ILI9341_Write_Command>
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd90      	pop	{r4, r7, pc}

08002ad8 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002adc:	2201      	movs	r2, #1
 8002ade:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ae2:	480b      	ldr	r0, [pc, #44]	; (8002b10 <ILI9341_Reset+0x38>)
 8002ae4:	f001 ff80 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8002ae8:	20c8      	movs	r0, #200	; 0xc8
 8002aea:	f000 fd9d 	bl	8003628 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002aee:	2200      	movs	r2, #0
 8002af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002af4:	4806      	ldr	r0, [pc, #24]	; (8002b10 <ILI9341_Reset+0x38>)
 8002af6:	f001 ff77 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8002afa:	20c8      	movs	r0, #200	; 0xc8
 8002afc:	f000 fd94 	bl	8003628 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002b00:	2201      	movs	r2, #1
 8002b02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b06:	4802      	ldr	r0, [pc, #8]	; (8002b10 <ILI9341_Reset+0x38>)
 8002b08:	f001 ff6e 	bl	80049e8 <HAL_GPIO_WritePin>
}
 8002b0c:	bf00      	nop
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40020800 	.word	0x40020800

08002b14 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = Rotation;
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	73fb      	strb	r3, [r7, #15]

	ILI9341_Write_Command(0x36);
 8002b22:	2036      	movs	r0, #54	; 0x36
 8002b24:	f7ff ff48 	bl	80029b8 <ILI9341_Write_Command>
	HAL_Delay(1);
 8002b28:	2001      	movs	r0, #1
 8002b2a:	f000 fd7d 	bl	8003628 <HAL_Delay>

	switch (screen_rotation)
 8002b2e:	7bfb      	ldrb	r3, [r7, #15]
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	d837      	bhi.n	8002ba4 <ILI9341_Set_Rotation+0x90>
 8002b34:	a201      	add	r2, pc, #4	; (adr r2, 8002b3c <ILI9341_Set_Rotation+0x28>)
 8002b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3a:	bf00      	nop
 8002b3c:	08002b4d 	.word	0x08002b4d
 8002b40:	08002b63 	.word	0x08002b63
 8002b44:	08002b79 	.word	0x08002b79
 8002b48:	08002b8f 	.word	0x08002b8f
	{
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 8002b4c:	2048      	movs	r0, #72	; 0x48
 8002b4e:	f7ff ff55 	bl	80029fc <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8002b52:	4b17      	ldr	r3, [pc, #92]	; (8002bb0 <ILI9341_Set_Rotation+0x9c>)
 8002b54:	22f0      	movs	r2, #240	; 0xf0
 8002b56:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8002b58:	4b16      	ldr	r3, [pc, #88]	; (8002bb4 <ILI9341_Set_Rotation+0xa0>)
 8002b5a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002b5e:	801a      	strh	r2, [r3, #0]
		break;
 8002b60:	e021      	b.n	8002ba6 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_1:
		ILI9341_Write_Data(0x20 | 0x08);
 8002b62:	2028      	movs	r0, #40	; 0x28
 8002b64:	f7ff ff4a 	bl	80029fc <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8002b68:	4b11      	ldr	r3, [pc, #68]	; (8002bb0 <ILI9341_Set_Rotation+0x9c>)
 8002b6a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002b6e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8002b70:	4b10      	ldr	r3, [pc, #64]	; (8002bb4 <ILI9341_Set_Rotation+0xa0>)
 8002b72:	22f0      	movs	r2, #240	; 0xf0
 8002b74:	801a      	strh	r2, [r3, #0]
		break;
 8002b76:	e016      	b.n	8002ba6 <ILI9341_Set_Rotation+0x92>
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 8002b78:	2088      	movs	r0, #136	; 0x88
 8002b7a:	f7ff ff3f 	bl	80029fc <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8002b7e:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <ILI9341_Set_Rotation+0x9c>)
 8002b80:	22f0      	movs	r2, #240	; 0xf0
 8002b82:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8002b84:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <ILI9341_Set_Rotation+0xa0>)
 8002b86:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002b8a:	801a      	strh	r2, [r3, #0]
		break;
 8002b8c:	e00b      	b.n	8002ba6 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8002b8e:	20e8      	movs	r0, #232	; 0xe8
 8002b90:	f7ff ff34 	bl	80029fc <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8002b94:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <ILI9341_Set_Rotation+0x9c>)
 8002b96:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002b9a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8002b9c:	4b05      	ldr	r3, [pc, #20]	; (8002bb4 <ILI9341_Set_Rotation+0xa0>)
 8002b9e:	22f0      	movs	r2, #240	; 0xf0
 8002ba0:	801a      	strh	r2, [r3, #0]
		break;
 8002ba2:	e000      	b.n	8002ba6 <ILI9341_Set_Rotation+0x92>
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
 8002ba4:	bf00      	nop
	}
}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000006 	.word	0x20000006
 8002bb4:	20000004 	.word	0x20000004

08002bb8 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bc2:	4802      	ldr	r0, [pc, #8]	; (8002bcc <ILI9341_Enable+0x14>)
 8002bc4:	f001 ff10 	bl	80049e8 <HAL_GPIO_WritePin>
}
 8002bc8:	bf00      	nop
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40020800 	.word	0x40020800

08002bd0 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8002bd4:	f7ff fff0 	bl	8002bb8 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8002bd8:	f7ff fecc 	bl	8002974 <ILI9341_SPI_Init>
	ILI9341_Reset();
 8002bdc:	f7ff ff7c 	bl	8002ad8 <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8002be0:	2001      	movs	r0, #1
 8002be2:	f7ff fee9 	bl	80029b8 <ILI9341_Write_Command>
	HAL_Delay(1000);
 8002be6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bea:	f000 fd1d 	bl	8003628 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8002bee:	20cb      	movs	r0, #203	; 0xcb
 8002bf0:	f7ff fee2 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 8002bf4:	2039      	movs	r0, #57	; 0x39
 8002bf6:	f7ff ff01 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8002bfa:	202c      	movs	r0, #44	; 0x2c
 8002bfc:	f7ff fefe 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002c00:	2000      	movs	r0, #0
 8002c02:	f7ff fefb 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 8002c06:	2034      	movs	r0, #52	; 0x34
 8002c08:	f7ff fef8 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8002c0c:	2002      	movs	r0, #2
 8002c0e:	f7ff fef5 	bl	80029fc <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 8002c12:	20cf      	movs	r0, #207	; 0xcf
 8002c14:	f7ff fed0 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002c18:	2000      	movs	r0, #0
 8002c1a:	f7ff feef 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8002c1e:	20c1      	movs	r0, #193	; 0xc1
 8002c20:	f7ff feec 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 8002c24:	2030      	movs	r0, #48	; 0x30
 8002c26:	f7ff fee9 	bl	80029fc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8002c2a:	20e8      	movs	r0, #232	; 0xe8
 8002c2c:	f7ff fec4 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8002c30:	2085      	movs	r0, #133	; 0x85
 8002c32:	f7ff fee3 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002c36:	2000      	movs	r0, #0
 8002c38:	f7ff fee0 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8002c3c:	2078      	movs	r0, #120	; 0x78
 8002c3e:	f7ff fedd 	bl	80029fc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8002c42:	20ea      	movs	r0, #234	; 0xea
 8002c44:	f7ff feb8 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002c48:	2000      	movs	r0, #0
 8002c4a:	f7ff fed7 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002c4e:	2000      	movs	r0, #0
 8002c50:	f7ff fed4 	bl	80029fc <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8002c54:	20ed      	movs	r0, #237	; 0xed
 8002c56:	f7ff feaf 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8002c5a:	2064      	movs	r0, #100	; 0x64
 8002c5c:	f7ff fece 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8002c60:	2003      	movs	r0, #3
 8002c62:	f7ff fecb 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8002c66:	2012      	movs	r0, #18
 8002c68:	f7ff fec8 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8002c6c:	2081      	movs	r0, #129	; 0x81
 8002c6e:	f7ff fec5 	bl	80029fc <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8002c72:	20f7      	movs	r0, #247	; 0xf7
 8002c74:	f7ff fea0 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8002c78:	2020      	movs	r0, #32
 8002c7a:	f7ff febf 	bl	80029fc <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8002c7e:	20c0      	movs	r0, #192	; 0xc0
 8002c80:	f7ff fe9a 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8002c84:	2023      	movs	r0, #35	; 0x23
 8002c86:	f7ff feb9 	bl	80029fc <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8002c8a:	20c1      	movs	r0, #193	; 0xc1
 8002c8c:	f7ff fe94 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8002c90:	2010      	movs	r0, #16
 8002c92:	f7ff feb3 	bl	80029fc <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8002c96:	20c5      	movs	r0, #197	; 0xc5
 8002c98:	f7ff fe8e 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8002c9c:	203e      	movs	r0, #62	; 0x3e
 8002c9e:	f7ff fead 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8002ca2:	2028      	movs	r0, #40	; 0x28
 8002ca4:	f7ff feaa 	bl	80029fc <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8002ca8:	20c7      	movs	r0, #199	; 0xc7
 8002caa:	f7ff fe85 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8002cae:	2086      	movs	r0, #134	; 0x86
 8002cb0:	f7ff fea4 	bl	80029fc <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8002cb4:	2036      	movs	r0, #54	; 0x36
 8002cb6:	f7ff fe7f 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8002cba:	2048      	movs	r0, #72	; 0x48
 8002cbc:	f7ff fe9e 	bl	80029fc <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8002cc0:	203a      	movs	r0, #58	; 0x3a
 8002cc2:	f7ff fe79 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8002cc6:	2055      	movs	r0, #85	; 0x55
 8002cc8:	f7ff fe98 	bl	80029fc <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8002ccc:	20b1      	movs	r0, #177	; 0xb1
 8002cce:	f7ff fe73 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f7ff fe92 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8002cd8:	2018      	movs	r0, #24
 8002cda:	f7ff fe8f 	bl	80029fc <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8002cde:	20b6      	movs	r0, #182	; 0xb6
 8002ce0:	f7ff fe6a 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 8002ce4:	2008      	movs	r0, #8
 8002ce6:	f7ff fe89 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8002cea:	2082      	movs	r0, #130	; 0x82
 8002cec:	f7ff fe86 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8002cf0:	2027      	movs	r0, #39	; 0x27
 8002cf2:	f7ff fe83 	bl	80029fc <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 8002cf6:	20f2      	movs	r0, #242	; 0xf2
 8002cf8:	f7ff fe5e 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	f7ff fe7d 	bl	80029fc <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 8002d02:	2026      	movs	r0, #38	; 0x26
 8002d04:	f7ff fe58 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8002d08:	2001      	movs	r0, #1
 8002d0a:	f7ff fe77 	bl	80029fc <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8002d0e:	20e0      	movs	r0, #224	; 0xe0
 8002d10:	f7ff fe52 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 8002d14:	200f      	movs	r0, #15
 8002d16:	f7ff fe71 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8002d1a:	2031      	movs	r0, #49	; 0x31
 8002d1c:	f7ff fe6e 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8002d20:	202b      	movs	r0, #43	; 0x2b
 8002d22:	f7ff fe6b 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8002d26:	200c      	movs	r0, #12
 8002d28:	f7ff fe68 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8002d2c:	200e      	movs	r0, #14
 8002d2e:	f7ff fe65 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8002d32:	2008      	movs	r0, #8
 8002d34:	f7ff fe62 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8002d38:	204e      	movs	r0, #78	; 0x4e
 8002d3a:	f7ff fe5f 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8002d3e:	20f1      	movs	r0, #241	; 0xf1
 8002d40:	f7ff fe5c 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8002d44:	2037      	movs	r0, #55	; 0x37
 8002d46:	f7ff fe59 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8002d4a:	2007      	movs	r0, #7
 8002d4c:	f7ff fe56 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8002d50:	2010      	movs	r0, #16
 8002d52:	f7ff fe53 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8002d56:	2003      	movs	r0, #3
 8002d58:	f7ff fe50 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8002d5c:	200e      	movs	r0, #14
 8002d5e:	f7ff fe4d 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8002d62:	2009      	movs	r0, #9
 8002d64:	f7ff fe4a 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8002d68:	2000      	movs	r0, #0
 8002d6a:	f7ff fe47 	bl	80029fc <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8002d6e:	20e1      	movs	r0, #225	; 0xe1
 8002d70:	f7ff fe22 	bl	80029b8 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8002d74:	2000      	movs	r0, #0
 8002d76:	f7ff fe41 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8002d7a:	200e      	movs	r0, #14
 8002d7c:	f7ff fe3e 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8002d80:	2014      	movs	r0, #20
 8002d82:	f7ff fe3b 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8002d86:	2003      	movs	r0, #3
 8002d88:	f7ff fe38 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8002d8c:	2011      	movs	r0, #17
 8002d8e:	f7ff fe35 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8002d92:	2007      	movs	r0, #7
 8002d94:	f7ff fe32 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8002d98:	2031      	movs	r0, #49	; 0x31
 8002d9a:	f7ff fe2f 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8002d9e:	20c1      	movs	r0, #193	; 0xc1
 8002da0:	f7ff fe2c 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8002da4:	2048      	movs	r0, #72	; 0x48
 8002da6:	f7ff fe29 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8002daa:	2008      	movs	r0, #8
 8002dac:	f7ff fe26 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8002db0:	200f      	movs	r0, #15
 8002db2:	f7ff fe23 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8002db6:	200c      	movs	r0, #12
 8002db8:	f7ff fe20 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8002dbc:	2031      	movs	r0, #49	; 0x31
 8002dbe:	f7ff fe1d 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8002dc2:	2036      	movs	r0, #54	; 0x36
 8002dc4:	f7ff fe1a 	bl	80029fc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8002dc8:	200f      	movs	r0, #15
 8002dca:	f7ff fe17 	bl	80029fc <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8002dce:	2011      	movs	r0, #17
 8002dd0:	f7ff fdf2 	bl	80029b8 <ILI9341_Write_Command>
	HAL_Delay(120);
 8002dd4:	2078      	movs	r0, #120	; 0x78
 8002dd6:	f000 fc27 	bl	8003628 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8002dda:	2029      	movs	r0, #41	; 0x29
 8002ddc:	f7ff fdec 	bl	80029b8 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8002de0:	2000      	movs	r0, #0
 8002de2:	f7ff fe97 	bl	8002b14 <ILI9341_Set_Rotation>
}
 8002de6:	bf00      	nop
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8002dec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002df0:	b08d      	sub	sp, #52	; 0x34
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	4603      	mov	r3, r0
 8002df6:	6039      	str	r1, [r7, #0]
 8002df8:	80fb      	strh	r3, [r7, #6]
 8002dfa:	466b      	mov	r3, sp
 8002dfc:	461e      	mov	r6, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((Size * 2) < BURST_MAX_SIZE)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002e0a:	d202      	bcs.n	8002e12 <ILI9341_Draw_Colour_Burst+0x26>
	{
		Buffer_Size = Size;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e10:	e002      	b.n	8002e18 <ILI9341_Draw_Colour_Burst+0x2c>
	}
	else
	{
		Buffer_Size = BURST_MAX_SIZE;
 8002e12:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002e16:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e1e:	4840      	ldr	r0, [pc, #256]	; (8002f20 <ILI9341_Draw_Colour_Burst+0x134>)
 8002e20:	f001 fde2 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002e24:	2200      	movs	r2, #0
 8002e26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e2a:	483d      	ldr	r0, [pc, #244]	; (8002f20 <ILI9341_Draw_Colour_Burst+0x134>)
 8002e2c:	f001 fddc 	bl	80049e8 <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
 8002e30:	88fb      	ldrh	r3, [r7, #6]
 8002e32:	0a1b      	lsrs	r3, r3, #8
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	;
	unsigned char burst_buffer[Buffer_Size];
 8002e3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	61fb      	str	r3, [r7, #28]
 8002e42:	2300      	movs	r3, #0
 8002e44:	4688      	mov	r8, r1
 8002e46:	4699      	mov	r9, r3
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f04f 0300 	mov.w	r3, #0
 8002e50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	460c      	mov	r4, r1
 8002e60:	461d      	mov	r5, r3
 8002e62:	f04f 0200 	mov.w	r2, #0
 8002e66:	f04f 0300 	mov.w	r3, #0
 8002e6a:	00eb      	lsls	r3, r5, #3
 8002e6c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e70:	00e2      	lsls	r2, r4, #3
 8002e72:	1dcb      	adds	r3, r1, #7
 8002e74:	08db      	lsrs	r3, r3, #3
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	ebad 0d03 	sub.w	sp, sp, r3
 8002e7c:	466b      	mov	r3, sp
 8002e7e:	3300      	adds	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 2)
 8002e82:	2300      	movs	r3, #0
 8002e84:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e86:	e00e      	b.n	8002ea6 <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = chifted;
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002e92:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = Colour;
 8002e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e96:	3301      	adds	r3, #1
 8002e98:	88fa      	ldrh	r2, [r7, #6]
 8002e9a:	b2d1      	uxtb	r1, r2
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2)
 8002ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea2:	3302      	adds	r3, #2
 8002ea4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d3ec      	bcc.n	8002e88 <ILI9341_Draw_Colour_Burst+0x9c>
	}

	uint32_t Sending_Size = Size * 2;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebc:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ec2:	fbb3 f2f2 	udiv	r2, r3, r2
 8002ec6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ec8:	fb01 f202 	mul.w	r2, r1, r2
 8002ecc:	1a9b      	subs	r3, r3, r2
 8002ece:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0)
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d010      	beq.n	8002ef8 <ILI9341_Draw_Colour_Burst+0x10c>
	{
		for (uint32_t j = 0; j < (Sending_in_Block); j++)
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8002eda:	e009      	b.n	8002ef0 <ILI9341_Draw_Colour_Burst+0x104>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 8002edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	230a      	movs	r3, #10
 8002ee2:	69b9      	ldr	r1, [r7, #24]
 8002ee4:	480f      	ldr	r0, [pc, #60]	; (8002f24 <ILI9341_Draw_Colour_Burst+0x138>)
 8002ee6:	f003 fe70 	bl	8006bca <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++)
 8002eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eec:	3301      	adds	r3, #1
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
 8002ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d3f1      	bcc.n	8002edc <ILI9341_Draw_Colour_Burst+0xf0>
					Buffer_Size, 10);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	b29a      	uxth	r2, r3
 8002efc:	230a      	movs	r3, #10
 8002efe:	69b9      	ldr	r1, [r7, #24]
 8002f00:	4808      	ldr	r0, [pc, #32]	; (8002f24 <ILI9341_Draw_Colour_Burst+0x138>)
 8002f02:	f003 fe62 	bl	8006bca <HAL_SPI_Transmit>
			Remainder_from_block, 10);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002f06:	2201      	movs	r2, #1
 8002f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f0c:	4804      	ldr	r0, [pc, #16]	; (8002f20 <ILI9341_Draw_Colour_Burst+0x134>)
 8002f0e:	f001 fd6b 	bl	80049e8 <HAL_GPIO_WritePin>
 8002f12:	46b5      	mov	sp, r6
}
 8002f14:	bf00      	nop
 8002f16:	3734      	adds	r7, #52	; 0x34
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f1e:	bf00      	nop
 8002f20:	40020800 	.word	0x40020800
 8002f24:	20000354 	.word	0x20000354

08002f28 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8002f32:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <ILI9341_Fill_Screen+0x44>)
 8002f34:	881b      	ldrh	r3, [r3, #0]
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	4b0d      	ldr	r3, [pc, #52]	; (8002f70 <ILI9341_Fill_Screen+0x48>)
 8002f3a:	881b      	ldrh	r3, [r3, #0]
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	2100      	movs	r1, #0
 8002f40:	2000      	movs	r0, #0
 8002f42:	f7ff fd7d 	bl	8002a40 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8002f46:	4b09      	ldr	r3, [pc, #36]	; (8002f6c <ILI9341_Fill_Screen+0x44>)
 8002f48:	881b      	ldrh	r3, [r3, #0]
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <ILI9341_Fill_Screen+0x48>)
 8002f50:	881b      	ldrh	r3, [r3, #0]
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	fb02 f303 	mul.w	r3, r2, r3
 8002f58:	461a      	mov	r2, r3
 8002f5a:	88fb      	ldrh	r3, [r7, #6]
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7ff ff44 	bl	8002dec <ILI9341_Draw_Colour_Burst>
}
 8002f64:	bf00      	nop
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	20000006 	.word	0x20000006
 8002f70:	20000004 	.word	0x20000004

08002f74 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	80fb      	strh	r3, [r7, #6]
 8002f7e:	460b      	mov	r3, r1
 8002f80:	80bb      	strh	r3, [r7, #4]
 8002f82:	4613      	mov	r3, r2
 8002f84:	807b      	strh	r3, [r7, #2]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8002f86:	4b64      	ldr	r3, [pc, #400]	; (8003118 <ILI9341_Draw_Pixel+0x1a4>)
 8002f88:	881b      	ldrh	r3, [r3, #0]
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	88fa      	ldrh	r2, [r7, #6]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	f080 80be 	bcs.w	8003110 <ILI9341_Draw_Pixel+0x19c>
 8002f94:	4b61      	ldr	r3, [pc, #388]	; (800311c <ILI9341_Draw_Pixel+0x1a8>)
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	88ba      	ldrh	r2, [r7, #4]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	f080 80b7 	bcs.w	8003110 <ILI9341_Draw_Pixel+0x19c>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fa8:	485d      	ldr	r0, [pc, #372]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8002faa:	f001 fd1d 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fb4:	485a      	ldr	r0, [pc, #360]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8002fb6:	f001 fd17 	bl	80049e8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8002fba:	202a      	movs	r0, #42	; 0x2a
 8002fbc:	f7ff fcea 	bl	8002994 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fc6:	4856      	ldr	r0, [pc, #344]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8002fc8:	f001 fd0e 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fd2:	4853      	ldr	r0, [pc, #332]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8002fd4:	f001 fd08 	bl	80049e8 <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fde:	4850      	ldr	r0, [pc, #320]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8002fe0:	f001 fd02 	bl	80049e8 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] =
 8002fe4:	88fb      	ldrh	r3, [r7, #6]
 8002fe6:	0a1b      	lsrs	r3, r3, #8
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	753b      	strb	r3, [r7, #20]
 8002fee:	88fb      	ldrh	r3, [r7, #6]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	757b      	strb	r3, [r7, #21]
	{ X >> 8, X, (X + 1) >> 8, (X + 1) };
 8002ff4:	88fb      	ldrh	r3, [r7, #6]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	75bb      	strb	r3, [r7, #22]
	{ X >> 8, X, (X + 1) >> 8, (X + 1) };
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	3301      	adds	r3, #1
 8003004:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 8003006:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8003008:	f107 0114 	add.w	r1, r7, #20
 800300c:	2301      	movs	r3, #1
 800300e:	2204      	movs	r2, #4
 8003010:	4844      	ldr	r0, [pc, #272]	; (8003124 <ILI9341_Draw_Pixel+0x1b0>)
 8003012:	f003 fdda 	bl	8006bca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003016:	2201      	movs	r2, #1
 8003018:	f44f 7180 	mov.w	r1, #256	; 0x100
 800301c:	4840      	ldr	r0, [pc, #256]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 800301e:	f001 fce3 	bl	80049e8 <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8003022:	2200      	movs	r2, #0
 8003024:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003028:	483d      	ldr	r0, [pc, #244]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 800302a:	f001 fcdd 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003034:	483a      	ldr	r0, [pc, #232]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8003036:	f001 fcd7 	bl	80049e8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 800303a:	202b      	movs	r0, #43	; 0x2b
 800303c:	f7ff fcaa 	bl	8002994 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8003040:	2201      	movs	r2, #1
 8003042:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003046:	4836      	ldr	r0, [pc, #216]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8003048:	f001 fcce 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800304c:	2201      	movs	r2, #1
 800304e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003052:	4833      	ldr	r0, [pc, #204]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8003054:	f001 fcc8 	bl	80049e8 <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003058:	2200      	movs	r2, #0
 800305a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800305e:	4830      	ldr	r0, [pc, #192]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 8003060:	f001 fcc2 	bl	80049e8 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] =
 8003064:	88bb      	ldrh	r3, [r7, #4]
 8003066:	0a1b      	lsrs	r3, r3, #8
 8003068:	b29b      	uxth	r3, r3
 800306a:	b2db      	uxtb	r3, r3
 800306c:	743b      	strb	r3, [r7, #16]
 800306e:	88bb      	ldrh	r3, [r7, #4]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	747b      	strb	r3, [r7, #17]
	{ Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8003074:	88bb      	ldrh	r3, [r7, #4]
 8003076:	3301      	adds	r3, #1
 8003078:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800307a:	b2db      	uxtb	r3, r3
 800307c:	74bb      	strb	r3, [r7, #18]
	{ Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 800307e:	88bb      	ldrh	r3, [r7, #4]
 8003080:	b2db      	uxtb	r3, r3
 8003082:	3301      	adds	r3, #1
 8003084:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 8003086:	74fb      	strb	r3, [r7, #19]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8003088:	f107 0110 	add.w	r1, r7, #16
 800308c:	2301      	movs	r3, #1
 800308e:	2204      	movs	r2, #4
 8003090:	4824      	ldr	r0, [pc, #144]	; (8003124 <ILI9341_Draw_Pixel+0x1b0>)
 8003092:	f003 fd9a 	bl	8006bca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003096:	2201      	movs	r2, #1
 8003098:	f44f 7180 	mov.w	r1, #256	; 0x100
 800309c:	4820      	ldr	r0, [pc, #128]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 800309e:	f001 fca3 	bl	80049e8 <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80030a2:	2200      	movs	r2, #0
 80030a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80030a8:	481d      	ldr	r0, [pc, #116]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 80030aa:	f001 fc9d 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80030ae:	2200      	movs	r2, #0
 80030b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030b4:	481a      	ldr	r0, [pc, #104]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 80030b6:	f001 fc97 	bl	80049e8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 80030ba:	202c      	movs	r0, #44	; 0x2c
 80030bc:	f7ff fc6a 	bl	8002994 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80030c0:	2201      	movs	r2, #1
 80030c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80030c6:	4816      	ldr	r0, [pc, #88]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 80030c8:	f001 fc8e 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80030cc:	2201      	movs	r2, #1
 80030ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030d2:	4813      	ldr	r0, [pc, #76]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 80030d4:	f001 fc88 	bl	80049e8 <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80030d8:	2200      	movs	r2, #0
 80030da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030de:	4810      	ldr	r0, [pc, #64]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 80030e0:	f001 fc82 	bl	80049e8 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] =
 80030e4:	887b      	ldrh	r3, [r7, #2]
 80030e6:	0a1b      	lsrs	r3, r3, #8
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	733b      	strb	r3, [r7, #12]
 80030ee:	887b      	ldrh	r3, [r7, #2]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	737b      	strb	r3, [r7, #13]
	{ Colour >> 8, Colour };
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 80030f4:	f107 010c 	add.w	r1, r7, #12
 80030f8:	2301      	movs	r3, #1
 80030fa:	2202      	movs	r2, #2
 80030fc:	4809      	ldr	r0, [pc, #36]	; (8003124 <ILI9341_Draw_Pixel+0x1b0>)
 80030fe:	f003 fd64 	bl	8006bca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003102:	2201      	movs	r2, #1
 8003104:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003108:	4805      	ldr	r0, [pc, #20]	; (8003120 <ILI9341_Draw_Pixel+0x1ac>)
 800310a:	f001 fc6d 	bl	80049e8 <HAL_GPIO_WritePin>
 800310e:	e000      	b.n	8003112 <ILI9341_Draw_Pixel+0x19e>
		return;	//OUT OF BOUNDS!
 8003110:	bf00      	nop

}
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	20000006 	.word	0x20000006
 800311c:	20000004 	.word	0x20000004
 8003120:	40020800 	.word	0x40020800
 8003124:	20000354 	.word	0x20000354

08003128 <ILI9341_Draw_Rectangle>:
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour)
{
 8003128:	b590      	push	{r4, r7, lr}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4604      	mov	r4, r0
 8003130:	4608      	mov	r0, r1
 8003132:	4611      	mov	r1, r2
 8003134:	461a      	mov	r2, r3
 8003136:	4623      	mov	r3, r4
 8003138:	80fb      	strh	r3, [r7, #6]
 800313a:	4603      	mov	r3, r0
 800313c:	80bb      	strh	r3, [r7, #4]
 800313e:	460b      	mov	r3, r1
 8003140:	807b      	strh	r3, [r7, #2]
 8003142:	4613      	mov	r3, r2
 8003144:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003146:	4b24      	ldr	r3, [pc, #144]	; (80031d8 <ILI9341_Draw_Rectangle+0xb0>)
 8003148:	881b      	ldrh	r3, [r3, #0]
 800314a:	b29b      	uxth	r3, r3
 800314c:	88fa      	ldrh	r2, [r7, #6]
 800314e:	429a      	cmp	r2, r3
 8003150:	d23d      	bcs.n	80031ce <ILI9341_Draw_Rectangle+0xa6>
 8003152:	4b22      	ldr	r3, [pc, #136]	; (80031dc <ILI9341_Draw_Rectangle+0xb4>)
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	b29b      	uxth	r3, r3
 8003158:	88ba      	ldrh	r2, [r7, #4]
 800315a:	429a      	cmp	r2, r3
 800315c:	d237      	bcs.n	80031ce <ILI9341_Draw_Rectangle+0xa6>
		return;
	if ((X + Width - 1) >= LCD_WIDTH)
 800315e:	88fa      	ldrh	r2, [r7, #6]
 8003160:	887b      	ldrh	r3, [r7, #2]
 8003162:	4413      	add	r3, r2
 8003164:	4a1c      	ldr	r2, [pc, #112]	; (80031d8 <ILI9341_Draw_Rectangle+0xb0>)
 8003166:	8812      	ldrh	r2, [r2, #0]
 8003168:	b292      	uxth	r2, r2
 800316a:	4293      	cmp	r3, r2
 800316c:	dd05      	ble.n	800317a <ILI9341_Draw_Rectangle+0x52>
	{
		Width = LCD_WIDTH - X;
 800316e:	4b1a      	ldr	r3, [pc, #104]	; (80031d8 <ILI9341_Draw_Rectangle+0xb0>)
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	b29a      	uxth	r2, r3
 8003174:	88fb      	ldrh	r3, [r7, #6]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	807b      	strh	r3, [r7, #2]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT)
 800317a:	88ba      	ldrh	r2, [r7, #4]
 800317c:	883b      	ldrh	r3, [r7, #0]
 800317e:	4413      	add	r3, r2
 8003180:	4a16      	ldr	r2, [pc, #88]	; (80031dc <ILI9341_Draw_Rectangle+0xb4>)
 8003182:	8812      	ldrh	r2, [r2, #0]
 8003184:	b292      	uxth	r2, r2
 8003186:	4293      	cmp	r3, r2
 8003188:	dd05      	ble.n	8003196 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height = LCD_HEIGHT - Y;
 800318a:	4b14      	ldr	r3, [pc, #80]	; (80031dc <ILI9341_Draw_Rectangle+0xb4>)
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	b29a      	uxth	r2, r3
 8003190:	88bb      	ldrh	r3, [r7, #4]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	803b      	strh	r3, [r7, #0]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8003196:	88fa      	ldrh	r2, [r7, #6]
 8003198:	887b      	ldrh	r3, [r7, #2]
 800319a:	4413      	add	r3, r2
 800319c:	b29b      	uxth	r3, r3
 800319e:	3b01      	subs	r3, #1
 80031a0:	b29c      	uxth	r4, r3
 80031a2:	88ba      	ldrh	r2, [r7, #4]
 80031a4:	883b      	ldrh	r3, [r7, #0]
 80031a6:	4413      	add	r3, r2
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	88b9      	ldrh	r1, [r7, #4]
 80031b0:	88f8      	ldrh	r0, [r7, #6]
 80031b2:	4622      	mov	r2, r4
 80031b4:	f7ff fc44 	bl	8002a40 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 80031b8:	883b      	ldrh	r3, [r7, #0]
 80031ba:	887a      	ldrh	r2, [r7, #2]
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	461a      	mov	r2, r3
 80031c2:	8b3b      	ldrh	r3, [r7, #24]
 80031c4:	4611      	mov	r1, r2
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff fe10 	bl	8002dec <ILI9341_Draw_Colour_Burst>
 80031cc:	e000      	b.n	80031d0 <ILI9341_Draw_Rectangle+0xa8>
		return;
 80031ce:	bf00      	nop
}
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd90      	pop	{r4, r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000006 	.word	0x20000006
 80031dc:	20000004 	.word	0x20000004

080031e0 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Colour)
{
 80031e0:	b590      	push	{r4, r7, lr}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4604      	mov	r4, r0
 80031e8:	4608      	mov	r0, r1
 80031ea:	4611      	mov	r1, r2
 80031ec:	461a      	mov	r2, r3
 80031ee:	4623      	mov	r3, r4
 80031f0:	80fb      	strh	r3, [r7, #6]
 80031f2:	4603      	mov	r3, r0
 80031f4:	80bb      	strh	r3, [r7, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	807b      	strh	r3, [r7, #2]
 80031fa:	4613      	mov	r3, r2
 80031fc:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 80031fe:	4b18      	ldr	r3, [pc, #96]	; (8003260 <ILI9341_Draw_Horizontal_Line+0x80>)
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	b29b      	uxth	r3, r3
 8003204:	88fa      	ldrh	r2, [r7, #6]
 8003206:	429a      	cmp	r2, r3
 8003208:	d225      	bcs.n	8003256 <ILI9341_Draw_Horizontal_Line+0x76>
 800320a:	4b16      	ldr	r3, [pc, #88]	; (8003264 <ILI9341_Draw_Horizontal_Line+0x84>)
 800320c:	881b      	ldrh	r3, [r3, #0]
 800320e:	b29b      	uxth	r3, r3
 8003210:	88ba      	ldrh	r2, [r7, #4]
 8003212:	429a      	cmp	r2, r3
 8003214:	d21f      	bcs.n	8003256 <ILI9341_Draw_Horizontal_Line+0x76>
		return;
	if ((X + Width - 1) >= LCD_WIDTH)
 8003216:	88fa      	ldrh	r2, [r7, #6]
 8003218:	887b      	ldrh	r3, [r7, #2]
 800321a:	4413      	add	r3, r2
 800321c:	4a10      	ldr	r2, [pc, #64]	; (8003260 <ILI9341_Draw_Horizontal_Line+0x80>)
 800321e:	8812      	ldrh	r2, [r2, #0]
 8003220:	b292      	uxth	r2, r2
 8003222:	4293      	cmp	r3, r2
 8003224:	dd05      	ble.n	8003232 <ILI9341_Draw_Horizontal_Line+0x52>
	{
		Width = LCD_WIDTH - X;
 8003226:	4b0e      	ldr	r3, [pc, #56]	; (8003260 <ILI9341_Draw_Horizontal_Line+0x80>)
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	b29a      	uxth	r2, r3
 800322c:	88fb      	ldrh	r3, [r7, #6]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y);
 8003232:	88fa      	ldrh	r2, [r7, #6]
 8003234:	887b      	ldrh	r3, [r7, #2]
 8003236:	4413      	add	r3, r2
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	88bb      	ldrh	r3, [r7, #4]
 8003240:	88b9      	ldrh	r1, [r7, #4]
 8003242:	88f8      	ldrh	r0, [r7, #6]
 8003244:	f7ff fbfc 	bl	8002a40 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Width);
 8003248:	887a      	ldrh	r2, [r7, #2]
 800324a:	883b      	ldrh	r3, [r7, #0]
 800324c:	4611      	mov	r1, r2
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fdcc 	bl	8002dec <ILI9341_Draw_Colour_Burst>
 8003254:	e000      	b.n	8003258 <ILI9341_Draw_Horizontal_Line+0x78>
		return;
 8003256:	bf00      	nop
}
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	bd90      	pop	{r4, r7, pc}
 800325e:	bf00      	nop
 8003260:	20000006 	.word	0x20000006
 8003264:	20000004 	.word	0x20000004

08003268 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height,
		uint16_t Colour)
{
 8003268:	b590      	push	{r4, r7, lr}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4604      	mov	r4, r0
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4623      	mov	r3, r4
 8003278:	80fb      	strh	r3, [r7, #6]
 800327a:	4603      	mov	r3, r0
 800327c:	80bb      	strh	r3, [r7, #4]
 800327e:	460b      	mov	r3, r1
 8003280:	807b      	strh	r3, [r7, #2]
 8003282:	4613      	mov	r3, r2
 8003284:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8003286:	4b18      	ldr	r3, [pc, #96]	; (80032e8 <ILI9341_Draw_Vertical_Line+0x80>)
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	b29b      	uxth	r3, r3
 800328c:	88fa      	ldrh	r2, [r7, #6]
 800328e:	429a      	cmp	r2, r3
 8003290:	d225      	bcs.n	80032de <ILI9341_Draw_Vertical_Line+0x76>
 8003292:	4b16      	ldr	r3, [pc, #88]	; (80032ec <ILI9341_Draw_Vertical_Line+0x84>)
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	b29b      	uxth	r3, r3
 8003298:	88ba      	ldrh	r2, [r7, #4]
 800329a:	429a      	cmp	r2, r3
 800329c:	d21f      	bcs.n	80032de <ILI9341_Draw_Vertical_Line+0x76>
		return;
	if ((Y + Height - 1) >= LCD_HEIGHT)
 800329e:	88ba      	ldrh	r2, [r7, #4]
 80032a0:	887b      	ldrh	r3, [r7, #2]
 80032a2:	4413      	add	r3, r2
 80032a4:	4a11      	ldr	r2, [pc, #68]	; (80032ec <ILI9341_Draw_Vertical_Line+0x84>)
 80032a6:	8812      	ldrh	r2, [r2, #0]
 80032a8:	b292      	uxth	r2, r2
 80032aa:	4293      	cmp	r3, r2
 80032ac:	dd05      	ble.n	80032ba <ILI9341_Draw_Vertical_Line+0x52>
	{
		Height = LCD_HEIGHT - Y;
 80032ae:	4b0f      	ldr	r3, [pc, #60]	; (80032ec <ILI9341_Draw_Vertical_Line+0x84>)
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	88bb      	ldrh	r3, [r7, #4]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X, Y + Height - 1);
 80032ba:	88ba      	ldrh	r2, [r7, #4]
 80032bc:	887b      	ldrh	r3, [r7, #2]
 80032be:	4413      	add	r3, r2
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	3b01      	subs	r3, #1
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	88fa      	ldrh	r2, [r7, #6]
 80032c8:	88b9      	ldrh	r1, [r7, #4]
 80032ca:	88f8      	ldrh	r0, [r7, #6]
 80032cc:	f7ff fbb8 	bl	8002a40 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height);
 80032d0:	887a      	ldrh	r2, [r7, #2]
 80032d2:	883b      	ldrh	r3, [r7, #0]
 80032d4:	4611      	mov	r1, r2
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff fd88 	bl	8002dec <ILI9341_Draw_Colour_Burst>
 80032dc:	e000      	b.n	80032e0 <ILI9341_Draw_Vertical_Line+0x78>
		return;
 80032de:	bf00      	nop
}
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd90      	pop	{r4, r7, pc}
 80032e6:	bf00      	nop
 80032e8:	20000006 	.word	0x20000006
 80032ec:	20000004 	.word	0x20000004

080032f0 <TP_Read>:
#include "ILI9341_Touchscreen.h"
#include "stm32f7xx_hal.h"

//Internal Touchpad command, do not call directly
uint16_t TP_Read(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
	uint8_t i = 16;
 80032f6:	2310      	movs	r3, #16
 80032f8:	71fb      	strb	r3, [r7, #7]
	uint16_t value = 0;
 80032fa:	2300      	movs	r3, #0
 80032fc:	80bb      	strh	r3, [r7, #4]

	while (i > 0x00)
 80032fe:	e019      	b.n	8003334 <TP_Read+0x44>
	{
		value <<= 1;
 8003300:	88bb      	ldrh	r3, [r7, #4]
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	80bb      	strh	r3, [r7, #4]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8003306:	2201      	movs	r2, #1
 8003308:	2108      	movs	r1, #8
 800330a:	480e      	ldr	r0, [pc, #56]	; (8003344 <TP_Read+0x54>)
 800330c:	f001 fb6c 	bl	80049e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8003310:	2200      	movs	r2, #0
 8003312:	2108      	movs	r1, #8
 8003314:	480b      	ldr	r0, [pc, #44]	; (8003344 <TP_Read+0x54>)
 8003316:	f001 fb67 	bl	80049e8 <HAL_GPIO_WritePin>

		if (HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN) != 0)
 800331a:	2110      	movs	r1, #16
 800331c:	4809      	ldr	r0, [pc, #36]	; (8003344 <TP_Read+0x54>)
 800331e:	f001 fb4b 	bl	80049b8 <HAL_GPIO_ReadPin>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d002      	beq.n	800332e <TP_Read+0x3e>
		{
			value++;
 8003328:	88bb      	ldrh	r3, [r7, #4]
 800332a:	3301      	adds	r3, #1
 800332c:	80bb      	strh	r3, [r7, #4]
		}

		i--;
 800332e:	79fb      	ldrb	r3, [r7, #7]
 8003330:	3b01      	subs	r3, #1
 8003332:	71fb      	strb	r3, [r7, #7]
	while (i > 0x00)
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1e2      	bne.n	8003300 <TP_Read+0x10>
	};

	return value;
 800333a:	88bb      	ldrh	r3, [r7, #4]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40021000 	.word	0x40021000

08003348 <TP_Write>:

//Internal Touchpad command, do not call directly
void TP_Write(uint8_t value)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0x08;
 8003352:	2308      	movs	r3, #8
 8003354:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8003356:	2200      	movs	r2, #0
 8003358:	2108      	movs	r1, #8
 800335a:	4815      	ldr	r0, [pc, #84]	; (80033b0 <TP_Write+0x68>)
 800335c:	f001 fb44 	bl	80049e8 <HAL_GPIO_WritePin>

	while (i > 0)
 8003360:	e01e      	b.n	80033a0 <TP_Write+0x58>
	{
		if ((value & 0x80) != 0x00)
 8003362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003366:	2b00      	cmp	r3, #0
 8003368:	da05      	bge.n	8003376 <TP_Write+0x2e>
		{
			HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 800336a:	2201      	movs	r2, #1
 800336c:	2120      	movs	r1, #32
 800336e:	4810      	ldr	r0, [pc, #64]	; (80033b0 <TP_Write+0x68>)
 8003370:	f001 fb3a 	bl	80049e8 <HAL_GPIO_WritePin>
 8003374:	e004      	b.n	8003380 <TP_Write+0x38>
		}
		else
		{
			HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_RESET);
 8003376:	2200      	movs	r2, #0
 8003378:	2120      	movs	r1, #32
 800337a:	480d      	ldr	r0, [pc, #52]	; (80033b0 <TP_Write+0x68>)
 800337c:	f001 fb34 	bl	80049e8 <HAL_GPIO_WritePin>
		}

		value <<= 1;
 8003380:	79fb      	ldrb	r3, [r7, #7]
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8003386:	2201      	movs	r2, #1
 8003388:	2108      	movs	r1, #8
 800338a:	4809      	ldr	r0, [pc, #36]	; (80033b0 <TP_Write+0x68>)
 800338c:	f001 fb2c 	bl	80049e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8003390:	2200      	movs	r2, #0
 8003392:	2108      	movs	r1, #8
 8003394:	4806      	ldr	r0, [pc, #24]	; (80033b0 <TP_Write+0x68>)
 8003396:	f001 fb27 	bl	80049e8 <HAL_GPIO_WritePin>
		i--;
 800339a:	7bfb      	ldrb	r3, [r7, #15]
 800339c:	3b01      	subs	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]
	while (i > 0)
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1dd      	bne.n	8003362 <TP_Write+0x1a>
	};
}
 80033a6:	bf00      	nop
 80033a8:	bf00      	nop
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40021000 	.word	0x40021000
 80033b4:	00000000 	.word	0x00000000

080033b8 <TP_Read_Coordinates>:

//Read coordinates of touchscreen press. Position[0] = X, Position[1] = Y
uint8_t TP_Read_Coordinates(uint16_t Coordinates[2])
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b08a      	sub	sp, #40	; 0x28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 80033c0:	2201      	movs	r2, #1
 80033c2:	2108      	movs	r1, #8
 80033c4:	485a      	ldr	r0, [pc, #360]	; (8003530 <TP_Read_Coordinates+0x178>)
 80033c6:	f001 fb0f 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 80033ca:	2201      	movs	r2, #1
 80033cc:	2120      	movs	r1, #32
 80033ce:	4858      	ldr	r0, [pc, #352]	; (8003530 <TP_Read_Coordinates+0x178>)
 80033d0:	f001 fb0a 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 80033d4:	2201      	movs	r2, #1
 80033d6:	2140      	movs	r1, #64	; 0x40
 80033d8:	4855      	ldr	r0, [pc, #340]	; (8003530 <TP_Read_Coordinates+0x178>)
 80033da:	f001 fb05 	bl	80049e8 <HAL_GPIO_WritePin>

	uint32_t avg_x, avg_y = 0;
 80033de:	2300      	movs	r3, #0
 80033e0:	623b      	str	r3, [r7, #32]
	uint16_t rawx, rawy = 0;
 80033e2:	2300      	movs	r3, #0
 80033e4:	81fb      	strh	r3, [r7, #14]
	uint32_t calculating_x, calculating_y = 0;
 80033e6:	2300      	movs	r3, #0
 80033e8:	61bb      	str	r3, [r7, #24]

	uint32_t samples = NO_OF_POSITION_SAMPLES;
 80033ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033ee:	617b      	str	r3, [r7, #20]
	uint32_t counted_samples = 0;
 80033f0:	2300      	movs	r3, #0
 80033f2:	613b      	str	r3, [r7, #16]

	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET);
 80033f4:	2200      	movs	r2, #0
 80033f6:	2140      	movs	r1, #64	; 0x40
 80033f8:	484d      	ldr	r0, [pc, #308]	; (8003530 <TP_Read_Coordinates+0x178>)
 80033fa:	f001 faf5 	bl	80049e8 <HAL_GPIO_WritePin>

	while ((samples > 0) && (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 80033fe:	e023      	b.n	8003448 <TP_Read_Coordinates+0x90>
	{
		TP_Write(CMD_RDY);
 8003400:	2090      	movs	r0, #144	; 0x90
 8003402:	f7ff ffa1 	bl	8003348 <TP_Write>

		rawy = TP_Read();
 8003406:	f7ff ff73 	bl	80032f0 <TP_Read>
 800340a:	4603      	mov	r3, r0
 800340c:	81fb      	strh	r3, [r7, #14]
		avg_y += rawy;
 800340e:	89fb      	ldrh	r3, [r7, #14]
 8003410:	6a3a      	ldr	r2, [r7, #32]
 8003412:	4413      	add	r3, r2
 8003414:	623b      	str	r3, [r7, #32]
		calculating_y += rawy;
 8003416:	89fb      	ldrh	r3, [r7, #14]
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4413      	add	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]

		TP_Write(CMD_RDX);
 800341e:	20d0      	movs	r0, #208	; 0xd0
 8003420:	f7ff ff92 	bl	8003348 <TP_Write>
		rawx = TP_Read();
 8003424:	f7ff ff64 	bl	80032f0 <TP_Read>
 8003428:	4603      	mov	r3, r0
 800342a:	81bb      	strh	r3, [r7, #12]
		avg_x += rawx;
 800342c:	89bb      	ldrh	r3, [r7, #12]
 800342e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003430:	4413      	add	r3, r2
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
		calculating_x += rawx;
 8003434:	89bb      	ldrh	r3, [r7, #12]
 8003436:	69fa      	ldr	r2, [r7, #28]
 8003438:	4413      	add	r3, r2
 800343a:	61fb      	str	r3, [r7, #28]
		samples--;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	3b01      	subs	r3, #1
 8003440:	617b      	str	r3, [r7, #20]
		counted_samples++;
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	3301      	adds	r3, #1
 8003446:	613b      	str	r3, [r7, #16]
	while ((samples > 0) && (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d006      	beq.n	800345c <TP_Read_Coordinates+0xa4>
 800344e:	2104      	movs	r1, #4
 8003450:	4837      	ldr	r0, [pc, #220]	; (8003530 <TP_Read_Coordinates+0x178>)
 8003452:	f001 fab1 	bl	80049b8 <HAL_GPIO_ReadPin>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d0d1      	beq.n	8003400 <TP_Read_Coordinates+0x48>
	};

	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 800345c:	2201      	movs	r2, #1
 800345e:	2140      	movs	r1, #64	; 0x40
 8003460:	4833      	ldr	r0, [pc, #204]	; (8003530 <TP_Read_Coordinates+0x178>)
 8003462:	f001 fac1 	bl	80049e8 <HAL_GPIO_WritePin>

	if ((counted_samples == NO_OF_POSITION_SAMPLES)
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800346c:	d14d      	bne.n	800350a <TP_Read_Coordinates+0x152>
			&& (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 800346e:	2104      	movs	r1, #4
 8003470:	482f      	ldr	r0, [pc, #188]	; (8003530 <TP_Read_Coordinates+0x178>)
 8003472:	f001 faa1 	bl	80049b8 <HAL_GPIO_ReadPin>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d146      	bne.n	800350a <TP_Read_Coordinates+0x152>
	{

		calculating_x /= counted_samples;
 800347c:	69fa      	ldr	r2, [r7, #28]
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	fbb2 f3f3 	udiv	r3, r2, r3
 8003484:	61fb      	str	r3, [r7, #28]
		calculating_y /= counted_samples;
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	fbb2 f3f3 	udiv	r3, r2, r3
 800348e:	61bb      	str	r3, [r7, #24]

		rawx = calculating_x;
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	81bb      	strh	r3, [r7, #12]
		rawy = calculating_y;
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	81fb      	strh	r3, [r7, #14]

		rawx *= -1;
 8003498:	89bb      	ldrh	r3, [r7, #12]
 800349a:	425b      	negs	r3, r3
 800349c:	81bb      	strh	r3, [r7, #12]
		rawy *= -1;
 800349e:	89fb      	ldrh	r3, [r7, #14]
 80034a0:	425b      	negs	r3, r3
 80034a2:	81fb      	strh	r3, [r7, #14]

		//CONVERTING 16bit Value to Screen coordinates
		// 65535/273 = 240!
		// 65535/204 = 320!
		Coordinates[0] = ((240 - (rawx / X_TRANSLATION)) - X_OFFSET)
 80034a4:	89ba      	ldrh	r2, [r7, #12]
 80034a6:	4b23      	ldr	r3, [pc, #140]	; (8003534 <TP_Read_Coordinates+0x17c>)
 80034a8:	fba3 1302 	umull	r1, r3, r3, r2
 80034ac:	1ad2      	subs	r2, r2, r3
 80034ae:	0852      	lsrs	r2, r2, #1
 80034b0:	4413      	add	r3, r2
 80034b2:	0a1b      	lsrs	r3, r3, #8
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	f1c3 03e3 	rsb	r3, r3, #227	; 0xe3
				* X_MAGNITUDE;
 80034ba:	ee07 3a90 	vmov	s15, r3
 80034be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80034c2:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8003528 <TP_Read_Coordinates+0x170>
 80034c6:	ee27 7b06 	vmul.f64	d7, d7, d6
		Coordinates[0] = ((240 - (rawx / X_TRANSLATION)) - X_OFFSET)
 80034ca:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80034ce:	ee17 3a90 	vmov	r3, s15
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	801a      	strh	r2, [r3, #0]
		Coordinates[1] = ((rawy / Y_TRANSLATION) - Y_OFFSET) * Y_MAGNITUDE;
 80034d8:	89fb      	ldrh	r3, [r7, #14]
 80034da:	4a17      	ldr	r2, [pc, #92]	; (8003538 <TP_Read_Coordinates+0x180>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	09db      	lsrs	r3, r3, #7
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b0f      	subs	r3, #15
 80034e6:	ee07 3a90 	vmov	s15, r3
 80034ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80034ee:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8003528 <TP_Read_Coordinates+0x170>
 80034f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3302      	adds	r3, #2
 80034fa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80034fe:	ee17 2a90 	vmov	r2, s15
 8003502:	b292      	uxth	r2, r2
 8003504:	801a      	strh	r2, [r3, #0]

		return TOUCHPAD_DATA_OK;
 8003506:	2301      	movs	r3, #1
 8003508:	e007      	b.n	800351a <TP_Read_Coordinates+0x162>
	}
	else
	{
		Coordinates[0] = 0;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	801a      	strh	r2, [r3, #0]
		Coordinates[1] = 0;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3302      	adds	r3, #2
 8003514:	2200      	movs	r2, #0
 8003516:	801a      	strh	r2, [r3, #0]
		return TOUCHPAD_DATA_NOISY;
 8003518:	2300      	movs	r3, #0
	}
}
 800351a:	4618      	mov	r0, r3
 800351c:	3728      	adds	r7, #40	; 0x28
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	f3af 8000 	nop.w
 8003528:	28f5c28f 	.word	0x28f5c28f
 800352c:	3ff28f5c 	.word	0x3ff28f5c
 8003530:	40021000 	.word	0x40021000
 8003534:	e01e01e1 	.word	0xe01e01e1
 8003538:	a0a0a0a1 	.word	0xa0a0a0a1

0800353c <TP_Touchpad_Pressed>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 8003540:	2104      	movs	r1, #4
 8003542:	4805      	ldr	r0, [pc, #20]	; (8003558 <TP_Touchpad_Pressed+0x1c>)
 8003544:	f001 fa38 	bl	80049b8 <HAL_GPIO_ReadPin>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <TP_Touchpad_Pressed+0x16>
	{
		return TOUCHPAD_PRESSED;
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <TP_Touchpad_Pressed+0x18>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 8003552:	2300      	movs	r3, #0
	}
}
 8003554:	4618      	mov	r0, r3
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40021000 	.word	0x40021000

0800355c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003560:	4b08      	ldr	r3, [pc, #32]	; (8003584 <HAL_Init+0x28>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a07      	ldr	r2, [pc, #28]	; (8003584 <HAL_Init+0x28>)
 8003566:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800356a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800356c:	2003      	movs	r0, #3
 800356e:	f000 fd1b 	bl	8003fa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003572:	2000      	movs	r0, #0
 8003574:	f000 f808 	bl	8003588 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003578:	f7fe fc9c 	bl	8001eb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40023c00 	.word	0x40023c00

08003588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003590:	4b12      	ldr	r3, [pc, #72]	; (80035dc <HAL_InitTick+0x54>)
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4b12      	ldr	r3, [pc, #72]	; (80035e0 <HAL_InitTick+0x58>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	4619      	mov	r1, r3
 800359a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800359e:	fbb3 f3f1 	udiv	r3, r3, r1
 80035a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 fd33 	bl	8004012 <HAL_SYSTICK_Config>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e00e      	b.n	80035d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b0f      	cmp	r3, #15
 80035ba:	d80a      	bhi.n	80035d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035bc:	2200      	movs	r2, #0
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	f04f 30ff 	mov.w	r0, #4294967295
 80035c4:	f000 fcfb 	bl	8003fbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035c8:	4a06      	ldr	r2, [pc, #24]	; (80035e4 <HAL_InitTick+0x5c>)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	e000      	b.n	80035d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	20000000 	.word	0x20000000
 80035e0:	2000000c 	.word	0x2000000c
 80035e4:	20000008 	.word	0x20000008

080035e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035ec:	4b06      	ldr	r3, [pc, #24]	; (8003608 <HAL_IncTick+0x20>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	4b06      	ldr	r3, [pc, #24]	; (800360c <HAL_IncTick+0x24>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4413      	add	r3, r2
 80035f8:	4a04      	ldr	r2, [pc, #16]	; (800360c <HAL_IncTick+0x24>)
 80035fa:	6013      	str	r3, [r2, #0]
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	2000000c 	.word	0x2000000c
 800360c:	20000528 	.word	0x20000528

08003610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  return uwTick;
 8003614:	4b03      	ldr	r3, [pc, #12]	; (8003624 <HAL_GetTick+0x14>)
 8003616:	681b      	ldr	r3, [r3, #0]
}
 8003618:	4618      	mov	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	20000528 	.word	0x20000528

08003628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003630:	f7ff ffee 	bl	8003610 <HAL_GetTick>
 8003634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003640:	d005      	beq.n	800364e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003642:	4b0a      	ldr	r3, [pc, #40]	; (800366c <HAL_Delay+0x44>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	461a      	mov	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4413      	add	r3, r2
 800364c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800364e:	bf00      	nop
 8003650:	f7ff ffde 	bl	8003610 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	429a      	cmp	r2, r3
 800365e:	d8f7      	bhi.n	8003650 <HAL_Delay+0x28>
  {
  }
}
 8003660:	bf00      	nop
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	2000000c 	.word	0x2000000c

08003670 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003678:	2300      	movs	r3, #0
 800367a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e031      	b.n	80036ea <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	2b00      	cmp	r3, #0
 800368c:	d109      	bne.n	80036a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7fd fa6a 	bl	8000b68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	f003 0310 	and.w	r3, r3, #16
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d116      	bne.n	80036dc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036b2:	4b10      	ldr	r3, [pc, #64]	; (80036f4 <HAL_ADC_Init+0x84>)
 80036b4:	4013      	ands	r3, r2
 80036b6:	f043 0202 	orr.w	r2, r3, #2
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fa9e 	bl	8003c00 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f023 0303 	bic.w	r3, r3, #3
 80036d2:	f043 0201 	orr.w	r2, r3, #1
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	641a      	str	r2, [r3, #64]	; 0x40
 80036da:	e001      	b.n	80036e0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80036e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	ffffeefd 	.word	0xffffeefd

080036f8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	2300      	movs	r3, #0
 8003706:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	f003 0320 	and.w	r3, r3, #32
 8003726:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d049      	beq.n	80037c2 <HAL_ADC_IRQHandler+0xca>
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d046      	beq.n	80037c2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003738:	f003 0310 	and.w	r3, r3, #16
 800373c:	2b00      	cmp	r3, #0
 800373e:	d105      	bne.n	800374c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003744:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d12b      	bne.n	80037b2 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800375e:	2b00      	cmp	r3, #0
 8003760:	d127      	bne.n	80037b2 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003768:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800376c:	2b00      	cmp	r3, #0
 800376e:	d006      	beq.n	800377e <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800377a:	2b00      	cmp	r3, #0
 800377c:	d119      	bne.n	80037b2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 0220 	bic.w	r2, r2, #32
 800378c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d105      	bne.n	80037b2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	f043 0201 	orr.w	r2, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f8b0 	bl	8003918 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f06f 0212 	mvn.w	r2, #18
 80037c0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 0304 	and.w	r3, r3, #4
 80037c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d057      	beq.n	8003888 <HAL_ADC_IRQHandler+0x190>
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d054      	beq.n	8003888 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d105      	bne.n	80037f6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d139      	bne.n	8003878 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800380a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800380e:	2b00      	cmp	r3, #0
 8003810:	d006      	beq.n	8003820 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800381c:	2b00      	cmp	r3, #0
 800381e:	d12b      	bne.n	8003878 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800382a:	2b00      	cmp	r3, #0
 800382c:	d124      	bne.n	8003878 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003838:	2b00      	cmp	r3, #0
 800383a:	d11d      	bne.n	8003878 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003840:	2b00      	cmp	r3, #0
 8003842:	d119      	bne.n	8003878 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003852:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d105      	bne.n	8003878 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003870:	f043 0201 	orr.w	r2, r3, #1
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 fabb 	bl	8003df4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f06f 020c 	mvn.w	r2, #12
 8003886:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003896:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d017      	beq.n	80038ce <HAL_ADC_IRQHandler+0x1d6>
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d014      	beq.n	80038ce <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d10d      	bne.n	80038ce <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f000 f834 	bl	800392c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f06f 0201 	mvn.w	r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f003 0320 	and.w	r3, r3, #32
 80038d4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80038dc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d015      	beq.n	8003910 <HAL_ADC_IRQHandler+0x218>
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d012      	beq.n	8003910 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ee:	f043 0202 	orr.w	r2, r3, #2
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f06f 0220 	mvn.w	r2, #32
 80038fe:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 f81d 	bl	8003940 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f06f 0220 	mvn.w	r2, #32
 800390e:	601a      	str	r2, [r3, #0]
  }
}
 8003910:	bf00      	nop
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003954:	b480      	push	{r7}
 8003956:	b085      	sub	sp, #20
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003968:	2b01      	cmp	r3, #1
 800396a:	d101      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x1c>
 800396c:	2302      	movs	r3, #2
 800396e:	e136      	b.n	8003bde <HAL_ADC_ConfigChannel+0x28a>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b09      	cmp	r3, #9
 800397e:	d93a      	bls.n	80039f6 <HAL_ADC_ConfigChannel+0xa2>
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003988:	d035      	beq.n	80039f6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68d9      	ldr	r1, [r3, #12]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	b29b      	uxth	r3, r3
 8003996:	461a      	mov	r2, r3
 8003998:	4613      	mov	r3, r2
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	4413      	add	r3, r2
 800399e:	3b1e      	subs	r3, #30
 80039a0:	2207      	movs	r2, #7
 80039a2:	fa02 f303 	lsl.w	r3, r2, r3
 80039a6:	43da      	mvns	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	400a      	ands	r2, r1
 80039ae:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a8d      	ldr	r2, [pc, #564]	; (8003bec <HAL_ADC_ConfigChannel+0x298>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d10a      	bne.n	80039d0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68d9      	ldr	r1, [r3, #12]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	061a      	lsls	r2, r3, #24
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ce:	e035      	b.n	8003a3c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68d9      	ldr	r1, [r3, #12]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	689a      	ldr	r2, [r3, #8]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	b29b      	uxth	r3, r3
 80039e0:	4618      	mov	r0, r3
 80039e2:	4603      	mov	r3, r0
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	4403      	add	r3, r0
 80039e8:	3b1e      	subs	r3, #30
 80039ea:	409a      	lsls	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	430a      	orrs	r2, r1
 80039f2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039f4:	e022      	b.n	8003a3c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6919      	ldr	r1, [r3, #16]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	461a      	mov	r2, r3
 8003a04:	4613      	mov	r3, r2
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	4413      	add	r3, r2
 8003a0a:	2207      	movs	r2, #7
 8003a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a10:	43da      	mvns	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	400a      	ands	r2, r1
 8003a18:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6919      	ldr	r1, [r3, #16]
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	4403      	add	r3, r0
 8003a32:	409a      	lsls	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	2b06      	cmp	r3, #6
 8003a42:	d824      	bhi.n	8003a8e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4413      	add	r3, r2
 8003a54:	3b05      	subs	r3, #5
 8003a56:	221f      	movs	r2, #31
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	43da      	mvns	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	400a      	ands	r2, r1
 8003a64:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	4618      	mov	r0, r3
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	4413      	add	r3, r2
 8003a7e:	3b05      	subs	r3, #5
 8003a80:	fa00 f203 	lsl.w	r2, r0, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	635a      	str	r2, [r3, #52]	; 0x34
 8003a8c:	e04c      	b.n	8003b28 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b0c      	cmp	r3, #12
 8003a94:	d824      	bhi.n	8003ae0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	3b23      	subs	r3, #35	; 0x23
 8003aa8:	221f      	movs	r2, #31
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43da      	mvns	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	400a      	ands	r2, r1
 8003ab6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	4613      	mov	r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	3b23      	subs	r3, #35	; 0x23
 8003ad2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	631a      	str	r2, [r3, #48]	; 0x30
 8003ade:	e023      	b.n	8003b28 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	4613      	mov	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	3b41      	subs	r3, #65	; 0x41
 8003af2:	221f      	movs	r2, #31
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	43da      	mvns	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	400a      	ands	r2, r1
 8003b00:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	4618      	mov	r0, r3
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	3b41      	subs	r3, #65	; 0x41
 8003b1c:	fa00 f203 	lsl.w	r2, r0, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a30      	ldr	r2, [pc, #192]	; (8003bf0 <HAL_ADC_ConfigChannel+0x29c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10a      	bne.n	8003b48 <HAL_ADC_ConfigChannel+0x1f4>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b3a:	d105      	bne.n	8003b48 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003b3c:	4b2d      	ldr	r3, [pc, #180]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	4a2c      	ldr	r2, [pc, #176]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b42:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003b46:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a28      	ldr	r2, [pc, #160]	; (8003bf0 <HAL_ADC_ConfigChannel+0x29c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d10f      	bne.n	8003b72 <HAL_ADC_ConfigChannel+0x21e>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2b12      	cmp	r3, #18
 8003b58:	d10b      	bne.n	8003b72 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003b5a:	4b26      	ldr	r3, [pc, #152]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	4a25      	ldr	r2, [pc, #148]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b60:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003b64:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003b66:	4b23      	ldr	r3, [pc, #140]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	4a22      	ldr	r2, [pc, #136]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b70:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a1e      	ldr	r2, [pc, #120]	; (8003bf0 <HAL_ADC_ConfigChannel+0x29c>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d12b      	bne.n	8003bd4 <HAL_ADC_ConfigChannel+0x280>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a1a      	ldr	r2, [pc, #104]	; (8003bec <HAL_ADC_ConfigChannel+0x298>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d003      	beq.n	8003b8e <HAL_ADC_ConfigChannel+0x23a>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b11      	cmp	r3, #17
 8003b8c:	d122      	bne.n	8003bd4 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003b8e:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	4a18      	ldr	r2, [pc, #96]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b94:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003b98:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003b9a:	4b16      	ldr	r3, [pc, #88]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	4a15      	ldr	r2, [pc, #84]	; (8003bf4 <HAL_ADC_ConfigChannel+0x2a0>)
 8003ba0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ba4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a10      	ldr	r2, [pc, #64]	; (8003bec <HAL_ADC_ConfigChannel+0x298>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d111      	bne.n	8003bd4 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003bb0:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <HAL_ADC_ConfigChannel+0x2a4>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a11      	ldr	r2, [pc, #68]	; (8003bfc <HAL_ADC_ConfigChannel+0x2a8>)
 8003bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bba:	0c9a      	lsrs	r2, r3, #18
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003bc6:	e002      	b.n	8003bce <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1f9      	bne.n	8003bc8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3714      	adds	r7, #20
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	10000012 	.word	0x10000012
 8003bf0:	40012000 	.word	0x40012000
 8003bf4:	40012300 	.word	0x40012300
 8003bf8:	20000000 	.word	0x20000000
 8003bfc:	431bde83 	.word	0x431bde83

08003c00 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003c08:	4b78      	ldr	r3, [pc, #480]	; (8003dec <ADC_Init+0x1ec>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	4a77      	ldr	r2, [pc, #476]	; (8003dec <ADC_Init+0x1ec>)
 8003c0e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003c12:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003c14:	4b75      	ldr	r3, [pc, #468]	; (8003dec <ADC_Init+0x1ec>)
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4973      	ldr	r1, [pc, #460]	; (8003dec <ADC_Init+0x1ec>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6859      	ldr	r1, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	021a      	lsls	r2, r3, #8
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003c54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689a      	ldr	r2, [r3, #8]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6899      	ldr	r1, [r3, #8]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8e:	4a58      	ldr	r2, [pc, #352]	; (8003df0 <ADC_Init+0x1f0>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d022      	beq.n	8003cda <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ca2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6899      	ldr	r1, [r3, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003cc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6899      	ldr	r1, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	609a      	str	r2, [r3, #8]
 8003cd8:	e00f      	b.n	8003cfa <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689a      	ldr	r2, [r3, #8]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ce8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003cf8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0202 	bic.w	r2, r2, #2
 8003d08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6899      	ldr	r1, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	005a      	lsls	r2, r3, #1
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d01b      	beq.n	8003d60 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d36:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6859      	ldr	r1, [r3, #4]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	3b01      	subs	r3, #1
 8003d54:	035a      	lsls	r2, r3, #13
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	e007      	b.n	8003d70 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	051a      	lsls	r2, r3, #20
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003da4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6899      	ldr	r1, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003db2:	025a      	lsls	r2, r3, #9
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689a      	ldr	r2, [r3, #8]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6899      	ldr	r1, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	029a      	lsls	r2, r3, #10
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	609a      	str	r2, [r3, #8]
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	40012300 	.word	0x40012300
 8003df0:	0f000001 	.word	0x0f000001

08003df4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <__NVIC_SetPriorityGrouping>:
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f003 0307 	and.w	r3, r3, #7
 8003e16:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e18:	4b0b      	ldr	r3, [pc, #44]	; (8003e48 <__NVIC_SetPriorityGrouping+0x40>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e24:	4013      	ands	r3, r2
 8003e26:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003e30:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <__NVIC_SetPriorityGrouping+0x44>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e36:	4a04      	ldr	r2, [pc, #16]	; (8003e48 <__NVIC_SetPriorityGrouping+0x40>)
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	60d3      	str	r3, [r2, #12]
}
 8003e3c:	bf00      	nop
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000ed00 	.word	0xe000ed00
 8003e4c:	05fa0000 	.word	0x05fa0000

08003e50 <__NVIC_GetPriorityGrouping>:
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e54:	4b04      	ldr	r3, [pc, #16]	; (8003e68 <__NVIC_GetPriorityGrouping+0x18>)
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	0a1b      	lsrs	r3, r3, #8
 8003e5a:	f003 0307 	and.w	r3, r3, #7
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	e000ed00 	.word	0xe000ed00

08003e6c <__NVIC_EnableIRQ>:
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	4603      	mov	r3, r0
 8003e74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	db0b      	blt.n	8003e96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	f003 021f 	and.w	r2, r3, #31
 8003e84:	4907      	ldr	r1, [pc, #28]	; (8003ea4 <__NVIC_EnableIRQ+0x38>)
 8003e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8a:	095b      	lsrs	r3, r3, #5
 8003e8c:	2001      	movs	r0, #1
 8003e8e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e96:	bf00      	nop
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	e000e100 	.word	0xe000e100

08003ea8 <__NVIC_SetPriority>:
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	4603      	mov	r3, r0
 8003eb0:	6039      	str	r1, [r7, #0]
 8003eb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	db0a      	blt.n	8003ed2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	b2da      	uxtb	r2, r3
 8003ec0:	490c      	ldr	r1, [pc, #48]	; (8003ef4 <__NVIC_SetPriority+0x4c>)
 8003ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec6:	0112      	lsls	r2, r2, #4
 8003ec8:	b2d2      	uxtb	r2, r2
 8003eca:	440b      	add	r3, r1
 8003ecc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ed0:	e00a      	b.n	8003ee8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	b2da      	uxtb	r2, r3
 8003ed6:	4908      	ldr	r1, [pc, #32]	; (8003ef8 <__NVIC_SetPriority+0x50>)
 8003ed8:	79fb      	ldrb	r3, [r7, #7]
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	3b04      	subs	r3, #4
 8003ee0:	0112      	lsls	r2, r2, #4
 8003ee2:	b2d2      	uxtb	r2, r2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	761a      	strb	r2, [r3, #24]
}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	e000e100 	.word	0xe000e100
 8003ef8:	e000ed00 	.word	0xe000ed00

08003efc <NVIC_EncodePriority>:
{
 8003efc:	b480      	push	{r7}
 8003efe:	b089      	sub	sp, #36	; 0x24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	f1c3 0307 	rsb	r3, r3, #7
 8003f16:	2b04      	cmp	r3, #4
 8003f18:	bf28      	it	cs
 8003f1a:	2304      	movcs	r3, #4
 8003f1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	3304      	adds	r3, #4
 8003f22:	2b06      	cmp	r3, #6
 8003f24:	d902      	bls.n	8003f2c <NVIC_EncodePriority+0x30>
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	3b03      	subs	r3, #3
 8003f2a:	e000      	b.n	8003f2e <NVIC_EncodePriority+0x32>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f30:	f04f 32ff 	mov.w	r2, #4294967295
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3a:	43da      	mvns	r2, r3
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	401a      	ands	r2, r3
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f44:	f04f 31ff 	mov.w	r1, #4294967295
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f4e:	43d9      	mvns	r1, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f54:	4313      	orrs	r3, r2
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3724      	adds	r7, #36	; 0x24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
	...

08003f64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f74:	d301      	bcc.n	8003f7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f76:	2301      	movs	r3, #1
 8003f78:	e00f      	b.n	8003f9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f7a:	4a0a      	ldr	r2, [pc, #40]	; (8003fa4 <SysTick_Config+0x40>)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f82:	210f      	movs	r1, #15
 8003f84:	f04f 30ff 	mov.w	r0, #4294967295
 8003f88:	f7ff ff8e 	bl	8003ea8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f8c:	4b05      	ldr	r3, [pc, #20]	; (8003fa4 <SysTick_Config+0x40>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f92:	4b04      	ldr	r3, [pc, #16]	; (8003fa4 <SysTick_Config+0x40>)
 8003f94:	2207      	movs	r2, #7
 8003f96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	e000e010 	.word	0xe000e010

08003fa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f7ff ff29 	bl	8003e08 <__NVIC_SetPriorityGrouping>
}
 8003fb6:	bf00      	nop
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b086      	sub	sp, #24
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	60b9      	str	r1, [r7, #8]
 8003fc8:	607a      	str	r2, [r7, #4]
 8003fca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fd0:	f7ff ff3e 	bl	8003e50 <__NVIC_GetPriorityGrouping>
 8003fd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	68b9      	ldr	r1, [r7, #8]
 8003fda:	6978      	ldr	r0, [r7, #20]
 8003fdc:	f7ff ff8e 	bl	8003efc <NVIC_EncodePriority>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fe6:	4611      	mov	r1, r2
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff ff5d 	bl	8003ea8 <__NVIC_SetPriority>
}
 8003fee:	bf00      	nop
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b082      	sub	sp, #8
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff ff31 	bl	8003e6c <__NVIC_EnableIRQ>
}
 800400a:	bf00      	nop
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff ffa2 	bl	8003f64 <SysTick_Config>
 8004020:	4603      	mov	r3, r0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
	...

0800402c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004038:	f7ff faea 	bl	8003610 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e099      	b.n	800417c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0201 	bic.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004068:	e00f      	b.n	800408a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800406a:	f7ff fad1 	bl	8003610 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b05      	cmp	r3, #5
 8004076:	d908      	bls.n	800408a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2220      	movs	r2, #32
 800407c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2203      	movs	r2, #3
 8004082:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e078      	b.n	800417c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0301 	and.w	r3, r3, #1
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1e8      	bne.n	800406a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	4b38      	ldr	r3, [pc, #224]	; (8004184 <HAL_DMA_Init+0x158>)
 80040a4:	4013      	ands	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	2b04      	cmp	r3, #4
 80040e2:	d107      	bne.n	80040f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ec:	4313      	orrs	r3, r2
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	f023 0307 	bic.w	r3, r3, #7
 800410a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	4313      	orrs	r3, r2
 8004114:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	2b04      	cmp	r3, #4
 800411c:	d117      	bne.n	800414e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	4313      	orrs	r3, r2
 8004126:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00e      	beq.n	800414e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fa19 	bl	8004568 <DMA_CheckFifoParam>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d008      	beq.n	800414e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2240      	movs	r2, #64	; 0x40
 8004140:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800414a:	2301      	movs	r3, #1
 800414c:	e016      	b.n	800417c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f9d0 	bl	80044fc <DMA_CalcBaseAndBitshift>
 800415c:	4603      	mov	r3, r0
 800415e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004164:	223f      	movs	r2, #63	; 0x3f
 8004166:	409a      	lsls	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	e010803f 	.word	0xe010803f

08004188 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b02      	cmp	r3, #2
 800419a:	d004      	beq.n	80041a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2280      	movs	r2, #128	; 0x80
 80041a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e00c      	b.n	80041c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2205      	movs	r2, #5
 80041aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0201 	bic.w	r2, r2, #1
 80041bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80041d4:	2300      	movs	r3, #0
 80041d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80041d8:	4b8e      	ldr	r3, [pc, #568]	; (8004414 <HAL_DMA_IRQHandler+0x248>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a8e      	ldr	r2, [pc, #568]	; (8004418 <HAL_DMA_IRQHandler+0x24c>)
 80041de:	fba2 2303 	umull	r2, r3, r2, r3
 80041e2:	0a9b      	lsrs	r3, r3, #10
 80041e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f6:	2208      	movs	r2, #8
 80041f8:	409a      	lsls	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	4013      	ands	r3, r2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d01a      	beq.n	8004238 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b00      	cmp	r3, #0
 800420e:	d013      	beq.n	8004238 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0204 	bic.w	r2, r2, #4
 800421e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004224:	2208      	movs	r2, #8
 8004226:	409a      	lsls	r2, r3
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004230:	f043 0201 	orr.w	r2, r3, #1
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800423c:	2201      	movs	r2, #1
 800423e:	409a      	lsls	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4013      	ands	r3, r2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d012      	beq.n	800426e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00b      	beq.n	800426e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425a:	2201      	movs	r2, #1
 800425c:	409a      	lsls	r2, r3
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004266:	f043 0202 	orr.w	r2, r3, #2
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004272:	2204      	movs	r2, #4
 8004274:	409a      	lsls	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	4013      	ands	r3, r2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d012      	beq.n	80042a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00b      	beq.n	80042a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004290:	2204      	movs	r2, #4
 8004292:	409a      	lsls	r2, r3
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429c:	f043 0204 	orr.w	r2, r3, #4
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a8:	2210      	movs	r2, #16
 80042aa:	409a      	lsls	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d043      	beq.n	800433c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d03c      	beq.n	800433c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c6:	2210      	movs	r2, #16
 80042c8:	409a      	lsls	r2, r3
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d018      	beq.n	800430e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d108      	bne.n	80042fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d024      	beq.n	800433c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	4798      	blx	r3
 80042fa:	e01f      	b.n	800433c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004300:	2b00      	cmp	r3, #0
 8004302:	d01b      	beq.n	800433c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	4798      	blx	r3
 800430c:	e016      	b.n	800433c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004318:	2b00      	cmp	r3, #0
 800431a:	d107      	bne.n	800432c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0208 	bic.w	r2, r2, #8
 800432a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004330:	2b00      	cmp	r3, #0
 8004332:	d003      	beq.n	800433c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004340:	2220      	movs	r2, #32
 8004342:	409a      	lsls	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4013      	ands	r3, r2
 8004348:	2b00      	cmp	r3, #0
 800434a:	f000 808f 	beq.w	800446c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0310 	and.w	r3, r3, #16
 8004358:	2b00      	cmp	r3, #0
 800435a:	f000 8087 	beq.w	800446c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004362:	2220      	movs	r2, #32
 8004364:	409a      	lsls	r2, r3
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b05      	cmp	r3, #5
 8004374:	d136      	bne.n	80043e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f022 0216 	bic.w	r2, r2, #22
 8004384:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	695a      	ldr	r2, [r3, #20]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004394:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	2b00      	cmp	r3, #0
 800439c:	d103      	bne.n	80043a6 <HAL_DMA_IRQHandler+0x1da>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d007      	beq.n	80043b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0208 	bic.w	r2, r2, #8
 80043b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ba:	223f      	movs	r2, #63	; 0x3f
 80043bc:	409a      	lsls	r2, r3
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d07e      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	4798      	blx	r3
        }
        return;
 80043e2:	e079      	b.n	80044d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d01d      	beq.n	800442e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d10d      	bne.n	800441c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004404:	2b00      	cmp	r3, #0
 8004406:	d031      	beq.n	800446c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	4798      	blx	r3
 8004410:	e02c      	b.n	800446c <HAL_DMA_IRQHandler+0x2a0>
 8004412:	bf00      	nop
 8004414:	20000000 	.word	0x20000000
 8004418:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004420:	2b00      	cmp	r3, #0
 8004422:	d023      	beq.n	800446c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	4798      	blx	r3
 800442c:	e01e      	b.n	800446c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10f      	bne.n	800445c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0210 	bic.w	r2, r2, #16
 800444a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004470:	2b00      	cmp	r3, #0
 8004472:	d032      	beq.n	80044da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	2b00      	cmp	r3, #0
 800447e:	d022      	beq.n	80044c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2205      	movs	r2, #5
 8004484:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 0201 	bic.w	r2, r2, #1
 8004496:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	3301      	adds	r3, #1
 800449c:	60bb      	str	r3, [r7, #8]
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d307      	bcc.n	80044b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f2      	bne.n	8004498 <HAL_DMA_IRQHandler+0x2cc>
 80044b2:	e000      	b.n	80044b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80044b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d005      	beq.n	80044da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	4798      	blx	r3
 80044d6:	e000      	b.n	80044da <HAL_DMA_IRQHandler+0x30e>
        return;
 80044d8:	bf00      	nop
    }
  }
}
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044ee:	b2db      	uxtb	r3, r3
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	b2db      	uxtb	r3, r3
 800450a:	3b10      	subs	r3, #16
 800450c:	4a13      	ldr	r2, [pc, #76]	; (800455c <DMA_CalcBaseAndBitshift+0x60>)
 800450e:	fba2 2303 	umull	r2, r3, r2, r3
 8004512:	091b      	lsrs	r3, r3, #4
 8004514:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004516:	4a12      	ldr	r2, [pc, #72]	; (8004560 <DMA_CalcBaseAndBitshift+0x64>)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4413      	add	r3, r2
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	461a      	mov	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2b03      	cmp	r3, #3
 8004528:	d908      	bls.n	800453c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	4b0c      	ldr	r3, [pc, #48]	; (8004564 <DMA_CalcBaseAndBitshift+0x68>)
 8004532:	4013      	ands	r3, r2
 8004534:	1d1a      	adds	r2, r3, #4
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	659a      	str	r2, [r3, #88]	; 0x58
 800453a:	e006      	b.n	800454a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	461a      	mov	r2, r3
 8004542:	4b08      	ldr	r3, [pc, #32]	; (8004564 <DMA_CalcBaseAndBitshift+0x68>)
 8004544:	4013      	ands	r3, r2
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800454e:	4618      	mov	r0, r3
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	aaaaaaab 	.word	0xaaaaaaab
 8004560:	0800d598 	.word	0x0800d598
 8004564:	fffffc00 	.word	0xfffffc00

08004568 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004570:	2300      	movs	r3, #0
 8004572:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004578:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d11f      	bne.n	80045c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	2b03      	cmp	r3, #3
 8004586:	d856      	bhi.n	8004636 <DMA_CheckFifoParam+0xce>
 8004588:	a201      	add	r2, pc, #4	; (adr r2, 8004590 <DMA_CheckFifoParam+0x28>)
 800458a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800458e:	bf00      	nop
 8004590:	080045a1 	.word	0x080045a1
 8004594:	080045b3 	.word	0x080045b3
 8004598:	080045a1 	.word	0x080045a1
 800459c:	08004637 	.word	0x08004637
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d046      	beq.n	800463a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b0:	e043      	b.n	800463a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045ba:	d140      	bne.n	800463e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045c0:	e03d      	b.n	800463e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045ca:	d121      	bne.n	8004610 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d837      	bhi.n	8004642 <DMA_CheckFifoParam+0xda>
 80045d2:	a201      	add	r2, pc, #4	; (adr r2, 80045d8 <DMA_CheckFifoParam+0x70>)
 80045d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d8:	080045e9 	.word	0x080045e9
 80045dc:	080045ef 	.word	0x080045ef
 80045e0:	080045e9 	.word	0x080045e9
 80045e4:	08004601 	.word	0x08004601
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
      break;
 80045ec:	e030      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d025      	beq.n	8004646 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045fe:	e022      	b.n	8004646 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004604:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004608:	d11f      	bne.n	800464a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800460e:	e01c      	b.n	800464a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b02      	cmp	r3, #2
 8004614:	d903      	bls.n	800461e <DMA_CheckFifoParam+0xb6>
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b03      	cmp	r3, #3
 800461a:	d003      	beq.n	8004624 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800461c:	e018      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	73fb      	strb	r3, [r7, #15]
      break;
 8004622:	e015      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004628:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00e      	beq.n	800464e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	73fb      	strb	r3, [r7, #15]
      break;
 8004634:	e00b      	b.n	800464e <DMA_CheckFifoParam+0xe6>
      break;
 8004636:	bf00      	nop
 8004638:	e00a      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 800463a:	bf00      	nop
 800463c:	e008      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 800463e:	bf00      	nop
 8004640:	e006      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 8004642:	bf00      	nop
 8004644:	e004      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 8004646:	bf00      	nop
 8004648:	e002      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;   
 800464a:	bf00      	nop
 800464c:	e000      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 800464e:	bf00      	nop
    }
  } 
  
  return status; 
 8004650:	7bfb      	ldrb	r3, [r7, #15]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop

08004660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004660:	b480      	push	{r7}
 8004662:	b089      	sub	sp, #36	; 0x24
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800466a:	2300      	movs	r3, #0
 800466c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004672:	2300      	movs	r3, #0
 8004674:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004676:	2300      	movs	r3, #0
 8004678:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800467a:	2300      	movs	r3, #0
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	e175      	b.n	800496c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004680:	2201      	movs	r2, #1
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	fa02 f303 	lsl.w	r3, r2, r3
 8004688:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	4013      	ands	r3, r2
 8004692:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	429a      	cmp	r2, r3
 800469a:	f040 8164 	bne.w	8004966 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f003 0303 	and.w	r3, r3, #3
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d005      	beq.n	80046b6 <HAL_GPIO_Init+0x56>
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f003 0303 	and.w	r3, r3, #3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d130      	bne.n	8004718 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	2203      	movs	r2, #3
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	43db      	mvns	r3, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4013      	ands	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	fa02 f303 	lsl.w	r3, r2, r3
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	4313      	orrs	r3, r2
 80046de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	69ba      	ldr	r2, [r7, #24]
 80046e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046ec:	2201      	movs	r2, #1
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	43db      	mvns	r3, r3
 80046f6:	69ba      	ldr	r2, [r7, #24]
 80046f8:	4013      	ands	r3, r2
 80046fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	091b      	lsrs	r3, r3, #4
 8004702:	f003 0201 	and.w	r2, r3, #1
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	fa02 f303 	lsl.w	r3, r2, r3
 800470c:	69ba      	ldr	r2, [r7, #24]
 800470e:	4313      	orrs	r3, r2
 8004710:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f003 0303 	and.w	r3, r3, #3
 8004720:	2b03      	cmp	r3, #3
 8004722:	d017      	beq.n	8004754 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	005b      	lsls	r3, r3, #1
 800472e:	2203      	movs	r2, #3
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	4013      	ands	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	689a      	ldr	r2, [r3, #8]
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	005b      	lsls	r3, r3, #1
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	69ba      	ldr	r2, [r7, #24]
 800474a:	4313      	orrs	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f003 0303 	and.w	r3, r3, #3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d123      	bne.n	80047a8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	08da      	lsrs	r2, r3, #3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	3208      	adds	r2, #8
 8004768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800476c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	f003 0307 	and.w	r3, r3, #7
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	220f      	movs	r2, #15
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	43db      	mvns	r3, r3
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	4013      	ands	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	f003 0307 	and.w	r3, r3, #7
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	4313      	orrs	r3, r2
 8004798:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	08da      	lsrs	r2, r3, #3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	3208      	adds	r2, #8
 80047a2:	69b9      	ldr	r1, [r7, #24]
 80047a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	2203      	movs	r2, #3
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	43db      	mvns	r3, r3
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	4013      	ands	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f003 0203 	and.w	r2, r3, #3
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 80be 	beq.w	8004966 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047ea:	4b66      	ldr	r3, [pc, #408]	; (8004984 <HAL_GPIO_Init+0x324>)
 80047ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ee:	4a65      	ldr	r2, [pc, #404]	; (8004984 <HAL_GPIO_Init+0x324>)
 80047f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047f4:	6453      	str	r3, [r2, #68]	; 0x44
 80047f6:	4b63      	ldr	r3, [pc, #396]	; (8004984 <HAL_GPIO_Init+0x324>)
 80047f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004802:	4a61      	ldr	r2, [pc, #388]	; (8004988 <HAL_GPIO_Init+0x328>)
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	089b      	lsrs	r3, r3, #2
 8004808:	3302      	adds	r3, #2
 800480a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800480e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	220f      	movs	r2, #15
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4013      	ands	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a58      	ldr	r2, [pc, #352]	; (800498c <HAL_GPIO_Init+0x32c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d037      	beq.n	800489e <HAL_GPIO_Init+0x23e>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a57      	ldr	r2, [pc, #348]	; (8004990 <HAL_GPIO_Init+0x330>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d031      	beq.n	800489a <HAL_GPIO_Init+0x23a>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a56      	ldr	r2, [pc, #344]	; (8004994 <HAL_GPIO_Init+0x334>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d02b      	beq.n	8004896 <HAL_GPIO_Init+0x236>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a55      	ldr	r2, [pc, #340]	; (8004998 <HAL_GPIO_Init+0x338>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d025      	beq.n	8004892 <HAL_GPIO_Init+0x232>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a54      	ldr	r2, [pc, #336]	; (800499c <HAL_GPIO_Init+0x33c>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d01f      	beq.n	800488e <HAL_GPIO_Init+0x22e>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a53      	ldr	r2, [pc, #332]	; (80049a0 <HAL_GPIO_Init+0x340>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d019      	beq.n	800488a <HAL_GPIO_Init+0x22a>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a52      	ldr	r2, [pc, #328]	; (80049a4 <HAL_GPIO_Init+0x344>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d013      	beq.n	8004886 <HAL_GPIO_Init+0x226>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a51      	ldr	r2, [pc, #324]	; (80049a8 <HAL_GPIO_Init+0x348>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d00d      	beq.n	8004882 <HAL_GPIO_Init+0x222>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a50      	ldr	r2, [pc, #320]	; (80049ac <HAL_GPIO_Init+0x34c>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d007      	beq.n	800487e <HAL_GPIO_Init+0x21e>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a4f      	ldr	r2, [pc, #316]	; (80049b0 <HAL_GPIO_Init+0x350>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d101      	bne.n	800487a <HAL_GPIO_Init+0x21a>
 8004876:	2309      	movs	r3, #9
 8004878:	e012      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 800487a:	230a      	movs	r3, #10
 800487c:	e010      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 800487e:	2308      	movs	r3, #8
 8004880:	e00e      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 8004882:	2307      	movs	r3, #7
 8004884:	e00c      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 8004886:	2306      	movs	r3, #6
 8004888:	e00a      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 800488a:	2305      	movs	r3, #5
 800488c:	e008      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 800488e:	2304      	movs	r3, #4
 8004890:	e006      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 8004892:	2303      	movs	r3, #3
 8004894:	e004      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 8004896:	2302      	movs	r3, #2
 8004898:	e002      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <HAL_GPIO_Init+0x240>
 800489e:	2300      	movs	r3, #0
 80048a0:	69fa      	ldr	r2, [r7, #28]
 80048a2:	f002 0203 	and.w	r2, r2, #3
 80048a6:	0092      	lsls	r2, r2, #2
 80048a8:	4093      	lsls	r3, r2
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80048b0:	4935      	ldr	r1, [pc, #212]	; (8004988 <HAL_GPIO_Init+0x328>)
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	089b      	lsrs	r3, r3, #2
 80048b6:	3302      	adds	r3, #2
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048be:	4b3d      	ldr	r3, [pc, #244]	; (80049b4 <HAL_GPIO_Init+0x354>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	43db      	mvns	r3, r3
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	4013      	ands	r3, r2
 80048cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	4313      	orrs	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048e2:	4a34      	ldr	r2, [pc, #208]	; (80049b4 <HAL_GPIO_Init+0x354>)
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048e8:	4b32      	ldr	r3, [pc, #200]	; (80049b4 <HAL_GPIO_Init+0x354>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	43db      	mvns	r3, r3
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	4013      	ands	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004904:	69ba      	ldr	r2, [r7, #24]
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	4313      	orrs	r3, r2
 800490a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800490c:	4a29      	ldr	r2, [pc, #164]	; (80049b4 <HAL_GPIO_Init+0x354>)
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004912:	4b28      	ldr	r3, [pc, #160]	; (80049b4 <HAL_GPIO_Init+0x354>)
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	43db      	mvns	r3, r3
 800491c:	69ba      	ldr	r2, [r7, #24]
 800491e:	4013      	ands	r3, r2
 8004920:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d003      	beq.n	8004936 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800492e:	69ba      	ldr	r2, [r7, #24]
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	4313      	orrs	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004936:	4a1f      	ldr	r2, [pc, #124]	; (80049b4 <HAL_GPIO_Init+0x354>)
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800493c:	4b1d      	ldr	r3, [pc, #116]	; (80049b4 <HAL_GPIO_Init+0x354>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	43db      	mvns	r3, r3
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	4013      	ands	r3, r2
 800494a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d003      	beq.n	8004960 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	4313      	orrs	r3, r2
 800495e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004960:	4a14      	ldr	r2, [pc, #80]	; (80049b4 <HAL_GPIO_Init+0x354>)
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	3301      	adds	r3, #1
 800496a:	61fb      	str	r3, [r7, #28]
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	2b0f      	cmp	r3, #15
 8004970:	f67f ae86 	bls.w	8004680 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004974:	bf00      	nop
 8004976:	bf00      	nop
 8004978:	3724      	adds	r7, #36	; 0x24
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40023800 	.word	0x40023800
 8004988:	40013800 	.word	0x40013800
 800498c:	40020000 	.word	0x40020000
 8004990:	40020400 	.word	0x40020400
 8004994:	40020800 	.word	0x40020800
 8004998:	40020c00 	.word	0x40020c00
 800499c:	40021000 	.word	0x40021000
 80049a0:	40021400 	.word	0x40021400
 80049a4:	40021800 	.word	0x40021800
 80049a8:	40021c00 	.word	0x40021c00
 80049ac:	40022000 	.word	0x40022000
 80049b0:	40022400 	.word	0x40022400
 80049b4:	40013c00 	.word	0x40013c00

080049b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	460b      	mov	r3, r1
 80049c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	887b      	ldrh	r3, [r7, #2]
 80049ca:	4013      	ands	r3, r2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d002      	beq.n	80049d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049d0:	2301      	movs	r3, #1
 80049d2:	73fb      	strb	r3, [r7, #15]
 80049d4:	e001      	b.n	80049da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049d6:	2300      	movs	r3, #0
 80049d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049da:	7bfb      	ldrb	r3, [r7, #15]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	460b      	mov	r3, r1
 80049f2:	807b      	strh	r3, [r7, #2]
 80049f4:	4613      	mov	r3, r2
 80049f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049f8:	787b      	ldrb	r3, [r7, #1]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d003      	beq.n	8004a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049fe:	887a      	ldrh	r2, [r7, #2]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004a04:	e003      	b.n	8004a0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004a06:	887b      	ldrh	r3, [r7, #2]
 8004a08:	041a      	lsls	r2, r3, #16
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	619a      	str	r2, [r3, #24]
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
	...

08004a1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e07f      	b.n	8004b2e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d106      	bne.n	8004a48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7fc fb28 	bl	8001098 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2224      	movs	r2, #36	; 0x24
 8004a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0201 	bic.w	r2, r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685a      	ldr	r2, [r3, #4]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d107      	bne.n	8004a96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a92:	609a      	str	r2, [r3, #8]
 8004a94:	e006      	b.n	8004aa4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689a      	ldr	r2, [r3, #8]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004aa2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d104      	bne.n	8004ab6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ab4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6859      	ldr	r1, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	4b1d      	ldr	r3, [pc, #116]	; (8004b38 <HAL_I2C_Init+0x11c>)
 8004ac2:	430b      	orrs	r3, r1
 8004ac4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ad4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	691a      	ldr	r2, [r3, #16]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	430a      	orrs	r2, r1
 8004aee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	69d9      	ldr	r1, [r3, #28]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a1a      	ldr	r2, [r3, #32]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0201 	orr.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	02008000 	.word	0x02008000

08004b3c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	68f9      	ldr	r1, [r7, #12]
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	4798      	blx	r3
  }
}
 8004b68:	bf00      	nop
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00f      	beq.n	8004bb2 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00a      	beq.n	8004bb2 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba0:	f043 0201 	orr.w	r2, r3, #1
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004bb0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00f      	beq.n	8004bdc <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00a      	beq.n	8004bdc <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bca:	f043 0208 	orr.w	r2, r3, #8
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bda:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00f      	beq.n	8004c06 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00a      	beq.n	8004c06 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf4:	f043 0202 	orr.w	r2, r3, #2
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c04:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f003 030b 	and.w	r3, r3, #11
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8004c16:	68f9      	ldr	r1, [r7, #12]
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 fb77 	bl	800530c <I2C_ITError>
  }
}
 8004c1e:	bf00      	nop
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
 8004c56:	460b      	mov	r3, r1
 8004c58:	70fb      	strb	r3, [r7, #3]
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c5e:	bf00      	nop
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr

08004c7e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b083      	sub	sp, #12
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004c9a:	bf00      	nop
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004ca6:	b580      	push	{r7, lr}
 8004ca8:	b086      	sub	sp, #24
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	60f8      	str	r0, [r7, #12]
 8004cae:	60b9      	str	r1, [r7, #8]
 8004cb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d101      	bne.n	8004cca <I2C_Slave_ISR_IT+0x24>
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	e0e1      	b.n	8004e8e <I2C_Slave_ISR_IT+0x1e8>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f003 0320 	and.w	r3, r3, #32
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d008      	beq.n	8004cee <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d003      	beq.n	8004cee <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004ce6:	6939      	ldr	r1, [r7, #16]
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 f9b5 	bl	8005058 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	f003 0310 	and.w	r3, r3, #16
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d04b      	beq.n	8004d90 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d046      	beq.n	8004d90 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d128      	bne.n	8004d5e <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b28      	cmp	r3, #40	; 0x28
 8004d16:	d108      	bne.n	8004d2a <I2C_Slave_ISR_IT+0x84>
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d1e:	d104      	bne.n	8004d2a <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004d20:	6939      	ldr	r1, [r7, #16]
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fa9e 	bl	8005264 <I2C_ITListenCplt>
 8004d28:	e031      	b.n	8004d8e <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b29      	cmp	r3, #41	; 0x29
 8004d34:	d10e      	bne.n	8004d54 <I2C_Slave_ISR_IT+0xae>
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d3c:	d00a      	beq.n	8004d54 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2210      	movs	r2, #16
 8004d44:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f000 fbd7 	bl	80054fa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f000 f926 	bl	8004f9e <I2C_ITSlaveSeqCplt>
 8004d52:	e01c      	b.n	8004d8e <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2210      	movs	r2, #16
 8004d5a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004d5c:	e08f      	b.n	8004e7e <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2210      	movs	r2, #16
 8004d64:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d6a:	f043 0204 	orr.w	r2, r3, #4
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <I2C_Slave_ISR_IT+0xda>
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d7e:	d17e      	bne.n	8004e7e <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d84:	4619      	mov	r1, r3
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f000 fac0 	bl	800530c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004d8c:	e077      	b.n	8004e7e <I2C_Slave_ISR_IT+0x1d8>
 8004d8e:	e076      	b.n	8004e7e <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f003 0304 	and.w	r3, r3, #4
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d02f      	beq.n	8004dfa <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d02a      	beq.n	8004dfa <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d018      	beq.n	8004de0 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d14b      	bne.n	8004e82 <I2C_Slave_ISR_IT+0x1dc>
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004df0:	d047      	beq.n	8004e82 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 f8d3 	bl	8004f9e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004df8:	e043      	b.n	8004e82 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	f003 0308 	and.w	r3, r3, #8
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d009      	beq.n	8004e18 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d004      	beq.n	8004e18 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004e0e:	6939      	ldr	r1, [r7, #16]
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f000 f840 	bl	8004e96 <I2C_ITAddrCplt>
 8004e16:	e035      	b.n	8004e84 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d030      	beq.n	8004e84 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d02b      	beq.n	8004e84 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d018      	beq.n	8004e68 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3a:	781a      	ldrb	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	3b01      	subs	r3, #1
 8004e54:	b29a      	uxth	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	851a      	strh	r2, [r3, #40]	; 0x28
 8004e66:	e00d      	b.n	8004e84 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e6e:	d002      	beq.n	8004e76 <I2C_Slave_ISR_IT+0x1d0>
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d106      	bne.n	8004e84 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 f891 	bl	8004f9e <I2C_ITSlaveSeqCplt>
 8004e7c:	e002      	b.n	8004e84 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8004e7e:	bf00      	nop
 8004e80:	e000      	b.n	8004e84 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8004e82:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3718      	adds	r7, #24
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b084      	sub	sp, #16
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
 8004e9e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004eac:	2b28      	cmp	r3, #40	; 0x28
 8004eae:	d16a      	bne.n	8004f86 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	0c1b      	lsrs	r3, r3, #16
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	0c1b      	lsrs	r3, r3, #16
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004ece:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004edc:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004eea:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d138      	bne.n	8004f66 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004ef4:	897b      	ldrh	r3, [r7, #10]
 8004ef6:	09db      	lsrs	r3, r3, #7
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	89bb      	ldrh	r3, [r7, #12]
 8004efc:	4053      	eors	r3, r2
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	f003 0306 	and.w	r3, r3, #6
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d11c      	bne.n	8004f42 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004f08:	897b      	ldrh	r3, [r7, #10]
 8004f0a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f10:	1c5a      	adds	r2, r3, #1
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d13b      	bne.n	8004f96 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2208      	movs	r2, #8
 8004f2a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f34:	89ba      	ldrh	r2, [r7, #12]
 8004f36:	7bfb      	ldrb	r3, [r7, #15]
 8004f38:	4619      	mov	r1, r3
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f7ff fe87 	bl	8004c4e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004f40:	e029      	b.n	8004f96 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004f42:	893b      	ldrh	r3, [r7, #8]
 8004f44:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004f46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 fb17 	bl	800557e <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f58:	89ba      	ldrh	r2, [r7, #12]
 8004f5a:	7bfb      	ldrb	r3, [r7, #15]
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff fe75 	bl	8004c4e <HAL_I2C_AddrCallback>
}
 8004f64:	e017      	b.n	8004f96 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004f66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fb07 	bl	800557e <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f78:	89ba      	ldrh	r2, [r7, #12]
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7ff fe65 	bl	8004c4e <HAL_I2C_AddrCallback>
}
 8004f84:	e007      	b.n	8004f96 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2208      	movs	r2, #8
 8004f8c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004f96:	bf00      	nop
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b084      	sub	sp, #16
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d008      	beq.n	8004fd2 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004fce:	601a      	str	r2, [r3, #0]
 8004fd0:	e00c      	b.n	8004fec <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d007      	beq.n	8004fec <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fea:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b29      	cmp	r3, #41	; 0x29
 8004ff6:	d112      	bne.n	800501e <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2228      	movs	r2, #40	; 0x28
 8004ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2221      	movs	r2, #33	; 0x21
 8005004:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005006:	2101      	movs	r1, #1
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 fab8 	bl	800557e <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7ff fe05 	bl	8004c26 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800501c:	e017      	b.n	800504e <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b2a      	cmp	r3, #42	; 0x2a
 8005028:	d111      	bne.n	800504e <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2228      	movs	r2, #40	; 0x28
 800502e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2222      	movs	r2, #34	; 0x22
 8005036:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005038:	2102      	movs	r1, #2
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 fa9f 	bl	800557e <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f7ff fdf6 	bl	8004c3a <HAL_I2C_SlaveRxCpltCallback>
}
 800504e:	bf00      	nop
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
	...

08005058 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005074:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2220      	movs	r2, #32
 800507c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800507e:	7bfb      	ldrb	r3, [r7, #15]
 8005080:	2b21      	cmp	r3, #33	; 0x21
 8005082:	d002      	beq.n	800508a <I2C_ITSlaveCplt+0x32>
 8005084:	7bfb      	ldrb	r3, [r7, #15]
 8005086:	2b29      	cmp	r3, #41	; 0x29
 8005088:	d108      	bne.n	800509c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800508a:	f248 0101 	movw	r1, #32769	; 0x8001
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fa75 	bl	800557e <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2221      	movs	r2, #33	; 0x21
 8005098:	631a      	str	r2, [r3, #48]	; 0x30
 800509a:	e00d      	b.n	80050b8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800509c:	7bfb      	ldrb	r3, [r7, #15]
 800509e:	2b22      	cmp	r3, #34	; 0x22
 80050a0:	d002      	beq.n	80050a8 <I2C_ITSlaveCplt+0x50>
 80050a2:	7bfb      	ldrb	r3, [r7, #15]
 80050a4:	2b2a      	cmp	r3, #42	; 0x2a
 80050a6:	d107      	bne.n	80050b8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80050a8:	f248 0102 	movw	r1, #32770	; 0x8002
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 fa66 	bl	800557e <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2222      	movs	r2, #34	; 0x22
 80050b6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050c6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6859      	ldr	r1, [r3, #4]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	4b62      	ldr	r3, [pc, #392]	; (800525c <I2C_ITSlaveCplt+0x204>)
 80050d4:	400b      	ands	r3, r1
 80050d6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fa0e 	bl	80054fa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d013      	beq.n	8005110 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80050f6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01f      	beq.n	8005140 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	b29a      	uxth	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800510e:	e017      	b.n	8005140 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d012      	beq.n	8005140 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005128:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800512e:	2b00      	cmp	r3, #0
 8005130:	d006      	beq.n	8005140 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	b29a      	uxth	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b00      	cmp	r3, #0
 8005148:	d020      	beq.n	800518c <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f023 0304 	bic.w	r3, r3, #4
 8005150:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	1c5a      	adds	r2, r3, #1
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00c      	beq.n	800518c <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005190:	b29b      	uxth	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d005      	beq.n	80051a2 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519a:	f043 0204 	orr.w	r2, r3, #4
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d010      	beq.n	80051da <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051bc:	4619      	mov	r1, r3
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f8a4 	bl	800530c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2b28      	cmp	r3, #40	; 0x28
 80051ce:	d141      	bne.n	8005254 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80051d0:	6979      	ldr	r1, [r7, #20]
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f846 	bl	8005264 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80051d8:	e03c      	b.n	8005254 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80051e2:	d014      	beq.n	800520e <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7ff feda 	bl	8004f9e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a1c      	ldr	r2, [pc, #112]	; (8005260 <I2C_ITSlaveCplt+0x208>)
 80051ee:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7ff fd2f 	bl	8004c6a <HAL_I2C_ListenCpltCallback>
}
 800520c:	e022      	b.n	8005254 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b22      	cmp	r3, #34	; 0x22
 8005218:	d10e      	bne.n	8005238 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2220      	movs	r2, #32
 800521e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f7ff fd02 	bl	8004c3a <HAL_I2C_SlaveRxCpltCallback>
}
 8005236:	e00d      	b.n	8005254 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff fce9 	bl	8004c26 <HAL_I2C_SlaveTxCpltCallback>
}
 8005254:	bf00      	nop
 8005256:	3718      	adds	r7, #24
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	fe00e800 	.word	0xfe00e800
 8005260:	ffff0000 	.word	0xffff0000

08005264 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a25      	ldr	r2, [pc, #148]	; (8005308 <I2C_ITListenCplt+0xa4>)
 8005272:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2220      	movs	r2, #32
 800527e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	f003 0304 	and.w	r3, r3, #4
 8005296:	2b00      	cmp	r3, #0
 8005298:	d022      	beq.n	80052e0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a4:	b2d2      	uxtb	r2, r2
 80052a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ac:	1c5a      	adds	r2, r3, #1
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d012      	beq.n	80052e0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052be:	3b01      	subs	r3, #1
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	3b01      	subs	r3, #1
 80052ce:	b29a      	uxth	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d8:	f043 0204 	orr.w	r2, r3, #4
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80052e0:	f248 0103 	movw	r1, #32771	; 0x8003
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f94a 	bl	800557e <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2210      	movs	r2, #16
 80052f0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7ff fcb5 	bl	8004c6a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005300:	bf00      	nop
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	ffff0000 	.word	0xffff0000

0800530c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800531c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a5d      	ldr	r2, [pc, #372]	; (80054a0 <I2C_ITError+0x194>)
 800532a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	431a      	orrs	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b28      	cmp	r3, #40	; 0x28
 8005342:	d005      	beq.n	8005350 <I2C_ITError+0x44>
 8005344:	7bfb      	ldrb	r3, [r7, #15]
 8005346:	2b29      	cmp	r3, #41	; 0x29
 8005348:	d002      	beq.n	8005350 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2b2a      	cmp	r3, #42	; 0x2a
 800534e:	d10b      	bne.n	8005368 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005350:	2103      	movs	r1, #3
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f913 	bl	800557e <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2228      	movs	r2, #40	; 0x28
 800535c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a50      	ldr	r2, [pc, #320]	; (80054a4 <I2C_ITError+0x198>)
 8005364:	635a      	str	r2, [r3, #52]	; 0x34
 8005366:	e011      	b.n	800538c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005368:	f248 0103 	movw	r1, #32771	; 0x8003
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f906 	bl	800557e <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005378:	b2db      	uxtb	r3, r3
 800537a:	2b60      	cmp	r3, #96	; 0x60
 800537c:	d003      	beq.n	8005386 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2220      	movs	r2, #32
 8005382:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005390:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005396:	2b00      	cmp	r3, #0
 8005398:	d039      	beq.n	800540e <I2C_ITError+0x102>
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	2b11      	cmp	r3, #17
 800539e:	d002      	beq.n	80053a6 <I2C_ITError+0x9a>
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2b21      	cmp	r3, #33	; 0x21
 80053a4:	d133      	bne.n	800540e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053b4:	d107      	bne.n	80053c6 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80053c4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7ff f888 	bl	80044e0 <HAL_DMA_GetState>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d017      	beq.n	8005406 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053da:	4a33      	ldr	r2, [pc, #204]	; (80054a8 <I2C_ITError+0x19c>)
 80053dc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fe fecc 	bl	8004188 <HAL_DMA_Abort_IT>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d04d      	beq.n	8005492 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005400:	4610      	mov	r0, r2
 8005402:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005404:	e045      	b.n	8005492 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f850 	bl	80054ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800540c:	e041      	b.n	8005492 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005412:	2b00      	cmp	r3, #0
 8005414:	d039      	beq.n	800548a <I2C_ITError+0x17e>
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2b12      	cmp	r3, #18
 800541a:	d002      	beq.n	8005422 <I2C_ITError+0x116>
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2b22      	cmp	r3, #34	; 0x22
 8005420:	d133      	bne.n	800548a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800542c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005430:	d107      	bne.n	8005442 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005440:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff f84a 	bl	80044e0 <HAL_DMA_GetState>
 800544c:	4603      	mov	r3, r0
 800544e:	2b01      	cmp	r3, #1
 8005450:	d017      	beq.n	8005482 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005456:	4a14      	ldr	r2, [pc, #80]	; (80054a8 <I2C_ITError+0x19c>)
 8005458:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005466:	4618      	mov	r0, r3
 8005468:	f7fe fe8e 	bl	8004188 <HAL_DMA_Abort_IT>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d011      	beq.n	8005496 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800547c:	4610      	mov	r0, r2
 800547e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005480:	e009      	b.n	8005496 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f812 	bl	80054ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005488:	e005      	b.n	8005496 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f80e 	bl	80054ac <I2C_TreatErrorCallback>
  }
}
 8005490:	e002      	b.n	8005498 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005492:	bf00      	nop
 8005494:	e000      	b.n	8005498 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005496:	bf00      	nop
}
 8005498:	bf00      	nop
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	ffff0000 	.word	0xffff0000
 80054a4:	08004ca7 	.word	0x08004ca7
 80054a8:	08005543 	.word	0x08005543

080054ac <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b60      	cmp	r3, #96	; 0x60
 80054be:	d10e      	bne.n	80054de <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2220      	movs	r2, #32
 80054c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f7ff fbdb 	bl	8004c92 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80054dc:	e009      	b.n	80054f2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f7ff fbc6 	bl	8004c7e <HAL_I2C_ErrorCallback>
}
 80054f2:	bf00      	nop
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	f003 0302 	and.w	r3, r3, #2
 800550c:	2b02      	cmp	r3, #2
 800550e:	d103      	bne.n	8005518 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2200      	movs	r2, #0
 8005516:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b01      	cmp	r3, #1
 8005524:	d007      	beq.n	8005536 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	699a      	ldr	r2, [r3, #24]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 0201 	orr.w	r2, r2, #1
 8005534:	619a      	str	r2, [r3, #24]
  }
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b084      	sub	sp, #16
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800554e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005554:	2b00      	cmp	r3, #0
 8005556:	d003      	beq.n	8005560 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555c:	2200      	movs	r2, #0
 800555e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800556c:	2200      	movs	r2, #0
 800556e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f7ff ff9b 	bl	80054ac <I2C_TreatErrorCallback>
}
 8005576:	bf00      	nop
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800557e:	b480      	push	{r7}
 8005580:	b085      	sub	sp, #20
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	460b      	mov	r3, r1
 8005588:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800558e:	887b      	ldrh	r3, [r7, #2]
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00f      	beq.n	80055b8 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800559e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80055ac:	2b28      	cmp	r3, #40	; 0x28
 80055ae:	d003      	beq.n	80055b8 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80055b6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80055b8:	887b      	ldrh	r3, [r7, #2]
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00f      	beq.n	80055e2 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80055c8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80055d6:	2b28      	cmp	r3, #40	; 0x28
 80055d8:	d003      	beq.n	80055e2 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80055e0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80055e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	da03      	bge.n	80055f2 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80055f0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80055f2:	887b      	ldrh	r3, [r7, #2]
 80055f4:	2b10      	cmp	r3, #16
 80055f6:	d103      	bne.n	8005600 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80055fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005600:	887b      	ldrh	r3, [r7, #2]
 8005602:	2b20      	cmp	r3, #32
 8005604:	d103      	bne.n	800560e <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f043 0320 	orr.w	r3, r3, #32
 800560c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800560e:	887b      	ldrh	r3, [r7, #2]
 8005610:	2b40      	cmp	r3, #64	; 0x40
 8005612:	d103      	bne.n	800561c <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800561a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6819      	ldr	r1, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	43da      	mvns	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	400a      	ands	r2, r1
 800562c:	601a      	str	r2, [r3, #0]
}
 800562e:	bf00      	nop
 8005630:	3714      	adds	r7, #20
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
 8005642:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800564a:	b2db      	uxtb	r3, r3
 800564c:	2b20      	cmp	r3, #32
 800564e:	d138      	bne.n	80056c2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005656:	2b01      	cmp	r3, #1
 8005658:	d101      	bne.n	800565e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800565a:	2302      	movs	r3, #2
 800565c:	e032      	b.n	80056c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2224      	movs	r2, #36	; 0x24
 800566a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f022 0201 	bic.w	r2, r2, #1
 800567c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800568c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6819      	ldr	r1, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f042 0201 	orr.w	r2, r2, #1
 80056ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2220      	movs	r2, #32
 80056b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056be:	2300      	movs	r3, #0
 80056c0:	e000      	b.n	80056c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80056c2:	2302      	movs	r3, #2
  }
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b20      	cmp	r3, #32
 80056e4:	d139      	bne.n	800575a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d101      	bne.n	80056f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80056f0:	2302      	movs	r3, #2
 80056f2:	e033      	b.n	800575c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2224      	movs	r2, #36	; 0x24
 8005700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f022 0201 	bic.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005722:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	021b      	lsls	r3, r3, #8
 8005728:	68fa      	ldr	r2, [r7, #12]
 800572a:	4313      	orrs	r3, r2
 800572c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	68fa      	ldr	r2, [r7, #12]
 8005734:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f042 0201 	orr.w	r2, r2, #1
 8005744:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2220      	movs	r2, #32
 800574a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005756:	2300      	movs	r3, #0
 8005758:	e000      	b.n	800575c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800575a:	2302      	movs	r3, #2
  }
}
 800575c:	4618      	mov	r0, r3
 800575e:	3714      	adds	r7, #20
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005768:	b480      	push	{r7}
 800576a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800576c:	4b05      	ldr	r3, [pc, #20]	; (8005784 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a04      	ldr	r2, [pc, #16]	; (8005784 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005772:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005776:	6013      	str	r3, [r2, #0]
}
 8005778:	bf00      	nop
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	40007000 	.word	0x40007000

08005788 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800578e:	2300      	movs	r3, #0
 8005790:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005792:	4b23      	ldr	r3, [pc, #140]	; (8005820 <HAL_PWREx_EnableOverDrive+0x98>)
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	4a22      	ldr	r2, [pc, #136]	; (8005820 <HAL_PWREx_EnableOverDrive+0x98>)
 8005798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800579c:	6413      	str	r3, [r2, #64]	; 0x40
 800579e:	4b20      	ldr	r3, [pc, #128]	; (8005820 <HAL_PWREx_EnableOverDrive+0x98>)
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057a6:	603b      	str	r3, [r7, #0]
 80057a8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80057aa:	4b1e      	ldr	r3, [pc, #120]	; (8005824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a1d      	ldr	r2, [pc, #116]	; (8005824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057b4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057b6:	f7fd ff2b 	bl	8003610 <HAL_GetTick>
 80057ba:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80057bc:	e009      	b.n	80057d2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80057be:	f7fd ff27 	bl	8003610 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057cc:	d901      	bls.n	80057d2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e022      	b.n	8005818 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80057d2:	4b14      	ldr	r3, [pc, #80]	; (8005824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057de:	d1ee      	bne.n	80057be <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80057e0:	4b10      	ldr	r3, [pc, #64]	; (8005824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a0f      	ldr	r2, [pc, #60]	; (8005824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057ec:	f7fd ff10 	bl	8003610 <HAL_GetTick>
 80057f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80057f2:	e009      	b.n	8005808 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80057f4:	f7fd ff0c 	bl	8003610 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005802:	d901      	bls.n	8005808 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e007      	b.n	8005818 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005808:	4b06      	ldr	r3, [pc, #24]	; (8005824 <HAL_PWREx_EnableOverDrive+0x9c>)
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005810:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005814:	d1ee      	bne.n	80057f4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3708      	adds	r7, #8
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	40023800 	.word	0x40023800
 8005824:	40007000 	.word	0x40007000

08005828 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005830:	2300      	movs	r3, #0
 8005832:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e29b      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	f000 8087 	beq.w	800595a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800584c:	4b96      	ldr	r3, [pc, #600]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f003 030c 	and.w	r3, r3, #12
 8005854:	2b04      	cmp	r3, #4
 8005856:	d00c      	beq.n	8005872 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005858:	4b93      	ldr	r3, [pc, #588]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	f003 030c 	and.w	r3, r3, #12
 8005860:	2b08      	cmp	r3, #8
 8005862:	d112      	bne.n	800588a <HAL_RCC_OscConfig+0x62>
 8005864:	4b90      	ldr	r3, [pc, #576]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800586c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005870:	d10b      	bne.n	800588a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005872:	4b8d      	ldr	r3, [pc, #564]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d06c      	beq.n	8005958 <HAL_RCC_OscConfig+0x130>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d168      	bne.n	8005958 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e275      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005892:	d106      	bne.n	80058a2 <HAL_RCC_OscConfig+0x7a>
 8005894:	4b84      	ldr	r3, [pc, #528]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a83      	ldr	r2, [pc, #524]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 800589a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	e02e      	b.n	8005900 <HAL_RCC_OscConfig+0xd8>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10c      	bne.n	80058c4 <HAL_RCC_OscConfig+0x9c>
 80058aa:	4b7f      	ldr	r3, [pc, #508]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a7e      	ldr	r2, [pc, #504]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058b4:	6013      	str	r3, [r2, #0]
 80058b6:	4b7c      	ldr	r3, [pc, #496]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a7b      	ldr	r2, [pc, #492]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058c0:	6013      	str	r3, [r2, #0]
 80058c2:	e01d      	b.n	8005900 <HAL_RCC_OscConfig+0xd8>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058cc:	d10c      	bne.n	80058e8 <HAL_RCC_OscConfig+0xc0>
 80058ce:	4b76      	ldr	r3, [pc, #472]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a75      	ldr	r2, [pc, #468]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058d8:	6013      	str	r3, [r2, #0]
 80058da:	4b73      	ldr	r3, [pc, #460]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a72      	ldr	r2, [pc, #456]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	e00b      	b.n	8005900 <HAL_RCC_OscConfig+0xd8>
 80058e8:	4b6f      	ldr	r3, [pc, #444]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a6e      	ldr	r2, [pc, #440]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058f2:	6013      	str	r3, [r2, #0]
 80058f4:	4b6c      	ldr	r3, [pc, #432]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a6b      	ldr	r2, [pc, #428]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80058fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d013      	beq.n	8005930 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005908:	f7fd fe82 	bl	8003610 <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005910:	f7fd fe7e 	bl	8003610 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b64      	cmp	r3, #100	; 0x64
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e229      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005922:	4b61      	ldr	r3, [pc, #388]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0f0      	beq.n	8005910 <HAL_RCC_OscConfig+0xe8>
 800592e:	e014      	b.n	800595a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005930:	f7fd fe6e 	bl	8003610 <HAL_GetTick>
 8005934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005936:	e008      	b.n	800594a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005938:	f7fd fe6a 	bl	8003610 <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	2b64      	cmp	r3, #100	; 0x64
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e215      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800594a:	4b57      	ldr	r3, [pc, #348]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1f0      	bne.n	8005938 <HAL_RCC_OscConfig+0x110>
 8005956:	e000      	b.n	800595a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d069      	beq.n	8005a3a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005966:	4b50      	ldr	r3, [pc, #320]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f003 030c 	and.w	r3, r3, #12
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00b      	beq.n	800598a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005972:	4b4d      	ldr	r3, [pc, #308]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f003 030c 	and.w	r3, r3, #12
 800597a:	2b08      	cmp	r3, #8
 800597c:	d11c      	bne.n	80059b8 <HAL_RCC_OscConfig+0x190>
 800597e:	4b4a      	ldr	r3, [pc, #296]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d116      	bne.n	80059b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800598a:	4b47      	ldr	r3, [pc, #284]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d005      	beq.n	80059a2 <HAL_RCC_OscConfig+0x17a>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d001      	beq.n	80059a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e1e9      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a2:	4b41      	ldr	r3, [pc, #260]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	493d      	ldr	r1, [pc, #244]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059b6:	e040      	b.n	8005a3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d023      	beq.n	8005a08 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059c0:	4b39      	ldr	r3, [pc, #228]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a38      	ldr	r2, [pc, #224]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80059c6:	f043 0301 	orr.w	r3, r3, #1
 80059ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059cc:	f7fd fe20 	bl	8003610 <HAL_GetTick>
 80059d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059d2:	e008      	b.n	80059e6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059d4:	f7fd fe1c 	bl	8003610 <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d901      	bls.n	80059e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e1c7      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059e6:	4b30      	ldr	r3, [pc, #192]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0f0      	beq.n	80059d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059f2:	4b2d      	ldr	r3, [pc, #180]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	4929      	ldr	r1, [pc, #164]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	600b      	str	r3, [r1, #0]
 8005a06:	e018      	b.n	8005a3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a08:	4b27      	ldr	r3, [pc, #156]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a26      	ldr	r2, [pc, #152]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a0e:	f023 0301 	bic.w	r3, r3, #1
 8005a12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a14:	f7fd fdfc 	bl	8003610 <HAL_GetTick>
 8005a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a1a:	e008      	b.n	8005a2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a1c:	f7fd fdf8 	bl	8003610 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e1a3      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a2e:	4b1e      	ldr	r3, [pc, #120]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1f0      	bne.n	8005a1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0308 	and.w	r3, r3, #8
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d038      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d019      	beq.n	8005a82 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a4e:	4b16      	ldr	r3, [pc, #88]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a52:	4a15      	ldr	r2, [pc, #84]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a54:	f043 0301 	orr.w	r3, r3, #1
 8005a58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a5a:	f7fd fdd9 	bl	8003610 <HAL_GetTick>
 8005a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a60:	e008      	b.n	8005a74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a62:	f7fd fdd5 	bl	8003610 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e180      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a74:	4b0c      	ldr	r3, [pc, #48]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d0f0      	beq.n	8005a62 <HAL_RCC_OscConfig+0x23a>
 8005a80:	e01a      	b.n	8005ab8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a82:	4b09      	ldr	r3, [pc, #36]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a86:	4a08      	ldr	r2, [pc, #32]	; (8005aa8 <HAL_RCC_OscConfig+0x280>)
 8005a88:	f023 0301 	bic.w	r3, r3, #1
 8005a8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a8e:	f7fd fdbf 	bl	8003610 <HAL_GetTick>
 8005a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a94:	e00a      	b.n	8005aac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a96:	f7fd fdbb 	bl	8003610 <HAL_GetTick>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d903      	bls.n	8005aac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e166      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
 8005aa8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005aac:	4b92      	ldr	r3, [pc, #584]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ab0:	f003 0302 	and.w	r3, r3, #2
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d1ee      	bne.n	8005a96 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 80a4 	beq.w	8005c0e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ac6:	4b8c      	ldr	r3, [pc, #560]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10d      	bne.n	8005aee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ad2:	4b89      	ldr	r3, [pc, #548]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	4a88      	ldr	r2, [pc, #544]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005adc:	6413      	str	r3, [r2, #64]	; 0x40
 8005ade:	4b86      	ldr	r3, [pc, #536]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ae6:	60bb      	str	r3, [r7, #8]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005aea:	2301      	movs	r3, #1
 8005aec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005aee:	4b83      	ldr	r3, [pc, #524]	; (8005cfc <HAL_RCC_OscConfig+0x4d4>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d118      	bne.n	8005b2c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005afa:	4b80      	ldr	r3, [pc, #512]	; (8005cfc <HAL_RCC_OscConfig+0x4d4>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a7f      	ldr	r2, [pc, #508]	; (8005cfc <HAL_RCC_OscConfig+0x4d4>)
 8005b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b06:	f7fd fd83 	bl	8003610 <HAL_GetTick>
 8005b0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b0c:	e008      	b.n	8005b20 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b0e:	f7fd fd7f 	bl	8003610 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b64      	cmp	r3, #100	; 0x64
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e12a      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b20:	4b76      	ldr	r3, [pc, #472]	; (8005cfc <HAL_RCC_OscConfig+0x4d4>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0f0      	beq.n	8005b0e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d106      	bne.n	8005b42 <HAL_RCC_OscConfig+0x31a>
 8005b34:	4b70      	ldr	r3, [pc, #448]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b38:	4a6f      	ldr	r2, [pc, #444]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b3a:	f043 0301 	orr.w	r3, r3, #1
 8005b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b40:	e02d      	b.n	8005b9e <HAL_RCC_OscConfig+0x376>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d10c      	bne.n	8005b64 <HAL_RCC_OscConfig+0x33c>
 8005b4a:	4b6b      	ldr	r3, [pc, #428]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b4e:	4a6a      	ldr	r2, [pc, #424]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b50:	f023 0301 	bic.w	r3, r3, #1
 8005b54:	6713      	str	r3, [r2, #112]	; 0x70
 8005b56:	4b68      	ldr	r3, [pc, #416]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b5a:	4a67      	ldr	r2, [pc, #412]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b5c:	f023 0304 	bic.w	r3, r3, #4
 8005b60:	6713      	str	r3, [r2, #112]	; 0x70
 8005b62:	e01c      	b.n	8005b9e <HAL_RCC_OscConfig+0x376>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	2b05      	cmp	r3, #5
 8005b6a:	d10c      	bne.n	8005b86 <HAL_RCC_OscConfig+0x35e>
 8005b6c:	4b62      	ldr	r3, [pc, #392]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b70:	4a61      	ldr	r2, [pc, #388]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b72:	f043 0304 	orr.w	r3, r3, #4
 8005b76:	6713      	str	r3, [r2, #112]	; 0x70
 8005b78:	4b5f      	ldr	r3, [pc, #380]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b7c:	4a5e      	ldr	r2, [pc, #376]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b7e:	f043 0301 	orr.w	r3, r3, #1
 8005b82:	6713      	str	r3, [r2, #112]	; 0x70
 8005b84:	e00b      	b.n	8005b9e <HAL_RCC_OscConfig+0x376>
 8005b86:	4b5c      	ldr	r3, [pc, #368]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b8a:	4a5b      	ldr	r2, [pc, #364]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b8c:	f023 0301 	bic.w	r3, r3, #1
 8005b90:	6713      	str	r3, [r2, #112]	; 0x70
 8005b92:	4b59      	ldr	r3, [pc, #356]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b96:	4a58      	ldr	r2, [pc, #352]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005b98:	f023 0304 	bic.w	r3, r3, #4
 8005b9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d015      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba6:	f7fd fd33 	bl	8003610 <HAL_GetTick>
 8005baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bac:	e00a      	b.n	8005bc4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bae:	f7fd fd2f 	bl	8003610 <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d901      	bls.n	8005bc4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e0d8      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bc4:	4b4c      	ldr	r3, [pc, #304]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc8:	f003 0302 	and.w	r3, r3, #2
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d0ee      	beq.n	8005bae <HAL_RCC_OscConfig+0x386>
 8005bd0:	e014      	b.n	8005bfc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bd2:	f7fd fd1d 	bl	8003610 <HAL_GetTick>
 8005bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bd8:	e00a      	b.n	8005bf0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bda:	f7fd fd19 	bl	8003610 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d901      	bls.n	8005bf0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e0c2      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bf0:	4b41      	ldr	r3, [pc, #260]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1ee      	bne.n	8005bda <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bfc:	7dfb      	ldrb	r3, [r7, #23]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d105      	bne.n	8005c0e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c02:	4b3d      	ldr	r3, [pc, #244]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	4a3c      	ldr	r2, [pc, #240]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 80ae 	beq.w	8005d74 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c18:	4b37      	ldr	r3, [pc, #220]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 030c 	and.w	r3, r3, #12
 8005c20:	2b08      	cmp	r3, #8
 8005c22:	d06d      	beq.n	8005d00 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d14b      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c2c:	4b32      	ldr	r3, [pc, #200]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a31      	ldr	r2, [pc, #196]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c38:	f7fd fcea 	bl	8003610 <HAL_GetTick>
 8005c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c3e:	e008      	b.n	8005c52 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c40:	f7fd fce6 	bl	8003610 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d901      	bls.n	8005c52 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e091      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c52:	4b29      	ldr	r3, [pc, #164]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1f0      	bne.n	8005c40 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	69da      	ldr	r2, [r3, #28]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	431a      	orrs	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6c:	019b      	lsls	r3, r3, #6
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c74:	085b      	lsrs	r3, r3, #1
 8005c76:	3b01      	subs	r3, #1
 8005c78:	041b      	lsls	r3, r3, #16
 8005c7a:	431a      	orrs	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c80:	061b      	lsls	r3, r3, #24
 8005c82:	431a      	orrs	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c88:	071b      	lsls	r3, r3, #28
 8005c8a:	491b      	ldr	r1, [pc, #108]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c90:	4b19      	ldr	r3, [pc, #100]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a18      	ldr	r2, [pc, #96]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005c96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c9c:	f7fd fcb8 	bl	8003610 <HAL_GetTick>
 8005ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ca4:	f7fd fcb4 	bl	8003610 <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e05f      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cb6:	4b10      	ldr	r3, [pc, #64]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x47c>
 8005cc2:	e057      	b.n	8005d74 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cc4:	4b0c      	ldr	r3, [pc, #48]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a0b      	ldr	r2, [pc, #44]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005cca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd0:	f7fd fc9e 	bl	8003610 <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cd8:	f7fd fc9a 	bl	8003610 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e045      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cea:	4b03      	ldr	r3, [pc, #12]	; (8005cf8 <HAL_RCC_OscConfig+0x4d0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1f0      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x4b0>
 8005cf6:	e03d      	b.n	8005d74 <HAL_RCC_OscConfig+0x54c>
 8005cf8:	40023800 	.word	0x40023800
 8005cfc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005d00:	4b1f      	ldr	r3, [pc, #124]	; (8005d80 <HAL_RCC_OscConfig+0x558>)
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d030      	beq.n	8005d70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d129      	bne.n	8005d70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d122      	bne.n	8005d70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d30:	4013      	ands	r3, r2
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d36:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d119      	bne.n	8005d70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d46:	085b      	lsrs	r3, r3, #1
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d10f      	bne.n	8005d70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d5a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d107      	bne.n	8005d70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d6a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d001      	beq.n	8005d74 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e000      	b.n	8005d76 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3718      	adds	r7, #24
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	40023800 	.word	0x40023800

08005d84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d101      	bne.n	8005d9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e0d0      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d9c:	4b6a      	ldr	r3, [pc, #424]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 030f 	and.w	r3, r3, #15
 8005da4:	683a      	ldr	r2, [r7, #0]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d910      	bls.n	8005dcc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005daa:	4b67      	ldr	r3, [pc, #412]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f023 020f 	bic.w	r2, r3, #15
 8005db2:	4965      	ldr	r1, [pc, #404]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dba:	4b63      	ldr	r3, [pc, #396]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d001      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e0b8      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0302 	and.w	r3, r3, #2
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d020      	beq.n	8005e1a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0304 	and.w	r3, r3, #4
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d005      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005de4:	4b59      	ldr	r3, [pc, #356]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	4a58      	ldr	r2, [pc, #352]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005dea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0308 	and.w	r3, r3, #8
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d005      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dfc:	4b53      	ldr	r3, [pc, #332]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	4a52      	ldr	r2, [pc, #328]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e06:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e08:	4b50      	ldr	r3, [pc, #320]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	494d      	ldr	r1, [pc, #308]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e16:	4313      	orrs	r3, r2
 8005e18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d040      	beq.n	8005ea8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d107      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e2e:	4b47      	ldr	r3, [pc, #284]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d115      	bne.n	8005e66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e07f      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d107      	bne.n	8005e56 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e46:	4b41      	ldr	r3, [pc, #260]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d109      	bne.n	8005e66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e073      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e56:	4b3d      	ldr	r3, [pc, #244]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d101      	bne.n	8005e66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e06b      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e66:	4b39      	ldr	r3, [pc, #228]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f023 0203 	bic.w	r2, r3, #3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	4936      	ldr	r1, [pc, #216]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e78:	f7fd fbca 	bl	8003610 <HAL_GetTick>
 8005e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e7e:	e00a      	b.n	8005e96 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e80:	f7fd fbc6 	bl	8003610 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d901      	bls.n	8005e96 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e053      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e96:	4b2d      	ldr	r3, [pc, #180]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f003 020c 	and.w	r2, r3, #12
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d1eb      	bne.n	8005e80 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ea8:	4b27      	ldr	r3, [pc, #156]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d210      	bcs.n	8005ed8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb6:	4b24      	ldr	r3, [pc, #144]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f023 020f 	bic.w	r2, r3, #15
 8005ebe:	4922      	ldr	r1, [pc, #136]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec6:	4b20      	ldr	r3, [pc, #128]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 030f 	and.w	r3, r3, #15
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d001      	beq.n	8005ed8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e032      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0304 	and.w	r3, r3, #4
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d008      	beq.n	8005ef6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ee4:	4b19      	ldr	r3, [pc, #100]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	4916      	ldr	r1, [pc, #88]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0308 	and.w	r3, r3, #8
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d009      	beq.n	8005f16 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005f02:	4b12      	ldr	r3, [pc, #72]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	00db      	lsls	r3, r3, #3
 8005f10:	490e      	ldr	r1, [pc, #56]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005f12:	4313      	orrs	r3, r2
 8005f14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f16:	f000 f821 	bl	8005f5c <HAL_RCC_GetSysClockFreq>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	4b0b      	ldr	r3, [pc, #44]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	091b      	lsrs	r3, r3, #4
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	490a      	ldr	r1, [pc, #40]	; (8005f50 <HAL_RCC_ClockConfig+0x1cc>)
 8005f28:	5ccb      	ldrb	r3, [r1, r3]
 8005f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f2e:	4a09      	ldr	r2, [pc, #36]	; (8005f54 <HAL_RCC_ClockConfig+0x1d0>)
 8005f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005f32:	4b09      	ldr	r3, [pc, #36]	; (8005f58 <HAL_RCC_ClockConfig+0x1d4>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7fd fb26 	bl	8003588 <HAL_InitTick>

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	40023c00 	.word	0x40023c00
 8005f4c:	40023800 	.word	0x40023800
 8005f50:	0800d340 	.word	0x0800d340
 8005f54:	20000000 	.word	0x20000000
 8005f58:	20000008 	.word	0x20000008

08005f5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f60:	b094      	sub	sp, #80	; 0x50
 8005f62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005f64:	2300      	movs	r3, #0
 8005f66:	647b      	str	r3, [r7, #68]	; 0x44
 8005f68:	2300      	movs	r3, #0
 8005f6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8005f70:	2300      	movs	r3, #0
 8005f72:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f74:	4b79      	ldr	r3, [pc, #484]	; (800615c <HAL_RCC_GetSysClockFreq+0x200>)
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	f003 030c 	and.w	r3, r3, #12
 8005f7c:	2b08      	cmp	r3, #8
 8005f7e:	d00d      	beq.n	8005f9c <HAL_RCC_GetSysClockFreq+0x40>
 8005f80:	2b08      	cmp	r3, #8
 8005f82:	f200 80e1 	bhi.w	8006148 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d002      	beq.n	8005f90 <HAL_RCC_GetSysClockFreq+0x34>
 8005f8a:	2b04      	cmp	r3, #4
 8005f8c:	d003      	beq.n	8005f96 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f8e:	e0db      	b.n	8006148 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f90:	4b73      	ldr	r3, [pc, #460]	; (8006160 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f92:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f94:	e0db      	b.n	800614e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f96:	4b73      	ldr	r3, [pc, #460]	; (8006164 <HAL_RCC_GetSysClockFreq+0x208>)
 8005f98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f9a:	e0d8      	b.n	800614e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f9c:	4b6f      	ldr	r3, [pc, #444]	; (800615c <HAL_RCC_GetSysClockFreq+0x200>)
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fa4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005fa6:	4b6d      	ldr	r3, [pc, #436]	; (800615c <HAL_RCC_GetSysClockFreq+0x200>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d063      	beq.n	800607a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fb2:	4b6a      	ldr	r3, [pc, #424]	; (800615c <HAL_RCC_GetSysClockFreq+0x200>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	099b      	lsrs	r3, r3, #6
 8005fb8:	2200      	movs	r2, #0
 8005fba:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fbc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fc4:	633b      	str	r3, [r7, #48]	; 0x30
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	637b      	str	r3, [r7, #52]	; 0x34
 8005fca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005fce:	4622      	mov	r2, r4
 8005fd0:	462b      	mov	r3, r5
 8005fd2:	f04f 0000 	mov.w	r0, #0
 8005fd6:	f04f 0100 	mov.w	r1, #0
 8005fda:	0159      	lsls	r1, r3, #5
 8005fdc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fe0:	0150      	lsls	r0, r2, #5
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	1a51      	subs	r1, r2, r1
 8005fea:	6139      	str	r1, [r7, #16]
 8005fec:	4629      	mov	r1, r5
 8005fee:	eb63 0301 	sbc.w	r3, r3, r1
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	f04f 0200 	mov.w	r2, #0
 8005ff8:	f04f 0300 	mov.w	r3, #0
 8005ffc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006000:	4659      	mov	r1, fp
 8006002:	018b      	lsls	r3, r1, #6
 8006004:	4651      	mov	r1, sl
 8006006:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800600a:	4651      	mov	r1, sl
 800600c:	018a      	lsls	r2, r1, #6
 800600e:	4651      	mov	r1, sl
 8006010:	ebb2 0801 	subs.w	r8, r2, r1
 8006014:	4659      	mov	r1, fp
 8006016:	eb63 0901 	sbc.w	r9, r3, r1
 800601a:	f04f 0200 	mov.w	r2, #0
 800601e:	f04f 0300 	mov.w	r3, #0
 8006022:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006026:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800602a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800602e:	4690      	mov	r8, r2
 8006030:	4699      	mov	r9, r3
 8006032:	4623      	mov	r3, r4
 8006034:	eb18 0303 	adds.w	r3, r8, r3
 8006038:	60bb      	str	r3, [r7, #8]
 800603a:	462b      	mov	r3, r5
 800603c:	eb49 0303 	adc.w	r3, r9, r3
 8006040:	60fb      	str	r3, [r7, #12]
 8006042:	f04f 0200 	mov.w	r2, #0
 8006046:	f04f 0300 	mov.w	r3, #0
 800604a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800604e:	4629      	mov	r1, r5
 8006050:	024b      	lsls	r3, r1, #9
 8006052:	4621      	mov	r1, r4
 8006054:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006058:	4621      	mov	r1, r4
 800605a:	024a      	lsls	r2, r1, #9
 800605c:	4610      	mov	r0, r2
 800605e:	4619      	mov	r1, r3
 8006060:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006062:	2200      	movs	r2, #0
 8006064:	62bb      	str	r3, [r7, #40]	; 0x28
 8006066:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006068:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800606c:	f7fa fafc 	bl	8000668 <__aeabi_uldivmod>
 8006070:	4602      	mov	r2, r0
 8006072:	460b      	mov	r3, r1
 8006074:	4613      	mov	r3, r2
 8006076:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006078:	e058      	b.n	800612c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800607a:	4b38      	ldr	r3, [pc, #224]	; (800615c <HAL_RCC_GetSysClockFreq+0x200>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	099b      	lsrs	r3, r3, #6
 8006080:	2200      	movs	r2, #0
 8006082:	4618      	mov	r0, r3
 8006084:	4611      	mov	r1, r2
 8006086:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800608a:	623b      	str	r3, [r7, #32]
 800608c:	2300      	movs	r3, #0
 800608e:	627b      	str	r3, [r7, #36]	; 0x24
 8006090:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006094:	4642      	mov	r2, r8
 8006096:	464b      	mov	r3, r9
 8006098:	f04f 0000 	mov.w	r0, #0
 800609c:	f04f 0100 	mov.w	r1, #0
 80060a0:	0159      	lsls	r1, r3, #5
 80060a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060a6:	0150      	lsls	r0, r2, #5
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4641      	mov	r1, r8
 80060ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80060b2:	4649      	mov	r1, r9
 80060b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80060b8:	f04f 0200 	mov.w	r2, #0
 80060bc:	f04f 0300 	mov.w	r3, #0
 80060c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80060c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060cc:	ebb2 040a 	subs.w	r4, r2, sl
 80060d0:	eb63 050b 	sbc.w	r5, r3, fp
 80060d4:	f04f 0200 	mov.w	r2, #0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	00eb      	lsls	r3, r5, #3
 80060de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060e2:	00e2      	lsls	r2, r4, #3
 80060e4:	4614      	mov	r4, r2
 80060e6:	461d      	mov	r5, r3
 80060e8:	4643      	mov	r3, r8
 80060ea:	18e3      	adds	r3, r4, r3
 80060ec:	603b      	str	r3, [r7, #0]
 80060ee:	464b      	mov	r3, r9
 80060f0:	eb45 0303 	adc.w	r3, r5, r3
 80060f4:	607b      	str	r3, [r7, #4]
 80060f6:	f04f 0200 	mov.w	r2, #0
 80060fa:	f04f 0300 	mov.w	r3, #0
 80060fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006102:	4629      	mov	r1, r5
 8006104:	028b      	lsls	r3, r1, #10
 8006106:	4621      	mov	r1, r4
 8006108:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800610c:	4621      	mov	r1, r4
 800610e:	028a      	lsls	r2, r1, #10
 8006110:	4610      	mov	r0, r2
 8006112:	4619      	mov	r1, r3
 8006114:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006116:	2200      	movs	r2, #0
 8006118:	61bb      	str	r3, [r7, #24]
 800611a:	61fa      	str	r2, [r7, #28]
 800611c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006120:	f7fa faa2 	bl	8000668 <__aeabi_uldivmod>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4613      	mov	r3, r2
 800612a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800612c:	4b0b      	ldr	r3, [pc, #44]	; (800615c <HAL_RCC_GetSysClockFreq+0x200>)
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	0c1b      	lsrs	r3, r3, #16
 8006132:	f003 0303 	and.w	r3, r3, #3
 8006136:	3301      	adds	r3, #1
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800613c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800613e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006140:	fbb2 f3f3 	udiv	r3, r2, r3
 8006144:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006146:	e002      	b.n	800614e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006148:	4b05      	ldr	r3, [pc, #20]	; (8006160 <HAL_RCC_GetSysClockFreq+0x204>)
 800614a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800614c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800614e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006150:	4618      	mov	r0, r3
 8006152:	3750      	adds	r7, #80	; 0x50
 8006154:	46bd      	mov	sp, r7
 8006156:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800615a:	bf00      	nop
 800615c:	40023800 	.word	0x40023800
 8006160:	00f42400 	.word	0x00f42400
 8006164:	007a1200 	.word	0x007a1200

08006168 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800616c:	4b03      	ldr	r3, [pc, #12]	; (800617c <HAL_RCC_GetHCLKFreq+0x14>)
 800616e:	681b      	ldr	r3, [r3, #0]
}
 8006170:	4618      	mov	r0, r3
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	20000000 	.word	0x20000000

08006180 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006184:	f7ff fff0 	bl	8006168 <HAL_RCC_GetHCLKFreq>
 8006188:	4602      	mov	r2, r0
 800618a:	4b05      	ldr	r3, [pc, #20]	; (80061a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	0a9b      	lsrs	r3, r3, #10
 8006190:	f003 0307 	and.w	r3, r3, #7
 8006194:	4903      	ldr	r1, [pc, #12]	; (80061a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006196:	5ccb      	ldrb	r3, [r1, r3]
 8006198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800619c:	4618      	mov	r0, r3
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	40023800 	.word	0x40023800
 80061a4:	0800d350 	.word	0x0800d350

080061a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80061ac:	f7ff ffdc 	bl	8006168 <HAL_RCC_GetHCLKFreq>
 80061b0:	4602      	mov	r2, r0
 80061b2:	4b05      	ldr	r3, [pc, #20]	; (80061c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	0b5b      	lsrs	r3, r3, #13
 80061b8:	f003 0307 	and.w	r3, r3, #7
 80061bc:	4903      	ldr	r1, [pc, #12]	; (80061cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80061be:	5ccb      	ldrb	r3, [r1, r3]
 80061c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	40023800 	.word	0x40023800
 80061cc:	0800d350 	.word	0x0800d350

080061d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b088      	sub	sp, #32
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80061d8:	2300      	movs	r3, #0
 80061da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80061dc:	2300      	movs	r3, #0
 80061de:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80061e0:	2300      	movs	r3, #0
 80061e2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80061e4:	2300      	movs	r3, #0
 80061e6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80061e8:	2300      	movs	r3, #0
 80061ea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0301 	and.w	r3, r3, #1
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d012      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80061f8:	4b69      	ldr	r3, [pc, #420]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	4a68      	ldr	r2, [pc, #416]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061fe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006202:	6093      	str	r3, [r2, #8]
 8006204:	4b66      	ldr	r3, [pc, #408]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006206:	689a      	ldr	r2, [r3, #8]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800620c:	4964      	ldr	r1, [pc, #400]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800620e:	4313      	orrs	r3, r2
 8006210:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800621a:	2301      	movs	r3, #1
 800621c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d017      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800622a:	4b5d      	ldr	r3, [pc, #372]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800622c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006230:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006238:	4959      	ldr	r1, [pc, #356]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800623a:	4313      	orrs	r3, r2
 800623c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006244:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006248:	d101      	bne.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800624a:	2301      	movs	r3, #1
 800624c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006256:	2301      	movs	r3, #1
 8006258:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d017      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006266:	4b4e      	ldr	r3, [pc, #312]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006268:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800626c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006274:	494a      	ldr	r1, [pc, #296]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006276:	4313      	orrs	r3, r2
 8006278:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006280:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006284:	d101      	bne.n	800628a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006286:	2301      	movs	r3, #1
 8006288:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006292:	2301      	movs	r3, #1
 8006294:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80062a2:	2301      	movs	r3, #1
 80062a4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 0320 	and.w	r3, r3, #32
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 808b 	beq.w	80063ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80062b4:	4b3a      	ldr	r3, [pc, #232]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b8:	4a39      	ldr	r2, [pc, #228]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062be:	6413      	str	r3, [r2, #64]	; 0x40
 80062c0:	4b37      	ldr	r3, [pc, #220]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062c8:	60bb      	str	r3, [r7, #8]
 80062ca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80062cc:	4b35      	ldr	r3, [pc, #212]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a34      	ldr	r2, [pc, #208]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80062d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062d8:	f7fd f99a 	bl	8003610 <HAL_GetTick>
 80062dc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80062de:	e008      	b.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062e0:	f7fd f996 	bl	8003610 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b64      	cmp	r3, #100	; 0x64
 80062ec:	d901      	bls.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e38f      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80062f2:	4b2c      	ldr	r3, [pc, #176]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d0f0      	beq.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062fe:	4b28      	ldr	r3, [pc, #160]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006302:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006306:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d035      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006312:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006316:	693a      	ldr	r2, [r7, #16]
 8006318:	429a      	cmp	r2, r3
 800631a:	d02e      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800631c:	4b20      	ldr	r3, [pc, #128]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800631e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006324:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006326:	4b1e      	ldr	r3, [pc, #120]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800632a:	4a1d      	ldr	r2, [pc, #116]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800632c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006330:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006332:	4b1b      	ldr	r3, [pc, #108]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006336:	4a1a      	ldr	r2, [pc, #104]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006338:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800633c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800633e:	4a18      	ldr	r2, [pc, #96]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006344:	4b16      	ldr	r3, [pc, #88]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b01      	cmp	r3, #1
 800634e:	d114      	bne.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006350:	f7fd f95e 	bl	8003610 <HAL_GetTick>
 8006354:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006356:	e00a      	b.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006358:	f7fd f95a 	bl	8003610 <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	f241 3288 	movw	r2, #5000	; 0x1388
 8006366:	4293      	cmp	r3, r2
 8006368:	d901      	bls.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e351      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800636e:	4b0c      	ldr	r3, [pc, #48]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d0ee      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800637e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006382:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006386:	d111      	bne.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006388:	4b05      	ldr	r3, [pc, #20]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006394:	4b04      	ldr	r3, [pc, #16]	; (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006396:	400b      	ands	r3, r1
 8006398:	4901      	ldr	r1, [pc, #4]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800639a:	4313      	orrs	r3, r2
 800639c:	608b      	str	r3, [r1, #8]
 800639e:	e00b      	b.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80063a0:	40023800 	.word	0x40023800
 80063a4:	40007000 	.word	0x40007000
 80063a8:	0ffffcff 	.word	0x0ffffcff
 80063ac:	4bac      	ldr	r3, [pc, #688]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	4aab      	ldr	r2, [pc, #684]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063b2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80063b6:	6093      	str	r3, [r2, #8]
 80063b8:	4ba9      	ldr	r3, [pc, #676]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063c4:	49a6      	ldr	r1, [pc, #664]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0310 	and.w	r3, r3, #16
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d010      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80063d6:	4ba2      	ldr	r3, [pc, #648]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80063dc:	4aa0      	ldr	r2, [pc, #640]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063e2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80063e6:	4b9e      	ldr	r3, [pc, #632]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063e8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f0:	499b      	ldr	r1, [pc, #620]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00a      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006404:	4b96      	ldr	r3, [pc, #600]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800640a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006412:	4993      	ldr	r1, [pc, #588]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006414:	4313      	orrs	r3, r2
 8006416:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00a      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006426:	4b8e      	ldr	r3, [pc, #568]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800642c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006434:	498a      	ldr	r1, [pc, #552]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006436:	4313      	orrs	r3, r2
 8006438:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00a      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006448:	4b85      	ldr	r3, [pc, #532]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800644a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800644e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006456:	4982      	ldr	r1, [pc, #520]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006458:	4313      	orrs	r3, r2
 800645a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00a      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800646a:	4b7d      	ldr	r3, [pc, #500]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800646c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006470:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006478:	4979      	ldr	r1, [pc, #484]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800647a:	4313      	orrs	r3, r2
 800647c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00a      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800648c:	4b74      	ldr	r3, [pc, #464]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800648e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006492:	f023 0203 	bic.w	r2, r3, #3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800649a:	4971      	ldr	r1, [pc, #452]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800649c:	4313      	orrs	r3, r2
 800649e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00a      	beq.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80064ae:	4b6c      	ldr	r3, [pc, #432]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064b4:	f023 020c 	bic.w	r2, r3, #12
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064bc:	4968      	ldr	r1, [pc, #416]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00a      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064d0:	4b63      	ldr	r3, [pc, #396]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064de:	4960      	ldr	r1, [pc, #384]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064e0:	4313      	orrs	r3, r2
 80064e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00a      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80064f2:	4b5b      	ldr	r3, [pc, #364]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006500:	4957      	ldr	r1, [pc, #348]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006502:	4313      	orrs	r3, r2
 8006504:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00a      	beq.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006514:	4b52      	ldr	r3, [pc, #328]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800651a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006522:	494f      	ldr	r1, [pc, #316]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006524:	4313      	orrs	r3, r2
 8006526:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00a      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006536:	4b4a      	ldr	r3, [pc, #296]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800653c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006544:	4946      	ldr	r1, [pc, #280]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006546:	4313      	orrs	r3, r2
 8006548:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00a      	beq.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006558:	4b41      	ldr	r3, [pc, #260]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800655a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800655e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006566:	493e      	ldr	r1, [pc, #248]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006568:	4313      	orrs	r3, r2
 800656a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00a      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800657a:	4b39      	ldr	r3, [pc, #228]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800657c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006580:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006588:	4935      	ldr	r1, [pc, #212]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800658a:	4313      	orrs	r3, r2
 800658c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00a      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800659c:	4b30      	ldr	r3, [pc, #192]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800659e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065a2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065aa:	492d      	ldr	r1, [pc, #180]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d011      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80065be:	4b28      	ldr	r3, [pc, #160]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065c4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065cc:	4924      	ldr	r1, [pc, #144]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065dc:	d101      	bne.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80065de:	2301      	movs	r3, #1
 80065e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80065ee:	2301      	movs	r3, #1
 80065f0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00a      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065fe:	4b18      	ldr	r3, [pc, #96]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006604:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800660c:	4914      	ldr	r1, [pc, #80]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800660e:	4313      	orrs	r3, r2
 8006610:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00b      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006620:	4b0f      	ldr	r3, [pc, #60]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006626:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006630:	490b      	ldr	r1, [pc, #44]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006632:	4313      	orrs	r3, r2
 8006634:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00f      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006644:	4b06      	ldr	r3, [pc, #24]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800664a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006654:	4902      	ldr	r1, [pc, #8]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006656:	4313      	orrs	r3, r2
 8006658:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800665c:	e002      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800665e:	bf00      	nop
 8006660:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00b      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006670:	4b8a      	ldr	r3, [pc, #552]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006672:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006676:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006680:	4986      	ldr	r1, [pc, #536]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006682:	4313      	orrs	r3, r2
 8006684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00b      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006694:	4b81      	ldr	r3, [pc, #516]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006696:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800669a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066a4:	497d      	ldr	r1, [pc, #500]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d006      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f000 80d6 	beq.w	800686c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80066c0:	4b76      	ldr	r3, [pc, #472]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a75      	ldr	r2, [pc, #468]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80066ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066cc:	f7fc ffa0 	bl	8003610 <HAL_GetTick>
 80066d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066d2:	e008      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80066d4:	f7fc ff9c 	bl	8003610 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b64      	cmp	r3, #100	; 0x64
 80066e0:	d901      	bls.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e195      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066e6:	4b6d      	ldr	r3, [pc, #436]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1f0      	bne.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d021      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006702:	2b00      	cmp	r3, #0
 8006704:	d11d      	bne.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006706:	4b65      	ldr	r3, [pc, #404]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006708:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800670c:	0c1b      	lsrs	r3, r3, #16
 800670e:	f003 0303 	and.w	r3, r3, #3
 8006712:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006714:	4b61      	ldr	r3, [pc, #388]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006716:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800671a:	0e1b      	lsrs	r3, r3, #24
 800671c:	f003 030f 	and.w	r3, r3, #15
 8006720:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	019a      	lsls	r2, r3, #6
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	041b      	lsls	r3, r3, #16
 800672c:	431a      	orrs	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	061b      	lsls	r3, r3, #24
 8006732:	431a      	orrs	r2, r3
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	071b      	lsls	r3, r3, #28
 800673a:	4958      	ldr	r1, [pc, #352]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800673c:	4313      	orrs	r3, r2
 800673e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d004      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006756:	d00a      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006760:	2b00      	cmp	r3, #0
 8006762:	d02e      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006768:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800676c:	d129      	bne.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800676e:	4b4b      	ldr	r3, [pc, #300]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006770:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006774:	0c1b      	lsrs	r3, r3, #16
 8006776:	f003 0303 	and.w	r3, r3, #3
 800677a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800677c:	4b47      	ldr	r3, [pc, #284]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800677e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006782:	0f1b      	lsrs	r3, r3, #28
 8006784:	f003 0307 	and.w	r3, r3, #7
 8006788:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	019a      	lsls	r2, r3, #6
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	041b      	lsls	r3, r3, #16
 8006794:	431a      	orrs	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	061b      	lsls	r3, r3, #24
 800679c:	431a      	orrs	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	071b      	lsls	r3, r3, #28
 80067a2:	493e      	ldr	r1, [pc, #248]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067a4:	4313      	orrs	r3, r2
 80067a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80067aa:	4b3c      	ldr	r3, [pc, #240]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067b0:	f023 021f 	bic.w	r2, r3, #31
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	3b01      	subs	r3, #1
 80067ba:	4938      	ldr	r1, [pc, #224]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067bc:	4313      	orrs	r3, r2
 80067be:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d01d      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80067ce:	4b33      	ldr	r3, [pc, #204]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067d4:	0e1b      	lsrs	r3, r3, #24
 80067d6:	f003 030f 	and.w	r3, r3, #15
 80067da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80067dc:	4b2f      	ldr	r3, [pc, #188]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067e2:	0f1b      	lsrs	r3, r3, #28
 80067e4:	f003 0307 	and.w	r3, r3, #7
 80067e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	019a      	lsls	r2, r3, #6
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	041b      	lsls	r3, r3, #16
 80067f6:	431a      	orrs	r2, r3
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	061b      	lsls	r3, r3, #24
 80067fc:	431a      	orrs	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	071b      	lsls	r3, r3, #28
 8006802:	4926      	ldr	r1, [pc, #152]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006804:	4313      	orrs	r3, r2
 8006806:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d011      	beq.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	019a      	lsls	r2, r3, #6
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	041b      	lsls	r3, r3, #16
 8006822:	431a      	orrs	r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	061b      	lsls	r3, r3, #24
 800682a:	431a      	orrs	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	071b      	lsls	r3, r3, #28
 8006832:	491a      	ldr	r1, [pc, #104]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006834:	4313      	orrs	r3, r2
 8006836:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800683a:	4b18      	ldr	r3, [pc, #96]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a17      	ldr	r2, [pc, #92]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006840:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006844:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006846:	f7fc fee3 	bl	8003610 <HAL_GetTick>
 800684a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800684c:	e008      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800684e:	f7fc fedf 	bl	8003610 <HAL_GetTick>
 8006852:	4602      	mov	r2, r0
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	1ad3      	subs	r3, r2, r3
 8006858:	2b64      	cmp	r3, #100	; 0x64
 800685a:	d901      	bls.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e0d8      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006860:	4b0e      	ldr	r3, [pc, #56]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006868:	2b00      	cmp	r3, #0
 800686a:	d0f0      	beq.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	2b01      	cmp	r3, #1
 8006870:	f040 80ce 	bne.w	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006874:	4b09      	ldr	r3, [pc, #36]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a08      	ldr	r2, [pc, #32]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800687a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800687e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006880:	f7fc fec6 	bl	8003610 <HAL_GetTick>
 8006884:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006886:	e00b      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006888:	f7fc fec2 	bl	8003610 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b64      	cmp	r3, #100	; 0x64
 8006894:	d904      	bls.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e0bb      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800689a:	bf00      	nop
 800689c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80068a0:	4b5e      	ldr	r3, [pc, #376]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80068a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068ac:	d0ec      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d003      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d009      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d02e      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d12a      	bne.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80068d6:	4b51      	ldr	r3, [pc, #324]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068dc:	0c1b      	lsrs	r3, r3, #16
 80068de:	f003 0303 	and.w	r3, r3, #3
 80068e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80068e4:	4b4d      	ldr	r3, [pc, #308]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068ea:	0f1b      	lsrs	r3, r3, #28
 80068ec:	f003 0307 	and.w	r3, r3, #7
 80068f0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	695b      	ldr	r3, [r3, #20]
 80068f6:	019a      	lsls	r2, r3, #6
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	041b      	lsls	r3, r3, #16
 80068fc:	431a      	orrs	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	061b      	lsls	r3, r3, #24
 8006904:	431a      	orrs	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	071b      	lsls	r3, r3, #28
 800690a:	4944      	ldr	r1, [pc, #272]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800690c:	4313      	orrs	r3, r2
 800690e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006912:	4b42      	ldr	r3, [pc, #264]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006914:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006918:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006920:	3b01      	subs	r3, #1
 8006922:	021b      	lsls	r3, r3, #8
 8006924:	493d      	ldr	r1, [pc, #244]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006926:	4313      	orrs	r3, r2
 8006928:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d022      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800693c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006940:	d11d      	bne.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006942:	4b36      	ldr	r3, [pc, #216]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006948:	0e1b      	lsrs	r3, r3, #24
 800694a:	f003 030f 	and.w	r3, r3, #15
 800694e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006950:	4b32      	ldr	r3, [pc, #200]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006956:	0f1b      	lsrs	r3, r3, #28
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	019a      	lsls	r2, r3, #6
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a1b      	ldr	r3, [r3, #32]
 8006968:	041b      	lsls	r3, r3, #16
 800696a:	431a      	orrs	r2, r3
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	061b      	lsls	r3, r3, #24
 8006970:	431a      	orrs	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	071b      	lsls	r3, r3, #28
 8006976:	4929      	ldr	r1, [pc, #164]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006978:	4313      	orrs	r3, r2
 800697a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0308 	and.w	r3, r3, #8
 8006986:	2b00      	cmp	r3, #0
 8006988:	d028      	beq.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800698a:	4b24      	ldr	r3, [pc, #144]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006990:	0e1b      	lsrs	r3, r3, #24
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006998:	4b20      	ldr	r3, [pc, #128]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800699a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800699e:	0c1b      	lsrs	r3, r3, #16
 80069a0:	f003 0303 	and.w	r3, r3, #3
 80069a4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	695b      	ldr	r3, [r3, #20]
 80069aa:	019a      	lsls	r2, r3, #6
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	041b      	lsls	r3, r3, #16
 80069b0:	431a      	orrs	r2, r3
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	061b      	lsls	r3, r3, #24
 80069b6:	431a      	orrs	r2, r3
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	69db      	ldr	r3, [r3, #28]
 80069bc:	071b      	lsls	r3, r3, #28
 80069be:	4917      	ldr	r1, [pc, #92]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069c0:	4313      	orrs	r3, r2
 80069c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80069c6:	4b15      	ldr	r3, [pc, #84]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d4:	4911      	ldr	r1, [pc, #68]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80069dc:	4b0f      	ldr	r3, [pc, #60]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a0e      	ldr	r2, [pc, #56]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069e8:	f7fc fe12 	bl	8003610 <HAL_GetTick>
 80069ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80069ee:	e008      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80069f0:	f7fc fe0e 	bl	8003610 <HAL_GetTick>
 80069f4:	4602      	mov	r2, r0
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	2b64      	cmp	r3, #100	; 0x64
 80069fc:	d901      	bls.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e007      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006a02:	4b06      	ldr	r3, [pc, #24]	; (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a0e:	d1ef      	bne.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3720      	adds	r7, #32
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	40023800 	.word	0x40023800

08006a20 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e01c      	b.n	8006a6c <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	795b      	ldrb	r3, [r3, #5]
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d105      	bne.n	8006a48 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7fb f980 	bl	8001d48 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2202      	movs	r2, #2
 8006a4c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f042 0204 	orr.w	r2, r2, #4
 8006a5c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3708      	adds	r7, #8
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d101      	bne.n	8006a86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e09d      	b.n	8006bc2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d108      	bne.n	8006aa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a96:	d009      	beq.n	8006aac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	61da      	str	r2, [r3, #28]
 8006a9e:	e005      	b.n	8006aac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d106      	bne.n	8006acc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7fb f9b0 	bl	8001e2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ae2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006aec:	d902      	bls.n	8006af4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006aee:	2300      	movs	r3, #0
 8006af0:	60fb      	str	r3, [r7, #12]
 8006af2:	e002      	b.n	8006afa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006af8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006b02:	d007      	beq.n	8006b14 <HAL_SPI_Init+0xa0>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b0c:	d002      	beq.n	8006b14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b24:	431a      	orrs	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	f003 0302 	and.w	r3, r3, #2
 8006b2e:	431a      	orrs	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	695b      	ldr	r3, [r3, #20]
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b42:	431a      	orrs	r2, r3
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	69db      	ldr	r3, [r3, #28]
 8006b48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b56:	ea42 0103 	orr.w	r1, r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b5e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	430a      	orrs	r2, r1
 8006b68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	0c1b      	lsrs	r3, r3, #16
 8006b70:	f003 0204 	and.w	r2, r3, #4
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b78:	f003 0310 	and.w	r3, r3, #16
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b82:	f003 0308 	and.w	r3, r3, #8
 8006b86:	431a      	orrs	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006b90:	ea42 0103 	orr.w	r1, r2, r3
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	430a      	orrs	r2, r1
 8006ba0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	69da      	ldr	r2, [r3, #28]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bb0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b088      	sub	sp, #32
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	60f8      	str	r0, [r7, #12]
 8006bd2:	60b9      	str	r1, [r7, #8]
 8006bd4:	603b      	str	r3, [r7, #0]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d101      	bne.n	8006bec <HAL_SPI_Transmit+0x22>
 8006be8:	2302      	movs	r3, #2
 8006bea:	e158      	b.n	8006e9e <HAL_SPI_Transmit+0x2d4>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bf4:	f7fc fd0c 	bl	8003610 <HAL_GetTick>
 8006bf8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006bfa:	88fb      	ldrh	r3, [r7, #6]
 8006bfc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d002      	beq.n	8006c10 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c0e:	e13d      	b.n	8006e8c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <HAL_SPI_Transmit+0x52>
 8006c16:	88fb      	ldrh	r3, [r7, #6]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d102      	bne.n	8006c22 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c20:	e134      	b.n	8006e8c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2203      	movs	r2, #3
 8006c26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	68ba      	ldr	r2, [r7, #8]
 8006c34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	88fa      	ldrh	r2, [r7, #6]
 8006c3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	88fa      	ldrh	r2, [r7, #6]
 8006c40:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c6c:	d10f      	bne.n	8006c8e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c98:	2b40      	cmp	r3, #64	; 0x40
 8006c9a:	d007      	beq.n	8006cac <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006caa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006cb4:	d94b      	bls.n	8006d4e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d002      	beq.n	8006cc4 <HAL_SPI_Transmit+0xfa>
 8006cbe:	8afb      	ldrh	r3, [r7, #22]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d13e      	bne.n	8006d42 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc8:	881a      	ldrh	r2, [r3, #0]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd4:	1c9a      	adds	r2, r3, #2
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	b29a      	uxth	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ce8:	e02b      	b.n	8006d42 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	f003 0302 	and.w	r3, r3, #2
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d112      	bne.n	8006d1e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cfc:	881a      	ldrh	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d08:	1c9a      	adds	r2, r3, #2
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	3b01      	subs	r3, #1
 8006d16:	b29a      	uxth	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d1c:	e011      	b.n	8006d42 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d1e:	f7fc fc77 	bl	8003610 <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	683a      	ldr	r2, [r7, #0]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d803      	bhi.n	8006d36 <HAL_SPI_Transmit+0x16c>
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d34:	d102      	bne.n	8006d3c <HAL_SPI_Transmit+0x172>
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d102      	bne.n	8006d42 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d40:	e0a4      	b.n	8006e8c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1ce      	bne.n	8006cea <HAL_SPI_Transmit+0x120>
 8006d4c:	e07c      	b.n	8006e48 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d002      	beq.n	8006d5c <HAL_SPI_Transmit+0x192>
 8006d56:	8afb      	ldrh	r3, [r7, #22]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d170      	bne.n	8006e3e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d912      	bls.n	8006d8c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d6a:	881a      	ldrh	r2, [r3, #0]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d76:	1c9a      	adds	r2, r3, #2
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	3b02      	subs	r3, #2
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d8a:	e058      	b.n	8006e3e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	330c      	adds	r3, #12
 8006d96:	7812      	ldrb	r2, [r2, #0]
 8006d98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	3b01      	subs	r3, #1
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006db2:	e044      	b.n	8006e3e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f003 0302 	and.w	r3, r3, #2
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d12b      	bne.n	8006e1a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d912      	bls.n	8006df2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd0:	881a      	ldrh	r2, [r3, #0]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ddc:	1c9a      	adds	r2, r3, #2
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	3b02      	subs	r3, #2
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006df0:	e025      	b.n	8006e3e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	330c      	adds	r3, #12
 8006dfc:	7812      	ldrb	r2, [r2, #0]
 8006dfe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e04:	1c5a      	adds	r2, r3, #1
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	3b01      	subs	r3, #1
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e18:	e011      	b.n	8006e3e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e1a:	f7fc fbf9 	bl	8003610 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d803      	bhi.n	8006e32 <HAL_SPI_Transmit+0x268>
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e30:	d102      	bne.n	8006e38 <HAL_SPI_Transmit+0x26e>
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d102      	bne.n	8006e3e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e3c:	e026      	b.n	8006e8c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1b5      	bne.n	8006db4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e48:	69ba      	ldr	r2, [r7, #24]
 8006e4a:	6839      	ldr	r1, [r7, #0]
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 f949 	bl	80070e4 <SPI_EndRxTxTransaction>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d002      	beq.n	8006e5e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d10a      	bne.n	8006e7c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e66:	2300      	movs	r3, #0
 8006e68:	613b      	str	r3, [r7, #16]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	613b      	str	r3, [r7, #16]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	613b      	str	r3, [r7, #16]
 8006e7a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d002      	beq.n	8006e8a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	77fb      	strb	r3, [r7, #31]
 8006e88:	e000      	b.n	8006e8c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8006e8a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006e9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3720      	adds	r7, #32
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
	...

08006ea8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b088      	sub	sp, #32
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	603b      	str	r3, [r7, #0]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006eb8:	f7fc fbaa 	bl	8003610 <HAL_GetTick>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec0:	1a9b      	subs	r3, r3, r2
 8006ec2:	683a      	ldr	r2, [r7, #0]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ec8:	f7fc fba2 	bl	8003610 <HAL_GetTick>
 8006ecc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ece:	4b39      	ldr	r3, [pc, #228]	; (8006fb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	015b      	lsls	r3, r3, #5
 8006ed4:	0d1b      	lsrs	r3, r3, #20
 8006ed6:	69fa      	ldr	r2, [r7, #28]
 8006ed8:	fb02 f303 	mul.w	r3, r2, r3
 8006edc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ede:	e054      	b.n	8006f8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee6:	d050      	beq.n	8006f8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ee8:	f7fc fb92 	bl	8003610 <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	69fa      	ldr	r2, [r7, #28]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d902      	bls.n	8006efe <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d13d      	bne.n	8006f7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006f0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f16:	d111      	bne.n	8006f3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f20:	d004      	beq.n	8006f2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f2a:	d107      	bne.n	8006f3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f44:	d10f      	bne.n	8006f66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e017      	b.n	8006faa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006f80:	2300      	movs	r3, #0
 8006f82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	3b01      	subs	r3, #1
 8006f88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689a      	ldr	r2, [r3, #8]
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	4013      	ands	r3, r2
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	bf0c      	ite	eq
 8006f9a:	2301      	moveq	r3, #1
 8006f9c:	2300      	movne	r3, #0
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	79fb      	ldrb	r3, [r7, #7]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d19b      	bne.n	8006ee0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006fa8:	2300      	movs	r3, #0
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3720      	adds	r7, #32
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	20000000 	.word	0x20000000

08006fb8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b08a      	sub	sp, #40	; 0x28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006fca:	f7fc fb21 	bl	8003610 <HAL_GetTick>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd2:	1a9b      	subs	r3, r3, r2
 8006fd4:	683a      	ldr	r2, [r7, #0]
 8006fd6:	4413      	add	r3, r2
 8006fd8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006fda:	f7fc fb19 	bl	8003610 <HAL_GetTick>
 8006fde:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	330c      	adds	r3, #12
 8006fe6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006fe8:	4b3d      	ldr	r3, [pc, #244]	; (80070e0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	4613      	mov	r3, r2
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	4413      	add	r3, r2
 8006ff2:	00da      	lsls	r2, r3, #3
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	0d1b      	lsrs	r3, r3, #20
 8006ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ffa:	fb02 f303 	mul.w	r3, r2, r3
 8006ffe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007000:	e060      	b.n	80070c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007008:	d107      	bne.n	800701a <SPI_WaitFifoStateUntilTimeout+0x62>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d104      	bne.n	800701a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	b2db      	uxtb	r3, r3
 8007016:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007018:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007020:	d050      	beq.n	80070c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007022:	f7fc faf5 	bl	8003610 <HAL_GetTick>
 8007026:	4602      	mov	r2, r0
 8007028:	6a3b      	ldr	r3, [r7, #32]
 800702a:	1ad3      	subs	r3, r2, r3
 800702c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800702e:	429a      	cmp	r2, r3
 8007030:	d902      	bls.n	8007038 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007034:	2b00      	cmp	r3, #0
 8007036:	d13d      	bne.n	80070b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685a      	ldr	r2, [r3, #4]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007046:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007050:	d111      	bne.n	8007076 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800705a:	d004      	beq.n	8007066 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007064:	d107      	bne.n	8007076 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007074:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800707a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800707e:	d10f      	bne.n	80070a0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800708e:	601a      	str	r2, [r3, #0]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800709e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e010      	b.n	80070d6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80070ba:	2300      	movs	r3, #0
 80070bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	3b01      	subs	r3, #1
 80070c2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	689a      	ldr	r2, [r3, #8]
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	4013      	ands	r3, r2
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d196      	bne.n	8007002 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3728      	adds	r7, #40	; 0x28
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	20000000 	.word	0x20000000

080070e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af02      	add	r7, sp, #8
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	9300      	str	r3, [sp, #0]
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80070fc:	68f8      	ldr	r0, [r7, #12]
 80070fe:	f7ff ff5b 	bl	8006fb8 <SPI_WaitFifoStateUntilTimeout>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d007      	beq.n	8007118 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800710c:	f043 0220 	orr.w	r2, r3, #32
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e046      	b.n	80071a6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007118:	4b25      	ldr	r3, [pc, #148]	; (80071b0 <SPI_EndRxTxTransaction+0xcc>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a25      	ldr	r2, [pc, #148]	; (80071b4 <SPI_EndRxTxTransaction+0xd0>)
 800711e:	fba2 2303 	umull	r2, r3, r2, r3
 8007122:	0d5b      	lsrs	r3, r3, #21
 8007124:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007128:	fb02 f303 	mul.w	r3, r2, r3
 800712c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007136:	d112      	bne.n	800715e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	9300      	str	r3, [sp, #0]
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	2200      	movs	r2, #0
 8007140:	2180      	movs	r1, #128	; 0x80
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f7ff feb0 	bl	8006ea8 <SPI_WaitFlagStateUntilTimeout>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d016      	beq.n	800717c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007152:	f043 0220 	orr.w	r2, r3, #32
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e023      	b.n	80071a6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00a      	beq.n	800717a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	3b01      	subs	r3, #1
 8007168:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007174:	2b80      	cmp	r3, #128	; 0x80
 8007176:	d0f2      	beq.n	800715e <SPI_EndRxTxTransaction+0x7a>
 8007178:	e000      	b.n	800717c <SPI_EndRxTxTransaction+0x98>
        break;
 800717a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	2200      	movs	r2, #0
 8007184:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007188:	68f8      	ldr	r0, [r7, #12]
 800718a:	f7ff ff15 	bl	8006fb8 <SPI_WaitFifoStateUntilTimeout>
 800718e:	4603      	mov	r3, r0
 8007190:	2b00      	cmp	r3, #0
 8007192:	d007      	beq.n	80071a4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007198:	f043 0220 	orr.w	r2, r3, #32
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e000      	b.n	80071a6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3718      	adds	r7, #24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	20000000 	.word	0x20000000
 80071b4:	165e9f81 	.word	0x165e9f81

080071b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d101      	bne.n	80071ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e049      	b.n	800725e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7fb f8bc 	bl	800235c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3304      	adds	r3, #4
 80071f4:	4619      	mov	r1, r3
 80071f6:	4610      	mov	r0, r2
 80071f8:	f000 fbc6 	bl	8007988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b082      	sub	sp, #8
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d101      	bne.n	8007278 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007274:	2301      	movs	r3, #1
 8007276:	e049      	b.n	800730c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800727e:	b2db      	uxtb	r3, r3
 8007280:	2b00      	cmp	r3, #0
 8007282:	d106      	bne.n	8007292 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f841 	bl	8007314 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2202      	movs	r2, #2
 8007296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	3304      	adds	r3, #4
 80072a2:	4619      	mov	r1, r3
 80072a4:	4610      	mov	r0, r2
 80072a6:	f000 fb6f 	bl	8007988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3708      	adds	r7, #8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b082      	sub	sp, #8
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b02      	cmp	r3, #2
 800733c:	d122      	bne.n	8007384 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f003 0302 	and.w	r3, r3, #2
 8007348:	2b02      	cmp	r3, #2
 800734a:	d11b      	bne.n	8007384 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f06f 0202 	mvn.w	r2, #2
 8007354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	f003 0303 	and.w	r3, r3, #3
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 faee 	bl	800794c <HAL_TIM_IC_CaptureCallback>
 8007370:	e005      	b.n	800737e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 fae0 	bl	8007938 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 faf1 	bl	8007960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	f003 0304 	and.w	r3, r3, #4
 800738e:	2b04      	cmp	r3, #4
 8007390:	d122      	bne.n	80073d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	f003 0304 	and.w	r3, r3, #4
 800739c:	2b04      	cmp	r3, #4
 800739e:	d11b      	bne.n	80073d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f06f 0204 	mvn.w	r2, #4
 80073a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2202      	movs	r2, #2
 80073ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d003      	beq.n	80073c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 fac4 	bl	800794c <HAL_TIM_IC_CaptureCallback>
 80073c4:	e005      	b.n	80073d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 fab6 	bl	8007938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 fac7 	bl	8007960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	f003 0308 	and.w	r3, r3, #8
 80073e2:	2b08      	cmp	r3, #8
 80073e4:	d122      	bne.n	800742c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	f003 0308 	and.w	r3, r3, #8
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d11b      	bne.n	800742c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f06f 0208 	mvn.w	r2, #8
 80073fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2204      	movs	r2, #4
 8007402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	69db      	ldr	r3, [r3, #28]
 800740a:	f003 0303 	and.w	r3, r3, #3
 800740e:	2b00      	cmp	r3, #0
 8007410:	d003      	beq.n	800741a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 fa9a 	bl	800794c <HAL_TIM_IC_CaptureCallback>
 8007418:	e005      	b.n	8007426 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 fa8c 	bl	8007938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 fa9d 	bl	8007960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	691b      	ldr	r3, [r3, #16]
 8007432:	f003 0310 	and.w	r3, r3, #16
 8007436:	2b10      	cmp	r3, #16
 8007438:	d122      	bne.n	8007480 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	f003 0310 	and.w	r3, r3, #16
 8007444:	2b10      	cmp	r3, #16
 8007446:	d11b      	bne.n	8007480 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f06f 0210 	mvn.w	r2, #16
 8007450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2208      	movs	r2, #8
 8007456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fa70 	bl	800794c <HAL_TIM_IC_CaptureCallback>
 800746c:	e005      	b.n	800747a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 fa62 	bl	8007938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 fa73 	bl	8007960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b01      	cmp	r3, #1
 800748c:	d10e      	bne.n	80074ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	f003 0301 	and.w	r3, r3, #1
 8007498:	2b01      	cmp	r3, #1
 800749a:	d107      	bne.n	80074ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f06f 0201 	mvn.w	r2, #1
 80074a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 fa3c 	bl	8007924 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074b6:	2b80      	cmp	r3, #128	; 0x80
 80074b8:	d10e      	bne.n	80074d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074c4:	2b80      	cmp	r3, #128	; 0x80
 80074c6:	d107      	bne.n	80074d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80074d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fe88 	bl	80081e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074e6:	d10e      	bne.n	8007506 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074f2:	2b80      	cmp	r3, #128	; 0x80
 80074f4:	d107      	bne.n	8007506 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80074fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f000 fe7b 	bl	80081fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007510:	2b40      	cmp	r3, #64	; 0x40
 8007512:	d10e      	bne.n	8007532 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800751e:	2b40      	cmp	r3, #64	; 0x40
 8007520:	d107      	bne.n	8007532 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800752a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fa21 	bl	8007974 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	691b      	ldr	r3, [r3, #16]
 8007538:	f003 0320 	and.w	r3, r3, #32
 800753c:	2b20      	cmp	r3, #32
 800753e:	d10e      	bne.n	800755e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68db      	ldr	r3, [r3, #12]
 8007546:	f003 0320 	and.w	r3, r3, #32
 800754a:	2b20      	cmp	r3, #32
 800754c:	d107      	bne.n	800755e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f06f 0220 	mvn.w	r2, #32
 8007556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 fe3b 	bl	80081d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800755e:	bf00      	nop
 8007560:	3708      	adds	r7, #8
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
	...

08007568 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b086      	sub	sp, #24
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800757e:	2b01      	cmp	r3, #1
 8007580:	d101      	bne.n	8007586 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007582:	2302      	movs	r3, #2
 8007584:	e0ff      	b.n	8007786 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2b14      	cmp	r3, #20
 8007592:	f200 80f0 	bhi.w	8007776 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007596:	a201      	add	r2, pc, #4	; (adr r2, 800759c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800759c:	080075f1 	.word	0x080075f1
 80075a0:	08007777 	.word	0x08007777
 80075a4:	08007777 	.word	0x08007777
 80075a8:	08007777 	.word	0x08007777
 80075ac:	08007631 	.word	0x08007631
 80075b0:	08007777 	.word	0x08007777
 80075b4:	08007777 	.word	0x08007777
 80075b8:	08007777 	.word	0x08007777
 80075bc:	08007673 	.word	0x08007673
 80075c0:	08007777 	.word	0x08007777
 80075c4:	08007777 	.word	0x08007777
 80075c8:	08007777 	.word	0x08007777
 80075cc:	080076b3 	.word	0x080076b3
 80075d0:	08007777 	.word	0x08007777
 80075d4:	08007777 	.word	0x08007777
 80075d8:	08007777 	.word	0x08007777
 80075dc:	080076f5 	.word	0x080076f5
 80075e0:	08007777 	.word	0x08007777
 80075e4:	08007777 	.word	0x08007777
 80075e8:	08007777 	.word	0x08007777
 80075ec:	08007735 	.word	0x08007735
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68b9      	ldr	r1, [r7, #8]
 80075f6:	4618      	mov	r0, r3
 80075f8:	f000 fa66 	bl	8007ac8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	699a      	ldr	r2, [r3, #24]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f042 0208 	orr.w	r2, r2, #8
 800760a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	699a      	ldr	r2, [r3, #24]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f022 0204 	bic.w	r2, r2, #4
 800761a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	6999      	ldr	r1, [r3, #24]
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	691a      	ldr	r2, [r3, #16]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	619a      	str	r2, [r3, #24]
      break;
 800762e:	e0a5      	b.n	800777c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68b9      	ldr	r1, [r7, #8]
 8007636:	4618      	mov	r0, r3
 8007638:	f000 fab8 	bl	8007bac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	699a      	ldr	r2, [r3, #24]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800764a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	699a      	ldr	r2, [r3, #24]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800765a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6999      	ldr	r1, [r3, #24]
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	021a      	lsls	r2, r3, #8
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	430a      	orrs	r2, r1
 800766e:	619a      	str	r2, [r3, #24]
      break;
 8007670:	e084      	b.n	800777c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68b9      	ldr	r1, [r7, #8]
 8007678:	4618      	mov	r0, r3
 800767a:	f000 fb0f 	bl	8007c9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	69da      	ldr	r2, [r3, #28]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f042 0208 	orr.w	r2, r2, #8
 800768c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	69da      	ldr	r2, [r3, #28]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f022 0204 	bic.w	r2, r2, #4
 800769c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	69d9      	ldr	r1, [r3, #28]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	691a      	ldr	r2, [r3, #16]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	430a      	orrs	r2, r1
 80076ae:	61da      	str	r2, [r3, #28]
      break;
 80076b0:	e064      	b.n	800777c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	68b9      	ldr	r1, [r7, #8]
 80076b8:	4618      	mov	r0, r3
 80076ba:	f000 fb65 	bl	8007d88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	69da      	ldr	r2, [r3, #28]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	69da      	ldr	r2, [r3, #28]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	69d9      	ldr	r1, [r3, #28]
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	021a      	lsls	r2, r3, #8
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	430a      	orrs	r2, r1
 80076f0:	61da      	str	r2, [r3, #28]
      break;
 80076f2:	e043      	b.n	800777c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68b9      	ldr	r1, [r7, #8]
 80076fa:	4618      	mov	r0, r3
 80076fc:	f000 fb9c 	bl	8007e38 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f042 0208 	orr.w	r2, r2, #8
 800770e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f022 0204 	bic.w	r2, r2, #4
 800771e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	691a      	ldr	r2, [r3, #16]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	430a      	orrs	r2, r1
 8007730:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007732:	e023      	b.n	800777c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	68b9      	ldr	r1, [r7, #8]
 800773a:	4618      	mov	r0, r3
 800773c:	f000 fbce 	bl	8007edc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800774e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800775e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	021a      	lsls	r2, r3, #8
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	430a      	orrs	r2, r1
 8007772:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007774:	e002      	b.n	800777c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	75fb      	strb	r3, [r7, #23]
      break;
 800777a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007784:	7dfb      	ldrb	r3, [r7, #23]
}
 8007786:	4618      	mov	r0, r3
 8007788:	3718      	adds	r7, #24
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop

08007790 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800779a:	2300      	movs	r3, #0
 800779c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d101      	bne.n	80077ac <HAL_TIM_ConfigClockSource+0x1c>
 80077a8:	2302      	movs	r3, #2
 80077aa:	e0b4      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x186>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077c4:	68ba      	ldr	r2, [r7, #8]
 80077c6:	4b56      	ldr	r3, [pc, #344]	; (8007920 <HAL_TIM_ConfigClockSource+0x190>)
 80077c8:	4013      	ands	r3, r2
 80077ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68ba      	ldr	r2, [r7, #8]
 80077da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077e4:	d03e      	beq.n	8007864 <HAL_TIM_ConfigClockSource+0xd4>
 80077e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077ea:	f200 8087 	bhi.w	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 80077ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077f2:	f000 8086 	beq.w	8007902 <HAL_TIM_ConfigClockSource+0x172>
 80077f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077fa:	d87f      	bhi.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 80077fc:	2b70      	cmp	r3, #112	; 0x70
 80077fe:	d01a      	beq.n	8007836 <HAL_TIM_ConfigClockSource+0xa6>
 8007800:	2b70      	cmp	r3, #112	; 0x70
 8007802:	d87b      	bhi.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 8007804:	2b60      	cmp	r3, #96	; 0x60
 8007806:	d050      	beq.n	80078aa <HAL_TIM_ConfigClockSource+0x11a>
 8007808:	2b60      	cmp	r3, #96	; 0x60
 800780a:	d877      	bhi.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 800780c:	2b50      	cmp	r3, #80	; 0x50
 800780e:	d03c      	beq.n	800788a <HAL_TIM_ConfigClockSource+0xfa>
 8007810:	2b50      	cmp	r3, #80	; 0x50
 8007812:	d873      	bhi.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 8007814:	2b40      	cmp	r3, #64	; 0x40
 8007816:	d058      	beq.n	80078ca <HAL_TIM_ConfigClockSource+0x13a>
 8007818:	2b40      	cmp	r3, #64	; 0x40
 800781a:	d86f      	bhi.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 800781c:	2b30      	cmp	r3, #48	; 0x30
 800781e:	d064      	beq.n	80078ea <HAL_TIM_ConfigClockSource+0x15a>
 8007820:	2b30      	cmp	r3, #48	; 0x30
 8007822:	d86b      	bhi.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 8007824:	2b20      	cmp	r3, #32
 8007826:	d060      	beq.n	80078ea <HAL_TIM_ConfigClockSource+0x15a>
 8007828:	2b20      	cmp	r3, #32
 800782a:	d867      	bhi.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
 800782c:	2b00      	cmp	r3, #0
 800782e:	d05c      	beq.n	80078ea <HAL_TIM_ConfigClockSource+0x15a>
 8007830:	2b10      	cmp	r3, #16
 8007832:	d05a      	beq.n	80078ea <HAL_TIM_ConfigClockSource+0x15a>
 8007834:	e062      	b.n	80078fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007846:	f000 fc17 	bl	8008078 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007858:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	609a      	str	r2, [r3, #8]
      break;
 8007862:	e04f      	b.n	8007904 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007874:	f000 fc00 	bl	8008078 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	689a      	ldr	r2, [r3, #8]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007886:	609a      	str	r2, [r3, #8]
      break;
 8007888:	e03c      	b.n	8007904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007896:	461a      	mov	r2, r3
 8007898:	f000 fb74 	bl	8007f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2150      	movs	r1, #80	; 0x50
 80078a2:	4618      	mov	r0, r3
 80078a4:	f000 fbcd 	bl	8008042 <TIM_ITRx_SetConfig>
      break;
 80078a8:	e02c      	b.n	8007904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078b6:	461a      	mov	r2, r3
 80078b8:	f000 fb93 	bl	8007fe2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2160      	movs	r1, #96	; 0x60
 80078c2:	4618      	mov	r0, r3
 80078c4:	f000 fbbd 	bl	8008042 <TIM_ITRx_SetConfig>
      break;
 80078c8:	e01c      	b.n	8007904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078d6:	461a      	mov	r2, r3
 80078d8:	f000 fb54 	bl	8007f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2140      	movs	r1, #64	; 0x40
 80078e2:	4618      	mov	r0, r3
 80078e4:	f000 fbad 	bl	8008042 <TIM_ITRx_SetConfig>
      break;
 80078e8:	e00c      	b.n	8007904 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4619      	mov	r1, r3
 80078f4:	4610      	mov	r0, r2
 80078f6:	f000 fba4 	bl	8008042 <TIM_ITRx_SetConfig>
      break;
 80078fa:	e003      	b.n	8007904 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007900:	e000      	b.n	8007904 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007902:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007914:	7bfb      	ldrb	r3, [r7, #15]
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	fffeff88 	.word	0xfffeff88

08007924 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007940:	bf00      	nop
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007954:	bf00      	nop
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007968:	bf00      	nop
 800796a:	370c      	adds	r7, #12
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800797c:	bf00      	nop
 800797e:	370c      	adds	r7, #12
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	4a40      	ldr	r2, [pc, #256]	; (8007a9c <TIM_Base_SetConfig+0x114>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d013      	beq.n	80079c8 <TIM_Base_SetConfig+0x40>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079a6:	d00f      	beq.n	80079c8 <TIM_Base_SetConfig+0x40>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a3d      	ldr	r2, [pc, #244]	; (8007aa0 <TIM_Base_SetConfig+0x118>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d00b      	beq.n	80079c8 <TIM_Base_SetConfig+0x40>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a3c      	ldr	r2, [pc, #240]	; (8007aa4 <TIM_Base_SetConfig+0x11c>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d007      	beq.n	80079c8 <TIM_Base_SetConfig+0x40>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a3b      	ldr	r2, [pc, #236]	; (8007aa8 <TIM_Base_SetConfig+0x120>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d003      	beq.n	80079c8 <TIM_Base_SetConfig+0x40>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a3a      	ldr	r2, [pc, #232]	; (8007aac <TIM_Base_SetConfig+0x124>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d108      	bne.n	80079da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4a2f      	ldr	r2, [pc, #188]	; (8007a9c <TIM_Base_SetConfig+0x114>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d02b      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079e8:	d027      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	4a2c      	ldr	r2, [pc, #176]	; (8007aa0 <TIM_Base_SetConfig+0x118>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d023      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	4a2b      	ldr	r2, [pc, #172]	; (8007aa4 <TIM_Base_SetConfig+0x11c>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d01f      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4a2a      	ldr	r2, [pc, #168]	; (8007aa8 <TIM_Base_SetConfig+0x120>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d01b      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	4a29      	ldr	r2, [pc, #164]	; (8007aac <TIM_Base_SetConfig+0x124>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d017      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a28      	ldr	r2, [pc, #160]	; (8007ab0 <TIM_Base_SetConfig+0x128>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d013      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a27      	ldr	r2, [pc, #156]	; (8007ab4 <TIM_Base_SetConfig+0x12c>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d00f      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a26      	ldr	r2, [pc, #152]	; (8007ab8 <TIM_Base_SetConfig+0x130>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d00b      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a25      	ldr	r2, [pc, #148]	; (8007abc <TIM_Base_SetConfig+0x134>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d007      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a24      	ldr	r2, [pc, #144]	; (8007ac0 <TIM_Base_SetConfig+0x138>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d003      	beq.n	8007a3a <TIM_Base_SetConfig+0xb2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a23      	ldr	r2, [pc, #140]	; (8007ac4 <TIM_Base_SetConfig+0x13c>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d108      	bne.n	8007a4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	689a      	ldr	r2, [r3, #8]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a0a      	ldr	r2, [pc, #40]	; (8007a9c <TIM_Base_SetConfig+0x114>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d003      	beq.n	8007a80 <TIM_Base_SetConfig+0xf8>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a0c      	ldr	r2, [pc, #48]	; (8007aac <TIM_Base_SetConfig+0x124>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d103      	bne.n	8007a88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	691a      	ldr	r2, [r3, #16]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	615a      	str	r2, [r3, #20]
}
 8007a8e:	bf00      	nop
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	40010000 	.word	0x40010000
 8007aa0:	40000400 	.word	0x40000400
 8007aa4:	40000800 	.word	0x40000800
 8007aa8:	40000c00 	.word	0x40000c00
 8007aac:	40010400 	.word	0x40010400
 8007ab0:	40014000 	.word	0x40014000
 8007ab4:	40014400 	.word	0x40014400
 8007ab8:	40014800 	.word	0x40014800
 8007abc:	40001800 	.word	0x40001800
 8007ac0:	40001c00 	.word	0x40001c00
 8007ac4:	40002000 	.word	0x40002000

08007ac8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	f023 0201 	bic.w	r2, r3, #1
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4b2b      	ldr	r3, [pc, #172]	; (8007ba0 <TIM_OC1_SetConfig+0xd8>)
 8007af4:	4013      	ands	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 0303 	bic.w	r3, r3, #3
 8007afe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f023 0302 	bic.w	r3, r3, #2
 8007b10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	697a      	ldr	r2, [r7, #20]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a21      	ldr	r2, [pc, #132]	; (8007ba4 <TIM_OC1_SetConfig+0xdc>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d003      	beq.n	8007b2c <TIM_OC1_SetConfig+0x64>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a20      	ldr	r2, [pc, #128]	; (8007ba8 <TIM_OC1_SetConfig+0xe0>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d10c      	bne.n	8007b46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	f023 0308 	bic.w	r3, r3, #8
 8007b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	f023 0304 	bic.w	r3, r3, #4
 8007b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a16      	ldr	r2, [pc, #88]	; (8007ba4 <TIM_OC1_SetConfig+0xdc>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_OC1_SetConfig+0x8e>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a15      	ldr	r2, [pc, #84]	; (8007ba8 <TIM_OC1_SetConfig+0xe0>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d111      	bne.n	8007b7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	693a      	ldr	r2, [r7, #16]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	697a      	ldr	r2, [r7, #20]
 8007b92:	621a      	str	r2, [r3, #32]
}
 8007b94:	bf00      	nop
 8007b96:	371c      	adds	r7, #28
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr
 8007ba0:	fffeff8f 	.word	0xfffeff8f
 8007ba4:	40010000 	.word	0x40010000
 8007ba8:	40010400 	.word	0x40010400

08007bac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	f023 0210 	bic.w	r2, r3, #16
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	4b2e      	ldr	r3, [pc, #184]	; (8007c90 <TIM_OC2_SetConfig+0xe4>)
 8007bd8:	4013      	ands	r3, r2
 8007bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007be2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	021b      	lsls	r3, r3, #8
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f023 0320 	bic.w	r3, r3, #32
 8007bf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	011b      	lsls	r3, r3, #4
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a23      	ldr	r2, [pc, #140]	; (8007c94 <TIM_OC2_SetConfig+0xe8>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d003      	beq.n	8007c14 <TIM_OC2_SetConfig+0x68>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4a22      	ldr	r2, [pc, #136]	; (8007c98 <TIM_OC2_SetConfig+0xec>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d10d      	bne.n	8007c30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	011b      	lsls	r3, r3, #4
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a18      	ldr	r2, [pc, #96]	; (8007c94 <TIM_OC2_SetConfig+0xe8>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d003      	beq.n	8007c40 <TIM_OC2_SetConfig+0x94>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a17      	ldr	r2, [pc, #92]	; (8007c98 <TIM_OC2_SetConfig+0xec>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d113      	bne.n	8007c68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	695b      	ldr	r3, [r3, #20]
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	693a      	ldr	r2, [r7, #16]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	699b      	ldr	r3, [r3, #24]
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	693a      	ldr	r2, [r7, #16]
 8007c64:	4313      	orrs	r3, r2
 8007c66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	685a      	ldr	r2, [r3, #4]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	621a      	str	r2, [r3, #32]
}
 8007c82:	bf00      	nop
 8007c84:	371c      	adds	r7, #28
 8007c86:	46bd      	mov	sp, r7
 8007c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8c:	4770      	bx	lr
 8007c8e:	bf00      	nop
 8007c90:	feff8fff 	.word	0xfeff8fff
 8007c94:	40010000 	.word	0x40010000
 8007c98:	40010400 	.word	0x40010400

08007c9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b087      	sub	sp, #28
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a1b      	ldr	r3, [r3, #32]
 8007caa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	4b2d      	ldr	r3, [pc, #180]	; (8007d7c <TIM_OC3_SetConfig+0xe0>)
 8007cc8:	4013      	ands	r3, r2
 8007cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f023 0303 	bic.w	r3, r3, #3
 8007cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68fa      	ldr	r2, [r7, #12]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	021b      	lsls	r3, r3, #8
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	4a22      	ldr	r2, [pc, #136]	; (8007d80 <TIM_OC3_SetConfig+0xe4>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d003      	beq.n	8007d02 <TIM_OC3_SetConfig+0x66>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4a21      	ldr	r2, [pc, #132]	; (8007d84 <TIM_OC3_SetConfig+0xe8>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d10d      	bne.n	8007d1e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	021b      	lsls	r3, r3, #8
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	4313      	orrs	r3, r2
 8007d14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a17      	ldr	r2, [pc, #92]	; (8007d80 <TIM_OC3_SetConfig+0xe4>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d003      	beq.n	8007d2e <TIM_OC3_SetConfig+0x92>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a16      	ldr	r2, [pc, #88]	; (8007d84 <TIM_OC3_SetConfig+0xe8>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d113      	bne.n	8007d56 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	695b      	ldr	r3, [r3, #20]
 8007d42:	011b      	lsls	r3, r3, #4
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	699b      	ldr	r3, [r3, #24]
 8007d4e:	011b      	lsls	r3, r3, #4
 8007d50:	693a      	ldr	r2, [r7, #16]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	693a      	ldr	r2, [r7, #16]
 8007d5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	685a      	ldr	r2, [r3, #4]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	621a      	str	r2, [r3, #32]
}
 8007d70:	bf00      	nop
 8007d72:	371c      	adds	r7, #28
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr
 8007d7c:	fffeff8f 	.word	0xfffeff8f
 8007d80:	40010000 	.word	0x40010000
 8007d84:	40010400 	.word	0x40010400

08007d88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	69db      	ldr	r3, [r3, #28]
 8007dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	4b1e      	ldr	r3, [pc, #120]	; (8007e2c <TIM_OC4_SetConfig+0xa4>)
 8007db4:	4013      	ands	r3, r2
 8007db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	021b      	lsls	r3, r3, #8
 8007dc6:	68fa      	ldr	r2, [r7, #12]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007dd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	031b      	lsls	r3, r3, #12
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a13      	ldr	r2, [pc, #76]	; (8007e30 <TIM_OC4_SetConfig+0xa8>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d003      	beq.n	8007df0 <TIM_OC4_SetConfig+0x68>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a12      	ldr	r2, [pc, #72]	; (8007e34 <TIM_OC4_SetConfig+0xac>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d109      	bne.n	8007e04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007df6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	019b      	lsls	r3, r3, #6
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	685a      	ldr	r2, [r3, #4]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	693a      	ldr	r2, [r7, #16]
 8007e1c:	621a      	str	r2, [r3, #32]
}
 8007e1e:	bf00      	nop
 8007e20:	371c      	adds	r7, #28
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	feff8fff 	.word	0xfeff8fff
 8007e30:	40010000 	.word	0x40010000
 8007e34:	40010400 	.word	0x40010400

08007e38 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b087      	sub	sp, #28
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6a1b      	ldr	r3, [r3, #32]
 8007e52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	4b1b      	ldr	r3, [pc, #108]	; (8007ed0 <TIM_OC5_SetConfig+0x98>)
 8007e64:	4013      	ands	r3, r2
 8007e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007e78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	041b      	lsls	r3, r3, #16
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	4a12      	ldr	r2, [pc, #72]	; (8007ed4 <TIM_OC5_SetConfig+0x9c>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d003      	beq.n	8007e96 <TIM_OC5_SetConfig+0x5e>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	4a11      	ldr	r2, [pc, #68]	; (8007ed8 <TIM_OC5_SetConfig+0xa0>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d109      	bne.n	8007eaa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	695b      	ldr	r3, [r3, #20]
 8007ea2:	021b      	lsls	r3, r3, #8
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	697a      	ldr	r2, [r7, #20]
 8007eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	685a      	ldr	r2, [r3, #4]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	621a      	str	r2, [r3, #32]
}
 8007ec4:	bf00      	nop
 8007ec6:	371c      	adds	r7, #28
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr
 8007ed0:	fffeff8f 	.word	0xfffeff8f
 8007ed4:	40010000 	.word	0x40010000
 8007ed8:	40010400 	.word	0x40010400

08007edc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b087      	sub	sp, #28
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6a1b      	ldr	r3, [r3, #32]
 8007eea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	4b1c      	ldr	r3, [pc, #112]	; (8007f78 <TIM_OC6_SetConfig+0x9c>)
 8007f08:	4013      	ands	r3, r2
 8007f0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	021b      	lsls	r3, r3, #8
 8007f12:	68fa      	ldr	r2, [r7, #12]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007f1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	051b      	lsls	r3, r3, #20
 8007f26:	693a      	ldr	r2, [r7, #16]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a13      	ldr	r2, [pc, #76]	; (8007f7c <TIM_OC6_SetConfig+0xa0>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d003      	beq.n	8007f3c <TIM_OC6_SetConfig+0x60>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	4a12      	ldr	r2, [pc, #72]	; (8007f80 <TIM_OC6_SetConfig+0xa4>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d109      	bne.n	8007f50 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007f42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	695b      	ldr	r3, [r3, #20]
 8007f48:	029b      	lsls	r3, r3, #10
 8007f4a:	697a      	ldr	r2, [r7, #20]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	697a      	ldr	r2, [r7, #20]
 8007f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	68fa      	ldr	r2, [r7, #12]
 8007f5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	685a      	ldr	r2, [r3, #4]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	621a      	str	r2, [r3, #32]
}
 8007f6a:	bf00      	nop
 8007f6c:	371c      	adds	r7, #28
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	feff8fff 	.word	0xfeff8fff
 8007f7c:	40010000 	.word	0x40010000
 8007f80:	40010400 	.word	0x40010400

08007f84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b087      	sub	sp, #28
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a1b      	ldr	r3, [r3, #32]
 8007f94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	f023 0201 	bic.w	r2, r3, #1
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	011b      	lsls	r3, r3, #4
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	f023 030a 	bic.w	r3, r3, #10
 8007fc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007fc2:	697a      	ldr	r2, [r7, #20]
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	693a      	ldr	r2, [r7, #16]
 8007fce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	621a      	str	r2, [r3, #32]
}
 8007fd6:	bf00      	nop
 8007fd8:	371c      	adds	r7, #28
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b087      	sub	sp, #28
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	60f8      	str	r0, [r7, #12]
 8007fea:	60b9      	str	r1, [r7, #8]
 8007fec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6a1b      	ldr	r3, [r3, #32]
 8007ff2:	f023 0210 	bic.w	r2, r3, #16
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800800c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	031b      	lsls	r3, r3, #12
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	4313      	orrs	r3, r2
 8008016:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800801e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	011b      	lsls	r3, r3, #4
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	4313      	orrs	r3, r2
 8008028:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	693a      	ldr	r2, [r7, #16]
 8008034:	621a      	str	r2, [r3, #32]
}
 8008036:	bf00      	nop
 8008038:	371c      	adds	r7, #28
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008042:	b480      	push	{r7}
 8008044:	b085      	sub	sp, #20
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
 800804a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008058:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800805a:	683a      	ldr	r2, [r7, #0]
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	4313      	orrs	r3, r2
 8008060:	f043 0307 	orr.w	r3, r3, #7
 8008064:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	609a      	str	r2, [r3, #8]
}
 800806c:	bf00      	nop
 800806e:	3714      	adds	r7, #20
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008078:	b480      	push	{r7}
 800807a:	b087      	sub	sp, #28
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
 8008084:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008092:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	021a      	lsls	r2, r3, #8
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	431a      	orrs	r2, r3
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	4313      	orrs	r3, r2
 80080a0:	697a      	ldr	r2, [r7, #20]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	609a      	str	r2, [r3, #8]
}
 80080ac:	bf00      	nop
 80080ae:	371c      	adds	r7, #28
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b085      	sub	sp, #20
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d101      	bne.n	80080d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80080cc:	2302      	movs	r3, #2
 80080ce:	e06d      	b.n	80081ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2202      	movs	r2, #2
 80080dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a30      	ldr	r2, [pc, #192]	; (80081b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d004      	beq.n	8008104 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a2f      	ldr	r2, [pc, #188]	; (80081bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d108      	bne.n	8008116 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800810a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	4313      	orrs	r3, r2
 8008114:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800811c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	68fa      	ldr	r2, [r7, #12]
 8008124:	4313      	orrs	r3, r2
 8008126:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68fa      	ldr	r2, [r7, #12]
 800812e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a20      	ldr	r2, [pc, #128]	; (80081b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d022      	beq.n	8008180 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008142:	d01d      	beq.n	8008180 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a1d      	ldr	r2, [pc, #116]	; (80081c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d018      	beq.n	8008180 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a1c      	ldr	r2, [pc, #112]	; (80081c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d013      	beq.n	8008180 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a1a      	ldr	r2, [pc, #104]	; (80081c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d00e      	beq.n	8008180 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a15      	ldr	r2, [pc, #84]	; (80081bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d009      	beq.n	8008180 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a16      	ldr	r2, [pc, #88]	; (80081cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d004      	beq.n	8008180 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a15      	ldr	r2, [pc, #84]	; (80081d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d10c      	bne.n	800819a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008186:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	68ba      	ldr	r2, [r7, #8]
 800818e:	4313      	orrs	r3, r2
 8008190:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	68ba      	ldr	r2, [r7, #8]
 8008198:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2201      	movs	r2, #1
 800819e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081aa:	2300      	movs	r3, #0
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3714      	adds	r7, #20
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr
 80081b8:	40010000 	.word	0x40010000
 80081bc:	40010400 	.word	0x40010400
 80081c0:	40000400 	.word	0x40000400
 80081c4:	40000800 	.word	0x40000800
 80081c8:	40000c00 	.word	0x40000c00
 80081cc:	40014000 	.word	0x40014000
 80081d0:	40001800 	.word	0x40001800

080081d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081dc:	bf00      	nop
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d101      	bne.n	8008222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e040      	b.n	80082a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008226:	2b00      	cmp	r3, #0
 8008228:	d106      	bne.n	8008238 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f7fa f96c 	bl	8002510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2224      	movs	r2, #36	; 0x24
 800823c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 0201 	bic.w	r2, r2, #1
 800824c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f82c 	bl	80082ac <UART_SetConfig>
 8008254:	4603      	mov	r3, r0
 8008256:	2b01      	cmp	r3, #1
 8008258:	d101      	bne.n	800825e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e022      	b.n	80082a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008262:	2b00      	cmp	r3, #0
 8008264:	d002      	beq.n	800826c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f000 fa84 	bl	8008774 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	685a      	ldr	r2, [r3, #4]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800827a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	689a      	ldr	r2, [r3, #8]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800828a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f042 0201 	orr.w	r2, r2, #1
 800829a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fb0b 	bl	80088b8 <UART_CheckIdleState>
 80082a2:	4603      	mov	r3, r0
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3708      	adds	r7, #8
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b088      	sub	sp, #32
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80082b4:	2300      	movs	r3, #0
 80082b6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	431a      	orrs	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	695b      	ldr	r3, [r3, #20]
 80082c6:	431a      	orrs	r2, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	69db      	ldr	r3, [r3, #28]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	4ba6      	ldr	r3, [pc, #664]	; (8008570 <UART_SetConfig+0x2c4>)
 80082d8:	4013      	ands	r3, r2
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	6812      	ldr	r2, [r2, #0]
 80082de:	6979      	ldr	r1, [r7, #20]
 80082e0:	430b      	orrs	r3, r1
 80082e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	68da      	ldr	r2, [r3, #12]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	430a      	orrs	r2, r1
 80082f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a1b      	ldr	r3, [r3, #32]
 8008304:	697a      	ldr	r2, [r7, #20]
 8008306:	4313      	orrs	r3, r2
 8008308:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	697a      	ldr	r2, [r7, #20]
 800831a:	430a      	orrs	r2, r1
 800831c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a94      	ldr	r2, [pc, #592]	; (8008574 <UART_SetConfig+0x2c8>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d120      	bne.n	800836a <UART_SetConfig+0xbe>
 8008328:	4b93      	ldr	r3, [pc, #588]	; (8008578 <UART_SetConfig+0x2cc>)
 800832a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800832e:	f003 0303 	and.w	r3, r3, #3
 8008332:	2b03      	cmp	r3, #3
 8008334:	d816      	bhi.n	8008364 <UART_SetConfig+0xb8>
 8008336:	a201      	add	r2, pc, #4	; (adr r2, 800833c <UART_SetConfig+0x90>)
 8008338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800833c:	0800834d 	.word	0x0800834d
 8008340:	08008359 	.word	0x08008359
 8008344:	08008353 	.word	0x08008353
 8008348:	0800835f 	.word	0x0800835f
 800834c:	2301      	movs	r3, #1
 800834e:	77fb      	strb	r3, [r7, #31]
 8008350:	e150      	b.n	80085f4 <UART_SetConfig+0x348>
 8008352:	2302      	movs	r3, #2
 8008354:	77fb      	strb	r3, [r7, #31]
 8008356:	e14d      	b.n	80085f4 <UART_SetConfig+0x348>
 8008358:	2304      	movs	r3, #4
 800835a:	77fb      	strb	r3, [r7, #31]
 800835c:	e14a      	b.n	80085f4 <UART_SetConfig+0x348>
 800835e:	2308      	movs	r3, #8
 8008360:	77fb      	strb	r3, [r7, #31]
 8008362:	e147      	b.n	80085f4 <UART_SetConfig+0x348>
 8008364:	2310      	movs	r3, #16
 8008366:	77fb      	strb	r3, [r7, #31]
 8008368:	e144      	b.n	80085f4 <UART_SetConfig+0x348>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a83      	ldr	r2, [pc, #524]	; (800857c <UART_SetConfig+0x2d0>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d132      	bne.n	80083da <UART_SetConfig+0x12e>
 8008374:	4b80      	ldr	r3, [pc, #512]	; (8008578 <UART_SetConfig+0x2cc>)
 8008376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800837a:	f003 030c 	and.w	r3, r3, #12
 800837e:	2b0c      	cmp	r3, #12
 8008380:	d828      	bhi.n	80083d4 <UART_SetConfig+0x128>
 8008382:	a201      	add	r2, pc, #4	; (adr r2, 8008388 <UART_SetConfig+0xdc>)
 8008384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008388:	080083bd 	.word	0x080083bd
 800838c:	080083d5 	.word	0x080083d5
 8008390:	080083d5 	.word	0x080083d5
 8008394:	080083d5 	.word	0x080083d5
 8008398:	080083c9 	.word	0x080083c9
 800839c:	080083d5 	.word	0x080083d5
 80083a0:	080083d5 	.word	0x080083d5
 80083a4:	080083d5 	.word	0x080083d5
 80083a8:	080083c3 	.word	0x080083c3
 80083ac:	080083d5 	.word	0x080083d5
 80083b0:	080083d5 	.word	0x080083d5
 80083b4:	080083d5 	.word	0x080083d5
 80083b8:	080083cf 	.word	0x080083cf
 80083bc:	2300      	movs	r3, #0
 80083be:	77fb      	strb	r3, [r7, #31]
 80083c0:	e118      	b.n	80085f4 <UART_SetConfig+0x348>
 80083c2:	2302      	movs	r3, #2
 80083c4:	77fb      	strb	r3, [r7, #31]
 80083c6:	e115      	b.n	80085f4 <UART_SetConfig+0x348>
 80083c8:	2304      	movs	r3, #4
 80083ca:	77fb      	strb	r3, [r7, #31]
 80083cc:	e112      	b.n	80085f4 <UART_SetConfig+0x348>
 80083ce:	2308      	movs	r3, #8
 80083d0:	77fb      	strb	r3, [r7, #31]
 80083d2:	e10f      	b.n	80085f4 <UART_SetConfig+0x348>
 80083d4:	2310      	movs	r3, #16
 80083d6:	77fb      	strb	r3, [r7, #31]
 80083d8:	e10c      	b.n	80085f4 <UART_SetConfig+0x348>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a68      	ldr	r2, [pc, #416]	; (8008580 <UART_SetConfig+0x2d4>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d120      	bne.n	8008426 <UART_SetConfig+0x17a>
 80083e4:	4b64      	ldr	r3, [pc, #400]	; (8008578 <UART_SetConfig+0x2cc>)
 80083e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083ea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80083ee:	2b30      	cmp	r3, #48	; 0x30
 80083f0:	d013      	beq.n	800841a <UART_SetConfig+0x16e>
 80083f2:	2b30      	cmp	r3, #48	; 0x30
 80083f4:	d814      	bhi.n	8008420 <UART_SetConfig+0x174>
 80083f6:	2b20      	cmp	r3, #32
 80083f8:	d009      	beq.n	800840e <UART_SetConfig+0x162>
 80083fa:	2b20      	cmp	r3, #32
 80083fc:	d810      	bhi.n	8008420 <UART_SetConfig+0x174>
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d002      	beq.n	8008408 <UART_SetConfig+0x15c>
 8008402:	2b10      	cmp	r3, #16
 8008404:	d006      	beq.n	8008414 <UART_SetConfig+0x168>
 8008406:	e00b      	b.n	8008420 <UART_SetConfig+0x174>
 8008408:	2300      	movs	r3, #0
 800840a:	77fb      	strb	r3, [r7, #31]
 800840c:	e0f2      	b.n	80085f4 <UART_SetConfig+0x348>
 800840e:	2302      	movs	r3, #2
 8008410:	77fb      	strb	r3, [r7, #31]
 8008412:	e0ef      	b.n	80085f4 <UART_SetConfig+0x348>
 8008414:	2304      	movs	r3, #4
 8008416:	77fb      	strb	r3, [r7, #31]
 8008418:	e0ec      	b.n	80085f4 <UART_SetConfig+0x348>
 800841a:	2308      	movs	r3, #8
 800841c:	77fb      	strb	r3, [r7, #31]
 800841e:	e0e9      	b.n	80085f4 <UART_SetConfig+0x348>
 8008420:	2310      	movs	r3, #16
 8008422:	77fb      	strb	r3, [r7, #31]
 8008424:	e0e6      	b.n	80085f4 <UART_SetConfig+0x348>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a56      	ldr	r2, [pc, #344]	; (8008584 <UART_SetConfig+0x2d8>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d120      	bne.n	8008472 <UART_SetConfig+0x1c6>
 8008430:	4b51      	ldr	r3, [pc, #324]	; (8008578 <UART_SetConfig+0x2cc>)
 8008432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008436:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800843a:	2bc0      	cmp	r3, #192	; 0xc0
 800843c:	d013      	beq.n	8008466 <UART_SetConfig+0x1ba>
 800843e:	2bc0      	cmp	r3, #192	; 0xc0
 8008440:	d814      	bhi.n	800846c <UART_SetConfig+0x1c0>
 8008442:	2b80      	cmp	r3, #128	; 0x80
 8008444:	d009      	beq.n	800845a <UART_SetConfig+0x1ae>
 8008446:	2b80      	cmp	r3, #128	; 0x80
 8008448:	d810      	bhi.n	800846c <UART_SetConfig+0x1c0>
 800844a:	2b00      	cmp	r3, #0
 800844c:	d002      	beq.n	8008454 <UART_SetConfig+0x1a8>
 800844e:	2b40      	cmp	r3, #64	; 0x40
 8008450:	d006      	beq.n	8008460 <UART_SetConfig+0x1b4>
 8008452:	e00b      	b.n	800846c <UART_SetConfig+0x1c0>
 8008454:	2300      	movs	r3, #0
 8008456:	77fb      	strb	r3, [r7, #31]
 8008458:	e0cc      	b.n	80085f4 <UART_SetConfig+0x348>
 800845a:	2302      	movs	r3, #2
 800845c:	77fb      	strb	r3, [r7, #31]
 800845e:	e0c9      	b.n	80085f4 <UART_SetConfig+0x348>
 8008460:	2304      	movs	r3, #4
 8008462:	77fb      	strb	r3, [r7, #31]
 8008464:	e0c6      	b.n	80085f4 <UART_SetConfig+0x348>
 8008466:	2308      	movs	r3, #8
 8008468:	77fb      	strb	r3, [r7, #31]
 800846a:	e0c3      	b.n	80085f4 <UART_SetConfig+0x348>
 800846c:	2310      	movs	r3, #16
 800846e:	77fb      	strb	r3, [r7, #31]
 8008470:	e0c0      	b.n	80085f4 <UART_SetConfig+0x348>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a44      	ldr	r2, [pc, #272]	; (8008588 <UART_SetConfig+0x2dc>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d125      	bne.n	80084c8 <UART_SetConfig+0x21c>
 800847c:	4b3e      	ldr	r3, [pc, #248]	; (8008578 <UART_SetConfig+0x2cc>)
 800847e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008482:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008486:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800848a:	d017      	beq.n	80084bc <UART_SetConfig+0x210>
 800848c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008490:	d817      	bhi.n	80084c2 <UART_SetConfig+0x216>
 8008492:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008496:	d00b      	beq.n	80084b0 <UART_SetConfig+0x204>
 8008498:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800849c:	d811      	bhi.n	80084c2 <UART_SetConfig+0x216>
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d003      	beq.n	80084aa <UART_SetConfig+0x1fe>
 80084a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084a6:	d006      	beq.n	80084b6 <UART_SetConfig+0x20a>
 80084a8:	e00b      	b.n	80084c2 <UART_SetConfig+0x216>
 80084aa:	2300      	movs	r3, #0
 80084ac:	77fb      	strb	r3, [r7, #31]
 80084ae:	e0a1      	b.n	80085f4 <UART_SetConfig+0x348>
 80084b0:	2302      	movs	r3, #2
 80084b2:	77fb      	strb	r3, [r7, #31]
 80084b4:	e09e      	b.n	80085f4 <UART_SetConfig+0x348>
 80084b6:	2304      	movs	r3, #4
 80084b8:	77fb      	strb	r3, [r7, #31]
 80084ba:	e09b      	b.n	80085f4 <UART_SetConfig+0x348>
 80084bc:	2308      	movs	r3, #8
 80084be:	77fb      	strb	r3, [r7, #31]
 80084c0:	e098      	b.n	80085f4 <UART_SetConfig+0x348>
 80084c2:	2310      	movs	r3, #16
 80084c4:	77fb      	strb	r3, [r7, #31]
 80084c6:	e095      	b.n	80085f4 <UART_SetConfig+0x348>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a2f      	ldr	r2, [pc, #188]	; (800858c <UART_SetConfig+0x2e0>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d125      	bne.n	800851e <UART_SetConfig+0x272>
 80084d2:	4b29      	ldr	r3, [pc, #164]	; (8008578 <UART_SetConfig+0x2cc>)
 80084d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80084dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80084e0:	d017      	beq.n	8008512 <UART_SetConfig+0x266>
 80084e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80084e6:	d817      	bhi.n	8008518 <UART_SetConfig+0x26c>
 80084e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084ec:	d00b      	beq.n	8008506 <UART_SetConfig+0x25a>
 80084ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084f2:	d811      	bhi.n	8008518 <UART_SetConfig+0x26c>
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d003      	beq.n	8008500 <UART_SetConfig+0x254>
 80084f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084fc:	d006      	beq.n	800850c <UART_SetConfig+0x260>
 80084fe:	e00b      	b.n	8008518 <UART_SetConfig+0x26c>
 8008500:	2301      	movs	r3, #1
 8008502:	77fb      	strb	r3, [r7, #31]
 8008504:	e076      	b.n	80085f4 <UART_SetConfig+0x348>
 8008506:	2302      	movs	r3, #2
 8008508:	77fb      	strb	r3, [r7, #31]
 800850a:	e073      	b.n	80085f4 <UART_SetConfig+0x348>
 800850c:	2304      	movs	r3, #4
 800850e:	77fb      	strb	r3, [r7, #31]
 8008510:	e070      	b.n	80085f4 <UART_SetConfig+0x348>
 8008512:	2308      	movs	r3, #8
 8008514:	77fb      	strb	r3, [r7, #31]
 8008516:	e06d      	b.n	80085f4 <UART_SetConfig+0x348>
 8008518:	2310      	movs	r3, #16
 800851a:	77fb      	strb	r3, [r7, #31]
 800851c:	e06a      	b.n	80085f4 <UART_SetConfig+0x348>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a1b      	ldr	r2, [pc, #108]	; (8008590 <UART_SetConfig+0x2e4>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d138      	bne.n	800859a <UART_SetConfig+0x2ee>
 8008528:	4b13      	ldr	r3, [pc, #76]	; (8008578 <UART_SetConfig+0x2cc>)
 800852a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800852e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008532:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008536:	d017      	beq.n	8008568 <UART_SetConfig+0x2bc>
 8008538:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800853c:	d82a      	bhi.n	8008594 <UART_SetConfig+0x2e8>
 800853e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008542:	d00b      	beq.n	800855c <UART_SetConfig+0x2b0>
 8008544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008548:	d824      	bhi.n	8008594 <UART_SetConfig+0x2e8>
 800854a:	2b00      	cmp	r3, #0
 800854c:	d003      	beq.n	8008556 <UART_SetConfig+0x2aa>
 800854e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008552:	d006      	beq.n	8008562 <UART_SetConfig+0x2b6>
 8008554:	e01e      	b.n	8008594 <UART_SetConfig+0x2e8>
 8008556:	2300      	movs	r3, #0
 8008558:	77fb      	strb	r3, [r7, #31]
 800855a:	e04b      	b.n	80085f4 <UART_SetConfig+0x348>
 800855c:	2302      	movs	r3, #2
 800855e:	77fb      	strb	r3, [r7, #31]
 8008560:	e048      	b.n	80085f4 <UART_SetConfig+0x348>
 8008562:	2304      	movs	r3, #4
 8008564:	77fb      	strb	r3, [r7, #31]
 8008566:	e045      	b.n	80085f4 <UART_SetConfig+0x348>
 8008568:	2308      	movs	r3, #8
 800856a:	77fb      	strb	r3, [r7, #31]
 800856c:	e042      	b.n	80085f4 <UART_SetConfig+0x348>
 800856e:	bf00      	nop
 8008570:	efff69f3 	.word	0xefff69f3
 8008574:	40011000 	.word	0x40011000
 8008578:	40023800 	.word	0x40023800
 800857c:	40004400 	.word	0x40004400
 8008580:	40004800 	.word	0x40004800
 8008584:	40004c00 	.word	0x40004c00
 8008588:	40005000 	.word	0x40005000
 800858c:	40011400 	.word	0x40011400
 8008590:	40007800 	.word	0x40007800
 8008594:	2310      	movs	r3, #16
 8008596:	77fb      	strb	r3, [r7, #31]
 8008598:	e02c      	b.n	80085f4 <UART_SetConfig+0x348>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a72      	ldr	r2, [pc, #456]	; (8008768 <UART_SetConfig+0x4bc>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d125      	bne.n	80085f0 <UART_SetConfig+0x344>
 80085a4:	4b71      	ldr	r3, [pc, #452]	; (800876c <UART_SetConfig+0x4c0>)
 80085a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085aa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80085ae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80085b2:	d017      	beq.n	80085e4 <UART_SetConfig+0x338>
 80085b4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80085b8:	d817      	bhi.n	80085ea <UART_SetConfig+0x33e>
 80085ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085be:	d00b      	beq.n	80085d8 <UART_SetConfig+0x32c>
 80085c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085c4:	d811      	bhi.n	80085ea <UART_SetConfig+0x33e>
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d003      	beq.n	80085d2 <UART_SetConfig+0x326>
 80085ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085ce:	d006      	beq.n	80085de <UART_SetConfig+0x332>
 80085d0:	e00b      	b.n	80085ea <UART_SetConfig+0x33e>
 80085d2:	2300      	movs	r3, #0
 80085d4:	77fb      	strb	r3, [r7, #31]
 80085d6:	e00d      	b.n	80085f4 <UART_SetConfig+0x348>
 80085d8:	2302      	movs	r3, #2
 80085da:	77fb      	strb	r3, [r7, #31]
 80085dc:	e00a      	b.n	80085f4 <UART_SetConfig+0x348>
 80085de:	2304      	movs	r3, #4
 80085e0:	77fb      	strb	r3, [r7, #31]
 80085e2:	e007      	b.n	80085f4 <UART_SetConfig+0x348>
 80085e4:	2308      	movs	r3, #8
 80085e6:	77fb      	strb	r3, [r7, #31]
 80085e8:	e004      	b.n	80085f4 <UART_SetConfig+0x348>
 80085ea:	2310      	movs	r3, #16
 80085ec:	77fb      	strb	r3, [r7, #31]
 80085ee:	e001      	b.n	80085f4 <UART_SetConfig+0x348>
 80085f0:	2310      	movs	r3, #16
 80085f2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085fc:	d15b      	bne.n	80086b6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80085fe:	7ffb      	ldrb	r3, [r7, #31]
 8008600:	2b08      	cmp	r3, #8
 8008602:	d828      	bhi.n	8008656 <UART_SetConfig+0x3aa>
 8008604:	a201      	add	r2, pc, #4	; (adr r2, 800860c <UART_SetConfig+0x360>)
 8008606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800860a:	bf00      	nop
 800860c:	08008631 	.word	0x08008631
 8008610:	08008639 	.word	0x08008639
 8008614:	08008641 	.word	0x08008641
 8008618:	08008657 	.word	0x08008657
 800861c:	08008647 	.word	0x08008647
 8008620:	08008657 	.word	0x08008657
 8008624:	08008657 	.word	0x08008657
 8008628:	08008657 	.word	0x08008657
 800862c:	0800864f 	.word	0x0800864f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008630:	f7fd fda6 	bl	8006180 <HAL_RCC_GetPCLK1Freq>
 8008634:	61b8      	str	r0, [r7, #24]
        break;
 8008636:	e013      	b.n	8008660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008638:	f7fd fdb6 	bl	80061a8 <HAL_RCC_GetPCLK2Freq>
 800863c:	61b8      	str	r0, [r7, #24]
        break;
 800863e:	e00f      	b.n	8008660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008640:	4b4b      	ldr	r3, [pc, #300]	; (8008770 <UART_SetConfig+0x4c4>)
 8008642:	61bb      	str	r3, [r7, #24]
        break;
 8008644:	e00c      	b.n	8008660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008646:	f7fd fc89 	bl	8005f5c <HAL_RCC_GetSysClockFreq>
 800864a:	61b8      	str	r0, [r7, #24]
        break;
 800864c:	e008      	b.n	8008660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800864e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008652:	61bb      	str	r3, [r7, #24]
        break;
 8008654:	e004      	b.n	8008660 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008656:	2300      	movs	r3, #0
 8008658:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	77bb      	strb	r3, [r7, #30]
        break;
 800865e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008660:	69bb      	ldr	r3, [r7, #24]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d074      	beq.n	8008750 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	005a      	lsls	r2, r3, #1
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	085b      	lsrs	r3, r3, #1
 8008670:	441a      	add	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	fbb2 f3f3 	udiv	r3, r2, r3
 800867a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	2b0f      	cmp	r3, #15
 8008680:	d916      	bls.n	80086b0 <UART_SetConfig+0x404>
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008688:	d212      	bcs.n	80086b0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	b29b      	uxth	r3, r3
 800868e:	f023 030f 	bic.w	r3, r3, #15
 8008692:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	085b      	lsrs	r3, r3, #1
 8008698:	b29b      	uxth	r3, r3
 800869a:	f003 0307 	and.w	r3, r3, #7
 800869e:	b29a      	uxth	r2, r3
 80086a0:	89fb      	ldrh	r3, [r7, #14]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	89fa      	ldrh	r2, [r7, #14]
 80086ac:	60da      	str	r2, [r3, #12]
 80086ae:	e04f      	b.n	8008750 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	77bb      	strb	r3, [r7, #30]
 80086b4:	e04c      	b.n	8008750 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086b6:	7ffb      	ldrb	r3, [r7, #31]
 80086b8:	2b08      	cmp	r3, #8
 80086ba:	d828      	bhi.n	800870e <UART_SetConfig+0x462>
 80086bc:	a201      	add	r2, pc, #4	; (adr r2, 80086c4 <UART_SetConfig+0x418>)
 80086be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c2:	bf00      	nop
 80086c4:	080086e9 	.word	0x080086e9
 80086c8:	080086f1 	.word	0x080086f1
 80086cc:	080086f9 	.word	0x080086f9
 80086d0:	0800870f 	.word	0x0800870f
 80086d4:	080086ff 	.word	0x080086ff
 80086d8:	0800870f 	.word	0x0800870f
 80086dc:	0800870f 	.word	0x0800870f
 80086e0:	0800870f 	.word	0x0800870f
 80086e4:	08008707 	.word	0x08008707
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086e8:	f7fd fd4a 	bl	8006180 <HAL_RCC_GetPCLK1Freq>
 80086ec:	61b8      	str	r0, [r7, #24]
        break;
 80086ee:	e013      	b.n	8008718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086f0:	f7fd fd5a 	bl	80061a8 <HAL_RCC_GetPCLK2Freq>
 80086f4:	61b8      	str	r0, [r7, #24]
        break;
 80086f6:	e00f      	b.n	8008718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086f8:	4b1d      	ldr	r3, [pc, #116]	; (8008770 <UART_SetConfig+0x4c4>)
 80086fa:	61bb      	str	r3, [r7, #24]
        break;
 80086fc:	e00c      	b.n	8008718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086fe:	f7fd fc2d 	bl	8005f5c <HAL_RCC_GetSysClockFreq>
 8008702:	61b8      	str	r0, [r7, #24]
        break;
 8008704:	e008      	b.n	8008718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800870a:	61bb      	str	r3, [r7, #24]
        break;
 800870c:	e004      	b.n	8008718 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800870e:	2300      	movs	r3, #0
 8008710:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	77bb      	strb	r3, [r7, #30]
        break;
 8008716:	bf00      	nop
    }

    if (pclk != 0U)
 8008718:	69bb      	ldr	r3, [r7, #24]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d018      	beq.n	8008750 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	085a      	lsrs	r2, r3, #1
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	441a      	add	r2, r3
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008730:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	2b0f      	cmp	r3, #15
 8008736:	d909      	bls.n	800874c <UART_SetConfig+0x4a0>
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800873e:	d205      	bcs.n	800874c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	b29a      	uxth	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	60da      	str	r2, [r3, #12]
 800874a:	e001      	b.n	8008750 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800875c:	7fbb      	ldrb	r3, [r7, #30]
}
 800875e:	4618      	mov	r0, r3
 8008760:	3720      	adds	r7, #32
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
 8008766:	bf00      	nop
 8008768:	40007c00 	.word	0x40007c00
 800876c:	40023800 	.word	0x40023800
 8008770:	00f42400 	.word	0x00f42400

08008774 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00a      	beq.n	800879e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	430a      	orrs	r2, r1
 800879c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	f003 0302 	and.w	r3, r3, #2
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00a      	beq.n	80087c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	430a      	orrs	r2, r1
 80087be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c4:	f003 0304 	and.w	r3, r3, #4
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00a      	beq.n	80087e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	430a      	orrs	r2, r1
 80087e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087e6:	f003 0308 	and.w	r3, r3, #8
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00a      	beq.n	8008804 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	430a      	orrs	r2, r1
 8008802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008808:	f003 0310 	and.w	r3, r3, #16
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00a      	beq.n	8008826 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	430a      	orrs	r2, r1
 8008824:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882a:	f003 0320 	and.w	r3, r3, #32
 800882e:	2b00      	cmp	r3, #0
 8008830:	d00a      	beq.n	8008848 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	430a      	orrs	r2, r1
 8008846:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008850:	2b00      	cmp	r3, #0
 8008852:	d01a      	beq.n	800888a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	430a      	orrs	r2, r1
 8008868:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800886e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008872:	d10a      	bne.n	800888a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800888e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00a      	beq.n	80088ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	430a      	orrs	r2, r1
 80088aa:	605a      	str	r2, [r3, #4]
  }
}
 80088ac:	bf00      	nop
 80088ae:	370c      	adds	r7, #12
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr

080088b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b086      	sub	sp, #24
 80088bc:	af02      	add	r7, sp, #8
 80088be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088c8:	f7fa fea2 	bl	8003610 <HAL_GetTick>
 80088cc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f003 0308 	and.w	r3, r3, #8
 80088d8:	2b08      	cmp	r3, #8
 80088da:	d10e      	bne.n	80088fa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80088e0:	9300      	str	r3, [sp, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 f831 	bl	8008952 <UART_WaitOnFlagUntilTimeout>
 80088f0:	4603      	mov	r3, r0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d001      	beq.n	80088fa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e027      	b.n	800894a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0304 	and.w	r3, r3, #4
 8008904:	2b04      	cmp	r3, #4
 8008906:	d10e      	bne.n	8008926 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008908:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800890c:	9300      	str	r3, [sp, #0]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2200      	movs	r2, #0
 8008912:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 f81b 	bl	8008952 <UART_WaitOnFlagUntilTimeout>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d001      	beq.n	8008926 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008922:	2303      	movs	r3, #3
 8008924:	e011      	b.n	800894a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2220      	movs	r2, #32
 800892a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2220      	movs	r2, #32
 8008930:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2200      	movs	r2, #0
 800893e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3710      	adds	r7, #16
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}

08008952 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b09c      	sub	sp, #112	; 0x70
 8008956:	af00      	add	r7, sp, #0
 8008958:	60f8      	str	r0, [r7, #12]
 800895a:	60b9      	str	r1, [r7, #8]
 800895c:	603b      	str	r3, [r7, #0]
 800895e:	4613      	mov	r3, r2
 8008960:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008962:	e0a7      	b.n	8008ab4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008964:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800896a:	f000 80a3 	beq.w	8008ab4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800896e:	f7fa fe4f 	bl	8003610 <HAL_GetTick>
 8008972:	4602      	mov	r2, r0
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	1ad3      	subs	r3, r2, r3
 8008978:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800897a:	429a      	cmp	r2, r3
 800897c:	d302      	bcc.n	8008984 <UART_WaitOnFlagUntilTimeout+0x32>
 800897e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008980:	2b00      	cmp	r3, #0
 8008982:	d13f      	bne.n	8008a04 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800898c:	e853 3f00 	ldrex	r3, [r3]
 8008990:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008994:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008998:	667b      	str	r3, [r7, #100]	; 0x64
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	461a      	mov	r2, r3
 80089a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80089a4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80089a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80089aa:	e841 2300 	strex	r3, r2, [r1]
 80089ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80089b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1e6      	bne.n	8008984 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	3308      	adds	r3, #8
 80089bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089c0:	e853 3f00 	ldrex	r3, [r3]
 80089c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80089c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c8:	f023 0301 	bic.w	r3, r3, #1
 80089cc:	663b      	str	r3, [r7, #96]	; 0x60
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	3308      	adds	r3, #8
 80089d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80089d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80089d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80089dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089de:	e841 2300 	strex	r3, r2, [r1]
 80089e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80089e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1e5      	bne.n	80089b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2220      	movs	r2, #32
 80089ee:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2220      	movs	r2, #32
 80089f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8008a00:	2303      	movs	r3, #3
 8008a02:	e068      	b.n	8008ad6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 0304 	and.w	r3, r3, #4
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d050      	beq.n	8008ab4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	69db      	ldr	r3, [r3, #28]
 8008a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a20:	d148      	bne.n	8008ab4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a2a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a34:	e853 3f00 	ldrex	r3, [r3]
 8008a38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a40:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	461a      	mov	r2, r3
 8008a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8008a4c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1e6      	bne.n	8008a2c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3308      	adds	r3, #8
 8008a64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	e853 3f00 	ldrex	r3, [r3]
 8008a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	f023 0301 	bic.w	r3, r3, #1
 8008a74:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	3308      	adds	r3, #8
 8008a7c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008a7e:	623a      	str	r2, [r7, #32]
 8008a80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a82:	69f9      	ldr	r1, [r7, #28]
 8008a84:	6a3a      	ldr	r2, [r7, #32]
 8008a86:	e841 2300 	strex	r3, r2, [r1]
 8008a8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1e5      	bne.n	8008a5e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2220      	movs	r2, #32
 8008a96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2220      	movs	r2, #32
 8008a9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2220      	movs	r2, #32
 8008aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008ab0:	2303      	movs	r3, #3
 8008ab2:	e010      	b.n	8008ad6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	69da      	ldr	r2, [r3, #28]
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	4013      	ands	r3, r2
 8008abe:	68ba      	ldr	r2, [r7, #8]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	bf0c      	ite	eq
 8008ac4:	2301      	moveq	r3, #1
 8008ac6:	2300      	movne	r3, #0
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	461a      	mov	r2, r3
 8008acc:	79fb      	ldrb	r3, [r7, #7]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	f43f af48 	beq.w	8008964 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ad4:	2300      	movs	r3, #0
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3770      	adds	r7, #112	; 0x70
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <setRotation>:
	ILI9341_Set_Address(area.x0, area.y0, area.x1, area.y1);
	ILI9341_Draw_Colour_Burst(color, (area.x1 - area.x0) * (area.y1 - area.y0));
}

void setRotation(uint8_t rotation)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b082      	sub	sp, #8
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	71fb      	strb	r3, [r7, #7]
	ILI9341_Set_Rotation(rotation);
 8008ae8:	79fb      	ldrb	r3, [r7, #7]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f7fa f812 	bl	8002b14 <ILI9341_Set_Rotation>
}
 8008af0:	bf00      	nop
 8008af2:	3708      	adds	r7, #8
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}

08008af8 <drawImageAtPoint>:
{
	ILI9341_Draw_Image(imageArray, orientation);
}

void drawImageAtPoint(Image image, uint8_t rotation)
{
 8008af8:	b590      	push	{r4, r7, lr}
 8008afa:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	f507 7406 	add.w	r4, r7, #536	; 0x218
 8008b04:	f5a4 7405 	sub.w	r4, r4, #532	; 0x214
 8008b08:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008b12:	f2a3 2315 	subw	r3, r3, #533	; 0x215
 8008b16:	701a      	strb	r2, [r3, #0]
	setRotation(rotation);
 8008b18:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008b1c:	f2a3 2315 	subw	r3, r3, #533	; 0x215
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7ff ffdb 	bl	8008ade <setRotation>

	Point startPoint = image.drawPoint;
 8008b28:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008b2c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008b30:	889b      	ldrh	r3, [r3, #4]
 8008b32:	f8a7 3208 	strh.w	r3, [r7, #520]	; 0x208
	Point endPoint = { 0, 0};
 8008b36:	2300      	movs	r3, #0
 8008b38:	f887 3204 	strb.w	r3, [r7, #516]	; 0x204
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	f887 3205 	strb.w	r3, [r7, #517]	; 0x205

	switch (rotation)
 8008b42:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008b46:	f2a3 2315 	subw	r3, r3, #533	; 0x215
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d841      	bhi.n	8008bd4 <drawImageAtPoint+0xdc>
 8008b50:	a201      	add	r2, pc, #4	; (adr r2, 8008b58 <drawImageAtPoint+0x60>)
 8008b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b56:	bf00      	nop
 8008b58:	08008b9f 	.word	0x08008b9f
 8008b5c:	08008b69 	.word	0x08008b69
 8008b60:	08008b9f 	.word	0x08008b9f
 8008b64:	08008b69 	.word	0x08008b69
	{
	case SCREEN_HORIZONTAL_1:
	case SCREEN_HORIZONTAL_2:
		endPoint.x = startPoint.x + image.width - 1;
 8008b68:	f897 2208 	ldrb.w	r2, [r7, #520]	; 0x208
 8008b6c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008b70:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008b74:	88db      	ldrh	r3, [r3, #6]
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	4413      	add	r3, r2
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	3b01      	subs	r3, #1
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	f887 3204 	strb.w	r3, [r7, #516]	; 0x204
		endPoint.y = startPoint.y + image.height;
 8008b84:	f897 2209 	ldrb.w	r2, [r7, #521]	; 0x209
 8008b88:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008b8c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008b90:	891b      	ldrh	r3, [r3, #8]
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	4413      	add	r3, r2
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	f887 3205 	strb.w	r3, [r7, #517]	; 0x205
		break;
 8008b9c:	e01a      	b.n	8008bd4 <drawImageAtPoint+0xdc>
	case SCREEN_VERTICAL_1:
	case SCREEN_VERTICAL_2:
		endPoint.x = startPoint.y + image.height - 1;
 8008b9e:	f897 2209 	ldrb.w	r2, [r7, #521]	; 0x209
 8008ba2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008ba6:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008baa:	891b      	ldrh	r3, [r3, #8]
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	4413      	add	r3, r2
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	3b01      	subs	r3, #1
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	f887 3204 	strb.w	r3, [r7, #516]	; 0x204
		endPoint.y = startPoint.x + image.width;
 8008bba:	f897 2208 	ldrb.w	r2, [r7, #520]	; 0x208
 8008bbe:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008bc2:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008bc6:	88db      	ldrh	r3, [r3, #6]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	4413      	add	r3, r2
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	f887 3205 	strb.w	r3, [r7, #517]	; 0x205
		break;
 8008bd2:	bf00      	nop
	}

	ILI9341_Set_Address(startPoint.x, startPoint.y, endPoint.x, endPoint.y);
 8008bd4:	f897 3208 	ldrb.w	r3, [r7, #520]	; 0x208
 8008bd8:	b298      	uxth	r0, r3
 8008bda:	f897 3209 	ldrb.w	r3, [r7, #521]	; 0x209
 8008bde:	b299      	uxth	r1, r3
 8008be0:	f897 3204 	ldrb.w	r3, [r7, #516]	; 0x204
 8008be4:	b29a      	uxth	r2, r3
 8008be6:	f897 3205 	ldrb.w	r3, [r7, #517]	; 0x205
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	f7f9 ff28 	bl	8002a40 <ILI9341_Set_Address>

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008bf6:	4834      	ldr	r0, [pc, #208]	; (8008cc8 <drawImageAtPoint+0x1d0>)
 8008bf8:	f7fb fef6 	bl	80049e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008c02:	4831      	ldr	r0, [pc, #196]	; (8008cc8 <drawImageAtPoint+0x1d0>)
 8008c04:	f7fb fef0 	bl	80049e8 <HAL_GPIO_WritePin>

	unsigned char Temp_small_buffer[BURST_MAX_SIZE];
	uint32_t counter = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	for (uint32_t i = 0; i < image.width * image.height * 2 / BURST_MAX_SIZE; i++)
 8008c0e:	2300      	movs	r3, #0
 8008c10:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8008c14:	e035      	b.n	8008c82 <drawImageAtPoint+0x18a>
	{
		for (uint32_t k = 0; k < BURST_MAX_SIZE; k++)
 8008c16:	2300      	movs	r3, #0
 8008c18:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8008c1c:	e019      	b.n	8008c52 <drawImageAtPoint+0x15a>
		{
			Temp_small_buffer[k] = image.imageArray[counter + k];
 8008c1e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008c22:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	f8d7 1214 	ldr.w	r1, [r7, #532]	; 0x214
 8008c2c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8008c30:	440b      	add	r3, r1
 8008c32:	4413      	add	r3, r2
 8008c34:	7819      	ldrb	r1, [r3, #0]
 8008c36:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008c3a:	f5a3 7202 	sub.w	r2, r3, #520	; 0x208
 8008c3e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8008c42:	4413      	add	r3, r2
 8008c44:	460a      	mov	r2, r1
 8008c46:	701a      	strb	r2, [r3, #0]
		for (uint32_t k = 0; k < BURST_MAX_SIZE; k++)
 8008c48:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8008c52:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8008c56:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8008c5a:	d3e0      	bcc.n	8008c1e <drawImageAtPoint+0x126>
		}
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) Temp_small_buffer, BURST_MAX_SIZE, 10);
 8008c5c:	f107 0110 	add.w	r1, r7, #16
 8008c60:	230a      	movs	r3, #10
 8008c62:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8008c66:	4819      	ldr	r0, [pc, #100]	; (8008ccc <drawImageAtPoint+0x1d4>)
 8008c68:	f7fd ffaf 	bl	8006bca <HAL_SPI_Transmit>
		counter += BURST_MAX_SIZE;
 8008c6c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008c70:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008c74:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	for (uint32_t i = 0; i < image.width * image.height * 2 / BURST_MAX_SIZE; i++)
 8008c78:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8008c82:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008c86:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008c8a:	88db      	ldrh	r3, [r3, #6]
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008c92:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8008c96:	891b      	ldrh	r3, [r3, #8]
 8008c98:	fb02 f303 	mul.w	r3, r2, r3
 8008c9c:	4a0c      	ldr	r2, [pc, #48]	; (8008cd0 <drawImageAtPoint+0x1d8>)
 8008c9e:	fb82 1203 	smull	r1, r2, r2, r3
 8008ca2:	1112      	asrs	r2, r2, #4
 8008ca4:	17db      	asrs	r3, r3, #31
 8008ca6:	1ad3      	subs	r3, r2, r3
 8008ca8:	461a      	mov	r2, r3
 8008caa:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d3b1      	bcc.n	8008c16 <drawImageAtPoint+0x11e>
	}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008cb8:	4803      	ldr	r0, [pc, #12]	; (8008cc8 <drawImageAtPoint+0x1d0>)
 8008cba:	f7fb fe95 	bl	80049e8 <HAL_GPIO_WritePin>
}
 8008cbe:	bf00      	nop
 8008cc0:	f507 7707 	add.w	r7, r7, #540	; 0x21c
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd90      	pop	{r4, r7, pc}
 8008cc8:	40020800 	.word	0x40020800
 8008ccc:	20000354 	.word	0x20000354
 8008cd0:	10624dd3 	.word	0x10624dd3

08008cd4 <__cvt>:
 8008cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cd6:	ed2d 8b02 	vpush	{d8}
 8008cda:	eeb0 8b40 	vmov.f64	d8, d0
 8008cde:	b085      	sub	sp, #20
 8008ce0:	4617      	mov	r7, r2
 8008ce2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008ce4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008ce6:	ee18 2a90 	vmov	r2, s17
 8008cea:	f025 0520 	bic.w	r5, r5, #32
 8008cee:	2a00      	cmp	r2, #0
 8008cf0:	bfb6      	itet	lt
 8008cf2:	222d      	movlt	r2, #45	; 0x2d
 8008cf4:	2200      	movge	r2, #0
 8008cf6:	eeb1 8b40 	vneglt.f64	d8, d0
 8008cfa:	2d46      	cmp	r5, #70	; 0x46
 8008cfc:	460c      	mov	r4, r1
 8008cfe:	701a      	strb	r2, [r3, #0]
 8008d00:	d004      	beq.n	8008d0c <__cvt+0x38>
 8008d02:	2d45      	cmp	r5, #69	; 0x45
 8008d04:	d100      	bne.n	8008d08 <__cvt+0x34>
 8008d06:	3401      	adds	r4, #1
 8008d08:	2102      	movs	r1, #2
 8008d0a:	e000      	b.n	8008d0e <__cvt+0x3a>
 8008d0c:	2103      	movs	r1, #3
 8008d0e:	ab03      	add	r3, sp, #12
 8008d10:	9301      	str	r3, [sp, #4]
 8008d12:	ab02      	add	r3, sp, #8
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	4622      	mov	r2, r4
 8008d18:	4633      	mov	r3, r6
 8008d1a:	eeb0 0b48 	vmov.f64	d0, d8
 8008d1e:	f001 f84f 	bl	8009dc0 <_dtoa_r>
 8008d22:	2d47      	cmp	r5, #71	; 0x47
 8008d24:	d101      	bne.n	8008d2a <__cvt+0x56>
 8008d26:	07fb      	lsls	r3, r7, #31
 8008d28:	d51a      	bpl.n	8008d60 <__cvt+0x8c>
 8008d2a:	2d46      	cmp	r5, #70	; 0x46
 8008d2c:	eb00 0204 	add.w	r2, r0, r4
 8008d30:	d10c      	bne.n	8008d4c <__cvt+0x78>
 8008d32:	7803      	ldrb	r3, [r0, #0]
 8008d34:	2b30      	cmp	r3, #48	; 0x30
 8008d36:	d107      	bne.n	8008d48 <__cvt+0x74>
 8008d38:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d40:	bf1c      	itt	ne
 8008d42:	f1c4 0401 	rsbne	r4, r4, #1
 8008d46:	6034      	strne	r4, [r6, #0]
 8008d48:	6833      	ldr	r3, [r6, #0]
 8008d4a:	441a      	add	r2, r3
 8008d4c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d54:	bf08      	it	eq
 8008d56:	9203      	streq	r2, [sp, #12]
 8008d58:	2130      	movs	r1, #48	; 0x30
 8008d5a:	9b03      	ldr	r3, [sp, #12]
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d307      	bcc.n	8008d70 <__cvt+0x9c>
 8008d60:	9b03      	ldr	r3, [sp, #12]
 8008d62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d64:	1a1b      	subs	r3, r3, r0
 8008d66:	6013      	str	r3, [r2, #0]
 8008d68:	b005      	add	sp, #20
 8008d6a:	ecbd 8b02 	vpop	{d8}
 8008d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d70:	1c5c      	adds	r4, r3, #1
 8008d72:	9403      	str	r4, [sp, #12]
 8008d74:	7019      	strb	r1, [r3, #0]
 8008d76:	e7f0      	b.n	8008d5a <__cvt+0x86>

08008d78 <__exponent>:
 8008d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	2900      	cmp	r1, #0
 8008d7e:	bfb8      	it	lt
 8008d80:	4249      	neglt	r1, r1
 8008d82:	f803 2b02 	strb.w	r2, [r3], #2
 8008d86:	bfb4      	ite	lt
 8008d88:	222d      	movlt	r2, #45	; 0x2d
 8008d8a:	222b      	movge	r2, #43	; 0x2b
 8008d8c:	2909      	cmp	r1, #9
 8008d8e:	7042      	strb	r2, [r0, #1]
 8008d90:	dd2a      	ble.n	8008de8 <__exponent+0x70>
 8008d92:	f10d 0207 	add.w	r2, sp, #7
 8008d96:	4617      	mov	r7, r2
 8008d98:	260a      	movs	r6, #10
 8008d9a:	4694      	mov	ip, r2
 8008d9c:	fb91 f5f6 	sdiv	r5, r1, r6
 8008da0:	fb06 1415 	mls	r4, r6, r5, r1
 8008da4:	3430      	adds	r4, #48	; 0x30
 8008da6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008daa:	460c      	mov	r4, r1
 8008dac:	2c63      	cmp	r4, #99	; 0x63
 8008dae:	f102 32ff 	add.w	r2, r2, #4294967295
 8008db2:	4629      	mov	r1, r5
 8008db4:	dcf1      	bgt.n	8008d9a <__exponent+0x22>
 8008db6:	3130      	adds	r1, #48	; 0x30
 8008db8:	f1ac 0402 	sub.w	r4, ip, #2
 8008dbc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008dc0:	1c41      	adds	r1, r0, #1
 8008dc2:	4622      	mov	r2, r4
 8008dc4:	42ba      	cmp	r2, r7
 8008dc6:	d30a      	bcc.n	8008dde <__exponent+0x66>
 8008dc8:	f10d 0209 	add.w	r2, sp, #9
 8008dcc:	eba2 020c 	sub.w	r2, r2, ip
 8008dd0:	42bc      	cmp	r4, r7
 8008dd2:	bf88      	it	hi
 8008dd4:	2200      	movhi	r2, #0
 8008dd6:	4413      	add	r3, r2
 8008dd8:	1a18      	subs	r0, r3, r0
 8008dda:	b003      	add	sp, #12
 8008ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dde:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008de2:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008de6:	e7ed      	b.n	8008dc4 <__exponent+0x4c>
 8008de8:	2330      	movs	r3, #48	; 0x30
 8008dea:	3130      	adds	r1, #48	; 0x30
 8008dec:	7083      	strb	r3, [r0, #2]
 8008dee:	70c1      	strb	r1, [r0, #3]
 8008df0:	1d03      	adds	r3, r0, #4
 8008df2:	e7f1      	b.n	8008dd8 <__exponent+0x60>
 8008df4:	0000      	movs	r0, r0
	...

08008df8 <_printf_float>:
 8008df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dfc:	b08b      	sub	sp, #44	; 0x2c
 8008dfe:	460c      	mov	r4, r1
 8008e00:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008e04:	4616      	mov	r6, r2
 8008e06:	461f      	mov	r7, r3
 8008e08:	4605      	mov	r5, r0
 8008e0a:	f000 fed1 	bl	8009bb0 <_localeconv_r>
 8008e0e:	f8d0 b000 	ldr.w	fp, [r0]
 8008e12:	4658      	mov	r0, fp
 8008e14:	f7f7 fa64 	bl	80002e0 <strlen>
 8008e18:	2300      	movs	r3, #0
 8008e1a:	9308      	str	r3, [sp, #32]
 8008e1c:	f8d8 3000 	ldr.w	r3, [r8]
 8008e20:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008e24:	6822      	ldr	r2, [r4, #0]
 8008e26:	3307      	adds	r3, #7
 8008e28:	f023 0307 	bic.w	r3, r3, #7
 8008e2c:	f103 0108 	add.w	r1, r3, #8
 8008e30:	f8c8 1000 	str.w	r1, [r8]
 8008e34:	ed93 0b00 	vldr	d0, [r3]
 8008e38:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8009098 <_printf_float+0x2a0>
 8008e3c:	eeb0 7bc0 	vabs.f64	d7, d0
 8008e40:	eeb4 7b46 	vcmp.f64	d7, d6
 8008e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e48:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8008e4c:	4682      	mov	sl, r0
 8008e4e:	dd24      	ble.n	8008e9a <_printf_float+0xa2>
 8008e50:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e58:	d502      	bpl.n	8008e60 <_printf_float+0x68>
 8008e5a:	232d      	movs	r3, #45	; 0x2d
 8008e5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e60:	498f      	ldr	r1, [pc, #572]	; (80090a0 <_printf_float+0x2a8>)
 8008e62:	4b90      	ldr	r3, [pc, #576]	; (80090a4 <_printf_float+0x2ac>)
 8008e64:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008e68:	bf94      	ite	ls
 8008e6a:	4688      	movls	r8, r1
 8008e6c:	4698      	movhi	r8, r3
 8008e6e:	2303      	movs	r3, #3
 8008e70:	6123      	str	r3, [r4, #16]
 8008e72:	f022 0204 	bic.w	r2, r2, #4
 8008e76:	2300      	movs	r3, #0
 8008e78:	6022      	str	r2, [r4, #0]
 8008e7a:	9304      	str	r3, [sp, #16]
 8008e7c:	9700      	str	r7, [sp, #0]
 8008e7e:	4633      	mov	r3, r6
 8008e80:	aa09      	add	r2, sp, #36	; 0x24
 8008e82:	4621      	mov	r1, r4
 8008e84:	4628      	mov	r0, r5
 8008e86:	f000 f9d1 	bl	800922c <_printf_common>
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	f040 808a 	bne.w	8008fa4 <_printf_float+0x1ac>
 8008e90:	f04f 30ff 	mov.w	r0, #4294967295
 8008e94:	b00b      	add	sp, #44	; 0x2c
 8008e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9a:	eeb4 0b40 	vcmp.f64	d0, d0
 8008e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ea2:	d709      	bvc.n	8008eb8 <_printf_float+0xc0>
 8008ea4:	ee10 3a90 	vmov	r3, s1
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	bfbc      	itt	lt
 8008eac:	232d      	movlt	r3, #45	; 0x2d
 8008eae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008eb2:	497d      	ldr	r1, [pc, #500]	; (80090a8 <_printf_float+0x2b0>)
 8008eb4:	4b7d      	ldr	r3, [pc, #500]	; (80090ac <_printf_float+0x2b4>)
 8008eb6:	e7d5      	b.n	8008e64 <_printf_float+0x6c>
 8008eb8:	6863      	ldr	r3, [r4, #4]
 8008eba:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008ebe:	9104      	str	r1, [sp, #16]
 8008ec0:	1c59      	adds	r1, r3, #1
 8008ec2:	d13c      	bne.n	8008f3e <_printf_float+0x146>
 8008ec4:	2306      	movs	r3, #6
 8008ec6:	6063      	str	r3, [r4, #4]
 8008ec8:	2300      	movs	r3, #0
 8008eca:	9303      	str	r3, [sp, #12]
 8008ecc:	ab08      	add	r3, sp, #32
 8008ece:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008ed2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ed6:	ab07      	add	r3, sp, #28
 8008ed8:	6861      	ldr	r1, [r4, #4]
 8008eda:	9300      	str	r3, [sp, #0]
 8008edc:	6022      	str	r2, [r4, #0]
 8008ede:	f10d 031b 	add.w	r3, sp, #27
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	f7ff fef6 	bl	8008cd4 <__cvt>
 8008ee8:	9b04      	ldr	r3, [sp, #16]
 8008eea:	9907      	ldr	r1, [sp, #28]
 8008eec:	2b47      	cmp	r3, #71	; 0x47
 8008eee:	4680      	mov	r8, r0
 8008ef0:	d108      	bne.n	8008f04 <_printf_float+0x10c>
 8008ef2:	1cc8      	adds	r0, r1, #3
 8008ef4:	db02      	blt.n	8008efc <_printf_float+0x104>
 8008ef6:	6863      	ldr	r3, [r4, #4]
 8008ef8:	4299      	cmp	r1, r3
 8008efa:	dd41      	ble.n	8008f80 <_printf_float+0x188>
 8008efc:	f1a9 0902 	sub.w	r9, r9, #2
 8008f00:	fa5f f989 	uxtb.w	r9, r9
 8008f04:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008f08:	d820      	bhi.n	8008f4c <_printf_float+0x154>
 8008f0a:	3901      	subs	r1, #1
 8008f0c:	464a      	mov	r2, r9
 8008f0e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008f12:	9107      	str	r1, [sp, #28]
 8008f14:	f7ff ff30 	bl	8008d78 <__exponent>
 8008f18:	9a08      	ldr	r2, [sp, #32]
 8008f1a:	9004      	str	r0, [sp, #16]
 8008f1c:	1813      	adds	r3, r2, r0
 8008f1e:	2a01      	cmp	r2, #1
 8008f20:	6123      	str	r3, [r4, #16]
 8008f22:	dc02      	bgt.n	8008f2a <_printf_float+0x132>
 8008f24:	6822      	ldr	r2, [r4, #0]
 8008f26:	07d2      	lsls	r2, r2, #31
 8008f28:	d501      	bpl.n	8008f2e <_printf_float+0x136>
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	6123      	str	r3, [r4, #16]
 8008f2e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d0a2      	beq.n	8008e7c <_printf_float+0x84>
 8008f36:	232d      	movs	r3, #45	; 0x2d
 8008f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f3c:	e79e      	b.n	8008e7c <_printf_float+0x84>
 8008f3e:	9904      	ldr	r1, [sp, #16]
 8008f40:	2947      	cmp	r1, #71	; 0x47
 8008f42:	d1c1      	bne.n	8008ec8 <_printf_float+0xd0>
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d1bf      	bne.n	8008ec8 <_printf_float+0xd0>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e7bc      	b.n	8008ec6 <_printf_float+0xce>
 8008f4c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008f50:	d118      	bne.n	8008f84 <_printf_float+0x18c>
 8008f52:	2900      	cmp	r1, #0
 8008f54:	6863      	ldr	r3, [r4, #4]
 8008f56:	dd0b      	ble.n	8008f70 <_printf_float+0x178>
 8008f58:	6121      	str	r1, [r4, #16]
 8008f5a:	b913      	cbnz	r3, 8008f62 <_printf_float+0x16a>
 8008f5c:	6822      	ldr	r2, [r4, #0]
 8008f5e:	07d0      	lsls	r0, r2, #31
 8008f60:	d502      	bpl.n	8008f68 <_printf_float+0x170>
 8008f62:	3301      	adds	r3, #1
 8008f64:	440b      	add	r3, r1
 8008f66:	6123      	str	r3, [r4, #16]
 8008f68:	2300      	movs	r3, #0
 8008f6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8008f6c:	9304      	str	r3, [sp, #16]
 8008f6e:	e7de      	b.n	8008f2e <_printf_float+0x136>
 8008f70:	b913      	cbnz	r3, 8008f78 <_printf_float+0x180>
 8008f72:	6822      	ldr	r2, [r4, #0]
 8008f74:	07d2      	lsls	r2, r2, #31
 8008f76:	d501      	bpl.n	8008f7c <_printf_float+0x184>
 8008f78:	3302      	adds	r3, #2
 8008f7a:	e7f4      	b.n	8008f66 <_printf_float+0x16e>
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	e7f2      	b.n	8008f66 <_printf_float+0x16e>
 8008f80:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008f84:	9b08      	ldr	r3, [sp, #32]
 8008f86:	4299      	cmp	r1, r3
 8008f88:	db05      	blt.n	8008f96 <_printf_float+0x19e>
 8008f8a:	6823      	ldr	r3, [r4, #0]
 8008f8c:	6121      	str	r1, [r4, #16]
 8008f8e:	07d8      	lsls	r0, r3, #31
 8008f90:	d5ea      	bpl.n	8008f68 <_printf_float+0x170>
 8008f92:	1c4b      	adds	r3, r1, #1
 8008f94:	e7e7      	b.n	8008f66 <_printf_float+0x16e>
 8008f96:	2900      	cmp	r1, #0
 8008f98:	bfd4      	ite	le
 8008f9a:	f1c1 0202 	rsble	r2, r1, #2
 8008f9e:	2201      	movgt	r2, #1
 8008fa0:	4413      	add	r3, r2
 8008fa2:	e7e0      	b.n	8008f66 <_printf_float+0x16e>
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	055a      	lsls	r2, r3, #21
 8008fa8:	d407      	bmi.n	8008fba <_printf_float+0x1c2>
 8008faa:	6923      	ldr	r3, [r4, #16]
 8008fac:	4642      	mov	r2, r8
 8008fae:	4631      	mov	r1, r6
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	47b8      	blx	r7
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	d12a      	bne.n	800900e <_printf_float+0x216>
 8008fb8:	e76a      	b.n	8008e90 <_printf_float+0x98>
 8008fba:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008fbe:	f240 80e0 	bls.w	8009182 <_printf_float+0x38a>
 8008fc2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008fc6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fce:	d133      	bne.n	8009038 <_printf_float+0x240>
 8008fd0:	4a37      	ldr	r2, [pc, #220]	; (80090b0 <_printf_float+0x2b8>)
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	4631      	mov	r1, r6
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	47b8      	blx	r7
 8008fda:	3001      	adds	r0, #1
 8008fdc:	f43f af58 	beq.w	8008e90 <_printf_float+0x98>
 8008fe0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	db02      	blt.n	8008fee <_printf_float+0x1f6>
 8008fe8:	6823      	ldr	r3, [r4, #0]
 8008fea:	07d8      	lsls	r0, r3, #31
 8008fec:	d50f      	bpl.n	800900e <_printf_float+0x216>
 8008fee:	4653      	mov	r3, sl
 8008ff0:	465a      	mov	r2, fp
 8008ff2:	4631      	mov	r1, r6
 8008ff4:	4628      	mov	r0, r5
 8008ff6:	47b8      	blx	r7
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	f43f af49 	beq.w	8008e90 <_printf_float+0x98>
 8008ffe:	f04f 0800 	mov.w	r8, #0
 8009002:	f104 091a 	add.w	r9, r4, #26
 8009006:	9b08      	ldr	r3, [sp, #32]
 8009008:	3b01      	subs	r3, #1
 800900a:	4543      	cmp	r3, r8
 800900c:	dc09      	bgt.n	8009022 <_printf_float+0x22a>
 800900e:	6823      	ldr	r3, [r4, #0]
 8009010:	079b      	lsls	r3, r3, #30
 8009012:	f100 8106 	bmi.w	8009222 <_printf_float+0x42a>
 8009016:	68e0      	ldr	r0, [r4, #12]
 8009018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800901a:	4298      	cmp	r0, r3
 800901c:	bfb8      	it	lt
 800901e:	4618      	movlt	r0, r3
 8009020:	e738      	b.n	8008e94 <_printf_float+0x9c>
 8009022:	2301      	movs	r3, #1
 8009024:	464a      	mov	r2, r9
 8009026:	4631      	mov	r1, r6
 8009028:	4628      	mov	r0, r5
 800902a:	47b8      	blx	r7
 800902c:	3001      	adds	r0, #1
 800902e:	f43f af2f 	beq.w	8008e90 <_printf_float+0x98>
 8009032:	f108 0801 	add.w	r8, r8, #1
 8009036:	e7e6      	b.n	8009006 <_printf_float+0x20e>
 8009038:	9b07      	ldr	r3, [sp, #28]
 800903a:	2b00      	cmp	r3, #0
 800903c:	dc3a      	bgt.n	80090b4 <_printf_float+0x2bc>
 800903e:	4a1c      	ldr	r2, [pc, #112]	; (80090b0 <_printf_float+0x2b8>)
 8009040:	2301      	movs	r3, #1
 8009042:	4631      	mov	r1, r6
 8009044:	4628      	mov	r0, r5
 8009046:	47b8      	blx	r7
 8009048:	3001      	adds	r0, #1
 800904a:	f43f af21 	beq.w	8008e90 <_printf_float+0x98>
 800904e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8009052:	4313      	orrs	r3, r2
 8009054:	d102      	bne.n	800905c <_printf_float+0x264>
 8009056:	6823      	ldr	r3, [r4, #0]
 8009058:	07d9      	lsls	r1, r3, #31
 800905a:	d5d8      	bpl.n	800900e <_printf_float+0x216>
 800905c:	4653      	mov	r3, sl
 800905e:	465a      	mov	r2, fp
 8009060:	4631      	mov	r1, r6
 8009062:	4628      	mov	r0, r5
 8009064:	47b8      	blx	r7
 8009066:	3001      	adds	r0, #1
 8009068:	f43f af12 	beq.w	8008e90 <_printf_float+0x98>
 800906c:	f04f 0900 	mov.w	r9, #0
 8009070:	f104 0a1a 	add.w	sl, r4, #26
 8009074:	9b07      	ldr	r3, [sp, #28]
 8009076:	425b      	negs	r3, r3
 8009078:	454b      	cmp	r3, r9
 800907a:	dc01      	bgt.n	8009080 <_printf_float+0x288>
 800907c:	9b08      	ldr	r3, [sp, #32]
 800907e:	e795      	b.n	8008fac <_printf_float+0x1b4>
 8009080:	2301      	movs	r3, #1
 8009082:	4652      	mov	r2, sl
 8009084:	4631      	mov	r1, r6
 8009086:	4628      	mov	r0, r5
 8009088:	47b8      	blx	r7
 800908a:	3001      	adds	r0, #1
 800908c:	f43f af00 	beq.w	8008e90 <_printf_float+0x98>
 8009090:	f109 0901 	add.w	r9, r9, #1
 8009094:	e7ee      	b.n	8009074 <_printf_float+0x27c>
 8009096:	bf00      	nop
 8009098:	ffffffff 	.word	0xffffffff
 800909c:	7fefffff 	.word	0x7fefffff
 80090a0:	0800d7a0 	.word	0x0800d7a0
 80090a4:	0800d7a4 	.word	0x0800d7a4
 80090a8:	0800d7a8 	.word	0x0800d7a8
 80090ac:	0800d7ac 	.word	0x0800d7ac
 80090b0:	0800d7b0 	.word	0x0800d7b0
 80090b4:	9a08      	ldr	r2, [sp, #32]
 80090b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090b8:	429a      	cmp	r2, r3
 80090ba:	bfa8      	it	ge
 80090bc:	461a      	movge	r2, r3
 80090be:	2a00      	cmp	r2, #0
 80090c0:	4691      	mov	r9, r2
 80090c2:	dc38      	bgt.n	8009136 <_printf_float+0x33e>
 80090c4:	2300      	movs	r3, #0
 80090c6:	9305      	str	r3, [sp, #20]
 80090c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090cc:	f104 021a 	add.w	r2, r4, #26
 80090d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090d2:	9905      	ldr	r1, [sp, #20]
 80090d4:	9304      	str	r3, [sp, #16]
 80090d6:	eba3 0309 	sub.w	r3, r3, r9
 80090da:	428b      	cmp	r3, r1
 80090dc:	dc33      	bgt.n	8009146 <_printf_float+0x34e>
 80090de:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	db3c      	blt.n	8009160 <_printf_float+0x368>
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	07da      	lsls	r2, r3, #31
 80090ea:	d439      	bmi.n	8009160 <_printf_float+0x368>
 80090ec:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80090f0:	eba2 0903 	sub.w	r9, r2, r3
 80090f4:	9b04      	ldr	r3, [sp, #16]
 80090f6:	1ad2      	subs	r2, r2, r3
 80090f8:	4591      	cmp	r9, r2
 80090fa:	bfa8      	it	ge
 80090fc:	4691      	movge	r9, r2
 80090fe:	f1b9 0f00 	cmp.w	r9, #0
 8009102:	dc35      	bgt.n	8009170 <_printf_float+0x378>
 8009104:	f04f 0800 	mov.w	r8, #0
 8009108:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800910c:	f104 0a1a 	add.w	sl, r4, #26
 8009110:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009114:	1a9b      	subs	r3, r3, r2
 8009116:	eba3 0309 	sub.w	r3, r3, r9
 800911a:	4543      	cmp	r3, r8
 800911c:	f77f af77 	ble.w	800900e <_printf_float+0x216>
 8009120:	2301      	movs	r3, #1
 8009122:	4652      	mov	r2, sl
 8009124:	4631      	mov	r1, r6
 8009126:	4628      	mov	r0, r5
 8009128:	47b8      	blx	r7
 800912a:	3001      	adds	r0, #1
 800912c:	f43f aeb0 	beq.w	8008e90 <_printf_float+0x98>
 8009130:	f108 0801 	add.w	r8, r8, #1
 8009134:	e7ec      	b.n	8009110 <_printf_float+0x318>
 8009136:	4613      	mov	r3, r2
 8009138:	4631      	mov	r1, r6
 800913a:	4642      	mov	r2, r8
 800913c:	4628      	mov	r0, r5
 800913e:	47b8      	blx	r7
 8009140:	3001      	adds	r0, #1
 8009142:	d1bf      	bne.n	80090c4 <_printf_float+0x2cc>
 8009144:	e6a4      	b.n	8008e90 <_printf_float+0x98>
 8009146:	2301      	movs	r3, #1
 8009148:	4631      	mov	r1, r6
 800914a:	4628      	mov	r0, r5
 800914c:	9204      	str	r2, [sp, #16]
 800914e:	47b8      	blx	r7
 8009150:	3001      	adds	r0, #1
 8009152:	f43f ae9d 	beq.w	8008e90 <_printf_float+0x98>
 8009156:	9b05      	ldr	r3, [sp, #20]
 8009158:	9a04      	ldr	r2, [sp, #16]
 800915a:	3301      	adds	r3, #1
 800915c:	9305      	str	r3, [sp, #20]
 800915e:	e7b7      	b.n	80090d0 <_printf_float+0x2d8>
 8009160:	4653      	mov	r3, sl
 8009162:	465a      	mov	r2, fp
 8009164:	4631      	mov	r1, r6
 8009166:	4628      	mov	r0, r5
 8009168:	47b8      	blx	r7
 800916a:	3001      	adds	r0, #1
 800916c:	d1be      	bne.n	80090ec <_printf_float+0x2f4>
 800916e:	e68f      	b.n	8008e90 <_printf_float+0x98>
 8009170:	9a04      	ldr	r2, [sp, #16]
 8009172:	464b      	mov	r3, r9
 8009174:	4442      	add	r2, r8
 8009176:	4631      	mov	r1, r6
 8009178:	4628      	mov	r0, r5
 800917a:	47b8      	blx	r7
 800917c:	3001      	adds	r0, #1
 800917e:	d1c1      	bne.n	8009104 <_printf_float+0x30c>
 8009180:	e686      	b.n	8008e90 <_printf_float+0x98>
 8009182:	9a08      	ldr	r2, [sp, #32]
 8009184:	2a01      	cmp	r2, #1
 8009186:	dc01      	bgt.n	800918c <_printf_float+0x394>
 8009188:	07db      	lsls	r3, r3, #31
 800918a:	d537      	bpl.n	80091fc <_printf_float+0x404>
 800918c:	2301      	movs	r3, #1
 800918e:	4642      	mov	r2, r8
 8009190:	4631      	mov	r1, r6
 8009192:	4628      	mov	r0, r5
 8009194:	47b8      	blx	r7
 8009196:	3001      	adds	r0, #1
 8009198:	f43f ae7a 	beq.w	8008e90 <_printf_float+0x98>
 800919c:	4653      	mov	r3, sl
 800919e:	465a      	mov	r2, fp
 80091a0:	4631      	mov	r1, r6
 80091a2:	4628      	mov	r0, r5
 80091a4:	47b8      	blx	r7
 80091a6:	3001      	adds	r0, #1
 80091a8:	f43f ae72 	beq.w	8008e90 <_printf_float+0x98>
 80091ac:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80091b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80091b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091b8:	9b08      	ldr	r3, [sp, #32]
 80091ba:	d01a      	beq.n	80091f2 <_printf_float+0x3fa>
 80091bc:	3b01      	subs	r3, #1
 80091be:	f108 0201 	add.w	r2, r8, #1
 80091c2:	4631      	mov	r1, r6
 80091c4:	4628      	mov	r0, r5
 80091c6:	47b8      	blx	r7
 80091c8:	3001      	adds	r0, #1
 80091ca:	d10e      	bne.n	80091ea <_printf_float+0x3f2>
 80091cc:	e660      	b.n	8008e90 <_printf_float+0x98>
 80091ce:	2301      	movs	r3, #1
 80091d0:	464a      	mov	r2, r9
 80091d2:	4631      	mov	r1, r6
 80091d4:	4628      	mov	r0, r5
 80091d6:	47b8      	blx	r7
 80091d8:	3001      	adds	r0, #1
 80091da:	f43f ae59 	beq.w	8008e90 <_printf_float+0x98>
 80091de:	f108 0801 	add.w	r8, r8, #1
 80091e2:	9b08      	ldr	r3, [sp, #32]
 80091e4:	3b01      	subs	r3, #1
 80091e6:	4543      	cmp	r3, r8
 80091e8:	dcf1      	bgt.n	80091ce <_printf_float+0x3d6>
 80091ea:	9b04      	ldr	r3, [sp, #16]
 80091ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80091f0:	e6dd      	b.n	8008fae <_printf_float+0x1b6>
 80091f2:	f04f 0800 	mov.w	r8, #0
 80091f6:	f104 091a 	add.w	r9, r4, #26
 80091fa:	e7f2      	b.n	80091e2 <_printf_float+0x3ea>
 80091fc:	2301      	movs	r3, #1
 80091fe:	4642      	mov	r2, r8
 8009200:	e7df      	b.n	80091c2 <_printf_float+0x3ca>
 8009202:	2301      	movs	r3, #1
 8009204:	464a      	mov	r2, r9
 8009206:	4631      	mov	r1, r6
 8009208:	4628      	mov	r0, r5
 800920a:	47b8      	blx	r7
 800920c:	3001      	adds	r0, #1
 800920e:	f43f ae3f 	beq.w	8008e90 <_printf_float+0x98>
 8009212:	f108 0801 	add.w	r8, r8, #1
 8009216:	68e3      	ldr	r3, [r4, #12]
 8009218:	9909      	ldr	r1, [sp, #36]	; 0x24
 800921a:	1a5b      	subs	r3, r3, r1
 800921c:	4543      	cmp	r3, r8
 800921e:	dcf0      	bgt.n	8009202 <_printf_float+0x40a>
 8009220:	e6f9      	b.n	8009016 <_printf_float+0x21e>
 8009222:	f04f 0800 	mov.w	r8, #0
 8009226:	f104 0919 	add.w	r9, r4, #25
 800922a:	e7f4      	b.n	8009216 <_printf_float+0x41e>

0800922c <_printf_common>:
 800922c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009230:	4616      	mov	r6, r2
 8009232:	4699      	mov	r9, r3
 8009234:	688a      	ldr	r2, [r1, #8]
 8009236:	690b      	ldr	r3, [r1, #16]
 8009238:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800923c:	4293      	cmp	r3, r2
 800923e:	bfb8      	it	lt
 8009240:	4613      	movlt	r3, r2
 8009242:	6033      	str	r3, [r6, #0]
 8009244:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009248:	4607      	mov	r7, r0
 800924a:	460c      	mov	r4, r1
 800924c:	b10a      	cbz	r2, 8009252 <_printf_common+0x26>
 800924e:	3301      	adds	r3, #1
 8009250:	6033      	str	r3, [r6, #0]
 8009252:	6823      	ldr	r3, [r4, #0]
 8009254:	0699      	lsls	r1, r3, #26
 8009256:	bf42      	ittt	mi
 8009258:	6833      	ldrmi	r3, [r6, #0]
 800925a:	3302      	addmi	r3, #2
 800925c:	6033      	strmi	r3, [r6, #0]
 800925e:	6825      	ldr	r5, [r4, #0]
 8009260:	f015 0506 	ands.w	r5, r5, #6
 8009264:	d106      	bne.n	8009274 <_printf_common+0x48>
 8009266:	f104 0a19 	add.w	sl, r4, #25
 800926a:	68e3      	ldr	r3, [r4, #12]
 800926c:	6832      	ldr	r2, [r6, #0]
 800926e:	1a9b      	subs	r3, r3, r2
 8009270:	42ab      	cmp	r3, r5
 8009272:	dc26      	bgt.n	80092c2 <_printf_common+0x96>
 8009274:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009278:	1e13      	subs	r3, r2, #0
 800927a:	6822      	ldr	r2, [r4, #0]
 800927c:	bf18      	it	ne
 800927e:	2301      	movne	r3, #1
 8009280:	0692      	lsls	r2, r2, #26
 8009282:	d42b      	bmi.n	80092dc <_printf_common+0xb0>
 8009284:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009288:	4649      	mov	r1, r9
 800928a:	4638      	mov	r0, r7
 800928c:	47c0      	blx	r8
 800928e:	3001      	adds	r0, #1
 8009290:	d01e      	beq.n	80092d0 <_printf_common+0xa4>
 8009292:	6823      	ldr	r3, [r4, #0]
 8009294:	6922      	ldr	r2, [r4, #16]
 8009296:	f003 0306 	and.w	r3, r3, #6
 800929a:	2b04      	cmp	r3, #4
 800929c:	bf02      	ittt	eq
 800929e:	68e5      	ldreq	r5, [r4, #12]
 80092a0:	6833      	ldreq	r3, [r6, #0]
 80092a2:	1aed      	subeq	r5, r5, r3
 80092a4:	68a3      	ldr	r3, [r4, #8]
 80092a6:	bf0c      	ite	eq
 80092a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092ac:	2500      	movne	r5, #0
 80092ae:	4293      	cmp	r3, r2
 80092b0:	bfc4      	itt	gt
 80092b2:	1a9b      	subgt	r3, r3, r2
 80092b4:	18ed      	addgt	r5, r5, r3
 80092b6:	2600      	movs	r6, #0
 80092b8:	341a      	adds	r4, #26
 80092ba:	42b5      	cmp	r5, r6
 80092bc:	d11a      	bne.n	80092f4 <_printf_common+0xc8>
 80092be:	2000      	movs	r0, #0
 80092c0:	e008      	b.n	80092d4 <_printf_common+0xa8>
 80092c2:	2301      	movs	r3, #1
 80092c4:	4652      	mov	r2, sl
 80092c6:	4649      	mov	r1, r9
 80092c8:	4638      	mov	r0, r7
 80092ca:	47c0      	blx	r8
 80092cc:	3001      	adds	r0, #1
 80092ce:	d103      	bne.n	80092d8 <_printf_common+0xac>
 80092d0:	f04f 30ff 	mov.w	r0, #4294967295
 80092d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092d8:	3501      	adds	r5, #1
 80092da:	e7c6      	b.n	800926a <_printf_common+0x3e>
 80092dc:	18e1      	adds	r1, r4, r3
 80092de:	1c5a      	adds	r2, r3, #1
 80092e0:	2030      	movs	r0, #48	; 0x30
 80092e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092e6:	4422      	add	r2, r4
 80092e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092f0:	3302      	adds	r3, #2
 80092f2:	e7c7      	b.n	8009284 <_printf_common+0x58>
 80092f4:	2301      	movs	r3, #1
 80092f6:	4622      	mov	r2, r4
 80092f8:	4649      	mov	r1, r9
 80092fa:	4638      	mov	r0, r7
 80092fc:	47c0      	blx	r8
 80092fe:	3001      	adds	r0, #1
 8009300:	d0e6      	beq.n	80092d0 <_printf_common+0xa4>
 8009302:	3601      	adds	r6, #1
 8009304:	e7d9      	b.n	80092ba <_printf_common+0x8e>
	...

08009308 <_printf_i>:
 8009308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800930c:	7e0f      	ldrb	r7, [r1, #24]
 800930e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009310:	2f78      	cmp	r7, #120	; 0x78
 8009312:	4691      	mov	r9, r2
 8009314:	4680      	mov	r8, r0
 8009316:	460c      	mov	r4, r1
 8009318:	469a      	mov	sl, r3
 800931a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800931e:	d807      	bhi.n	8009330 <_printf_i+0x28>
 8009320:	2f62      	cmp	r7, #98	; 0x62
 8009322:	d80a      	bhi.n	800933a <_printf_i+0x32>
 8009324:	2f00      	cmp	r7, #0
 8009326:	f000 80d4 	beq.w	80094d2 <_printf_i+0x1ca>
 800932a:	2f58      	cmp	r7, #88	; 0x58
 800932c:	f000 80c0 	beq.w	80094b0 <_printf_i+0x1a8>
 8009330:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009334:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009338:	e03a      	b.n	80093b0 <_printf_i+0xa8>
 800933a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800933e:	2b15      	cmp	r3, #21
 8009340:	d8f6      	bhi.n	8009330 <_printf_i+0x28>
 8009342:	a101      	add	r1, pc, #4	; (adr r1, 8009348 <_printf_i+0x40>)
 8009344:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009348:	080093a1 	.word	0x080093a1
 800934c:	080093b5 	.word	0x080093b5
 8009350:	08009331 	.word	0x08009331
 8009354:	08009331 	.word	0x08009331
 8009358:	08009331 	.word	0x08009331
 800935c:	08009331 	.word	0x08009331
 8009360:	080093b5 	.word	0x080093b5
 8009364:	08009331 	.word	0x08009331
 8009368:	08009331 	.word	0x08009331
 800936c:	08009331 	.word	0x08009331
 8009370:	08009331 	.word	0x08009331
 8009374:	080094b9 	.word	0x080094b9
 8009378:	080093e1 	.word	0x080093e1
 800937c:	08009473 	.word	0x08009473
 8009380:	08009331 	.word	0x08009331
 8009384:	08009331 	.word	0x08009331
 8009388:	080094db 	.word	0x080094db
 800938c:	08009331 	.word	0x08009331
 8009390:	080093e1 	.word	0x080093e1
 8009394:	08009331 	.word	0x08009331
 8009398:	08009331 	.word	0x08009331
 800939c:	0800947b 	.word	0x0800947b
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	1d1a      	adds	r2, r3, #4
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	602a      	str	r2, [r5, #0]
 80093a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093b0:	2301      	movs	r3, #1
 80093b2:	e09f      	b.n	80094f4 <_printf_i+0x1ec>
 80093b4:	6820      	ldr	r0, [r4, #0]
 80093b6:	682b      	ldr	r3, [r5, #0]
 80093b8:	0607      	lsls	r7, r0, #24
 80093ba:	f103 0104 	add.w	r1, r3, #4
 80093be:	6029      	str	r1, [r5, #0]
 80093c0:	d501      	bpl.n	80093c6 <_printf_i+0xbe>
 80093c2:	681e      	ldr	r6, [r3, #0]
 80093c4:	e003      	b.n	80093ce <_printf_i+0xc6>
 80093c6:	0646      	lsls	r6, r0, #25
 80093c8:	d5fb      	bpl.n	80093c2 <_printf_i+0xba>
 80093ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 80093ce:	2e00      	cmp	r6, #0
 80093d0:	da03      	bge.n	80093da <_printf_i+0xd2>
 80093d2:	232d      	movs	r3, #45	; 0x2d
 80093d4:	4276      	negs	r6, r6
 80093d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093da:	485a      	ldr	r0, [pc, #360]	; (8009544 <_printf_i+0x23c>)
 80093dc:	230a      	movs	r3, #10
 80093de:	e012      	b.n	8009406 <_printf_i+0xfe>
 80093e0:	682b      	ldr	r3, [r5, #0]
 80093e2:	6820      	ldr	r0, [r4, #0]
 80093e4:	1d19      	adds	r1, r3, #4
 80093e6:	6029      	str	r1, [r5, #0]
 80093e8:	0605      	lsls	r5, r0, #24
 80093ea:	d501      	bpl.n	80093f0 <_printf_i+0xe8>
 80093ec:	681e      	ldr	r6, [r3, #0]
 80093ee:	e002      	b.n	80093f6 <_printf_i+0xee>
 80093f0:	0641      	lsls	r1, r0, #25
 80093f2:	d5fb      	bpl.n	80093ec <_printf_i+0xe4>
 80093f4:	881e      	ldrh	r6, [r3, #0]
 80093f6:	4853      	ldr	r0, [pc, #332]	; (8009544 <_printf_i+0x23c>)
 80093f8:	2f6f      	cmp	r7, #111	; 0x6f
 80093fa:	bf0c      	ite	eq
 80093fc:	2308      	moveq	r3, #8
 80093fe:	230a      	movne	r3, #10
 8009400:	2100      	movs	r1, #0
 8009402:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009406:	6865      	ldr	r5, [r4, #4]
 8009408:	60a5      	str	r5, [r4, #8]
 800940a:	2d00      	cmp	r5, #0
 800940c:	bfa2      	ittt	ge
 800940e:	6821      	ldrge	r1, [r4, #0]
 8009410:	f021 0104 	bicge.w	r1, r1, #4
 8009414:	6021      	strge	r1, [r4, #0]
 8009416:	b90e      	cbnz	r6, 800941c <_printf_i+0x114>
 8009418:	2d00      	cmp	r5, #0
 800941a:	d04b      	beq.n	80094b4 <_printf_i+0x1ac>
 800941c:	4615      	mov	r5, r2
 800941e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009422:	fb03 6711 	mls	r7, r3, r1, r6
 8009426:	5dc7      	ldrb	r7, [r0, r7]
 8009428:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800942c:	4637      	mov	r7, r6
 800942e:	42bb      	cmp	r3, r7
 8009430:	460e      	mov	r6, r1
 8009432:	d9f4      	bls.n	800941e <_printf_i+0x116>
 8009434:	2b08      	cmp	r3, #8
 8009436:	d10b      	bne.n	8009450 <_printf_i+0x148>
 8009438:	6823      	ldr	r3, [r4, #0]
 800943a:	07de      	lsls	r6, r3, #31
 800943c:	d508      	bpl.n	8009450 <_printf_i+0x148>
 800943e:	6923      	ldr	r3, [r4, #16]
 8009440:	6861      	ldr	r1, [r4, #4]
 8009442:	4299      	cmp	r1, r3
 8009444:	bfde      	ittt	le
 8009446:	2330      	movle	r3, #48	; 0x30
 8009448:	f805 3c01 	strble.w	r3, [r5, #-1]
 800944c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009450:	1b52      	subs	r2, r2, r5
 8009452:	6122      	str	r2, [r4, #16]
 8009454:	f8cd a000 	str.w	sl, [sp]
 8009458:	464b      	mov	r3, r9
 800945a:	aa03      	add	r2, sp, #12
 800945c:	4621      	mov	r1, r4
 800945e:	4640      	mov	r0, r8
 8009460:	f7ff fee4 	bl	800922c <_printf_common>
 8009464:	3001      	adds	r0, #1
 8009466:	d14a      	bne.n	80094fe <_printf_i+0x1f6>
 8009468:	f04f 30ff 	mov.w	r0, #4294967295
 800946c:	b004      	add	sp, #16
 800946e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009472:	6823      	ldr	r3, [r4, #0]
 8009474:	f043 0320 	orr.w	r3, r3, #32
 8009478:	6023      	str	r3, [r4, #0]
 800947a:	4833      	ldr	r0, [pc, #204]	; (8009548 <_printf_i+0x240>)
 800947c:	2778      	movs	r7, #120	; 0x78
 800947e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009482:	6823      	ldr	r3, [r4, #0]
 8009484:	6829      	ldr	r1, [r5, #0]
 8009486:	061f      	lsls	r7, r3, #24
 8009488:	f851 6b04 	ldr.w	r6, [r1], #4
 800948c:	d402      	bmi.n	8009494 <_printf_i+0x18c>
 800948e:	065f      	lsls	r7, r3, #25
 8009490:	bf48      	it	mi
 8009492:	b2b6      	uxthmi	r6, r6
 8009494:	07df      	lsls	r7, r3, #31
 8009496:	bf48      	it	mi
 8009498:	f043 0320 	orrmi.w	r3, r3, #32
 800949c:	6029      	str	r1, [r5, #0]
 800949e:	bf48      	it	mi
 80094a0:	6023      	strmi	r3, [r4, #0]
 80094a2:	b91e      	cbnz	r6, 80094ac <_printf_i+0x1a4>
 80094a4:	6823      	ldr	r3, [r4, #0]
 80094a6:	f023 0320 	bic.w	r3, r3, #32
 80094aa:	6023      	str	r3, [r4, #0]
 80094ac:	2310      	movs	r3, #16
 80094ae:	e7a7      	b.n	8009400 <_printf_i+0xf8>
 80094b0:	4824      	ldr	r0, [pc, #144]	; (8009544 <_printf_i+0x23c>)
 80094b2:	e7e4      	b.n	800947e <_printf_i+0x176>
 80094b4:	4615      	mov	r5, r2
 80094b6:	e7bd      	b.n	8009434 <_printf_i+0x12c>
 80094b8:	682b      	ldr	r3, [r5, #0]
 80094ba:	6826      	ldr	r6, [r4, #0]
 80094bc:	6961      	ldr	r1, [r4, #20]
 80094be:	1d18      	adds	r0, r3, #4
 80094c0:	6028      	str	r0, [r5, #0]
 80094c2:	0635      	lsls	r5, r6, #24
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	d501      	bpl.n	80094cc <_printf_i+0x1c4>
 80094c8:	6019      	str	r1, [r3, #0]
 80094ca:	e002      	b.n	80094d2 <_printf_i+0x1ca>
 80094cc:	0670      	lsls	r0, r6, #25
 80094ce:	d5fb      	bpl.n	80094c8 <_printf_i+0x1c0>
 80094d0:	8019      	strh	r1, [r3, #0]
 80094d2:	2300      	movs	r3, #0
 80094d4:	6123      	str	r3, [r4, #16]
 80094d6:	4615      	mov	r5, r2
 80094d8:	e7bc      	b.n	8009454 <_printf_i+0x14c>
 80094da:	682b      	ldr	r3, [r5, #0]
 80094dc:	1d1a      	adds	r2, r3, #4
 80094de:	602a      	str	r2, [r5, #0]
 80094e0:	681d      	ldr	r5, [r3, #0]
 80094e2:	6862      	ldr	r2, [r4, #4]
 80094e4:	2100      	movs	r1, #0
 80094e6:	4628      	mov	r0, r5
 80094e8:	f7f6 feaa 	bl	8000240 <memchr>
 80094ec:	b108      	cbz	r0, 80094f2 <_printf_i+0x1ea>
 80094ee:	1b40      	subs	r0, r0, r5
 80094f0:	6060      	str	r0, [r4, #4]
 80094f2:	6863      	ldr	r3, [r4, #4]
 80094f4:	6123      	str	r3, [r4, #16]
 80094f6:	2300      	movs	r3, #0
 80094f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094fc:	e7aa      	b.n	8009454 <_printf_i+0x14c>
 80094fe:	6923      	ldr	r3, [r4, #16]
 8009500:	462a      	mov	r2, r5
 8009502:	4649      	mov	r1, r9
 8009504:	4640      	mov	r0, r8
 8009506:	47d0      	blx	sl
 8009508:	3001      	adds	r0, #1
 800950a:	d0ad      	beq.n	8009468 <_printf_i+0x160>
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	079b      	lsls	r3, r3, #30
 8009510:	d413      	bmi.n	800953a <_printf_i+0x232>
 8009512:	68e0      	ldr	r0, [r4, #12]
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	4298      	cmp	r0, r3
 8009518:	bfb8      	it	lt
 800951a:	4618      	movlt	r0, r3
 800951c:	e7a6      	b.n	800946c <_printf_i+0x164>
 800951e:	2301      	movs	r3, #1
 8009520:	4632      	mov	r2, r6
 8009522:	4649      	mov	r1, r9
 8009524:	4640      	mov	r0, r8
 8009526:	47d0      	blx	sl
 8009528:	3001      	adds	r0, #1
 800952a:	d09d      	beq.n	8009468 <_printf_i+0x160>
 800952c:	3501      	adds	r5, #1
 800952e:	68e3      	ldr	r3, [r4, #12]
 8009530:	9903      	ldr	r1, [sp, #12]
 8009532:	1a5b      	subs	r3, r3, r1
 8009534:	42ab      	cmp	r3, r5
 8009536:	dcf2      	bgt.n	800951e <_printf_i+0x216>
 8009538:	e7eb      	b.n	8009512 <_printf_i+0x20a>
 800953a:	2500      	movs	r5, #0
 800953c:	f104 0619 	add.w	r6, r4, #25
 8009540:	e7f5      	b.n	800952e <_printf_i+0x226>
 8009542:	bf00      	nop
 8009544:	0800d7b2 	.word	0x0800d7b2
 8009548:	0800d7c3 	.word	0x0800d7c3

0800954c <_scanf_float>:
 800954c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009550:	b087      	sub	sp, #28
 8009552:	4617      	mov	r7, r2
 8009554:	9303      	str	r3, [sp, #12]
 8009556:	688b      	ldr	r3, [r1, #8]
 8009558:	1e5a      	subs	r2, r3, #1
 800955a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800955e:	bf83      	ittte	hi
 8009560:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009564:	195b      	addhi	r3, r3, r5
 8009566:	9302      	strhi	r3, [sp, #8]
 8009568:	2300      	movls	r3, #0
 800956a:	bf86      	itte	hi
 800956c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009570:	608b      	strhi	r3, [r1, #8]
 8009572:	9302      	strls	r3, [sp, #8]
 8009574:	680b      	ldr	r3, [r1, #0]
 8009576:	468b      	mov	fp, r1
 8009578:	2500      	movs	r5, #0
 800957a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800957e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009582:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009586:	4680      	mov	r8, r0
 8009588:	460c      	mov	r4, r1
 800958a:	465e      	mov	r6, fp
 800958c:	46aa      	mov	sl, r5
 800958e:	46a9      	mov	r9, r5
 8009590:	9501      	str	r5, [sp, #4]
 8009592:	68a2      	ldr	r2, [r4, #8]
 8009594:	b152      	cbz	r2, 80095ac <_scanf_float+0x60>
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	2b4e      	cmp	r3, #78	; 0x4e
 800959c:	d864      	bhi.n	8009668 <_scanf_float+0x11c>
 800959e:	2b40      	cmp	r3, #64	; 0x40
 80095a0:	d83c      	bhi.n	800961c <_scanf_float+0xd0>
 80095a2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80095a6:	b2c8      	uxtb	r0, r1
 80095a8:	280e      	cmp	r0, #14
 80095aa:	d93a      	bls.n	8009622 <_scanf_float+0xd6>
 80095ac:	f1b9 0f00 	cmp.w	r9, #0
 80095b0:	d003      	beq.n	80095ba <_scanf_float+0x6e>
 80095b2:	6823      	ldr	r3, [r4, #0]
 80095b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095be:	f1ba 0f01 	cmp.w	sl, #1
 80095c2:	f200 8113 	bhi.w	80097ec <_scanf_float+0x2a0>
 80095c6:	455e      	cmp	r6, fp
 80095c8:	f200 8105 	bhi.w	80097d6 <_scanf_float+0x28a>
 80095cc:	2501      	movs	r5, #1
 80095ce:	4628      	mov	r0, r5
 80095d0:	b007      	add	sp, #28
 80095d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80095da:	2a0d      	cmp	r2, #13
 80095dc:	d8e6      	bhi.n	80095ac <_scanf_float+0x60>
 80095de:	a101      	add	r1, pc, #4	; (adr r1, 80095e4 <_scanf_float+0x98>)
 80095e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80095e4:	08009723 	.word	0x08009723
 80095e8:	080095ad 	.word	0x080095ad
 80095ec:	080095ad 	.word	0x080095ad
 80095f0:	080095ad 	.word	0x080095ad
 80095f4:	08009783 	.word	0x08009783
 80095f8:	0800975b 	.word	0x0800975b
 80095fc:	080095ad 	.word	0x080095ad
 8009600:	080095ad 	.word	0x080095ad
 8009604:	08009731 	.word	0x08009731
 8009608:	080095ad 	.word	0x080095ad
 800960c:	080095ad 	.word	0x080095ad
 8009610:	080095ad 	.word	0x080095ad
 8009614:	080095ad 	.word	0x080095ad
 8009618:	080096e9 	.word	0x080096e9
 800961c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009620:	e7db      	b.n	80095da <_scanf_float+0x8e>
 8009622:	290e      	cmp	r1, #14
 8009624:	d8c2      	bhi.n	80095ac <_scanf_float+0x60>
 8009626:	a001      	add	r0, pc, #4	; (adr r0, 800962c <_scanf_float+0xe0>)
 8009628:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800962c:	080096db 	.word	0x080096db
 8009630:	080095ad 	.word	0x080095ad
 8009634:	080096db 	.word	0x080096db
 8009638:	0800976f 	.word	0x0800976f
 800963c:	080095ad 	.word	0x080095ad
 8009640:	08009689 	.word	0x08009689
 8009644:	080096c5 	.word	0x080096c5
 8009648:	080096c5 	.word	0x080096c5
 800964c:	080096c5 	.word	0x080096c5
 8009650:	080096c5 	.word	0x080096c5
 8009654:	080096c5 	.word	0x080096c5
 8009658:	080096c5 	.word	0x080096c5
 800965c:	080096c5 	.word	0x080096c5
 8009660:	080096c5 	.word	0x080096c5
 8009664:	080096c5 	.word	0x080096c5
 8009668:	2b6e      	cmp	r3, #110	; 0x6e
 800966a:	d809      	bhi.n	8009680 <_scanf_float+0x134>
 800966c:	2b60      	cmp	r3, #96	; 0x60
 800966e:	d8b2      	bhi.n	80095d6 <_scanf_float+0x8a>
 8009670:	2b54      	cmp	r3, #84	; 0x54
 8009672:	d077      	beq.n	8009764 <_scanf_float+0x218>
 8009674:	2b59      	cmp	r3, #89	; 0x59
 8009676:	d199      	bne.n	80095ac <_scanf_float+0x60>
 8009678:	2d07      	cmp	r5, #7
 800967a:	d197      	bne.n	80095ac <_scanf_float+0x60>
 800967c:	2508      	movs	r5, #8
 800967e:	e029      	b.n	80096d4 <_scanf_float+0x188>
 8009680:	2b74      	cmp	r3, #116	; 0x74
 8009682:	d06f      	beq.n	8009764 <_scanf_float+0x218>
 8009684:	2b79      	cmp	r3, #121	; 0x79
 8009686:	e7f6      	b.n	8009676 <_scanf_float+0x12a>
 8009688:	6821      	ldr	r1, [r4, #0]
 800968a:	05c8      	lsls	r0, r1, #23
 800968c:	d51a      	bpl.n	80096c4 <_scanf_float+0x178>
 800968e:	9b02      	ldr	r3, [sp, #8]
 8009690:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009694:	6021      	str	r1, [r4, #0]
 8009696:	f109 0901 	add.w	r9, r9, #1
 800969a:	b11b      	cbz	r3, 80096a4 <_scanf_float+0x158>
 800969c:	3b01      	subs	r3, #1
 800969e:	3201      	adds	r2, #1
 80096a0:	9302      	str	r3, [sp, #8]
 80096a2:	60a2      	str	r2, [r4, #8]
 80096a4:	68a3      	ldr	r3, [r4, #8]
 80096a6:	3b01      	subs	r3, #1
 80096a8:	60a3      	str	r3, [r4, #8]
 80096aa:	6923      	ldr	r3, [r4, #16]
 80096ac:	3301      	adds	r3, #1
 80096ae:	6123      	str	r3, [r4, #16]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	3b01      	subs	r3, #1
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	607b      	str	r3, [r7, #4]
 80096b8:	f340 8084 	ble.w	80097c4 <_scanf_float+0x278>
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	3301      	adds	r3, #1
 80096c0:	603b      	str	r3, [r7, #0]
 80096c2:	e766      	b.n	8009592 <_scanf_float+0x46>
 80096c4:	eb1a 0f05 	cmn.w	sl, r5
 80096c8:	f47f af70 	bne.w	80095ac <_scanf_float+0x60>
 80096cc:	6822      	ldr	r2, [r4, #0]
 80096ce:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80096d2:	6022      	str	r2, [r4, #0]
 80096d4:	f806 3b01 	strb.w	r3, [r6], #1
 80096d8:	e7e4      	b.n	80096a4 <_scanf_float+0x158>
 80096da:	6822      	ldr	r2, [r4, #0]
 80096dc:	0610      	lsls	r0, r2, #24
 80096de:	f57f af65 	bpl.w	80095ac <_scanf_float+0x60>
 80096e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096e6:	e7f4      	b.n	80096d2 <_scanf_float+0x186>
 80096e8:	f1ba 0f00 	cmp.w	sl, #0
 80096ec:	d10e      	bne.n	800970c <_scanf_float+0x1c0>
 80096ee:	f1b9 0f00 	cmp.w	r9, #0
 80096f2:	d10e      	bne.n	8009712 <_scanf_float+0x1c6>
 80096f4:	6822      	ldr	r2, [r4, #0]
 80096f6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80096fa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80096fe:	d108      	bne.n	8009712 <_scanf_float+0x1c6>
 8009700:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009704:	6022      	str	r2, [r4, #0]
 8009706:	f04f 0a01 	mov.w	sl, #1
 800970a:	e7e3      	b.n	80096d4 <_scanf_float+0x188>
 800970c:	f1ba 0f02 	cmp.w	sl, #2
 8009710:	d055      	beq.n	80097be <_scanf_float+0x272>
 8009712:	2d01      	cmp	r5, #1
 8009714:	d002      	beq.n	800971c <_scanf_float+0x1d0>
 8009716:	2d04      	cmp	r5, #4
 8009718:	f47f af48 	bne.w	80095ac <_scanf_float+0x60>
 800971c:	3501      	adds	r5, #1
 800971e:	b2ed      	uxtb	r5, r5
 8009720:	e7d8      	b.n	80096d4 <_scanf_float+0x188>
 8009722:	f1ba 0f01 	cmp.w	sl, #1
 8009726:	f47f af41 	bne.w	80095ac <_scanf_float+0x60>
 800972a:	f04f 0a02 	mov.w	sl, #2
 800972e:	e7d1      	b.n	80096d4 <_scanf_float+0x188>
 8009730:	b97d      	cbnz	r5, 8009752 <_scanf_float+0x206>
 8009732:	f1b9 0f00 	cmp.w	r9, #0
 8009736:	f47f af3c 	bne.w	80095b2 <_scanf_float+0x66>
 800973a:	6822      	ldr	r2, [r4, #0]
 800973c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009740:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009744:	f47f af39 	bne.w	80095ba <_scanf_float+0x6e>
 8009748:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800974c:	6022      	str	r2, [r4, #0]
 800974e:	2501      	movs	r5, #1
 8009750:	e7c0      	b.n	80096d4 <_scanf_float+0x188>
 8009752:	2d03      	cmp	r5, #3
 8009754:	d0e2      	beq.n	800971c <_scanf_float+0x1d0>
 8009756:	2d05      	cmp	r5, #5
 8009758:	e7de      	b.n	8009718 <_scanf_float+0x1cc>
 800975a:	2d02      	cmp	r5, #2
 800975c:	f47f af26 	bne.w	80095ac <_scanf_float+0x60>
 8009760:	2503      	movs	r5, #3
 8009762:	e7b7      	b.n	80096d4 <_scanf_float+0x188>
 8009764:	2d06      	cmp	r5, #6
 8009766:	f47f af21 	bne.w	80095ac <_scanf_float+0x60>
 800976a:	2507      	movs	r5, #7
 800976c:	e7b2      	b.n	80096d4 <_scanf_float+0x188>
 800976e:	6822      	ldr	r2, [r4, #0]
 8009770:	0591      	lsls	r1, r2, #22
 8009772:	f57f af1b 	bpl.w	80095ac <_scanf_float+0x60>
 8009776:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800977a:	6022      	str	r2, [r4, #0]
 800977c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009780:	e7a8      	b.n	80096d4 <_scanf_float+0x188>
 8009782:	6822      	ldr	r2, [r4, #0]
 8009784:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009788:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800978c:	d006      	beq.n	800979c <_scanf_float+0x250>
 800978e:	0550      	lsls	r0, r2, #21
 8009790:	f57f af0c 	bpl.w	80095ac <_scanf_float+0x60>
 8009794:	f1b9 0f00 	cmp.w	r9, #0
 8009798:	f43f af0f 	beq.w	80095ba <_scanf_float+0x6e>
 800979c:	0591      	lsls	r1, r2, #22
 800979e:	bf58      	it	pl
 80097a0:	9901      	ldrpl	r1, [sp, #4]
 80097a2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80097a6:	bf58      	it	pl
 80097a8:	eba9 0101 	subpl.w	r1, r9, r1
 80097ac:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80097b0:	bf58      	it	pl
 80097b2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80097b6:	6022      	str	r2, [r4, #0]
 80097b8:	f04f 0900 	mov.w	r9, #0
 80097bc:	e78a      	b.n	80096d4 <_scanf_float+0x188>
 80097be:	f04f 0a03 	mov.w	sl, #3
 80097c2:	e787      	b.n	80096d4 <_scanf_float+0x188>
 80097c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80097c8:	4639      	mov	r1, r7
 80097ca:	4640      	mov	r0, r8
 80097cc:	4798      	blx	r3
 80097ce:	2800      	cmp	r0, #0
 80097d0:	f43f aedf 	beq.w	8009592 <_scanf_float+0x46>
 80097d4:	e6ea      	b.n	80095ac <_scanf_float+0x60>
 80097d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80097de:	463a      	mov	r2, r7
 80097e0:	4640      	mov	r0, r8
 80097e2:	4798      	blx	r3
 80097e4:	6923      	ldr	r3, [r4, #16]
 80097e6:	3b01      	subs	r3, #1
 80097e8:	6123      	str	r3, [r4, #16]
 80097ea:	e6ec      	b.n	80095c6 <_scanf_float+0x7a>
 80097ec:	1e6b      	subs	r3, r5, #1
 80097ee:	2b06      	cmp	r3, #6
 80097f0:	d825      	bhi.n	800983e <_scanf_float+0x2f2>
 80097f2:	2d02      	cmp	r5, #2
 80097f4:	d836      	bhi.n	8009864 <_scanf_float+0x318>
 80097f6:	455e      	cmp	r6, fp
 80097f8:	f67f aee8 	bls.w	80095cc <_scanf_float+0x80>
 80097fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009800:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009804:	463a      	mov	r2, r7
 8009806:	4640      	mov	r0, r8
 8009808:	4798      	blx	r3
 800980a:	6923      	ldr	r3, [r4, #16]
 800980c:	3b01      	subs	r3, #1
 800980e:	6123      	str	r3, [r4, #16]
 8009810:	e7f1      	b.n	80097f6 <_scanf_float+0x2aa>
 8009812:	9802      	ldr	r0, [sp, #8]
 8009814:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009818:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800981c:	9002      	str	r0, [sp, #8]
 800981e:	463a      	mov	r2, r7
 8009820:	4640      	mov	r0, r8
 8009822:	4798      	blx	r3
 8009824:	6923      	ldr	r3, [r4, #16]
 8009826:	3b01      	subs	r3, #1
 8009828:	6123      	str	r3, [r4, #16]
 800982a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800982e:	fa5f fa8a 	uxtb.w	sl, sl
 8009832:	f1ba 0f02 	cmp.w	sl, #2
 8009836:	d1ec      	bne.n	8009812 <_scanf_float+0x2c6>
 8009838:	3d03      	subs	r5, #3
 800983a:	b2ed      	uxtb	r5, r5
 800983c:	1b76      	subs	r6, r6, r5
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	05da      	lsls	r2, r3, #23
 8009842:	d52f      	bpl.n	80098a4 <_scanf_float+0x358>
 8009844:	055b      	lsls	r3, r3, #21
 8009846:	d510      	bpl.n	800986a <_scanf_float+0x31e>
 8009848:	455e      	cmp	r6, fp
 800984a:	f67f aebf 	bls.w	80095cc <_scanf_float+0x80>
 800984e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009852:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009856:	463a      	mov	r2, r7
 8009858:	4640      	mov	r0, r8
 800985a:	4798      	blx	r3
 800985c:	6923      	ldr	r3, [r4, #16]
 800985e:	3b01      	subs	r3, #1
 8009860:	6123      	str	r3, [r4, #16]
 8009862:	e7f1      	b.n	8009848 <_scanf_float+0x2fc>
 8009864:	46aa      	mov	sl, r5
 8009866:	9602      	str	r6, [sp, #8]
 8009868:	e7df      	b.n	800982a <_scanf_float+0x2de>
 800986a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800986e:	6923      	ldr	r3, [r4, #16]
 8009870:	2965      	cmp	r1, #101	; 0x65
 8009872:	f103 33ff 	add.w	r3, r3, #4294967295
 8009876:	f106 35ff 	add.w	r5, r6, #4294967295
 800987a:	6123      	str	r3, [r4, #16]
 800987c:	d00c      	beq.n	8009898 <_scanf_float+0x34c>
 800987e:	2945      	cmp	r1, #69	; 0x45
 8009880:	d00a      	beq.n	8009898 <_scanf_float+0x34c>
 8009882:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009886:	463a      	mov	r2, r7
 8009888:	4640      	mov	r0, r8
 800988a:	4798      	blx	r3
 800988c:	6923      	ldr	r3, [r4, #16]
 800988e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009892:	3b01      	subs	r3, #1
 8009894:	1eb5      	subs	r5, r6, #2
 8009896:	6123      	str	r3, [r4, #16]
 8009898:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800989c:	463a      	mov	r2, r7
 800989e:	4640      	mov	r0, r8
 80098a0:	4798      	blx	r3
 80098a2:	462e      	mov	r6, r5
 80098a4:	6825      	ldr	r5, [r4, #0]
 80098a6:	f015 0510 	ands.w	r5, r5, #16
 80098aa:	d14d      	bne.n	8009948 <_scanf_float+0x3fc>
 80098ac:	7035      	strb	r5, [r6, #0]
 80098ae:	6823      	ldr	r3, [r4, #0]
 80098b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80098b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098b8:	d11a      	bne.n	80098f0 <_scanf_float+0x3a4>
 80098ba:	9b01      	ldr	r3, [sp, #4]
 80098bc:	454b      	cmp	r3, r9
 80098be:	eba3 0209 	sub.w	r2, r3, r9
 80098c2:	d122      	bne.n	800990a <_scanf_float+0x3be>
 80098c4:	2200      	movs	r2, #0
 80098c6:	4659      	mov	r1, fp
 80098c8:	4640      	mov	r0, r8
 80098ca:	f002 fb5b 	bl	800bf84 <_strtod_r>
 80098ce:	9b03      	ldr	r3, [sp, #12]
 80098d0:	6821      	ldr	r1, [r4, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f011 0f02 	tst.w	r1, #2
 80098d8:	f103 0204 	add.w	r2, r3, #4
 80098dc:	d020      	beq.n	8009920 <_scanf_float+0x3d4>
 80098de:	9903      	ldr	r1, [sp, #12]
 80098e0:	600a      	str	r2, [r1, #0]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	ed83 0b00 	vstr	d0, [r3]
 80098e8:	68e3      	ldr	r3, [r4, #12]
 80098ea:	3301      	adds	r3, #1
 80098ec:	60e3      	str	r3, [r4, #12]
 80098ee:	e66e      	b.n	80095ce <_scanf_float+0x82>
 80098f0:	9b04      	ldr	r3, [sp, #16]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d0e6      	beq.n	80098c4 <_scanf_float+0x378>
 80098f6:	9905      	ldr	r1, [sp, #20]
 80098f8:	230a      	movs	r3, #10
 80098fa:	462a      	mov	r2, r5
 80098fc:	3101      	adds	r1, #1
 80098fe:	4640      	mov	r0, r8
 8009900:	f002 fbc8 	bl	800c094 <_strtol_r>
 8009904:	9b04      	ldr	r3, [sp, #16]
 8009906:	9e05      	ldr	r6, [sp, #20]
 8009908:	1ac2      	subs	r2, r0, r3
 800990a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800990e:	429e      	cmp	r6, r3
 8009910:	bf28      	it	cs
 8009912:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009916:	490d      	ldr	r1, [pc, #52]	; (800994c <_scanf_float+0x400>)
 8009918:	4630      	mov	r0, r6
 800991a:	f000 f8dd 	bl	8009ad8 <siprintf>
 800991e:	e7d1      	b.n	80098c4 <_scanf_float+0x378>
 8009920:	f011 0f04 	tst.w	r1, #4
 8009924:	9903      	ldr	r1, [sp, #12]
 8009926:	600a      	str	r2, [r1, #0]
 8009928:	d1db      	bne.n	80098e2 <_scanf_float+0x396>
 800992a:	eeb4 0b40 	vcmp.f64	d0, d0
 800992e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009932:	681e      	ldr	r6, [r3, #0]
 8009934:	d705      	bvc.n	8009942 <_scanf_float+0x3f6>
 8009936:	4806      	ldr	r0, [pc, #24]	; (8009950 <_scanf_float+0x404>)
 8009938:	f000 f9b2 	bl	8009ca0 <nanf>
 800993c:	ed86 0a00 	vstr	s0, [r6]
 8009940:	e7d2      	b.n	80098e8 <_scanf_float+0x39c>
 8009942:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009946:	e7f9      	b.n	800993c <_scanf_float+0x3f0>
 8009948:	2500      	movs	r5, #0
 800994a:	e640      	b.n	80095ce <_scanf_float+0x82>
 800994c:	0800d7d4 	.word	0x0800d7d4
 8009950:	0800db65 	.word	0x0800db65

08009954 <std>:
 8009954:	2300      	movs	r3, #0
 8009956:	b510      	push	{r4, lr}
 8009958:	4604      	mov	r4, r0
 800995a:	e9c0 3300 	strd	r3, r3, [r0]
 800995e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009962:	6083      	str	r3, [r0, #8]
 8009964:	8181      	strh	r1, [r0, #12]
 8009966:	6643      	str	r3, [r0, #100]	; 0x64
 8009968:	81c2      	strh	r2, [r0, #14]
 800996a:	6183      	str	r3, [r0, #24]
 800996c:	4619      	mov	r1, r3
 800996e:	2208      	movs	r2, #8
 8009970:	305c      	adds	r0, #92	; 0x5c
 8009972:	f000 f914 	bl	8009b9e <memset>
 8009976:	4b0d      	ldr	r3, [pc, #52]	; (80099ac <std+0x58>)
 8009978:	6263      	str	r3, [r4, #36]	; 0x24
 800997a:	4b0d      	ldr	r3, [pc, #52]	; (80099b0 <std+0x5c>)
 800997c:	62a3      	str	r3, [r4, #40]	; 0x28
 800997e:	4b0d      	ldr	r3, [pc, #52]	; (80099b4 <std+0x60>)
 8009980:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009982:	4b0d      	ldr	r3, [pc, #52]	; (80099b8 <std+0x64>)
 8009984:	6323      	str	r3, [r4, #48]	; 0x30
 8009986:	4b0d      	ldr	r3, [pc, #52]	; (80099bc <std+0x68>)
 8009988:	6224      	str	r4, [r4, #32]
 800998a:	429c      	cmp	r4, r3
 800998c:	d006      	beq.n	800999c <std+0x48>
 800998e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009992:	4294      	cmp	r4, r2
 8009994:	d002      	beq.n	800999c <std+0x48>
 8009996:	33d0      	adds	r3, #208	; 0xd0
 8009998:	429c      	cmp	r4, r3
 800999a:	d105      	bne.n	80099a8 <std+0x54>
 800999c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80099a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099a4:	f000 b978 	b.w	8009c98 <__retarget_lock_init_recursive>
 80099a8:	bd10      	pop	{r4, pc}
 80099aa:	bf00      	nop
 80099ac:	08009b19 	.word	0x08009b19
 80099b0:	08009b3b 	.word	0x08009b3b
 80099b4:	08009b73 	.word	0x08009b73
 80099b8:	08009b97 	.word	0x08009b97
 80099bc:	2000052c 	.word	0x2000052c

080099c0 <stdio_exit_handler>:
 80099c0:	4a02      	ldr	r2, [pc, #8]	; (80099cc <stdio_exit_handler+0xc>)
 80099c2:	4903      	ldr	r1, [pc, #12]	; (80099d0 <stdio_exit_handler+0x10>)
 80099c4:	4803      	ldr	r0, [pc, #12]	; (80099d4 <stdio_exit_handler+0x14>)
 80099c6:	f000 b869 	b.w	8009a9c <_fwalk_sglue>
 80099ca:	bf00      	nop
 80099cc:	2000001c 	.word	0x2000001c
 80099d0:	0800c455 	.word	0x0800c455
 80099d4:	20000028 	.word	0x20000028

080099d8 <cleanup_stdio>:
 80099d8:	6841      	ldr	r1, [r0, #4]
 80099da:	4b0c      	ldr	r3, [pc, #48]	; (8009a0c <cleanup_stdio+0x34>)
 80099dc:	4299      	cmp	r1, r3
 80099de:	b510      	push	{r4, lr}
 80099e0:	4604      	mov	r4, r0
 80099e2:	d001      	beq.n	80099e8 <cleanup_stdio+0x10>
 80099e4:	f002 fd36 	bl	800c454 <_fflush_r>
 80099e8:	68a1      	ldr	r1, [r4, #8]
 80099ea:	4b09      	ldr	r3, [pc, #36]	; (8009a10 <cleanup_stdio+0x38>)
 80099ec:	4299      	cmp	r1, r3
 80099ee:	d002      	beq.n	80099f6 <cleanup_stdio+0x1e>
 80099f0:	4620      	mov	r0, r4
 80099f2:	f002 fd2f 	bl	800c454 <_fflush_r>
 80099f6:	68e1      	ldr	r1, [r4, #12]
 80099f8:	4b06      	ldr	r3, [pc, #24]	; (8009a14 <cleanup_stdio+0x3c>)
 80099fa:	4299      	cmp	r1, r3
 80099fc:	d004      	beq.n	8009a08 <cleanup_stdio+0x30>
 80099fe:	4620      	mov	r0, r4
 8009a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a04:	f002 bd26 	b.w	800c454 <_fflush_r>
 8009a08:	bd10      	pop	{r4, pc}
 8009a0a:	bf00      	nop
 8009a0c:	2000052c 	.word	0x2000052c
 8009a10:	20000594 	.word	0x20000594
 8009a14:	200005fc 	.word	0x200005fc

08009a18 <global_stdio_init.part.0>:
 8009a18:	b510      	push	{r4, lr}
 8009a1a:	4b0b      	ldr	r3, [pc, #44]	; (8009a48 <global_stdio_init.part.0+0x30>)
 8009a1c:	4c0b      	ldr	r4, [pc, #44]	; (8009a4c <global_stdio_init.part.0+0x34>)
 8009a1e:	4a0c      	ldr	r2, [pc, #48]	; (8009a50 <global_stdio_init.part.0+0x38>)
 8009a20:	601a      	str	r2, [r3, #0]
 8009a22:	4620      	mov	r0, r4
 8009a24:	2200      	movs	r2, #0
 8009a26:	2104      	movs	r1, #4
 8009a28:	f7ff ff94 	bl	8009954 <std>
 8009a2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009a30:	2201      	movs	r2, #1
 8009a32:	2109      	movs	r1, #9
 8009a34:	f7ff ff8e 	bl	8009954 <std>
 8009a38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009a3c:	2202      	movs	r2, #2
 8009a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a42:	2112      	movs	r1, #18
 8009a44:	f7ff bf86 	b.w	8009954 <std>
 8009a48:	20000664 	.word	0x20000664
 8009a4c:	2000052c 	.word	0x2000052c
 8009a50:	080099c1 	.word	0x080099c1

08009a54 <__sfp_lock_acquire>:
 8009a54:	4801      	ldr	r0, [pc, #4]	; (8009a5c <__sfp_lock_acquire+0x8>)
 8009a56:	f000 b920 	b.w	8009c9a <__retarget_lock_acquire_recursive>
 8009a5a:	bf00      	nop
 8009a5c:	2000066d 	.word	0x2000066d

08009a60 <__sfp_lock_release>:
 8009a60:	4801      	ldr	r0, [pc, #4]	; (8009a68 <__sfp_lock_release+0x8>)
 8009a62:	f000 b91b 	b.w	8009c9c <__retarget_lock_release_recursive>
 8009a66:	bf00      	nop
 8009a68:	2000066d 	.word	0x2000066d

08009a6c <__sinit>:
 8009a6c:	b510      	push	{r4, lr}
 8009a6e:	4604      	mov	r4, r0
 8009a70:	f7ff fff0 	bl	8009a54 <__sfp_lock_acquire>
 8009a74:	6a23      	ldr	r3, [r4, #32]
 8009a76:	b11b      	cbz	r3, 8009a80 <__sinit+0x14>
 8009a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a7c:	f7ff bff0 	b.w	8009a60 <__sfp_lock_release>
 8009a80:	4b04      	ldr	r3, [pc, #16]	; (8009a94 <__sinit+0x28>)
 8009a82:	6223      	str	r3, [r4, #32]
 8009a84:	4b04      	ldr	r3, [pc, #16]	; (8009a98 <__sinit+0x2c>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1f5      	bne.n	8009a78 <__sinit+0xc>
 8009a8c:	f7ff ffc4 	bl	8009a18 <global_stdio_init.part.0>
 8009a90:	e7f2      	b.n	8009a78 <__sinit+0xc>
 8009a92:	bf00      	nop
 8009a94:	080099d9 	.word	0x080099d9
 8009a98:	20000664 	.word	0x20000664

08009a9c <_fwalk_sglue>:
 8009a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009aa0:	4607      	mov	r7, r0
 8009aa2:	4688      	mov	r8, r1
 8009aa4:	4614      	mov	r4, r2
 8009aa6:	2600      	movs	r6, #0
 8009aa8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009aac:	f1b9 0901 	subs.w	r9, r9, #1
 8009ab0:	d505      	bpl.n	8009abe <_fwalk_sglue+0x22>
 8009ab2:	6824      	ldr	r4, [r4, #0]
 8009ab4:	2c00      	cmp	r4, #0
 8009ab6:	d1f7      	bne.n	8009aa8 <_fwalk_sglue+0xc>
 8009ab8:	4630      	mov	r0, r6
 8009aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009abe:	89ab      	ldrh	r3, [r5, #12]
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d907      	bls.n	8009ad4 <_fwalk_sglue+0x38>
 8009ac4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ac8:	3301      	adds	r3, #1
 8009aca:	d003      	beq.n	8009ad4 <_fwalk_sglue+0x38>
 8009acc:	4629      	mov	r1, r5
 8009ace:	4638      	mov	r0, r7
 8009ad0:	47c0      	blx	r8
 8009ad2:	4306      	orrs	r6, r0
 8009ad4:	3568      	adds	r5, #104	; 0x68
 8009ad6:	e7e9      	b.n	8009aac <_fwalk_sglue+0x10>

08009ad8 <siprintf>:
 8009ad8:	b40e      	push	{r1, r2, r3}
 8009ada:	b500      	push	{lr}
 8009adc:	b09c      	sub	sp, #112	; 0x70
 8009ade:	ab1d      	add	r3, sp, #116	; 0x74
 8009ae0:	9002      	str	r0, [sp, #8]
 8009ae2:	9006      	str	r0, [sp, #24]
 8009ae4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009ae8:	4809      	ldr	r0, [pc, #36]	; (8009b10 <siprintf+0x38>)
 8009aea:	9107      	str	r1, [sp, #28]
 8009aec:	9104      	str	r1, [sp, #16]
 8009aee:	4909      	ldr	r1, [pc, #36]	; (8009b14 <siprintf+0x3c>)
 8009af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009af4:	9105      	str	r1, [sp, #20]
 8009af6:	6800      	ldr	r0, [r0, #0]
 8009af8:	9301      	str	r3, [sp, #4]
 8009afa:	a902      	add	r1, sp, #8
 8009afc:	f002 fb26 	bl	800c14c <_svfiprintf_r>
 8009b00:	9b02      	ldr	r3, [sp, #8]
 8009b02:	2200      	movs	r2, #0
 8009b04:	701a      	strb	r2, [r3, #0]
 8009b06:	b01c      	add	sp, #112	; 0x70
 8009b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b0c:	b003      	add	sp, #12
 8009b0e:	4770      	bx	lr
 8009b10:	20000074 	.word	0x20000074
 8009b14:	ffff0208 	.word	0xffff0208

08009b18 <__sread>:
 8009b18:	b510      	push	{r4, lr}
 8009b1a:	460c      	mov	r4, r1
 8009b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b20:	f000 f86c 	bl	8009bfc <_read_r>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	bfab      	itete	ge
 8009b28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b2a:	89a3      	ldrhlt	r3, [r4, #12]
 8009b2c:	181b      	addge	r3, r3, r0
 8009b2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b32:	bfac      	ite	ge
 8009b34:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b36:	81a3      	strhlt	r3, [r4, #12]
 8009b38:	bd10      	pop	{r4, pc}

08009b3a <__swrite>:
 8009b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3e:	461f      	mov	r7, r3
 8009b40:	898b      	ldrh	r3, [r1, #12]
 8009b42:	05db      	lsls	r3, r3, #23
 8009b44:	4605      	mov	r5, r0
 8009b46:	460c      	mov	r4, r1
 8009b48:	4616      	mov	r6, r2
 8009b4a:	d505      	bpl.n	8009b58 <__swrite+0x1e>
 8009b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b50:	2302      	movs	r3, #2
 8009b52:	2200      	movs	r2, #0
 8009b54:	f000 f840 	bl	8009bd8 <_lseek_r>
 8009b58:	89a3      	ldrh	r3, [r4, #12]
 8009b5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b62:	81a3      	strh	r3, [r4, #12]
 8009b64:	4632      	mov	r2, r6
 8009b66:	463b      	mov	r3, r7
 8009b68:	4628      	mov	r0, r5
 8009b6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b6e:	f000 b857 	b.w	8009c20 <_write_r>

08009b72 <__sseek>:
 8009b72:	b510      	push	{r4, lr}
 8009b74:	460c      	mov	r4, r1
 8009b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b7a:	f000 f82d 	bl	8009bd8 <_lseek_r>
 8009b7e:	1c43      	adds	r3, r0, #1
 8009b80:	89a3      	ldrh	r3, [r4, #12]
 8009b82:	bf15      	itete	ne
 8009b84:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b8e:	81a3      	strheq	r3, [r4, #12]
 8009b90:	bf18      	it	ne
 8009b92:	81a3      	strhne	r3, [r4, #12]
 8009b94:	bd10      	pop	{r4, pc}

08009b96 <__sclose>:
 8009b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b9a:	f000 b80d 	b.w	8009bb8 <_close_r>

08009b9e <memset>:
 8009b9e:	4402      	add	r2, r0
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d100      	bne.n	8009ba8 <memset+0xa>
 8009ba6:	4770      	bx	lr
 8009ba8:	f803 1b01 	strb.w	r1, [r3], #1
 8009bac:	e7f9      	b.n	8009ba2 <memset+0x4>
	...

08009bb0 <_localeconv_r>:
 8009bb0:	4800      	ldr	r0, [pc, #0]	; (8009bb4 <_localeconv_r+0x4>)
 8009bb2:	4770      	bx	lr
 8009bb4:	20000168 	.word	0x20000168

08009bb8 <_close_r>:
 8009bb8:	b538      	push	{r3, r4, r5, lr}
 8009bba:	4d06      	ldr	r5, [pc, #24]	; (8009bd4 <_close_r+0x1c>)
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	4604      	mov	r4, r0
 8009bc0:	4608      	mov	r0, r1
 8009bc2:	602b      	str	r3, [r5, #0]
 8009bc4:	f7f8 fa31 	bl	800202a <_close>
 8009bc8:	1c43      	adds	r3, r0, #1
 8009bca:	d102      	bne.n	8009bd2 <_close_r+0x1a>
 8009bcc:	682b      	ldr	r3, [r5, #0]
 8009bce:	b103      	cbz	r3, 8009bd2 <_close_r+0x1a>
 8009bd0:	6023      	str	r3, [r4, #0]
 8009bd2:	bd38      	pop	{r3, r4, r5, pc}
 8009bd4:	20000668 	.word	0x20000668

08009bd8 <_lseek_r>:
 8009bd8:	b538      	push	{r3, r4, r5, lr}
 8009bda:	4d07      	ldr	r5, [pc, #28]	; (8009bf8 <_lseek_r+0x20>)
 8009bdc:	4604      	mov	r4, r0
 8009bde:	4608      	mov	r0, r1
 8009be0:	4611      	mov	r1, r2
 8009be2:	2200      	movs	r2, #0
 8009be4:	602a      	str	r2, [r5, #0]
 8009be6:	461a      	mov	r2, r3
 8009be8:	f7f8 fa46 	bl	8002078 <_lseek>
 8009bec:	1c43      	adds	r3, r0, #1
 8009bee:	d102      	bne.n	8009bf6 <_lseek_r+0x1e>
 8009bf0:	682b      	ldr	r3, [r5, #0]
 8009bf2:	b103      	cbz	r3, 8009bf6 <_lseek_r+0x1e>
 8009bf4:	6023      	str	r3, [r4, #0]
 8009bf6:	bd38      	pop	{r3, r4, r5, pc}
 8009bf8:	20000668 	.word	0x20000668

08009bfc <_read_r>:
 8009bfc:	b538      	push	{r3, r4, r5, lr}
 8009bfe:	4d07      	ldr	r5, [pc, #28]	; (8009c1c <_read_r+0x20>)
 8009c00:	4604      	mov	r4, r0
 8009c02:	4608      	mov	r0, r1
 8009c04:	4611      	mov	r1, r2
 8009c06:	2200      	movs	r2, #0
 8009c08:	602a      	str	r2, [r5, #0]
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	f7f8 f9d4 	bl	8001fb8 <_read>
 8009c10:	1c43      	adds	r3, r0, #1
 8009c12:	d102      	bne.n	8009c1a <_read_r+0x1e>
 8009c14:	682b      	ldr	r3, [r5, #0]
 8009c16:	b103      	cbz	r3, 8009c1a <_read_r+0x1e>
 8009c18:	6023      	str	r3, [r4, #0]
 8009c1a:	bd38      	pop	{r3, r4, r5, pc}
 8009c1c:	20000668 	.word	0x20000668

08009c20 <_write_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	4d07      	ldr	r5, [pc, #28]	; (8009c40 <_write_r+0x20>)
 8009c24:	4604      	mov	r4, r0
 8009c26:	4608      	mov	r0, r1
 8009c28:	4611      	mov	r1, r2
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	602a      	str	r2, [r5, #0]
 8009c2e:	461a      	mov	r2, r3
 8009c30:	f7f8 f9df 	bl	8001ff2 <_write>
 8009c34:	1c43      	adds	r3, r0, #1
 8009c36:	d102      	bne.n	8009c3e <_write_r+0x1e>
 8009c38:	682b      	ldr	r3, [r5, #0]
 8009c3a:	b103      	cbz	r3, 8009c3e <_write_r+0x1e>
 8009c3c:	6023      	str	r3, [r4, #0]
 8009c3e:	bd38      	pop	{r3, r4, r5, pc}
 8009c40:	20000668 	.word	0x20000668

08009c44 <__errno>:
 8009c44:	4b01      	ldr	r3, [pc, #4]	; (8009c4c <__errno+0x8>)
 8009c46:	6818      	ldr	r0, [r3, #0]
 8009c48:	4770      	bx	lr
 8009c4a:	bf00      	nop
 8009c4c:	20000074 	.word	0x20000074

08009c50 <__libc_init_array>:
 8009c50:	b570      	push	{r4, r5, r6, lr}
 8009c52:	4d0d      	ldr	r5, [pc, #52]	; (8009c88 <__libc_init_array+0x38>)
 8009c54:	4c0d      	ldr	r4, [pc, #52]	; (8009c8c <__libc_init_array+0x3c>)
 8009c56:	1b64      	subs	r4, r4, r5
 8009c58:	10a4      	asrs	r4, r4, #2
 8009c5a:	2600      	movs	r6, #0
 8009c5c:	42a6      	cmp	r6, r4
 8009c5e:	d109      	bne.n	8009c74 <__libc_init_array+0x24>
 8009c60:	4d0b      	ldr	r5, [pc, #44]	; (8009c90 <__libc_init_array+0x40>)
 8009c62:	4c0c      	ldr	r4, [pc, #48]	; (8009c94 <__libc_init_array+0x44>)
 8009c64:	f003 fb0c 	bl	800d280 <_init>
 8009c68:	1b64      	subs	r4, r4, r5
 8009c6a:	10a4      	asrs	r4, r4, #2
 8009c6c:	2600      	movs	r6, #0
 8009c6e:	42a6      	cmp	r6, r4
 8009c70:	d105      	bne.n	8009c7e <__libc_init_array+0x2e>
 8009c72:	bd70      	pop	{r4, r5, r6, pc}
 8009c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c78:	4798      	blx	r3
 8009c7a:	3601      	adds	r6, #1
 8009c7c:	e7ee      	b.n	8009c5c <__libc_init_array+0xc>
 8009c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c82:	4798      	blx	r3
 8009c84:	3601      	adds	r6, #1
 8009c86:	e7f2      	b.n	8009c6e <__libc_init_array+0x1e>
 8009c88:	0800dbd0 	.word	0x0800dbd0
 8009c8c:	0800dbd0 	.word	0x0800dbd0
 8009c90:	0800dbd0 	.word	0x0800dbd0
 8009c94:	0800dbd4 	.word	0x0800dbd4

08009c98 <__retarget_lock_init_recursive>:
 8009c98:	4770      	bx	lr

08009c9a <__retarget_lock_acquire_recursive>:
 8009c9a:	4770      	bx	lr

08009c9c <__retarget_lock_release_recursive>:
 8009c9c:	4770      	bx	lr
	...

08009ca0 <nanf>:
 8009ca0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009ca8 <nanf+0x8>
 8009ca4:	4770      	bx	lr
 8009ca6:	bf00      	nop
 8009ca8:	7fc00000 	.word	0x7fc00000

08009cac <quorem>:
 8009cac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb0:	6903      	ldr	r3, [r0, #16]
 8009cb2:	690c      	ldr	r4, [r1, #16]
 8009cb4:	42a3      	cmp	r3, r4
 8009cb6:	4607      	mov	r7, r0
 8009cb8:	db7e      	blt.n	8009db8 <quorem+0x10c>
 8009cba:	3c01      	subs	r4, #1
 8009cbc:	f101 0814 	add.w	r8, r1, #20
 8009cc0:	f100 0514 	add.w	r5, r0, #20
 8009cc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009cc8:	9301      	str	r3, [sp, #4]
 8009cca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009cce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009cda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009cde:	fbb2 f6f3 	udiv	r6, r2, r3
 8009ce2:	d331      	bcc.n	8009d48 <quorem+0x9c>
 8009ce4:	f04f 0e00 	mov.w	lr, #0
 8009ce8:	4640      	mov	r0, r8
 8009cea:	46ac      	mov	ip, r5
 8009cec:	46f2      	mov	sl, lr
 8009cee:	f850 2b04 	ldr.w	r2, [r0], #4
 8009cf2:	b293      	uxth	r3, r2
 8009cf4:	fb06 e303 	mla	r3, r6, r3, lr
 8009cf8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009cfc:	0c1a      	lsrs	r2, r3, #16
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	ebaa 0303 	sub.w	r3, sl, r3
 8009d04:	f8dc a000 	ldr.w	sl, [ip]
 8009d08:	fa13 f38a 	uxtah	r3, r3, sl
 8009d0c:	fb06 220e 	mla	r2, r6, lr, r2
 8009d10:	9300      	str	r3, [sp, #0]
 8009d12:	9b00      	ldr	r3, [sp, #0]
 8009d14:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d18:	b292      	uxth	r2, r2
 8009d1a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009d1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d22:	f8bd 3000 	ldrh.w	r3, [sp]
 8009d26:	4581      	cmp	r9, r0
 8009d28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d2c:	f84c 3b04 	str.w	r3, [ip], #4
 8009d30:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009d34:	d2db      	bcs.n	8009cee <quorem+0x42>
 8009d36:	f855 300b 	ldr.w	r3, [r5, fp]
 8009d3a:	b92b      	cbnz	r3, 8009d48 <quorem+0x9c>
 8009d3c:	9b01      	ldr	r3, [sp, #4]
 8009d3e:	3b04      	subs	r3, #4
 8009d40:	429d      	cmp	r5, r3
 8009d42:	461a      	mov	r2, r3
 8009d44:	d32c      	bcc.n	8009da0 <quorem+0xf4>
 8009d46:	613c      	str	r4, [r7, #16]
 8009d48:	4638      	mov	r0, r7
 8009d4a:	f001 f96b 	bl	800b024 <__mcmp>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	db22      	blt.n	8009d98 <quorem+0xec>
 8009d52:	3601      	adds	r6, #1
 8009d54:	4629      	mov	r1, r5
 8009d56:	2000      	movs	r0, #0
 8009d58:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d5c:	f8d1 c000 	ldr.w	ip, [r1]
 8009d60:	b293      	uxth	r3, r2
 8009d62:	1ac3      	subs	r3, r0, r3
 8009d64:	0c12      	lsrs	r2, r2, #16
 8009d66:	fa13 f38c 	uxtah	r3, r3, ip
 8009d6a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009d6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d78:	45c1      	cmp	r9, r8
 8009d7a:	f841 3b04 	str.w	r3, [r1], #4
 8009d7e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009d82:	d2e9      	bcs.n	8009d58 <quorem+0xac>
 8009d84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d8c:	b922      	cbnz	r2, 8009d98 <quorem+0xec>
 8009d8e:	3b04      	subs	r3, #4
 8009d90:	429d      	cmp	r5, r3
 8009d92:	461a      	mov	r2, r3
 8009d94:	d30a      	bcc.n	8009dac <quorem+0x100>
 8009d96:	613c      	str	r4, [r7, #16]
 8009d98:	4630      	mov	r0, r6
 8009d9a:	b003      	add	sp, #12
 8009d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009da0:	6812      	ldr	r2, [r2, #0]
 8009da2:	3b04      	subs	r3, #4
 8009da4:	2a00      	cmp	r2, #0
 8009da6:	d1ce      	bne.n	8009d46 <quorem+0x9a>
 8009da8:	3c01      	subs	r4, #1
 8009daa:	e7c9      	b.n	8009d40 <quorem+0x94>
 8009dac:	6812      	ldr	r2, [r2, #0]
 8009dae:	3b04      	subs	r3, #4
 8009db0:	2a00      	cmp	r2, #0
 8009db2:	d1f0      	bne.n	8009d96 <quorem+0xea>
 8009db4:	3c01      	subs	r4, #1
 8009db6:	e7eb      	b.n	8009d90 <quorem+0xe4>
 8009db8:	2000      	movs	r0, #0
 8009dba:	e7ee      	b.n	8009d9a <quorem+0xee>
 8009dbc:	0000      	movs	r0, r0
	...

08009dc0 <_dtoa_r>:
 8009dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc4:	ed2d 8b02 	vpush	{d8}
 8009dc8:	69c5      	ldr	r5, [r0, #28]
 8009dca:	b091      	sub	sp, #68	; 0x44
 8009dcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009dd0:	ec59 8b10 	vmov	r8, r9, d0
 8009dd4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8009dd6:	9106      	str	r1, [sp, #24]
 8009dd8:	4606      	mov	r6, r0
 8009dda:	9208      	str	r2, [sp, #32]
 8009ddc:	930c      	str	r3, [sp, #48]	; 0x30
 8009dde:	b975      	cbnz	r5, 8009dfe <_dtoa_r+0x3e>
 8009de0:	2010      	movs	r0, #16
 8009de2:	f000 fda5 	bl	800a930 <malloc>
 8009de6:	4602      	mov	r2, r0
 8009de8:	61f0      	str	r0, [r6, #28]
 8009dea:	b920      	cbnz	r0, 8009df6 <_dtoa_r+0x36>
 8009dec:	4ba6      	ldr	r3, [pc, #664]	; (800a088 <_dtoa_r+0x2c8>)
 8009dee:	21ef      	movs	r1, #239	; 0xef
 8009df0:	48a6      	ldr	r0, [pc, #664]	; (800a08c <_dtoa_r+0x2cc>)
 8009df2:	f002 fba9 	bl	800c548 <__assert_func>
 8009df6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009dfa:	6005      	str	r5, [r0, #0]
 8009dfc:	60c5      	str	r5, [r0, #12]
 8009dfe:	69f3      	ldr	r3, [r6, #28]
 8009e00:	6819      	ldr	r1, [r3, #0]
 8009e02:	b151      	cbz	r1, 8009e1a <_dtoa_r+0x5a>
 8009e04:	685a      	ldr	r2, [r3, #4]
 8009e06:	604a      	str	r2, [r1, #4]
 8009e08:	2301      	movs	r3, #1
 8009e0a:	4093      	lsls	r3, r2
 8009e0c:	608b      	str	r3, [r1, #8]
 8009e0e:	4630      	mov	r0, r6
 8009e10:	f000 fe82 	bl	800ab18 <_Bfree>
 8009e14:	69f3      	ldr	r3, [r6, #28]
 8009e16:	2200      	movs	r2, #0
 8009e18:	601a      	str	r2, [r3, #0]
 8009e1a:	f1b9 0300 	subs.w	r3, r9, #0
 8009e1e:	bfbb      	ittet	lt
 8009e20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009e24:	9303      	strlt	r3, [sp, #12]
 8009e26:	2300      	movge	r3, #0
 8009e28:	2201      	movlt	r2, #1
 8009e2a:	bfac      	ite	ge
 8009e2c:	6023      	strge	r3, [r4, #0]
 8009e2e:	6022      	strlt	r2, [r4, #0]
 8009e30:	4b97      	ldr	r3, [pc, #604]	; (800a090 <_dtoa_r+0x2d0>)
 8009e32:	9c03      	ldr	r4, [sp, #12]
 8009e34:	43a3      	bics	r3, r4
 8009e36:	d11c      	bne.n	8009e72 <_dtoa_r+0xb2>
 8009e38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8009e3e:	6013      	str	r3, [r2, #0]
 8009e40:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009e44:	ea53 0308 	orrs.w	r3, r3, r8
 8009e48:	f000 84fb 	beq.w	800a842 <_dtoa_r+0xa82>
 8009e4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009e4e:	b963      	cbnz	r3, 8009e6a <_dtoa_r+0xaa>
 8009e50:	4b90      	ldr	r3, [pc, #576]	; (800a094 <_dtoa_r+0x2d4>)
 8009e52:	e020      	b.n	8009e96 <_dtoa_r+0xd6>
 8009e54:	4b90      	ldr	r3, [pc, #576]	; (800a098 <_dtoa_r+0x2d8>)
 8009e56:	9301      	str	r3, [sp, #4]
 8009e58:	3308      	adds	r3, #8
 8009e5a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009e5c:	6013      	str	r3, [r2, #0]
 8009e5e:	9801      	ldr	r0, [sp, #4]
 8009e60:	b011      	add	sp, #68	; 0x44
 8009e62:	ecbd 8b02 	vpop	{d8}
 8009e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e6a:	4b8a      	ldr	r3, [pc, #552]	; (800a094 <_dtoa_r+0x2d4>)
 8009e6c:	9301      	str	r3, [sp, #4]
 8009e6e:	3303      	adds	r3, #3
 8009e70:	e7f3      	b.n	8009e5a <_dtoa_r+0x9a>
 8009e72:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009e76:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e7e:	d10c      	bne.n	8009e9a <_dtoa_r+0xda>
 8009e80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e82:	2301      	movs	r3, #1
 8009e84:	6013      	str	r3, [r2, #0]
 8009e86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f000 84d7 	beq.w	800a83c <_dtoa_r+0xa7c>
 8009e8e:	4b83      	ldr	r3, [pc, #524]	; (800a09c <_dtoa_r+0x2dc>)
 8009e90:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009e92:	6013      	str	r3, [r2, #0]
 8009e94:	3b01      	subs	r3, #1
 8009e96:	9301      	str	r3, [sp, #4]
 8009e98:	e7e1      	b.n	8009e5e <_dtoa_r+0x9e>
 8009e9a:	aa0e      	add	r2, sp, #56	; 0x38
 8009e9c:	a90f      	add	r1, sp, #60	; 0x3c
 8009e9e:	4630      	mov	r0, r6
 8009ea0:	eeb0 0b48 	vmov.f64	d0, d8
 8009ea4:	f001 f9d4 	bl	800b250 <__d2b>
 8009ea8:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8009eac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009eae:	4605      	mov	r5, r0
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d046      	beq.n	8009f42 <_dtoa_r+0x182>
 8009eb4:	eeb0 7b48 	vmov.f64	d7, d8
 8009eb8:	ee18 1a90 	vmov	r1, s17
 8009ebc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009ec0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8009ec4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009ec8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009ecc:	2000      	movs	r0, #0
 8009ece:	ee07 1a90 	vmov	s15, r1
 8009ed2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8009ed6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800a070 <_dtoa_r+0x2b0>
 8009eda:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009ede:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800a078 <_dtoa_r+0x2b8>
 8009ee2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009ee6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800a080 <_dtoa_r+0x2c0>
 8009eea:	ee07 3a90 	vmov	s15, r3
 8009eee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8009ef2:	eeb0 7b46 	vmov.f64	d7, d6
 8009ef6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8009efa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009efe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f06:	ee16 ba90 	vmov	fp, s13
 8009f0a:	9009      	str	r0, [sp, #36]	; 0x24
 8009f0c:	d508      	bpl.n	8009f20 <_dtoa_r+0x160>
 8009f0e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009f12:	eeb4 6b47 	vcmp.f64	d6, d7
 8009f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f1a:	bf18      	it	ne
 8009f1c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8009f20:	f1bb 0f16 	cmp.w	fp, #22
 8009f24:	d82b      	bhi.n	8009f7e <_dtoa_r+0x1be>
 8009f26:	495e      	ldr	r1, [pc, #376]	; (800a0a0 <_dtoa_r+0x2e0>)
 8009f28:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8009f2c:	ed91 7b00 	vldr	d7, [r1]
 8009f30:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f38:	d501      	bpl.n	8009f3e <_dtoa_r+0x17e>
 8009f3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009f3e:	2100      	movs	r1, #0
 8009f40:	e01e      	b.n	8009f80 <_dtoa_r+0x1c0>
 8009f42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f44:	4413      	add	r3, r2
 8009f46:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8009f4a:	2920      	cmp	r1, #32
 8009f4c:	bfc1      	itttt	gt
 8009f4e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8009f52:	408c      	lslgt	r4, r1
 8009f54:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8009f58:	fa28 f101 	lsrgt.w	r1, r8, r1
 8009f5c:	bfd6      	itet	le
 8009f5e:	f1c1 0120 	rsble	r1, r1, #32
 8009f62:	4321      	orrgt	r1, r4
 8009f64:	fa08 f101 	lslle.w	r1, r8, r1
 8009f68:	ee07 1a90 	vmov	s15, r1
 8009f6c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009f70:	3b01      	subs	r3, #1
 8009f72:	ee17 1a90 	vmov	r1, s15
 8009f76:	2001      	movs	r0, #1
 8009f78:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009f7c:	e7a7      	b.n	8009ece <_dtoa_r+0x10e>
 8009f7e:	2101      	movs	r1, #1
 8009f80:	1ad2      	subs	r2, r2, r3
 8009f82:	1e53      	subs	r3, r2, #1
 8009f84:	9305      	str	r3, [sp, #20]
 8009f86:	bf45      	ittet	mi
 8009f88:	f1c2 0301 	rsbmi	r3, r2, #1
 8009f8c:	9304      	strmi	r3, [sp, #16]
 8009f8e:	2300      	movpl	r3, #0
 8009f90:	2300      	movmi	r3, #0
 8009f92:	bf4c      	ite	mi
 8009f94:	9305      	strmi	r3, [sp, #20]
 8009f96:	9304      	strpl	r3, [sp, #16]
 8009f98:	f1bb 0f00 	cmp.w	fp, #0
 8009f9c:	910b      	str	r1, [sp, #44]	; 0x2c
 8009f9e:	db18      	blt.n	8009fd2 <_dtoa_r+0x212>
 8009fa0:	9b05      	ldr	r3, [sp, #20]
 8009fa2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009fa6:	445b      	add	r3, fp
 8009fa8:	9305      	str	r3, [sp, #20]
 8009faa:	2300      	movs	r3, #0
 8009fac:	9a06      	ldr	r2, [sp, #24]
 8009fae:	2a09      	cmp	r2, #9
 8009fb0:	d848      	bhi.n	800a044 <_dtoa_r+0x284>
 8009fb2:	2a05      	cmp	r2, #5
 8009fb4:	bfc4      	itt	gt
 8009fb6:	3a04      	subgt	r2, #4
 8009fb8:	9206      	strgt	r2, [sp, #24]
 8009fba:	9a06      	ldr	r2, [sp, #24]
 8009fbc:	f1a2 0202 	sub.w	r2, r2, #2
 8009fc0:	bfcc      	ite	gt
 8009fc2:	2400      	movgt	r4, #0
 8009fc4:	2401      	movle	r4, #1
 8009fc6:	2a03      	cmp	r2, #3
 8009fc8:	d847      	bhi.n	800a05a <_dtoa_r+0x29a>
 8009fca:	e8df f002 	tbb	[pc, r2]
 8009fce:	2d0b      	.short	0x2d0b
 8009fd0:	392b      	.short	0x392b
 8009fd2:	9b04      	ldr	r3, [sp, #16]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	eba3 030b 	sub.w	r3, r3, fp
 8009fda:	9304      	str	r3, [sp, #16]
 8009fdc:	920a      	str	r2, [sp, #40]	; 0x28
 8009fde:	f1cb 0300 	rsb	r3, fp, #0
 8009fe2:	e7e3      	b.n	8009fac <_dtoa_r+0x1ec>
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	9207      	str	r2, [sp, #28]
 8009fe8:	9a08      	ldr	r2, [sp, #32]
 8009fea:	2a00      	cmp	r2, #0
 8009fec:	dc38      	bgt.n	800a060 <_dtoa_r+0x2a0>
 8009fee:	f04f 0a01 	mov.w	sl, #1
 8009ff2:	46d1      	mov	r9, sl
 8009ff4:	4652      	mov	r2, sl
 8009ff6:	f8cd a020 	str.w	sl, [sp, #32]
 8009ffa:	69f7      	ldr	r7, [r6, #28]
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	2004      	movs	r0, #4
 800a000:	f100 0c14 	add.w	ip, r0, #20
 800a004:	4594      	cmp	ip, r2
 800a006:	d930      	bls.n	800a06a <_dtoa_r+0x2aa>
 800a008:	6079      	str	r1, [r7, #4]
 800a00a:	4630      	mov	r0, r6
 800a00c:	930d      	str	r3, [sp, #52]	; 0x34
 800a00e:	f000 fd43 	bl	800aa98 <_Balloc>
 800a012:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a014:	9001      	str	r0, [sp, #4]
 800a016:	4602      	mov	r2, r0
 800a018:	2800      	cmp	r0, #0
 800a01a:	d145      	bne.n	800a0a8 <_dtoa_r+0x2e8>
 800a01c:	4b21      	ldr	r3, [pc, #132]	; (800a0a4 <_dtoa_r+0x2e4>)
 800a01e:	f240 11af 	movw	r1, #431	; 0x1af
 800a022:	e6e5      	b.n	8009df0 <_dtoa_r+0x30>
 800a024:	2201      	movs	r2, #1
 800a026:	e7de      	b.n	8009fe6 <_dtoa_r+0x226>
 800a028:	2200      	movs	r2, #0
 800a02a:	9207      	str	r2, [sp, #28]
 800a02c:	9a08      	ldr	r2, [sp, #32]
 800a02e:	eb0b 0a02 	add.w	sl, fp, r2
 800a032:	f10a 0901 	add.w	r9, sl, #1
 800a036:	464a      	mov	r2, r9
 800a038:	2a01      	cmp	r2, #1
 800a03a:	bfb8      	it	lt
 800a03c:	2201      	movlt	r2, #1
 800a03e:	e7dc      	b.n	8009ffa <_dtoa_r+0x23a>
 800a040:	2201      	movs	r2, #1
 800a042:	e7f2      	b.n	800a02a <_dtoa_r+0x26a>
 800a044:	2401      	movs	r4, #1
 800a046:	2200      	movs	r2, #0
 800a048:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800a04c:	f04f 3aff 	mov.w	sl, #4294967295
 800a050:	2100      	movs	r1, #0
 800a052:	46d1      	mov	r9, sl
 800a054:	2212      	movs	r2, #18
 800a056:	9108      	str	r1, [sp, #32]
 800a058:	e7cf      	b.n	8009ffa <_dtoa_r+0x23a>
 800a05a:	2201      	movs	r2, #1
 800a05c:	9207      	str	r2, [sp, #28]
 800a05e:	e7f5      	b.n	800a04c <_dtoa_r+0x28c>
 800a060:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a064:	46d1      	mov	r9, sl
 800a066:	4652      	mov	r2, sl
 800a068:	e7c7      	b.n	8009ffa <_dtoa_r+0x23a>
 800a06a:	3101      	adds	r1, #1
 800a06c:	0040      	lsls	r0, r0, #1
 800a06e:	e7c7      	b.n	800a000 <_dtoa_r+0x240>
 800a070:	636f4361 	.word	0x636f4361
 800a074:	3fd287a7 	.word	0x3fd287a7
 800a078:	8b60c8b3 	.word	0x8b60c8b3
 800a07c:	3fc68a28 	.word	0x3fc68a28
 800a080:	509f79fb 	.word	0x509f79fb
 800a084:	3fd34413 	.word	0x3fd34413
 800a088:	0800d7e6 	.word	0x0800d7e6
 800a08c:	0800d7fd 	.word	0x0800d7fd
 800a090:	7ff00000 	.word	0x7ff00000
 800a094:	0800d7e2 	.word	0x0800d7e2
 800a098:	0800d7d9 	.word	0x0800d7d9
 800a09c:	0800d7b1 	.word	0x0800d7b1
 800a0a0:	0800d8e8 	.word	0x0800d8e8
 800a0a4:	0800d855 	.word	0x0800d855
 800a0a8:	69f2      	ldr	r2, [r6, #28]
 800a0aa:	9901      	ldr	r1, [sp, #4]
 800a0ac:	6011      	str	r1, [r2, #0]
 800a0ae:	f1b9 0f0e 	cmp.w	r9, #14
 800a0b2:	d86c      	bhi.n	800a18e <_dtoa_r+0x3ce>
 800a0b4:	2c00      	cmp	r4, #0
 800a0b6:	d06a      	beq.n	800a18e <_dtoa_r+0x3ce>
 800a0b8:	f1bb 0f00 	cmp.w	fp, #0
 800a0bc:	f340 80a0 	ble.w	800a200 <_dtoa_r+0x440>
 800a0c0:	4ac1      	ldr	r2, [pc, #772]	; (800a3c8 <_dtoa_r+0x608>)
 800a0c2:	f00b 010f 	and.w	r1, fp, #15
 800a0c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a0ca:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a0ce:	ed92 7b00 	vldr	d7, [r2]
 800a0d2:	ea4f 122b 	mov.w	r2, fp, asr #4
 800a0d6:	f000 8087 	beq.w	800a1e8 <_dtoa_r+0x428>
 800a0da:	49bc      	ldr	r1, [pc, #752]	; (800a3cc <_dtoa_r+0x60c>)
 800a0dc:	ed91 6b08 	vldr	d6, [r1, #32]
 800a0e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a0e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a0e8:	f002 020f 	and.w	r2, r2, #15
 800a0ec:	2103      	movs	r1, #3
 800a0ee:	48b7      	ldr	r0, [pc, #732]	; (800a3cc <_dtoa_r+0x60c>)
 800a0f0:	2a00      	cmp	r2, #0
 800a0f2:	d17b      	bne.n	800a1ec <_dtoa_r+0x42c>
 800a0f4:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a0f8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a0fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a100:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a102:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a106:	2a00      	cmp	r2, #0
 800a108:	f000 80a0 	beq.w	800a24c <_dtoa_r+0x48c>
 800a10c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a110:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a118:	f140 8098 	bpl.w	800a24c <_dtoa_r+0x48c>
 800a11c:	f1b9 0f00 	cmp.w	r9, #0
 800a120:	f000 8094 	beq.w	800a24c <_dtoa_r+0x48c>
 800a124:	f1ba 0f00 	cmp.w	sl, #0
 800a128:	dd2f      	ble.n	800a18a <_dtoa_r+0x3ca>
 800a12a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a12e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a132:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a136:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a13a:	3101      	adds	r1, #1
 800a13c:	4654      	mov	r4, sl
 800a13e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a142:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a146:	ee07 1a90 	vmov	s15, r1
 800a14a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a14e:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a152:	ee15 7a90 	vmov	r7, s11
 800a156:	ec51 0b15 	vmov	r0, r1, d5
 800a15a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800a15e:	2c00      	cmp	r4, #0
 800a160:	d177      	bne.n	800a252 <_dtoa_r+0x492>
 800a162:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a166:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a16a:	ec41 0b17 	vmov	d7, r0, r1
 800a16e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a176:	f300 826a 	bgt.w	800a64e <_dtoa_r+0x88e>
 800a17a:	eeb1 7b47 	vneg.f64	d7, d7
 800a17e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a186:	f100 8260 	bmi.w	800a64a <_dtoa_r+0x88a>
 800a18a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a18e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a190:	2a00      	cmp	r2, #0
 800a192:	f2c0 811d 	blt.w	800a3d0 <_dtoa_r+0x610>
 800a196:	f1bb 0f0e 	cmp.w	fp, #14
 800a19a:	f300 8119 	bgt.w	800a3d0 <_dtoa_r+0x610>
 800a19e:	4b8a      	ldr	r3, [pc, #552]	; (800a3c8 <_dtoa_r+0x608>)
 800a1a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a1a4:	ed93 6b00 	vldr	d6, [r3]
 800a1a8:	9b08      	ldr	r3, [sp, #32]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	f280 80b7 	bge.w	800a31e <_dtoa_r+0x55e>
 800a1b0:	f1b9 0f00 	cmp.w	r9, #0
 800a1b4:	f300 80b3 	bgt.w	800a31e <_dtoa_r+0x55e>
 800a1b8:	f040 8246 	bne.w	800a648 <_dtoa_r+0x888>
 800a1bc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a1c0:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a1c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1d0:	464c      	mov	r4, r9
 800a1d2:	464f      	mov	r7, r9
 800a1d4:	f280 821c 	bge.w	800a610 <_dtoa_r+0x850>
 800a1d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a1dc:	2331      	movs	r3, #49	; 0x31
 800a1de:	f808 3b01 	strb.w	r3, [r8], #1
 800a1e2:	f10b 0b01 	add.w	fp, fp, #1
 800a1e6:	e218      	b.n	800a61a <_dtoa_r+0x85a>
 800a1e8:	2102      	movs	r1, #2
 800a1ea:	e780      	b.n	800a0ee <_dtoa_r+0x32e>
 800a1ec:	07d4      	lsls	r4, r2, #31
 800a1ee:	d504      	bpl.n	800a1fa <_dtoa_r+0x43a>
 800a1f0:	ed90 6b00 	vldr	d6, [r0]
 800a1f4:	3101      	adds	r1, #1
 800a1f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a1fa:	1052      	asrs	r2, r2, #1
 800a1fc:	3008      	adds	r0, #8
 800a1fe:	e777      	b.n	800a0f0 <_dtoa_r+0x330>
 800a200:	d022      	beq.n	800a248 <_dtoa_r+0x488>
 800a202:	f1cb 0200 	rsb	r2, fp, #0
 800a206:	4970      	ldr	r1, [pc, #448]	; (800a3c8 <_dtoa_r+0x608>)
 800a208:	f002 000f 	and.w	r0, r2, #15
 800a20c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a210:	ed91 7b00 	vldr	d7, [r1]
 800a214:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a218:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a21c:	486b      	ldr	r0, [pc, #428]	; (800a3cc <_dtoa_r+0x60c>)
 800a21e:	1112      	asrs	r2, r2, #4
 800a220:	2400      	movs	r4, #0
 800a222:	2102      	movs	r1, #2
 800a224:	b92a      	cbnz	r2, 800a232 <_dtoa_r+0x472>
 800a226:	2c00      	cmp	r4, #0
 800a228:	f43f af6a 	beq.w	800a100 <_dtoa_r+0x340>
 800a22c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a230:	e766      	b.n	800a100 <_dtoa_r+0x340>
 800a232:	07d7      	lsls	r7, r2, #31
 800a234:	d505      	bpl.n	800a242 <_dtoa_r+0x482>
 800a236:	ed90 6b00 	vldr	d6, [r0]
 800a23a:	3101      	adds	r1, #1
 800a23c:	2401      	movs	r4, #1
 800a23e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a242:	1052      	asrs	r2, r2, #1
 800a244:	3008      	adds	r0, #8
 800a246:	e7ed      	b.n	800a224 <_dtoa_r+0x464>
 800a248:	2102      	movs	r1, #2
 800a24a:	e759      	b.n	800a100 <_dtoa_r+0x340>
 800a24c:	465a      	mov	r2, fp
 800a24e:	464c      	mov	r4, r9
 800a250:	e775      	b.n	800a13e <_dtoa_r+0x37e>
 800a252:	ec41 0b17 	vmov	d7, r0, r1
 800a256:	495c      	ldr	r1, [pc, #368]	; (800a3c8 <_dtoa_r+0x608>)
 800a258:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800a25c:	ed11 4b02 	vldr	d4, [r1, #-8]
 800a260:	9901      	ldr	r1, [sp, #4]
 800a262:	440c      	add	r4, r1
 800a264:	9907      	ldr	r1, [sp, #28]
 800a266:	b351      	cbz	r1, 800a2be <_dtoa_r+0x4fe>
 800a268:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a26c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a270:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a274:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a278:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a27c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a280:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a284:	ee14 1a90 	vmov	r1, s9
 800a288:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a28c:	3130      	adds	r1, #48	; 0x30
 800a28e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a292:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a29a:	f808 1b01 	strb.w	r1, [r8], #1
 800a29e:	d439      	bmi.n	800a314 <_dtoa_r+0x554>
 800a2a0:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a2a4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a2a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2ac:	d472      	bmi.n	800a394 <_dtoa_r+0x5d4>
 800a2ae:	45a0      	cmp	r8, r4
 800a2b0:	f43f af6b 	beq.w	800a18a <_dtoa_r+0x3ca>
 800a2b4:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a2b8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a2bc:	e7e0      	b.n	800a280 <_dtoa_r+0x4c0>
 800a2be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a2c2:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a2cc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a2d0:	ee14 1a90 	vmov	r1, s9
 800a2d4:	3130      	adds	r1, #48	; 0x30
 800a2d6:	f808 1b01 	strb.w	r1, [r8], #1
 800a2da:	45a0      	cmp	r8, r4
 800a2dc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a2e0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a2e4:	d118      	bne.n	800a318 <_dtoa_r+0x558>
 800a2e6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a2ea:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a2ee:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2f6:	dc4d      	bgt.n	800a394 <_dtoa_r+0x5d4>
 800a2f8:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a2fc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a304:	f57f af41 	bpl.w	800a18a <_dtoa_r+0x3ca>
 800a308:	4680      	mov	r8, r0
 800a30a:	3801      	subs	r0, #1
 800a30c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a310:	2b30      	cmp	r3, #48	; 0x30
 800a312:	d0f9      	beq.n	800a308 <_dtoa_r+0x548>
 800a314:	4693      	mov	fp, r2
 800a316:	e02a      	b.n	800a36e <_dtoa_r+0x5ae>
 800a318:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a31c:	e7d6      	b.n	800a2cc <_dtoa_r+0x50c>
 800a31e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a322:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a326:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a32a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a32e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a332:	ee15 3a10 	vmov	r3, s10
 800a336:	3330      	adds	r3, #48	; 0x30
 800a338:	f808 3b01 	strb.w	r3, [r8], #1
 800a33c:	9b01      	ldr	r3, [sp, #4]
 800a33e:	eba8 0303 	sub.w	r3, r8, r3
 800a342:	4599      	cmp	r9, r3
 800a344:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a348:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a34c:	d133      	bne.n	800a3b6 <_dtoa_r+0x5f6>
 800a34e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a352:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a35a:	dc1a      	bgt.n	800a392 <_dtoa_r+0x5d2>
 800a35c:	eeb4 7b46 	vcmp.f64	d7, d6
 800a360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a364:	d103      	bne.n	800a36e <_dtoa_r+0x5ae>
 800a366:	ee15 3a10 	vmov	r3, s10
 800a36a:	07d9      	lsls	r1, r3, #31
 800a36c:	d411      	bmi.n	800a392 <_dtoa_r+0x5d2>
 800a36e:	4629      	mov	r1, r5
 800a370:	4630      	mov	r0, r6
 800a372:	f000 fbd1 	bl	800ab18 <_Bfree>
 800a376:	2300      	movs	r3, #0
 800a378:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a37a:	f888 3000 	strb.w	r3, [r8]
 800a37e:	f10b 0301 	add.w	r3, fp, #1
 800a382:	6013      	str	r3, [r2, #0]
 800a384:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a386:	2b00      	cmp	r3, #0
 800a388:	f43f ad69 	beq.w	8009e5e <_dtoa_r+0x9e>
 800a38c:	f8c3 8000 	str.w	r8, [r3]
 800a390:	e565      	b.n	8009e5e <_dtoa_r+0x9e>
 800a392:	465a      	mov	r2, fp
 800a394:	4643      	mov	r3, r8
 800a396:	4698      	mov	r8, r3
 800a398:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800a39c:	2939      	cmp	r1, #57	; 0x39
 800a39e:	d106      	bne.n	800a3ae <_dtoa_r+0x5ee>
 800a3a0:	9901      	ldr	r1, [sp, #4]
 800a3a2:	4299      	cmp	r1, r3
 800a3a4:	d1f7      	bne.n	800a396 <_dtoa_r+0x5d6>
 800a3a6:	9801      	ldr	r0, [sp, #4]
 800a3a8:	2130      	movs	r1, #48	; 0x30
 800a3aa:	3201      	adds	r2, #1
 800a3ac:	7001      	strb	r1, [r0, #0]
 800a3ae:	7819      	ldrb	r1, [r3, #0]
 800a3b0:	3101      	adds	r1, #1
 800a3b2:	7019      	strb	r1, [r3, #0]
 800a3b4:	e7ae      	b.n	800a314 <_dtoa_r+0x554>
 800a3b6:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a3ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a3be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3c2:	d1b2      	bne.n	800a32a <_dtoa_r+0x56a>
 800a3c4:	e7d3      	b.n	800a36e <_dtoa_r+0x5ae>
 800a3c6:	bf00      	nop
 800a3c8:	0800d8e8 	.word	0x0800d8e8
 800a3cc:	0800d8c0 	.word	0x0800d8c0
 800a3d0:	9907      	ldr	r1, [sp, #28]
 800a3d2:	2900      	cmp	r1, #0
 800a3d4:	f000 80d0 	beq.w	800a578 <_dtoa_r+0x7b8>
 800a3d8:	9906      	ldr	r1, [sp, #24]
 800a3da:	2901      	cmp	r1, #1
 800a3dc:	f300 80b4 	bgt.w	800a548 <_dtoa_r+0x788>
 800a3e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3e2:	2900      	cmp	r1, #0
 800a3e4:	f000 80ac 	beq.w	800a540 <_dtoa_r+0x780>
 800a3e8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a3ec:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a3f0:	461c      	mov	r4, r3
 800a3f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3f4:	9b04      	ldr	r3, [sp, #16]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	9304      	str	r3, [sp, #16]
 800a3fa:	9b05      	ldr	r3, [sp, #20]
 800a3fc:	2101      	movs	r1, #1
 800a3fe:	4413      	add	r3, r2
 800a400:	4630      	mov	r0, r6
 800a402:	9305      	str	r3, [sp, #20]
 800a404:	f000 fc88 	bl	800ad18 <__i2b>
 800a408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a40a:	4607      	mov	r7, r0
 800a40c:	f1b8 0f00 	cmp.w	r8, #0
 800a410:	d00d      	beq.n	800a42e <_dtoa_r+0x66e>
 800a412:	9a05      	ldr	r2, [sp, #20]
 800a414:	2a00      	cmp	r2, #0
 800a416:	dd0a      	ble.n	800a42e <_dtoa_r+0x66e>
 800a418:	4542      	cmp	r2, r8
 800a41a:	9904      	ldr	r1, [sp, #16]
 800a41c:	bfa8      	it	ge
 800a41e:	4642      	movge	r2, r8
 800a420:	1a89      	subs	r1, r1, r2
 800a422:	9104      	str	r1, [sp, #16]
 800a424:	9905      	ldr	r1, [sp, #20]
 800a426:	eba8 0802 	sub.w	r8, r8, r2
 800a42a:	1a8a      	subs	r2, r1, r2
 800a42c:	9205      	str	r2, [sp, #20]
 800a42e:	b303      	cbz	r3, 800a472 <_dtoa_r+0x6b2>
 800a430:	9a07      	ldr	r2, [sp, #28]
 800a432:	2a00      	cmp	r2, #0
 800a434:	f000 80a5 	beq.w	800a582 <_dtoa_r+0x7c2>
 800a438:	2c00      	cmp	r4, #0
 800a43a:	dd13      	ble.n	800a464 <_dtoa_r+0x6a4>
 800a43c:	4639      	mov	r1, r7
 800a43e:	4622      	mov	r2, r4
 800a440:	4630      	mov	r0, r6
 800a442:	930d      	str	r3, [sp, #52]	; 0x34
 800a444:	f000 fd28 	bl	800ae98 <__pow5mult>
 800a448:	462a      	mov	r2, r5
 800a44a:	4601      	mov	r1, r0
 800a44c:	4607      	mov	r7, r0
 800a44e:	4630      	mov	r0, r6
 800a450:	f000 fc78 	bl	800ad44 <__multiply>
 800a454:	4629      	mov	r1, r5
 800a456:	9009      	str	r0, [sp, #36]	; 0x24
 800a458:	4630      	mov	r0, r6
 800a45a:	f000 fb5d 	bl	800ab18 <_Bfree>
 800a45e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a460:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a462:	4615      	mov	r5, r2
 800a464:	1b1a      	subs	r2, r3, r4
 800a466:	d004      	beq.n	800a472 <_dtoa_r+0x6b2>
 800a468:	4629      	mov	r1, r5
 800a46a:	4630      	mov	r0, r6
 800a46c:	f000 fd14 	bl	800ae98 <__pow5mult>
 800a470:	4605      	mov	r5, r0
 800a472:	2101      	movs	r1, #1
 800a474:	4630      	mov	r0, r6
 800a476:	f000 fc4f 	bl	800ad18 <__i2b>
 800a47a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	4604      	mov	r4, r0
 800a480:	f340 8081 	ble.w	800a586 <_dtoa_r+0x7c6>
 800a484:	461a      	mov	r2, r3
 800a486:	4601      	mov	r1, r0
 800a488:	4630      	mov	r0, r6
 800a48a:	f000 fd05 	bl	800ae98 <__pow5mult>
 800a48e:	9b06      	ldr	r3, [sp, #24]
 800a490:	2b01      	cmp	r3, #1
 800a492:	4604      	mov	r4, r0
 800a494:	dd7a      	ble.n	800a58c <_dtoa_r+0x7cc>
 800a496:	2300      	movs	r3, #0
 800a498:	9309      	str	r3, [sp, #36]	; 0x24
 800a49a:	6922      	ldr	r2, [r4, #16]
 800a49c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a4a0:	6910      	ldr	r0, [r2, #16]
 800a4a2:	f000 fbeb 	bl	800ac7c <__hi0bits>
 800a4a6:	f1c0 0020 	rsb	r0, r0, #32
 800a4aa:	9b05      	ldr	r3, [sp, #20]
 800a4ac:	4418      	add	r0, r3
 800a4ae:	f010 001f 	ands.w	r0, r0, #31
 800a4b2:	f000 8093 	beq.w	800a5dc <_dtoa_r+0x81c>
 800a4b6:	f1c0 0220 	rsb	r2, r0, #32
 800a4ba:	2a04      	cmp	r2, #4
 800a4bc:	f340 8085 	ble.w	800a5ca <_dtoa_r+0x80a>
 800a4c0:	9b04      	ldr	r3, [sp, #16]
 800a4c2:	f1c0 001c 	rsb	r0, r0, #28
 800a4c6:	4403      	add	r3, r0
 800a4c8:	9304      	str	r3, [sp, #16]
 800a4ca:	9b05      	ldr	r3, [sp, #20]
 800a4cc:	4480      	add	r8, r0
 800a4ce:	4403      	add	r3, r0
 800a4d0:	9305      	str	r3, [sp, #20]
 800a4d2:	9b04      	ldr	r3, [sp, #16]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	dd05      	ble.n	800a4e4 <_dtoa_r+0x724>
 800a4d8:	4629      	mov	r1, r5
 800a4da:	461a      	mov	r2, r3
 800a4dc:	4630      	mov	r0, r6
 800a4de:	f000 fd35 	bl	800af4c <__lshift>
 800a4e2:	4605      	mov	r5, r0
 800a4e4:	9b05      	ldr	r3, [sp, #20]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	dd05      	ble.n	800a4f6 <_dtoa_r+0x736>
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	4630      	mov	r0, r6
 800a4f0:	f000 fd2c 	bl	800af4c <__lshift>
 800a4f4:	4604      	mov	r4, r0
 800a4f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d071      	beq.n	800a5e0 <_dtoa_r+0x820>
 800a4fc:	4621      	mov	r1, r4
 800a4fe:	4628      	mov	r0, r5
 800a500:	f000 fd90 	bl	800b024 <__mcmp>
 800a504:	2800      	cmp	r0, #0
 800a506:	da6b      	bge.n	800a5e0 <_dtoa_r+0x820>
 800a508:	2300      	movs	r3, #0
 800a50a:	4629      	mov	r1, r5
 800a50c:	220a      	movs	r2, #10
 800a50e:	4630      	mov	r0, r6
 800a510:	f000 fb24 	bl	800ab5c <__multadd>
 800a514:	9b07      	ldr	r3, [sp, #28]
 800a516:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a51a:	4605      	mov	r5, r0
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	f000 8197 	beq.w	800a850 <_dtoa_r+0xa90>
 800a522:	4639      	mov	r1, r7
 800a524:	2300      	movs	r3, #0
 800a526:	220a      	movs	r2, #10
 800a528:	4630      	mov	r0, r6
 800a52a:	f000 fb17 	bl	800ab5c <__multadd>
 800a52e:	f1ba 0f00 	cmp.w	sl, #0
 800a532:	4607      	mov	r7, r0
 800a534:	f300 8093 	bgt.w	800a65e <_dtoa_r+0x89e>
 800a538:	9b06      	ldr	r3, [sp, #24]
 800a53a:	2b02      	cmp	r3, #2
 800a53c:	dc57      	bgt.n	800a5ee <_dtoa_r+0x82e>
 800a53e:	e08e      	b.n	800a65e <_dtoa_r+0x89e>
 800a540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a542:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a546:	e751      	b.n	800a3ec <_dtoa_r+0x62c>
 800a548:	f109 34ff 	add.w	r4, r9, #4294967295
 800a54c:	42a3      	cmp	r3, r4
 800a54e:	bfbf      	itttt	lt
 800a550:	1ae2      	sublt	r2, r4, r3
 800a552:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a554:	189b      	addlt	r3, r3, r2
 800a556:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a558:	bfae      	itee	ge
 800a55a:	1b1c      	subge	r4, r3, r4
 800a55c:	4623      	movlt	r3, r4
 800a55e:	2400      	movlt	r4, #0
 800a560:	f1b9 0f00 	cmp.w	r9, #0
 800a564:	bfb5      	itete	lt
 800a566:	9a04      	ldrlt	r2, [sp, #16]
 800a568:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800a56c:	eba2 0809 	sublt.w	r8, r2, r9
 800a570:	464a      	movge	r2, r9
 800a572:	bfb8      	it	lt
 800a574:	2200      	movlt	r2, #0
 800a576:	e73c      	b.n	800a3f2 <_dtoa_r+0x632>
 800a578:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a57c:	9f07      	ldr	r7, [sp, #28]
 800a57e:	461c      	mov	r4, r3
 800a580:	e744      	b.n	800a40c <_dtoa_r+0x64c>
 800a582:	461a      	mov	r2, r3
 800a584:	e770      	b.n	800a468 <_dtoa_r+0x6a8>
 800a586:	9b06      	ldr	r3, [sp, #24]
 800a588:	2b01      	cmp	r3, #1
 800a58a:	dc18      	bgt.n	800a5be <_dtoa_r+0x7fe>
 800a58c:	9b02      	ldr	r3, [sp, #8]
 800a58e:	b9b3      	cbnz	r3, 800a5be <_dtoa_r+0x7fe>
 800a590:	9b03      	ldr	r3, [sp, #12]
 800a592:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a596:	b9a2      	cbnz	r2, 800a5c2 <_dtoa_r+0x802>
 800a598:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a59c:	0d12      	lsrs	r2, r2, #20
 800a59e:	0512      	lsls	r2, r2, #20
 800a5a0:	b18a      	cbz	r2, 800a5c6 <_dtoa_r+0x806>
 800a5a2:	9b04      	ldr	r3, [sp, #16]
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	9304      	str	r3, [sp, #16]
 800a5a8:	9b05      	ldr	r3, [sp, #20]
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	9305      	str	r3, [sp, #20]
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a5b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	f47f af70 	bne.w	800a49a <_dtoa_r+0x6da>
 800a5ba:	2001      	movs	r0, #1
 800a5bc:	e775      	b.n	800a4aa <_dtoa_r+0x6ea>
 800a5be:	2300      	movs	r3, #0
 800a5c0:	e7f6      	b.n	800a5b0 <_dtoa_r+0x7f0>
 800a5c2:	9b02      	ldr	r3, [sp, #8]
 800a5c4:	e7f4      	b.n	800a5b0 <_dtoa_r+0x7f0>
 800a5c6:	9209      	str	r2, [sp, #36]	; 0x24
 800a5c8:	e7f3      	b.n	800a5b2 <_dtoa_r+0x7f2>
 800a5ca:	d082      	beq.n	800a4d2 <_dtoa_r+0x712>
 800a5cc:	9b04      	ldr	r3, [sp, #16]
 800a5ce:	321c      	adds	r2, #28
 800a5d0:	4413      	add	r3, r2
 800a5d2:	9304      	str	r3, [sp, #16]
 800a5d4:	9b05      	ldr	r3, [sp, #20]
 800a5d6:	4490      	add	r8, r2
 800a5d8:	4413      	add	r3, r2
 800a5da:	e779      	b.n	800a4d0 <_dtoa_r+0x710>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	e7f5      	b.n	800a5cc <_dtoa_r+0x80c>
 800a5e0:	f1b9 0f00 	cmp.w	r9, #0
 800a5e4:	dc36      	bgt.n	800a654 <_dtoa_r+0x894>
 800a5e6:	9b06      	ldr	r3, [sp, #24]
 800a5e8:	2b02      	cmp	r3, #2
 800a5ea:	dd33      	ble.n	800a654 <_dtoa_r+0x894>
 800a5ec:	46ca      	mov	sl, r9
 800a5ee:	f1ba 0f00 	cmp.w	sl, #0
 800a5f2:	d10d      	bne.n	800a610 <_dtoa_r+0x850>
 800a5f4:	4621      	mov	r1, r4
 800a5f6:	4653      	mov	r3, sl
 800a5f8:	2205      	movs	r2, #5
 800a5fa:	4630      	mov	r0, r6
 800a5fc:	f000 faae 	bl	800ab5c <__multadd>
 800a600:	4601      	mov	r1, r0
 800a602:	4604      	mov	r4, r0
 800a604:	4628      	mov	r0, r5
 800a606:	f000 fd0d 	bl	800b024 <__mcmp>
 800a60a:	2800      	cmp	r0, #0
 800a60c:	f73f ade4 	bgt.w	800a1d8 <_dtoa_r+0x418>
 800a610:	9b08      	ldr	r3, [sp, #32]
 800a612:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a616:	ea6f 0b03 	mvn.w	fp, r3
 800a61a:	f04f 0900 	mov.w	r9, #0
 800a61e:	4621      	mov	r1, r4
 800a620:	4630      	mov	r0, r6
 800a622:	f000 fa79 	bl	800ab18 <_Bfree>
 800a626:	2f00      	cmp	r7, #0
 800a628:	f43f aea1 	beq.w	800a36e <_dtoa_r+0x5ae>
 800a62c:	f1b9 0f00 	cmp.w	r9, #0
 800a630:	d005      	beq.n	800a63e <_dtoa_r+0x87e>
 800a632:	45b9      	cmp	r9, r7
 800a634:	d003      	beq.n	800a63e <_dtoa_r+0x87e>
 800a636:	4649      	mov	r1, r9
 800a638:	4630      	mov	r0, r6
 800a63a:	f000 fa6d 	bl	800ab18 <_Bfree>
 800a63e:	4639      	mov	r1, r7
 800a640:	4630      	mov	r0, r6
 800a642:	f000 fa69 	bl	800ab18 <_Bfree>
 800a646:	e692      	b.n	800a36e <_dtoa_r+0x5ae>
 800a648:	2400      	movs	r4, #0
 800a64a:	4627      	mov	r7, r4
 800a64c:	e7e0      	b.n	800a610 <_dtoa_r+0x850>
 800a64e:	4693      	mov	fp, r2
 800a650:	4627      	mov	r7, r4
 800a652:	e5c1      	b.n	800a1d8 <_dtoa_r+0x418>
 800a654:	9b07      	ldr	r3, [sp, #28]
 800a656:	46ca      	mov	sl, r9
 800a658:	2b00      	cmp	r3, #0
 800a65a:	f000 8100 	beq.w	800a85e <_dtoa_r+0xa9e>
 800a65e:	f1b8 0f00 	cmp.w	r8, #0
 800a662:	dd05      	ble.n	800a670 <_dtoa_r+0x8b0>
 800a664:	4639      	mov	r1, r7
 800a666:	4642      	mov	r2, r8
 800a668:	4630      	mov	r0, r6
 800a66a:	f000 fc6f 	bl	800af4c <__lshift>
 800a66e:	4607      	mov	r7, r0
 800a670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a672:	2b00      	cmp	r3, #0
 800a674:	d05d      	beq.n	800a732 <_dtoa_r+0x972>
 800a676:	6879      	ldr	r1, [r7, #4]
 800a678:	4630      	mov	r0, r6
 800a67a:	f000 fa0d 	bl	800aa98 <_Balloc>
 800a67e:	4680      	mov	r8, r0
 800a680:	b928      	cbnz	r0, 800a68e <_dtoa_r+0x8ce>
 800a682:	4b82      	ldr	r3, [pc, #520]	; (800a88c <_dtoa_r+0xacc>)
 800a684:	4602      	mov	r2, r0
 800a686:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a68a:	f7ff bbb1 	b.w	8009df0 <_dtoa_r+0x30>
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	3202      	adds	r2, #2
 800a692:	0092      	lsls	r2, r2, #2
 800a694:	f107 010c 	add.w	r1, r7, #12
 800a698:	300c      	adds	r0, #12
 800a69a:	f001 ff3f 	bl	800c51c <memcpy>
 800a69e:	2201      	movs	r2, #1
 800a6a0:	4641      	mov	r1, r8
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	f000 fc52 	bl	800af4c <__lshift>
 800a6a8:	9b01      	ldr	r3, [sp, #4]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	9304      	str	r3, [sp, #16]
 800a6ae:	9b01      	ldr	r3, [sp, #4]
 800a6b0:	4453      	add	r3, sl
 800a6b2:	9308      	str	r3, [sp, #32]
 800a6b4:	9b02      	ldr	r3, [sp, #8]
 800a6b6:	f003 0301 	and.w	r3, r3, #1
 800a6ba:	46b9      	mov	r9, r7
 800a6bc:	9307      	str	r3, [sp, #28]
 800a6be:	4607      	mov	r7, r0
 800a6c0:	9b04      	ldr	r3, [sp, #16]
 800a6c2:	4621      	mov	r1, r4
 800a6c4:	3b01      	subs	r3, #1
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	9302      	str	r3, [sp, #8]
 800a6ca:	f7ff faef 	bl	8009cac <quorem>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	3330      	adds	r3, #48	; 0x30
 800a6d2:	9005      	str	r0, [sp, #20]
 800a6d4:	4649      	mov	r1, r9
 800a6d6:	4628      	mov	r0, r5
 800a6d8:	9309      	str	r3, [sp, #36]	; 0x24
 800a6da:	f000 fca3 	bl	800b024 <__mcmp>
 800a6de:	463a      	mov	r2, r7
 800a6e0:	4682      	mov	sl, r0
 800a6e2:	4621      	mov	r1, r4
 800a6e4:	4630      	mov	r0, r6
 800a6e6:	f000 fcb9 	bl	800b05c <__mdiff>
 800a6ea:	68c2      	ldr	r2, [r0, #12]
 800a6ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6ee:	4680      	mov	r8, r0
 800a6f0:	bb0a      	cbnz	r2, 800a736 <_dtoa_r+0x976>
 800a6f2:	4601      	mov	r1, r0
 800a6f4:	4628      	mov	r0, r5
 800a6f6:	f000 fc95 	bl	800b024 <__mcmp>
 800a6fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	4641      	mov	r1, r8
 800a700:	4630      	mov	r0, r6
 800a702:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800a706:	f000 fa07 	bl	800ab18 <_Bfree>
 800a70a:	9b06      	ldr	r3, [sp, #24]
 800a70c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a70e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a712:	ea43 0102 	orr.w	r1, r3, r2
 800a716:	9b07      	ldr	r3, [sp, #28]
 800a718:	4319      	orrs	r1, r3
 800a71a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a71c:	d10d      	bne.n	800a73a <_dtoa_r+0x97a>
 800a71e:	2b39      	cmp	r3, #57	; 0x39
 800a720:	d029      	beq.n	800a776 <_dtoa_r+0x9b6>
 800a722:	f1ba 0f00 	cmp.w	sl, #0
 800a726:	dd01      	ble.n	800a72c <_dtoa_r+0x96c>
 800a728:	9b05      	ldr	r3, [sp, #20]
 800a72a:	3331      	adds	r3, #49	; 0x31
 800a72c:	9a02      	ldr	r2, [sp, #8]
 800a72e:	7013      	strb	r3, [r2, #0]
 800a730:	e775      	b.n	800a61e <_dtoa_r+0x85e>
 800a732:	4638      	mov	r0, r7
 800a734:	e7b8      	b.n	800a6a8 <_dtoa_r+0x8e8>
 800a736:	2201      	movs	r2, #1
 800a738:	e7e1      	b.n	800a6fe <_dtoa_r+0x93e>
 800a73a:	f1ba 0f00 	cmp.w	sl, #0
 800a73e:	db06      	blt.n	800a74e <_dtoa_r+0x98e>
 800a740:	9906      	ldr	r1, [sp, #24]
 800a742:	ea41 0a0a 	orr.w	sl, r1, sl
 800a746:	9907      	ldr	r1, [sp, #28]
 800a748:	ea5a 0a01 	orrs.w	sl, sl, r1
 800a74c:	d120      	bne.n	800a790 <_dtoa_r+0x9d0>
 800a74e:	2a00      	cmp	r2, #0
 800a750:	ddec      	ble.n	800a72c <_dtoa_r+0x96c>
 800a752:	4629      	mov	r1, r5
 800a754:	2201      	movs	r2, #1
 800a756:	4630      	mov	r0, r6
 800a758:	9304      	str	r3, [sp, #16]
 800a75a:	f000 fbf7 	bl	800af4c <__lshift>
 800a75e:	4621      	mov	r1, r4
 800a760:	4605      	mov	r5, r0
 800a762:	f000 fc5f 	bl	800b024 <__mcmp>
 800a766:	2800      	cmp	r0, #0
 800a768:	9b04      	ldr	r3, [sp, #16]
 800a76a:	dc02      	bgt.n	800a772 <_dtoa_r+0x9b2>
 800a76c:	d1de      	bne.n	800a72c <_dtoa_r+0x96c>
 800a76e:	07da      	lsls	r2, r3, #31
 800a770:	d5dc      	bpl.n	800a72c <_dtoa_r+0x96c>
 800a772:	2b39      	cmp	r3, #57	; 0x39
 800a774:	d1d8      	bne.n	800a728 <_dtoa_r+0x968>
 800a776:	9a02      	ldr	r2, [sp, #8]
 800a778:	2339      	movs	r3, #57	; 0x39
 800a77a:	7013      	strb	r3, [r2, #0]
 800a77c:	4643      	mov	r3, r8
 800a77e:	4698      	mov	r8, r3
 800a780:	3b01      	subs	r3, #1
 800a782:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800a786:	2a39      	cmp	r2, #57	; 0x39
 800a788:	d051      	beq.n	800a82e <_dtoa_r+0xa6e>
 800a78a:	3201      	adds	r2, #1
 800a78c:	701a      	strb	r2, [r3, #0]
 800a78e:	e746      	b.n	800a61e <_dtoa_r+0x85e>
 800a790:	2a00      	cmp	r2, #0
 800a792:	dd03      	ble.n	800a79c <_dtoa_r+0x9dc>
 800a794:	2b39      	cmp	r3, #57	; 0x39
 800a796:	d0ee      	beq.n	800a776 <_dtoa_r+0x9b6>
 800a798:	3301      	adds	r3, #1
 800a79a:	e7c7      	b.n	800a72c <_dtoa_r+0x96c>
 800a79c:	9a04      	ldr	r2, [sp, #16]
 800a79e:	9908      	ldr	r1, [sp, #32]
 800a7a0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a7a4:	428a      	cmp	r2, r1
 800a7a6:	d02b      	beq.n	800a800 <_dtoa_r+0xa40>
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	220a      	movs	r2, #10
 800a7ae:	4630      	mov	r0, r6
 800a7b0:	f000 f9d4 	bl	800ab5c <__multadd>
 800a7b4:	45b9      	cmp	r9, r7
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	f04f 0300 	mov.w	r3, #0
 800a7bc:	f04f 020a 	mov.w	r2, #10
 800a7c0:	4649      	mov	r1, r9
 800a7c2:	4630      	mov	r0, r6
 800a7c4:	d107      	bne.n	800a7d6 <_dtoa_r+0xa16>
 800a7c6:	f000 f9c9 	bl	800ab5c <__multadd>
 800a7ca:	4681      	mov	r9, r0
 800a7cc:	4607      	mov	r7, r0
 800a7ce:	9b04      	ldr	r3, [sp, #16]
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	9304      	str	r3, [sp, #16]
 800a7d4:	e774      	b.n	800a6c0 <_dtoa_r+0x900>
 800a7d6:	f000 f9c1 	bl	800ab5c <__multadd>
 800a7da:	4639      	mov	r1, r7
 800a7dc:	4681      	mov	r9, r0
 800a7de:	2300      	movs	r3, #0
 800a7e0:	220a      	movs	r2, #10
 800a7e2:	4630      	mov	r0, r6
 800a7e4:	f000 f9ba 	bl	800ab5c <__multadd>
 800a7e8:	4607      	mov	r7, r0
 800a7ea:	e7f0      	b.n	800a7ce <_dtoa_r+0xa0e>
 800a7ec:	f1ba 0f00 	cmp.w	sl, #0
 800a7f0:	9a01      	ldr	r2, [sp, #4]
 800a7f2:	bfcc      	ite	gt
 800a7f4:	46d0      	movgt	r8, sl
 800a7f6:	f04f 0801 	movle.w	r8, #1
 800a7fa:	4490      	add	r8, r2
 800a7fc:	f04f 0900 	mov.w	r9, #0
 800a800:	4629      	mov	r1, r5
 800a802:	2201      	movs	r2, #1
 800a804:	4630      	mov	r0, r6
 800a806:	9302      	str	r3, [sp, #8]
 800a808:	f000 fba0 	bl	800af4c <__lshift>
 800a80c:	4621      	mov	r1, r4
 800a80e:	4605      	mov	r5, r0
 800a810:	f000 fc08 	bl	800b024 <__mcmp>
 800a814:	2800      	cmp	r0, #0
 800a816:	dcb1      	bgt.n	800a77c <_dtoa_r+0x9bc>
 800a818:	d102      	bne.n	800a820 <_dtoa_r+0xa60>
 800a81a:	9b02      	ldr	r3, [sp, #8]
 800a81c:	07db      	lsls	r3, r3, #31
 800a81e:	d4ad      	bmi.n	800a77c <_dtoa_r+0x9bc>
 800a820:	4643      	mov	r3, r8
 800a822:	4698      	mov	r8, r3
 800a824:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a828:	2a30      	cmp	r2, #48	; 0x30
 800a82a:	d0fa      	beq.n	800a822 <_dtoa_r+0xa62>
 800a82c:	e6f7      	b.n	800a61e <_dtoa_r+0x85e>
 800a82e:	9a01      	ldr	r2, [sp, #4]
 800a830:	429a      	cmp	r2, r3
 800a832:	d1a4      	bne.n	800a77e <_dtoa_r+0x9be>
 800a834:	f10b 0b01 	add.w	fp, fp, #1
 800a838:	2331      	movs	r3, #49	; 0x31
 800a83a:	e778      	b.n	800a72e <_dtoa_r+0x96e>
 800a83c:	4b14      	ldr	r3, [pc, #80]	; (800a890 <_dtoa_r+0xad0>)
 800a83e:	f7ff bb2a 	b.w	8009e96 <_dtoa_r+0xd6>
 800a842:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a844:	2b00      	cmp	r3, #0
 800a846:	f47f ab05 	bne.w	8009e54 <_dtoa_r+0x94>
 800a84a:	4b12      	ldr	r3, [pc, #72]	; (800a894 <_dtoa_r+0xad4>)
 800a84c:	f7ff bb23 	b.w	8009e96 <_dtoa_r+0xd6>
 800a850:	f1ba 0f00 	cmp.w	sl, #0
 800a854:	dc03      	bgt.n	800a85e <_dtoa_r+0xa9e>
 800a856:	9b06      	ldr	r3, [sp, #24]
 800a858:	2b02      	cmp	r3, #2
 800a85a:	f73f aec8 	bgt.w	800a5ee <_dtoa_r+0x82e>
 800a85e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a862:	4621      	mov	r1, r4
 800a864:	4628      	mov	r0, r5
 800a866:	f7ff fa21 	bl	8009cac <quorem>
 800a86a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a86e:	f808 3b01 	strb.w	r3, [r8], #1
 800a872:	9a01      	ldr	r2, [sp, #4]
 800a874:	eba8 0202 	sub.w	r2, r8, r2
 800a878:	4592      	cmp	sl, r2
 800a87a:	ddb7      	ble.n	800a7ec <_dtoa_r+0xa2c>
 800a87c:	4629      	mov	r1, r5
 800a87e:	2300      	movs	r3, #0
 800a880:	220a      	movs	r2, #10
 800a882:	4630      	mov	r0, r6
 800a884:	f000 f96a 	bl	800ab5c <__multadd>
 800a888:	4605      	mov	r5, r0
 800a88a:	e7ea      	b.n	800a862 <_dtoa_r+0xaa2>
 800a88c:	0800d855 	.word	0x0800d855
 800a890:	0800d7b0 	.word	0x0800d7b0
 800a894:	0800d7d9 	.word	0x0800d7d9

0800a898 <_free_r>:
 800a898:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a89a:	2900      	cmp	r1, #0
 800a89c:	d044      	beq.n	800a928 <_free_r+0x90>
 800a89e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8a2:	9001      	str	r0, [sp, #4]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	f1a1 0404 	sub.w	r4, r1, #4
 800a8aa:	bfb8      	it	lt
 800a8ac:	18e4      	addlt	r4, r4, r3
 800a8ae:	f000 f8e7 	bl	800aa80 <__malloc_lock>
 800a8b2:	4a1e      	ldr	r2, [pc, #120]	; (800a92c <_free_r+0x94>)
 800a8b4:	9801      	ldr	r0, [sp, #4]
 800a8b6:	6813      	ldr	r3, [r2, #0]
 800a8b8:	b933      	cbnz	r3, 800a8c8 <_free_r+0x30>
 800a8ba:	6063      	str	r3, [r4, #4]
 800a8bc:	6014      	str	r4, [r2, #0]
 800a8be:	b003      	add	sp, #12
 800a8c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a8c4:	f000 b8e2 	b.w	800aa8c <__malloc_unlock>
 800a8c8:	42a3      	cmp	r3, r4
 800a8ca:	d908      	bls.n	800a8de <_free_r+0x46>
 800a8cc:	6825      	ldr	r5, [r4, #0]
 800a8ce:	1961      	adds	r1, r4, r5
 800a8d0:	428b      	cmp	r3, r1
 800a8d2:	bf01      	itttt	eq
 800a8d4:	6819      	ldreq	r1, [r3, #0]
 800a8d6:	685b      	ldreq	r3, [r3, #4]
 800a8d8:	1949      	addeq	r1, r1, r5
 800a8da:	6021      	streq	r1, [r4, #0]
 800a8dc:	e7ed      	b.n	800a8ba <_free_r+0x22>
 800a8de:	461a      	mov	r2, r3
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	b10b      	cbz	r3, 800a8e8 <_free_r+0x50>
 800a8e4:	42a3      	cmp	r3, r4
 800a8e6:	d9fa      	bls.n	800a8de <_free_r+0x46>
 800a8e8:	6811      	ldr	r1, [r2, #0]
 800a8ea:	1855      	adds	r5, r2, r1
 800a8ec:	42a5      	cmp	r5, r4
 800a8ee:	d10b      	bne.n	800a908 <_free_r+0x70>
 800a8f0:	6824      	ldr	r4, [r4, #0]
 800a8f2:	4421      	add	r1, r4
 800a8f4:	1854      	adds	r4, r2, r1
 800a8f6:	42a3      	cmp	r3, r4
 800a8f8:	6011      	str	r1, [r2, #0]
 800a8fa:	d1e0      	bne.n	800a8be <_free_r+0x26>
 800a8fc:	681c      	ldr	r4, [r3, #0]
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	6053      	str	r3, [r2, #4]
 800a902:	440c      	add	r4, r1
 800a904:	6014      	str	r4, [r2, #0]
 800a906:	e7da      	b.n	800a8be <_free_r+0x26>
 800a908:	d902      	bls.n	800a910 <_free_r+0x78>
 800a90a:	230c      	movs	r3, #12
 800a90c:	6003      	str	r3, [r0, #0]
 800a90e:	e7d6      	b.n	800a8be <_free_r+0x26>
 800a910:	6825      	ldr	r5, [r4, #0]
 800a912:	1961      	adds	r1, r4, r5
 800a914:	428b      	cmp	r3, r1
 800a916:	bf04      	itt	eq
 800a918:	6819      	ldreq	r1, [r3, #0]
 800a91a:	685b      	ldreq	r3, [r3, #4]
 800a91c:	6063      	str	r3, [r4, #4]
 800a91e:	bf04      	itt	eq
 800a920:	1949      	addeq	r1, r1, r5
 800a922:	6021      	streq	r1, [r4, #0]
 800a924:	6054      	str	r4, [r2, #4]
 800a926:	e7ca      	b.n	800a8be <_free_r+0x26>
 800a928:	b003      	add	sp, #12
 800a92a:	bd30      	pop	{r4, r5, pc}
 800a92c:	20000670 	.word	0x20000670

0800a930 <malloc>:
 800a930:	4b02      	ldr	r3, [pc, #8]	; (800a93c <malloc+0xc>)
 800a932:	4601      	mov	r1, r0
 800a934:	6818      	ldr	r0, [r3, #0]
 800a936:	f000 b823 	b.w	800a980 <_malloc_r>
 800a93a:	bf00      	nop
 800a93c:	20000074 	.word	0x20000074

0800a940 <sbrk_aligned>:
 800a940:	b570      	push	{r4, r5, r6, lr}
 800a942:	4e0e      	ldr	r6, [pc, #56]	; (800a97c <sbrk_aligned+0x3c>)
 800a944:	460c      	mov	r4, r1
 800a946:	6831      	ldr	r1, [r6, #0]
 800a948:	4605      	mov	r5, r0
 800a94a:	b911      	cbnz	r1, 800a952 <sbrk_aligned+0x12>
 800a94c:	f001 fdd6 	bl	800c4fc <_sbrk_r>
 800a950:	6030      	str	r0, [r6, #0]
 800a952:	4621      	mov	r1, r4
 800a954:	4628      	mov	r0, r5
 800a956:	f001 fdd1 	bl	800c4fc <_sbrk_r>
 800a95a:	1c43      	adds	r3, r0, #1
 800a95c:	d00a      	beq.n	800a974 <sbrk_aligned+0x34>
 800a95e:	1cc4      	adds	r4, r0, #3
 800a960:	f024 0403 	bic.w	r4, r4, #3
 800a964:	42a0      	cmp	r0, r4
 800a966:	d007      	beq.n	800a978 <sbrk_aligned+0x38>
 800a968:	1a21      	subs	r1, r4, r0
 800a96a:	4628      	mov	r0, r5
 800a96c:	f001 fdc6 	bl	800c4fc <_sbrk_r>
 800a970:	3001      	adds	r0, #1
 800a972:	d101      	bne.n	800a978 <sbrk_aligned+0x38>
 800a974:	f04f 34ff 	mov.w	r4, #4294967295
 800a978:	4620      	mov	r0, r4
 800a97a:	bd70      	pop	{r4, r5, r6, pc}
 800a97c:	20000674 	.word	0x20000674

0800a980 <_malloc_r>:
 800a980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a984:	1ccd      	adds	r5, r1, #3
 800a986:	f025 0503 	bic.w	r5, r5, #3
 800a98a:	3508      	adds	r5, #8
 800a98c:	2d0c      	cmp	r5, #12
 800a98e:	bf38      	it	cc
 800a990:	250c      	movcc	r5, #12
 800a992:	2d00      	cmp	r5, #0
 800a994:	4607      	mov	r7, r0
 800a996:	db01      	blt.n	800a99c <_malloc_r+0x1c>
 800a998:	42a9      	cmp	r1, r5
 800a99a:	d905      	bls.n	800a9a8 <_malloc_r+0x28>
 800a99c:	230c      	movs	r3, #12
 800a99e:	603b      	str	r3, [r7, #0]
 800a9a0:	2600      	movs	r6, #0
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9a8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800aa7c <_malloc_r+0xfc>
 800a9ac:	f000 f868 	bl	800aa80 <__malloc_lock>
 800a9b0:	f8d8 3000 	ldr.w	r3, [r8]
 800a9b4:	461c      	mov	r4, r3
 800a9b6:	bb5c      	cbnz	r4, 800aa10 <_malloc_r+0x90>
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	4638      	mov	r0, r7
 800a9bc:	f7ff ffc0 	bl	800a940 <sbrk_aligned>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	d155      	bne.n	800aa72 <_malloc_r+0xf2>
 800a9c6:	f8d8 4000 	ldr.w	r4, [r8]
 800a9ca:	4626      	mov	r6, r4
 800a9cc:	2e00      	cmp	r6, #0
 800a9ce:	d145      	bne.n	800aa5c <_malloc_r+0xdc>
 800a9d0:	2c00      	cmp	r4, #0
 800a9d2:	d048      	beq.n	800aa66 <_malloc_r+0xe6>
 800a9d4:	6823      	ldr	r3, [r4, #0]
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	4638      	mov	r0, r7
 800a9da:	eb04 0903 	add.w	r9, r4, r3
 800a9de:	f001 fd8d 	bl	800c4fc <_sbrk_r>
 800a9e2:	4581      	cmp	r9, r0
 800a9e4:	d13f      	bne.n	800aa66 <_malloc_r+0xe6>
 800a9e6:	6821      	ldr	r1, [r4, #0]
 800a9e8:	1a6d      	subs	r5, r5, r1
 800a9ea:	4629      	mov	r1, r5
 800a9ec:	4638      	mov	r0, r7
 800a9ee:	f7ff ffa7 	bl	800a940 <sbrk_aligned>
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	d037      	beq.n	800aa66 <_malloc_r+0xe6>
 800a9f6:	6823      	ldr	r3, [r4, #0]
 800a9f8:	442b      	add	r3, r5
 800a9fa:	6023      	str	r3, [r4, #0]
 800a9fc:	f8d8 3000 	ldr.w	r3, [r8]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d038      	beq.n	800aa76 <_malloc_r+0xf6>
 800aa04:	685a      	ldr	r2, [r3, #4]
 800aa06:	42a2      	cmp	r2, r4
 800aa08:	d12b      	bne.n	800aa62 <_malloc_r+0xe2>
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	605a      	str	r2, [r3, #4]
 800aa0e:	e00f      	b.n	800aa30 <_malloc_r+0xb0>
 800aa10:	6822      	ldr	r2, [r4, #0]
 800aa12:	1b52      	subs	r2, r2, r5
 800aa14:	d41f      	bmi.n	800aa56 <_malloc_r+0xd6>
 800aa16:	2a0b      	cmp	r2, #11
 800aa18:	d917      	bls.n	800aa4a <_malloc_r+0xca>
 800aa1a:	1961      	adds	r1, r4, r5
 800aa1c:	42a3      	cmp	r3, r4
 800aa1e:	6025      	str	r5, [r4, #0]
 800aa20:	bf18      	it	ne
 800aa22:	6059      	strne	r1, [r3, #4]
 800aa24:	6863      	ldr	r3, [r4, #4]
 800aa26:	bf08      	it	eq
 800aa28:	f8c8 1000 	streq.w	r1, [r8]
 800aa2c:	5162      	str	r2, [r4, r5]
 800aa2e:	604b      	str	r3, [r1, #4]
 800aa30:	4638      	mov	r0, r7
 800aa32:	f104 060b 	add.w	r6, r4, #11
 800aa36:	f000 f829 	bl	800aa8c <__malloc_unlock>
 800aa3a:	f026 0607 	bic.w	r6, r6, #7
 800aa3e:	1d23      	adds	r3, r4, #4
 800aa40:	1af2      	subs	r2, r6, r3
 800aa42:	d0ae      	beq.n	800a9a2 <_malloc_r+0x22>
 800aa44:	1b9b      	subs	r3, r3, r6
 800aa46:	50a3      	str	r3, [r4, r2]
 800aa48:	e7ab      	b.n	800a9a2 <_malloc_r+0x22>
 800aa4a:	42a3      	cmp	r3, r4
 800aa4c:	6862      	ldr	r2, [r4, #4]
 800aa4e:	d1dd      	bne.n	800aa0c <_malloc_r+0x8c>
 800aa50:	f8c8 2000 	str.w	r2, [r8]
 800aa54:	e7ec      	b.n	800aa30 <_malloc_r+0xb0>
 800aa56:	4623      	mov	r3, r4
 800aa58:	6864      	ldr	r4, [r4, #4]
 800aa5a:	e7ac      	b.n	800a9b6 <_malloc_r+0x36>
 800aa5c:	4634      	mov	r4, r6
 800aa5e:	6876      	ldr	r6, [r6, #4]
 800aa60:	e7b4      	b.n	800a9cc <_malloc_r+0x4c>
 800aa62:	4613      	mov	r3, r2
 800aa64:	e7cc      	b.n	800aa00 <_malloc_r+0x80>
 800aa66:	230c      	movs	r3, #12
 800aa68:	603b      	str	r3, [r7, #0]
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	f000 f80e 	bl	800aa8c <__malloc_unlock>
 800aa70:	e797      	b.n	800a9a2 <_malloc_r+0x22>
 800aa72:	6025      	str	r5, [r4, #0]
 800aa74:	e7dc      	b.n	800aa30 <_malloc_r+0xb0>
 800aa76:	605b      	str	r3, [r3, #4]
 800aa78:	deff      	udf	#255	; 0xff
 800aa7a:	bf00      	nop
 800aa7c:	20000670 	.word	0x20000670

0800aa80 <__malloc_lock>:
 800aa80:	4801      	ldr	r0, [pc, #4]	; (800aa88 <__malloc_lock+0x8>)
 800aa82:	f7ff b90a 	b.w	8009c9a <__retarget_lock_acquire_recursive>
 800aa86:	bf00      	nop
 800aa88:	2000066c 	.word	0x2000066c

0800aa8c <__malloc_unlock>:
 800aa8c:	4801      	ldr	r0, [pc, #4]	; (800aa94 <__malloc_unlock+0x8>)
 800aa8e:	f7ff b905 	b.w	8009c9c <__retarget_lock_release_recursive>
 800aa92:	bf00      	nop
 800aa94:	2000066c 	.word	0x2000066c

0800aa98 <_Balloc>:
 800aa98:	b570      	push	{r4, r5, r6, lr}
 800aa9a:	69c6      	ldr	r6, [r0, #28]
 800aa9c:	4604      	mov	r4, r0
 800aa9e:	460d      	mov	r5, r1
 800aaa0:	b976      	cbnz	r6, 800aac0 <_Balloc+0x28>
 800aaa2:	2010      	movs	r0, #16
 800aaa4:	f7ff ff44 	bl	800a930 <malloc>
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	61e0      	str	r0, [r4, #28]
 800aaac:	b920      	cbnz	r0, 800aab8 <_Balloc+0x20>
 800aaae:	4b18      	ldr	r3, [pc, #96]	; (800ab10 <_Balloc+0x78>)
 800aab0:	4818      	ldr	r0, [pc, #96]	; (800ab14 <_Balloc+0x7c>)
 800aab2:	216b      	movs	r1, #107	; 0x6b
 800aab4:	f001 fd48 	bl	800c548 <__assert_func>
 800aab8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aabc:	6006      	str	r6, [r0, #0]
 800aabe:	60c6      	str	r6, [r0, #12]
 800aac0:	69e6      	ldr	r6, [r4, #28]
 800aac2:	68f3      	ldr	r3, [r6, #12]
 800aac4:	b183      	cbz	r3, 800aae8 <_Balloc+0x50>
 800aac6:	69e3      	ldr	r3, [r4, #28]
 800aac8:	68db      	ldr	r3, [r3, #12]
 800aaca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aace:	b9b8      	cbnz	r0, 800ab00 <_Balloc+0x68>
 800aad0:	2101      	movs	r1, #1
 800aad2:	fa01 f605 	lsl.w	r6, r1, r5
 800aad6:	1d72      	adds	r2, r6, #5
 800aad8:	0092      	lsls	r2, r2, #2
 800aada:	4620      	mov	r0, r4
 800aadc:	f001 fd52 	bl	800c584 <_calloc_r>
 800aae0:	b160      	cbz	r0, 800aafc <_Balloc+0x64>
 800aae2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aae6:	e00e      	b.n	800ab06 <_Balloc+0x6e>
 800aae8:	2221      	movs	r2, #33	; 0x21
 800aaea:	2104      	movs	r1, #4
 800aaec:	4620      	mov	r0, r4
 800aaee:	f001 fd49 	bl	800c584 <_calloc_r>
 800aaf2:	69e3      	ldr	r3, [r4, #28]
 800aaf4:	60f0      	str	r0, [r6, #12]
 800aaf6:	68db      	ldr	r3, [r3, #12]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d1e4      	bne.n	800aac6 <_Balloc+0x2e>
 800aafc:	2000      	movs	r0, #0
 800aafe:	bd70      	pop	{r4, r5, r6, pc}
 800ab00:	6802      	ldr	r2, [r0, #0]
 800ab02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab06:	2300      	movs	r3, #0
 800ab08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab0c:	e7f7      	b.n	800aafe <_Balloc+0x66>
 800ab0e:	bf00      	nop
 800ab10:	0800d7e6 	.word	0x0800d7e6
 800ab14:	0800d866 	.word	0x0800d866

0800ab18 <_Bfree>:
 800ab18:	b570      	push	{r4, r5, r6, lr}
 800ab1a:	69c6      	ldr	r6, [r0, #28]
 800ab1c:	4605      	mov	r5, r0
 800ab1e:	460c      	mov	r4, r1
 800ab20:	b976      	cbnz	r6, 800ab40 <_Bfree+0x28>
 800ab22:	2010      	movs	r0, #16
 800ab24:	f7ff ff04 	bl	800a930 <malloc>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	61e8      	str	r0, [r5, #28]
 800ab2c:	b920      	cbnz	r0, 800ab38 <_Bfree+0x20>
 800ab2e:	4b09      	ldr	r3, [pc, #36]	; (800ab54 <_Bfree+0x3c>)
 800ab30:	4809      	ldr	r0, [pc, #36]	; (800ab58 <_Bfree+0x40>)
 800ab32:	218f      	movs	r1, #143	; 0x8f
 800ab34:	f001 fd08 	bl	800c548 <__assert_func>
 800ab38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab3c:	6006      	str	r6, [r0, #0]
 800ab3e:	60c6      	str	r6, [r0, #12]
 800ab40:	b13c      	cbz	r4, 800ab52 <_Bfree+0x3a>
 800ab42:	69eb      	ldr	r3, [r5, #28]
 800ab44:	6862      	ldr	r2, [r4, #4]
 800ab46:	68db      	ldr	r3, [r3, #12]
 800ab48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab4c:	6021      	str	r1, [r4, #0]
 800ab4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab52:	bd70      	pop	{r4, r5, r6, pc}
 800ab54:	0800d7e6 	.word	0x0800d7e6
 800ab58:	0800d866 	.word	0x0800d866

0800ab5c <__multadd>:
 800ab5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab60:	690d      	ldr	r5, [r1, #16]
 800ab62:	4607      	mov	r7, r0
 800ab64:	460c      	mov	r4, r1
 800ab66:	461e      	mov	r6, r3
 800ab68:	f101 0c14 	add.w	ip, r1, #20
 800ab6c:	2000      	movs	r0, #0
 800ab6e:	f8dc 3000 	ldr.w	r3, [ip]
 800ab72:	b299      	uxth	r1, r3
 800ab74:	fb02 6101 	mla	r1, r2, r1, r6
 800ab78:	0c1e      	lsrs	r6, r3, #16
 800ab7a:	0c0b      	lsrs	r3, r1, #16
 800ab7c:	fb02 3306 	mla	r3, r2, r6, r3
 800ab80:	b289      	uxth	r1, r1
 800ab82:	3001      	adds	r0, #1
 800ab84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab88:	4285      	cmp	r5, r0
 800ab8a:	f84c 1b04 	str.w	r1, [ip], #4
 800ab8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab92:	dcec      	bgt.n	800ab6e <__multadd+0x12>
 800ab94:	b30e      	cbz	r6, 800abda <__multadd+0x7e>
 800ab96:	68a3      	ldr	r3, [r4, #8]
 800ab98:	42ab      	cmp	r3, r5
 800ab9a:	dc19      	bgt.n	800abd0 <__multadd+0x74>
 800ab9c:	6861      	ldr	r1, [r4, #4]
 800ab9e:	4638      	mov	r0, r7
 800aba0:	3101      	adds	r1, #1
 800aba2:	f7ff ff79 	bl	800aa98 <_Balloc>
 800aba6:	4680      	mov	r8, r0
 800aba8:	b928      	cbnz	r0, 800abb6 <__multadd+0x5a>
 800abaa:	4602      	mov	r2, r0
 800abac:	4b0c      	ldr	r3, [pc, #48]	; (800abe0 <__multadd+0x84>)
 800abae:	480d      	ldr	r0, [pc, #52]	; (800abe4 <__multadd+0x88>)
 800abb0:	21ba      	movs	r1, #186	; 0xba
 800abb2:	f001 fcc9 	bl	800c548 <__assert_func>
 800abb6:	6922      	ldr	r2, [r4, #16]
 800abb8:	3202      	adds	r2, #2
 800abba:	f104 010c 	add.w	r1, r4, #12
 800abbe:	0092      	lsls	r2, r2, #2
 800abc0:	300c      	adds	r0, #12
 800abc2:	f001 fcab 	bl	800c51c <memcpy>
 800abc6:	4621      	mov	r1, r4
 800abc8:	4638      	mov	r0, r7
 800abca:	f7ff ffa5 	bl	800ab18 <_Bfree>
 800abce:	4644      	mov	r4, r8
 800abd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800abd4:	3501      	adds	r5, #1
 800abd6:	615e      	str	r6, [r3, #20]
 800abd8:	6125      	str	r5, [r4, #16]
 800abda:	4620      	mov	r0, r4
 800abdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abe0:	0800d855 	.word	0x0800d855
 800abe4:	0800d866 	.word	0x0800d866

0800abe8 <__s2b>:
 800abe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abec:	460c      	mov	r4, r1
 800abee:	4615      	mov	r5, r2
 800abf0:	461f      	mov	r7, r3
 800abf2:	2209      	movs	r2, #9
 800abf4:	3308      	adds	r3, #8
 800abf6:	4606      	mov	r6, r0
 800abf8:	fb93 f3f2 	sdiv	r3, r3, r2
 800abfc:	2100      	movs	r1, #0
 800abfe:	2201      	movs	r2, #1
 800ac00:	429a      	cmp	r2, r3
 800ac02:	db09      	blt.n	800ac18 <__s2b+0x30>
 800ac04:	4630      	mov	r0, r6
 800ac06:	f7ff ff47 	bl	800aa98 <_Balloc>
 800ac0a:	b940      	cbnz	r0, 800ac1e <__s2b+0x36>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	4b19      	ldr	r3, [pc, #100]	; (800ac74 <__s2b+0x8c>)
 800ac10:	4819      	ldr	r0, [pc, #100]	; (800ac78 <__s2b+0x90>)
 800ac12:	21d3      	movs	r1, #211	; 0xd3
 800ac14:	f001 fc98 	bl	800c548 <__assert_func>
 800ac18:	0052      	lsls	r2, r2, #1
 800ac1a:	3101      	adds	r1, #1
 800ac1c:	e7f0      	b.n	800ac00 <__s2b+0x18>
 800ac1e:	9b08      	ldr	r3, [sp, #32]
 800ac20:	6143      	str	r3, [r0, #20]
 800ac22:	2d09      	cmp	r5, #9
 800ac24:	f04f 0301 	mov.w	r3, #1
 800ac28:	6103      	str	r3, [r0, #16]
 800ac2a:	dd16      	ble.n	800ac5a <__s2b+0x72>
 800ac2c:	f104 0909 	add.w	r9, r4, #9
 800ac30:	46c8      	mov	r8, r9
 800ac32:	442c      	add	r4, r5
 800ac34:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ac38:	4601      	mov	r1, r0
 800ac3a:	3b30      	subs	r3, #48	; 0x30
 800ac3c:	220a      	movs	r2, #10
 800ac3e:	4630      	mov	r0, r6
 800ac40:	f7ff ff8c 	bl	800ab5c <__multadd>
 800ac44:	45a0      	cmp	r8, r4
 800ac46:	d1f5      	bne.n	800ac34 <__s2b+0x4c>
 800ac48:	f1a5 0408 	sub.w	r4, r5, #8
 800ac4c:	444c      	add	r4, r9
 800ac4e:	1b2d      	subs	r5, r5, r4
 800ac50:	1963      	adds	r3, r4, r5
 800ac52:	42bb      	cmp	r3, r7
 800ac54:	db04      	blt.n	800ac60 <__s2b+0x78>
 800ac56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac5a:	340a      	adds	r4, #10
 800ac5c:	2509      	movs	r5, #9
 800ac5e:	e7f6      	b.n	800ac4e <__s2b+0x66>
 800ac60:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac64:	4601      	mov	r1, r0
 800ac66:	3b30      	subs	r3, #48	; 0x30
 800ac68:	220a      	movs	r2, #10
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f7ff ff76 	bl	800ab5c <__multadd>
 800ac70:	e7ee      	b.n	800ac50 <__s2b+0x68>
 800ac72:	bf00      	nop
 800ac74:	0800d855 	.word	0x0800d855
 800ac78:	0800d866 	.word	0x0800d866

0800ac7c <__hi0bits>:
 800ac7c:	0c03      	lsrs	r3, r0, #16
 800ac7e:	041b      	lsls	r3, r3, #16
 800ac80:	b9d3      	cbnz	r3, 800acb8 <__hi0bits+0x3c>
 800ac82:	0400      	lsls	r0, r0, #16
 800ac84:	2310      	movs	r3, #16
 800ac86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac8a:	bf04      	itt	eq
 800ac8c:	0200      	lsleq	r0, r0, #8
 800ac8e:	3308      	addeq	r3, #8
 800ac90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac94:	bf04      	itt	eq
 800ac96:	0100      	lsleq	r0, r0, #4
 800ac98:	3304      	addeq	r3, #4
 800ac9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac9e:	bf04      	itt	eq
 800aca0:	0080      	lsleq	r0, r0, #2
 800aca2:	3302      	addeq	r3, #2
 800aca4:	2800      	cmp	r0, #0
 800aca6:	db05      	blt.n	800acb4 <__hi0bits+0x38>
 800aca8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800acac:	f103 0301 	add.w	r3, r3, #1
 800acb0:	bf08      	it	eq
 800acb2:	2320      	moveq	r3, #32
 800acb4:	4618      	mov	r0, r3
 800acb6:	4770      	bx	lr
 800acb8:	2300      	movs	r3, #0
 800acba:	e7e4      	b.n	800ac86 <__hi0bits+0xa>

0800acbc <__lo0bits>:
 800acbc:	6803      	ldr	r3, [r0, #0]
 800acbe:	f013 0207 	ands.w	r2, r3, #7
 800acc2:	d00c      	beq.n	800acde <__lo0bits+0x22>
 800acc4:	07d9      	lsls	r1, r3, #31
 800acc6:	d422      	bmi.n	800ad0e <__lo0bits+0x52>
 800acc8:	079a      	lsls	r2, r3, #30
 800acca:	bf49      	itett	mi
 800accc:	085b      	lsrmi	r3, r3, #1
 800acce:	089b      	lsrpl	r3, r3, #2
 800acd0:	6003      	strmi	r3, [r0, #0]
 800acd2:	2201      	movmi	r2, #1
 800acd4:	bf5c      	itt	pl
 800acd6:	6003      	strpl	r3, [r0, #0]
 800acd8:	2202      	movpl	r2, #2
 800acda:	4610      	mov	r0, r2
 800acdc:	4770      	bx	lr
 800acde:	b299      	uxth	r1, r3
 800ace0:	b909      	cbnz	r1, 800ace6 <__lo0bits+0x2a>
 800ace2:	0c1b      	lsrs	r3, r3, #16
 800ace4:	2210      	movs	r2, #16
 800ace6:	b2d9      	uxtb	r1, r3
 800ace8:	b909      	cbnz	r1, 800acee <__lo0bits+0x32>
 800acea:	3208      	adds	r2, #8
 800acec:	0a1b      	lsrs	r3, r3, #8
 800acee:	0719      	lsls	r1, r3, #28
 800acf0:	bf04      	itt	eq
 800acf2:	091b      	lsreq	r3, r3, #4
 800acf4:	3204      	addeq	r2, #4
 800acf6:	0799      	lsls	r1, r3, #30
 800acf8:	bf04      	itt	eq
 800acfa:	089b      	lsreq	r3, r3, #2
 800acfc:	3202      	addeq	r2, #2
 800acfe:	07d9      	lsls	r1, r3, #31
 800ad00:	d403      	bmi.n	800ad0a <__lo0bits+0x4e>
 800ad02:	085b      	lsrs	r3, r3, #1
 800ad04:	f102 0201 	add.w	r2, r2, #1
 800ad08:	d003      	beq.n	800ad12 <__lo0bits+0x56>
 800ad0a:	6003      	str	r3, [r0, #0]
 800ad0c:	e7e5      	b.n	800acda <__lo0bits+0x1e>
 800ad0e:	2200      	movs	r2, #0
 800ad10:	e7e3      	b.n	800acda <__lo0bits+0x1e>
 800ad12:	2220      	movs	r2, #32
 800ad14:	e7e1      	b.n	800acda <__lo0bits+0x1e>
	...

0800ad18 <__i2b>:
 800ad18:	b510      	push	{r4, lr}
 800ad1a:	460c      	mov	r4, r1
 800ad1c:	2101      	movs	r1, #1
 800ad1e:	f7ff febb 	bl	800aa98 <_Balloc>
 800ad22:	4602      	mov	r2, r0
 800ad24:	b928      	cbnz	r0, 800ad32 <__i2b+0x1a>
 800ad26:	4b05      	ldr	r3, [pc, #20]	; (800ad3c <__i2b+0x24>)
 800ad28:	4805      	ldr	r0, [pc, #20]	; (800ad40 <__i2b+0x28>)
 800ad2a:	f240 1145 	movw	r1, #325	; 0x145
 800ad2e:	f001 fc0b 	bl	800c548 <__assert_func>
 800ad32:	2301      	movs	r3, #1
 800ad34:	6144      	str	r4, [r0, #20]
 800ad36:	6103      	str	r3, [r0, #16]
 800ad38:	bd10      	pop	{r4, pc}
 800ad3a:	bf00      	nop
 800ad3c:	0800d855 	.word	0x0800d855
 800ad40:	0800d866 	.word	0x0800d866

0800ad44 <__multiply>:
 800ad44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad48:	4691      	mov	r9, r2
 800ad4a:	690a      	ldr	r2, [r1, #16]
 800ad4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad50:	429a      	cmp	r2, r3
 800ad52:	bfb8      	it	lt
 800ad54:	460b      	movlt	r3, r1
 800ad56:	460c      	mov	r4, r1
 800ad58:	bfbc      	itt	lt
 800ad5a:	464c      	movlt	r4, r9
 800ad5c:	4699      	movlt	r9, r3
 800ad5e:	6927      	ldr	r7, [r4, #16]
 800ad60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad64:	68a3      	ldr	r3, [r4, #8]
 800ad66:	6861      	ldr	r1, [r4, #4]
 800ad68:	eb07 060a 	add.w	r6, r7, sl
 800ad6c:	42b3      	cmp	r3, r6
 800ad6e:	b085      	sub	sp, #20
 800ad70:	bfb8      	it	lt
 800ad72:	3101      	addlt	r1, #1
 800ad74:	f7ff fe90 	bl	800aa98 <_Balloc>
 800ad78:	b930      	cbnz	r0, 800ad88 <__multiply+0x44>
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	4b44      	ldr	r3, [pc, #272]	; (800ae90 <__multiply+0x14c>)
 800ad7e:	4845      	ldr	r0, [pc, #276]	; (800ae94 <__multiply+0x150>)
 800ad80:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ad84:	f001 fbe0 	bl	800c548 <__assert_func>
 800ad88:	f100 0514 	add.w	r5, r0, #20
 800ad8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad90:	462b      	mov	r3, r5
 800ad92:	2200      	movs	r2, #0
 800ad94:	4543      	cmp	r3, r8
 800ad96:	d321      	bcc.n	800addc <__multiply+0x98>
 800ad98:	f104 0314 	add.w	r3, r4, #20
 800ad9c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ada0:	f109 0314 	add.w	r3, r9, #20
 800ada4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ada8:	9202      	str	r2, [sp, #8]
 800adaa:	1b3a      	subs	r2, r7, r4
 800adac:	3a15      	subs	r2, #21
 800adae:	f022 0203 	bic.w	r2, r2, #3
 800adb2:	3204      	adds	r2, #4
 800adb4:	f104 0115 	add.w	r1, r4, #21
 800adb8:	428f      	cmp	r7, r1
 800adba:	bf38      	it	cc
 800adbc:	2204      	movcc	r2, #4
 800adbe:	9201      	str	r2, [sp, #4]
 800adc0:	9a02      	ldr	r2, [sp, #8]
 800adc2:	9303      	str	r3, [sp, #12]
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d80c      	bhi.n	800ade2 <__multiply+0x9e>
 800adc8:	2e00      	cmp	r6, #0
 800adca:	dd03      	ble.n	800add4 <__multiply+0x90>
 800adcc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800add0:	2b00      	cmp	r3, #0
 800add2:	d05b      	beq.n	800ae8c <__multiply+0x148>
 800add4:	6106      	str	r6, [r0, #16]
 800add6:	b005      	add	sp, #20
 800add8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800addc:	f843 2b04 	str.w	r2, [r3], #4
 800ade0:	e7d8      	b.n	800ad94 <__multiply+0x50>
 800ade2:	f8b3 a000 	ldrh.w	sl, [r3]
 800ade6:	f1ba 0f00 	cmp.w	sl, #0
 800adea:	d024      	beq.n	800ae36 <__multiply+0xf2>
 800adec:	f104 0e14 	add.w	lr, r4, #20
 800adf0:	46a9      	mov	r9, r5
 800adf2:	f04f 0c00 	mov.w	ip, #0
 800adf6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800adfa:	f8d9 1000 	ldr.w	r1, [r9]
 800adfe:	fa1f fb82 	uxth.w	fp, r2
 800ae02:	b289      	uxth	r1, r1
 800ae04:	fb0a 110b 	mla	r1, sl, fp, r1
 800ae08:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ae0c:	f8d9 2000 	ldr.w	r2, [r9]
 800ae10:	4461      	add	r1, ip
 800ae12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ae16:	fb0a c20b 	mla	r2, sl, fp, ip
 800ae1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ae1e:	b289      	uxth	r1, r1
 800ae20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ae24:	4577      	cmp	r7, lr
 800ae26:	f849 1b04 	str.w	r1, [r9], #4
 800ae2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ae2e:	d8e2      	bhi.n	800adf6 <__multiply+0xb2>
 800ae30:	9a01      	ldr	r2, [sp, #4]
 800ae32:	f845 c002 	str.w	ip, [r5, r2]
 800ae36:	9a03      	ldr	r2, [sp, #12]
 800ae38:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ae3c:	3304      	adds	r3, #4
 800ae3e:	f1b9 0f00 	cmp.w	r9, #0
 800ae42:	d021      	beq.n	800ae88 <__multiply+0x144>
 800ae44:	6829      	ldr	r1, [r5, #0]
 800ae46:	f104 0c14 	add.w	ip, r4, #20
 800ae4a:	46ae      	mov	lr, r5
 800ae4c:	f04f 0a00 	mov.w	sl, #0
 800ae50:	f8bc b000 	ldrh.w	fp, [ip]
 800ae54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ae58:	fb09 220b 	mla	r2, r9, fp, r2
 800ae5c:	4452      	add	r2, sl
 800ae5e:	b289      	uxth	r1, r1
 800ae60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ae64:	f84e 1b04 	str.w	r1, [lr], #4
 800ae68:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ae6c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae70:	f8be 1000 	ldrh.w	r1, [lr]
 800ae74:	fb09 110a 	mla	r1, r9, sl, r1
 800ae78:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ae7c:	4567      	cmp	r7, ip
 800ae7e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae82:	d8e5      	bhi.n	800ae50 <__multiply+0x10c>
 800ae84:	9a01      	ldr	r2, [sp, #4]
 800ae86:	50a9      	str	r1, [r5, r2]
 800ae88:	3504      	adds	r5, #4
 800ae8a:	e799      	b.n	800adc0 <__multiply+0x7c>
 800ae8c:	3e01      	subs	r6, #1
 800ae8e:	e79b      	b.n	800adc8 <__multiply+0x84>
 800ae90:	0800d855 	.word	0x0800d855
 800ae94:	0800d866 	.word	0x0800d866

0800ae98 <__pow5mult>:
 800ae98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae9c:	4615      	mov	r5, r2
 800ae9e:	f012 0203 	ands.w	r2, r2, #3
 800aea2:	4606      	mov	r6, r0
 800aea4:	460f      	mov	r7, r1
 800aea6:	d007      	beq.n	800aeb8 <__pow5mult+0x20>
 800aea8:	4c25      	ldr	r4, [pc, #148]	; (800af40 <__pow5mult+0xa8>)
 800aeaa:	3a01      	subs	r2, #1
 800aeac:	2300      	movs	r3, #0
 800aeae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aeb2:	f7ff fe53 	bl	800ab5c <__multadd>
 800aeb6:	4607      	mov	r7, r0
 800aeb8:	10ad      	asrs	r5, r5, #2
 800aeba:	d03d      	beq.n	800af38 <__pow5mult+0xa0>
 800aebc:	69f4      	ldr	r4, [r6, #28]
 800aebe:	b97c      	cbnz	r4, 800aee0 <__pow5mult+0x48>
 800aec0:	2010      	movs	r0, #16
 800aec2:	f7ff fd35 	bl	800a930 <malloc>
 800aec6:	4602      	mov	r2, r0
 800aec8:	61f0      	str	r0, [r6, #28]
 800aeca:	b928      	cbnz	r0, 800aed8 <__pow5mult+0x40>
 800aecc:	4b1d      	ldr	r3, [pc, #116]	; (800af44 <__pow5mult+0xac>)
 800aece:	481e      	ldr	r0, [pc, #120]	; (800af48 <__pow5mult+0xb0>)
 800aed0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800aed4:	f001 fb38 	bl	800c548 <__assert_func>
 800aed8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aedc:	6004      	str	r4, [r0, #0]
 800aede:	60c4      	str	r4, [r0, #12]
 800aee0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800aee4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aee8:	b94c      	cbnz	r4, 800aefe <__pow5mult+0x66>
 800aeea:	f240 2171 	movw	r1, #625	; 0x271
 800aeee:	4630      	mov	r0, r6
 800aef0:	f7ff ff12 	bl	800ad18 <__i2b>
 800aef4:	2300      	movs	r3, #0
 800aef6:	f8c8 0008 	str.w	r0, [r8, #8]
 800aefa:	4604      	mov	r4, r0
 800aefc:	6003      	str	r3, [r0, #0]
 800aefe:	f04f 0900 	mov.w	r9, #0
 800af02:	07eb      	lsls	r3, r5, #31
 800af04:	d50a      	bpl.n	800af1c <__pow5mult+0x84>
 800af06:	4639      	mov	r1, r7
 800af08:	4622      	mov	r2, r4
 800af0a:	4630      	mov	r0, r6
 800af0c:	f7ff ff1a 	bl	800ad44 <__multiply>
 800af10:	4639      	mov	r1, r7
 800af12:	4680      	mov	r8, r0
 800af14:	4630      	mov	r0, r6
 800af16:	f7ff fdff 	bl	800ab18 <_Bfree>
 800af1a:	4647      	mov	r7, r8
 800af1c:	106d      	asrs	r5, r5, #1
 800af1e:	d00b      	beq.n	800af38 <__pow5mult+0xa0>
 800af20:	6820      	ldr	r0, [r4, #0]
 800af22:	b938      	cbnz	r0, 800af34 <__pow5mult+0x9c>
 800af24:	4622      	mov	r2, r4
 800af26:	4621      	mov	r1, r4
 800af28:	4630      	mov	r0, r6
 800af2a:	f7ff ff0b 	bl	800ad44 <__multiply>
 800af2e:	6020      	str	r0, [r4, #0]
 800af30:	f8c0 9000 	str.w	r9, [r0]
 800af34:	4604      	mov	r4, r0
 800af36:	e7e4      	b.n	800af02 <__pow5mult+0x6a>
 800af38:	4638      	mov	r0, r7
 800af3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af3e:	bf00      	nop
 800af40:	0800d9b0 	.word	0x0800d9b0
 800af44:	0800d7e6 	.word	0x0800d7e6
 800af48:	0800d866 	.word	0x0800d866

0800af4c <__lshift>:
 800af4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af50:	460c      	mov	r4, r1
 800af52:	6849      	ldr	r1, [r1, #4]
 800af54:	6923      	ldr	r3, [r4, #16]
 800af56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af5a:	68a3      	ldr	r3, [r4, #8]
 800af5c:	4607      	mov	r7, r0
 800af5e:	4691      	mov	r9, r2
 800af60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af64:	f108 0601 	add.w	r6, r8, #1
 800af68:	42b3      	cmp	r3, r6
 800af6a:	db0b      	blt.n	800af84 <__lshift+0x38>
 800af6c:	4638      	mov	r0, r7
 800af6e:	f7ff fd93 	bl	800aa98 <_Balloc>
 800af72:	4605      	mov	r5, r0
 800af74:	b948      	cbnz	r0, 800af8a <__lshift+0x3e>
 800af76:	4602      	mov	r2, r0
 800af78:	4b28      	ldr	r3, [pc, #160]	; (800b01c <__lshift+0xd0>)
 800af7a:	4829      	ldr	r0, [pc, #164]	; (800b020 <__lshift+0xd4>)
 800af7c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800af80:	f001 fae2 	bl	800c548 <__assert_func>
 800af84:	3101      	adds	r1, #1
 800af86:	005b      	lsls	r3, r3, #1
 800af88:	e7ee      	b.n	800af68 <__lshift+0x1c>
 800af8a:	2300      	movs	r3, #0
 800af8c:	f100 0114 	add.w	r1, r0, #20
 800af90:	f100 0210 	add.w	r2, r0, #16
 800af94:	4618      	mov	r0, r3
 800af96:	4553      	cmp	r3, sl
 800af98:	db33      	blt.n	800b002 <__lshift+0xb6>
 800af9a:	6920      	ldr	r0, [r4, #16]
 800af9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800afa0:	f104 0314 	add.w	r3, r4, #20
 800afa4:	f019 091f 	ands.w	r9, r9, #31
 800afa8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800afac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800afb0:	d02b      	beq.n	800b00a <__lshift+0xbe>
 800afb2:	f1c9 0e20 	rsb	lr, r9, #32
 800afb6:	468a      	mov	sl, r1
 800afb8:	2200      	movs	r2, #0
 800afba:	6818      	ldr	r0, [r3, #0]
 800afbc:	fa00 f009 	lsl.w	r0, r0, r9
 800afc0:	4310      	orrs	r0, r2
 800afc2:	f84a 0b04 	str.w	r0, [sl], #4
 800afc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800afca:	459c      	cmp	ip, r3
 800afcc:	fa22 f20e 	lsr.w	r2, r2, lr
 800afd0:	d8f3      	bhi.n	800afba <__lshift+0x6e>
 800afd2:	ebac 0304 	sub.w	r3, ip, r4
 800afd6:	3b15      	subs	r3, #21
 800afd8:	f023 0303 	bic.w	r3, r3, #3
 800afdc:	3304      	adds	r3, #4
 800afde:	f104 0015 	add.w	r0, r4, #21
 800afe2:	4584      	cmp	ip, r0
 800afe4:	bf38      	it	cc
 800afe6:	2304      	movcc	r3, #4
 800afe8:	50ca      	str	r2, [r1, r3]
 800afea:	b10a      	cbz	r2, 800aff0 <__lshift+0xa4>
 800afec:	f108 0602 	add.w	r6, r8, #2
 800aff0:	3e01      	subs	r6, #1
 800aff2:	4638      	mov	r0, r7
 800aff4:	612e      	str	r6, [r5, #16]
 800aff6:	4621      	mov	r1, r4
 800aff8:	f7ff fd8e 	bl	800ab18 <_Bfree>
 800affc:	4628      	mov	r0, r5
 800affe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b002:	f842 0f04 	str.w	r0, [r2, #4]!
 800b006:	3301      	adds	r3, #1
 800b008:	e7c5      	b.n	800af96 <__lshift+0x4a>
 800b00a:	3904      	subs	r1, #4
 800b00c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b010:	f841 2f04 	str.w	r2, [r1, #4]!
 800b014:	459c      	cmp	ip, r3
 800b016:	d8f9      	bhi.n	800b00c <__lshift+0xc0>
 800b018:	e7ea      	b.n	800aff0 <__lshift+0xa4>
 800b01a:	bf00      	nop
 800b01c:	0800d855 	.word	0x0800d855
 800b020:	0800d866 	.word	0x0800d866

0800b024 <__mcmp>:
 800b024:	b530      	push	{r4, r5, lr}
 800b026:	6902      	ldr	r2, [r0, #16]
 800b028:	690c      	ldr	r4, [r1, #16]
 800b02a:	1b12      	subs	r2, r2, r4
 800b02c:	d10e      	bne.n	800b04c <__mcmp+0x28>
 800b02e:	f100 0314 	add.w	r3, r0, #20
 800b032:	3114      	adds	r1, #20
 800b034:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b038:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b03c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b040:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b044:	42a5      	cmp	r5, r4
 800b046:	d003      	beq.n	800b050 <__mcmp+0x2c>
 800b048:	d305      	bcc.n	800b056 <__mcmp+0x32>
 800b04a:	2201      	movs	r2, #1
 800b04c:	4610      	mov	r0, r2
 800b04e:	bd30      	pop	{r4, r5, pc}
 800b050:	4283      	cmp	r3, r0
 800b052:	d3f3      	bcc.n	800b03c <__mcmp+0x18>
 800b054:	e7fa      	b.n	800b04c <__mcmp+0x28>
 800b056:	f04f 32ff 	mov.w	r2, #4294967295
 800b05a:	e7f7      	b.n	800b04c <__mcmp+0x28>

0800b05c <__mdiff>:
 800b05c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b060:	460c      	mov	r4, r1
 800b062:	4606      	mov	r6, r0
 800b064:	4611      	mov	r1, r2
 800b066:	4620      	mov	r0, r4
 800b068:	4690      	mov	r8, r2
 800b06a:	f7ff ffdb 	bl	800b024 <__mcmp>
 800b06e:	1e05      	subs	r5, r0, #0
 800b070:	d110      	bne.n	800b094 <__mdiff+0x38>
 800b072:	4629      	mov	r1, r5
 800b074:	4630      	mov	r0, r6
 800b076:	f7ff fd0f 	bl	800aa98 <_Balloc>
 800b07a:	b930      	cbnz	r0, 800b08a <__mdiff+0x2e>
 800b07c:	4b3a      	ldr	r3, [pc, #232]	; (800b168 <__mdiff+0x10c>)
 800b07e:	4602      	mov	r2, r0
 800b080:	f240 2137 	movw	r1, #567	; 0x237
 800b084:	4839      	ldr	r0, [pc, #228]	; (800b16c <__mdiff+0x110>)
 800b086:	f001 fa5f 	bl	800c548 <__assert_func>
 800b08a:	2301      	movs	r3, #1
 800b08c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b090:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b094:	bfa4      	itt	ge
 800b096:	4643      	movge	r3, r8
 800b098:	46a0      	movge	r8, r4
 800b09a:	4630      	mov	r0, r6
 800b09c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b0a0:	bfa6      	itte	ge
 800b0a2:	461c      	movge	r4, r3
 800b0a4:	2500      	movge	r5, #0
 800b0a6:	2501      	movlt	r5, #1
 800b0a8:	f7ff fcf6 	bl	800aa98 <_Balloc>
 800b0ac:	b920      	cbnz	r0, 800b0b8 <__mdiff+0x5c>
 800b0ae:	4b2e      	ldr	r3, [pc, #184]	; (800b168 <__mdiff+0x10c>)
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	f240 2145 	movw	r1, #581	; 0x245
 800b0b6:	e7e5      	b.n	800b084 <__mdiff+0x28>
 800b0b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b0bc:	6926      	ldr	r6, [r4, #16]
 800b0be:	60c5      	str	r5, [r0, #12]
 800b0c0:	f104 0914 	add.w	r9, r4, #20
 800b0c4:	f108 0514 	add.w	r5, r8, #20
 800b0c8:	f100 0e14 	add.w	lr, r0, #20
 800b0cc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b0d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b0d4:	f108 0210 	add.w	r2, r8, #16
 800b0d8:	46f2      	mov	sl, lr
 800b0da:	2100      	movs	r1, #0
 800b0dc:	f859 3b04 	ldr.w	r3, [r9], #4
 800b0e0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b0e4:	fa11 f88b 	uxtah	r8, r1, fp
 800b0e8:	b299      	uxth	r1, r3
 800b0ea:	0c1b      	lsrs	r3, r3, #16
 800b0ec:	eba8 0801 	sub.w	r8, r8, r1
 800b0f0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b0f4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b0f8:	fa1f f888 	uxth.w	r8, r8
 800b0fc:	1419      	asrs	r1, r3, #16
 800b0fe:	454e      	cmp	r6, r9
 800b100:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b104:	f84a 3b04 	str.w	r3, [sl], #4
 800b108:	d8e8      	bhi.n	800b0dc <__mdiff+0x80>
 800b10a:	1b33      	subs	r3, r6, r4
 800b10c:	3b15      	subs	r3, #21
 800b10e:	f023 0303 	bic.w	r3, r3, #3
 800b112:	3304      	adds	r3, #4
 800b114:	3415      	adds	r4, #21
 800b116:	42a6      	cmp	r6, r4
 800b118:	bf38      	it	cc
 800b11a:	2304      	movcc	r3, #4
 800b11c:	441d      	add	r5, r3
 800b11e:	4473      	add	r3, lr
 800b120:	469e      	mov	lr, r3
 800b122:	462e      	mov	r6, r5
 800b124:	4566      	cmp	r6, ip
 800b126:	d30e      	bcc.n	800b146 <__mdiff+0xea>
 800b128:	f10c 0203 	add.w	r2, ip, #3
 800b12c:	1b52      	subs	r2, r2, r5
 800b12e:	f022 0203 	bic.w	r2, r2, #3
 800b132:	3d03      	subs	r5, #3
 800b134:	45ac      	cmp	ip, r5
 800b136:	bf38      	it	cc
 800b138:	2200      	movcc	r2, #0
 800b13a:	4413      	add	r3, r2
 800b13c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b140:	b17a      	cbz	r2, 800b162 <__mdiff+0x106>
 800b142:	6107      	str	r7, [r0, #16]
 800b144:	e7a4      	b.n	800b090 <__mdiff+0x34>
 800b146:	f856 8b04 	ldr.w	r8, [r6], #4
 800b14a:	fa11 f288 	uxtah	r2, r1, r8
 800b14e:	1414      	asrs	r4, r2, #16
 800b150:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b154:	b292      	uxth	r2, r2
 800b156:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b15a:	f84e 2b04 	str.w	r2, [lr], #4
 800b15e:	1421      	asrs	r1, r4, #16
 800b160:	e7e0      	b.n	800b124 <__mdiff+0xc8>
 800b162:	3f01      	subs	r7, #1
 800b164:	e7ea      	b.n	800b13c <__mdiff+0xe0>
 800b166:	bf00      	nop
 800b168:	0800d855 	.word	0x0800d855
 800b16c:	0800d866 	.word	0x0800d866

0800b170 <__ulp>:
 800b170:	b082      	sub	sp, #8
 800b172:	ed8d 0b00 	vstr	d0, [sp]
 800b176:	9a01      	ldr	r2, [sp, #4]
 800b178:	4b0f      	ldr	r3, [pc, #60]	; (800b1b8 <__ulp+0x48>)
 800b17a:	4013      	ands	r3, r2
 800b17c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b180:	2b00      	cmp	r3, #0
 800b182:	dc08      	bgt.n	800b196 <__ulp+0x26>
 800b184:	425b      	negs	r3, r3
 800b186:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b18a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b18e:	da04      	bge.n	800b19a <__ulp+0x2a>
 800b190:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b194:	4113      	asrs	r3, r2
 800b196:	2200      	movs	r2, #0
 800b198:	e008      	b.n	800b1ac <__ulp+0x3c>
 800b19a:	f1a2 0314 	sub.w	r3, r2, #20
 800b19e:	2b1e      	cmp	r3, #30
 800b1a0:	bfda      	itte	le
 800b1a2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b1a6:	40da      	lsrle	r2, r3
 800b1a8:	2201      	movgt	r2, #1
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	ec41 0b10 	vmov	d0, r0, r1
 800b1b4:	b002      	add	sp, #8
 800b1b6:	4770      	bx	lr
 800b1b8:	7ff00000 	.word	0x7ff00000

0800b1bc <__b2d>:
 800b1bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c0:	6906      	ldr	r6, [r0, #16]
 800b1c2:	f100 0814 	add.w	r8, r0, #20
 800b1c6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b1ca:	1f37      	subs	r7, r6, #4
 800b1cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b1d0:	4610      	mov	r0, r2
 800b1d2:	f7ff fd53 	bl	800ac7c <__hi0bits>
 800b1d6:	f1c0 0320 	rsb	r3, r0, #32
 800b1da:	280a      	cmp	r0, #10
 800b1dc:	600b      	str	r3, [r1, #0]
 800b1de:	491b      	ldr	r1, [pc, #108]	; (800b24c <__b2d+0x90>)
 800b1e0:	dc15      	bgt.n	800b20e <__b2d+0x52>
 800b1e2:	f1c0 0c0b 	rsb	ip, r0, #11
 800b1e6:	fa22 f30c 	lsr.w	r3, r2, ip
 800b1ea:	45b8      	cmp	r8, r7
 800b1ec:	ea43 0501 	orr.w	r5, r3, r1
 800b1f0:	bf34      	ite	cc
 800b1f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b1f6:	2300      	movcs	r3, #0
 800b1f8:	3015      	adds	r0, #21
 800b1fa:	fa02 f000 	lsl.w	r0, r2, r0
 800b1fe:	fa23 f30c 	lsr.w	r3, r3, ip
 800b202:	4303      	orrs	r3, r0
 800b204:	461c      	mov	r4, r3
 800b206:	ec45 4b10 	vmov	d0, r4, r5
 800b20a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b20e:	45b8      	cmp	r8, r7
 800b210:	bf3a      	itte	cc
 800b212:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b216:	f1a6 0708 	subcc.w	r7, r6, #8
 800b21a:	2300      	movcs	r3, #0
 800b21c:	380b      	subs	r0, #11
 800b21e:	d012      	beq.n	800b246 <__b2d+0x8a>
 800b220:	f1c0 0120 	rsb	r1, r0, #32
 800b224:	fa23 f401 	lsr.w	r4, r3, r1
 800b228:	4082      	lsls	r2, r0
 800b22a:	4322      	orrs	r2, r4
 800b22c:	4547      	cmp	r7, r8
 800b22e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b232:	bf8c      	ite	hi
 800b234:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b238:	2200      	movls	r2, #0
 800b23a:	4083      	lsls	r3, r0
 800b23c:	40ca      	lsrs	r2, r1
 800b23e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b242:	4313      	orrs	r3, r2
 800b244:	e7de      	b.n	800b204 <__b2d+0x48>
 800b246:	ea42 0501 	orr.w	r5, r2, r1
 800b24a:	e7db      	b.n	800b204 <__b2d+0x48>
 800b24c:	3ff00000 	.word	0x3ff00000

0800b250 <__d2b>:
 800b250:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b254:	460f      	mov	r7, r1
 800b256:	2101      	movs	r1, #1
 800b258:	ec59 8b10 	vmov	r8, r9, d0
 800b25c:	4616      	mov	r6, r2
 800b25e:	f7ff fc1b 	bl	800aa98 <_Balloc>
 800b262:	4604      	mov	r4, r0
 800b264:	b930      	cbnz	r0, 800b274 <__d2b+0x24>
 800b266:	4602      	mov	r2, r0
 800b268:	4b24      	ldr	r3, [pc, #144]	; (800b2fc <__d2b+0xac>)
 800b26a:	4825      	ldr	r0, [pc, #148]	; (800b300 <__d2b+0xb0>)
 800b26c:	f240 310f 	movw	r1, #783	; 0x30f
 800b270:	f001 f96a 	bl	800c548 <__assert_func>
 800b274:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b278:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b27c:	bb2d      	cbnz	r5, 800b2ca <__d2b+0x7a>
 800b27e:	9301      	str	r3, [sp, #4]
 800b280:	f1b8 0300 	subs.w	r3, r8, #0
 800b284:	d026      	beq.n	800b2d4 <__d2b+0x84>
 800b286:	4668      	mov	r0, sp
 800b288:	9300      	str	r3, [sp, #0]
 800b28a:	f7ff fd17 	bl	800acbc <__lo0bits>
 800b28e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b292:	b1e8      	cbz	r0, 800b2d0 <__d2b+0x80>
 800b294:	f1c0 0320 	rsb	r3, r0, #32
 800b298:	fa02 f303 	lsl.w	r3, r2, r3
 800b29c:	430b      	orrs	r3, r1
 800b29e:	40c2      	lsrs	r2, r0
 800b2a0:	6163      	str	r3, [r4, #20]
 800b2a2:	9201      	str	r2, [sp, #4]
 800b2a4:	9b01      	ldr	r3, [sp, #4]
 800b2a6:	61a3      	str	r3, [r4, #24]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	bf14      	ite	ne
 800b2ac:	2202      	movne	r2, #2
 800b2ae:	2201      	moveq	r2, #1
 800b2b0:	6122      	str	r2, [r4, #16]
 800b2b2:	b1bd      	cbz	r5, 800b2e4 <__d2b+0x94>
 800b2b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b2b8:	4405      	add	r5, r0
 800b2ba:	603d      	str	r5, [r7, #0]
 800b2bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b2c0:	6030      	str	r0, [r6, #0]
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	b003      	add	sp, #12
 800b2c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b2ce:	e7d6      	b.n	800b27e <__d2b+0x2e>
 800b2d0:	6161      	str	r1, [r4, #20]
 800b2d2:	e7e7      	b.n	800b2a4 <__d2b+0x54>
 800b2d4:	a801      	add	r0, sp, #4
 800b2d6:	f7ff fcf1 	bl	800acbc <__lo0bits>
 800b2da:	9b01      	ldr	r3, [sp, #4]
 800b2dc:	6163      	str	r3, [r4, #20]
 800b2de:	3020      	adds	r0, #32
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	e7e5      	b.n	800b2b0 <__d2b+0x60>
 800b2e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2ec:	6038      	str	r0, [r7, #0]
 800b2ee:	6918      	ldr	r0, [r3, #16]
 800b2f0:	f7ff fcc4 	bl	800ac7c <__hi0bits>
 800b2f4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2f8:	e7e2      	b.n	800b2c0 <__d2b+0x70>
 800b2fa:	bf00      	nop
 800b2fc:	0800d855 	.word	0x0800d855
 800b300:	0800d866 	.word	0x0800d866

0800b304 <__ratio>:
 800b304:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b308:	4688      	mov	r8, r1
 800b30a:	4669      	mov	r1, sp
 800b30c:	4681      	mov	r9, r0
 800b30e:	f7ff ff55 	bl	800b1bc <__b2d>
 800b312:	a901      	add	r1, sp, #4
 800b314:	4640      	mov	r0, r8
 800b316:	ec55 4b10 	vmov	r4, r5, d0
 800b31a:	ee10 aa10 	vmov	sl, s0
 800b31e:	f7ff ff4d 	bl	800b1bc <__b2d>
 800b322:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b326:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800b32a:	1ad2      	subs	r2, r2, r3
 800b32c:	e9dd 3100 	ldrd	r3, r1, [sp]
 800b330:	1a5b      	subs	r3, r3, r1
 800b332:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800b336:	ec57 6b10 	vmov	r6, r7, d0
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	bfd6      	itet	le
 800b33e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b342:	462a      	movgt	r2, r5
 800b344:	463a      	movle	r2, r7
 800b346:	46ab      	mov	fp, r5
 800b348:	bfd6      	itet	le
 800b34a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800b34e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800b352:	ee00 3a90 	vmovle	s1, r3
 800b356:	ec4b ab17 	vmov	d7, sl, fp
 800b35a:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800b35e:	b003      	add	sp, #12
 800b360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b364 <__copybits>:
 800b364:	3901      	subs	r1, #1
 800b366:	b570      	push	{r4, r5, r6, lr}
 800b368:	1149      	asrs	r1, r1, #5
 800b36a:	6914      	ldr	r4, [r2, #16]
 800b36c:	3101      	adds	r1, #1
 800b36e:	f102 0314 	add.w	r3, r2, #20
 800b372:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b376:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b37a:	1f05      	subs	r5, r0, #4
 800b37c:	42a3      	cmp	r3, r4
 800b37e:	d30c      	bcc.n	800b39a <__copybits+0x36>
 800b380:	1aa3      	subs	r3, r4, r2
 800b382:	3b11      	subs	r3, #17
 800b384:	f023 0303 	bic.w	r3, r3, #3
 800b388:	3211      	adds	r2, #17
 800b38a:	42a2      	cmp	r2, r4
 800b38c:	bf88      	it	hi
 800b38e:	2300      	movhi	r3, #0
 800b390:	4418      	add	r0, r3
 800b392:	2300      	movs	r3, #0
 800b394:	4288      	cmp	r0, r1
 800b396:	d305      	bcc.n	800b3a4 <__copybits+0x40>
 800b398:	bd70      	pop	{r4, r5, r6, pc}
 800b39a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b39e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b3a2:	e7eb      	b.n	800b37c <__copybits+0x18>
 800b3a4:	f840 3b04 	str.w	r3, [r0], #4
 800b3a8:	e7f4      	b.n	800b394 <__copybits+0x30>

0800b3aa <__any_on>:
 800b3aa:	f100 0214 	add.w	r2, r0, #20
 800b3ae:	6900      	ldr	r0, [r0, #16]
 800b3b0:	114b      	asrs	r3, r1, #5
 800b3b2:	4298      	cmp	r0, r3
 800b3b4:	b510      	push	{r4, lr}
 800b3b6:	db11      	blt.n	800b3dc <__any_on+0x32>
 800b3b8:	dd0a      	ble.n	800b3d0 <__any_on+0x26>
 800b3ba:	f011 011f 	ands.w	r1, r1, #31
 800b3be:	d007      	beq.n	800b3d0 <__any_on+0x26>
 800b3c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b3c4:	fa24 f001 	lsr.w	r0, r4, r1
 800b3c8:	fa00 f101 	lsl.w	r1, r0, r1
 800b3cc:	428c      	cmp	r4, r1
 800b3ce:	d10b      	bne.n	800b3e8 <__any_on+0x3e>
 800b3d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d803      	bhi.n	800b3e0 <__any_on+0x36>
 800b3d8:	2000      	movs	r0, #0
 800b3da:	bd10      	pop	{r4, pc}
 800b3dc:	4603      	mov	r3, r0
 800b3de:	e7f7      	b.n	800b3d0 <__any_on+0x26>
 800b3e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3e4:	2900      	cmp	r1, #0
 800b3e6:	d0f5      	beq.n	800b3d4 <__any_on+0x2a>
 800b3e8:	2001      	movs	r0, #1
 800b3ea:	e7f6      	b.n	800b3da <__any_on+0x30>

0800b3ec <sulp>:
 800b3ec:	b570      	push	{r4, r5, r6, lr}
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	460d      	mov	r5, r1
 800b3f2:	4616      	mov	r6, r2
 800b3f4:	ec45 4b10 	vmov	d0, r4, r5
 800b3f8:	f7ff feba 	bl	800b170 <__ulp>
 800b3fc:	b17e      	cbz	r6, 800b41e <sulp+0x32>
 800b3fe:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b402:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b406:	2b00      	cmp	r3, #0
 800b408:	dd09      	ble.n	800b41e <sulp+0x32>
 800b40a:	051b      	lsls	r3, r3, #20
 800b40c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800b410:	2000      	movs	r0, #0
 800b412:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800b416:	ec41 0b17 	vmov	d7, r0, r1
 800b41a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b41e:	bd70      	pop	{r4, r5, r6, pc}

0800b420 <_strtod_l>:
 800b420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b424:	ed2d 8b0e 	vpush	{d8-d14}
 800b428:	b097      	sub	sp, #92	; 0x5c
 800b42a:	4604      	mov	r4, r0
 800b42c:	920d      	str	r2, [sp, #52]	; 0x34
 800b42e:	2200      	movs	r2, #0
 800b430:	9212      	str	r2, [sp, #72]	; 0x48
 800b432:	468a      	mov	sl, r1
 800b434:	f04f 0800 	mov.w	r8, #0
 800b438:	f04f 0900 	mov.w	r9, #0
 800b43c:	460a      	mov	r2, r1
 800b43e:	9211      	str	r2, [sp, #68]	; 0x44
 800b440:	7811      	ldrb	r1, [r2, #0]
 800b442:	292b      	cmp	r1, #43	; 0x2b
 800b444:	d04c      	beq.n	800b4e0 <_strtod_l+0xc0>
 800b446:	d839      	bhi.n	800b4bc <_strtod_l+0x9c>
 800b448:	290d      	cmp	r1, #13
 800b44a:	d833      	bhi.n	800b4b4 <_strtod_l+0x94>
 800b44c:	2908      	cmp	r1, #8
 800b44e:	d833      	bhi.n	800b4b8 <_strtod_l+0x98>
 800b450:	2900      	cmp	r1, #0
 800b452:	d03c      	beq.n	800b4ce <_strtod_l+0xae>
 800b454:	2200      	movs	r2, #0
 800b456:	9208      	str	r2, [sp, #32]
 800b458:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800b45a:	7832      	ldrb	r2, [r6, #0]
 800b45c:	2a30      	cmp	r2, #48	; 0x30
 800b45e:	f040 80b8 	bne.w	800b5d2 <_strtod_l+0x1b2>
 800b462:	7872      	ldrb	r2, [r6, #1]
 800b464:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b468:	2a58      	cmp	r2, #88	; 0x58
 800b46a:	d170      	bne.n	800b54e <_strtod_l+0x12e>
 800b46c:	9302      	str	r3, [sp, #8]
 800b46e:	9b08      	ldr	r3, [sp, #32]
 800b470:	9301      	str	r3, [sp, #4]
 800b472:	ab12      	add	r3, sp, #72	; 0x48
 800b474:	9300      	str	r3, [sp, #0]
 800b476:	4a91      	ldr	r2, [pc, #580]	; (800b6bc <_strtod_l+0x29c>)
 800b478:	ab13      	add	r3, sp, #76	; 0x4c
 800b47a:	a911      	add	r1, sp, #68	; 0x44
 800b47c:	4620      	mov	r0, r4
 800b47e:	f001 f8ff 	bl	800c680 <__gethex>
 800b482:	f010 070f 	ands.w	r7, r0, #15
 800b486:	4605      	mov	r5, r0
 800b488:	d005      	beq.n	800b496 <_strtod_l+0x76>
 800b48a:	2f06      	cmp	r7, #6
 800b48c:	d12a      	bne.n	800b4e4 <_strtod_l+0xc4>
 800b48e:	3601      	adds	r6, #1
 800b490:	2300      	movs	r3, #0
 800b492:	9611      	str	r6, [sp, #68]	; 0x44
 800b494:	9308      	str	r3, [sp, #32]
 800b496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b498:	2b00      	cmp	r3, #0
 800b49a:	f040 8555 	bne.w	800bf48 <_strtod_l+0xb28>
 800b49e:	9b08      	ldr	r3, [sp, #32]
 800b4a0:	ec49 8b10 	vmov	d0, r8, r9
 800b4a4:	b1cb      	cbz	r3, 800b4da <_strtod_l+0xba>
 800b4a6:	eeb1 0b40 	vneg.f64	d0, d0
 800b4aa:	b017      	add	sp, #92	; 0x5c
 800b4ac:	ecbd 8b0e 	vpop	{d8-d14}
 800b4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b4:	2920      	cmp	r1, #32
 800b4b6:	d1cd      	bne.n	800b454 <_strtod_l+0x34>
 800b4b8:	3201      	adds	r2, #1
 800b4ba:	e7c0      	b.n	800b43e <_strtod_l+0x1e>
 800b4bc:	292d      	cmp	r1, #45	; 0x2d
 800b4be:	d1c9      	bne.n	800b454 <_strtod_l+0x34>
 800b4c0:	2101      	movs	r1, #1
 800b4c2:	9108      	str	r1, [sp, #32]
 800b4c4:	1c51      	adds	r1, r2, #1
 800b4c6:	9111      	str	r1, [sp, #68]	; 0x44
 800b4c8:	7852      	ldrb	r2, [r2, #1]
 800b4ca:	2a00      	cmp	r2, #0
 800b4cc:	d1c4      	bne.n	800b458 <_strtod_l+0x38>
 800b4ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4d0:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f040 8535 	bne.w	800bf44 <_strtod_l+0xb24>
 800b4da:	ec49 8b10 	vmov	d0, r8, r9
 800b4de:	e7e4      	b.n	800b4aa <_strtod_l+0x8a>
 800b4e0:	2100      	movs	r1, #0
 800b4e2:	e7ee      	b.n	800b4c2 <_strtod_l+0xa2>
 800b4e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4e6:	b13a      	cbz	r2, 800b4f8 <_strtod_l+0xd8>
 800b4e8:	2135      	movs	r1, #53	; 0x35
 800b4ea:	a814      	add	r0, sp, #80	; 0x50
 800b4ec:	f7ff ff3a 	bl	800b364 <__copybits>
 800b4f0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	f7ff fb10 	bl	800ab18 <_Bfree>
 800b4f8:	1e7b      	subs	r3, r7, #1
 800b4fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b4fc:	2b04      	cmp	r3, #4
 800b4fe:	d806      	bhi.n	800b50e <_strtod_l+0xee>
 800b500:	e8df f003 	tbb	[pc, r3]
 800b504:	201d0314 	.word	0x201d0314
 800b508:	14          	.byte	0x14
 800b509:	00          	.byte	0x00
 800b50a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800b50e:	05eb      	lsls	r3, r5, #23
 800b510:	bf48      	it	mi
 800b512:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b516:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b51a:	0d1b      	lsrs	r3, r3, #20
 800b51c:	051b      	lsls	r3, r3, #20
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d1b9      	bne.n	800b496 <_strtod_l+0x76>
 800b522:	f7fe fb8f 	bl	8009c44 <__errno>
 800b526:	2322      	movs	r3, #34	; 0x22
 800b528:	6003      	str	r3, [r0, #0]
 800b52a:	e7b4      	b.n	800b496 <_strtod_l+0x76>
 800b52c:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800b530:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b534:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b538:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b53c:	e7e7      	b.n	800b50e <_strtod_l+0xee>
 800b53e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 800b6c4 <_strtod_l+0x2a4>
 800b542:	e7e4      	b.n	800b50e <_strtod_l+0xee>
 800b544:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b548:	f04f 38ff 	mov.w	r8, #4294967295
 800b54c:	e7df      	b.n	800b50e <_strtod_l+0xee>
 800b54e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b550:	1c5a      	adds	r2, r3, #1
 800b552:	9211      	str	r2, [sp, #68]	; 0x44
 800b554:	785b      	ldrb	r3, [r3, #1]
 800b556:	2b30      	cmp	r3, #48	; 0x30
 800b558:	d0f9      	beq.n	800b54e <_strtod_l+0x12e>
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d09b      	beq.n	800b496 <_strtod_l+0x76>
 800b55e:	2301      	movs	r3, #1
 800b560:	9306      	str	r3, [sp, #24]
 800b562:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b564:	9309      	str	r3, [sp, #36]	; 0x24
 800b566:	2300      	movs	r3, #0
 800b568:	9305      	str	r3, [sp, #20]
 800b56a:	9307      	str	r3, [sp, #28]
 800b56c:	461e      	mov	r6, r3
 800b56e:	220a      	movs	r2, #10
 800b570:	9811      	ldr	r0, [sp, #68]	; 0x44
 800b572:	7805      	ldrb	r5, [r0, #0]
 800b574:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800b578:	b2d9      	uxtb	r1, r3
 800b57a:	2909      	cmp	r1, #9
 800b57c:	d92b      	bls.n	800b5d6 <_strtod_l+0x1b6>
 800b57e:	4950      	ldr	r1, [pc, #320]	; (800b6c0 <_strtod_l+0x2a0>)
 800b580:	2201      	movs	r2, #1
 800b582:	f000 ffa9 	bl	800c4d8 <strncmp>
 800b586:	2800      	cmp	r0, #0
 800b588:	d035      	beq.n	800b5f6 <_strtod_l+0x1d6>
 800b58a:	2000      	movs	r0, #0
 800b58c:	462a      	mov	r2, r5
 800b58e:	4633      	mov	r3, r6
 800b590:	4683      	mov	fp, r0
 800b592:	4601      	mov	r1, r0
 800b594:	2a65      	cmp	r2, #101	; 0x65
 800b596:	d001      	beq.n	800b59c <_strtod_l+0x17c>
 800b598:	2a45      	cmp	r2, #69	; 0x45
 800b59a:	d118      	bne.n	800b5ce <_strtod_l+0x1ae>
 800b59c:	b91b      	cbnz	r3, 800b5a6 <_strtod_l+0x186>
 800b59e:	9b06      	ldr	r3, [sp, #24]
 800b5a0:	4303      	orrs	r3, r0
 800b5a2:	d094      	beq.n	800b4ce <_strtod_l+0xae>
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 800b5aa:	f10a 0201 	add.w	r2, sl, #1
 800b5ae:	9211      	str	r2, [sp, #68]	; 0x44
 800b5b0:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800b5b4:	2a2b      	cmp	r2, #43	; 0x2b
 800b5b6:	d075      	beq.n	800b6a4 <_strtod_l+0x284>
 800b5b8:	2a2d      	cmp	r2, #45	; 0x2d
 800b5ba:	d07b      	beq.n	800b6b4 <_strtod_l+0x294>
 800b5bc:	f04f 0e00 	mov.w	lr, #0
 800b5c0:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800b5c4:	2d09      	cmp	r5, #9
 800b5c6:	f240 8083 	bls.w	800b6d0 <_strtod_l+0x2b0>
 800b5ca:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800b5ce:	2500      	movs	r5, #0
 800b5d0:	e09e      	b.n	800b710 <_strtod_l+0x2f0>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	e7c4      	b.n	800b560 <_strtod_l+0x140>
 800b5d6:	2e08      	cmp	r6, #8
 800b5d8:	bfd5      	itete	le
 800b5da:	9907      	ldrle	r1, [sp, #28]
 800b5dc:	9905      	ldrgt	r1, [sp, #20]
 800b5de:	fb02 3301 	mlale	r3, r2, r1, r3
 800b5e2:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b5e6:	f100 0001 	add.w	r0, r0, #1
 800b5ea:	bfd4      	ite	le
 800b5ec:	9307      	strle	r3, [sp, #28]
 800b5ee:	9305      	strgt	r3, [sp, #20]
 800b5f0:	3601      	adds	r6, #1
 800b5f2:	9011      	str	r0, [sp, #68]	; 0x44
 800b5f4:	e7bc      	b.n	800b570 <_strtod_l+0x150>
 800b5f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b5f8:	1c5a      	adds	r2, r3, #1
 800b5fa:	9211      	str	r2, [sp, #68]	; 0x44
 800b5fc:	785a      	ldrb	r2, [r3, #1]
 800b5fe:	b3ae      	cbz	r6, 800b66c <_strtod_l+0x24c>
 800b600:	4683      	mov	fp, r0
 800b602:	4633      	mov	r3, r6
 800b604:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b608:	2909      	cmp	r1, #9
 800b60a:	d912      	bls.n	800b632 <_strtod_l+0x212>
 800b60c:	2101      	movs	r1, #1
 800b60e:	e7c1      	b.n	800b594 <_strtod_l+0x174>
 800b610:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b612:	1c5a      	adds	r2, r3, #1
 800b614:	9211      	str	r2, [sp, #68]	; 0x44
 800b616:	785a      	ldrb	r2, [r3, #1]
 800b618:	3001      	adds	r0, #1
 800b61a:	2a30      	cmp	r2, #48	; 0x30
 800b61c:	d0f8      	beq.n	800b610 <_strtod_l+0x1f0>
 800b61e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b622:	2b08      	cmp	r3, #8
 800b624:	f200 8495 	bhi.w	800bf52 <_strtod_l+0xb32>
 800b628:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b62a:	9309      	str	r3, [sp, #36]	; 0x24
 800b62c:	4683      	mov	fp, r0
 800b62e:	2000      	movs	r0, #0
 800b630:	4603      	mov	r3, r0
 800b632:	3a30      	subs	r2, #48	; 0x30
 800b634:	f100 0101 	add.w	r1, r0, #1
 800b638:	d012      	beq.n	800b660 <_strtod_l+0x240>
 800b63a:	448b      	add	fp, r1
 800b63c:	eb00 0c03 	add.w	ip, r0, r3
 800b640:	4619      	mov	r1, r3
 800b642:	250a      	movs	r5, #10
 800b644:	4561      	cmp	r1, ip
 800b646:	d113      	bne.n	800b670 <_strtod_l+0x250>
 800b648:	1819      	adds	r1, r3, r0
 800b64a:	2908      	cmp	r1, #8
 800b64c:	f103 0301 	add.w	r3, r3, #1
 800b650:	4403      	add	r3, r0
 800b652:	dc1b      	bgt.n	800b68c <_strtod_l+0x26c>
 800b654:	9807      	ldr	r0, [sp, #28]
 800b656:	210a      	movs	r1, #10
 800b658:	fb01 2200 	mla	r2, r1, r0, r2
 800b65c:	9207      	str	r2, [sp, #28]
 800b65e:	2100      	movs	r1, #0
 800b660:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b662:	1c50      	adds	r0, r2, #1
 800b664:	9011      	str	r0, [sp, #68]	; 0x44
 800b666:	7852      	ldrb	r2, [r2, #1]
 800b668:	4608      	mov	r0, r1
 800b66a:	e7cb      	b.n	800b604 <_strtod_l+0x1e4>
 800b66c:	4630      	mov	r0, r6
 800b66e:	e7d4      	b.n	800b61a <_strtod_l+0x1fa>
 800b670:	2908      	cmp	r1, #8
 800b672:	f101 0101 	add.w	r1, r1, #1
 800b676:	dc03      	bgt.n	800b680 <_strtod_l+0x260>
 800b678:	9f07      	ldr	r7, [sp, #28]
 800b67a:	436f      	muls	r7, r5
 800b67c:	9707      	str	r7, [sp, #28]
 800b67e:	e7e1      	b.n	800b644 <_strtod_l+0x224>
 800b680:	2910      	cmp	r1, #16
 800b682:	bfde      	ittt	le
 800b684:	9f05      	ldrle	r7, [sp, #20]
 800b686:	436f      	mulle	r7, r5
 800b688:	9705      	strle	r7, [sp, #20]
 800b68a:	e7db      	b.n	800b644 <_strtod_l+0x224>
 800b68c:	2b10      	cmp	r3, #16
 800b68e:	bfdf      	itttt	le
 800b690:	9805      	ldrle	r0, [sp, #20]
 800b692:	210a      	movle	r1, #10
 800b694:	fb01 2200 	mlale	r2, r1, r0, r2
 800b698:	9205      	strle	r2, [sp, #20]
 800b69a:	e7e0      	b.n	800b65e <_strtod_l+0x23e>
 800b69c:	f04f 0b00 	mov.w	fp, #0
 800b6a0:	2101      	movs	r1, #1
 800b6a2:	e77c      	b.n	800b59e <_strtod_l+0x17e>
 800b6a4:	f04f 0e00 	mov.w	lr, #0
 800b6a8:	f10a 0202 	add.w	r2, sl, #2
 800b6ac:	9211      	str	r2, [sp, #68]	; 0x44
 800b6ae:	f89a 2002 	ldrb.w	r2, [sl, #2]
 800b6b2:	e785      	b.n	800b5c0 <_strtod_l+0x1a0>
 800b6b4:	f04f 0e01 	mov.w	lr, #1
 800b6b8:	e7f6      	b.n	800b6a8 <_strtod_l+0x288>
 800b6ba:	bf00      	nop
 800b6bc:	0800d9c0 	.word	0x0800d9c0
 800b6c0:	0800d9bc 	.word	0x0800d9bc
 800b6c4:	7ff00000 	.word	0x7ff00000
 800b6c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b6ca:	1c55      	adds	r5, r2, #1
 800b6cc:	9511      	str	r5, [sp, #68]	; 0x44
 800b6ce:	7852      	ldrb	r2, [r2, #1]
 800b6d0:	2a30      	cmp	r2, #48	; 0x30
 800b6d2:	d0f9      	beq.n	800b6c8 <_strtod_l+0x2a8>
 800b6d4:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800b6d8:	2d08      	cmp	r5, #8
 800b6da:	f63f af78 	bhi.w	800b5ce <_strtod_l+0x1ae>
 800b6de:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800b6e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b6e4:	920a      	str	r2, [sp, #40]	; 0x28
 800b6e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b6e8:	1c55      	adds	r5, r2, #1
 800b6ea:	9511      	str	r5, [sp, #68]	; 0x44
 800b6ec:	7852      	ldrb	r2, [r2, #1]
 800b6ee:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800b6f2:	2f09      	cmp	r7, #9
 800b6f4:	d937      	bls.n	800b766 <_strtod_l+0x346>
 800b6f6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800b6f8:	1bed      	subs	r5, r5, r7
 800b6fa:	2d08      	cmp	r5, #8
 800b6fc:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800b700:	dc02      	bgt.n	800b708 <_strtod_l+0x2e8>
 800b702:	4565      	cmp	r5, ip
 800b704:	bfa8      	it	ge
 800b706:	4665      	movge	r5, ip
 800b708:	f1be 0f00 	cmp.w	lr, #0
 800b70c:	d000      	beq.n	800b710 <_strtod_l+0x2f0>
 800b70e:	426d      	negs	r5, r5
 800b710:	2b00      	cmp	r3, #0
 800b712:	d14d      	bne.n	800b7b0 <_strtod_l+0x390>
 800b714:	9b06      	ldr	r3, [sp, #24]
 800b716:	4303      	orrs	r3, r0
 800b718:	f47f aebd 	bne.w	800b496 <_strtod_l+0x76>
 800b71c:	2900      	cmp	r1, #0
 800b71e:	f47f aed6 	bne.w	800b4ce <_strtod_l+0xae>
 800b722:	2a69      	cmp	r2, #105	; 0x69
 800b724:	d027      	beq.n	800b776 <_strtod_l+0x356>
 800b726:	dc24      	bgt.n	800b772 <_strtod_l+0x352>
 800b728:	2a49      	cmp	r2, #73	; 0x49
 800b72a:	d024      	beq.n	800b776 <_strtod_l+0x356>
 800b72c:	2a4e      	cmp	r2, #78	; 0x4e
 800b72e:	f47f aece 	bne.w	800b4ce <_strtod_l+0xae>
 800b732:	4995      	ldr	r1, [pc, #596]	; (800b988 <_strtod_l+0x568>)
 800b734:	a811      	add	r0, sp, #68	; 0x44
 800b736:	f001 f9e3 	bl	800cb00 <__match>
 800b73a:	2800      	cmp	r0, #0
 800b73c:	f43f aec7 	beq.w	800b4ce <_strtod_l+0xae>
 800b740:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	2b28      	cmp	r3, #40	; 0x28
 800b746:	d12d      	bne.n	800b7a4 <_strtod_l+0x384>
 800b748:	4990      	ldr	r1, [pc, #576]	; (800b98c <_strtod_l+0x56c>)
 800b74a:	aa14      	add	r2, sp, #80	; 0x50
 800b74c:	a811      	add	r0, sp, #68	; 0x44
 800b74e:	f001 f9eb 	bl	800cb28 <__hexnan>
 800b752:	2805      	cmp	r0, #5
 800b754:	d126      	bne.n	800b7a4 <_strtod_l+0x384>
 800b756:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b758:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800b75c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b760:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b764:	e697      	b.n	800b496 <_strtod_l+0x76>
 800b766:	250a      	movs	r5, #10
 800b768:	fb05 2c0c 	mla	ip, r5, ip, r2
 800b76c:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800b770:	e7b9      	b.n	800b6e6 <_strtod_l+0x2c6>
 800b772:	2a6e      	cmp	r2, #110	; 0x6e
 800b774:	e7db      	b.n	800b72e <_strtod_l+0x30e>
 800b776:	4986      	ldr	r1, [pc, #536]	; (800b990 <_strtod_l+0x570>)
 800b778:	a811      	add	r0, sp, #68	; 0x44
 800b77a:	f001 f9c1 	bl	800cb00 <__match>
 800b77e:	2800      	cmp	r0, #0
 800b780:	f43f aea5 	beq.w	800b4ce <_strtod_l+0xae>
 800b784:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b786:	4983      	ldr	r1, [pc, #524]	; (800b994 <_strtod_l+0x574>)
 800b788:	3b01      	subs	r3, #1
 800b78a:	a811      	add	r0, sp, #68	; 0x44
 800b78c:	9311      	str	r3, [sp, #68]	; 0x44
 800b78e:	f001 f9b7 	bl	800cb00 <__match>
 800b792:	b910      	cbnz	r0, 800b79a <_strtod_l+0x37a>
 800b794:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b796:	3301      	adds	r3, #1
 800b798:	9311      	str	r3, [sp, #68]	; 0x44
 800b79a:	f8df 920c 	ldr.w	r9, [pc, #524]	; 800b9a8 <_strtod_l+0x588>
 800b79e:	f04f 0800 	mov.w	r8, #0
 800b7a2:	e678      	b.n	800b496 <_strtod_l+0x76>
 800b7a4:	487c      	ldr	r0, [pc, #496]	; (800b998 <_strtod_l+0x578>)
 800b7a6:	f000 fec7 	bl	800c538 <nan>
 800b7aa:	ec59 8b10 	vmov	r8, r9, d0
 800b7ae:	e672      	b.n	800b496 <_strtod_l+0x76>
 800b7b0:	eddd 7a07 	vldr	s15, [sp, #28]
 800b7b4:	eba5 020b 	sub.w	r2, r5, fp
 800b7b8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b7bc:	2e00      	cmp	r6, #0
 800b7be:	bf08      	it	eq
 800b7c0:	461e      	moveq	r6, r3
 800b7c2:	2b10      	cmp	r3, #16
 800b7c4:	9206      	str	r2, [sp, #24]
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	bfa8      	it	ge
 800b7ca:	2210      	movge	r2, #16
 800b7cc:	2b09      	cmp	r3, #9
 800b7ce:	ec59 8b17 	vmov	r8, r9, d7
 800b7d2:	dd0c      	ble.n	800b7ee <_strtod_l+0x3ce>
 800b7d4:	4971      	ldr	r1, [pc, #452]	; (800b99c <_strtod_l+0x57c>)
 800b7d6:	eddd 6a05 	vldr	s13, [sp, #20]
 800b7da:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800b7de:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800b7e2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800b7e6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b7ea:	ec59 8b16 	vmov	r8, r9, d6
 800b7ee:	2b0f      	cmp	r3, #15
 800b7f0:	dc37      	bgt.n	800b862 <_strtod_l+0x442>
 800b7f2:	9906      	ldr	r1, [sp, #24]
 800b7f4:	2900      	cmp	r1, #0
 800b7f6:	f43f ae4e 	beq.w	800b496 <_strtod_l+0x76>
 800b7fa:	dd23      	ble.n	800b844 <_strtod_l+0x424>
 800b7fc:	2916      	cmp	r1, #22
 800b7fe:	dc0b      	bgt.n	800b818 <_strtod_l+0x3f8>
 800b800:	4b66      	ldr	r3, [pc, #408]	; (800b99c <_strtod_l+0x57c>)
 800b802:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b806:	ed93 7b00 	vldr	d7, [r3]
 800b80a:	ec49 8b16 	vmov	d6, r8, r9
 800b80e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b812:	ec59 8b17 	vmov	r8, r9, d7
 800b816:	e63e      	b.n	800b496 <_strtod_l+0x76>
 800b818:	9806      	ldr	r0, [sp, #24]
 800b81a:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800b81e:	4281      	cmp	r1, r0
 800b820:	db1f      	blt.n	800b862 <_strtod_l+0x442>
 800b822:	4a5e      	ldr	r2, [pc, #376]	; (800b99c <_strtod_l+0x57c>)
 800b824:	f1c3 030f 	rsb	r3, r3, #15
 800b828:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800b82c:	ed91 7b00 	vldr	d7, [r1]
 800b830:	ec49 8b16 	vmov	d6, r8, r9
 800b834:	1ac3      	subs	r3, r0, r3
 800b836:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800b83a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b83e:	ed92 6b00 	vldr	d6, [r2]
 800b842:	e7e4      	b.n	800b80e <_strtod_l+0x3ee>
 800b844:	9906      	ldr	r1, [sp, #24]
 800b846:	3116      	adds	r1, #22
 800b848:	db0b      	blt.n	800b862 <_strtod_l+0x442>
 800b84a:	4b54      	ldr	r3, [pc, #336]	; (800b99c <_strtod_l+0x57c>)
 800b84c:	ebab 0505 	sub.w	r5, fp, r5
 800b850:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b854:	ed95 7b00 	vldr	d7, [r5]
 800b858:	ec49 8b16 	vmov	d6, r8, r9
 800b85c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b860:	e7d7      	b.n	800b812 <_strtod_l+0x3f2>
 800b862:	9906      	ldr	r1, [sp, #24]
 800b864:	1a9a      	subs	r2, r3, r2
 800b866:	440a      	add	r2, r1
 800b868:	2a00      	cmp	r2, #0
 800b86a:	dd6e      	ble.n	800b94a <_strtod_l+0x52a>
 800b86c:	f012 000f 	ands.w	r0, r2, #15
 800b870:	d00a      	beq.n	800b888 <_strtod_l+0x468>
 800b872:	494a      	ldr	r1, [pc, #296]	; (800b99c <_strtod_l+0x57c>)
 800b874:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b878:	ed91 7b00 	vldr	d7, [r1]
 800b87c:	ec49 8b16 	vmov	d6, r8, r9
 800b880:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b884:	ec59 8b17 	vmov	r8, r9, d7
 800b888:	f032 020f 	bics.w	r2, r2, #15
 800b88c:	d04e      	beq.n	800b92c <_strtod_l+0x50c>
 800b88e:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800b892:	dd22      	ble.n	800b8da <_strtod_l+0x4ba>
 800b894:	2500      	movs	r5, #0
 800b896:	462e      	mov	r6, r5
 800b898:	9507      	str	r5, [sp, #28]
 800b89a:	462f      	mov	r7, r5
 800b89c:	2322      	movs	r3, #34	; 0x22
 800b89e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b9a8 <_strtod_l+0x588>
 800b8a2:	6023      	str	r3, [r4, #0]
 800b8a4:	f04f 0800 	mov.w	r8, #0
 800b8a8:	9b07      	ldr	r3, [sp, #28]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	f43f adf3 	beq.w	800b496 <_strtod_l+0x76>
 800b8b0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f7ff f930 	bl	800ab18 <_Bfree>
 800b8b8:	4639      	mov	r1, r7
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	f7ff f92c 	bl	800ab18 <_Bfree>
 800b8c0:	4631      	mov	r1, r6
 800b8c2:	4620      	mov	r0, r4
 800b8c4:	f7ff f928 	bl	800ab18 <_Bfree>
 800b8c8:	9907      	ldr	r1, [sp, #28]
 800b8ca:	4620      	mov	r0, r4
 800b8cc:	f7ff f924 	bl	800ab18 <_Bfree>
 800b8d0:	4629      	mov	r1, r5
 800b8d2:	4620      	mov	r0, r4
 800b8d4:	f7ff f920 	bl	800ab18 <_Bfree>
 800b8d8:	e5dd      	b.n	800b496 <_strtod_l+0x76>
 800b8da:	2000      	movs	r0, #0
 800b8dc:	ec49 8b17 	vmov	d7, r8, r9
 800b8e0:	4f2f      	ldr	r7, [pc, #188]	; (800b9a0 <_strtod_l+0x580>)
 800b8e2:	1112      	asrs	r2, r2, #4
 800b8e4:	4601      	mov	r1, r0
 800b8e6:	2a01      	cmp	r2, #1
 800b8e8:	dc23      	bgt.n	800b932 <_strtod_l+0x512>
 800b8ea:	b108      	cbz	r0, 800b8f0 <_strtod_l+0x4d0>
 800b8ec:	ec59 8b17 	vmov	r8, r9, d7
 800b8f0:	4a2b      	ldr	r2, [pc, #172]	; (800b9a0 <_strtod_l+0x580>)
 800b8f2:	482c      	ldr	r0, [pc, #176]	; (800b9a4 <_strtod_l+0x584>)
 800b8f4:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b8f8:	ed92 7b00 	vldr	d7, [r2]
 800b8fc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b900:	ec49 8b16 	vmov	d6, r8, r9
 800b904:	4a28      	ldr	r2, [pc, #160]	; (800b9a8 <_strtod_l+0x588>)
 800b906:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b90a:	ee17 1a90 	vmov	r1, s15
 800b90e:	400a      	ands	r2, r1
 800b910:	4282      	cmp	r2, r0
 800b912:	ec59 8b17 	vmov	r8, r9, d7
 800b916:	d8bd      	bhi.n	800b894 <_strtod_l+0x474>
 800b918:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800b91c:	4282      	cmp	r2, r0
 800b91e:	bf86      	itte	hi
 800b920:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 800b9ac <_strtod_l+0x58c>
 800b924:	f04f 38ff 	movhi.w	r8, #4294967295
 800b928:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800b92c:	2200      	movs	r2, #0
 800b92e:	9205      	str	r2, [sp, #20]
 800b930:	e076      	b.n	800ba20 <_strtod_l+0x600>
 800b932:	f012 0f01 	tst.w	r2, #1
 800b936:	d004      	beq.n	800b942 <_strtod_l+0x522>
 800b938:	ed97 6b00 	vldr	d6, [r7]
 800b93c:	2001      	movs	r0, #1
 800b93e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b942:	3101      	adds	r1, #1
 800b944:	1052      	asrs	r2, r2, #1
 800b946:	3708      	adds	r7, #8
 800b948:	e7cd      	b.n	800b8e6 <_strtod_l+0x4c6>
 800b94a:	d0ef      	beq.n	800b92c <_strtod_l+0x50c>
 800b94c:	4252      	negs	r2, r2
 800b94e:	f012 000f 	ands.w	r0, r2, #15
 800b952:	d00a      	beq.n	800b96a <_strtod_l+0x54a>
 800b954:	4911      	ldr	r1, [pc, #68]	; (800b99c <_strtod_l+0x57c>)
 800b956:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b95a:	ed91 7b00 	vldr	d7, [r1]
 800b95e:	ec49 8b16 	vmov	d6, r8, r9
 800b962:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b966:	ec59 8b17 	vmov	r8, r9, d7
 800b96a:	1112      	asrs	r2, r2, #4
 800b96c:	d0de      	beq.n	800b92c <_strtod_l+0x50c>
 800b96e:	2a1f      	cmp	r2, #31
 800b970:	dd1e      	ble.n	800b9b0 <_strtod_l+0x590>
 800b972:	2500      	movs	r5, #0
 800b974:	462e      	mov	r6, r5
 800b976:	9507      	str	r5, [sp, #28]
 800b978:	462f      	mov	r7, r5
 800b97a:	2322      	movs	r3, #34	; 0x22
 800b97c:	f04f 0800 	mov.w	r8, #0
 800b980:	f04f 0900 	mov.w	r9, #0
 800b984:	6023      	str	r3, [r4, #0]
 800b986:	e78f      	b.n	800b8a8 <_strtod_l+0x488>
 800b988:	0800d7ad 	.word	0x0800d7ad
 800b98c:	0800d9d4 	.word	0x0800d9d4
 800b990:	0800d7a5 	.word	0x0800d7a5
 800b994:	0800d7dc 	.word	0x0800d7dc
 800b998:	0800db65 	.word	0x0800db65
 800b99c:	0800d8e8 	.word	0x0800d8e8
 800b9a0:	0800d8c0 	.word	0x0800d8c0
 800b9a4:	7ca00000 	.word	0x7ca00000
 800b9a8:	7ff00000 	.word	0x7ff00000
 800b9ac:	7fefffff 	.word	0x7fefffff
 800b9b0:	f012 0110 	ands.w	r1, r2, #16
 800b9b4:	bf18      	it	ne
 800b9b6:	216a      	movne	r1, #106	; 0x6a
 800b9b8:	9105      	str	r1, [sp, #20]
 800b9ba:	ec49 8b17 	vmov	d7, r8, r9
 800b9be:	49be      	ldr	r1, [pc, #760]	; (800bcb8 <_strtod_l+0x898>)
 800b9c0:	2000      	movs	r0, #0
 800b9c2:	07d7      	lsls	r7, r2, #31
 800b9c4:	d504      	bpl.n	800b9d0 <_strtod_l+0x5b0>
 800b9c6:	ed91 6b00 	vldr	d6, [r1]
 800b9ca:	2001      	movs	r0, #1
 800b9cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b9d0:	1052      	asrs	r2, r2, #1
 800b9d2:	f101 0108 	add.w	r1, r1, #8
 800b9d6:	d1f4      	bne.n	800b9c2 <_strtod_l+0x5a2>
 800b9d8:	b108      	cbz	r0, 800b9de <_strtod_l+0x5be>
 800b9da:	ec59 8b17 	vmov	r8, r9, d7
 800b9de:	9a05      	ldr	r2, [sp, #20]
 800b9e0:	b1ba      	cbz	r2, 800ba12 <_strtod_l+0x5f2>
 800b9e2:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800b9e6:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800b9ea:	2a00      	cmp	r2, #0
 800b9ec:	4648      	mov	r0, r9
 800b9ee:	dd10      	ble.n	800ba12 <_strtod_l+0x5f2>
 800b9f0:	2a1f      	cmp	r2, #31
 800b9f2:	f340 812c 	ble.w	800bc4e <_strtod_l+0x82e>
 800b9f6:	2a34      	cmp	r2, #52	; 0x34
 800b9f8:	bfde      	ittt	le
 800b9fa:	f04f 32ff 	movle.w	r2, #4294967295
 800b9fe:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800ba02:	408a      	lslle	r2, r1
 800ba04:	f04f 0800 	mov.w	r8, #0
 800ba08:	bfcc      	ite	gt
 800ba0a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ba0e:	ea02 0900 	andle.w	r9, r2, r0
 800ba12:	ec49 8b17 	vmov	d7, r8, r9
 800ba16:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ba1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba1e:	d0a8      	beq.n	800b972 <_strtod_l+0x552>
 800ba20:	9a07      	ldr	r2, [sp, #28]
 800ba22:	9200      	str	r2, [sp, #0]
 800ba24:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba26:	4632      	mov	r2, r6
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f7ff f8dd 	bl	800abe8 <__s2b>
 800ba2e:	9007      	str	r0, [sp, #28]
 800ba30:	2800      	cmp	r0, #0
 800ba32:	f43f af2f 	beq.w	800b894 <_strtod_l+0x474>
 800ba36:	9a06      	ldr	r2, [sp, #24]
 800ba38:	2a00      	cmp	r2, #0
 800ba3a:	ebab 0305 	sub.w	r3, fp, r5
 800ba3e:	ed9f 9b96 	vldr	d9, [pc, #600]	; 800bc98 <_strtod_l+0x878>
 800ba42:	bfa8      	it	ge
 800ba44:	2300      	movge	r3, #0
 800ba46:	ed9f ab96 	vldr	d10, [pc, #600]	; 800bca0 <_strtod_l+0x880>
 800ba4a:	ed9f bb97 	vldr	d11, [pc, #604]	; 800bca8 <_strtod_l+0x888>
 800ba4e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba50:	2500      	movs	r5, #0
 800ba52:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ba56:	930c      	str	r3, [sp, #48]	; 0x30
 800ba58:	462e      	mov	r6, r5
 800ba5a:	9b07      	ldr	r3, [sp, #28]
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	6859      	ldr	r1, [r3, #4]
 800ba60:	f7ff f81a 	bl	800aa98 <_Balloc>
 800ba64:	4607      	mov	r7, r0
 800ba66:	2800      	cmp	r0, #0
 800ba68:	f43f af18 	beq.w	800b89c <_strtod_l+0x47c>
 800ba6c:	9b07      	ldr	r3, [sp, #28]
 800ba6e:	691a      	ldr	r2, [r3, #16]
 800ba70:	3202      	adds	r2, #2
 800ba72:	f103 010c 	add.w	r1, r3, #12
 800ba76:	0092      	lsls	r2, r2, #2
 800ba78:	300c      	adds	r0, #12
 800ba7a:	f000 fd4f 	bl	800c51c <memcpy>
 800ba7e:	ec49 8b10 	vmov	d0, r8, r9
 800ba82:	aa14      	add	r2, sp, #80	; 0x50
 800ba84:	a913      	add	r1, sp, #76	; 0x4c
 800ba86:	4620      	mov	r0, r4
 800ba88:	f7ff fbe2 	bl	800b250 <__d2b>
 800ba8c:	ec49 8b18 	vmov	d8, r8, r9
 800ba90:	9012      	str	r0, [sp, #72]	; 0x48
 800ba92:	2800      	cmp	r0, #0
 800ba94:	f43f af02 	beq.w	800b89c <_strtod_l+0x47c>
 800ba98:	2101      	movs	r1, #1
 800ba9a:	4620      	mov	r0, r4
 800ba9c:	f7ff f93c 	bl	800ad18 <__i2b>
 800baa0:	4606      	mov	r6, r0
 800baa2:	2800      	cmp	r0, #0
 800baa4:	f43f aefa 	beq.w	800b89c <_strtod_l+0x47c>
 800baa8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800baaa:	9914      	ldr	r1, [sp, #80]	; 0x50
 800baac:	2b00      	cmp	r3, #0
 800baae:	bfab      	itete	ge
 800bab0:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800bab2:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800bab4:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800bab8:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800babc:	bfac      	ite	ge
 800babe:	eb03 0b02 	addge.w	fp, r3, r2
 800bac2:	eba2 0a03 	sublt.w	sl, r2, r3
 800bac6:	9a05      	ldr	r2, [sp, #20]
 800bac8:	1a9b      	subs	r3, r3, r2
 800baca:	440b      	add	r3, r1
 800bacc:	4a7b      	ldr	r2, [pc, #492]	; (800bcbc <_strtod_l+0x89c>)
 800bace:	3b01      	subs	r3, #1
 800bad0:	4293      	cmp	r3, r2
 800bad2:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800bad6:	f280 80cd 	bge.w	800bc74 <_strtod_l+0x854>
 800bada:	1ad2      	subs	r2, r2, r3
 800badc:	2a1f      	cmp	r2, #31
 800bade:	eba1 0102 	sub.w	r1, r1, r2
 800bae2:	f04f 0001 	mov.w	r0, #1
 800bae6:	f300 80b9 	bgt.w	800bc5c <_strtod_l+0x83c>
 800baea:	fa00 f302 	lsl.w	r3, r0, r2
 800baee:	930b      	str	r3, [sp, #44]	; 0x2c
 800baf0:	2300      	movs	r3, #0
 800baf2:	930a      	str	r3, [sp, #40]	; 0x28
 800baf4:	eb0b 0301 	add.w	r3, fp, r1
 800baf8:	9a05      	ldr	r2, [sp, #20]
 800bafa:	459b      	cmp	fp, r3
 800bafc:	448a      	add	sl, r1
 800bafe:	4492      	add	sl, r2
 800bb00:	465a      	mov	r2, fp
 800bb02:	bfa8      	it	ge
 800bb04:	461a      	movge	r2, r3
 800bb06:	4552      	cmp	r2, sl
 800bb08:	bfa8      	it	ge
 800bb0a:	4652      	movge	r2, sl
 800bb0c:	2a00      	cmp	r2, #0
 800bb0e:	bfc2      	ittt	gt
 800bb10:	1a9b      	subgt	r3, r3, r2
 800bb12:	ebaa 0a02 	subgt.w	sl, sl, r2
 800bb16:	ebab 0b02 	subgt.w	fp, fp, r2
 800bb1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb1c:	2a00      	cmp	r2, #0
 800bb1e:	dd18      	ble.n	800bb52 <_strtod_l+0x732>
 800bb20:	4631      	mov	r1, r6
 800bb22:	4620      	mov	r0, r4
 800bb24:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb26:	f7ff f9b7 	bl	800ae98 <__pow5mult>
 800bb2a:	4606      	mov	r6, r0
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	f43f aeb5 	beq.w	800b89c <_strtod_l+0x47c>
 800bb32:	4601      	mov	r1, r0
 800bb34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb36:	4620      	mov	r0, r4
 800bb38:	f7ff f904 	bl	800ad44 <__multiply>
 800bb3c:	900e      	str	r0, [sp, #56]	; 0x38
 800bb3e:	2800      	cmp	r0, #0
 800bb40:	f43f aeac 	beq.w	800b89c <_strtod_l+0x47c>
 800bb44:	9912      	ldr	r1, [sp, #72]	; 0x48
 800bb46:	4620      	mov	r0, r4
 800bb48:	f7fe ffe6 	bl	800ab18 <_Bfree>
 800bb4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb50:	9212      	str	r2, [sp, #72]	; 0x48
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	f300 8093 	bgt.w	800bc7e <_strtod_l+0x85e>
 800bb58:	9b06      	ldr	r3, [sp, #24]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	dd08      	ble.n	800bb70 <_strtod_l+0x750>
 800bb5e:	4639      	mov	r1, r7
 800bb60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb62:	4620      	mov	r0, r4
 800bb64:	f7ff f998 	bl	800ae98 <__pow5mult>
 800bb68:	4607      	mov	r7, r0
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	f43f ae96 	beq.w	800b89c <_strtod_l+0x47c>
 800bb70:	f1ba 0f00 	cmp.w	sl, #0
 800bb74:	dd08      	ble.n	800bb88 <_strtod_l+0x768>
 800bb76:	4639      	mov	r1, r7
 800bb78:	4652      	mov	r2, sl
 800bb7a:	4620      	mov	r0, r4
 800bb7c:	f7ff f9e6 	bl	800af4c <__lshift>
 800bb80:	4607      	mov	r7, r0
 800bb82:	2800      	cmp	r0, #0
 800bb84:	f43f ae8a 	beq.w	800b89c <_strtod_l+0x47c>
 800bb88:	f1bb 0f00 	cmp.w	fp, #0
 800bb8c:	dd08      	ble.n	800bba0 <_strtod_l+0x780>
 800bb8e:	4631      	mov	r1, r6
 800bb90:	465a      	mov	r2, fp
 800bb92:	4620      	mov	r0, r4
 800bb94:	f7ff f9da 	bl	800af4c <__lshift>
 800bb98:	4606      	mov	r6, r0
 800bb9a:	2800      	cmp	r0, #0
 800bb9c:	f43f ae7e 	beq.w	800b89c <_strtod_l+0x47c>
 800bba0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800bba2:	463a      	mov	r2, r7
 800bba4:	4620      	mov	r0, r4
 800bba6:	f7ff fa59 	bl	800b05c <__mdiff>
 800bbaa:	4605      	mov	r5, r0
 800bbac:	2800      	cmp	r0, #0
 800bbae:	f43f ae75 	beq.w	800b89c <_strtod_l+0x47c>
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800bbb8:	60c3      	str	r3, [r0, #12]
 800bbba:	4631      	mov	r1, r6
 800bbbc:	f7ff fa32 	bl	800b024 <__mcmp>
 800bbc0:	2800      	cmp	r0, #0
 800bbc2:	da7f      	bge.n	800bcc4 <_strtod_l+0x8a4>
 800bbc4:	ea5a 0a08 	orrs.w	sl, sl, r8
 800bbc8:	f040 80a5 	bne.w	800bd16 <_strtod_l+0x8f6>
 800bbcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	f040 80a0 	bne.w	800bd16 <_strtod_l+0x8f6>
 800bbd6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bbda:	0d1b      	lsrs	r3, r3, #20
 800bbdc:	051b      	lsls	r3, r3, #20
 800bbde:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bbe2:	f240 8098 	bls.w	800bd16 <_strtod_l+0x8f6>
 800bbe6:	696b      	ldr	r3, [r5, #20]
 800bbe8:	b91b      	cbnz	r3, 800bbf2 <_strtod_l+0x7d2>
 800bbea:	692b      	ldr	r3, [r5, #16]
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	f340 8092 	ble.w	800bd16 <_strtod_l+0x8f6>
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	4620      	mov	r0, r4
 800bbf8:	f7ff f9a8 	bl	800af4c <__lshift>
 800bbfc:	4631      	mov	r1, r6
 800bbfe:	4605      	mov	r5, r0
 800bc00:	f7ff fa10 	bl	800b024 <__mcmp>
 800bc04:	2800      	cmp	r0, #0
 800bc06:	f340 8086 	ble.w	800bd16 <_strtod_l+0x8f6>
 800bc0a:	9905      	ldr	r1, [sp, #20]
 800bc0c:	4a2c      	ldr	r2, [pc, #176]	; (800bcc0 <_strtod_l+0x8a0>)
 800bc0e:	464b      	mov	r3, r9
 800bc10:	2900      	cmp	r1, #0
 800bc12:	f000 809f 	beq.w	800bd54 <_strtod_l+0x934>
 800bc16:	ea02 0109 	and.w	r1, r2, r9
 800bc1a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bc1e:	f300 8099 	bgt.w	800bd54 <_strtod_l+0x934>
 800bc22:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bc26:	f77f aea8 	ble.w	800b97a <_strtod_l+0x55a>
 800bc2a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800bcb0 <_strtod_l+0x890>
 800bc2e:	ec49 8b16 	vmov	d6, r8, r9
 800bc32:	4b23      	ldr	r3, [pc, #140]	; (800bcc0 <_strtod_l+0x8a0>)
 800bc34:	ee26 7b07 	vmul.f64	d7, d6, d7
 800bc38:	ee17 2a90 	vmov	r2, s15
 800bc3c:	4013      	ands	r3, r2
 800bc3e:	ec59 8b17 	vmov	r8, r9, d7
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	f47f ae34 	bne.w	800b8b0 <_strtod_l+0x490>
 800bc48:	2322      	movs	r3, #34	; 0x22
 800bc4a:	6023      	str	r3, [r4, #0]
 800bc4c:	e630      	b.n	800b8b0 <_strtod_l+0x490>
 800bc4e:	f04f 31ff 	mov.w	r1, #4294967295
 800bc52:	fa01 f202 	lsl.w	r2, r1, r2
 800bc56:	ea02 0808 	and.w	r8, r2, r8
 800bc5a:	e6da      	b.n	800ba12 <_strtod_l+0x5f2>
 800bc5c:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800bc60:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800bc64:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800bc68:	33e2      	adds	r3, #226	; 0xe2
 800bc6a:	fa00 f303 	lsl.w	r3, r0, r3
 800bc6e:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800bc72:	e73f      	b.n	800baf4 <_strtod_l+0x6d4>
 800bc74:	2200      	movs	r2, #0
 800bc76:	2301      	movs	r3, #1
 800bc78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bc7c:	e73a      	b.n	800baf4 <_strtod_l+0x6d4>
 800bc7e:	9912      	ldr	r1, [sp, #72]	; 0x48
 800bc80:	461a      	mov	r2, r3
 800bc82:	4620      	mov	r0, r4
 800bc84:	f7ff f962 	bl	800af4c <__lshift>
 800bc88:	9012      	str	r0, [sp, #72]	; 0x48
 800bc8a:	2800      	cmp	r0, #0
 800bc8c:	f47f af64 	bne.w	800bb58 <_strtod_l+0x738>
 800bc90:	e604      	b.n	800b89c <_strtod_l+0x47c>
 800bc92:	bf00      	nop
 800bc94:	f3af 8000 	nop.w
 800bc98:	94a03595 	.word	0x94a03595
 800bc9c:	3fcfffff 	.word	0x3fcfffff
 800bca0:	94a03595 	.word	0x94a03595
 800bca4:	3fdfffff 	.word	0x3fdfffff
 800bca8:	35afe535 	.word	0x35afe535
 800bcac:	3fe00000 	.word	0x3fe00000
 800bcb0:	00000000 	.word	0x00000000
 800bcb4:	39500000 	.word	0x39500000
 800bcb8:	0800d9e8 	.word	0x0800d9e8
 800bcbc:	fffffc02 	.word	0xfffffc02
 800bcc0:	7ff00000 	.word	0x7ff00000
 800bcc4:	46cb      	mov	fp, r9
 800bcc6:	d15f      	bne.n	800bd88 <_strtod_l+0x968>
 800bcc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bccc:	f1ba 0f00 	cmp.w	sl, #0
 800bcd0:	d02a      	beq.n	800bd28 <_strtod_l+0x908>
 800bcd2:	4aa7      	ldr	r2, [pc, #668]	; (800bf70 <_strtod_l+0xb50>)
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d12b      	bne.n	800bd30 <_strtod_l+0x910>
 800bcd8:	9b05      	ldr	r3, [sp, #20]
 800bcda:	4642      	mov	r2, r8
 800bcdc:	b1fb      	cbz	r3, 800bd1e <_strtod_l+0x8fe>
 800bcde:	4ba5      	ldr	r3, [pc, #660]	; (800bf74 <_strtod_l+0xb54>)
 800bce0:	ea09 0303 	and.w	r3, r9, r3
 800bce4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bce8:	f04f 31ff 	mov.w	r1, #4294967295
 800bcec:	d81a      	bhi.n	800bd24 <_strtod_l+0x904>
 800bcee:	0d1b      	lsrs	r3, r3, #20
 800bcf0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bcf4:	fa01 f303 	lsl.w	r3, r1, r3
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	d119      	bne.n	800bd30 <_strtod_l+0x910>
 800bcfc:	4b9e      	ldr	r3, [pc, #632]	; (800bf78 <_strtod_l+0xb58>)
 800bcfe:	459b      	cmp	fp, r3
 800bd00:	d102      	bne.n	800bd08 <_strtod_l+0x8e8>
 800bd02:	3201      	adds	r2, #1
 800bd04:	f43f adca 	beq.w	800b89c <_strtod_l+0x47c>
 800bd08:	4b9a      	ldr	r3, [pc, #616]	; (800bf74 <_strtod_l+0xb54>)
 800bd0a:	ea0b 0303 	and.w	r3, fp, r3
 800bd0e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800bd12:	f04f 0800 	mov.w	r8, #0
 800bd16:	9b05      	ldr	r3, [sp, #20]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d186      	bne.n	800bc2a <_strtod_l+0x80a>
 800bd1c:	e5c8      	b.n	800b8b0 <_strtod_l+0x490>
 800bd1e:	f04f 33ff 	mov.w	r3, #4294967295
 800bd22:	e7e9      	b.n	800bcf8 <_strtod_l+0x8d8>
 800bd24:	460b      	mov	r3, r1
 800bd26:	e7e7      	b.n	800bcf8 <_strtod_l+0x8d8>
 800bd28:	ea53 0308 	orrs.w	r3, r3, r8
 800bd2c:	f43f af6d 	beq.w	800bc0a <_strtod_l+0x7ea>
 800bd30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd32:	b1cb      	cbz	r3, 800bd68 <_strtod_l+0x948>
 800bd34:	ea13 0f0b 	tst.w	r3, fp
 800bd38:	d0ed      	beq.n	800bd16 <_strtod_l+0x8f6>
 800bd3a:	9a05      	ldr	r2, [sp, #20]
 800bd3c:	4640      	mov	r0, r8
 800bd3e:	4649      	mov	r1, r9
 800bd40:	f1ba 0f00 	cmp.w	sl, #0
 800bd44:	d014      	beq.n	800bd70 <_strtod_l+0x950>
 800bd46:	f7ff fb51 	bl	800b3ec <sulp>
 800bd4a:	ee38 7b00 	vadd.f64	d7, d8, d0
 800bd4e:	ec59 8b17 	vmov	r8, r9, d7
 800bd52:	e7e0      	b.n	800bd16 <_strtod_l+0x8f6>
 800bd54:	4013      	ands	r3, r2
 800bd56:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bd5a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800bd5e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800bd62:	f04f 38ff 	mov.w	r8, #4294967295
 800bd66:	e7d6      	b.n	800bd16 <_strtod_l+0x8f6>
 800bd68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd6a:	ea13 0f08 	tst.w	r3, r8
 800bd6e:	e7e3      	b.n	800bd38 <_strtod_l+0x918>
 800bd70:	f7ff fb3c 	bl	800b3ec <sulp>
 800bd74:	ee38 0b40 	vsub.f64	d0, d8, d0
 800bd78:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800bd7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd80:	ec59 8b10 	vmov	r8, r9, d0
 800bd84:	d1c7      	bne.n	800bd16 <_strtod_l+0x8f6>
 800bd86:	e5f8      	b.n	800b97a <_strtod_l+0x55a>
 800bd88:	4631      	mov	r1, r6
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	f7ff faba 	bl	800b304 <__ratio>
 800bd90:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800bd94:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800bd98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd9c:	d85f      	bhi.n	800be5e <_strtod_l+0xa3e>
 800bd9e:	f1ba 0f00 	cmp.w	sl, #0
 800bda2:	d166      	bne.n	800be72 <_strtod_l+0xa52>
 800bda4:	f1b8 0f00 	cmp.w	r8, #0
 800bda8:	d14d      	bne.n	800be46 <_strtod_l+0xa26>
 800bdaa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bdae:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d162      	bne.n	800be7c <_strtod_l+0xa5c>
 800bdb6:	eeb4 0bcd 	vcmpe.f64	d0, d13
 800bdba:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800bdbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdc2:	d401      	bmi.n	800bdc8 <_strtod_l+0x9a8>
 800bdc4:	ee20 db0d 	vmul.f64	d13, d0, d13
 800bdc8:	eeb1 cb4d 	vneg.f64	d12, d13
 800bdcc:	4869      	ldr	r0, [pc, #420]	; (800bf74 <_strtod_l+0xb54>)
 800bdce:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 800bf80 <_strtod_l+0xb60>
 800bdd2:	ea0b 0100 	and.w	r1, fp, r0
 800bdd6:	4561      	cmp	r1, ip
 800bdd8:	ec53 2b1c 	vmov	r2, r3, d12
 800bddc:	d17a      	bne.n	800bed4 <_strtod_l+0xab4>
 800bdde:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800bde2:	ec49 8b10 	vmov	d0, r8, r9
 800bde6:	910a      	str	r1, [sp, #40]	; 0x28
 800bde8:	f7ff f9c2 	bl	800b170 <__ulp>
 800bdec:	ec49 8b1e 	vmov	d14, r8, r9
 800bdf0:	4860      	ldr	r0, [pc, #384]	; (800bf74 <_strtod_l+0xb54>)
 800bdf2:	eea0 eb0c 	vfma.f64	d14, d0, d12
 800bdf6:	ee1e 3a90 	vmov	r3, s29
 800bdfa:	4a60      	ldr	r2, [pc, #384]	; (800bf7c <_strtod_l+0xb5c>)
 800bdfc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bdfe:	4018      	ands	r0, r3
 800be00:	4290      	cmp	r0, r2
 800be02:	ec59 8b1e 	vmov	r8, r9, d14
 800be06:	d93c      	bls.n	800be82 <_strtod_l+0xa62>
 800be08:	ee18 2a90 	vmov	r2, s17
 800be0c:	4b5a      	ldr	r3, [pc, #360]	; (800bf78 <_strtod_l+0xb58>)
 800be0e:	429a      	cmp	r2, r3
 800be10:	d104      	bne.n	800be1c <_strtod_l+0x9fc>
 800be12:	ee18 3a10 	vmov	r3, s16
 800be16:	3301      	adds	r3, #1
 800be18:	f43f ad40 	beq.w	800b89c <_strtod_l+0x47c>
 800be1c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 800bf78 <_strtod_l+0xb58>
 800be20:	f04f 38ff 	mov.w	r8, #4294967295
 800be24:	9912      	ldr	r1, [sp, #72]	; 0x48
 800be26:	4620      	mov	r0, r4
 800be28:	f7fe fe76 	bl	800ab18 <_Bfree>
 800be2c:	4639      	mov	r1, r7
 800be2e:	4620      	mov	r0, r4
 800be30:	f7fe fe72 	bl	800ab18 <_Bfree>
 800be34:	4631      	mov	r1, r6
 800be36:	4620      	mov	r0, r4
 800be38:	f7fe fe6e 	bl	800ab18 <_Bfree>
 800be3c:	4629      	mov	r1, r5
 800be3e:	4620      	mov	r0, r4
 800be40:	f7fe fe6a 	bl	800ab18 <_Bfree>
 800be44:	e609      	b.n	800ba5a <_strtod_l+0x63a>
 800be46:	f1b8 0f01 	cmp.w	r8, #1
 800be4a:	d103      	bne.n	800be54 <_strtod_l+0xa34>
 800be4c:	f1b9 0f00 	cmp.w	r9, #0
 800be50:	f43f ad93 	beq.w	800b97a <_strtod_l+0x55a>
 800be54:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 800be58:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800be5c:	e7b6      	b.n	800bdcc <_strtod_l+0x9ac>
 800be5e:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800be62:	ee20 db0d 	vmul.f64	d13, d0, d13
 800be66:	f1ba 0f00 	cmp.w	sl, #0
 800be6a:	d0ad      	beq.n	800bdc8 <_strtod_l+0x9a8>
 800be6c:	eeb0 cb4d 	vmov.f64	d12, d13
 800be70:	e7ac      	b.n	800bdcc <_strtod_l+0x9ac>
 800be72:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 800be76:	eeb0 db4c 	vmov.f64	d13, d12
 800be7a:	e7a7      	b.n	800bdcc <_strtod_l+0x9ac>
 800be7c:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 800be80:	e7a4      	b.n	800bdcc <_strtod_l+0x9ac>
 800be82:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800be86:	9b05      	ldr	r3, [sp, #20]
 800be88:	46cb      	mov	fp, r9
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d1ca      	bne.n	800be24 <_strtod_l+0xa04>
 800be8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800be92:	0d1b      	lsrs	r3, r3, #20
 800be94:	051b      	lsls	r3, r3, #20
 800be96:	4299      	cmp	r1, r3
 800be98:	d1c4      	bne.n	800be24 <_strtod_l+0xa04>
 800be9a:	ec51 0b1d 	vmov	r0, r1, d13
 800be9e:	f7f4 fbfb 	bl	8000698 <__aeabi_d2lz>
 800bea2:	f7f4 fbb3 	bl	800060c <__aeabi_l2d>
 800bea6:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 800beaa:	ec41 0b17 	vmov	d7, r0, r1
 800beae:	ea4b 0b08 	orr.w	fp, fp, r8
 800beb2:	ea5b 0b0a 	orrs.w	fp, fp, sl
 800beb6:	ee3d db47 	vsub.f64	d13, d13, d7
 800beba:	d03c      	beq.n	800bf36 <_strtod_l+0xb16>
 800bebc:	eeb4 dbca 	vcmpe.f64	d13, d10
 800bec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bec4:	f53f acf4 	bmi.w	800b8b0 <_strtod_l+0x490>
 800bec8:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800becc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bed0:	dda8      	ble.n	800be24 <_strtod_l+0xa04>
 800bed2:	e4ed      	b.n	800b8b0 <_strtod_l+0x490>
 800bed4:	9805      	ldr	r0, [sp, #20]
 800bed6:	b1f0      	cbz	r0, 800bf16 <_strtod_l+0xaf6>
 800bed8:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800bedc:	d81b      	bhi.n	800bf16 <_strtod_l+0xaf6>
 800bede:	ed9f 7b22 	vldr	d7, [pc, #136]	; 800bf68 <_strtod_l+0xb48>
 800bee2:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800bee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beea:	d811      	bhi.n	800bf10 <_strtod_l+0xaf0>
 800beec:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800bef0:	ee1d 3a10 	vmov	r3, s26
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	bf38      	it	cc
 800bef8:	2301      	movcc	r3, #1
 800befa:	ee0d 3a10 	vmov	s26, r3
 800befe:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800bf02:	f1ba 0f00 	cmp.w	sl, #0
 800bf06:	d113      	bne.n	800bf30 <_strtod_l+0xb10>
 800bf08:	eeb1 7b4d 	vneg.f64	d7, d13
 800bf0c:	ec53 2b17 	vmov	r2, r3, d7
 800bf10:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800bf14:	1a43      	subs	r3, r0, r1
 800bf16:	eeb0 0b48 	vmov.f64	d0, d8
 800bf1a:	ec43 2b1c 	vmov	d12, r2, r3
 800bf1e:	910a      	str	r1, [sp, #40]	; 0x28
 800bf20:	f7ff f926 	bl	800b170 <__ulp>
 800bf24:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bf26:	eeac 8b00 	vfma.f64	d8, d12, d0
 800bf2a:	ec59 8b18 	vmov	r8, r9, d8
 800bf2e:	e7aa      	b.n	800be86 <_strtod_l+0xa66>
 800bf30:	eeb0 7b4d 	vmov.f64	d7, d13
 800bf34:	e7ea      	b.n	800bf0c <_strtod_l+0xaec>
 800bf36:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800bf3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf3e:	f57f af71 	bpl.w	800be24 <_strtod_l+0xa04>
 800bf42:	e4b5      	b.n	800b8b0 <_strtod_l+0x490>
 800bf44:	2300      	movs	r3, #0
 800bf46:	9308      	str	r3, [sp, #32]
 800bf48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bf4c:	6013      	str	r3, [r2, #0]
 800bf4e:	f7ff baa6 	b.w	800b49e <_strtod_l+0x7e>
 800bf52:	2a65      	cmp	r2, #101	; 0x65
 800bf54:	f43f aba2 	beq.w	800b69c <_strtod_l+0x27c>
 800bf58:	2a45      	cmp	r2, #69	; 0x45
 800bf5a:	f43f ab9f 	beq.w	800b69c <_strtod_l+0x27c>
 800bf5e:	2101      	movs	r1, #1
 800bf60:	f7ff bbd8 	b.w	800b714 <_strtod_l+0x2f4>
 800bf64:	f3af 8000 	nop.w
 800bf68:	ffc00000 	.word	0xffc00000
 800bf6c:	41dfffff 	.word	0x41dfffff
 800bf70:	000fffff 	.word	0x000fffff
 800bf74:	7ff00000 	.word	0x7ff00000
 800bf78:	7fefffff 	.word	0x7fefffff
 800bf7c:	7c9fffff 	.word	0x7c9fffff
 800bf80:	7fe00000 	.word	0x7fe00000

0800bf84 <_strtod_r>:
 800bf84:	4b01      	ldr	r3, [pc, #4]	; (800bf8c <_strtod_r+0x8>)
 800bf86:	f7ff ba4b 	b.w	800b420 <_strtod_l>
 800bf8a:	bf00      	nop
 800bf8c:	20000078 	.word	0x20000078

0800bf90 <_strtol_l.constprop.0>:
 800bf90:	2b01      	cmp	r3, #1
 800bf92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf96:	d001      	beq.n	800bf9c <_strtol_l.constprop.0+0xc>
 800bf98:	2b24      	cmp	r3, #36	; 0x24
 800bf9a:	d906      	bls.n	800bfaa <_strtol_l.constprop.0+0x1a>
 800bf9c:	f7fd fe52 	bl	8009c44 <__errno>
 800bfa0:	2316      	movs	r3, #22
 800bfa2:	6003      	str	r3, [r0, #0]
 800bfa4:	2000      	movs	r0, #0
 800bfa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfaa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c090 <_strtol_l.constprop.0+0x100>
 800bfae:	460d      	mov	r5, r1
 800bfb0:	462e      	mov	r6, r5
 800bfb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bfb6:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800bfba:	f017 0708 	ands.w	r7, r7, #8
 800bfbe:	d1f7      	bne.n	800bfb0 <_strtol_l.constprop.0+0x20>
 800bfc0:	2c2d      	cmp	r4, #45	; 0x2d
 800bfc2:	d132      	bne.n	800c02a <_strtol_l.constprop.0+0x9a>
 800bfc4:	782c      	ldrb	r4, [r5, #0]
 800bfc6:	2701      	movs	r7, #1
 800bfc8:	1cb5      	adds	r5, r6, #2
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d05b      	beq.n	800c086 <_strtol_l.constprop.0+0xf6>
 800bfce:	2b10      	cmp	r3, #16
 800bfd0:	d109      	bne.n	800bfe6 <_strtol_l.constprop.0+0x56>
 800bfd2:	2c30      	cmp	r4, #48	; 0x30
 800bfd4:	d107      	bne.n	800bfe6 <_strtol_l.constprop.0+0x56>
 800bfd6:	782c      	ldrb	r4, [r5, #0]
 800bfd8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800bfdc:	2c58      	cmp	r4, #88	; 0x58
 800bfde:	d14d      	bne.n	800c07c <_strtol_l.constprop.0+0xec>
 800bfe0:	786c      	ldrb	r4, [r5, #1]
 800bfe2:	2310      	movs	r3, #16
 800bfe4:	3502      	adds	r5, #2
 800bfe6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800bfea:	f108 38ff 	add.w	r8, r8, #4294967295
 800bfee:	f04f 0e00 	mov.w	lr, #0
 800bff2:	fbb8 f9f3 	udiv	r9, r8, r3
 800bff6:	4676      	mov	r6, lr
 800bff8:	fb03 8a19 	mls	sl, r3, r9, r8
 800bffc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c000:	f1bc 0f09 	cmp.w	ip, #9
 800c004:	d816      	bhi.n	800c034 <_strtol_l.constprop.0+0xa4>
 800c006:	4664      	mov	r4, ip
 800c008:	42a3      	cmp	r3, r4
 800c00a:	dd24      	ble.n	800c056 <_strtol_l.constprop.0+0xc6>
 800c00c:	f1be 3fff 	cmp.w	lr, #4294967295
 800c010:	d008      	beq.n	800c024 <_strtol_l.constprop.0+0x94>
 800c012:	45b1      	cmp	r9, r6
 800c014:	d31c      	bcc.n	800c050 <_strtol_l.constprop.0+0xc0>
 800c016:	d101      	bne.n	800c01c <_strtol_l.constprop.0+0x8c>
 800c018:	45a2      	cmp	sl, r4
 800c01a:	db19      	blt.n	800c050 <_strtol_l.constprop.0+0xc0>
 800c01c:	fb06 4603 	mla	r6, r6, r3, r4
 800c020:	f04f 0e01 	mov.w	lr, #1
 800c024:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c028:	e7e8      	b.n	800bffc <_strtol_l.constprop.0+0x6c>
 800c02a:	2c2b      	cmp	r4, #43	; 0x2b
 800c02c:	bf04      	itt	eq
 800c02e:	782c      	ldrbeq	r4, [r5, #0]
 800c030:	1cb5      	addeq	r5, r6, #2
 800c032:	e7ca      	b.n	800bfca <_strtol_l.constprop.0+0x3a>
 800c034:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c038:	f1bc 0f19 	cmp.w	ip, #25
 800c03c:	d801      	bhi.n	800c042 <_strtol_l.constprop.0+0xb2>
 800c03e:	3c37      	subs	r4, #55	; 0x37
 800c040:	e7e2      	b.n	800c008 <_strtol_l.constprop.0+0x78>
 800c042:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c046:	f1bc 0f19 	cmp.w	ip, #25
 800c04a:	d804      	bhi.n	800c056 <_strtol_l.constprop.0+0xc6>
 800c04c:	3c57      	subs	r4, #87	; 0x57
 800c04e:	e7db      	b.n	800c008 <_strtol_l.constprop.0+0x78>
 800c050:	f04f 3eff 	mov.w	lr, #4294967295
 800c054:	e7e6      	b.n	800c024 <_strtol_l.constprop.0+0x94>
 800c056:	f1be 3fff 	cmp.w	lr, #4294967295
 800c05a:	d105      	bne.n	800c068 <_strtol_l.constprop.0+0xd8>
 800c05c:	2322      	movs	r3, #34	; 0x22
 800c05e:	6003      	str	r3, [r0, #0]
 800c060:	4646      	mov	r6, r8
 800c062:	b942      	cbnz	r2, 800c076 <_strtol_l.constprop.0+0xe6>
 800c064:	4630      	mov	r0, r6
 800c066:	e79e      	b.n	800bfa6 <_strtol_l.constprop.0+0x16>
 800c068:	b107      	cbz	r7, 800c06c <_strtol_l.constprop.0+0xdc>
 800c06a:	4276      	negs	r6, r6
 800c06c:	2a00      	cmp	r2, #0
 800c06e:	d0f9      	beq.n	800c064 <_strtol_l.constprop.0+0xd4>
 800c070:	f1be 0f00 	cmp.w	lr, #0
 800c074:	d000      	beq.n	800c078 <_strtol_l.constprop.0+0xe8>
 800c076:	1e69      	subs	r1, r5, #1
 800c078:	6011      	str	r1, [r2, #0]
 800c07a:	e7f3      	b.n	800c064 <_strtol_l.constprop.0+0xd4>
 800c07c:	2430      	movs	r4, #48	; 0x30
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d1b1      	bne.n	800bfe6 <_strtol_l.constprop.0+0x56>
 800c082:	2308      	movs	r3, #8
 800c084:	e7af      	b.n	800bfe6 <_strtol_l.constprop.0+0x56>
 800c086:	2c30      	cmp	r4, #48	; 0x30
 800c088:	d0a5      	beq.n	800bfd6 <_strtol_l.constprop.0+0x46>
 800c08a:	230a      	movs	r3, #10
 800c08c:	e7ab      	b.n	800bfe6 <_strtol_l.constprop.0+0x56>
 800c08e:	bf00      	nop
 800c090:	0800da11 	.word	0x0800da11

0800c094 <_strtol_r>:
 800c094:	f7ff bf7c 	b.w	800bf90 <_strtol_l.constprop.0>

0800c098 <__ssputs_r>:
 800c098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c09c:	688e      	ldr	r6, [r1, #8]
 800c09e:	461f      	mov	r7, r3
 800c0a0:	42be      	cmp	r6, r7
 800c0a2:	680b      	ldr	r3, [r1, #0]
 800c0a4:	4682      	mov	sl, r0
 800c0a6:	460c      	mov	r4, r1
 800c0a8:	4690      	mov	r8, r2
 800c0aa:	d82c      	bhi.n	800c106 <__ssputs_r+0x6e>
 800c0ac:	898a      	ldrh	r2, [r1, #12]
 800c0ae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c0b2:	d026      	beq.n	800c102 <__ssputs_r+0x6a>
 800c0b4:	6965      	ldr	r5, [r4, #20]
 800c0b6:	6909      	ldr	r1, [r1, #16]
 800c0b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c0bc:	eba3 0901 	sub.w	r9, r3, r1
 800c0c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c0c4:	1c7b      	adds	r3, r7, #1
 800c0c6:	444b      	add	r3, r9
 800c0c8:	106d      	asrs	r5, r5, #1
 800c0ca:	429d      	cmp	r5, r3
 800c0cc:	bf38      	it	cc
 800c0ce:	461d      	movcc	r5, r3
 800c0d0:	0553      	lsls	r3, r2, #21
 800c0d2:	d527      	bpl.n	800c124 <__ssputs_r+0x8c>
 800c0d4:	4629      	mov	r1, r5
 800c0d6:	f7fe fc53 	bl	800a980 <_malloc_r>
 800c0da:	4606      	mov	r6, r0
 800c0dc:	b360      	cbz	r0, 800c138 <__ssputs_r+0xa0>
 800c0de:	6921      	ldr	r1, [r4, #16]
 800c0e0:	464a      	mov	r2, r9
 800c0e2:	f000 fa1b 	bl	800c51c <memcpy>
 800c0e6:	89a3      	ldrh	r3, [r4, #12]
 800c0e8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c0ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0f0:	81a3      	strh	r3, [r4, #12]
 800c0f2:	6126      	str	r6, [r4, #16]
 800c0f4:	6165      	str	r5, [r4, #20]
 800c0f6:	444e      	add	r6, r9
 800c0f8:	eba5 0509 	sub.w	r5, r5, r9
 800c0fc:	6026      	str	r6, [r4, #0]
 800c0fe:	60a5      	str	r5, [r4, #8]
 800c100:	463e      	mov	r6, r7
 800c102:	42be      	cmp	r6, r7
 800c104:	d900      	bls.n	800c108 <__ssputs_r+0x70>
 800c106:	463e      	mov	r6, r7
 800c108:	6820      	ldr	r0, [r4, #0]
 800c10a:	4632      	mov	r2, r6
 800c10c:	4641      	mov	r1, r8
 800c10e:	f000 f9c9 	bl	800c4a4 <memmove>
 800c112:	68a3      	ldr	r3, [r4, #8]
 800c114:	1b9b      	subs	r3, r3, r6
 800c116:	60a3      	str	r3, [r4, #8]
 800c118:	6823      	ldr	r3, [r4, #0]
 800c11a:	4433      	add	r3, r6
 800c11c:	6023      	str	r3, [r4, #0]
 800c11e:	2000      	movs	r0, #0
 800c120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c124:	462a      	mov	r2, r5
 800c126:	f000 fdac 	bl	800cc82 <_realloc_r>
 800c12a:	4606      	mov	r6, r0
 800c12c:	2800      	cmp	r0, #0
 800c12e:	d1e0      	bne.n	800c0f2 <__ssputs_r+0x5a>
 800c130:	6921      	ldr	r1, [r4, #16]
 800c132:	4650      	mov	r0, sl
 800c134:	f7fe fbb0 	bl	800a898 <_free_r>
 800c138:	230c      	movs	r3, #12
 800c13a:	f8ca 3000 	str.w	r3, [sl]
 800c13e:	89a3      	ldrh	r3, [r4, #12]
 800c140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c144:	81a3      	strh	r3, [r4, #12]
 800c146:	f04f 30ff 	mov.w	r0, #4294967295
 800c14a:	e7e9      	b.n	800c120 <__ssputs_r+0x88>

0800c14c <_svfiprintf_r>:
 800c14c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c150:	4698      	mov	r8, r3
 800c152:	898b      	ldrh	r3, [r1, #12]
 800c154:	061b      	lsls	r3, r3, #24
 800c156:	b09d      	sub	sp, #116	; 0x74
 800c158:	4607      	mov	r7, r0
 800c15a:	460d      	mov	r5, r1
 800c15c:	4614      	mov	r4, r2
 800c15e:	d50e      	bpl.n	800c17e <_svfiprintf_r+0x32>
 800c160:	690b      	ldr	r3, [r1, #16]
 800c162:	b963      	cbnz	r3, 800c17e <_svfiprintf_r+0x32>
 800c164:	2140      	movs	r1, #64	; 0x40
 800c166:	f7fe fc0b 	bl	800a980 <_malloc_r>
 800c16a:	6028      	str	r0, [r5, #0]
 800c16c:	6128      	str	r0, [r5, #16]
 800c16e:	b920      	cbnz	r0, 800c17a <_svfiprintf_r+0x2e>
 800c170:	230c      	movs	r3, #12
 800c172:	603b      	str	r3, [r7, #0]
 800c174:	f04f 30ff 	mov.w	r0, #4294967295
 800c178:	e0d0      	b.n	800c31c <_svfiprintf_r+0x1d0>
 800c17a:	2340      	movs	r3, #64	; 0x40
 800c17c:	616b      	str	r3, [r5, #20]
 800c17e:	2300      	movs	r3, #0
 800c180:	9309      	str	r3, [sp, #36]	; 0x24
 800c182:	2320      	movs	r3, #32
 800c184:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c188:	f8cd 800c 	str.w	r8, [sp, #12]
 800c18c:	2330      	movs	r3, #48	; 0x30
 800c18e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c334 <_svfiprintf_r+0x1e8>
 800c192:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c196:	f04f 0901 	mov.w	r9, #1
 800c19a:	4623      	mov	r3, r4
 800c19c:	469a      	mov	sl, r3
 800c19e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1a2:	b10a      	cbz	r2, 800c1a8 <_svfiprintf_r+0x5c>
 800c1a4:	2a25      	cmp	r2, #37	; 0x25
 800c1a6:	d1f9      	bne.n	800c19c <_svfiprintf_r+0x50>
 800c1a8:	ebba 0b04 	subs.w	fp, sl, r4
 800c1ac:	d00b      	beq.n	800c1c6 <_svfiprintf_r+0x7a>
 800c1ae:	465b      	mov	r3, fp
 800c1b0:	4622      	mov	r2, r4
 800c1b2:	4629      	mov	r1, r5
 800c1b4:	4638      	mov	r0, r7
 800c1b6:	f7ff ff6f 	bl	800c098 <__ssputs_r>
 800c1ba:	3001      	adds	r0, #1
 800c1bc:	f000 80a9 	beq.w	800c312 <_svfiprintf_r+0x1c6>
 800c1c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1c2:	445a      	add	r2, fp
 800c1c4:	9209      	str	r2, [sp, #36]	; 0x24
 800c1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	f000 80a1 	beq.w	800c312 <_svfiprintf_r+0x1c6>
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	f04f 32ff 	mov.w	r2, #4294967295
 800c1d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1da:	f10a 0a01 	add.w	sl, sl, #1
 800c1de:	9304      	str	r3, [sp, #16]
 800c1e0:	9307      	str	r3, [sp, #28]
 800c1e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c1e6:	931a      	str	r3, [sp, #104]	; 0x68
 800c1e8:	4654      	mov	r4, sl
 800c1ea:	2205      	movs	r2, #5
 800c1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1f0:	4850      	ldr	r0, [pc, #320]	; (800c334 <_svfiprintf_r+0x1e8>)
 800c1f2:	f7f4 f825 	bl	8000240 <memchr>
 800c1f6:	9a04      	ldr	r2, [sp, #16]
 800c1f8:	b9d8      	cbnz	r0, 800c232 <_svfiprintf_r+0xe6>
 800c1fa:	06d0      	lsls	r0, r2, #27
 800c1fc:	bf44      	itt	mi
 800c1fe:	2320      	movmi	r3, #32
 800c200:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c204:	0711      	lsls	r1, r2, #28
 800c206:	bf44      	itt	mi
 800c208:	232b      	movmi	r3, #43	; 0x2b
 800c20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c20e:	f89a 3000 	ldrb.w	r3, [sl]
 800c212:	2b2a      	cmp	r3, #42	; 0x2a
 800c214:	d015      	beq.n	800c242 <_svfiprintf_r+0xf6>
 800c216:	9a07      	ldr	r2, [sp, #28]
 800c218:	4654      	mov	r4, sl
 800c21a:	2000      	movs	r0, #0
 800c21c:	f04f 0c0a 	mov.w	ip, #10
 800c220:	4621      	mov	r1, r4
 800c222:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c226:	3b30      	subs	r3, #48	; 0x30
 800c228:	2b09      	cmp	r3, #9
 800c22a:	d94d      	bls.n	800c2c8 <_svfiprintf_r+0x17c>
 800c22c:	b1b0      	cbz	r0, 800c25c <_svfiprintf_r+0x110>
 800c22e:	9207      	str	r2, [sp, #28]
 800c230:	e014      	b.n	800c25c <_svfiprintf_r+0x110>
 800c232:	eba0 0308 	sub.w	r3, r0, r8
 800c236:	fa09 f303 	lsl.w	r3, r9, r3
 800c23a:	4313      	orrs	r3, r2
 800c23c:	9304      	str	r3, [sp, #16]
 800c23e:	46a2      	mov	sl, r4
 800c240:	e7d2      	b.n	800c1e8 <_svfiprintf_r+0x9c>
 800c242:	9b03      	ldr	r3, [sp, #12]
 800c244:	1d19      	adds	r1, r3, #4
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	9103      	str	r1, [sp, #12]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	bfbb      	ittet	lt
 800c24e:	425b      	neglt	r3, r3
 800c250:	f042 0202 	orrlt.w	r2, r2, #2
 800c254:	9307      	strge	r3, [sp, #28]
 800c256:	9307      	strlt	r3, [sp, #28]
 800c258:	bfb8      	it	lt
 800c25a:	9204      	strlt	r2, [sp, #16]
 800c25c:	7823      	ldrb	r3, [r4, #0]
 800c25e:	2b2e      	cmp	r3, #46	; 0x2e
 800c260:	d10c      	bne.n	800c27c <_svfiprintf_r+0x130>
 800c262:	7863      	ldrb	r3, [r4, #1]
 800c264:	2b2a      	cmp	r3, #42	; 0x2a
 800c266:	d134      	bne.n	800c2d2 <_svfiprintf_r+0x186>
 800c268:	9b03      	ldr	r3, [sp, #12]
 800c26a:	1d1a      	adds	r2, r3, #4
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	9203      	str	r2, [sp, #12]
 800c270:	2b00      	cmp	r3, #0
 800c272:	bfb8      	it	lt
 800c274:	f04f 33ff 	movlt.w	r3, #4294967295
 800c278:	3402      	adds	r4, #2
 800c27a:	9305      	str	r3, [sp, #20]
 800c27c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c344 <_svfiprintf_r+0x1f8>
 800c280:	7821      	ldrb	r1, [r4, #0]
 800c282:	2203      	movs	r2, #3
 800c284:	4650      	mov	r0, sl
 800c286:	f7f3 ffdb 	bl	8000240 <memchr>
 800c28a:	b138      	cbz	r0, 800c29c <_svfiprintf_r+0x150>
 800c28c:	9b04      	ldr	r3, [sp, #16]
 800c28e:	eba0 000a 	sub.w	r0, r0, sl
 800c292:	2240      	movs	r2, #64	; 0x40
 800c294:	4082      	lsls	r2, r0
 800c296:	4313      	orrs	r3, r2
 800c298:	3401      	adds	r4, #1
 800c29a:	9304      	str	r3, [sp, #16]
 800c29c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2a0:	4825      	ldr	r0, [pc, #148]	; (800c338 <_svfiprintf_r+0x1ec>)
 800c2a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c2a6:	2206      	movs	r2, #6
 800c2a8:	f7f3 ffca 	bl	8000240 <memchr>
 800c2ac:	2800      	cmp	r0, #0
 800c2ae:	d038      	beq.n	800c322 <_svfiprintf_r+0x1d6>
 800c2b0:	4b22      	ldr	r3, [pc, #136]	; (800c33c <_svfiprintf_r+0x1f0>)
 800c2b2:	bb1b      	cbnz	r3, 800c2fc <_svfiprintf_r+0x1b0>
 800c2b4:	9b03      	ldr	r3, [sp, #12]
 800c2b6:	3307      	adds	r3, #7
 800c2b8:	f023 0307 	bic.w	r3, r3, #7
 800c2bc:	3308      	adds	r3, #8
 800c2be:	9303      	str	r3, [sp, #12]
 800c2c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2c2:	4433      	add	r3, r6
 800c2c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c2c6:	e768      	b.n	800c19a <_svfiprintf_r+0x4e>
 800c2c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2cc:	460c      	mov	r4, r1
 800c2ce:	2001      	movs	r0, #1
 800c2d0:	e7a6      	b.n	800c220 <_svfiprintf_r+0xd4>
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	3401      	adds	r4, #1
 800c2d6:	9305      	str	r3, [sp, #20]
 800c2d8:	4619      	mov	r1, r3
 800c2da:	f04f 0c0a 	mov.w	ip, #10
 800c2de:	4620      	mov	r0, r4
 800c2e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2e4:	3a30      	subs	r2, #48	; 0x30
 800c2e6:	2a09      	cmp	r2, #9
 800c2e8:	d903      	bls.n	800c2f2 <_svfiprintf_r+0x1a6>
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d0c6      	beq.n	800c27c <_svfiprintf_r+0x130>
 800c2ee:	9105      	str	r1, [sp, #20]
 800c2f0:	e7c4      	b.n	800c27c <_svfiprintf_r+0x130>
 800c2f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2f6:	4604      	mov	r4, r0
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	e7f0      	b.n	800c2de <_svfiprintf_r+0x192>
 800c2fc:	ab03      	add	r3, sp, #12
 800c2fe:	9300      	str	r3, [sp, #0]
 800c300:	462a      	mov	r2, r5
 800c302:	4b0f      	ldr	r3, [pc, #60]	; (800c340 <_svfiprintf_r+0x1f4>)
 800c304:	a904      	add	r1, sp, #16
 800c306:	4638      	mov	r0, r7
 800c308:	f7fc fd76 	bl	8008df8 <_printf_float>
 800c30c:	1c42      	adds	r2, r0, #1
 800c30e:	4606      	mov	r6, r0
 800c310:	d1d6      	bne.n	800c2c0 <_svfiprintf_r+0x174>
 800c312:	89ab      	ldrh	r3, [r5, #12]
 800c314:	065b      	lsls	r3, r3, #25
 800c316:	f53f af2d 	bmi.w	800c174 <_svfiprintf_r+0x28>
 800c31a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c31c:	b01d      	add	sp, #116	; 0x74
 800c31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c322:	ab03      	add	r3, sp, #12
 800c324:	9300      	str	r3, [sp, #0]
 800c326:	462a      	mov	r2, r5
 800c328:	4b05      	ldr	r3, [pc, #20]	; (800c340 <_svfiprintf_r+0x1f4>)
 800c32a:	a904      	add	r1, sp, #16
 800c32c:	4638      	mov	r0, r7
 800c32e:	f7fc ffeb 	bl	8009308 <_printf_i>
 800c332:	e7eb      	b.n	800c30c <_svfiprintf_r+0x1c0>
 800c334:	0800db11 	.word	0x0800db11
 800c338:	0800db1b 	.word	0x0800db1b
 800c33c:	08008df9 	.word	0x08008df9
 800c340:	0800c099 	.word	0x0800c099
 800c344:	0800db17 	.word	0x0800db17

0800c348 <__sflush_r>:
 800c348:	898a      	ldrh	r2, [r1, #12]
 800c34a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c34e:	4605      	mov	r5, r0
 800c350:	0710      	lsls	r0, r2, #28
 800c352:	460c      	mov	r4, r1
 800c354:	d458      	bmi.n	800c408 <__sflush_r+0xc0>
 800c356:	684b      	ldr	r3, [r1, #4]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	dc05      	bgt.n	800c368 <__sflush_r+0x20>
 800c35c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c35e:	2b00      	cmp	r3, #0
 800c360:	dc02      	bgt.n	800c368 <__sflush_r+0x20>
 800c362:	2000      	movs	r0, #0
 800c364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c368:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c36a:	2e00      	cmp	r6, #0
 800c36c:	d0f9      	beq.n	800c362 <__sflush_r+0x1a>
 800c36e:	2300      	movs	r3, #0
 800c370:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c374:	682f      	ldr	r7, [r5, #0]
 800c376:	6a21      	ldr	r1, [r4, #32]
 800c378:	602b      	str	r3, [r5, #0]
 800c37a:	d032      	beq.n	800c3e2 <__sflush_r+0x9a>
 800c37c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c37e:	89a3      	ldrh	r3, [r4, #12]
 800c380:	075a      	lsls	r2, r3, #29
 800c382:	d505      	bpl.n	800c390 <__sflush_r+0x48>
 800c384:	6863      	ldr	r3, [r4, #4]
 800c386:	1ac0      	subs	r0, r0, r3
 800c388:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c38a:	b10b      	cbz	r3, 800c390 <__sflush_r+0x48>
 800c38c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c38e:	1ac0      	subs	r0, r0, r3
 800c390:	2300      	movs	r3, #0
 800c392:	4602      	mov	r2, r0
 800c394:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c396:	6a21      	ldr	r1, [r4, #32]
 800c398:	4628      	mov	r0, r5
 800c39a:	47b0      	blx	r6
 800c39c:	1c43      	adds	r3, r0, #1
 800c39e:	89a3      	ldrh	r3, [r4, #12]
 800c3a0:	d106      	bne.n	800c3b0 <__sflush_r+0x68>
 800c3a2:	6829      	ldr	r1, [r5, #0]
 800c3a4:	291d      	cmp	r1, #29
 800c3a6:	d82b      	bhi.n	800c400 <__sflush_r+0xb8>
 800c3a8:	4a29      	ldr	r2, [pc, #164]	; (800c450 <__sflush_r+0x108>)
 800c3aa:	410a      	asrs	r2, r1
 800c3ac:	07d6      	lsls	r6, r2, #31
 800c3ae:	d427      	bmi.n	800c400 <__sflush_r+0xb8>
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	6062      	str	r2, [r4, #4]
 800c3b4:	04d9      	lsls	r1, r3, #19
 800c3b6:	6922      	ldr	r2, [r4, #16]
 800c3b8:	6022      	str	r2, [r4, #0]
 800c3ba:	d504      	bpl.n	800c3c6 <__sflush_r+0x7e>
 800c3bc:	1c42      	adds	r2, r0, #1
 800c3be:	d101      	bne.n	800c3c4 <__sflush_r+0x7c>
 800c3c0:	682b      	ldr	r3, [r5, #0]
 800c3c2:	b903      	cbnz	r3, 800c3c6 <__sflush_r+0x7e>
 800c3c4:	6560      	str	r0, [r4, #84]	; 0x54
 800c3c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c3c8:	602f      	str	r7, [r5, #0]
 800c3ca:	2900      	cmp	r1, #0
 800c3cc:	d0c9      	beq.n	800c362 <__sflush_r+0x1a>
 800c3ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c3d2:	4299      	cmp	r1, r3
 800c3d4:	d002      	beq.n	800c3dc <__sflush_r+0x94>
 800c3d6:	4628      	mov	r0, r5
 800c3d8:	f7fe fa5e 	bl	800a898 <_free_r>
 800c3dc:	2000      	movs	r0, #0
 800c3de:	6360      	str	r0, [r4, #52]	; 0x34
 800c3e0:	e7c0      	b.n	800c364 <__sflush_r+0x1c>
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	4628      	mov	r0, r5
 800c3e6:	47b0      	blx	r6
 800c3e8:	1c41      	adds	r1, r0, #1
 800c3ea:	d1c8      	bne.n	800c37e <__sflush_r+0x36>
 800c3ec:	682b      	ldr	r3, [r5, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d0c5      	beq.n	800c37e <__sflush_r+0x36>
 800c3f2:	2b1d      	cmp	r3, #29
 800c3f4:	d001      	beq.n	800c3fa <__sflush_r+0xb2>
 800c3f6:	2b16      	cmp	r3, #22
 800c3f8:	d101      	bne.n	800c3fe <__sflush_r+0xb6>
 800c3fa:	602f      	str	r7, [r5, #0]
 800c3fc:	e7b1      	b.n	800c362 <__sflush_r+0x1a>
 800c3fe:	89a3      	ldrh	r3, [r4, #12]
 800c400:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c404:	81a3      	strh	r3, [r4, #12]
 800c406:	e7ad      	b.n	800c364 <__sflush_r+0x1c>
 800c408:	690f      	ldr	r7, [r1, #16]
 800c40a:	2f00      	cmp	r7, #0
 800c40c:	d0a9      	beq.n	800c362 <__sflush_r+0x1a>
 800c40e:	0793      	lsls	r3, r2, #30
 800c410:	680e      	ldr	r6, [r1, #0]
 800c412:	bf08      	it	eq
 800c414:	694b      	ldreq	r3, [r1, #20]
 800c416:	600f      	str	r7, [r1, #0]
 800c418:	bf18      	it	ne
 800c41a:	2300      	movne	r3, #0
 800c41c:	eba6 0807 	sub.w	r8, r6, r7
 800c420:	608b      	str	r3, [r1, #8]
 800c422:	f1b8 0f00 	cmp.w	r8, #0
 800c426:	dd9c      	ble.n	800c362 <__sflush_r+0x1a>
 800c428:	6a21      	ldr	r1, [r4, #32]
 800c42a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c42c:	4643      	mov	r3, r8
 800c42e:	463a      	mov	r2, r7
 800c430:	4628      	mov	r0, r5
 800c432:	47b0      	blx	r6
 800c434:	2800      	cmp	r0, #0
 800c436:	dc06      	bgt.n	800c446 <__sflush_r+0xfe>
 800c438:	89a3      	ldrh	r3, [r4, #12]
 800c43a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c43e:	81a3      	strh	r3, [r4, #12]
 800c440:	f04f 30ff 	mov.w	r0, #4294967295
 800c444:	e78e      	b.n	800c364 <__sflush_r+0x1c>
 800c446:	4407      	add	r7, r0
 800c448:	eba8 0800 	sub.w	r8, r8, r0
 800c44c:	e7e9      	b.n	800c422 <__sflush_r+0xda>
 800c44e:	bf00      	nop
 800c450:	dfbffffe 	.word	0xdfbffffe

0800c454 <_fflush_r>:
 800c454:	b538      	push	{r3, r4, r5, lr}
 800c456:	690b      	ldr	r3, [r1, #16]
 800c458:	4605      	mov	r5, r0
 800c45a:	460c      	mov	r4, r1
 800c45c:	b913      	cbnz	r3, 800c464 <_fflush_r+0x10>
 800c45e:	2500      	movs	r5, #0
 800c460:	4628      	mov	r0, r5
 800c462:	bd38      	pop	{r3, r4, r5, pc}
 800c464:	b118      	cbz	r0, 800c46e <_fflush_r+0x1a>
 800c466:	6a03      	ldr	r3, [r0, #32]
 800c468:	b90b      	cbnz	r3, 800c46e <_fflush_r+0x1a>
 800c46a:	f7fd faff 	bl	8009a6c <__sinit>
 800c46e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d0f3      	beq.n	800c45e <_fflush_r+0xa>
 800c476:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c478:	07d0      	lsls	r0, r2, #31
 800c47a:	d404      	bmi.n	800c486 <_fflush_r+0x32>
 800c47c:	0599      	lsls	r1, r3, #22
 800c47e:	d402      	bmi.n	800c486 <_fflush_r+0x32>
 800c480:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c482:	f7fd fc0a 	bl	8009c9a <__retarget_lock_acquire_recursive>
 800c486:	4628      	mov	r0, r5
 800c488:	4621      	mov	r1, r4
 800c48a:	f7ff ff5d 	bl	800c348 <__sflush_r>
 800c48e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c490:	07da      	lsls	r2, r3, #31
 800c492:	4605      	mov	r5, r0
 800c494:	d4e4      	bmi.n	800c460 <_fflush_r+0xc>
 800c496:	89a3      	ldrh	r3, [r4, #12]
 800c498:	059b      	lsls	r3, r3, #22
 800c49a:	d4e1      	bmi.n	800c460 <_fflush_r+0xc>
 800c49c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c49e:	f7fd fbfd 	bl	8009c9c <__retarget_lock_release_recursive>
 800c4a2:	e7dd      	b.n	800c460 <_fflush_r+0xc>

0800c4a4 <memmove>:
 800c4a4:	4288      	cmp	r0, r1
 800c4a6:	b510      	push	{r4, lr}
 800c4a8:	eb01 0402 	add.w	r4, r1, r2
 800c4ac:	d902      	bls.n	800c4b4 <memmove+0x10>
 800c4ae:	4284      	cmp	r4, r0
 800c4b0:	4623      	mov	r3, r4
 800c4b2:	d807      	bhi.n	800c4c4 <memmove+0x20>
 800c4b4:	1e43      	subs	r3, r0, #1
 800c4b6:	42a1      	cmp	r1, r4
 800c4b8:	d008      	beq.n	800c4cc <memmove+0x28>
 800c4ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c4c2:	e7f8      	b.n	800c4b6 <memmove+0x12>
 800c4c4:	4402      	add	r2, r0
 800c4c6:	4601      	mov	r1, r0
 800c4c8:	428a      	cmp	r2, r1
 800c4ca:	d100      	bne.n	800c4ce <memmove+0x2a>
 800c4cc:	bd10      	pop	{r4, pc}
 800c4ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c4d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c4d6:	e7f7      	b.n	800c4c8 <memmove+0x24>

0800c4d8 <strncmp>:
 800c4d8:	b510      	push	{r4, lr}
 800c4da:	b16a      	cbz	r2, 800c4f8 <strncmp+0x20>
 800c4dc:	3901      	subs	r1, #1
 800c4de:	1884      	adds	r4, r0, r2
 800c4e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c4e8:	429a      	cmp	r2, r3
 800c4ea:	d103      	bne.n	800c4f4 <strncmp+0x1c>
 800c4ec:	42a0      	cmp	r0, r4
 800c4ee:	d001      	beq.n	800c4f4 <strncmp+0x1c>
 800c4f0:	2a00      	cmp	r2, #0
 800c4f2:	d1f5      	bne.n	800c4e0 <strncmp+0x8>
 800c4f4:	1ad0      	subs	r0, r2, r3
 800c4f6:	bd10      	pop	{r4, pc}
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	e7fc      	b.n	800c4f6 <strncmp+0x1e>

0800c4fc <_sbrk_r>:
 800c4fc:	b538      	push	{r3, r4, r5, lr}
 800c4fe:	4d06      	ldr	r5, [pc, #24]	; (800c518 <_sbrk_r+0x1c>)
 800c500:	2300      	movs	r3, #0
 800c502:	4604      	mov	r4, r0
 800c504:	4608      	mov	r0, r1
 800c506:	602b      	str	r3, [r5, #0]
 800c508:	f7f5 fdc4 	bl	8002094 <_sbrk>
 800c50c:	1c43      	adds	r3, r0, #1
 800c50e:	d102      	bne.n	800c516 <_sbrk_r+0x1a>
 800c510:	682b      	ldr	r3, [r5, #0]
 800c512:	b103      	cbz	r3, 800c516 <_sbrk_r+0x1a>
 800c514:	6023      	str	r3, [r4, #0]
 800c516:	bd38      	pop	{r3, r4, r5, pc}
 800c518:	20000668 	.word	0x20000668

0800c51c <memcpy>:
 800c51c:	440a      	add	r2, r1
 800c51e:	4291      	cmp	r1, r2
 800c520:	f100 33ff 	add.w	r3, r0, #4294967295
 800c524:	d100      	bne.n	800c528 <memcpy+0xc>
 800c526:	4770      	bx	lr
 800c528:	b510      	push	{r4, lr}
 800c52a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c52e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c532:	4291      	cmp	r1, r2
 800c534:	d1f9      	bne.n	800c52a <memcpy+0xe>
 800c536:	bd10      	pop	{r4, pc}

0800c538 <nan>:
 800c538:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c540 <nan+0x8>
 800c53c:	4770      	bx	lr
 800c53e:	bf00      	nop
 800c540:	00000000 	.word	0x00000000
 800c544:	7ff80000 	.word	0x7ff80000

0800c548 <__assert_func>:
 800c548:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c54a:	4614      	mov	r4, r2
 800c54c:	461a      	mov	r2, r3
 800c54e:	4b09      	ldr	r3, [pc, #36]	; (800c574 <__assert_func+0x2c>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	4605      	mov	r5, r0
 800c554:	68d8      	ldr	r0, [r3, #12]
 800c556:	b14c      	cbz	r4, 800c56c <__assert_func+0x24>
 800c558:	4b07      	ldr	r3, [pc, #28]	; (800c578 <__assert_func+0x30>)
 800c55a:	9100      	str	r1, [sp, #0]
 800c55c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c560:	4906      	ldr	r1, [pc, #24]	; (800c57c <__assert_func+0x34>)
 800c562:	462b      	mov	r3, r5
 800c564:	f000 fbca 	bl	800ccfc <fiprintf>
 800c568:	f000 fbda 	bl	800cd20 <abort>
 800c56c:	4b04      	ldr	r3, [pc, #16]	; (800c580 <__assert_func+0x38>)
 800c56e:	461c      	mov	r4, r3
 800c570:	e7f3      	b.n	800c55a <__assert_func+0x12>
 800c572:	bf00      	nop
 800c574:	20000074 	.word	0x20000074
 800c578:	0800db2a 	.word	0x0800db2a
 800c57c:	0800db37 	.word	0x0800db37
 800c580:	0800db65 	.word	0x0800db65

0800c584 <_calloc_r>:
 800c584:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c586:	fba1 2402 	umull	r2, r4, r1, r2
 800c58a:	b94c      	cbnz	r4, 800c5a0 <_calloc_r+0x1c>
 800c58c:	4611      	mov	r1, r2
 800c58e:	9201      	str	r2, [sp, #4]
 800c590:	f7fe f9f6 	bl	800a980 <_malloc_r>
 800c594:	9a01      	ldr	r2, [sp, #4]
 800c596:	4605      	mov	r5, r0
 800c598:	b930      	cbnz	r0, 800c5a8 <_calloc_r+0x24>
 800c59a:	4628      	mov	r0, r5
 800c59c:	b003      	add	sp, #12
 800c59e:	bd30      	pop	{r4, r5, pc}
 800c5a0:	220c      	movs	r2, #12
 800c5a2:	6002      	str	r2, [r0, #0]
 800c5a4:	2500      	movs	r5, #0
 800c5a6:	e7f8      	b.n	800c59a <_calloc_r+0x16>
 800c5a8:	4621      	mov	r1, r4
 800c5aa:	f7fd faf8 	bl	8009b9e <memset>
 800c5ae:	e7f4      	b.n	800c59a <_calloc_r+0x16>

0800c5b0 <rshift>:
 800c5b0:	6903      	ldr	r3, [r0, #16]
 800c5b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c5b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c5be:	f100 0414 	add.w	r4, r0, #20
 800c5c2:	dd45      	ble.n	800c650 <rshift+0xa0>
 800c5c4:	f011 011f 	ands.w	r1, r1, #31
 800c5c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c5cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c5d0:	d10c      	bne.n	800c5ec <rshift+0x3c>
 800c5d2:	f100 0710 	add.w	r7, r0, #16
 800c5d6:	4629      	mov	r1, r5
 800c5d8:	42b1      	cmp	r1, r6
 800c5da:	d334      	bcc.n	800c646 <rshift+0x96>
 800c5dc:	1a9b      	subs	r3, r3, r2
 800c5de:	009b      	lsls	r3, r3, #2
 800c5e0:	1eea      	subs	r2, r5, #3
 800c5e2:	4296      	cmp	r6, r2
 800c5e4:	bf38      	it	cc
 800c5e6:	2300      	movcc	r3, #0
 800c5e8:	4423      	add	r3, r4
 800c5ea:	e015      	b.n	800c618 <rshift+0x68>
 800c5ec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c5f0:	f1c1 0820 	rsb	r8, r1, #32
 800c5f4:	40cf      	lsrs	r7, r1
 800c5f6:	f105 0e04 	add.w	lr, r5, #4
 800c5fa:	46a1      	mov	r9, r4
 800c5fc:	4576      	cmp	r6, lr
 800c5fe:	46f4      	mov	ip, lr
 800c600:	d815      	bhi.n	800c62e <rshift+0x7e>
 800c602:	1a9a      	subs	r2, r3, r2
 800c604:	0092      	lsls	r2, r2, #2
 800c606:	3a04      	subs	r2, #4
 800c608:	3501      	adds	r5, #1
 800c60a:	42ae      	cmp	r6, r5
 800c60c:	bf38      	it	cc
 800c60e:	2200      	movcc	r2, #0
 800c610:	18a3      	adds	r3, r4, r2
 800c612:	50a7      	str	r7, [r4, r2]
 800c614:	b107      	cbz	r7, 800c618 <rshift+0x68>
 800c616:	3304      	adds	r3, #4
 800c618:	1b1a      	subs	r2, r3, r4
 800c61a:	42a3      	cmp	r3, r4
 800c61c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c620:	bf08      	it	eq
 800c622:	2300      	moveq	r3, #0
 800c624:	6102      	str	r2, [r0, #16]
 800c626:	bf08      	it	eq
 800c628:	6143      	streq	r3, [r0, #20]
 800c62a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c62e:	f8dc c000 	ldr.w	ip, [ip]
 800c632:	fa0c fc08 	lsl.w	ip, ip, r8
 800c636:	ea4c 0707 	orr.w	r7, ip, r7
 800c63a:	f849 7b04 	str.w	r7, [r9], #4
 800c63e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c642:	40cf      	lsrs	r7, r1
 800c644:	e7da      	b.n	800c5fc <rshift+0x4c>
 800c646:	f851 cb04 	ldr.w	ip, [r1], #4
 800c64a:	f847 cf04 	str.w	ip, [r7, #4]!
 800c64e:	e7c3      	b.n	800c5d8 <rshift+0x28>
 800c650:	4623      	mov	r3, r4
 800c652:	e7e1      	b.n	800c618 <rshift+0x68>

0800c654 <__hexdig_fun>:
 800c654:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c658:	2b09      	cmp	r3, #9
 800c65a:	d802      	bhi.n	800c662 <__hexdig_fun+0xe>
 800c65c:	3820      	subs	r0, #32
 800c65e:	b2c0      	uxtb	r0, r0
 800c660:	4770      	bx	lr
 800c662:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c666:	2b05      	cmp	r3, #5
 800c668:	d801      	bhi.n	800c66e <__hexdig_fun+0x1a>
 800c66a:	3847      	subs	r0, #71	; 0x47
 800c66c:	e7f7      	b.n	800c65e <__hexdig_fun+0xa>
 800c66e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c672:	2b05      	cmp	r3, #5
 800c674:	d801      	bhi.n	800c67a <__hexdig_fun+0x26>
 800c676:	3827      	subs	r0, #39	; 0x27
 800c678:	e7f1      	b.n	800c65e <__hexdig_fun+0xa>
 800c67a:	2000      	movs	r0, #0
 800c67c:	4770      	bx	lr
	...

0800c680 <__gethex>:
 800c680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c684:	4617      	mov	r7, r2
 800c686:	680a      	ldr	r2, [r1, #0]
 800c688:	b085      	sub	sp, #20
 800c68a:	f102 0b02 	add.w	fp, r2, #2
 800c68e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c692:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c696:	4681      	mov	r9, r0
 800c698:	468a      	mov	sl, r1
 800c69a:	9302      	str	r3, [sp, #8]
 800c69c:	32fe      	adds	r2, #254	; 0xfe
 800c69e:	eb02 030b 	add.w	r3, r2, fp
 800c6a2:	46d8      	mov	r8, fp
 800c6a4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c6a8:	9301      	str	r3, [sp, #4]
 800c6aa:	2830      	cmp	r0, #48	; 0x30
 800c6ac:	d0f7      	beq.n	800c69e <__gethex+0x1e>
 800c6ae:	f7ff ffd1 	bl	800c654 <__hexdig_fun>
 800c6b2:	4604      	mov	r4, r0
 800c6b4:	2800      	cmp	r0, #0
 800c6b6:	d138      	bne.n	800c72a <__gethex+0xaa>
 800c6b8:	49a7      	ldr	r1, [pc, #668]	; (800c958 <__gethex+0x2d8>)
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	4640      	mov	r0, r8
 800c6be:	f7ff ff0b 	bl	800c4d8 <strncmp>
 800c6c2:	4606      	mov	r6, r0
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	d169      	bne.n	800c79c <__gethex+0x11c>
 800c6c8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c6cc:	465d      	mov	r5, fp
 800c6ce:	f7ff ffc1 	bl	800c654 <__hexdig_fun>
 800c6d2:	2800      	cmp	r0, #0
 800c6d4:	d064      	beq.n	800c7a0 <__gethex+0x120>
 800c6d6:	465a      	mov	r2, fp
 800c6d8:	7810      	ldrb	r0, [r2, #0]
 800c6da:	2830      	cmp	r0, #48	; 0x30
 800c6dc:	4690      	mov	r8, r2
 800c6de:	f102 0201 	add.w	r2, r2, #1
 800c6e2:	d0f9      	beq.n	800c6d8 <__gethex+0x58>
 800c6e4:	f7ff ffb6 	bl	800c654 <__hexdig_fun>
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	fab0 f480 	clz	r4, r0
 800c6ee:	0964      	lsrs	r4, r4, #5
 800c6f0:	465e      	mov	r6, fp
 800c6f2:	9301      	str	r3, [sp, #4]
 800c6f4:	4642      	mov	r2, r8
 800c6f6:	4615      	mov	r5, r2
 800c6f8:	3201      	adds	r2, #1
 800c6fa:	7828      	ldrb	r0, [r5, #0]
 800c6fc:	f7ff ffaa 	bl	800c654 <__hexdig_fun>
 800c700:	2800      	cmp	r0, #0
 800c702:	d1f8      	bne.n	800c6f6 <__gethex+0x76>
 800c704:	4994      	ldr	r1, [pc, #592]	; (800c958 <__gethex+0x2d8>)
 800c706:	2201      	movs	r2, #1
 800c708:	4628      	mov	r0, r5
 800c70a:	f7ff fee5 	bl	800c4d8 <strncmp>
 800c70e:	b978      	cbnz	r0, 800c730 <__gethex+0xb0>
 800c710:	b946      	cbnz	r6, 800c724 <__gethex+0xa4>
 800c712:	1c6e      	adds	r6, r5, #1
 800c714:	4632      	mov	r2, r6
 800c716:	4615      	mov	r5, r2
 800c718:	3201      	adds	r2, #1
 800c71a:	7828      	ldrb	r0, [r5, #0]
 800c71c:	f7ff ff9a 	bl	800c654 <__hexdig_fun>
 800c720:	2800      	cmp	r0, #0
 800c722:	d1f8      	bne.n	800c716 <__gethex+0x96>
 800c724:	1b73      	subs	r3, r6, r5
 800c726:	009e      	lsls	r6, r3, #2
 800c728:	e004      	b.n	800c734 <__gethex+0xb4>
 800c72a:	2400      	movs	r4, #0
 800c72c:	4626      	mov	r6, r4
 800c72e:	e7e1      	b.n	800c6f4 <__gethex+0x74>
 800c730:	2e00      	cmp	r6, #0
 800c732:	d1f7      	bne.n	800c724 <__gethex+0xa4>
 800c734:	782b      	ldrb	r3, [r5, #0]
 800c736:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c73a:	2b50      	cmp	r3, #80	; 0x50
 800c73c:	d13d      	bne.n	800c7ba <__gethex+0x13a>
 800c73e:	786b      	ldrb	r3, [r5, #1]
 800c740:	2b2b      	cmp	r3, #43	; 0x2b
 800c742:	d02f      	beq.n	800c7a4 <__gethex+0x124>
 800c744:	2b2d      	cmp	r3, #45	; 0x2d
 800c746:	d031      	beq.n	800c7ac <__gethex+0x12c>
 800c748:	1c69      	adds	r1, r5, #1
 800c74a:	f04f 0b00 	mov.w	fp, #0
 800c74e:	7808      	ldrb	r0, [r1, #0]
 800c750:	f7ff ff80 	bl	800c654 <__hexdig_fun>
 800c754:	1e42      	subs	r2, r0, #1
 800c756:	b2d2      	uxtb	r2, r2
 800c758:	2a18      	cmp	r2, #24
 800c75a:	d82e      	bhi.n	800c7ba <__gethex+0x13a>
 800c75c:	f1a0 0210 	sub.w	r2, r0, #16
 800c760:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c764:	f7ff ff76 	bl	800c654 <__hexdig_fun>
 800c768:	f100 3cff 	add.w	ip, r0, #4294967295
 800c76c:	fa5f fc8c 	uxtb.w	ip, ip
 800c770:	f1bc 0f18 	cmp.w	ip, #24
 800c774:	d91d      	bls.n	800c7b2 <__gethex+0x132>
 800c776:	f1bb 0f00 	cmp.w	fp, #0
 800c77a:	d000      	beq.n	800c77e <__gethex+0xfe>
 800c77c:	4252      	negs	r2, r2
 800c77e:	4416      	add	r6, r2
 800c780:	f8ca 1000 	str.w	r1, [sl]
 800c784:	b1dc      	cbz	r4, 800c7be <__gethex+0x13e>
 800c786:	9b01      	ldr	r3, [sp, #4]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	bf14      	ite	ne
 800c78c:	f04f 0800 	movne.w	r8, #0
 800c790:	f04f 0806 	moveq.w	r8, #6
 800c794:	4640      	mov	r0, r8
 800c796:	b005      	add	sp, #20
 800c798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79c:	4645      	mov	r5, r8
 800c79e:	4626      	mov	r6, r4
 800c7a0:	2401      	movs	r4, #1
 800c7a2:	e7c7      	b.n	800c734 <__gethex+0xb4>
 800c7a4:	f04f 0b00 	mov.w	fp, #0
 800c7a8:	1ca9      	adds	r1, r5, #2
 800c7aa:	e7d0      	b.n	800c74e <__gethex+0xce>
 800c7ac:	f04f 0b01 	mov.w	fp, #1
 800c7b0:	e7fa      	b.n	800c7a8 <__gethex+0x128>
 800c7b2:	230a      	movs	r3, #10
 800c7b4:	fb03 0002 	mla	r0, r3, r2, r0
 800c7b8:	e7d0      	b.n	800c75c <__gethex+0xdc>
 800c7ba:	4629      	mov	r1, r5
 800c7bc:	e7e0      	b.n	800c780 <__gethex+0x100>
 800c7be:	eba5 0308 	sub.w	r3, r5, r8
 800c7c2:	3b01      	subs	r3, #1
 800c7c4:	4621      	mov	r1, r4
 800c7c6:	2b07      	cmp	r3, #7
 800c7c8:	dc0a      	bgt.n	800c7e0 <__gethex+0x160>
 800c7ca:	4648      	mov	r0, r9
 800c7cc:	f7fe f964 	bl	800aa98 <_Balloc>
 800c7d0:	4604      	mov	r4, r0
 800c7d2:	b940      	cbnz	r0, 800c7e6 <__gethex+0x166>
 800c7d4:	4b61      	ldr	r3, [pc, #388]	; (800c95c <__gethex+0x2dc>)
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	21e4      	movs	r1, #228	; 0xe4
 800c7da:	4861      	ldr	r0, [pc, #388]	; (800c960 <__gethex+0x2e0>)
 800c7dc:	f7ff feb4 	bl	800c548 <__assert_func>
 800c7e0:	3101      	adds	r1, #1
 800c7e2:	105b      	asrs	r3, r3, #1
 800c7e4:	e7ef      	b.n	800c7c6 <__gethex+0x146>
 800c7e6:	f100 0a14 	add.w	sl, r0, #20
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	495a      	ldr	r1, [pc, #360]	; (800c958 <__gethex+0x2d8>)
 800c7ee:	f8cd a004 	str.w	sl, [sp, #4]
 800c7f2:	469b      	mov	fp, r3
 800c7f4:	45a8      	cmp	r8, r5
 800c7f6:	d342      	bcc.n	800c87e <__gethex+0x1fe>
 800c7f8:	9801      	ldr	r0, [sp, #4]
 800c7fa:	f840 bb04 	str.w	fp, [r0], #4
 800c7fe:	eba0 000a 	sub.w	r0, r0, sl
 800c802:	1080      	asrs	r0, r0, #2
 800c804:	6120      	str	r0, [r4, #16]
 800c806:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800c80a:	4658      	mov	r0, fp
 800c80c:	f7fe fa36 	bl	800ac7c <__hi0bits>
 800c810:	683d      	ldr	r5, [r7, #0]
 800c812:	eba8 0000 	sub.w	r0, r8, r0
 800c816:	42a8      	cmp	r0, r5
 800c818:	dd59      	ble.n	800c8ce <__gethex+0x24e>
 800c81a:	eba0 0805 	sub.w	r8, r0, r5
 800c81e:	4641      	mov	r1, r8
 800c820:	4620      	mov	r0, r4
 800c822:	f7fe fdc2 	bl	800b3aa <__any_on>
 800c826:	4683      	mov	fp, r0
 800c828:	b1b8      	cbz	r0, 800c85a <__gethex+0x1da>
 800c82a:	f108 33ff 	add.w	r3, r8, #4294967295
 800c82e:	1159      	asrs	r1, r3, #5
 800c830:	f003 021f 	and.w	r2, r3, #31
 800c834:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c838:	f04f 0b01 	mov.w	fp, #1
 800c83c:	fa0b f202 	lsl.w	r2, fp, r2
 800c840:	420a      	tst	r2, r1
 800c842:	d00a      	beq.n	800c85a <__gethex+0x1da>
 800c844:	455b      	cmp	r3, fp
 800c846:	dd06      	ble.n	800c856 <__gethex+0x1d6>
 800c848:	f1a8 0102 	sub.w	r1, r8, #2
 800c84c:	4620      	mov	r0, r4
 800c84e:	f7fe fdac 	bl	800b3aa <__any_on>
 800c852:	2800      	cmp	r0, #0
 800c854:	d138      	bne.n	800c8c8 <__gethex+0x248>
 800c856:	f04f 0b02 	mov.w	fp, #2
 800c85a:	4641      	mov	r1, r8
 800c85c:	4620      	mov	r0, r4
 800c85e:	f7ff fea7 	bl	800c5b0 <rshift>
 800c862:	4446      	add	r6, r8
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	42b3      	cmp	r3, r6
 800c868:	da41      	bge.n	800c8ee <__gethex+0x26e>
 800c86a:	4621      	mov	r1, r4
 800c86c:	4648      	mov	r0, r9
 800c86e:	f7fe f953 	bl	800ab18 <_Bfree>
 800c872:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c874:	2300      	movs	r3, #0
 800c876:	6013      	str	r3, [r2, #0]
 800c878:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c87c:	e78a      	b.n	800c794 <__gethex+0x114>
 800c87e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c882:	2a2e      	cmp	r2, #46	; 0x2e
 800c884:	d014      	beq.n	800c8b0 <__gethex+0x230>
 800c886:	2b20      	cmp	r3, #32
 800c888:	d106      	bne.n	800c898 <__gethex+0x218>
 800c88a:	9b01      	ldr	r3, [sp, #4]
 800c88c:	f843 bb04 	str.w	fp, [r3], #4
 800c890:	f04f 0b00 	mov.w	fp, #0
 800c894:	9301      	str	r3, [sp, #4]
 800c896:	465b      	mov	r3, fp
 800c898:	7828      	ldrb	r0, [r5, #0]
 800c89a:	9303      	str	r3, [sp, #12]
 800c89c:	f7ff feda 	bl	800c654 <__hexdig_fun>
 800c8a0:	9b03      	ldr	r3, [sp, #12]
 800c8a2:	f000 000f 	and.w	r0, r0, #15
 800c8a6:	4098      	lsls	r0, r3
 800c8a8:	ea4b 0b00 	orr.w	fp, fp, r0
 800c8ac:	3304      	adds	r3, #4
 800c8ae:	e7a1      	b.n	800c7f4 <__gethex+0x174>
 800c8b0:	45a8      	cmp	r8, r5
 800c8b2:	d8e8      	bhi.n	800c886 <__gethex+0x206>
 800c8b4:	2201      	movs	r2, #1
 800c8b6:	4628      	mov	r0, r5
 800c8b8:	9303      	str	r3, [sp, #12]
 800c8ba:	f7ff fe0d 	bl	800c4d8 <strncmp>
 800c8be:	4926      	ldr	r1, [pc, #152]	; (800c958 <__gethex+0x2d8>)
 800c8c0:	9b03      	ldr	r3, [sp, #12]
 800c8c2:	2800      	cmp	r0, #0
 800c8c4:	d1df      	bne.n	800c886 <__gethex+0x206>
 800c8c6:	e795      	b.n	800c7f4 <__gethex+0x174>
 800c8c8:	f04f 0b03 	mov.w	fp, #3
 800c8cc:	e7c5      	b.n	800c85a <__gethex+0x1da>
 800c8ce:	da0b      	bge.n	800c8e8 <__gethex+0x268>
 800c8d0:	eba5 0800 	sub.w	r8, r5, r0
 800c8d4:	4621      	mov	r1, r4
 800c8d6:	4642      	mov	r2, r8
 800c8d8:	4648      	mov	r0, r9
 800c8da:	f7fe fb37 	bl	800af4c <__lshift>
 800c8de:	eba6 0608 	sub.w	r6, r6, r8
 800c8e2:	4604      	mov	r4, r0
 800c8e4:	f100 0a14 	add.w	sl, r0, #20
 800c8e8:	f04f 0b00 	mov.w	fp, #0
 800c8ec:	e7ba      	b.n	800c864 <__gethex+0x1e4>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	42b3      	cmp	r3, r6
 800c8f2:	dd73      	ble.n	800c9dc <__gethex+0x35c>
 800c8f4:	1b9e      	subs	r6, r3, r6
 800c8f6:	42b5      	cmp	r5, r6
 800c8f8:	dc34      	bgt.n	800c964 <__gethex+0x2e4>
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2b02      	cmp	r3, #2
 800c8fe:	d023      	beq.n	800c948 <__gethex+0x2c8>
 800c900:	2b03      	cmp	r3, #3
 800c902:	d025      	beq.n	800c950 <__gethex+0x2d0>
 800c904:	2b01      	cmp	r3, #1
 800c906:	d115      	bne.n	800c934 <__gethex+0x2b4>
 800c908:	42b5      	cmp	r5, r6
 800c90a:	d113      	bne.n	800c934 <__gethex+0x2b4>
 800c90c:	2d01      	cmp	r5, #1
 800c90e:	d10b      	bne.n	800c928 <__gethex+0x2a8>
 800c910:	9a02      	ldr	r2, [sp, #8]
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	6013      	str	r3, [r2, #0]
 800c916:	2301      	movs	r3, #1
 800c918:	6123      	str	r3, [r4, #16]
 800c91a:	f8ca 3000 	str.w	r3, [sl]
 800c91e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c920:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c924:	601c      	str	r4, [r3, #0]
 800c926:	e735      	b.n	800c794 <__gethex+0x114>
 800c928:	1e69      	subs	r1, r5, #1
 800c92a:	4620      	mov	r0, r4
 800c92c:	f7fe fd3d 	bl	800b3aa <__any_on>
 800c930:	2800      	cmp	r0, #0
 800c932:	d1ed      	bne.n	800c910 <__gethex+0x290>
 800c934:	4621      	mov	r1, r4
 800c936:	4648      	mov	r0, r9
 800c938:	f7fe f8ee 	bl	800ab18 <_Bfree>
 800c93c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c93e:	2300      	movs	r3, #0
 800c940:	6013      	str	r3, [r2, #0]
 800c942:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c946:	e725      	b.n	800c794 <__gethex+0x114>
 800c948:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d1f2      	bne.n	800c934 <__gethex+0x2b4>
 800c94e:	e7df      	b.n	800c910 <__gethex+0x290>
 800c950:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c952:	2b00      	cmp	r3, #0
 800c954:	d1dc      	bne.n	800c910 <__gethex+0x290>
 800c956:	e7ed      	b.n	800c934 <__gethex+0x2b4>
 800c958:	0800d9bc 	.word	0x0800d9bc
 800c95c:	0800d855 	.word	0x0800d855
 800c960:	0800db66 	.word	0x0800db66
 800c964:	f106 38ff 	add.w	r8, r6, #4294967295
 800c968:	f1bb 0f00 	cmp.w	fp, #0
 800c96c:	d133      	bne.n	800c9d6 <__gethex+0x356>
 800c96e:	f1b8 0f00 	cmp.w	r8, #0
 800c972:	d004      	beq.n	800c97e <__gethex+0x2fe>
 800c974:	4641      	mov	r1, r8
 800c976:	4620      	mov	r0, r4
 800c978:	f7fe fd17 	bl	800b3aa <__any_on>
 800c97c:	4683      	mov	fp, r0
 800c97e:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c982:	2301      	movs	r3, #1
 800c984:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c988:	f008 081f 	and.w	r8, r8, #31
 800c98c:	fa03 f308 	lsl.w	r3, r3, r8
 800c990:	4213      	tst	r3, r2
 800c992:	4631      	mov	r1, r6
 800c994:	4620      	mov	r0, r4
 800c996:	bf18      	it	ne
 800c998:	f04b 0b02 	orrne.w	fp, fp, #2
 800c99c:	1bad      	subs	r5, r5, r6
 800c99e:	f7ff fe07 	bl	800c5b0 <rshift>
 800c9a2:	687e      	ldr	r6, [r7, #4]
 800c9a4:	f04f 0802 	mov.w	r8, #2
 800c9a8:	f1bb 0f00 	cmp.w	fp, #0
 800c9ac:	d04a      	beq.n	800ca44 <__gethex+0x3c4>
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	2b02      	cmp	r3, #2
 800c9b2:	d016      	beq.n	800c9e2 <__gethex+0x362>
 800c9b4:	2b03      	cmp	r3, #3
 800c9b6:	d018      	beq.n	800c9ea <__gethex+0x36a>
 800c9b8:	2b01      	cmp	r3, #1
 800c9ba:	d109      	bne.n	800c9d0 <__gethex+0x350>
 800c9bc:	f01b 0f02 	tst.w	fp, #2
 800c9c0:	d006      	beq.n	800c9d0 <__gethex+0x350>
 800c9c2:	f8da 3000 	ldr.w	r3, [sl]
 800c9c6:	ea4b 0b03 	orr.w	fp, fp, r3
 800c9ca:	f01b 0f01 	tst.w	fp, #1
 800c9ce:	d10f      	bne.n	800c9f0 <__gethex+0x370>
 800c9d0:	f048 0810 	orr.w	r8, r8, #16
 800c9d4:	e036      	b.n	800ca44 <__gethex+0x3c4>
 800c9d6:	f04f 0b01 	mov.w	fp, #1
 800c9da:	e7d0      	b.n	800c97e <__gethex+0x2fe>
 800c9dc:	f04f 0801 	mov.w	r8, #1
 800c9e0:	e7e2      	b.n	800c9a8 <__gethex+0x328>
 800c9e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c9e4:	f1c3 0301 	rsb	r3, r3, #1
 800c9e8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c9ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d0ef      	beq.n	800c9d0 <__gethex+0x350>
 800c9f0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c9f4:	f104 0214 	add.w	r2, r4, #20
 800c9f8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c9fc:	9301      	str	r3, [sp, #4]
 800c9fe:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ca02:	2300      	movs	r3, #0
 800ca04:	4694      	mov	ip, r2
 800ca06:	f852 1b04 	ldr.w	r1, [r2], #4
 800ca0a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ca0e:	d01e      	beq.n	800ca4e <__gethex+0x3ce>
 800ca10:	3101      	adds	r1, #1
 800ca12:	f8cc 1000 	str.w	r1, [ip]
 800ca16:	f1b8 0f02 	cmp.w	r8, #2
 800ca1a:	f104 0214 	add.w	r2, r4, #20
 800ca1e:	d13d      	bne.n	800ca9c <__gethex+0x41c>
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	3b01      	subs	r3, #1
 800ca24:	42ab      	cmp	r3, r5
 800ca26:	d10b      	bne.n	800ca40 <__gethex+0x3c0>
 800ca28:	1169      	asrs	r1, r5, #5
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	f005 051f 	and.w	r5, r5, #31
 800ca30:	fa03 f505 	lsl.w	r5, r3, r5
 800ca34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ca38:	421d      	tst	r5, r3
 800ca3a:	bf18      	it	ne
 800ca3c:	f04f 0801 	movne.w	r8, #1
 800ca40:	f048 0820 	orr.w	r8, r8, #32
 800ca44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca46:	601c      	str	r4, [r3, #0]
 800ca48:	9b02      	ldr	r3, [sp, #8]
 800ca4a:	601e      	str	r6, [r3, #0]
 800ca4c:	e6a2      	b.n	800c794 <__gethex+0x114>
 800ca4e:	4290      	cmp	r0, r2
 800ca50:	f842 3c04 	str.w	r3, [r2, #-4]
 800ca54:	d8d6      	bhi.n	800ca04 <__gethex+0x384>
 800ca56:	68a2      	ldr	r2, [r4, #8]
 800ca58:	4593      	cmp	fp, r2
 800ca5a:	db17      	blt.n	800ca8c <__gethex+0x40c>
 800ca5c:	6861      	ldr	r1, [r4, #4]
 800ca5e:	4648      	mov	r0, r9
 800ca60:	3101      	adds	r1, #1
 800ca62:	f7fe f819 	bl	800aa98 <_Balloc>
 800ca66:	4682      	mov	sl, r0
 800ca68:	b918      	cbnz	r0, 800ca72 <__gethex+0x3f2>
 800ca6a:	4b1b      	ldr	r3, [pc, #108]	; (800cad8 <__gethex+0x458>)
 800ca6c:	4602      	mov	r2, r0
 800ca6e:	2184      	movs	r1, #132	; 0x84
 800ca70:	e6b3      	b.n	800c7da <__gethex+0x15a>
 800ca72:	6922      	ldr	r2, [r4, #16]
 800ca74:	3202      	adds	r2, #2
 800ca76:	f104 010c 	add.w	r1, r4, #12
 800ca7a:	0092      	lsls	r2, r2, #2
 800ca7c:	300c      	adds	r0, #12
 800ca7e:	f7ff fd4d 	bl	800c51c <memcpy>
 800ca82:	4621      	mov	r1, r4
 800ca84:	4648      	mov	r0, r9
 800ca86:	f7fe f847 	bl	800ab18 <_Bfree>
 800ca8a:	4654      	mov	r4, sl
 800ca8c:	6922      	ldr	r2, [r4, #16]
 800ca8e:	1c51      	adds	r1, r2, #1
 800ca90:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ca94:	6121      	str	r1, [r4, #16]
 800ca96:	2101      	movs	r1, #1
 800ca98:	6151      	str	r1, [r2, #20]
 800ca9a:	e7bc      	b.n	800ca16 <__gethex+0x396>
 800ca9c:	6921      	ldr	r1, [r4, #16]
 800ca9e:	4559      	cmp	r1, fp
 800caa0:	dd0b      	ble.n	800caba <__gethex+0x43a>
 800caa2:	2101      	movs	r1, #1
 800caa4:	4620      	mov	r0, r4
 800caa6:	f7ff fd83 	bl	800c5b0 <rshift>
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	3601      	adds	r6, #1
 800caae:	42b3      	cmp	r3, r6
 800cab0:	f6ff aedb 	blt.w	800c86a <__gethex+0x1ea>
 800cab4:	f04f 0801 	mov.w	r8, #1
 800cab8:	e7c2      	b.n	800ca40 <__gethex+0x3c0>
 800caba:	f015 051f 	ands.w	r5, r5, #31
 800cabe:	d0f9      	beq.n	800cab4 <__gethex+0x434>
 800cac0:	9b01      	ldr	r3, [sp, #4]
 800cac2:	441a      	add	r2, r3
 800cac4:	f1c5 0520 	rsb	r5, r5, #32
 800cac8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800cacc:	f7fe f8d6 	bl	800ac7c <__hi0bits>
 800cad0:	42a8      	cmp	r0, r5
 800cad2:	dbe6      	blt.n	800caa2 <__gethex+0x422>
 800cad4:	e7ee      	b.n	800cab4 <__gethex+0x434>
 800cad6:	bf00      	nop
 800cad8:	0800d855 	.word	0x0800d855

0800cadc <L_shift>:
 800cadc:	f1c2 0208 	rsb	r2, r2, #8
 800cae0:	0092      	lsls	r2, r2, #2
 800cae2:	b570      	push	{r4, r5, r6, lr}
 800cae4:	f1c2 0620 	rsb	r6, r2, #32
 800cae8:	6843      	ldr	r3, [r0, #4]
 800caea:	6804      	ldr	r4, [r0, #0]
 800caec:	fa03 f506 	lsl.w	r5, r3, r6
 800caf0:	432c      	orrs	r4, r5
 800caf2:	40d3      	lsrs	r3, r2
 800caf4:	6004      	str	r4, [r0, #0]
 800caf6:	f840 3f04 	str.w	r3, [r0, #4]!
 800cafa:	4288      	cmp	r0, r1
 800cafc:	d3f4      	bcc.n	800cae8 <L_shift+0xc>
 800cafe:	bd70      	pop	{r4, r5, r6, pc}

0800cb00 <__match>:
 800cb00:	b530      	push	{r4, r5, lr}
 800cb02:	6803      	ldr	r3, [r0, #0]
 800cb04:	3301      	adds	r3, #1
 800cb06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb0a:	b914      	cbnz	r4, 800cb12 <__match+0x12>
 800cb0c:	6003      	str	r3, [r0, #0]
 800cb0e:	2001      	movs	r0, #1
 800cb10:	bd30      	pop	{r4, r5, pc}
 800cb12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb16:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cb1a:	2d19      	cmp	r5, #25
 800cb1c:	bf98      	it	ls
 800cb1e:	3220      	addls	r2, #32
 800cb20:	42a2      	cmp	r2, r4
 800cb22:	d0f0      	beq.n	800cb06 <__match+0x6>
 800cb24:	2000      	movs	r0, #0
 800cb26:	e7f3      	b.n	800cb10 <__match+0x10>

0800cb28 <__hexnan>:
 800cb28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb2c:	680b      	ldr	r3, [r1, #0]
 800cb2e:	6801      	ldr	r1, [r0, #0]
 800cb30:	115e      	asrs	r6, r3, #5
 800cb32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cb36:	f013 031f 	ands.w	r3, r3, #31
 800cb3a:	b087      	sub	sp, #28
 800cb3c:	bf18      	it	ne
 800cb3e:	3604      	addne	r6, #4
 800cb40:	2500      	movs	r5, #0
 800cb42:	1f37      	subs	r7, r6, #4
 800cb44:	4682      	mov	sl, r0
 800cb46:	4690      	mov	r8, r2
 800cb48:	9301      	str	r3, [sp, #4]
 800cb4a:	f846 5c04 	str.w	r5, [r6, #-4]
 800cb4e:	46b9      	mov	r9, r7
 800cb50:	463c      	mov	r4, r7
 800cb52:	9502      	str	r5, [sp, #8]
 800cb54:	46ab      	mov	fp, r5
 800cb56:	784a      	ldrb	r2, [r1, #1]
 800cb58:	1c4b      	adds	r3, r1, #1
 800cb5a:	9303      	str	r3, [sp, #12]
 800cb5c:	b342      	cbz	r2, 800cbb0 <__hexnan+0x88>
 800cb5e:	4610      	mov	r0, r2
 800cb60:	9105      	str	r1, [sp, #20]
 800cb62:	9204      	str	r2, [sp, #16]
 800cb64:	f7ff fd76 	bl	800c654 <__hexdig_fun>
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	d14f      	bne.n	800cc0c <__hexnan+0xe4>
 800cb6c:	9a04      	ldr	r2, [sp, #16]
 800cb6e:	9905      	ldr	r1, [sp, #20]
 800cb70:	2a20      	cmp	r2, #32
 800cb72:	d818      	bhi.n	800cba6 <__hexnan+0x7e>
 800cb74:	9b02      	ldr	r3, [sp, #8]
 800cb76:	459b      	cmp	fp, r3
 800cb78:	dd13      	ble.n	800cba2 <__hexnan+0x7a>
 800cb7a:	454c      	cmp	r4, r9
 800cb7c:	d206      	bcs.n	800cb8c <__hexnan+0x64>
 800cb7e:	2d07      	cmp	r5, #7
 800cb80:	dc04      	bgt.n	800cb8c <__hexnan+0x64>
 800cb82:	462a      	mov	r2, r5
 800cb84:	4649      	mov	r1, r9
 800cb86:	4620      	mov	r0, r4
 800cb88:	f7ff ffa8 	bl	800cadc <L_shift>
 800cb8c:	4544      	cmp	r4, r8
 800cb8e:	d950      	bls.n	800cc32 <__hexnan+0x10a>
 800cb90:	2300      	movs	r3, #0
 800cb92:	f1a4 0904 	sub.w	r9, r4, #4
 800cb96:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb9a:	f8cd b008 	str.w	fp, [sp, #8]
 800cb9e:	464c      	mov	r4, r9
 800cba0:	461d      	mov	r5, r3
 800cba2:	9903      	ldr	r1, [sp, #12]
 800cba4:	e7d7      	b.n	800cb56 <__hexnan+0x2e>
 800cba6:	2a29      	cmp	r2, #41	; 0x29
 800cba8:	d155      	bne.n	800cc56 <__hexnan+0x12e>
 800cbaa:	3102      	adds	r1, #2
 800cbac:	f8ca 1000 	str.w	r1, [sl]
 800cbb0:	f1bb 0f00 	cmp.w	fp, #0
 800cbb4:	d04f      	beq.n	800cc56 <__hexnan+0x12e>
 800cbb6:	454c      	cmp	r4, r9
 800cbb8:	d206      	bcs.n	800cbc8 <__hexnan+0xa0>
 800cbba:	2d07      	cmp	r5, #7
 800cbbc:	dc04      	bgt.n	800cbc8 <__hexnan+0xa0>
 800cbbe:	462a      	mov	r2, r5
 800cbc0:	4649      	mov	r1, r9
 800cbc2:	4620      	mov	r0, r4
 800cbc4:	f7ff ff8a 	bl	800cadc <L_shift>
 800cbc8:	4544      	cmp	r4, r8
 800cbca:	d934      	bls.n	800cc36 <__hexnan+0x10e>
 800cbcc:	f1a8 0204 	sub.w	r2, r8, #4
 800cbd0:	4623      	mov	r3, r4
 800cbd2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cbd6:	f842 1f04 	str.w	r1, [r2, #4]!
 800cbda:	429f      	cmp	r7, r3
 800cbdc:	d2f9      	bcs.n	800cbd2 <__hexnan+0xaa>
 800cbde:	1b3b      	subs	r3, r7, r4
 800cbe0:	f023 0303 	bic.w	r3, r3, #3
 800cbe4:	3304      	adds	r3, #4
 800cbe6:	3e03      	subs	r6, #3
 800cbe8:	3401      	adds	r4, #1
 800cbea:	42a6      	cmp	r6, r4
 800cbec:	bf38      	it	cc
 800cbee:	2304      	movcc	r3, #4
 800cbf0:	4443      	add	r3, r8
 800cbf2:	2200      	movs	r2, #0
 800cbf4:	f843 2b04 	str.w	r2, [r3], #4
 800cbf8:	429f      	cmp	r7, r3
 800cbfa:	d2fb      	bcs.n	800cbf4 <__hexnan+0xcc>
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	b91b      	cbnz	r3, 800cc08 <__hexnan+0xe0>
 800cc00:	4547      	cmp	r7, r8
 800cc02:	d126      	bne.n	800cc52 <__hexnan+0x12a>
 800cc04:	2301      	movs	r3, #1
 800cc06:	603b      	str	r3, [r7, #0]
 800cc08:	2005      	movs	r0, #5
 800cc0a:	e025      	b.n	800cc58 <__hexnan+0x130>
 800cc0c:	3501      	adds	r5, #1
 800cc0e:	2d08      	cmp	r5, #8
 800cc10:	f10b 0b01 	add.w	fp, fp, #1
 800cc14:	dd06      	ble.n	800cc24 <__hexnan+0xfc>
 800cc16:	4544      	cmp	r4, r8
 800cc18:	d9c3      	bls.n	800cba2 <__hexnan+0x7a>
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc20:	2501      	movs	r5, #1
 800cc22:	3c04      	subs	r4, #4
 800cc24:	6822      	ldr	r2, [r4, #0]
 800cc26:	f000 000f 	and.w	r0, r0, #15
 800cc2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cc2e:	6020      	str	r0, [r4, #0]
 800cc30:	e7b7      	b.n	800cba2 <__hexnan+0x7a>
 800cc32:	2508      	movs	r5, #8
 800cc34:	e7b5      	b.n	800cba2 <__hexnan+0x7a>
 800cc36:	9b01      	ldr	r3, [sp, #4]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d0df      	beq.n	800cbfc <__hexnan+0xd4>
 800cc3c:	f1c3 0320 	rsb	r3, r3, #32
 800cc40:	f04f 32ff 	mov.w	r2, #4294967295
 800cc44:	40da      	lsrs	r2, r3
 800cc46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cc4a:	4013      	ands	r3, r2
 800cc4c:	f846 3c04 	str.w	r3, [r6, #-4]
 800cc50:	e7d4      	b.n	800cbfc <__hexnan+0xd4>
 800cc52:	3f04      	subs	r7, #4
 800cc54:	e7d2      	b.n	800cbfc <__hexnan+0xd4>
 800cc56:	2004      	movs	r0, #4
 800cc58:	b007      	add	sp, #28
 800cc5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cc5e <__ascii_mbtowc>:
 800cc5e:	b082      	sub	sp, #8
 800cc60:	b901      	cbnz	r1, 800cc64 <__ascii_mbtowc+0x6>
 800cc62:	a901      	add	r1, sp, #4
 800cc64:	b142      	cbz	r2, 800cc78 <__ascii_mbtowc+0x1a>
 800cc66:	b14b      	cbz	r3, 800cc7c <__ascii_mbtowc+0x1e>
 800cc68:	7813      	ldrb	r3, [r2, #0]
 800cc6a:	600b      	str	r3, [r1, #0]
 800cc6c:	7812      	ldrb	r2, [r2, #0]
 800cc6e:	1e10      	subs	r0, r2, #0
 800cc70:	bf18      	it	ne
 800cc72:	2001      	movne	r0, #1
 800cc74:	b002      	add	sp, #8
 800cc76:	4770      	bx	lr
 800cc78:	4610      	mov	r0, r2
 800cc7a:	e7fb      	b.n	800cc74 <__ascii_mbtowc+0x16>
 800cc7c:	f06f 0001 	mvn.w	r0, #1
 800cc80:	e7f8      	b.n	800cc74 <__ascii_mbtowc+0x16>

0800cc82 <_realloc_r>:
 800cc82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc86:	4680      	mov	r8, r0
 800cc88:	4614      	mov	r4, r2
 800cc8a:	460e      	mov	r6, r1
 800cc8c:	b921      	cbnz	r1, 800cc98 <_realloc_r+0x16>
 800cc8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc92:	4611      	mov	r1, r2
 800cc94:	f7fd be74 	b.w	800a980 <_malloc_r>
 800cc98:	b92a      	cbnz	r2, 800cca6 <_realloc_r+0x24>
 800cc9a:	f7fd fdfd 	bl	800a898 <_free_r>
 800cc9e:	4625      	mov	r5, r4
 800cca0:	4628      	mov	r0, r5
 800cca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cca6:	f000 f842 	bl	800cd2e <_malloc_usable_size_r>
 800ccaa:	4284      	cmp	r4, r0
 800ccac:	4607      	mov	r7, r0
 800ccae:	d802      	bhi.n	800ccb6 <_realloc_r+0x34>
 800ccb0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ccb4:	d812      	bhi.n	800ccdc <_realloc_r+0x5a>
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	4640      	mov	r0, r8
 800ccba:	f7fd fe61 	bl	800a980 <_malloc_r>
 800ccbe:	4605      	mov	r5, r0
 800ccc0:	2800      	cmp	r0, #0
 800ccc2:	d0ed      	beq.n	800cca0 <_realloc_r+0x1e>
 800ccc4:	42bc      	cmp	r4, r7
 800ccc6:	4622      	mov	r2, r4
 800ccc8:	4631      	mov	r1, r6
 800ccca:	bf28      	it	cs
 800cccc:	463a      	movcs	r2, r7
 800ccce:	f7ff fc25 	bl	800c51c <memcpy>
 800ccd2:	4631      	mov	r1, r6
 800ccd4:	4640      	mov	r0, r8
 800ccd6:	f7fd fddf 	bl	800a898 <_free_r>
 800ccda:	e7e1      	b.n	800cca0 <_realloc_r+0x1e>
 800ccdc:	4635      	mov	r5, r6
 800ccde:	e7df      	b.n	800cca0 <_realloc_r+0x1e>

0800cce0 <__ascii_wctomb>:
 800cce0:	b149      	cbz	r1, 800ccf6 <__ascii_wctomb+0x16>
 800cce2:	2aff      	cmp	r2, #255	; 0xff
 800cce4:	bf85      	ittet	hi
 800cce6:	238a      	movhi	r3, #138	; 0x8a
 800cce8:	6003      	strhi	r3, [r0, #0]
 800ccea:	700a      	strbls	r2, [r1, #0]
 800ccec:	f04f 30ff 	movhi.w	r0, #4294967295
 800ccf0:	bf98      	it	ls
 800ccf2:	2001      	movls	r0, #1
 800ccf4:	4770      	bx	lr
 800ccf6:	4608      	mov	r0, r1
 800ccf8:	4770      	bx	lr
	...

0800ccfc <fiprintf>:
 800ccfc:	b40e      	push	{r1, r2, r3}
 800ccfe:	b503      	push	{r0, r1, lr}
 800cd00:	4601      	mov	r1, r0
 800cd02:	ab03      	add	r3, sp, #12
 800cd04:	4805      	ldr	r0, [pc, #20]	; (800cd1c <fiprintf+0x20>)
 800cd06:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd0a:	6800      	ldr	r0, [r0, #0]
 800cd0c:	9301      	str	r3, [sp, #4]
 800cd0e:	f000 f83f 	bl	800cd90 <_vfiprintf_r>
 800cd12:	b002      	add	sp, #8
 800cd14:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd18:	b003      	add	sp, #12
 800cd1a:	4770      	bx	lr
 800cd1c:	20000074 	.word	0x20000074

0800cd20 <abort>:
 800cd20:	b508      	push	{r3, lr}
 800cd22:	2006      	movs	r0, #6
 800cd24:	f000 fa0c 	bl	800d140 <raise>
 800cd28:	2001      	movs	r0, #1
 800cd2a:	f7f5 f93b 	bl	8001fa4 <_exit>

0800cd2e <_malloc_usable_size_r>:
 800cd2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd32:	1f18      	subs	r0, r3, #4
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	bfbc      	itt	lt
 800cd38:	580b      	ldrlt	r3, [r1, r0]
 800cd3a:	18c0      	addlt	r0, r0, r3
 800cd3c:	4770      	bx	lr

0800cd3e <__sfputc_r>:
 800cd3e:	6893      	ldr	r3, [r2, #8]
 800cd40:	3b01      	subs	r3, #1
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	b410      	push	{r4}
 800cd46:	6093      	str	r3, [r2, #8]
 800cd48:	da08      	bge.n	800cd5c <__sfputc_r+0x1e>
 800cd4a:	6994      	ldr	r4, [r2, #24]
 800cd4c:	42a3      	cmp	r3, r4
 800cd4e:	db01      	blt.n	800cd54 <__sfputc_r+0x16>
 800cd50:	290a      	cmp	r1, #10
 800cd52:	d103      	bne.n	800cd5c <__sfputc_r+0x1e>
 800cd54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd58:	f000 b934 	b.w	800cfc4 <__swbuf_r>
 800cd5c:	6813      	ldr	r3, [r2, #0]
 800cd5e:	1c58      	adds	r0, r3, #1
 800cd60:	6010      	str	r0, [r2, #0]
 800cd62:	7019      	strb	r1, [r3, #0]
 800cd64:	4608      	mov	r0, r1
 800cd66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd6a:	4770      	bx	lr

0800cd6c <__sfputs_r>:
 800cd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd6e:	4606      	mov	r6, r0
 800cd70:	460f      	mov	r7, r1
 800cd72:	4614      	mov	r4, r2
 800cd74:	18d5      	adds	r5, r2, r3
 800cd76:	42ac      	cmp	r4, r5
 800cd78:	d101      	bne.n	800cd7e <__sfputs_r+0x12>
 800cd7a:	2000      	movs	r0, #0
 800cd7c:	e007      	b.n	800cd8e <__sfputs_r+0x22>
 800cd7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd82:	463a      	mov	r2, r7
 800cd84:	4630      	mov	r0, r6
 800cd86:	f7ff ffda 	bl	800cd3e <__sfputc_r>
 800cd8a:	1c43      	adds	r3, r0, #1
 800cd8c:	d1f3      	bne.n	800cd76 <__sfputs_r+0xa>
 800cd8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd90 <_vfiprintf_r>:
 800cd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd94:	460d      	mov	r5, r1
 800cd96:	b09d      	sub	sp, #116	; 0x74
 800cd98:	4614      	mov	r4, r2
 800cd9a:	4698      	mov	r8, r3
 800cd9c:	4606      	mov	r6, r0
 800cd9e:	b118      	cbz	r0, 800cda8 <_vfiprintf_r+0x18>
 800cda0:	6a03      	ldr	r3, [r0, #32]
 800cda2:	b90b      	cbnz	r3, 800cda8 <_vfiprintf_r+0x18>
 800cda4:	f7fc fe62 	bl	8009a6c <__sinit>
 800cda8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cdaa:	07d9      	lsls	r1, r3, #31
 800cdac:	d405      	bmi.n	800cdba <_vfiprintf_r+0x2a>
 800cdae:	89ab      	ldrh	r3, [r5, #12]
 800cdb0:	059a      	lsls	r2, r3, #22
 800cdb2:	d402      	bmi.n	800cdba <_vfiprintf_r+0x2a>
 800cdb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cdb6:	f7fc ff70 	bl	8009c9a <__retarget_lock_acquire_recursive>
 800cdba:	89ab      	ldrh	r3, [r5, #12]
 800cdbc:	071b      	lsls	r3, r3, #28
 800cdbe:	d501      	bpl.n	800cdc4 <_vfiprintf_r+0x34>
 800cdc0:	692b      	ldr	r3, [r5, #16]
 800cdc2:	b99b      	cbnz	r3, 800cdec <_vfiprintf_r+0x5c>
 800cdc4:	4629      	mov	r1, r5
 800cdc6:	4630      	mov	r0, r6
 800cdc8:	f000 f93a 	bl	800d040 <__swsetup_r>
 800cdcc:	b170      	cbz	r0, 800cdec <_vfiprintf_r+0x5c>
 800cdce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cdd0:	07dc      	lsls	r4, r3, #31
 800cdd2:	d504      	bpl.n	800cdde <_vfiprintf_r+0x4e>
 800cdd4:	f04f 30ff 	mov.w	r0, #4294967295
 800cdd8:	b01d      	add	sp, #116	; 0x74
 800cdda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdde:	89ab      	ldrh	r3, [r5, #12]
 800cde0:	0598      	lsls	r0, r3, #22
 800cde2:	d4f7      	bmi.n	800cdd4 <_vfiprintf_r+0x44>
 800cde4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cde6:	f7fc ff59 	bl	8009c9c <__retarget_lock_release_recursive>
 800cdea:	e7f3      	b.n	800cdd4 <_vfiprintf_r+0x44>
 800cdec:	2300      	movs	r3, #0
 800cdee:	9309      	str	r3, [sp, #36]	; 0x24
 800cdf0:	2320      	movs	r3, #32
 800cdf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdf6:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdfa:	2330      	movs	r3, #48	; 0x30
 800cdfc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cfb0 <_vfiprintf_r+0x220>
 800ce00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ce04:	f04f 0901 	mov.w	r9, #1
 800ce08:	4623      	mov	r3, r4
 800ce0a:	469a      	mov	sl, r3
 800ce0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce10:	b10a      	cbz	r2, 800ce16 <_vfiprintf_r+0x86>
 800ce12:	2a25      	cmp	r2, #37	; 0x25
 800ce14:	d1f9      	bne.n	800ce0a <_vfiprintf_r+0x7a>
 800ce16:	ebba 0b04 	subs.w	fp, sl, r4
 800ce1a:	d00b      	beq.n	800ce34 <_vfiprintf_r+0xa4>
 800ce1c:	465b      	mov	r3, fp
 800ce1e:	4622      	mov	r2, r4
 800ce20:	4629      	mov	r1, r5
 800ce22:	4630      	mov	r0, r6
 800ce24:	f7ff ffa2 	bl	800cd6c <__sfputs_r>
 800ce28:	3001      	adds	r0, #1
 800ce2a:	f000 80a9 	beq.w	800cf80 <_vfiprintf_r+0x1f0>
 800ce2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce30:	445a      	add	r2, fp
 800ce32:	9209      	str	r2, [sp, #36]	; 0x24
 800ce34:	f89a 3000 	ldrb.w	r3, [sl]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	f000 80a1 	beq.w	800cf80 <_vfiprintf_r+0x1f0>
 800ce3e:	2300      	movs	r3, #0
 800ce40:	f04f 32ff 	mov.w	r2, #4294967295
 800ce44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce48:	f10a 0a01 	add.w	sl, sl, #1
 800ce4c:	9304      	str	r3, [sp, #16]
 800ce4e:	9307      	str	r3, [sp, #28]
 800ce50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce54:	931a      	str	r3, [sp, #104]	; 0x68
 800ce56:	4654      	mov	r4, sl
 800ce58:	2205      	movs	r2, #5
 800ce5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce5e:	4854      	ldr	r0, [pc, #336]	; (800cfb0 <_vfiprintf_r+0x220>)
 800ce60:	f7f3 f9ee 	bl	8000240 <memchr>
 800ce64:	9a04      	ldr	r2, [sp, #16]
 800ce66:	b9d8      	cbnz	r0, 800cea0 <_vfiprintf_r+0x110>
 800ce68:	06d1      	lsls	r1, r2, #27
 800ce6a:	bf44      	itt	mi
 800ce6c:	2320      	movmi	r3, #32
 800ce6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce72:	0713      	lsls	r3, r2, #28
 800ce74:	bf44      	itt	mi
 800ce76:	232b      	movmi	r3, #43	; 0x2b
 800ce78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce7c:	f89a 3000 	ldrb.w	r3, [sl]
 800ce80:	2b2a      	cmp	r3, #42	; 0x2a
 800ce82:	d015      	beq.n	800ceb0 <_vfiprintf_r+0x120>
 800ce84:	9a07      	ldr	r2, [sp, #28]
 800ce86:	4654      	mov	r4, sl
 800ce88:	2000      	movs	r0, #0
 800ce8a:	f04f 0c0a 	mov.w	ip, #10
 800ce8e:	4621      	mov	r1, r4
 800ce90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce94:	3b30      	subs	r3, #48	; 0x30
 800ce96:	2b09      	cmp	r3, #9
 800ce98:	d94d      	bls.n	800cf36 <_vfiprintf_r+0x1a6>
 800ce9a:	b1b0      	cbz	r0, 800ceca <_vfiprintf_r+0x13a>
 800ce9c:	9207      	str	r2, [sp, #28]
 800ce9e:	e014      	b.n	800ceca <_vfiprintf_r+0x13a>
 800cea0:	eba0 0308 	sub.w	r3, r0, r8
 800cea4:	fa09 f303 	lsl.w	r3, r9, r3
 800cea8:	4313      	orrs	r3, r2
 800ceaa:	9304      	str	r3, [sp, #16]
 800ceac:	46a2      	mov	sl, r4
 800ceae:	e7d2      	b.n	800ce56 <_vfiprintf_r+0xc6>
 800ceb0:	9b03      	ldr	r3, [sp, #12]
 800ceb2:	1d19      	adds	r1, r3, #4
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	9103      	str	r1, [sp, #12]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	bfbb      	ittet	lt
 800cebc:	425b      	neglt	r3, r3
 800cebe:	f042 0202 	orrlt.w	r2, r2, #2
 800cec2:	9307      	strge	r3, [sp, #28]
 800cec4:	9307      	strlt	r3, [sp, #28]
 800cec6:	bfb8      	it	lt
 800cec8:	9204      	strlt	r2, [sp, #16]
 800ceca:	7823      	ldrb	r3, [r4, #0]
 800cecc:	2b2e      	cmp	r3, #46	; 0x2e
 800cece:	d10c      	bne.n	800ceea <_vfiprintf_r+0x15a>
 800ced0:	7863      	ldrb	r3, [r4, #1]
 800ced2:	2b2a      	cmp	r3, #42	; 0x2a
 800ced4:	d134      	bne.n	800cf40 <_vfiprintf_r+0x1b0>
 800ced6:	9b03      	ldr	r3, [sp, #12]
 800ced8:	1d1a      	adds	r2, r3, #4
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	9203      	str	r2, [sp, #12]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	bfb8      	it	lt
 800cee2:	f04f 33ff 	movlt.w	r3, #4294967295
 800cee6:	3402      	adds	r4, #2
 800cee8:	9305      	str	r3, [sp, #20]
 800ceea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cfc0 <_vfiprintf_r+0x230>
 800ceee:	7821      	ldrb	r1, [r4, #0]
 800cef0:	2203      	movs	r2, #3
 800cef2:	4650      	mov	r0, sl
 800cef4:	f7f3 f9a4 	bl	8000240 <memchr>
 800cef8:	b138      	cbz	r0, 800cf0a <_vfiprintf_r+0x17a>
 800cefa:	9b04      	ldr	r3, [sp, #16]
 800cefc:	eba0 000a 	sub.w	r0, r0, sl
 800cf00:	2240      	movs	r2, #64	; 0x40
 800cf02:	4082      	lsls	r2, r0
 800cf04:	4313      	orrs	r3, r2
 800cf06:	3401      	adds	r4, #1
 800cf08:	9304      	str	r3, [sp, #16]
 800cf0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf0e:	4829      	ldr	r0, [pc, #164]	; (800cfb4 <_vfiprintf_r+0x224>)
 800cf10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf14:	2206      	movs	r2, #6
 800cf16:	f7f3 f993 	bl	8000240 <memchr>
 800cf1a:	2800      	cmp	r0, #0
 800cf1c:	d03f      	beq.n	800cf9e <_vfiprintf_r+0x20e>
 800cf1e:	4b26      	ldr	r3, [pc, #152]	; (800cfb8 <_vfiprintf_r+0x228>)
 800cf20:	bb1b      	cbnz	r3, 800cf6a <_vfiprintf_r+0x1da>
 800cf22:	9b03      	ldr	r3, [sp, #12]
 800cf24:	3307      	adds	r3, #7
 800cf26:	f023 0307 	bic.w	r3, r3, #7
 800cf2a:	3308      	adds	r3, #8
 800cf2c:	9303      	str	r3, [sp, #12]
 800cf2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf30:	443b      	add	r3, r7
 800cf32:	9309      	str	r3, [sp, #36]	; 0x24
 800cf34:	e768      	b.n	800ce08 <_vfiprintf_r+0x78>
 800cf36:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	2001      	movs	r0, #1
 800cf3e:	e7a6      	b.n	800ce8e <_vfiprintf_r+0xfe>
 800cf40:	2300      	movs	r3, #0
 800cf42:	3401      	adds	r4, #1
 800cf44:	9305      	str	r3, [sp, #20]
 800cf46:	4619      	mov	r1, r3
 800cf48:	f04f 0c0a 	mov.w	ip, #10
 800cf4c:	4620      	mov	r0, r4
 800cf4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf52:	3a30      	subs	r2, #48	; 0x30
 800cf54:	2a09      	cmp	r2, #9
 800cf56:	d903      	bls.n	800cf60 <_vfiprintf_r+0x1d0>
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d0c6      	beq.n	800ceea <_vfiprintf_r+0x15a>
 800cf5c:	9105      	str	r1, [sp, #20]
 800cf5e:	e7c4      	b.n	800ceea <_vfiprintf_r+0x15a>
 800cf60:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf64:	4604      	mov	r4, r0
 800cf66:	2301      	movs	r3, #1
 800cf68:	e7f0      	b.n	800cf4c <_vfiprintf_r+0x1bc>
 800cf6a:	ab03      	add	r3, sp, #12
 800cf6c:	9300      	str	r3, [sp, #0]
 800cf6e:	462a      	mov	r2, r5
 800cf70:	4b12      	ldr	r3, [pc, #72]	; (800cfbc <_vfiprintf_r+0x22c>)
 800cf72:	a904      	add	r1, sp, #16
 800cf74:	4630      	mov	r0, r6
 800cf76:	f7fb ff3f 	bl	8008df8 <_printf_float>
 800cf7a:	4607      	mov	r7, r0
 800cf7c:	1c78      	adds	r0, r7, #1
 800cf7e:	d1d6      	bne.n	800cf2e <_vfiprintf_r+0x19e>
 800cf80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf82:	07d9      	lsls	r1, r3, #31
 800cf84:	d405      	bmi.n	800cf92 <_vfiprintf_r+0x202>
 800cf86:	89ab      	ldrh	r3, [r5, #12]
 800cf88:	059a      	lsls	r2, r3, #22
 800cf8a:	d402      	bmi.n	800cf92 <_vfiprintf_r+0x202>
 800cf8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf8e:	f7fc fe85 	bl	8009c9c <__retarget_lock_release_recursive>
 800cf92:	89ab      	ldrh	r3, [r5, #12]
 800cf94:	065b      	lsls	r3, r3, #25
 800cf96:	f53f af1d 	bmi.w	800cdd4 <_vfiprintf_r+0x44>
 800cf9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf9c:	e71c      	b.n	800cdd8 <_vfiprintf_r+0x48>
 800cf9e:	ab03      	add	r3, sp, #12
 800cfa0:	9300      	str	r3, [sp, #0]
 800cfa2:	462a      	mov	r2, r5
 800cfa4:	4b05      	ldr	r3, [pc, #20]	; (800cfbc <_vfiprintf_r+0x22c>)
 800cfa6:	a904      	add	r1, sp, #16
 800cfa8:	4630      	mov	r0, r6
 800cfaa:	f7fc f9ad 	bl	8009308 <_printf_i>
 800cfae:	e7e4      	b.n	800cf7a <_vfiprintf_r+0x1ea>
 800cfb0:	0800db11 	.word	0x0800db11
 800cfb4:	0800db1b 	.word	0x0800db1b
 800cfb8:	08008df9 	.word	0x08008df9
 800cfbc:	0800cd6d 	.word	0x0800cd6d
 800cfc0:	0800db17 	.word	0x0800db17

0800cfc4 <__swbuf_r>:
 800cfc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfc6:	460e      	mov	r6, r1
 800cfc8:	4614      	mov	r4, r2
 800cfca:	4605      	mov	r5, r0
 800cfcc:	b118      	cbz	r0, 800cfd6 <__swbuf_r+0x12>
 800cfce:	6a03      	ldr	r3, [r0, #32]
 800cfd0:	b90b      	cbnz	r3, 800cfd6 <__swbuf_r+0x12>
 800cfd2:	f7fc fd4b 	bl	8009a6c <__sinit>
 800cfd6:	69a3      	ldr	r3, [r4, #24]
 800cfd8:	60a3      	str	r3, [r4, #8]
 800cfda:	89a3      	ldrh	r3, [r4, #12]
 800cfdc:	071a      	lsls	r2, r3, #28
 800cfde:	d525      	bpl.n	800d02c <__swbuf_r+0x68>
 800cfe0:	6923      	ldr	r3, [r4, #16]
 800cfe2:	b31b      	cbz	r3, 800d02c <__swbuf_r+0x68>
 800cfe4:	6823      	ldr	r3, [r4, #0]
 800cfe6:	6922      	ldr	r2, [r4, #16]
 800cfe8:	1a98      	subs	r0, r3, r2
 800cfea:	6963      	ldr	r3, [r4, #20]
 800cfec:	b2f6      	uxtb	r6, r6
 800cfee:	4283      	cmp	r3, r0
 800cff0:	4637      	mov	r7, r6
 800cff2:	dc04      	bgt.n	800cffe <__swbuf_r+0x3a>
 800cff4:	4621      	mov	r1, r4
 800cff6:	4628      	mov	r0, r5
 800cff8:	f7ff fa2c 	bl	800c454 <_fflush_r>
 800cffc:	b9e0      	cbnz	r0, 800d038 <__swbuf_r+0x74>
 800cffe:	68a3      	ldr	r3, [r4, #8]
 800d000:	3b01      	subs	r3, #1
 800d002:	60a3      	str	r3, [r4, #8]
 800d004:	6823      	ldr	r3, [r4, #0]
 800d006:	1c5a      	adds	r2, r3, #1
 800d008:	6022      	str	r2, [r4, #0]
 800d00a:	701e      	strb	r6, [r3, #0]
 800d00c:	6962      	ldr	r2, [r4, #20]
 800d00e:	1c43      	adds	r3, r0, #1
 800d010:	429a      	cmp	r2, r3
 800d012:	d004      	beq.n	800d01e <__swbuf_r+0x5a>
 800d014:	89a3      	ldrh	r3, [r4, #12]
 800d016:	07db      	lsls	r3, r3, #31
 800d018:	d506      	bpl.n	800d028 <__swbuf_r+0x64>
 800d01a:	2e0a      	cmp	r6, #10
 800d01c:	d104      	bne.n	800d028 <__swbuf_r+0x64>
 800d01e:	4621      	mov	r1, r4
 800d020:	4628      	mov	r0, r5
 800d022:	f7ff fa17 	bl	800c454 <_fflush_r>
 800d026:	b938      	cbnz	r0, 800d038 <__swbuf_r+0x74>
 800d028:	4638      	mov	r0, r7
 800d02a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d02c:	4621      	mov	r1, r4
 800d02e:	4628      	mov	r0, r5
 800d030:	f000 f806 	bl	800d040 <__swsetup_r>
 800d034:	2800      	cmp	r0, #0
 800d036:	d0d5      	beq.n	800cfe4 <__swbuf_r+0x20>
 800d038:	f04f 37ff 	mov.w	r7, #4294967295
 800d03c:	e7f4      	b.n	800d028 <__swbuf_r+0x64>
	...

0800d040 <__swsetup_r>:
 800d040:	b538      	push	{r3, r4, r5, lr}
 800d042:	4b2a      	ldr	r3, [pc, #168]	; (800d0ec <__swsetup_r+0xac>)
 800d044:	4605      	mov	r5, r0
 800d046:	6818      	ldr	r0, [r3, #0]
 800d048:	460c      	mov	r4, r1
 800d04a:	b118      	cbz	r0, 800d054 <__swsetup_r+0x14>
 800d04c:	6a03      	ldr	r3, [r0, #32]
 800d04e:	b90b      	cbnz	r3, 800d054 <__swsetup_r+0x14>
 800d050:	f7fc fd0c 	bl	8009a6c <__sinit>
 800d054:	89a3      	ldrh	r3, [r4, #12]
 800d056:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d05a:	0718      	lsls	r0, r3, #28
 800d05c:	d422      	bmi.n	800d0a4 <__swsetup_r+0x64>
 800d05e:	06d9      	lsls	r1, r3, #27
 800d060:	d407      	bmi.n	800d072 <__swsetup_r+0x32>
 800d062:	2309      	movs	r3, #9
 800d064:	602b      	str	r3, [r5, #0]
 800d066:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d06a:	81a3      	strh	r3, [r4, #12]
 800d06c:	f04f 30ff 	mov.w	r0, #4294967295
 800d070:	e034      	b.n	800d0dc <__swsetup_r+0x9c>
 800d072:	0758      	lsls	r0, r3, #29
 800d074:	d512      	bpl.n	800d09c <__swsetup_r+0x5c>
 800d076:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d078:	b141      	cbz	r1, 800d08c <__swsetup_r+0x4c>
 800d07a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d07e:	4299      	cmp	r1, r3
 800d080:	d002      	beq.n	800d088 <__swsetup_r+0x48>
 800d082:	4628      	mov	r0, r5
 800d084:	f7fd fc08 	bl	800a898 <_free_r>
 800d088:	2300      	movs	r3, #0
 800d08a:	6363      	str	r3, [r4, #52]	; 0x34
 800d08c:	89a3      	ldrh	r3, [r4, #12]
 800d08e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d092:	81a3      	strh	r3, [r4, #12]
 800d094:	2300      	movs	r3, #0
 800d096:	6063      	str	r3, [r4, #4]
 800d098:	6923      	ldr	r3, [r4, #16]
 800d09a:	6023      	str	r3, [r4, #0]
 800d09c:	89a3      	ldrh	r3, [r4, #12]
 800d09e:	f043 0308 	orr.w	r3, r3, #8
 800d0a2:	81a3      	strh	r3, [r4, #12]
 800d0a4:	6923      	ldr	r3, [r4, #16]
 800d0a6:	b94b      	cbnz	r3, 800d0bc <__swsetup_r+0x7c>
 800d0a8:	89a3      	ldrh	r3, [r4, #12]
 800d0aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d0ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d0b2:	d003      	beq.n	800d0bc <__swsetup_r+0x7c>
 800d0b4:	4621      	mov	r1, r4
 800d0b6:	4628      	mov	r0, r5
 800d0b8:	f000 f884 	bl	800d1c4 <__smakebuf_r>
 800d0bc:	89a0      	ldrh	r0, [r4, #12]
 800d0be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d0c2:	f010 0301 	ands.w	r3, r0, #1
 800d0c6:	d00a      	beq.n	800d0de <__swsetup_r+0x9e>
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	60a3      	str	r3, [r4, #8]
 800d0cc:	6963      	ldr	r3, [r4, #20]
 800d0ce:	425b      	negs	r3, r3
 800d0d0:	61a3      	str	r3, [r4, #24]
 800d0d2:	6923      	ldr	r3, [r4, #16]
 800d0d4:	b943      	cbnz	r3, 800d0e8 <__swsetup_r+0xa8>
 800d0d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d0da:	d1c4      	bne.n	800d066 <__swsetup_r+0x26>
 800d0dc:	bd38      	pop	{r3, r4, r5, pc}
 800d0de:	0781      	lsls	r1, r0, #30
 800d0e0:	bf58      	it	pl
 800d0e2:	6963      	ldrpl	r3, [r4, #20]
 800d0e4:	60a3      	str	r3, [r4, #8]
 800d0e6:	e7f4      	b.n	800d0d2 <__swsetup_r+0x92>
 800d0e8:	2000      	movs	r0, #0
 800d0ea:	e7f7      	b.n	800d0dc <__swsetup_r+0x9c>
 800d0ec:	20000074 	.word	0x20000074

0800d0f0 <_raise_r>:
 800d0f0:	291f      	cmp	r1, #31
 800d0f2:	b538      	push	{r3, r4, r5, lr}
 800d0f4:	4604      	mov	r4, r0
 800d0f6:	460d      	mov	r5, r1
 800d0f8:	d904      	bls.n	800d104 <_raise_r+0x14>
 800d0fa:	2316      	movs	r3, #22
 800d0fc:	6003      	str	r3, [r0, #0]
 800d0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d102:	bd38      	pop	{r3, r4, r5, pc}
 800d104:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d106:	b112      	cbz	r2, 800d10e <_raise_r+0x1e>
 800d108:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d10c:	b94b      	cbnz	r3, 800d122 <_raise_r+0x32>
 800d10e:	4620      	mov	r0, r4
 800d110:	f000 f830 	bl	800d174 <_getpid_r>
 800d114:	462a      	mov	r2, r5
 800d116:	4601      	mov	r1, r0
 800d118:	4620      	mov	r0, r4
 800d11a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d11e:	f000 b817 	b.w	800d150 <_kill_r>
 800d122:	2b01      	cmp	r3, #1
 800d124:	d00a      	beq.n	800d13c <_raise_r+0x4c>
 800d126:	1c59      	adds	r1, r3, #1
 800d128:	d103      	bne.n	800d132 <_raise_r+0x42>
 800d12a:	2316      	movs	r3, #22
 800d12c:	6003      	str	r3, [r0, #0]
 800d12e:	2001      	movs	r0, #1
 800d130:	e7e7      	b.n	800d102 <_raise_r+0x12>
 800d132:	2400      	movs	r4, #0
 800d134:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d138:	4628      	mov	r0, r5
 800d13a:	4798      	blx	r3
 800d13c:	2000      	movs	r0, #0
 800d13e:	e7e0      	b.n	800d102 <_raise_r+0x12>

0800d140 <raise>:
 800d140:	4b02      	ldr	r3, [pc, #8]	; (800d14c <raise+0xc>)
 800d142:	4601      	mov	r1, r0
 800d144:	6818      	ldr	r0, [r3, #0]
 800d146:	f7ff bfd3 	b.w	800d0f0 <_raise_r>
 800d14a:	bf00      	nop
 800d14c:	20000074 	.word	0x20000074

0800d150 <_kill_r>:
 800d150:	b538      	push	{r3, r4, r5, lr}
 800d152:	4d07      	ldr	r5, [pc, #28]	; (800d170 <_kill_r+0x20>)
 800d154:	2300      	movs	r3, #0
 800d156:	4604      	mov	r4, r0
 800d158:	4608      	mov	r0, r1
 800d15a:	4611      	mov	r1, r2
 800d15c:	602b      	str	r3, [r5, #0]
 800d15e:	f7f4 ff11 	bl	8001f84 <_kill>
 800d162:	1c43      	adds	r3, r0, #1
 800d164:	d102      	bne.n	800d16c <_kill_r+0x1c>
 800d166:	682b      	ldr	r3, [r5, #0]
 800d168:	b103      	cbz	r3, 800d16c <_kill_r+0x1c>
 800d16a:	6023      	str	r3, [r4, #0]
 800d16c:	bd38      	pop	{r3, r4, r5, pc}
 800d16e:	bf00      	nop
 800d170:	20000668 	.word	0x20000668

0800d174 <_getpid_r>:
 800d174:	f7f4 befe 	b.w	8001f74 <_getpid>

0800d178 <__swhatbuf_r>:
 800d178:	b570      	push	{r4, r5, r6, lr}
 800d17a:	460c      	mov	r4, r1
 800d17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d180:	2900      	cmp	r1, #0
 800d182:	b096      	sub	sp, #88	; 0x58
 800d184:	4615      	mov	r5, r2
 800d186:	461e      	mov	r6, r3
 800d188:	da0d      	bge.n	800d1a6 <__swhatbuf_r+0x2e>
 800d18a:	89a3      	ldrh	r3, [r4, #12]
 800d18c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d190:	f04f 0100 	mov.w	r1, #0
 800d194:	bf0c      	ite	eq
 800d196:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d19a:	2340      	movne	r3, #64	; 0x40
 800d19c:	2000      	movs	r0, #0
 800d19e:	6031      	str	r1, [r6, #0]
 800d1a0:	602b      	str	r3, [r5, #0]
 800d1a2:	b016      	add	sp, #88	; 0x58
 800d1a4:	bd70      	pop	{r4, r5, r6, pc}
 800d1a6:	466a      	mov	r2, sp
 800d1a8:	f000 f848 	bl	800d23c <_fstat_r>
 800d1ac:	2800      	cmp	r0, #0
 800d1ae:	dbec      	blt.n	800d18a <__swhatbuf_r+0x12>
 800d1b0:	9901      	ldr	r1, [sp, #4]
 800d1b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d1b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d1ba:	4259      	negs	r1, r3
 800d1bc:	4159      	adcs	r1, r3
 800d1be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d1c2:	e7eb      	b.n	800d19c <__swhatbuf_r+0x24>

0800d1c4 <__smakebuf_r>:
 800d1c4:	898b      	ldrh	r3, [r1, #12]
 800d1c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d1c8:	079d      	lsls	r5, r3, #30
 800d1ca:	4606      	mov	r6, r0
 800d1cc:	460c      	mov	r4, r1
 800d1ce:	d507      	bpl.n	800d1e0 <__smakebuf_r+0x1c>
 800d1d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d1d4:	6023      	str	r3, [r4, #0]
 800d1d6:	6123      	str	r3, [r4, #16]
 800d1d8:	2301      	movs	r3, #1
 800d1da:	6163      	str	r3, [r4, #20]
 800d1dc:	b002      	add	sp, #8
 800d1de:	bd70      	pop	{r4, r5, r6, pc}
 800d1e0:	ab01      	add	r3, sp, #4
 800d1e2:	466a      	mov	r2, sp
 800d1e4:	f7ff ffc8 	bl	800d178 <__swhatbuf_r>
 800d1e8:	9900      	ldr	r1, [sp, #0]
 800d1ea:	4605      	mov	r5, r0
 800d1ec:	4630      	mov	r0, r6
 800d1ee:	f7fd fbc7 	bl	800a980 <_malloc_r>
 800d1f2:	b948      	cbnz	r0, 800d208 <__smakebuf_r+0x44>
 800d1f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1f8:	059a      	lsls	r2, r3, #22
 800d1fa:	d4ef      	bmi.n	800d1dc <__smakebuf_r+0x18>
 800d1fc:	f023 0303 	bic.w	r3, r3, #3
 800d200:	f043 0302 	orr.w	r3, r3, #2
 800d204:	81a3      	strh	r3, [r4, #12]
 800d206:	e7e3      	b.n	800d1d0 <__smakebuf_r+0xc>
 800d208:	89a3      	ldrh	r3, [r4, #12]
 800d20a:	6020      	str	r0, [r4, #0]
 800d20c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d210:	81a3      	strh	r3, [r4, #12]
 800d212:	9b00      	ldr	r3, [sp, #0]
 800d214:	6163      	str	r3, [r4, #20]
 800d216:	9b01      	ldr	r3, [sp, #4]
 800d218:	6120      	str	r0, [r4, #16]
 800d21a:	b15b      	cbz	r3, 800d234 <__smakebuf_r+0x70>
 800d21c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d220:	4630      	mov	r0, r6
 800d222:	f000 f81d 	bl	800d260 <_isatty_r>
 800d226:	b128      	cbz	r0, 800d234 <__smakebuf_r+0x70>
 800d228:	89a3      	ldrh	r3, [r4, #12]
 800d22a:	f023 0303 	bic.w	r3, r3, #3
 800d22e:	f043 0301 	orr.w	r3, r3, #1
 800d232:	81a3      	strh	r3, [r4, #12]
 800d234:	89a3      	ldrh	r3, [r4, #12]
 800d236:	431d      	orrs	r5, r3
 800d238:	81a5      	strh	r5, [r4, #12]
 800d23a:	e7cf      	b.n	800d1dc <__smakebuf_r+0x18>

0800d23c <_fstat_r>:
 800d23c:	b538      	push	{r3, r4, r5, lr}
 800d23e:	4d07      	ldr	r5, [pc, #28]	; (800d25c <_fstat_r+0x20>)
 800d240:	2300      	movs	r3, #0
 800d242:	4604      	mov	r4, r0
 800d244:	4608      	mov	r0, r1
 800d246:	4611      	mov	r1, r2
 800d248:	602b      	str	r3, [r5, #0]
 800d24a:	f7f4 fefa 	bl	8002042 <_fstat>
 800d24e:	1c43      	adds	r3, r0, #1
 800d250:	d102      	bne.n	800d258 <_fstat_r+0x1c>
 800d252:	682b      	ldr	r3, [r5, #0]
 800d254:	b103      	cbz	r3, 800d258 <_fstat_r+0x1c>
 800d256:	6023      	str	r3, [r4, #0]
 800d258:	bd38      	pop	{r3, r4, r5, pc}
 800d25a:	bf00      	nop
 800d25c:	20000668 	.word	0x20000668

0800d260 <_isatty_r>:
 800d260:	b538      	push	{r3, r4, r5, lr}
 800d262:	4d06      	ldr	r5, [pc, #24]	; (800d27c <_isatty_r+0x1c>)
 800d264:	2300      	movs	r3, #0
 800d266:	4604      	mov	r4, r0
 800d268:	4608      	mov	r0, r1
 800d26a:	602b      	str	r3, [r5, #0]
 800d26c:	f7f4 fef9 	bl	8002062 <_isatty>
 800d270:	1c43      	adds	r3, r0, #1
 800d272:	d102      	bne.n	800d27a <_isatty_r+0x1a>
 800d274:	682b      	ldr	r3, [r5, #0]
 800d276:	b103      	cbz	r3, 800d27a <_isatty_r+0x1a>
 800d278:	6023      	str	r3, [r4, #0]
 800d27a:	bd38      	pop	{r3, r4, r5, pc}
 800d27c:	20000668 	.word	0x20000668

0800d280 <_init>:
 800d280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d282:	bf00      	nop
 800d284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d286:	bc08      	pop	{r3}
 800d288:	469e      	mov	lr, r3
 800d28a:	4770      	bx	lr

0800d28c <_fini>:
 800d28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d28e:	bf00      	nop
 800d290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d292:	bc08      	pop	{r3}
 800d294:	469e      	mov	lr, r3
 800d296:	4770      	bx	lr
