Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9a0372d921409b9d6f51e7b09de71e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port b [C:/Users/farna/Desktop/Labs/Lab 6/exp1/exp1.srcs/sources_1/new/processor.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2to1
Compiling module xil_defaultlib.ff
Compiling module xil_defaultlib.reg_Nbit_default
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALUcontrolUnit
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.adderUnit_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.mux_2to1(N=31)
Compiling module xil_defaultlib.shifter_nBit
Compiling module xil_defaultlib.driver
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
