ISim log file
Running: C:\Users\poiii\Repos\Hardware-Series-Class\Computer-Architecture\Exp5\sim_mips_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/sim_mips_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 34.  For instance MIPS_CORE/DATAPATH/, width 32 of formal port rs_rt_equal_id is not equal to width 1 of actual signal rs_rt_equal.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
