# On-chip glitchy-clock generator

An on-chip glitchy-clock generator for the experiment of the fault
attacks on SASEBO. This work is presented in COSADE 2011 [1] (Upload
2012/May/09).

[1] S. Endo, T. Sugawara, N. Homma, T. Aoki, and A. Satoh, "An on-chip
glitchy-clock generator and its application to safe-error attack," 2nd
International Workshop on Constructive Side-channel Analysis and
Secure Design - COSADE, pp. 175 - 182, Feb. 2011.
