-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Summer_PE_sum_thread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    dout_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    dout_0_full_n : IN STD_LOGIC;
    dout_0_write : OUT STD_LOGIC;
    dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_1_full_n : IN STD_LOGIC;
    dout_1_write : OUT STD_LOGIC;
    dout_2_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    dout_2_full_n : IN STD_LOGIC;
    dout_2_write : OUT STD_LOGIC;
    ctrl_acf_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_acf_empty_n : IN STD_LOGIC;
    ctrl_acf_read : OUT STD_LOGIC;
    count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    count_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Summer_PE_sum_thread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";

    signal din_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal din_1_blk_n : STD_LOGIC;
    signal din_2_blk_n : STD_LOGIC;
    signal dout_0_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal val_tlast_V_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tlast_V_reg_975_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_979_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dout_1_blk_n : STD_LOGIC;
    signal dout_2_blk_n : STD_LOGIC;
    signal ctrl_acf_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_Val2_34_reg_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0751_1_reg_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0751_3_reg_249 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln791_fu_337_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal zext_ln791_reg_959 : STD_LOGIC_VECTOR (46 downto 0);
    signal xor_ln69_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln69_reg_964 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_data_V_reg_969 : STD_LOGIC_VECTOR (31 downto 0);
    signal io_acc_block_signal_op42 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal io_acc_block_signal_op178 : STD_LOGIC;
    signal ap_predicate_op178_write_state8 : BOOLEAN;
    signal io_acc_block_signal_op179 : STD_LOGIC;
    signal ap_predicate_op179_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal val_tlast_V_reg_975_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tlast_V_reg_975_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tlast_V_reg_975_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_979_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_979_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_979_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_reg_983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_reg_983_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_reg_983_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln388_fu_506_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_518_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_reg_1005 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Result_4_reg_1011 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_45_reg_1016 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_reg_1021 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_703_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln388_2_fu_711_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_7_fu_738_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_fu_776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_reg_1056 : STD_LOGIC_VECTOR (15 downto 0);
    signal carry_3_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_802_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_reg_1066 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_1_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln781_1_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_reg_1086 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran8to9_state3 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal p_0751_0_reg_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_phi_mux_p_0751_3_phi_fu_254_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_34_phi_fu_196_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0792_4_phi_fu_237_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_overflow_phi_fu_207_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_overflow_reg_204 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0751_1_phi_fu_217_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_reg_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_reg_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_reg_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0792_4_reg_233 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0751_3_reg_249 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_fu_557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_deleted_ones_phi_fu_268_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_deleted_ones_reg_265 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_neg_src_phi_fu_277_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln781_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_neg_src_reg_274 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_1_reg_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_1_reg_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_1_reg_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_sum_V_1_reg_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_sum_V_1_reg_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_deleted_ones_2_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_deleted_ones_2_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_deleted_ones_2_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_deleted_ones_2_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_deleted_ones_2_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_deleted_ones_2_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_neg_src_4_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_neg_src_4_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_neg_src_4_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_neg_src_4_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_neg_src_4_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_neg_src_4_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tmp_out_V_phi_fu_316_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_3_fu_951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_out_V_reg_313 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln340_13_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_943_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_164_s_fu_327_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln374_fu_323_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_fu_359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_fu_367_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_371_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_157_fu_387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln99_fu_395_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln4_fu_399_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lhs_V_fu_415_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal rhs_V_fu_419_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_fu_422_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_43_fu_436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_3_fu_441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_73_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_518_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_518_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln415_fu_572_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_46_fu_575_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_146_fu_580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_565_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_608_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_2_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_74_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_fu_730_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_152_fu_764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_772_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_48_fu_746_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_153_fu_782_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_1_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_818_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_810_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_840_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_3_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_75_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_844 : BOOLEAN;
    signal ap_condition_289 : BOOLEAN;
    signal ap_condition_296 : BOOLEAN;
    signal ap_condition_291 : BOOLEAN;
    signal ap_condition_75 : BOOLEAN;
    signal ap_condition_188 : BOOLEAN;
    signal ap_condition_317 : BOOLEAN;
    signal ap_condition_285 : BOOLEAN;
    signal ap_condition_224 : BOOLEAN;
    signal ap_condition_364 : BOOLEAN;
    signal ap_condition_243 : BOOLEAN;
    signal ap_condition_376 : BOOLEAN;
    signal ap_condition_248 : BOOLEAN;
    signal ap_condition_387 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state2;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_predicate_tran8to9_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ctrl_acf_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ctrl_acf_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_0751_0_reg_180_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_0751_0_reg_180 <= ap_const_lv32_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    p_0751_0_reg_180 <= ap_phi_mux_p_0751_3_phi_fu_254_p6;
                elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                    p_0751_0_reg_180 <= ap_const_lv32_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_sum_V_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_285)) then
                if ((ap_const_boolean_1 = ap_condition_317)) then 
                    ap_phi_reg_pp0_iter2_sum_V_reg_224 <= select_ln340_fu_498_p3;
                elsif ((ap_const_boolean_1 = ap_condition_188)) then 
                    ap_phi_reg_pp0_iter2_sum_V_reg_224 <= select_ln388_fu_506_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_sum_V_reg_224 <= ap_phi_reg_pp0_iter1_sum_V_reg_224;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_sum_V_1_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_364)) then 
                    ap_phi_reg_pp0_iter4_sum_V_1_reg_284 <= select_ln340_2_fu_703_p3;
                elsif ((ap_const_boolean_1 = ap_condition_224)) then 
                    ap_phi_reg_pp0_iter4_sum_V_1_reg_284 <= select_ln388_2_fu_711_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_sum_V_1_reg_284 <= ap_phi_reg_pp0_iter3_sum_V_1_reg_284;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_deleted_ones_2_reg_293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_376)) then 
                    ap_phi_reg_pp0_iter5_deleted_ones_2_reg_293 <= Range1_all_ones_1_fu_828_p2;
                elsif ((ap_const_boolean_1 = ap_condition_243)) then 
                    ap_phi_reg_pp0_iter5_deleted_ones_2_reg_293 <= and_ln779_1_fu_862_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_deleted_ones_2_reg_293 <= ap_phi_reg_pp0_iter4_deleted_ones_2_reg_293;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_neg_src_4_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_387)) then 
                    ap_phi_reg_pp0_iter5_neg_src_4_reg_302 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_248)) then 
                    ap_phi_reg_pp0_iter5_neg_src_4_reg_302 <= xor_ln781_1_fu_874_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_neg_src_4_reg_302 <= ap_phi_reg_pp0_iter4_neg_src_4_reg_302;
                end if;
            end if; 
        end if;
    end process;

    p_0751_1_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((icmp_ln99_reg_983_pp0_iter2_reg = ap_const_lv1_0) or (val_tlast_V_reg_975_pp0_iter2_reg = ap_const_lv1_0)))) then 
                p_0751_1_reg_214 <= p_0751_3_reg_249;
            elsif (((ctrl_acf_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_0751_1_reg_214 <= p_0751_0_reg_180;
            end if; 
        end if;
    end process;

    p_0751_3_reg_249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0751_3_reg_249 <= count_fu_557_p2;
            elsif ((((val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                p_0751_3_reg_249 <= ap_phi_mux_p_0751_1_phi_fu_217_p4;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0751_3_reg_249 <= ap_phi_reg_pp0_iter2_p_0751_3_reg_249;
            end if; 
        end if;
    end process;

    p_Val2_34_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((icmp_ln99_reg_983_pp0_iter1_reg = ap_const_lv1_0) or (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_0)))) then 
                p_Val2_34_reg_192 <= ap_phi_mux_p_0792_4_phi_fu_237_p6;
            elsif (((ctrl_acf_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_34_reg_192 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Range2_all_ones_1_reg_1026 <= r_V_fu_518_p2(46 downto 46);
                p_Result_4_reg_1011 <= r_V_fu_518_p2(46 downto 46);
                p_Val2_45_reg_1016 <= r_V_fu_518_p2(45 downto 14);
                r_V_reg_1005 <= r_V_fu_518_p2;
                tmp_145_reg_1021 <= r_V_fu_518_p2(13 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_deleted_ones_2_reg_293 <= ap_phi_reg_pp0_iter0_deleted_ones_2_reg_293;
                ap_phi_reg_pp0_iter1_neg_src_4_reg_302 <= ap_phi_reg_pp0_iter0_neg_src_4_reg_302;
                ap_phi_reg_pp0_iter1_sum_V_1_reg_284 <= ap_phi_reg_pp0_iter0_sum_V_1_reg_284;
                ap_phi_reg_pp0_iter1_sum_V_reg_224 <= ap_phi_reg_pp0_iter0_sum_V_reg_224;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_deleted_ones_2_reg_293 <= ap_phi_reg_pp0_iter1_deleted_ones_2_reg_293;
                ap_phi_reg_pp0_iter2_neg_src_4_reg_302 <= ap_phi_reg_pp0_iter1_neg_src_4_reg_302;
                ap_phi_reg_pp0_iter2_sum_V_1_reg_284 <= ap_phi_reg_pp0_iter1_sum_V_1_reg_284;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_deleted_ones_2_reg_293 <= ap_phi_reg_pp0_iter2_deleted_ones_2_reg_293;
                ap_phi_reg_pp0_iter3_neg_src_4_reg_302 <= ap_phi_reg_pp0_iter2_neg_src_4_reg_302;
                ap_phi_reg_pp0_iter3_sum_V_1_reg_284 <= ap_phi_reg_pp0_iter2_sum_V_1_reg_284;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_deleted_ones_2_reg_293 <= ap_phi_reg_pp0_iter3_deleted_ones_2_reg_293;
                ap_phi_reg_pp0_iter4_neg_src_4_reg_302 <= ap_phi_reg_pp0_iter3_neg_src_4_reg_302;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((din_1_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln58_reg_979 <= icmp_ln58_fu_381_p2;
                icmp_ln99_reg_983 <= icmp_ln99_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln58_reg_979_pp0_iter1_reg <= icmp_ln58_reg_979;
                icmp_ln99_reg_983_pp0_iter1_reg <= icmp_ln99_reg_983;
                val_data_V_reg_969 <= din_0_dout;
                val_tlast_V_reg_975 <= din_1_dout;
                val_tlast_V_reg_975_pp0_iter1_reg <= val_tlast_V_reg_975;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln58_reg_979_pp0_iter2_reg <= icmp_ln58_reg_979_pp0_iter1_reg;
                icmp_ln58_reg_979_pp0_iter3_reg <= icmp_ln58_reg_979_pp0_iter2_reg;
                icmp_ln58_reg_979_pp0_iter4_reg <= icmp_ln58_reg_979_pp0_iter3_reg;
                icmp_ln99_reg_983_pp0_iter2_reg <= icmp_ln99_reg_983_pp0_iter1_reg;
                val_tlast_V_reg_975_pp0_iter2_reg <= val_tlast_V_reg_975_pp0_iter1_reg;
                val_tlast_V_reg_975_pp0_iter3_reg <= val_tlast_V_reg_975_pp0_iter2_reg;
                val_tlast_V_reg_975_pp0_iter4_reg <= val_tlast_V_reg_975_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_reg_979_pp0_iter3_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                overflow_2_reg_1086 <= overflow_2_fu_898_p2;
                p_Result_9_reg_1066 <= p_Val2_49_fu_776_p2(15 downto 15);
                p_Val2_49_reg_1056 <= p_Val2_49_fu_776_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ctrl_acf_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                xor_ln69_reg_964 <= xor_ln69_fu_341_p2;
                    zext_ln791_reg_959(14 downto 0) <= zext_ln791_fu_337_p1(14 downto 0);
            end if;
        end if;
    end process;
    zext_ln791_reg_959(46 downto 15) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ctrl_acf_empty_n, ap_CS_fsm, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state2 => 
                if (((ctrl_acf_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_828_p2 <= "1" when (p_Result_2_fu_818_p4 = ap_const_lv2_3) else "0";
    Range1_all_zeros_fu_834_p2 <= "1" when (p_Result_2_fu_818_p4 = ap_const_lv2_0) else "0";
    Range2_all_ones_fu_810_p3 <= sum_V_3_fu_730_p3(31 downto 31);
    and_ln4_fu_399_p4 <= ((tmp_157_fu_387_p3 & ap_const_lv2_0) & trunc_ln99_fu_395_p1);
    and_ln779_1_fu_862_p2 <= (xor_ln779_1_fu_856_p2 and Range2_all_ones_fu_810_p3);
    and_ln779_fu_621_p2 <= (xor_ln779_fu_615_p2 and Range2_all_ones_1_reg_1026);
    and_ln781_1_fu_868_p2 <= (carry_3_fu_796_p2 and Range1_all_ones_1_fu_828_p2);
    and_ln781_fu_627_p2 <= (carry_1_fu_594_p2 and Range2_all_ones_1_reg_1026);
    and_ln786_4_fu_904_p2 <= (p_Result_9_reg_1066 and ap_phi_reg_pp0_iter5_deleted_ones_2_reg_293);
    and_ln786_fu_661_p2 <= (p_Result_6_fu_600_p3 and ap_phi_mux_deleted_ones_phi_fu_268_p4);
    and_ln_fu_371_p4 <= ((tmp_140_fu_359_p3 & ap_const_lv2_0) & trunc_ln58_fu_367_p1);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, io_acc_block_signal_op42, io_acc_block_signal_op178, ap_predicate_op178_write_state8, io_acc_block_signal_op179, ap_predicate_op179_write_state8)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_predicate_op179_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op179 = ap_const_logic_0)) or ((ap_predicate_op178_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op178 = ap_const_logic_0)))) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, io_acc_block_signal_op42, io_acc_block_signal_op178, ap_predicate_op178_write_state8, io_acc_block_signal_op179, ap_predicate_op179_write_state8)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_predicate_op179_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op179 = ap_const_logic_0)) or ((ap_predicate_op178_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op178 = ap_const_logic_0)))) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, io_acc_block_signal_op42, io_acc_block_signal_op178, ap_predicate_op178_write_state8, io_acc_block_signal_op179, ap_predicate_op179_write_state8)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_predicate_op179_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op179 = ap_const_logic_0)) or ((ap_predicate_op178_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op178 = ap_const_logic_0)))) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(io_acc_block_signal_op42)
    begin
                ap_block_state3_pp0_stage0_iter0 <= (io_acc_block_signal_op42 = ap_const_logic_0);
    end process;

        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter5_assign_proc : process(io_acc_block_signal_op178, ap_predicate_op178_write_state8, io_acc_block_signal_op179, ap_predicate_op179_write_state8)
    begin
                ap_block_state8_pp0_stage0_iter5 <= (((ap_predicate_op179_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op179 = ap_const_logic_0)) or ((ap_predicate_op178_write_state8 = ap_const_boolean_1) and (io_acc_block_signal_op178 = ap_const_logic_0)));
    end process;


    ap_condition_188_assign_proc : process(val_tlast_V_reg_975, icmp_ln58_reg_979, or_ln340_7_fu_492_p2)
    begin
                ap_condition_188 <= (((or_ln340_7_fu_492_p2 = ap_const_lv1_0) and (val_tlast_V_reg_975 = ap_const_lv1_0)) or ((or_ln340_7_fu_492_p2 = ap_const_lv1_0) and (icmp_ln58_reg_979 = ap_const_lv1_0)));
    end process;


    ap_condition_224_assign_proc : process(val_tlast_V_reg_975_pp0_iter2_reg, icmp_ln58_reg_979_pp0_iter2_reg, or_ln340_10_fu_697_p2)
    begin
                ap_condition_224 <= ((or_ln340_10_fu_697_p2 = ap_const_lv1_0) and (icmp_ln58_reg_979_pp0_iter2_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_243_assign_proc : process(val_tlast_V_reg_975_pp0_iter3_reg, icmp_ln58_reg_979_pp0_iter3_reg, carry_3_fu_796_p2)
    begin
                ap_condition_243 <= ((icmp_ln58_reg_979_pp0_iter3_reg = ap_const_lv1_0) and (carry_3_fu_796_p2 = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_condition_248_assign_proc : process(val_tlast_V_reg_975_pp0_iter3_reg, icmp_ln58_reg_979_pp0_iter3_reg, p_Result_7_fu_738_p3)
    begin
                ap_condition_248 <= ((icmp_ln58_reg_979_pp0_iter3_reg = ap_const_lv1_0) and (p_Result_7_fu_738_p3 = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_condition_285_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_285 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_289_assign_proc : process(val_tlast_V_reg_975, icmp_ln58_reg_979, or_ln785_fu_449_p2)
    begin
                ap_condition_289 <= (((or_ln785_fu_449_p2 = ap_const_lv1_1) and (val_tlast_V_reg_975 = ap_const_lv1_0)) or ((icmp_ln58_reg_979 = ap_const_lv1_0) and (or_ln785_fu_449_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_291_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_291 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_296_assign_proc : process(val_tlast_V_reg_975, icmp_ln58_reg_979, or_ln785_fu_449_p2)
    begin
                ap_condition_296 <= (((or_ln785_fu_449_p2 = ap_const_lv1_0) and (val_tlast_V_reg_975 = ap_const_lv1_0)) or ((or_ln785_fu_449_p2 = ap_const_lv1_0) and (icmp_ln58_reg_979 = ap_const_lv1_0)));
    end process;


    ap_condition_317_assign_proc : process(val_tlast_V_reg_975, icmp_ln58_reg_979, or_ln340_7_fu_492_p2)
    begin
                ap_condition_317 <= (((or_ln340_7_fu_492_p2 = ap_const_lv1_1) and (val_tlast_V_reg_975 = ap_const_lv1_0)) or ((icmp_ln58_reg_979 = ap_const_lv1_0) and (or_ln340_7_fu_492_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_364_assign_proc : process(val_tlast_V_reg_975_pp0_iter2_reg, icmp_ln58_reg_979_pp0_iter2_reg, or_ln340_10_fu_697_p2)
    begin
                ap_condition_364 <= ((icmp_ln58_reg_979_pp0_iter2_reg = ap_const_lv1_0) and (or_ln340_10_fu_697_p2 = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_376_assign_proc : process(val_tlast_V_reg_975_pp0_iter3_reg, icmp_ln58_reg_979_pp0_iter3_reg, carry_3_fu_796_p2)
    begin
                ap_condition_376 <= ((carry_3_fu_796_p2 = ap_const_lv1_0) and (icmp_ln58_reg_979_pp0_iter3_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_condition_387_assign_proc : process(val_tlast_V_reg_975_pp0_iter3_reg, icmp_ln58_reg_979_pp0_iter3_reg, p_Result_7_fu_738_p3)
    begin
                ap_condition_387 <= ((p_Result_7_fu_738_p3 = ap_const_lv1_0) and (icmp_ln58_reg_979_pp0_iter3_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_condition_75_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, val_tlast_V_reg_975_pp0_iter4_reg, icmp_ln58_reg_979_pp0_iter4_reg)
    begin
                ap_condition_75 <= ((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_condition_844_assign_proc : process(ap_block_pp0_stage0, val_tlast_V_reg_975_pp0_iter2_reg, icmp_ln58_reg_979_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_844 <= ((icmp_ln58_reg_979_pp0_iter2_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_deleted_ones_phi_fu_268_p4_assign_proc : process(Range2_all_ones_1_reg_1026, carry_1_fu_594_p2, and_ln779_fu_621_p2, ap_phi_reg_pp0_iter3_deleted_ones_reg_265, ap_condition_844)
    begin
        if ((ap_const_boolean_1 = ap_condition_844)) then
            if ((carry_1_fu_594_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_deleted_ones_phi_fu_268_p4 <= Range2_all_ones_1_reg_1026;
            elsif ((carry_1_fu_594_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_deleted_ones_phi_fu_268_p4 <= and_ln779_fu_621_p2;
            else 
                ap_phi_mux_deleted_ones_phi_fu_268_p4 <= ap_phi_reg_pp0_iter3_deleted_ones_reg_265;
            end if;
        else 
            ap_phi_mux_deleted_ones_phi_fu_268_p4 <= ap_phi_reg_pp0_iter3_deleted_ones_reg_265;
        end if; 
    end process;


    ap_phi_mux_neg_src_phi_fu_277_p4_assign_proc : process(p_Result_4_reg_1011, xor_ln781_fu_632_p2, ap_phi_reg_pp0_iter3_neg_src_reg_274, ap_condition_844)
    begin
        if ((ap_const_boolean_1 = ap_condition_844)) then
            if ((p_Result_4_reg_1011 = ap_const_lv1_0)) then 
                ap_phi_mux_neg_src_phi_fu_277_p4 <= ap_const_lv1_0;
            elsif ((p_Result_4_reg_1011 = ap_const_lv1_1)) then 
                ap_phi_mux_neg_src_phi_fu_277_p4 <= xor_ln781_fu_632_p2;
            else 
                ap_phi_mux_neg_src_phi_fu_277_p4 <= ap_phi_reg_pp0_iter3_neg_src_reg_274;
            end if;
        else 
            ap_phi_mux_neg_src_phi_fu_277_p4 <= ap_phi_reg_pp0_iter3_neg_src_reg_274;
        end if; 
    end process;


    ap_phi_mux_overflow_phi_fu_207_p4_assign_proc : process(xor_ln785_fu_455_p2, ap_phi_reg_pp0_iter1_overflow_reg_204, ap_condition_289, ap_condition_296, ap_condition_291)
    begin
        if ((ap_const_boolean_1 = ap_condition_291)) then
            if ((ap_const_boolean_1 = ap_condition_296)) then 
                ap_phi_mux_overflow_phi_fu_207_p4 <= ap_const_lv1_0;
            elsif ((ap_const_boolean_1 = ap_condition_289)) then 
                ap_phi_mux_overflow_phi_fu_207_p4 <= xor_ln785_fu_455_p2;
            else 
                ap_phi_mux_overflow_phi_fu_207_p4 <= ap_phi_reg_pp0_iter1_overflow_reg_204;
            end if;
        else 
            ap_phi_mux_overflow_phi_fu_207_p4 <= ap_phi_reg_pp0_iter1_overflow_reg_204;
        end if; 
    end process;


    ap_phi_mux_p_0751_1_phi_fu_217_p4_assign_proc : process(ap_block_pp0_stage0, p_0751_1_reg_214, p_0751_3_reg_249, val_tlast_V_reg_975_pp0_iter2_reg, icmp_ln99_reg_983_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((icmp_ln99_reg_983_pp0_iter2_reg = ap_const_lv1_0) or (val_tlast_V_reg_975_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_p_0751_1_phi_fu_217_p4 <= p_0751_3_reg_249;
        else 
            ap_phi_mux_p_0751_1_phi_fu_217_p4 <= p_0751_1_reg_214;
        end if; 
    end process;


    ap_phi_mux_p_0751_3_phi_fu_254_p6_assign_proc : process(ap_block_pp0_stage0, val_tlast_V_reg_975_pp0_iter1_reg, icmp_ln58_reg_979_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_p_0751_1_phi_fu_217_p4, ap_phi_reg_pp0_iter2_p_0751_3_reg_249, count_fu_557_p2)
    begin
        if (((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_p_0751_3_phi_fu_254_p6 <= count_fu_557_p2;
        elsif ((((val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_p_0751_3_phi_fu_254_p6 <= ap_phi_mux_p_0751_1_phi_fu_217_p4;
        else 
            ap_phi_mux_p_0751_3_phi_fu_254_p6 <= ap_phi_reg_pp0_iter2_p_0751_3_reg_249;
        end if; 
    end process;


    ap_phi_mux_p_0792_4_phi_fu_237_p6_assign_proc : process(ap_block_pp0_stage0, p_Val2_34_reg_192, val_tlast_V_reg_975_pp0_iter1_reg, icmp_ln58_reg_979_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_reg_pp0_iter2_sum_V_reg_224, ap_phi_reg_pp0_iter2_p_0792_4_reg_233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0792_4_phi_fu_237_p6 <= ap_phi_reg_pp0_iter2_sum_V_reg_224;
            elsif (((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_mux_p_0792_4_phi_fu_237_p6 <= ap_const_lv32_0;
            elsif (((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_mux_p_0792_4_phi_fu_237_p6 <= p_Val2_34_reg_192;
            else 
                ap_phi_mux_p_0792_4_phi_fu_237_p6 <= ap_phi_reg_pp0_iter2_p_0792_4_reg_233;
            end if;
        else 
            ap_phi_mux_p_0792_4_phi_fu_237_p6 <= ap_phi_reg_pp0_iter2_p_0792_4_reg_233;
        end if; 
    end process;


    ap_phi_mux_p_Val2_34_phi_fu_196_p4_assign_proc : process(ap_block_pp0_stage0, p_Val2_34_reg_192, val_tlast_V_reg_975_pp0_iter1_reg, icmp_ln99_reg_983_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_p_0792_4_phi_fu_237_p6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((icmp_ln99_reg_983_pp0_iter1_reg = ap_const_lv1_0) or (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_p_Val2_34_phi_fu_196_p4 <= ap_phi_mux_p_0792_4_phi_fu_237_p6;
        else 
            ap_phi_mux_p_Val2_34_phi_fu_196_p4 <= p_Val2_34_reg_192;
        end if; 
    end process;


    ap_phi_mux_tmp_out_V_phi_fu_316_p4_assign_proc : process(select_ln388_3_fu_951_p3, ap_phi_reg_pp0_iter5_tmp_out_V_reg_313, or_ln340_13_fu_937_p2, select_ln340_3_fu_943_p3, ap_condition_75)
    begin
        if ((ap_const_boolean_1 = ap_condition_75)) then
            if ((or_ln340_13_fu_937_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_out_V_phi_fu_316_p4 <= select_ln340_3_fu_943_p3;
            elsif ((or_ln340_13_fu_937_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_out_V_phi_fu_316_p4 <= select_ln388_3_fu_951_p3;
            else 
                ap_phi_mux_tmp_out_V_phi_fu_316_p4 <= ap_phi_reg_pp0_iter5_tmp_out_V_reg_313;
            end if;
        else 
            ap_phi_mux_tmp_out_V_phi_fu_316_p4 <= ap_phi_reg_pp0_iter5_tmp_out_V_reg_313;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_deleted_ones_2_reg_293 <= "X";
    ap_phi_reg_pp0_iter0_neg_src_4_reg_302 <= "X";
    ap_phi_reg_pp0_iter0_sum_V_1_reg_284 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_reg_224 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_overflow_reg_204 <= "X";
    ap_phi_reg_pp0_iter2_p_0751_3_reg_249 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0792_4_reg_233 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_deleted_ones_reg_265 <= "X";
    ap_phi_reg_pp0_iter3_neg_src_reg_274 <= "X";
    ap_phi_reg_pp0_iter5_tmp_out_V_reg_313 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op178_write_state8_assign_proc : process(val_tlast_V_reg_975_pp0_iter4_reg, icmp_ln58_reg_979_pp0_iter4_reg)
    begin
                ap_predicate_op178_write_state8 <= ((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op179_write_state8_assign_proc : process(val_tlast_V_reg_975_pp0_iter4_reg, icmp_ln58_reg_979_pp0_iter4_reg)
    begin
                ap_predicate_op179_write_state8 <= ((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1));
    end process;


    ap_predicate_tran8to9_state3_assign_proc : process(din_1_dout, icmp_ln99_fu_409_p2)
    begin
                ap_predicate_tran8to9_state3 <= ((icmp_ln99_fu_409_p2 = ap_const_lv1_1) and (din_1_dout = ap_const_lv1_1));
    end process;

    carry_1_fu_594_p2 <= (xor_ln416_fu_588_p2 and p_Result_5_fu_565_p3);
    carry_3_fu_796_p2 <= (xor_ln416_1_fu_790_p2 and p_Result_8_fu_756_p3);
    count_fu_557_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_0751_1_phi_fu_217_p4) + unsigned(ap_const_lv32_1));
    count_out <= std_logic_vector(unsigned(ap_phi_mux_p_0751_1_phi_fu_217_p4) + unsigned(ap_const_lv32_1));

    count_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, val_tlast_V_reg_975_pp0_iter1_reg, icmp_ln58_reg_979_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln58_reg_979_pp0_iter1_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            count_out_ap_vld <= ap_const_logic_1;
        else 
            count_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_acf_blk_n_assign_proc : process(ctrl_acf_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ctrl_acf_blk_n <= ctrl_acf_empty_n;
        else 
            ctrl_acf_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_acf_read_assign_proc : process(ctrl_acf_empty_n, ap_CS_fsm_state2)
    begin
        if (((ctrl_acf_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ctrl_acf_read <= ap_const_logic_1;
        else 
            ctrl_acf_read <= ap_const_logic_0;
        end if; 
    end process;

    deleted_zeros_fu_840_p3 <= 
        Range1_all_ones_1_fu_828_p2 when (carry_3_fu_796_p2(0) = '1') else 
        Range1_all_zeros_fu_834_p2;

    din_0_blk_n_assign_proc : process(din_0_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_0_blk_n <= din_0_empty_n;
        else 
            din_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            din_0_read <= ap_const_logic_1;
        else 
            din_0_read <= ap_const_logic_0;
        end if; 
    end process;


    din_1_blk_n_assign_proc : process(din_1_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_1_blk_n <= din_1_empty_n;
        else 
            din_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            din_1_read <= ap_const_logic_1;
        else 
            din_1_read <= ap_const_logic_0;
        end if; 
    end process;


    din_2_blk_n_assign_proc : process(din_2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_2_blk_n <= din_2_empty_n;
        else 
            din_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            din_2_read <= ap_const_logic_1;
        else 
            din_2_read <= ap_const_logic_0;
        end if; 
    end process;


    dout_0_blk_n_assign_proc : process(dout_0_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, val_tlast_V_reg_975_pp0_iter4_reg, icmp_ln58_reg_979_pp0_iter4_reg)
    begin
        if ((((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            dout_0_blk_n <= dout_0_full_n;
        else 
            dout_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_0_din_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state8, ap_predicate_op179_write_state8, ap_phi_mux_tmp_out_V_phi_fu_316_p4, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_op179_write_state8 = ap_const_boolean_1)) then 
                dout_0_din <= ap_const_lv16_0;
            elsif ((ap_predicate_op178_write_state8 = ap_const_boolean_1)) then 
                dout_0_din <= ap_phi_mux_tmp_out_V_phi_fu_316_p4;
            else 
                dout_0_din <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            dout_0_din <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dout_0_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state8, ap_predicate_op179_write_state8, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op179_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op178_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dout_0_write <= ap_const_logic_1;
        else 
            dout_0_write <= ap_const_logic_0;
        end if; 
    end process;


    dout_1_blk_n_assign_proc : process(dout_1_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, val_tlast_V_reg_975_pp0_iter4_reg, icmp_ln58_reg_979_pp0_iter4_reg)
    begin
        if ((((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            dout_1_blk_n <= dout_1_full_n;
        else 
            dout_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_1_din_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state8, ap_predicate_op179_write_state8, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_op179_write_state8 = ap_const_boolean_1)) then 
                dout_1_din <= ap_const_lv1_1;
            elsif ((ap_predicate_op178_write_state8 = ap_const_boolean_1)) then 
                dout_1_din <= ap_const_lv1_0;
            else 
                dout_1_din <= "X";
            end if;
        else 
            dout_1_din <= "X";
        end if; 
    end process;


    dout_1_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state8, ap_predicate_op179_write_state8, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op179_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op178_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dout_1_write <= ap_const_logic_1;
        else 
            dout_1_write <= ap_const_logic_0;
        end if; 
    end process;


    dout_2_blk_n_assign_proc : process(dout_2_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, val_tlast_V_reg_975_pp0_iter4_reg, icmp_ln58_reg_979_pp0_iter4_reg)
    begin
        if ((((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_0) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((icmp_ln58_reg_979_pp0_iter4_reg = ap_const_lv1_1) and (val_tlast_V_reg_975_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            dout_2_blk_n <= dout_2_full_n;
        else 
            dout_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_2_din_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state8, ap_predicate_op179_write_state8, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((ap_predicate_op179_write_state8 = ap_const_boolean_1)) then 
                dout_2_din <= ap_const_lv2_0;
            elsif ((ap_predicate_op178_write_state8 = ap_const_boolean_1)) then 
                dout_2_din <= ap_const_lv2_3;
            else 
                dout_2_din <= "XX";
            end if;
        else 
            dout_2_din <= "XX";
        end if; 
    end process;


    dout_2_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_predicate_op178_write_state8, ap_predicate_op179_write_state8, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op179_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op178_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dout_2_write <= ap_const_logic_1;
        else 
            dout_2_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1497_fu_719_p2 <= "1" when (signed(ap_phi_reg_pp0_iter4_sum_V_1_reg_284) > signed(ap_const_lv32_0)) else "0";
    icmp_ln58_fu_381_p2 <= "1" when (and_ln_fu_371_p4 = ap_const_lv4_0) else "0";
    icmp_ln99_fu_409_p2 <= "1" when (and_ln4_fu_399_p4 = ap_const_lv4_0) else "0";
    io_acc_block_signal_op178 <= (dout_2_full_n and dout_1_full_n and dout_0_full_n);
    io_acc_block_signal_op179 <= (dout_2_full_n and dout_1_full_n and dout_0_full_n);
    io_acc_block_signal_op42 <= (din_2_empty_n and din_1_empty_n and din_0_empty_n);
        lhs_V_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_34_phi_fu_196_p4),33));

    or_ln340_10_fu_697_p2 <= (or_ln340_74_fu_691_p2 or and_ln786_fu_661_p2);
    or_ln340_11_fu_921_p2 <= (underflow_2_fu_915_p2 or overflow_2_reg_1086);
    or_ln340_13_fu_937_p2 <= (or_ln340_75_fu_932_p2 or and_ln786_4_fu_904_p2);
    or_ln340_73_fu_486_p2 <= (xor_ln340_fu_480_p2 or ap_phi_mux_overflow_phi_fu_207_p4);
    or_ln340_74_fu_691_p2 <= (xor_ln340_2_fu_685_p2 or overflow_1_fu_655_p2);
    or_ln340_75_fu_932_p2 <= (xor_ln340_3_fu_926_p2 or overflow_2_reg_1086);
    or_ln340_7_fu_492_p2 <= (p_Result_3_fu_441_p3 or or_ln340_73_fu_486_p2);
    or_ln340_8_fu_679_p2 <= (underflow_1_fu_673_p2 or overflow_1_fu_655_p2);
    or_ln340_fu_474_p2 <= (underflow_fu_468_p2 or ap_phi_mux_overflow_phi_fu_207_p4);
    or_ln71_fu_725_p2 <= (xor_ln69_reg_964 or icmp_ln1497_fu_719_p2);
    or_ln785_2_fu_644_p2 <= (xor_ln785_2_fu_639_p2 or p_Result_6_fu_600_p3);
    or_ln785_3_fu_886_p2 <= (xor_ln785_4_fu_880_p2 or p_Result_9_fu_802_p3);
    or_ln785_fu_449_p2 <= (p_Result_s_fu_428_p3 or p_Result_3_fu_441_p3);
    overflow_1_fu_655_p2 <= (xor_ln785_3_fu_650_p2 and or_ln785_2_fu_644_p2);
    overflow_2_fu_898_p2 <= (xor_ln785_5_fu_892_p2 and or_ln785_3_fu_886_p2);
    p_Result_164_s_fu_327_p4 <= ctrl_acf_dout(15 downto 1);
    p_Result_2_fu_818_p4 <= sum_V_3_fu_730_p3(31 downto 30);
    p_Result_3_fu_441_p3 <= p_Val2_43_fu_436_p2(31 downto 31);
    p_Result_5_fu_565_p3 <= r_V_reg_1005(45 downto 45);
    p_Result_6_fu_600_p3 <= p_Val2_46_fu_575_p2(31 downto 31);
    p_Result_7_fu_738_p3 <= sum_V_3_fu_730_p3(31 downto 31);
    p_Result_8_fu_756_p3 <= sum_V_3_fu_730_p3(29 downto 29);
    p_Result_9_fu_802_p3 <= p_Val2_49_fu_776_p2(15 downto 15);
    p_Result_s_fu_428_p3 <= ret_V_fu_422_p2(32 downto 32);
    p_Val2_43_fu_436_p2 <= std_logic_vector(signed(val_data_V_reg_969) + signed(ap_phi_mux_p_Val2_34_phi_fu_196_p4));
    p_Val2_46_fu_575_p2 <= std_logic_vector(unsigned(p_Val2_45_reg_1016) + unsigned(zext_ln415_fu_572_p1));
    p_Val2_48_fu_746_p4 <= sum_V_3_fu_730_p3(29 downto 14);
    p_Val2_49_fu_776_p2 <= std_logic_vector(unsigned(zext_ln415_1_fu_772_p1) + unsigned(p_Val2_48_fu_746_p4));
    r_V_fu_518_p0 <= ap_phi_reg_pp0_iter2_sum_V_reg_224;
    r_V_fu_518_p1 <= zext_ln791_reg_959(15 - 1 downto 0);
    r_V_fu_518_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_fu_518_p0) * signed('0' &r_V_fu_518_p1))), 47));
    ret_V_fu_422_p2 <= std_logic_vector(signed(lhs_V_fu_415_p1) + signed(rhs_V_fu_419_p1));
        rhs_V_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(val_data_V_reg_969),33));

    select_ln340_2_fu_703_p3 <= 
        ap_const_lv32_7FFFFFFF when (or_ln340_8_fu_679_p2(0) = '1') else 
        p_Val2_46_fu_575_p2;
    select_ln340_3_fu_943_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_11_fu_921_p2(0) = '1') else 
        p_Val2_49_reg_1056;
    select_ln340_fu_498_p3 <= 
        ap_const_lv32_7FFFFFFF when (or_ln340_fu_474_p2(0) = '1') else 
        p_Val2_43_fu_436_p2;
    select_ln388_2_fu_711_p3 <= 
        ap_const_lv32_80000000 when (underflow_1_fu_673_p2(0) = '1') else 
        p_Val2_46_fu_575_p2;
    select_ln388_3_fu_951_p3 <= 
        ap_const_lv16_8000 when (underflow_2_fu_915_p2(0) = '1') else 
        p_Val2_49_reg_1056;
    select_ln388_fu_506_p3 <= 
        ap_const_lv32_80000000 when (underflow_fu_468_p2(0) = '1') else 
        p_Val2_43_fu_436_p2;
    sum_V_3_fu_730_p3 <= 
        ap_phi_reg_pp0_iter4_sum_V_1_reg_284 when (or_ln71_fu_725_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_140_fu_359_p3 <= din_2_dout(3 downto 3);
    tmp_146_fu_580_p3 <= p_Val2_46_fu_575_p2(31 downto 31);
    tmp_149_fu_608_p3 <= r_V_reg_1005(46 downto 46);
    tmp_152_fu_764_p3 <= sum_V_3_fu_730_p3(13 downto 13);
    tmp_153_fu_782_p3 <= p_Val2_49_fu_776_p2(15 downto 15);
    tmp_156_fu_848_p3 <= sum_V_3_fu_730_p3(30 downto 30);
    tmp_157_fu_387_p3 <= din_2_dout(3 downto 3);
    trunc_ln374_fu_323_p1 <= ctrl_acf_dout(1 - 1 downto 0);
    trunc_ln58_fu_367_p1 <= din_2_dout(1 - 1 downto 0);
    trunc_ln99_fu_395_p1 <= din_2_dout(1 - 1 downto 0);
    underflow_1_fu_673_p2 <= (xor_ln786_2_fu_667_p2 and ap_phi_mux_neg_src_phi_fu_277_p4);
    underflow_2_fu_915_p2 <= (xor_ln786_3_fu_909_p2 and ap_phi_reg_pp0_iter5_neg_src_4_reg_302);
    underflow_fu_468_p2 <= (xor_ln786_fu_462_p2 and p_Result_s_fu_428_p3);
    xor_ln340_2_fu_685_p2 <= (ap_phi_mux_neg_src_phi_fu_277_p4 xor ap_const_lv1_1);
    xor_ln340_3_fu_926_p2 <= (ap_phi_reg_pp0_iter5_neg_src_4_reg_302 xor ap_const_lv1_1);
    xor_ln340_fu_480_p2 <= (p_Result_s_fu_428_p3 xor ap_const_lv1_1);
    xor_ln416_1_fu_790_p2 <= (tmp_153_fu_782_p3 xor ap_const_lv1_1);
    xor_ln416_fu_588_p2 <= (tmp_146_fu_580_p3 xor ap_const_lv1_1);
    xor_ln69_fu_341_p2 <= (trunc_ln374_fu_323_p1 xor ap_const_lv1_1);
    xor_ln779_1_fu_856_p2 <= (tmp_156_fu_848_p3 xor ap_const_lv1_1);
    xor_ln779_fu_615_p2 <= (tmp_149_fu_608_p3 xor ap_const_lv1_1);
    xor_ln781_1_fu_874_p2 <= (ap_const_lv1_1 xor and_ln781_1_fu_868_p2);
    xor_ln781_fu_632_p2 <= (ap_const_lv1_1 xor and_ln781_fu_627_p2);
    xor_ln785_2_fu_639_p2 <= (carry_1_fu_594_p2 xor Range2_all_ones_1_reg_1026);
    xor_ln785_3_fu_650_p2 <= (p_Result_4_reg_1011 xor ap_const_lv1_1);
    xor_ln785_4_fu_880_p2 <= (deleted_zeros_fu_840_p3 xor ap_const_lv1_1);
    xor_ln785_5_fu_892_p2 <= (p_Result_7_fu_738_p3 xor ap_const_lv1_1);
    xor_ln785_fu_455_p2 <= (p_Result_s_fu_428_p3 xor ap_const_lv1_1);
    xor_ln786_2_fu_667_p2 <= (ap_const_lv1_1 xor and_ln786_fu_661_p2);
    xor_ln786_3_fu_909_p2 <= (ap_const_lv1_1 xor and_ln786_4_fu_904_p2);
    xor_ln786_fu_462_p2 <= (p_Result_3_fu_441_p3 xor ap_const_lv1_1);
    zext_ln415_1_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_152_fu_764_p3),16));
    zext_ln415_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_145_reg_1021),32));
    zext_ln791_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_164_s_fu_327_p4),47));
end behav;
