<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>HINT -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/hint.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/hint.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">HINT</h2><p id="desc"><p class="aml">Hint instruction is for the instruction set space that is reserved for architectural hint instructions.</p><p class="aml">Some encodings described here are unallocated in this revision of the architecture, and behave as NOPs. These encodings might be allocated to other hint functionality in future revisions of the architecture.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Hints 6 and 7<span class="bitdiff"> (CRm == 0000 &amp;&amp; op2 == 11x)</span></h4><p class="asm-code"><a id="HINT_1" name="HINT_1">HINT  #<a href="#imm" title="7-bit unsigned immediate [0-127], excluding the allocated encodings described below (field &quot;CRm:op2&quot;)">&lt;imm></a></a></p></div><div class="encoding"><h4 class="encoding">Hints 8 to 15, and 24 to 127<span class="bitdiff"> (CRm != 00x0)</span></h4><p class="asm-code"><a id="HINT_2" name="HINT_2">HINT  #<a href="#imm" title="7-bit unsigned immediate [0-127], excluding the allocated encodings described below (field &quot;CRm:op2&quot;)">&lt;imm></a></a></p></div><div class="encoding"><h4 class="encoding">Hints 17 to 23<span class="bitdiff"> (CRm == 0010 &amp;&amp; op2 != 00x)</span></h4><p class="asm-code"><a id="HINT_3" name="HINT_3">HINT  #<a href="#imm" title="7-bit unsigned immediate [0-127], excluding the allocated encodings described below (field &quot;CRm:op2&quot;)">&lt;imm></a></a></p></div><p class="pseudocode"><del>SystemHintOp op;

case CRm:op2 of
    when '0000 000' op = SystemHintOp_NOP;
    when '0000 001' op = SystemHintOp_YIELD;
    when '0000 010' op = SystemHintOp_WFE;
    when '0000 011' op = SystemHintOp_WFI;
    when '0000 100' op = SystemHintOp_SEV;
    when '0000 101' op = SystemHintOp_SEVL;
    when '0010 000' 
        op = if </del><a href="shared_pseudocode.html#impl-shared.HaveRASExt.0" title="function: boolean HaveRASExt()"><del>HaveRASExt</del></a><del>() then SystemHintOp_ESB else SystemHintOp_NOP;
    when '0010 001'
        op = if </del><a href="shared_pseudocode.html#impl-shared.HaveStatisticalProfiling.0" title="function: boolean HaveStatisticalProfiling()"><del>HaveStatisticalProfiling</del></a><del>() then SystemHintOp_PSB else SystemHintOp_NOP;
    otherwise  op = SystemHintOp_NOP;</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm" name="imm"><p class="aml">Is a 7-bit unsigned immediate, in the range 0 to 127, excluding the allocated encodings described below, encoded in "CRm:op2".</p><p class="aml">The following encodings of "CRm:op2" are allocated:</p><dl><dt>0000000</dt><dd><span class="asm-code">NOP</span></dd><dt>0000001</dt><dd><span class="asm-code">YIELD</span></dd><dt>0000010</dt><dd><span class="asm-code">WFE</span></dd><dt>0000011</dt><dd><span class="asm-code">WFI</span></dd><dt>0000100</dt><dd><span class="asm-code">SEV</span></dd><dt>0000101</dt><dd><span class="asm-code">SEVL</span></dd></dl><p class="aml">For allocated encodings of "CRm:op2":</p><ul><li>A disassembler will disassemble the allocated instruction, rather than the <span class="asm-code">HINT</span> instruction.</li><li>An assembler may support assembly of allocated encodings using <span class="asm-code">HINT</span> with the corresponding &lt;imm> value, but it is not required to do so.</li></ul></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode"><del>Operation</del></h3><p class="pseudocode"><del>case op of
    when SystemHintOp_YIELD
        </del><a href="shared_pseudocode.html#impl-shared.Hint_Yield.0" title="function: Hint_Yield()"><del>Hint_Yield</del></a><del>();

    when SystemHintOp_WFE
        if </del><a href="shared_pseudocode.html#impl-shared.IsEventRegisterSet.0" title="function: boolean IsEventRegisterSet()"><del>IsEventRegisterSet</del></a><del>() then
            </del><a href="shared_pseudocode.html#impl-shared.ClearEventRegister.0" title="function: ClearEventRegister()"><del>ClearEventRegister</del></a><del>();
        else
            if PSTATE.EL == </del><a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'"><del>EL0</del></a><del> then
                // Check for traps described by the OS which may be EL1 or EL2.
                </del><a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)"><del>AArch64.CheckForWFxTrap</del></a><del>(</del><a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'"><del>EL1</del></a><del>, TRUE);
            if </del><a href="shared_pseudocode.html#impl-shared.HaveEL.1" title="function: boolean HaveEL(bits(2) el)"><del>HaveEL</del></a><del>(</del><a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'"><del>EL2</del></a><del>) &amp;&amp; !</del><a href="shared_pseudocode.html#impl-shared.IsSecure.0" title="function: boolean IsSecure()"><del>IsSecure</del></a><del>() &amp;&amp; PSTATE.EL IN {</del><a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'"><del>EL0</del></a><del>,</del><a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'"><del>EL1</del></a><del>} &amp;&amp; !</del><a href="shared_pseudocode.html#impl-shared.IsInHost.0" title="function: boolean IsInHost()"><del>IsInHost</del></a><del>() then
                // Check for traps described by the Hypervisor.
                </del><a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)"><del>AArch64.CheckForWFxTrap</del></a><del>(</del><a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'"><del>EL2</del></a><del>, TRUE);
            if </del><a href="shared_pseudocode.html#impl-shared.HaveEL.1" title="function: boolean HaveEL(bits(2) el)"><del>HaveEL</del></a><del>(</del><a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'"><del>EL3</del></a><del>) &amp;&amp; PSTATE.EL != </del><a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'"><del>EL3</del></a><del> then
                // Check for traps described by the Secure Monitor.
                </del><a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)"><del>AArch64.CheckForWFxTrap</del></a><del>(</del><a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'"><del>EL3</del></a><del>, TRUE);
            </del><a href="shared_pseudocode.html#impl-shared.WaitForEvent.0" title="function: WaitForEvent()"><del>WaitForEvent</del></a><del>();

    when SystemHintOp_WFI
        if !</del><a href="shared_pseudocode.html#impl-shared.InterruptPending.0" title="function: boolean InterruptPending()"><del>InterruptPending</del></a><del>() then
            if PSTATE.EL == </del><a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'"><del>EL0</del></a><del> then
                // Check for traps described by the OS which may be EL1 or EL2.
                </del><a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)"><del>AArch64.CheckForWFxTrap</del></a><del>(</del><a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'"><del>EL1</del></a><del>, FALSE);
            if </del><a href="shared_pseudocode.html#impl-shared.HaveEL.1" title="function: boolean HaveEL(bits(2) el)"><del>HaveEL</del></a><del>(</del><a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'"><del>EL2</del></a><del>) &amp;&amp; !</del><a href="shared_pseudocode.html#impl-shared.IsSecure.0" title="function: boolean IsSecure()"><del>IsSecure</del></a><del>() &amp;&amp; PSTATE.EL IN {</del><a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'"><del>EL0</del></a><del>,</del><a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'"><del>EL1</del></a><del>} &amp;&amp; !</del><a href="shared_pseudocode.html#impl-shared.IsInHost.0" title="function: boolean IsInHost()"><del>IsInHost</del></a><del>() then
                // Check for traps described by the Hypervisor.
                </del><a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)"><del>AArch64.CheckForWFxTrap</del></a><del>(</del><a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'"><del>EL2</del></a><del>, FALSE);
            if </del><a href="shared_pseudocode.html#impl-shared.HaveEL.1" title="function: boolean HaveEL(bits(2) el)"><del>HaveEL</del></a><del>(</del><a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'"><del>EL3</del></a><del>) &amp;&amp; PSTATE.EL != </del><a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'"><del>EL3</del></a><del> then
                // Check for traps described by the Secure Monitor.
                </del><a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)"><del>AArch64.CheckForWFxTrap</del></a><del>(</del><a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'"><del>EL3</del></a><del>, FALSE);
            </del><a href="shared_pseudocode.html#impl-shared.WaitForInterrupt.0" title="function: WaitForInterrupt()"><del>WaitForInterrupt</del></a><del>();

    when SystemHintOp_SEV
        </del><a href="shared_pseudocode.html#impl-shared.SendEvent.0" title="function: SendEvent()"><del>SendEvent</del></a><del>();

    when SystemHintOp_SEVL
        </del><a href="shared_pseudocode.html#impl-shared.SendEventLocal.0" title="function: SendEventLocal()"><del>SendEventLocal</del></a><del>();

    when SystemHintOp_ESB
        </del><a href="shared_pseudocode.html#impl-shared.ErrorSynchronizationBarrier.2" title="function: ErrorSynchronizationBarrier(MBReqDomain domain, MBReqTypes types)"><del>ErrorSynchronizationBarrier</del></a><del>(</del><a href="shared_pseudocode.html#MBReqDomain_FullSystem" title="enumeration MBReqDomain    {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable, MBReqDomain_OuterShareable, MBReqDomain_FullSystem}"><del>MBReqDomain_FullSystem</del></a><del>, </del><a href="shared_pseudocode.html#MBReqTypes_All" title="enumeration MBReqTypes     {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All}"><del>MBReqTypes_All</del></a><del>);
        </del><a href="shared_pseudocode.html#AArch64.ESBOperation.0" title="function: AArch64.ESBOperation()"><del>AArch64.ESBOperation</del></a><del>();
        if </del><a href="shared_pseudocode.html#impl-shared.HaveEL.1" title="function: boolean HaveEL(bits(2) el)"><del>HaveEL</del></a><del>(</del><a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'"><del>EL2</del></a><del>) &amp;&amp; !</del><a href="shared_pseudocode.html#impl-shared.IsSecure.0" title="function: boolean IsSecure()"><del>IsSecure</del></a><del>() &amp;&amp; PSTATE.EL IN {</del><a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'"><del>EL0</del></a><del>,</del><a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'"><del>EL1</del></a><del>} then </del><a href="shared_pseudocode.html#AArch64.vESBOperation.0" title="function: AArch64.vESBOperation()"><del>AArch64.vESBOperation</del></a><del>();
        </del><a href="shared_pseudocode.html#impl-shared.TakeUnmaskedSErrorInterrupts.0" title="function: TakeUnmaskedSErrorInterrupts()"><del>TakeUnmaskedSErrorInterrupts</del></a><del>();

    when SystemHintOp_PSB
        </del><a href="shared_pseudocode.html#impl-aarch64.ProfilingSynchronizationBarrier.0" title="function: ProfilingSynchronizationBarrier()"><del>ProfilingSynchronizationBarrier</del></a><del>();

    otherwise // do nothing</del></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/hint.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/hint.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>