Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Dec 17 20:04:52 2020
| Host         : esteban running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|       Instance       |          Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| nexys4ddr            |                   (top) |      28173 |      11685 |   16488 |    0 | 2692 |     14 |      0 |            1 |
|   (nexys4ddr)        |                   (top) |        282 |        266 |      16 |    0 |  705 |     14 |      0 |            0 |
|   camara             |                  camara |      25183 |       8799 |   16384 |    0 |  638 |      0 |      0 |            1 |
|     (camara)         |                  camara |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            1 |
|     DP_RAM           |           buffer_ram_dp |      19687 |       3303 |   16384 |    0 |   12 |      0 |      0 |            0 |
|     VGA_640x480      |              VGA_Driver |         74 |         74 |       0 |    0 |   20 |      0 |      0 |            0 |
|     cam_read         |                cam_read |       5277 |       5277 |       0 |    0 |  458 |      0 |      0 |            0 |
|     clk25_24         |         clk24_25_nexys4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       inst           | clk24_25_nexys4_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     my_procesamiento |           procesamiento |        145 |        145 |       0 |    0 |  148 |      0 |      0 |            0 |
|   infra              |                   infra |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|     infrarojo1       |               infrarojo |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|     infrarojo2       |             infrarojo_0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|     infrarojo3       |             infrarojo_1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|   motor              |                   motor |        123 |        123 |       0 |    0 |  105 |      0 |      0 |            0 |
|   picorv32           |                picorv32 |       2091 |       2003 |      88 |    0 | 1129 |      0 |      0 |            0 |
|     (picorv32)       |                picorv32 |       1375 |       1287 |      88 |    0 |  674 |      0 |      0 |            0 |
|     pcpi_div         |       picorv32_pcpi_div |        387 |        387 |       0 |    0 |  200 |      0 |      0 |            0 |
|     pcpi_mul         |       picorv32_pcpi_mul |        331 |        331 |       0 |    0 |  255 |      0 |      0 |            0 |
|   radar              |                   radar |        495 |        495 |       0 |    0 |  112 |      0 |      0 |            0 |
|     servo            |                   servo |         76 |         76 |       0 |    0 |   33 |      0 |      0 |            0 |
|     ultrasonido2     |            ultrasonido1 |        419 |        419 |       0 |    0 |   79 |      0 |      0 |            0 |
+----------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


