# Binary to BCD (by division)
Using Board Basys3
## HLS synthesis result
### Utilization Estimates
![Alt text](image.png)
### Timing
![Alt text](image-1.png)
## Verilog synthesis result