Classic Timing Analyzer report for CIRCUITO
Sat Nov 26 20:12:55 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. Clock Hold: 'CLOCK'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.739 ns                                      ; PROJETO12:FF4|Q ; S1              ; CLOCK      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.475 ns                                      ; D[4]            ; S1              ; --         ; --       ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A                                      ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF2|Q ; PROJETO12:FF1|Q ; CLOCK      ; CLOCK    ; 0            ;
; Clock Hold: 'CLOCK'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; PROJETO12:FF0|Q ; PROJETO12:FF2|Q ; CLOCK      ; CLOCK    ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;                 ;                 ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF2|Q ; PROJETO12:FF0|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF2|Q ; PROJETO12:FF1|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF1|Q ; PROJETO12:FF0|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF8|Q ; PROJETO12:FF6|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF7|Q ; PROJETO12:FF8|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF8|Q ; PROJETO12:FF7|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF7|Q ; PROJETO12:FF6|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF6|Q ; PROJETO12:FF6|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF3|Q ; PROJETO12:FF3|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF8|Q ; PROJETO12:FF8|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF7|Q ; PROJETO12:FF7|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF2|Q ; PROJETO12:FF2|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF0|Q ; PROJETO12:FF0|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF4|Q ; PROJETO12:FF4|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF5|Q ; PROJETO12:FF5|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PROJETO12:FF1|Q ; PROJETO12:FF1|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; PROJETO12:FF0|Q ; PROJETO12:FF2|Q ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.538 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To ; From Clock ;
+-------+--------------+------------+-----------------+----+------------+
; N/A   ; None         ; 14.739 ns  ; PROJETO12:FF4|Q ; S1 ; CLOCK      ;
; N/A   ; None         ; 14.702 ns  ; PROJETO12:FF6|Q ; S1 ; CLOCK      ;
; N/A   ; None         ; 14.046 ns  ; PROJETO12:FF5|Q ; S1 ; CLOCK      ;
; N/A   ; None         ; 13.605 ns  ; PROJETO12:FF3|Q ; S1 ; CLOCK      ;
; N/A   ; None         ; 11.856 ns  ; PROJETO12:FF4|Q ; S0 ; CLOCK      ;
; N/A   ; None         ; 11.786 ns  ; PROJETO12:FF6|Q ; S0 ; CLOCK      ;
; N/A   ; None         ; 11.159 ns  ; PROJETO12:FF5|Q ; S0 ; CLOCK      ;
; N/A   ; None         ; 10.722 ns  ; PROJETO12:FF3|Q ; S0 ; CLOCK      ;
+-------+--------------+------------+-----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 14.475 ns       ; D[4] ; S1 ;
; N/A   ; None              ; 14.357 ns       ; D[6] ; S1 ;
; N/A   ; None              ; 13.906 ns       ; D[7] ; S1 ;
; N/A   ; None              ; 13.734 ns       ; D[0] ; S1 ;
; N/A   ; None              ; 13.307 ns       ; D[5] ; S1 ;
; N/A   ; None              ; 12.758 ns       ; D[3] ; S1 ;
; N/A   ; None              ; 11.594 ns       ; D[4] ; S0 ;
; N/A   ; None              ; 11.476 ns       ; D[6] ; S0 ;
; N/A   ; None              ; 11.025 ns       ; D[7] ; S0 ;
; N/A   ; None              ; 10.851 ns       ; D[0] ; S0 ;
; N/A   ; None              ; 10.426 ns       ; D[5] ; S0 ;
; N/A   ; None              ; 9.875 ns        ; D[3] ; S0 ;
; N/A   ; None              ; 9.616 ns        ; D[1] ; S1 ;
; N/A   ; None              ; 9.242 ns        ; D[2] ; S1 ;
; N/A   ; None              ; 6.733 ns        ; D[1] ; S0 ;
; N/A   ; None              ; 6.359 ns        ; D[2] ; S0 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Nov 26 20:12:55 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "PROJETO12:FF4|Q" as buffer
    Info: Detected ripple clock "PROJETO12:FF2|Q" as buffer
    Info: Detected ripple clock "PROJETO12:FF3|Q" as buffer
Info: Clock "CLOCK" Internal fmax is restricted to 420.17 MHz between source register "PROJETO12:FF2|Q" and destination register "PROJETO12:FF0|Q"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.548 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N11; Fanout = 4; REG Node = 'PROJETO12:FF2|Q'
            Info: 2: + IC(0.314 ns) + CELL(0.150 ns) = 0.464 ns; Loc. = LCCOMB_X30_Y33_N18; Fanout = 1; COMB Node = 'PROJETO12:FF0|Q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.548 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 2; REG Node = 'PROJETO12:FF0|Q'
            Info: Total cell delay = 0.234 ns ( 42.70 % )
            Info: Total interconnect delay = 0.314 ns ( 57.30 % )
        Info: - Smallest clock skew is -0.811 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 2.694 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 2; REG Node = 'PROJETO12:FF0|Q'
                Info: Total cell delay = 1.536 ns ( 57.02 % )
                Info: Total interconnect delay = 1.158 ns ( 42.98 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 3.505 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(1.969 ns) + CELL(0.537 ns) = 3.505 ns; Loc. = LCFF_X30_Y33_N11; Fanout = 4; REG Node = 'PROJETO12:FF2|Q'
                Info: Total cell delay = 1.536 ns ( 43.82 % )
                Info: Total interconnect delay = 1.969 ns ( 56.18 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLOCK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "PROJETO12:FF0|Q" and destination pin or register "PROJETO12:FF2|Q" for clock "CLOCK" (Hold time is 289 ps)
    Info: + Largest clock skew is 0.811 ns
        Info: + Longest clock path from clock "CLOCK" to destination register is 3.505 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
            Info: 2: + IC(1.969 ns) + CELL(0.537 ns) = 3.505 ns; Loc. = LCFF_X30_Y33_N11; Fanout = 4; REG Node = 'PROJETO12:FF2|Q'
            Info: Total cell delay = 1.536 ns ( 43.82 % )
            Info: Total interconnect delay = 1.969 ns ( 56.18 % )
        Info: - Shortest clock path from clock "CLOCK" to source register is 2.694 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 2; REG Node = 'PROJETO12:FF0|Q'
            Info: Total cell delay = 1.536 ns ( 57.02 % )
            Info: Total interconnect delay = 1.158 ns ( 42.98 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.538 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 2; REG Node = 'PROJETO12:FF0|Q'
        Info: 2: + IC(0.304 ns) + CELL(0.150 ns) = 0.454 ns; Loc. = LCCOMB_X30_Y33_N10; Fanout = 1; COMB Node = 'PROJETO12:FF2|Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.538 ns; Loc. = LCFF_X30_Y33_N11; Fanout = 4; REG Node = 'PROJETO12:FF2|Q'
        Info: Total cell delay = 0.234 ns ( 43.49 % )
        Info: Total interconnect delay = 0.304 ns ( 56.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "CLOCK" to destination pin "S1" through register "PROJETO12:FF4|Q" is 14.739 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 5.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(1.969 ns) + CELL(0.787 ns) = 3.755 ns; Loc. = LCFF_X30_Y33_N11; Fanout = 4; REG Node = 'PROJETO12:FF2|Q'
        Info: 3: + IC(0.470 ns) + CELL(0.787 ns) = 5.012 ns; Loc. = LCFF_X29_Y33_N3; Fanout = 6; REG Node = 'PROJETO12:FF3|Q'
        Info: 4: + IC(0.292 ns) + CELL(0.537 ns) = 5.841 ns; Loc. = LCFF_X29_Y33_N31; Fanout = 7; REG Node = 'PROJETO12:FF4|Q'
        Info: Total cell delay = 3.110 ns ( 53.24 % )
        Info: Total interconnect delay = 2.731 ns ( 46.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.648 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y33_N31; Fanout = 7; REG Node = 'PROJETO12:FF4|Q'
        Info: 2: + IC(0.756 ns) + CELL(0.275 ns) = 1.031 ns; Loc. = LCCOMB_X28_Y33_N26; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(0.256 ns) + CELL(0.419 ns) = 1.706 ns; Loc. = LCCOMB_X28_Y33_N28; Fanout = 2; COMB Node = 'Mux0~1'
        Info: 4: + IC(0.260 ns) + CELL(0.420 ns) = 2.386 ns; Loc. = LCCOMB_X28_Y33_N22; Fanout = 1; COMB Node = 'S1~0'
        Info: 5: + IC(3.590 ns) + CELL(2.672 ns) = 8.648 ns; Loc. = PIN_C25; Fanout = 0; PIN Node = 'S1'
        Info: Total cell delay = 3.786 ns ( 43.78 % )
        Info: Total interconnect delay = 4.862 ns ( 56.22 % )
Info: Longest tpd from source pin "D[4]" to destination pin "S1" is 14.475 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 1; PIN Node = 'D[4]'
    Info: 2: + IC(5.849 ns) + CELL(0.419 ns) = 7.108 ns; Loc. = LCCOMB_X28_Y33_N30; Fanout = 1; COMB Node = 'Mux0~2'
    Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 7.510 ns; Loc. = LCCOMB_X28_Y33_N24; Fanout = 2; COMB Node = 'Mux0~3'
    Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 8.213 ns; Loc. = LCCOMB_X28_Y33_N22; Fanout = 1; COMB Node = 'S1~0'
    Info: 5: + IC(3.590 ns) + CELL(2.672 ns) = 14.475 ns; Loc. = PIN_C25; Fanout = 0; PIN Node = 'S1'
    Info: Total cell delay = 4.519 ns ( 31.22 % )
    Info: Total interconnect delay = 9.956 ns ( 68.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Sat Nov 26 20:12:55 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


