# clk_gate (module)

### Author : Foez Ahmed (foez.official@gmail.com)

## TOP IO
<img src="./clk_gate_top.svg">

## Description
 Clock gate

## Parameters
|Name|Type|Dimension|Default Value|Description|
|-|-|-|-|-|
|USE_DUAL_SYNC|bit||1||

## Ports
|Name|Direction|Type|Dimension|Description|
|-|-|-|-|-|
|arst_ni|input|logic|||
|clk_i|input|logic|||
|en_i|input|logic|||
|clk_o|output|logic|||
