INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:12:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Destination:            mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.520ns  (clk rise@6.520ns - clk rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 3.615ns (56.454%)  route 2.788ns (43.546%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.003 - 6.520 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1776, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X47Y55         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[21]/Q
                         net (fo=1, routed)           0.521     1.227    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[20]
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.120     1.347 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34/O
                         net (fo=1, routed)           0.095     1.442    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.043     1.485 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28/O
                         net (fo=1, routed)           0.166     1.651    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I1_O)        0.043     1.694 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.694    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.932 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.932    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.982 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.032 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.082 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.082    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.132 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.132    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.182 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.182    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.232 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.232    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.334 f  mulf1/operator/RoundingAdder/minusOp_carry_i_11/O[0]
                         net (fo=3, routed)           0.329     2.664    mulf1/operator/RoundingAdder/ip_result__0[28]
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.119     2.783 f  mulf1/operator/RoundingAdder/g0_b2__47_i_9/O
                         net (fo=1, routed)           0.138     2.920    mulf1/operator/RoundingAdder/g0_b2__47_i_9_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.043     2.963 f  mulf1/operator/RoundingAdder/g0_b2__47_i_8/O
                         net (fo=33, routed)          0.245     3.209    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.043     3.252 r  mulf1/operator/RoundingAdder/Mfull_c0_i_24__0/O
                         net (fo=4, routed)           0.169     3.421    mulf1/operator/RoundingAdder/Mfull_c0_i_24__0_n_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.043     3.464 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.278     3.742    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.043     3.785 r  mulf1/operator/RoundingAdder/Mfull_c0_i_12__0/O
                         net (fo=1, routed)           0.281     4.066    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[5]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      2.280     6.346 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[1]
                         net (fo=1, routed)           0.565     6.911    mulf2/operator/SignificandMultiplication/bh7_w1_0_c0
    SLICE_X44Y60         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.520     6.520 r  
                                                      0.000     6.520 r  clk (IN)
                         net (fo=1776, unset)         0.483     7.003    mulf2/operator/SignificandMultiplication/clk
    SLICE_X44Y60         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg/C
                         clock pessimism              0.000     7.003    
                         clock uncertainty           -0.035     6.967    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.023     6.990    mulf2/operator/SignificandMultiplication/bh7_w1_0_c1_reg
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  0.079    




