# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 310 6.4e-05 1024 100 730 16384 67.3986 13.4975 16.301 417.813 515.232 515.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 6.4e-05 2048 245 1830 172032 76.7188 28.2588 773.238 835.268 1713.67 1713.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 310 6.4e-05 1024 100 730 13824 67.3953 13.4124 15.7448 414.384 511.155 511.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 6.4e-05 2048 245 1830 172800 76.5935 28.4433 887.791 834.605 1827.63 1827.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 310 6.4e-05 1024 100 730 15360 67.8119 13.5323 18.1475 419.147 518.858 519.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 6.4e-05 2048 245 1830 174080 76.5094 28.3402 934.29 837.938 1877.26 1877.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 310 6.4e-05 1024 100 730 12288 67.1405 13.3314 13.72 412.218 506.627 506.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 6.4e-05 2048 245 1830 172032 76.1586 28.2068 861.893 832.325 1798.79 1798.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 310 6.4e-05 1024 100 730 12800 67.2019 13.4356 14.4713 412.299 507.626 507.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 6.4e-05 2048 245 1830 172800 76.332 28.2624 875.541 832.794 1813.13 1813.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 310 6.4e-05 1024 100 730 14336 67.067 13.3748 16.721 413.979 511.36 511.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 6.4e-05 2048 245 1830 172032 77.176 28.3218 895.157 837.222 1838.06 1838.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 310 6.4e-05 1024 100 730 7680 68.1401 13.3635 9.18445 412.322 503.227 503.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 6.4e-05 2048 245 1830 172800 76.6245 28.3214 901.828 834.583 1841.55 1841.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 310 6.4e-05 1024 100 730 16384 67.4231 13.4944 18.4149 418.224 517.775 517.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 6.4e-05 2048 245 1830 172032 76.6813 28.3597 867.78 836.099 1809.11 1809.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 310 6.4e-05 1024 100 730 12288 67.2797 13.3338 14.0962 412.347 507.274 507.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 6.4e-05 2048 245 1830 165888 76.7857 27.9615 844.425 824.324 1773.69 1773.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 310 6.4e-05 1024 100 730 12800 67.2178 13.4029 15.7917 412.781 509.407 509.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 6.4e-05 2048 245 1830 166400 76.7492 28.0245 903.615 825.22 1833.8 1833.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 310 6.4e-05 1024 100 730 16384 67.489 13.5018 23.3141 422.011 526.532 526.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 6.4e-05 2048 245 1830 172032 76.6831 28.2683 1099.95 843.661 2048.75 2048.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 310 6.4e-05 1024 100 735 16384 67.334 14.4142 29.3184 417.763 529.048 529.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 6.4e-05 2048 245 1830 173056 76.7868 28.3194 758.107 837.918 1701.32 1701.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 310 6.4e-05 1024 100 735 17920 67.4865 13.5516 31.6695 419.141 532.071 532.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 6.4e-05 2048 245 1830 172800 77.1863 28.4457 767.276 837.93 1711.03 1711.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 310 6.4e-05 1024 100 735 15360 67.3528 13.4679 27.0573 416.701 524.799 524.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 6.4e-05 2048 245 1830 172032 77.211 28.3463 758.49 837.179 1701.43 1701.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 310 6.4e-05 1024 100 735 17920 67.3909 13.557 18.1974 418.767 518.133 518.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 6.4e-05 2048 245 1830 172032 77.3411 28.3284 776.467 837.194 1719.52 1719.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 310 6.4e-05 1024 100 735 16384 67.3878 13.6205 17.1617 417.71 516.1 516.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 6.4e-05 2048 245 1830 172032 76.669 28.2516 792.77 835.051 1732.94 1733.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 310 6.4e-05 1024 100 735 13824 67.3792 13.409 16.4431 414.624 512.074 512.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 6.4e-05 2048 245 1830 170496 77.2792 28.4149 893.716 835.089 1834.7 1834.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 310 6.4e-05 1024 100 735 15360 67.8204 13.7254 17.8521 419.086 518.702 518.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 6.4e-05 2048 245 1830 171520 77.2342 28.5072 879.305 837.822 1823.06 1823.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 310 6.4e-05 1024 100 735 12288 67.1267 13.3345 15.3208 412.209 508.212 508.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 6.4e-05 2048 245 1830 168960 77.1161 28.1539 924.069 832.255 1861.78 1861.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 310 6.4e-05 1024 100 735 12800 67.1956 13.3734 15.8583 412.6 509.25 509.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 6.4e-05 2048 245 1830 169600 77.3374 28.2647 918.341 833.385 1857.52 1857.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 310 6.4e-05 1024 100 735 14336 67.0684 13.3758 17.8155 413.751 512.228 512.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 6.4e-05 2048 245 1830 172032 77.1259 28.3235 939.39 836.764 1881.79 1881.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 310 6.4e-05 1024 100 735 7680 68.0941 13.3778 9.82854 412.226 503.742 503.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 6.4e-05 2048 245 1830 168960 77.4672 28.3693 904.964 834.405 1845.39 1845.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 310 6.4e-05 1024 100 735 16384 67.4272 15.2715 19.1956 418.138 520.247 520.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 6.4e-05 2048 245 1830 172032 76.6152 28.5143 883.05 835.926 1824.29 1824.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 310 6.4e-05 1024 100 735 12288 67.2705 13.3284 17.2756 412.358 510.448 510.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 6.4e-05 2048 245 1830 165888 76.7904 27.8944 998.292 824.389 1927.56 1927.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 310 6.4e-05 1024 100 735 12800 67.2599 13.3628 18.1432 412.773 511.757 511.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 6.4e-05 2048 245 1830 166400 76.7496 27.9759 1002.72 825.201 1932.84 1932.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 310 6.4e-05 1024 100 735 16384 67.4484 13.5087 21.0677 418.038 520.285 520.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 6.4e-05 2048 245 1830 172032 76.6812 28.2746 947.872 835.721 1888.73 1888.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 310 6.4e-05 1024 100 740 12288 67.9736 13.5011 20.7109 417.696 520.103 520.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 6.4e-05 2048 245 1840 173056 76.7884 28.3259 721.368 837.791 1664.46 1664.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 310 6.4e-05 1024 100 740 12800 68.4041 13.5763 24.0325 419.398 525.634 525.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 6.4e-05 2048 245 1840 172800 77.134 28.4108 811.03 838.435 1755.2 1755.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 310 6.4e-05 1024 100 740 12288 67.9372 13.4659 20.1968 416.663 518.481 518.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 6.4e-05 2048 245 1840 172032 77.1199 28.3054 753.709 837.09 1696.41 1696.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 310 6.4e-05 1024 100 740 14336 68.0418 13.5527 14.5991 418.713 515.125 515.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 6.4e-05 2048 245 1840 172032 77.33 28.395 765.752 837.077 1708.75 1708.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 310 6.4e-05 1024 100 740 12288 68.0622 15.2713 12.7732 418.141 514.471 514.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 6.4e-05 2048 245 1840 172032 76.6259 28.391 771.556 835.913 1712.69 1712.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 310 6.4e-05 1024 100 740 9216 68.1695 13.4147 11.7347 414.226 507.766 507.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 6.4e-05 2048 245 1840 170496 77.2273 28.4332 944.435 834.267 1884.55 1884.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 310 6.4e-05 1024 100 740 0 13.2795 0.016352 408.181 421.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 6.4e-05 2048 245 1840 165888 77.14 41.2801 641.646 1236.66 1997.02 1575.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 310 6.4e-05 1024 100 740 10240 68.511 13.6084 12.489 419.455 514.283 514.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 6.4e-05 2048 245 1840 171520 77.1935 28.373 911.043 838.521 1855.32 1855.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 310 6.4e-05 1024 100 740 0 13.5856 0.014848 412.304 425.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 6.4e-05 2048 245 1840 168960 77.5027 41.8877 632.326 1250.45 2002.46 1576.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 310 6.4e-05 1024 100 740 6144 68.1951 13.3734 7.43424 412.588 501.807 501.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 6.4e-05 2048 245 1840 168960 77.1254 28.1374 841.436 832.591 1779.48 1779.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 310 6.4e-05 1024 100 740 0 13.3347 0.014336 412.694 426.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 6.4e-05 2048 245 1840 165888 76.776 41.4058 595.013 1237.88 1951.35 1525.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 310 6.4e-05 1024 100 740 6400 68.4005 13.9039 8.06694 412.365 502.959 503.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 6.4e-05 2048 245 1840 169600 77.3779 28.2481 883.858 832.948 1822.63 1822.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 310 6.4e-05 1024 100 740 0 13.3618 0.016384 412.367 425.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 6.4e-05 2048 245 1840 166400 76.7661 41.3781 614.794 1236.9 1970.13 1544.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 310 6.4e-05 1024 100 740 7168 68.2212 13.3775 11.3028 413.954 507.075 507.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 6.4e-05 2048 245 1840 172032 77.1342 28.314 1149.77 837.186 2092.6 2092.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 310 6.4e-05 1024 100 740 0 13.5993 0.017056 404.152 417.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 6.4e-05 2048 245 1840 164864 77.2071 41.6763 718.871 1231.46 2069.5 1651.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 310 6.4e-05 1024 100 740 7680 68.1027 13.3823 11.5514 412.327 505.586 505.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 6.4e-05 2048 245 1840 168960 77.4872 28.3692 1078.06 834.601 2018.72 2018.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 310 6.4e-05 1024 100 740 0 14.0106 0.0176 412.494 426.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 6.4e-05 2048 245 1840 161280 77.7226 41.9595 700.329 1237.23 2057.53 1631.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 310 6.4e-05 1024 100 740 8192 68.5529 13.5017 11.9539 417.82 512.047 512.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 6.4e-05 2048 245 1840 172032 76.6265 28.27 1065.47 835.227 2005.78 2005.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 310 6.4e-05 1024 100 740 0 13.471 0.015136 412.262 425.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 6.4e-05 2048 245 1840 165888 76.7598 41.4156 899.747 1236.6 2254.81 1829.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 310 6.4e-05 1024 100 740 0 13.3576 0.014944 412.741 426.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 6.4e-05 2048 245 1840 166400 76.7878 41.295 933.943 1238.01 2290.32 1864.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 310 6.4e-05 1024 100 740 0 13.3556 0.016384 412.64 426.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 6.4e-05 2048 245 1840 166400 76.7365 41.3497 664.771 1237.71 2020.86 1594.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 310 6.4e-05 1024 100 744 12288 67.9819 13.5008 20.3495 417.655 519.708 519.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 6.4e-05 2048 245 1824 173056 76.791 28.3095 710.037 837.692 1653.03 1653.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 310 6.4e-05 1024 100 744 12800 68.3771 13.5416 21.0549 419.434 522.625 522.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 6.4e-05 2048 245 1824 172800 77.1418 28.3834 752.413 838.511 1696.64 1696.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 310 6.4e-05 1024 100 744 9216 68.2799 13.4707 14.6992 416.356 513.019 513.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 6.4e-05 2048 245 1824 172032 77.1315 28.3007 740.135 836.492 1682.26 1682.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 310 6.4e-05 1024 100 744 6144 68.177 13.9322 10.6506 412.64 505.618 505.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 6.4e-05 2048 245 1824 168960 77.1488 28.158 467.195 833.172 1405.88 1406.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 310 6.4e-05 1024 100 744 10752 68.4638 13.552 12.4526 418.763 513.454 513.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 6.4e-05 2048 245 1824 172032 77.2677 28.3361 851.717 837.185 1794.71 1794.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 310 6.4e-05 1024 100 744 7168 68.2868 13.3874 14.6154 414.042 510.548 510.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 6.4e-05 2048 245 1824 172032 77.1295 28.3101 541.678 837.323 1484.63 1484.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 310 6.4e-05 1024 100 744 12288 68.4336 13.5352 13.8029 417.733 514 514.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 6.4e-05 2048 245 1824 172032 76.6102 28.2453 824.666 835.149 1764.86 1765.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 310 6.4e-05 1024 100 744 8192 68.5429 14.7622 6.93341 418.218 508.684 508.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 6.4e-05 2048 245 1824 172032 76.6285 28.2977 545.033 836.108 1486.26 1486.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 310 6.4e-05 1024 100 744 9216 68.1479 13.6527 11.6271 414.382 508.027 508.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 6.4e-05 2048 245 1824 170496 77.2366 28.5382 898.832 834.629 1839.43 1839.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 310 6.4e-05 1024 100 744 0 13.2731 0.014624 408.466 421.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 6.4e-05 2048 245 1824 165888 77.1752 41.2815 615.188 1237.55 1971.48 1549.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 310 6.4e-05 1024 100 744 10240 68.5092 13.5297 12.2562 419.453 513.96 514.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 6.4e-05 2048 245 1824 171520 77.2173 28.43 856.446 838.551 1800.84 1800.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 310 6.4e-05 1024 100 744 0 13.3311 0.014624 412.281 425.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 6.4e-05 2048 245 1824 168960 77.5154 41.6271 610.397 1250.37 1980.2 1554.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 310 6.4e-05 1024 100 744 6144 68.1836 13.339 9.928 412.294 503.963 504.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 6.4e-05 2048 245 1824 168960 77.1359 28.2034 1090.5 832.472 2028.5 2028.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 310 6.4e-05 1024 100 744 0 13.4205 0.014336 412.618 426.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 6.4e-05 2048 245 1824 165888 76.8113 41.3449 683.86 1237.66 2039.96 1613.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 310 6.4e-05 1024 100 744 6400 68.3555 13.5445 10.1848 412.307 504.612 504.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 6.4e-05 2048 245 1824 169600 77.3823 28.2399 1073.71 832.847 2012.37 2012.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 310 6.4e-05 1024 100 744 0 13.4903 0.016288 412.363 425.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 6.4e-05 2048 245 1824 166400 76.7786 41.5377 716.796 1236.89 2072.29 1646.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 310 6.4e-05 1024 100 744 7168 68.2411 13.3758 11.1616 413.589 506.582 506.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 6.4e-05 2048 245 1824 172032 77.1463 28.3159 1069.38 836.425 2011.45 2011.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 310 6.4e-05 1024 100 744 0 13.2485 0.016448 404.103 417.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 6.4e-05 2048 245 1824 164864 77.2 41.1831 678.609 1231.33 2028.62 1611.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 310 6.4e-05 1024 100 744 7680 68.0996 13.3573 11.6015 412.378 505.655 505.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 6.4e-05 2048 245 1824 168960 77.4715 28.3689 1018.44 834.713 1959.18 1959.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 310 6.4e-05 1024 100 744 0 13.4185 0.016576 412.992 426.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 6.4e-05 2048 245 1824 161280 77.7539 41.3382 629.953 1238.4 1987.73 1561.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 310 6.4e-05 1024 100 744 8192 68.5528 13.5311 11.8899 417.995 512.188 512.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 6.4e-05 2048 245 1824 172032 76.6403 28.2542 992.545 835.302 1932.93 1933.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 310 6.4e-05 1024 100 725 12288 67.9638 13.4979 22.6829 417.754 522.125 522.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 6.4e-05 2048 245 1825 173056 76.7462 28.3054 803.832 837.907 1746.98 1747.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 310 6.4e-05 1024 100 725 12800 68.3957 13.5537 19.8298 419.087 521.087 521.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 6.4e-05 2048 245 1825 172800 77.1239 28.3582 724.282 837.846 1667.81 1667.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 310 6.4e-05 1024 100 725 10240 68.506 14.276 16.2502 419.141 518.395 518.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 6.4e-05 2048 245 1825 171520 77.254 28.3402 465.015 837.946 1408.74 1408.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 310 6.4e-05 1024 100 725 12288 67.953 13.735 18.9374 416.664 517.504 517.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 6.4e-05 2048 245 1825 172032 77.1307 28.3457 765.603 837.11 1708.38 1708.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 310 6.4e-05 1024 100 725 6144 68.199 13.3356 10.2857 412.295 504.336 504.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 6.4e-05 2048 245 1825 168960 77.1635 28.1551 485.985 832.473 1423.96 1424.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 310 6.4e-05 1024 100 725 10752 68.4815 13.5348 11.685 418.768 512.685 512.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 6.4e-05 2048 245 1825 172032 77.2645 28.3358 822.028 837.214 1765.04 1765.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 310 6.4e-05 1024 100 725 7168 68.2203 13.4899 13.7011 414.051 509.679 509.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 6.4e-05 2048 245 1825 172032 77.1239 28.3689 521.203 837.329 1464.21 1464.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 310 6.4e-05 1024 100 725 12288 68.0264 15.7084 13.8482 417.745 515.552 515.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 6.4e-05 2048 245 1825 172032 76.593 28.285 856.158 835.149 1796.38 1796.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 310 6.4e-05 1024 100 725 8192 68.582 13.4991 6.87702 418.217 507.396 507.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 6.4e-05 2048 245 1825 172032 76.6508 28.2531 565.734 836.09 1506.92 1507.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 310 6.4e-05 1024 100 725 9216 68.1711 13.4124 11.333 414.666 507.805 507.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 6.4e-05 2048 245 1825 170496 77.2337 28.3775 896.242 835.183 1837.23 1837.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 310 6.4e-05 1024 100 725 0 13.2835 0.015616 408.173 421.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 6.4e-05 2048 245 1825 165888 77.1582 41.3063 630.052 1236.66 1985.46 1564.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 310 6.4e-05 1024 100 725 10240 68.4671 13.5291 12.253 419.526 513.999 514.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 6.4e-05 2048 245 1825 171520 77.2187 28.4002 879.615 838.727 1824.15 1824.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 310 6.4e-05 1024 100 725 0 13.3341 0.016384 412.305 425.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 6.4e-05 2048 245 1825 168960 77.561 41.6294 613.466 1250.43 1983.37 1557.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 310 6.4e-05 1024 100 725 6144 68.2128 13.3349 9.35891 412.64 503.765 503.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 6.4e-05 2048 245 1825 168960 77.1219 28.2166 1059.25 833.181 1997.96 1998.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 310 6.4e-05 1024 100 725 0 13.3329 0.015392 412.35 425.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 6.4e-05 2048 245 1825 165888 76.7932 41.3542 698.735 1236.84 2054.01 1628.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 310 6.4e-05 1024 100 725 6400 68.3659 13.3692 9.70992 412.686 504.355 504.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 6.4e-05 2048 245 1825 169600 77.3461 28.3609 1062.04 833.614 2001.56 2001.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 310 6.4e-05 1024 100 725 0 13.3633 0.016384 412.701 426.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 6.4e-05 2048 245 1825 166400 76.7891 41.3192 703.817 1237.9 2060.11 1634.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 310 6.4e-05 1024 100 725 7168 68.2505 13.3788 10.4956 413.991 506.333 506.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 6.4e-05 2048 245 1825 172032 77.1448 28.3305 1046.95 837.211 1989.83 1989.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 310 6.4e-05 1024 100 725 0 13.3968 0.016384 404.106 417.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 6.4e-05 2048 245 1825 164864 77.1995 41.4421 661.632 1231.32 2011.89 1594.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 310 6.4e-05 1024 100 725 7680 68.1222 13.3547 10.942 412.677 505.306 505.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 6.4e-05 2048 245 1825 168960 77.495 28.4003 996.361 835.302 1937.75 1937.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 310 6.4e-05 1024 100 725 0 13.3709 0.016032 412.409 425.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 6.4e-05 2048 245 1825 161280 77.7108 41.3182 631.058 1237.03 1987.4 1561.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 310 6.4e-05 1024 100 725 8192 68.547 13.4962 11.2544 418.075 511.591 511.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 6.4e-05 2048 245 1825 172032 76.6392 28.2993 970.446 835.796 1911.37 1911.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 310 6.4e-05 1024 100 736 12288 67.9688 13.5047 19.056 418.084 518.832 519.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 6.4e-05 2048 245 1824 169984 77.3776 28.3505 692.778 838.581 1637.28 1637.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 310 6.4e-05 1024 100 736 12288 68.0396 13.5029 19.5352 418.081 519.382 519.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 6.4e-05 2048 245 1824 167936 77.554 28.2688 442.082 835.825 1383.92 1384.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 310 6.4e-05 1024 100 736 12800 68.3849 13.5482 20.1875 419.485 521.831 522.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 6.4e-05 2048 245 1824 170240 77.6704 28.4344 710.534 838.633 1655.47 1655.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 310 6.4e-05 1024 100 736 10240 68.4428 13.5329 16.5428 419.122 517.862 518.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 6.4e-05 2048 245 1824 168960 77.6751 28.3218 452.728 837.897 1396.81 1396.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 310 6.4e-05 1024 100 736 9216 68.2713 13.5106 9.83603 416.282 508.115 508.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 6.4e-05 2048 245 1824 168960 77.5697 28.3739 764.964 836.333 1707.43 1707.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 310 6.4e-05 1024 100 736 6144 68.1993 13.3347 10.9208 412.637 505.315 505.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 6.4e-05 2048 245 1824 165888 77.5751 28.1502 482.965 833.167 1422.05 1422.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 310 6.4e-05 1024 100 736 10752 68.4876 13.5417 11.2388 418.421 511.911 512.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 6.4e-05 2048 245 1824 168448 77.8604 28.3341 752.525 836.486 1695.4 1695.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 310 6.4e-05 1024 100 736 7168 68.2581 13.3755 5.55702 414.073 501.48 501.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 6.4e-05 2048 245 1824 168448 77.6956 28.4262 479.441 837.419 1423.17 1423.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 310 6.4e-05 1024 100 736 10752 68.4734 13.5381 17.3492 418.636 518.218 518.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 6.4e-05 2048 245 1824 166656 78.1983 28.335 390.388 836.935 1334.04 1334.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 310 6.4e-05 1024 100 736 12288 68.0251 13.5024 13.0457 418 512.796 512.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 6.4e-05 2048 245 1824 167936 77.5533 28.2491 756.117 835.285 1697.4 1697.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 310 6.4e-05 1024 100 736 8192 68.5446 13.498 6.57462 418.22 507.056 507.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 6.4e-05 2048 245 1824 167936 77.5467 28.2522 508.925 836.096 1451.01 1451.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 16 32 310 6.4e-05 1024 100 736 0 13.3352 0.01536 412.348 425.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 6.4e-05 2048 245 1824 159744 77.9724 41.3724 403.386 1236.83 1759.85 1334.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 310 6.4e-05 1024 100 736 9216 68.178 13.4103 14.1259 414.713 510.641 510.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 6.4e-05 2048 245 1824 168192 77.6061 28.4365 1089.21 835.246 2030.69 2030.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 310 6.4e-05 1024 100 736 0 14.2675 0.016384 408.493 422.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 6.4e-05 2048 245 1824 165888 77.1279 42.3866 676.899 1237.66 2034.37 1611.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 310 6.4e-05 1024 100 736 0 14.1716 0.016096 408.651 422.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 6.4e-05 2048 245 1824 165888 78.2077 42.4856 558.654 1244.3 1923.94 1501.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 310 6.4e-05 1024 100 736 10240 68.503 13.5312 14.6311 419.199 516.077 516.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 6.4e-05 2048 245 1824 168960 77.6431 28.3136 1015.99 838.042 1960.18 1960.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 310 6.4e-05 1024 100 736 0 13.3345 0.01632 412.641 426.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 6.4e-05 2048 245 1824 168960 77.5152 41.6956 687.594 1251.47 2058.56 1632.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 310 6.4e-05 1024 100 736 0 13.353 0.015616 412.709 426.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 6.4e-05 2048 245 1824 161280 77.746 41.3356 548.733 1237.95 1906.04 1480.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 310 6.4e-05 1024 100 736 6144 68.1435 13.3796 8.70893 412.688 503.139 503.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 6.4e-05 2048 245 1824 165888 77.5707 28.1969 948.632 833.263 1887.85 1888.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 310 6.4e-05 1024 100 736 0 13.3411 0.015424 412.735 426.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 6.4e-05 2048 245 1824 159744 78.0128 41.3004 594.142 1238.01 1951.75 1525.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 310 6.4e-05 1024 100 736 6400 68.3538 13.3626 9.0184 412.256 503.207 503.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 6.4e-05 2048 245 1824 166400 77.779 28.3731 937.098 832.74 1876.18 1876.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 310 6.4e-05 1024 100 736 0 13.3612 0.014848 412.708 426.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 6.4e-05 2048 245 1824 160000 78.0977 41.429 625.375 1237.9 1983.09 1557.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 310 6.4e-05 1024 100 736 0 13.3755 0.01504 412.497 425.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 6.4e-05 2048 245 1824 163200 77.6522 41.3902 532.88 1237.27 1889.48 1463.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 310 6.4e-05 1024 100 736 7168 68.2696 13.3777 9.65178 414.086 505.6 505.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 6.4e-05 2048 245 1824 168448 77.6884 28.4297 919.272 837.429 1863.01 1863.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 310 6.4e-05 1024 100 736 0 13.3366 0.015712 404.218 417.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 6.4e-05 2048 245 1824 164864 77.1892 41.2893 630.358 1231.67 1980.79 1563.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 310 6.4e-05 1024 100 736 0 13.6605 0.015488 404.32 418.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 6.4e-05 2048 245 1824 161280 79.2187 41.9964 510.221 1241.56 1873.28 1455.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 310 6.4e-05 1024 100 736 7680 68.1234 13.3939 10.1913 412.239 504.164 504.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 6.4e-05 2048 245 1824 168960 77.4671 28.3679 906.525 834.418 1846.97 1847.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 310 6.4e-05 1024 100 736 0 13.3916 0.014848 412.813 426.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 6.4e-05 2048 245 1824 161280 77.738 41.3377 621.437 1238.22 1979.01 1552.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 310 6.4e-05 1024 100 736 0 13.2388 0.01456 402.652 415.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 6.4e-05 2048 245 1824 161280 79.1573 41.5795 514.984 1238.67 1874.68 1458.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 310 6.4e-05 1024 100 736 8192 68.541 13.5352 10.8746 417.76 510.932 511.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 6.4e-05 2048 245 1824 167936 77.5585 28.2497 907.377 835.162 1848.53 1848.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 310 6.4e-05 1024 100 760 6144 68.6251 13.5055 10.2078 417.602 510.16 510.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 6.4e-05 2048 245 1840 168960 77.5524 28.2993 707.076 837.603 1650.72 1650.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 310 6.4e-05 1024 100 760 4096 68.844 13.8848 6.87491 417.75 507.575 507.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 6.4e-05 2048 245 1840 167936 77.547 28.2604 450.679 835.143 1391.83 1391.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 310 6.4e-05 1024 100 760 5120 68.9018 13.5398 9.62464 419.486 511.773 511.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 6.4e-05 2048 245 1840 168960 77.7917 28.3506 797.882 838.634 1742.84 1742.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 310 6.4e-05 1024 100 760 5120 68.8771 13.6394 9.54627 419.537 511.818 511.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 6.4e-05 2048 245 1840 168960 77.6419 28.4505 513.393 838.722 1458.4 1458.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 310 6.4e-05 1024 100 760 0 13.527 0.014944 412.261 425.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 6.4e-05 2048 245 1840 165120 78.3163 41.9796 412.833 1246.85 1780.26 1354.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 310 6.4e-05 1024 100 760 3072 68.7017 13.5094 3.90243 416.411 502.743 502.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 6.4e-05 2048 245 1840 167424 77.9422 28.308 734.93 836.599 1677.97 1678.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 12 40 310 6.4e-05 1024 100 760 0 13.4593 0.014496 412.619 426.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 6.4e-05 2048 245 1840 165888 77.5851 41.734 479.43 1245.9 1844.94 1418.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 310 6.4e-05 1024 100 760 3584 69.1207 13.5454 6.06902 418.421 507.377 507.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 6.4e-05 2048 245 1840 168448 77.8081 28.3346 1063.96 836.502 2006.8 2006.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 310 6.4e-05 1024 100 760 0 13.3755 0.01664 413.614 427.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 6.4e-05 2048 245 1840 168448 77.6991 41.7768 671.184 1250.25 2041.19 1614.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 310 6.4e-05 1024 100 760 4096 68.8315 13.5031 6.48806 418.043 507.085 507.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 6.4e-05 2048 245 1840 167936 77.4976 28.2563 987.738 835.805 1929.49 1929.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 310 6.4e-05 1024 100 760 0 13.332 0.015392 412.353 425.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 6.4e-05 2048 245 1840 159744 77.9771 41.3359 486.283 1236.85 1842.73 1417.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 310 6.4e-05 1024 100 760 0 13.4103 0.015712 414.305 427.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 6.4e-05 2048 245 1840 165888 78.1171 41.7555 1001.39 1248.9 2370.45 1942.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 310 6.4e-05 1024 100 760 5120 68.8661 13.5905 7.69923 419.503 509.874 510.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 6.4e-05 2048 245 1840 168960 77.6473 28.4412 957.284 838.627 1902.19 1902.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 310 6.4e-05 1024 100 760 0 13.3332 0.016384 412.652 426.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 6.4e-05 2048 245 1840 168960 77.511 41.6304 650.566 1251.5 2021.49 1595.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 310 6.4e-05 1024 100 760 0 13.348 0.014752 412.795 426.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 6.4e-05 2048 245 1840 161280 77.717 41.3008 522.273 1238.21 1879.79 1453.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 310 6.4e-05 1024 100 760 0 13.3448 0.015872 412.866 426.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 6.4e-05 2048 245 1840 163840 77.1139 41.2624 524.486 1238.42 1881.57 1455.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 310 6.4e-05 1024 100 760 0 13.3345 0.014336 412.139 425.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 6.4e-05 2048 245 1840 165888 77.5518 41.4926 884.436 1244.42 2248.19 1822.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 310 6.4e-05 1024 100 760 0 13.4101 0.014432 412.748 426.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 6.4e-05 2048 245 1840 159744 78.0122 41.3662 608.499 1238.01 1966.18 1540.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 310 6.4e-05 1024 100 760 0 13.3677 0.016384 412.222 425.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 6.4e-05 2048 245 1840 166400 77.7887 41.6404 921.049 1245.02 2285.79 1860.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 310 6.4e-05 1024 100 760 0 13.3632 0.016384 412.425 425.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 6.4e-05 2048 245 1840 160000 78.1255 41.4021 604.099 1237.06 1960.97 1535.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 310 6.4e-05 1024 100 760 0 13.3684 0.016384 412.789 426.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 6.4e-05 2048 245 1840 163200 77.6395 41.4378 534.535 1238.15 1892.05 1465.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 310 6.4e-05 1024 100 760 0 13.6006 0.016224 412.935 426.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 6.4e-05 2048 245 1840 153600 79.3507 41.5251 463.34 1238.6 1823.1 1396.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 310 6.4e-05 1024 100 780 2048 68.9238 13.5062 3.70947 417.59 503.945 504.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 6.4e-05 2048 245 1860 171008 77.1413 28.2887 745.505 837.729 1688.86 1689.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 310 6.4e-05 1024 100 768 8192 68.4285 13.5264 13.3881 418.044 513.609 513.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 6.4e-05 2048 245 1856 164864 78.3392 28.4406 718.919 838.499 1664.39 1664.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 310 6.4e-05 1024 100 768 8192 68.5165 13.5004 13.1984 418.079 513.516 513.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 6.4e-05 2048 245 1856 163840 78.4256 28.3276 460.476 835.772 1403.19 1403.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 64 310 6.4e-05 1024 100 768 0 13.3345 0.013664 412.281 425.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 6.4e-05 2048 245 1856 162816 78.2179 41.4843 378.901 1244.89 1743.78 1318.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 310 6.4e-05 1024 100 768 8192 68.5541 14.3876 13.6166 418.222 514.997 515.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 6.4e-05 2048 245 1856 163840 78.4553 28.2768 328.283 836.086 1271.29 1271.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 310 6.4e-05 1024 100 768 10240 68.54 13.5455 23.3563 419.091 524.752 524.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 6.4e-05 2048 245 1856 165120 78.6024 28.4652 977.05 837.845 1922.15 1922.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 310 6.4e-05 1024 100 768 10240 68.504 13.5265 22.4379 419.091 523.78 523.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 6.4e-05 2048 245 1856 163840 78.7154 28.3123 592.889 837.811 1537.92 1538.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 64 310 6.4e-05 1024 100 768 0 13.3538 0.014944 412.549 426.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 6.4e-05 2048 245 1856 161280 79.165 41.7104 483.819 1247.73 1852.71 1426.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 64 310 6.4e-05 1024 100 768 0 13.337 0.014784 412.656 426.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 6.4e-05 2048 245 1856 163840 78.5933 41.6426 421.609 1251.51 1793.64 1367.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 10 64 310 6.4e-05 1024 100 768 0 13.3624 0.014304 412.415 425.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 6.4e-05 2048 245 1856 160000 78.1338 41.4726 376.96 1237.06 1733.91 1308.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 310 6.4e-05 1024 100 768 6144 68.594 13.4724 8.50253 416.326 507.109 507.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 6.4e-05 2048 245 1856 164352 78.551 28.2996 896.314 836.425 1839.78 1839.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 310 6.4e-05 1024 100 768 0 13.3518 0.014496 412.607 426.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 6.4e-05 2048 245 1856 162816 78.2209 41.5137 556.779 1245.87 1922.67 1496.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 64 310 6.4e-05 1024 100 768 0 13.2772 0.014016 408.502 421.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 6.4e-05 2048 245 1856 161280 78.219 41.2734 453.35 1237.67 1810.81 1389.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 64 310 6.4e-05 1024 100 768 0 13.8388 0.01424 412.414 426.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 6.4e-05 2048 245 1856 159744 78.0049 41.8251 399.622 1237.04 1756.78 1330.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 64 310 6.4e-05 1024 100 768 0 13.3464 0.013952 412.801 426.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 6.4e-05 2048 245 1856 153600 79.2932 41.314 337.25 1238.19 1696.33 1270.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 310 6.4e-05 1024 100 768 7168 68.7975 13.5401 9.31293 418.353 510.226 510.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 6.4e-05 2048 245 1856 164864 78.6005 28.3285 846.87 836.347 1790.33 1790.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 64 310 6.4e-05 1024 100 768 0 13.3764 0.016384 413.661 427.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 6.4e-05 2048 245 1856 164864 78.4806 41.6848 536.992 1250.36 1907.81 1480.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 64 310 6.4e-05 1024 100 768 0 13.3016 0.014048 409.373 422.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 6.4e-05 2048 245 1856 152320 79.1794 41.0315 327.088 1227.92 1675.51 1252.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 310 6.4e-05 1024 100 768 8192 68.5415 13.4978 10.507 417.743 510.511 510.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 6.4e-05 2048 245 1856 163840 78.4357 28.2685 828.58 835.159 1770.63 1770.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 310 6.4e-05 1024 100 768 8192 68.5287 13.5046 7.86883 418.225 508.342 508.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 6.4e-05 2048 245 1856 163840 78.4343 28.3356 556.055 836.089 1499.1 1499.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 310 6.4e-05 1024 100 768 0 13.3345 0.014336 412.351 425.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 6.4e-05 2048 245 1856 159744 78.0172 41.2529 450.567 1236.85 1806.98 1381.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 310 6.4e-05 1024 100 768 0 13.3405 0.014848 412.587 426.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 6.4e-05 2048 245 1856 153600 79.2128 41.3399 368.245 1237.56 1726.64 1300.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 310 6.4e-05 1024 100 736 8192 68.5567 13.5066 13.0156 418.178 513.475 513.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 710 6.4e-05 2048 245 1824 167936 77.9781 28.2709 1210.96 836.005 2153.4 2153.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 310 6.4e-05 1024 100 736 0 13.3465 0.015168 413.078 426.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 6.4e-05 2048 245 1824 153600 79.1956 41.3488 727.462 1239.05 2087.35 1661
