// Seed: 3198658617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  output wire id_40;
  input wire id_39;
  output wire id_38;
  input wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  localparam id_41 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout tri0 id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  supply0 id_7 = -1'b0, _id_8 = -1, id_9 = id_8, id_10 = ~-1'h0, id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_10,
      id_9,
      id_9,
      id_5,
      id_6,
      id_10,
      id_11,
      id_10,
      id_10,
      id_4,
      id_5,
      id_10,
      id_9,
      id_6,
      id_7,
      id_5,
      id_3,
      id_6,
      id_6,
      id_11,
      id_10,
      id_1,
      id_9,
      id_9,
      id_1,
      id_10,
      id_11,
      id_5,
      id_9,
      id_6,
      id_9,
      id_7,
      id_11,
      id_7,
      id_5,
      id_9,
      id_1,
      id_3
  );
  assign id_4#(
      .id_6(1),
      .id_5(1),
      .id_1(1 - 1),
      .id_8(-1),
      .id_5((1) ^ 1)
  ) = id_7;
  assign id_5 = -1;
  logic [1 : id_8  & 'h0] id_12;
  assign id_2['d0] = id_6;
  assign id_11 = -1;
  logic id_13;
  ;
endmodule
