@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "E:/Tools/Xilinx/Vivado_HLS/2016.1/msys/bin/g++.exe"
   Compiling apatb_axi_interfaces.cpp
   Compiling (apcc) axi_interfaces.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'e:/Tools/Xilinx/Vivado_HLS/2016.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'fdb' on host 'arclt8' (Windows NT_amd64 version 6.1) on Tue Aug 09 12:02:34 +0200 2016
INFO: [HLS 200-10] In directory 'C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is C:/tmp/apcc_db_fdb/342442714007994
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) axi_interfaces_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'e:/Tools/Xilinx/Vivado_HLS/2016.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'fdb' on host 'arclt8' (Windows NT_amd64 version 6.1) on Tue Aug 09 12:02:40 +0200 2016
INFO: [HLS 200-10] In directory 'C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is C:/tmp/apcc_db_fdb/282242719693127
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Test passed !

C:\training\Vivado_2016.1\hls\demos\axi_streaming\axi_interfaces_prj\solution1\sim\verilog>call xelab xil_defaultlib.apatb_axi_interfaces_top -prj axi_interfaces.prj --lib "ieee_proposed=./ieee_proposed" -s axi_interfaces -debug wave 
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Tools/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_interfaces_top -prj axi_interfaces.prj --lib ieee_proposed=./ieee_proposed -s axi_interfaces -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_i_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_axi_s_d_o_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axi_interfaces_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v:238]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v:239]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_AXILiteS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_interfaces_AXILiteS_s_axi(C_...
Compiling module xil_defaultlib.axi_interfaces_default
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_o_0
Compiling module xil_defaultlib.AESL_axi_s_d_o_1
Compiling module xil_defaultlib.AESL_axi_s_d_o_2
Compiling module xil_defaultlib.AESL_axi_s_d_o_3
Compiling module xil_defaultlib.AESL_axi_s_d_o_4
Compiling module xil_defaultlib.AESL_axi_s_d_o_5
Compiling module xil_defaultlib.AESL_axi_s_d_o_6
Compiling module xil_defaultlib.AESL_axi_s_d_o_7
Compiling module xil_defaultlib.AESL_axi_s_d_i_0
Compiling module xil_defaultlib.AESL_axi_s_d_i_1
Compiling module xil_defaultlib.AESL_axi_s_d_i_2
Compiling module xil_defaultlib.AESL_axi_s_d_i_3
Compiling module xil_defaultlib.AESL_axi_s_d_i_4
Compiling module xil_defaultlib.AESL_axi_s_d_i_5
Compiling module xil_defaultlib.AESL_axi_s_d_i_6
Compiling module xil_defaultlib.AESL_axi_s_d_i_7
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_axi_interfaces_top
Built simulation snapshot axi_interfaces

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/xsim.dir/axi_interfaces/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 09 12:03:15 2016...

****** xsim v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_interfaces/xsim_script.tcl
# xsim {axi_interfaces} -autoloadwcfg -tclbatch {axi_interfaces.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source axi_interfaces.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set d_o_group [add_wave_group d_o(axis) -into $coutputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TDATA -into $d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TDATA -into $d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TDATA -into $d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TDATA -into $d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TDATA -into $d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TDATA -into $d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TDATA -into $d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TREADY -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TVALID -into $d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TDATA -into $d_o_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_BRESP -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_RRESP -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_RDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_ARADDR -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_WSTRB -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_WDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_AXILiteS_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_i_group [add_wave_group d_i(axis) -into $cinputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TDATA -into $d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TDATA -into $d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TDATA -into $d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TDATA -into $d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TDATA -into $d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TDATA -into $d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TDATA -into $d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TREADY -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TVALID -into $d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TDATA -into $d_i_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_done -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_idle -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_ready -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_axi_interfaces_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_7 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_d_o_group [add_wave_group d_o(axis) -into $tbcoutputgroup]
## add_wave /apatb_axi_interfaces_top/d_o_7_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_7_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_7_TDATA -into $tb_d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TDATA -into $tb_d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TDATA -into $tb_d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TDATA -into $tb_d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TDATA -into $tb_d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TDATA -into $tb_d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TDATA -into $tb_d_o_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TREADY -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TVALID -into $tb_d_o_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TDATA -into $tb_d_o_group -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_axi_interfaces_top/AXILiteS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AXILiteS_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_i_group [add_wave_group d_i(axis) -into $tbcinputgroup]
## add_wave /apatb_axi_interfaces_top/d_i_7_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_7_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_7_TDATA -into $tb_d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TDATA -into $tb_d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TDATA -into $tb_d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TDATA -into $tb_d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TDATA -into $tb_d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TDATA -into $tb_d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TDATA -into $tb_d_i_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TREADY -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TVALID -into $tb_d_i_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TDATA -into $tb_d_i_group -radix hex
## save_wave_config axi_interfaces.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [0.00%] @ "206000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 222 ns : File "C:/training/Vivado_2016.1/hls/demos/axi_streaming/axi_interfaces_prj/solution1/sim/verilog/axi_interfaces.autotb.v" Line 1052
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 09 12:03:24 2016...
Test passed !
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
