

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Mon Dec 30 01:10:36 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  75297|  75297|  75297|  75297|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  75296|  75296|      4706|          -|          -|    16|    no    |
        | + Loop 1.1      |   4704|   4704|         6|          -|          -|   784|    no    |
        |  ++ Loop 1.1.1  |      3|      3|         4|          1|          1|     1|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    264|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    130|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|     295|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     295|    540|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_U19  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_164_16_1_1_U20  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0| 130|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln37_fu_491_p2        |     *    |      2|  0|  20|          32|          16|
    |add_ln23_fu_247_p2        |     +    |      0|  0|  19|          14|          10|
    |add_ln30_fu_394_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln37_fu_470_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln43_1_fu_552_p2      |     +    |      0|  0|  21|          15|          15|
    |buffer_fu_510_p2          |     +    |      0|  0|  26|          19|          19|
    |out_d_fu_259_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_400_p2           |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_566_p2           |     +    |      0|  0|  15|           1|           5|
    |sub_ln37_5_fu_444_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln37_fu_382_p2        |     -    |      0|  0|  13|          11|          11|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln23_fu_253_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln30_fu_388_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln32_fu_406_p2       |   icmp   |      0|  0|  11|           5|           4|
    |select_ln30_fu_458_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln31_12_fu_450_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln31_fu_412_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln42_fu_534_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln42_fu_528_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 264|         178|         160|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_234_p4  |   9|          2|    1|          2|
    |buffer_0_reg_220                 |   9|          2|   19|         38|
    |indvar_flatten_reg_187           |   9|          2|   10|         20|
    |out_d_0_reg_165                  |   9|          2|    5|         10|
    |out_h_0_reg_198                  |   9|          2|    5|         10|
    |out_w_0_reg_209                  |   9|          2|    5|         10|
    |phi_mul_reg_176                  |   9|          2|   14|         28|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 114|         24|   62|        128|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln23_reg_582          |  14|   0|   14|          0|
    |add_ln30_reg_604          |  10|   0|   10|          0|
    |add_ln37_reg_619          |  11|   0|   11|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |buffer_0_reg_220          |  19|   0|   19|          0|
    |in_d_0_reg_230            |   1|   0|    1|          0|
    |indvar_flatten_reg_187    |  10|   0|   10|          0|
    |input_addr_reg_624        |  14|   0|   14|          0|
    |input_load_reg_629        |  16|   0|   16|          0|
    |kernel_buffer_0_1_fu_136  |  32|   0|   32|          0|
    |out_d_0_reg_165           |   5|   0|    5|          0|
    |out_d_reg_590             |   5|   0|    5|          0|
    |out_h_0_reg_198           |   5|   0|    5|          0|
    |out_w_0_reg_209           |   5|   0|    5|          0|
    |phi_mul_reg_176           |  14|   0|   14|          0|
    |select_ln30_reg_614       |   5|   0|    5|          0|
    |select_ln31_reg_609       |   5|   0|    5|          0|
    |sext_ln33_reg_595         |  19|   0|   19|          0|
    |trunc_ln_reg_634          |  18|   0|   18|          0|
    |zext_ln23_reg_577         |  14|   0|   15|          1|
    |in_d_0_reg_230            |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 295|  32|  233|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1 = alloca i32"   --->   Operation 9 'alloca' 'kernel_buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln23, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 12 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 13 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 14 'add' 'add_ln23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 17 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 19 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.06ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 1542, i16 -1048, i16 -333, i16 783, i16 -788, i16 -804, i16 758, i16 -342, i16 1083, i16 2512, i16 441, i16 0, i16 -963, i16 103, i16 -697, i16 -852, i4 %trunc_ln24)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 20 'mux' 'tmp_1' <Predicate = (!icmp_ln23)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %tmp_1 to i19" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 21 'sext' 'sext_ln33' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str224)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 22 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 23 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.06ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -1770, i16 6639, i16 8093, i16 -628, i16 4920, i16 9618, i16 -9253, i16 1545, i16 -10856, i16 2733, i16 1194, i16 6035, i16 3956, i16 -6935, i16 5414, i16 6639, i4 %trunc_ln24)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 24 'mux' 'tmp_3' <Predicate = (!icmp_ln23)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_3 to i32" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 25 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str224, i32 %tmp_2)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 26 'specregionend' 'empty_31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 27 'store' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 28 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.15>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %add_ln30, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln30, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 31 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %hls_label_0 ]"   --->   Operation 32 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 33 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 35 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln37_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 36 'bitconcatenate' 'shl_ln37_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i7 %shl_ln37_1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 37 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i11 %zext_ln37_2, %zext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 38 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %indvar_flatten, -240" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 39 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln30 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 40 'add' 'add_ln30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit.loopexit, label %.preheader5" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 42 'add' 'out_h' <Predicate = (!icmp_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 44 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 45 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 46 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln37_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 48 'bitconcatenate' 'shl_ln37_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %shl_ln37_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 49 'zext' 'zext_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln37_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 50 'bitconcatenate' 'shl_ln37_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i7 %shl_ln37_1_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 51 'zext' 'zext_ln37_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%sub_ln37_5 = sub i11 %zext_ln37, %zext_ln37_16" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'sub' 'sub_ln37_5' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%select_ln31_12 = select i1 %icmp_ln32, i11 %sub_ln37_5, i11 %sub_ln37" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 53 'select' 'select_ln31_12' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln32, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 54 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%zext_ln34 = zext i5 %select_ln31 to i11" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 55 'zext' 'zext_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln37 = add i11 %zext_ln34, %select_ln31_12" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 56 'add' 'add_ln37' <Predicate = (!icmp_ln30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i11 %add_ln37 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 57 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i32 %sext_ln37_1 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 58 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 59 'getelementptr' 'input_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 60 'br' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 61 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_0 = phi i19 [ %buffer, %hls_label_2 ], [ %sext_ln33, %.preheader5 ]"   --->   Operation 62 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in_d_0 = phi i1 [ true, %hls_label_2 ], [ false, %.preheader5 ]"   --->   Operation 63 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 64 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %in_d_0, label %1, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 66 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 67 'br' <Predicate = (!in_d_0)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 68 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1_l = load i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 69 'load' 'kernel_buffer_0_1_l' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 70 'sext' 'sext_ln37' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (8.51ns)   --->   "%mul_ln37 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 71 'mul' 'mul_ln37' <Predicate = (!in_d_0)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln37, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = (!in_d_0)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.16>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str426)" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 73 'specregionbegin' 'tmp_5' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 74 'specpipeline' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i18 %trunc_ln to i19" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 75 'sext' 'sext_ln37_2' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.16ns)   --->   "%buffer = add i19 %sext_ln37_2, %buffer_0" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 76 'add' 'buffer' <Predicate = (!in_d_0)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str426, i32 %tmp_5)" [../layers_c/pointwise_conv2d.cpp:41]   --->   Operation 77 'specregionend' 'empty_33' <Predicate = (!in_d_0)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.06>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %buffer_0, i32 18)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i19 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 79 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 80 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 81 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 82 'and' 'and_ln43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i11 %add_ln37 to i15" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 83 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.81ns)   --->   "%add_ln43_1 = add i15 %zext_ln23, %sext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 84 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i15 %add_ln43_1 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 85 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43_1 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 86 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 87 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 89 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln31" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 89 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_0_1   (alloca           ) [ 001111111]
br_ln23             (br               ) [ 011111111]
out_d_0             (phi              ) [ 001000000]
phi_mul             (phi              ) [ 001000000]
zext_ln23           (zext             ) [ 000111111]
add_ln23            (add              ) [ 011111111]
icmp_ln23           (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
out_d               (add              ) [ 011111111]
br_ln23             (br               ) [ 000000000]
trunc_ln24          (trunc            ) [ 000000000]
tmp_1               (mux              ) [ 000000000]
sext_ln33           (sext             ) [ 000111111]
tmp_2               (specregionbegin  ) [ 000000000]
specpipeline_ln26   (specpipeline     ) [ 000000000]
tmp_3               (mux              ) [ 000000000]
kernel_buffer_0     (sext             ) [ 000000000]
empty_31            (specregionend    ) [ 000000000]
store_ln25          (store            ) [ 000000000]
br_ln31             (br               ) [ 001111111]
ret_ln0             (ret              ) [ 000000000]
indvar_flatten      (phi              ) [ 000100000]
out_h_0             (phi              ) [ 000100000]
out_w_0             (phi              ) [ 000100000]
specpipeline_ln31   (specpipeline     ) [ 000000000]
shl_ln              (bitconcatenate   ) [ 000000000]
zext_ln37_2         (zext             ) [ 000000000]
shl_ln37_1          (bitconcatenate   ) [ 000000000]
zext_ln37_4         (zext             ) [ 000000000]
sub_ln37            (sub              ) [ 000000000]
icmp_ln30           (icmp             ) [ 001111111]
add_ln30            (add              ) [ 001111111]
br_ln30             (br               ) [ 000000000]
out_h               (add              ) [ 000000000]
specpipeline_ln31   (specpipeline     ) [ 000000000]
empty_34            (speclooptripcount) [ 000000000]
icmp_ln32           (icmp             ) [ 000000000]
select_ln31         (select           ) [ 000011111]
specpipeline_ln31   (specpipeline     ) [ 000000000]
shl_ln37_mid1       (bitconcatenate   ) [ 000000000]
zext_ln37           (zext             ) [ 000000000]
shl_ln37_1_mid1     (bitconcatenate   ) [ 000000000]
zext_ln37_16        (zext             ) [ 000000000]
sub_ln37_5          (sub              ) [ 000000000]
select_ln31_12      (select           ) [ 000000000]
select_ln30         (select           ) [ 001111111]
zext_ln34           (zext             ) [ 000000000]
add_ln37            (add              ) [ 000011111]
sext_ln37_1         (sext             ) [ 000000000]
zext_ln37_3         (zext             ) [ 000000000]
input_addr          (getelementptr    ) [ 000011110]
br_ln34             (br               ) [ 001111111]
br_ln0              (br               ) [ 011111111]
buffer_0            (phi              ) [ 000011111]
in_d_0              (phi              ) [ 000011110]
empty_32            (speclooptripcount) [ 000000000]
br_ln34             (br               ) [ 000000000]
br_ln34             (br               ) [ 001111111]
input_load          (load             ) [ 000010100]
kernel_buffer_0_1_l (load             ) [ 000000000]
sext_ln37           (sext             ) [ 000000000]
mul_ln37            (mul              ) [ 000000000]
trunc_ln            (partselect       ) [ 000010010]
tmp_5               (specregionbegin  ) [ 000000000]
specpipeline_ln36   (specpipeline     ) [ 000000000]
sext_ln37_2         (sext             ) [ 000000000]
buffer              (add              ) [ 001110001]
empty_33            (specregionend    ) [ 000000000]
tmp                 (bitselect        ) [ 000000000]
trunc_ln42          (trunc            ) [ 000000000]
xor_ln42            (xor              ) [ 000000000]
select_ln42         (select           ) [ 000000000]
and_ln43            (and              ) [ 000000000]
sext_ln43           (sext             ) [ 000000000]
add_ln43_1          (add              ) [ 000000000]
sext_ln43_1         (sext             ) [ 000000000]
zext_ln43           (zext             ) [ 000000000]
output_addr         (getelementptr    ) [ 000000000]
store_ln43          (store            ) [ 000000000]
out_w               (add              ) [ 001111111]
br_ln32             (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str426"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_buffer_0_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_0_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="1"/>
<pin id="149" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln43_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/8 "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_d_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_d_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="phi_mul_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="1"/>
<pin id="178" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="phi_mul_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="out_h_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="out_h_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="out_w_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="out_w_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="buffer_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="19" slack="1"/>
<pin id="222" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="buffer_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="16" slack="2"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="in_d_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="in_d_0_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln23_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln23_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="11" slack="0"/>
<pin id="250" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln23_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="out_d_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln24_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="0" index="3" bw="10" slack="0"/>
<pin id="274" dir="0" index="4" bw="11" slack="0"/>
<pin id="275" dir="0" index="5" bw="11" slack="0"/>
<pin id="276" dir="0" index="6" bw="11" slack="0"/>
<pin id="277" dir="0" index="7" bw="11" slack="0"/>
<pin id="278" dir="0" index="8" bw="10" slack="0"/>
<pin id="279" dir="0" index="9" bw="12" slack="0"/>
<pin id="280" dir="0" index="10" bw="13" slack="0"/>
<pin id="281" dir="0" index="11" bw="10" slack="0"/>
<pin id="282" dir="0" index="12" bw="1" slack="0"/>
<pin id="283" dir="0" index="13" bw="11" slack="0"/>
<pin id="284" dir="0" index="14" bw="8" slack="0"/>
<pin id="285" dir="0" index="15" bw="11" slack="0"/>
<pin id="286" dir="0" index="16" bw="11" slack="0"/>
<pin id="287" dir="0" index="17" bw="4" slack="0"/>
<pin id="288" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sext_ln33_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="12" slack="0"/>
<pin id="314" dir="0" index="2" bw="14" slack="0"/>
<pin id="315" dir="0" index="3" bw="14" slack="0"/>
<pin id="316" dir="0" index="4" bw="11" slack="0"/>
<pin id="317" dir="0" index="5" bw="14" slack="0"/>
<pin id="318" dir="0" index="6" bw="15" slack="0"/>
<pin id="319" dir="0" index="7" bw="15" slack="0"/>
<pin id="320" dir="0" index="8" bw="12" slack="0"/>
<pin id="321" dir="0" index="9" bw="15" slack="0"/>
<pin id="322" dir="0" index="10" bw="13" slack="0"/>
<pin id="323" dir="0" index="11" bw="12" slack="0"/>
<pin id="324" dir="0" index="12" bw="14" slack="0"/>
<pin id="325" dir="0" index="13" bw="13" slack="0"/>
<pin id="326" dir="0" index="14" bw="14" slack="0"/>
<pin id="327" dir="0" index="15" bw="14" slack="0"/>
<pin id="328" dir="0" index="16" bw="14" slack="0"/>
<pin id="329" dir="0" index="17" bw="4" slack="0"/>
<pin id="330" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="kernel_buffer_0_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln25_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln37_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shl_ln37_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln37_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln37_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln30_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="10" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln30_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="out_h_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln32_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="5" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln31_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shl_ln37_mid1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_mid1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln37_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="shl_ln37_1_mid1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_1_mid1/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln37_16_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_16/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sub_ln37_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_5/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln31_12_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="0" index="2" bw="11" slack="0"/>
<pin id="454" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_12/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln30_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln34_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln37_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="11" slack="0"/>
<pin id="473" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln37_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln37_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="kernel_buffer_0_1_l_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="5"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_0_1_l/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln37_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="mul_ln37_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln37_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="18" slack="1"/>
<pin id="509" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="buffer_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="18" slack="0"/>
<pin id="512" dir="0" index="1" bw="19" slack="3"/>
<pin id="513" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="19" slack="1"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln42_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="19" slack="1"/>
<pin id="526" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln42_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln42_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="0" index="2" bw="16" slack="0"/>
<pin id="538" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln43_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="0"/>
<pin id="545" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln43_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="2"/>
<pin id="551" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln43_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="3"/>
<pin id="554" dir="0" index="1" bw="11" slack="0"/>
<pin id="555" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln43_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln43_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="out_w_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="2"/>
<pin id="569" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/8 "/>
</bind>
</comp>

<comp id="571" class="1005" name="kernel_buffer_0_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_0_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="zext_ln23_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="3"/>
<pin id="579" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="582" class="1005" name="add_ln23_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="0"/>
<pin id="584" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="590" class="1005" name="out_d_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="595" class="1005" name="sext_ln33_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="19" slack="2"/>
<pin id="597" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln33 "/>
</bind>
</comp>

<comp id="600" class="1005" name="icmp_ln30_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="604" class="1005" name="add_ln30_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="609" class="1005" name="select_ln31_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="2"/>
<pin id="611" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="614" class="1005" name="select_ln30_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln37_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="2"/>
<pin id="621" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="624" class="1005" name="input_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="1"/>
<pin id="626" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="input_load_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="18" slack="1"/>
<pin id="636" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="639" class="1005" name="buffer_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="19" slack="1"/>
<pin id="641" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="644" class="1005" name="out_w_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="1"/>
<pin id="646" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="114" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="114" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="98" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="229"><net_src comp="223" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="233"><net_src comp="118" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="116" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="246"><net_src comp="180" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="180" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="169" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="169" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="169" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="269" pin=6"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="269" pin=16"/></net>

<net id="306"><net_src comp="265" pin="1"/><net_sink comp="269" pin=17"/></net>

<net id="310"><net_src comp="269" pin="18"/><net_sink comp="307" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="311" pin=5"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="311" pin=6"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="311" pin=7"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="311" pin=8"/></net>

<net id="340"><net_src comp="82" pin="0"/><net_sink comp="311" pin=9"/></net>

<net id="341"><net_src comp="84" pin="0"/><net_sink comp="311" pin=10"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="311" pin=11"/></net>

<net id="343"><net_src comp="88" pin="0"/><net_sink comp="311" pin=12"/></net>

<net id="344"><net_src comp="90" pin="0"/><net_sink comp="311" pin=13"/></net>

<net id="345"><net_src comp="92" pin="0"/><net_sink comp="311" pin=14"/></net>

<net id="346"><net_src comp="94" pin="0"/><net_sink comp="311" pin=15"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="311" pin=16"/></net>

<net id="348"><net_src comp="265" pin="1"/><net_sink comp="311" pin=17"/></net>

<net id="352"><net_src comp="311" pin="18"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="100" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="202" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="6" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="102" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="202" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="104" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="366" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="191" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="106" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="191" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="108" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="202" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="213" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="112" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="213" pin="4"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="100" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="400" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="6" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="102" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="400" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="104" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="428" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="406" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="382" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="406" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="400" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="202" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="412" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="450" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="122" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="124" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="126" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="220" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="130" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="220" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="132" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="220" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="516" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="116" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="134" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="44" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="524" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="542" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="570"><net_src comp="18" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="136" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="580"><net_src comp="243" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="585"><net_src comp="247" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="593"><net_src comp="259" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="598"><net_src comp="307" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="603"><net_src comp="388" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="394" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="612"><net_src comp="412" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="617"><net_src comp="458" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="622"><net_src comp="470" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="627"><net_src comp="140" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="632"><net_src comp="147" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="637"><net_src comp="497" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="642"><net_src comp="510" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="647"><net_src comp="566" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: pointwise_conv2d_fix : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln23 : 1
		add_ln23 : 1
		icmp_ln23 : 1
		out_d : 1
		br_ln23 : 2
		trunc_ln24 : 1
		tmp_1 : 2
		sext_ln33 : 3
		tmp_3 : 2
		kernel_buffer_0 : 3
		empty_31 : 1
		store_ln25 : 4
	State 3
		shl_ln : 1
		zext_ln37_2 : 2
		shl_ln37_1 : 1
		zext_ln37_4 : 2
		sub_ln37 : 3
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		out_h : 1
		icmp_ln32 : 1
		select_ln31 : 2
		shl_ln37_mid1 : 2
		zext_ln37 : 3
		shl_ln37_1_mid1 : 2
		zext_ln37_16 : 3
		sub_ln37_5 : 4
		select_ln31_12 : 5
		select_ln30 : 2
		zext_ln34 : 3
		add_ln37 : 6
		sext_ln37_1 : 7
		zext_ln37_3 : 8
		input_addr : 9
	State 4
		br_ln34 : 1
	State 5
	State 6
		mul_ln37 : 1
		trunc_ln : 2
	State 7
		buffer : 1
		empty_33 : 1
	State 8
		xor_ln42 : 1
		select_ln42 : 1
		and_ln43 : 2
		add_ln43_1 : 1
		sext_ln43_1 : 2
		zext_ln43 : 3
		output_addr : 4
		store_ln43 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln23_fu_247    |    0    |    0    |    19   |
|          |      out_d_fu_259      |    0    |    0    |    15   |
|          |     add_ln30_fu_394    |    0    |    0    |    14   |
|    add   |      out_h_fu_400      |    0    |    0    |    15   |
|          |     add_ln37_fu_470    |    0    |    0    |    13   |
|          |      buffer_fu_510     |    0    |    0    |    26   |
|          |    add_ln43_1_fu_552   |    0    |    0    |    19   |
|          |      out_w_fu_566      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_1_fu_269      |    0    |    0    |    65   |
|          |      tmp_3_fu_311      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln31_fu_412   |    0    |    0    |    5    |
|  select  |  select_ln31_12_fu_450 |    0    |    0    |    11   |
|          |   select_ln30_fu_458   |    0    |    0    |    5    |
|          |   select_ln42_fu_534   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln23_fu_253    |    0    |    0    |    11   |
|   icmp   |    icmp_ln30_fu_388    |    0    |    0    |    13   |
|          |    icmp_ln32_fu_406    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln37_fu_382    |    0    |    0    |    14   |
|          |    sub_ln37_5_fu_444   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln37_fu_491    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln43_fu_542    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln42_fu_528    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln23_fu_243    |    0    |    0    |    0    |
|          |   zext_ln37_2_fu_366   |    0    |    0    |    0    |
|          |   zext_ln37_4_fu_378   |    0    |    0    |    0    |
|   zext   |    zext_ln37_fu_428    |    0    |    0    |    0    |
|          |   zext_ln37_16_fu_440  |    0    |    0    |    0    |
|          |    zext_ln34_fu_466    |    0    |    0    |    0    |
|          |   zext_ln37_3_fu_480   |    0    |    0    |    0    |
|          |    zext_ln43_fu_561    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln24_fu_265   |    0    |    0    |    0    |
|          |    trunc_ln42_fu_524   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln33_fu_307    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_349 |    0    |    0    |    0    |
|          |   sext_ln37_1_fu_476   |    0    |    0    |    0    |
|   sext   |    sext_ln37_fu_488    |    0    |    0    |    0    |
|          |   sext_ln37_2_fu_507   |    0    |    0    |    0    |
|          |    sext_ln43_fu_549    |    0    |    0    |    0    |
|          |   sext_ln43_1_fu_557   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_358     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln37_1_fu_370   |    0    |    0    |    0    |
|          |  shl_ln37_mid1_fu_420  |    0    |    0    |    0    |
|          | shl_ln37_1_mid1_fu_432 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_497    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_516       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   404   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln23_reg_582    |   14   |
|     add_ln30_reg_604    |   10   |
|     add_ln37_reg_619    |   11   |
|     buffer_0_reg_220    |   19   |
|      buffer_reg_639     |   19   |
|    icmp_ln30_reg_600    |    1   |
|      in_d_0_reg_230     |    1   |
|  indvar_flatten_reg_187 |   10   |
|    input_addr_reg_624   |   14   |
|    input_load_reg_629   |   16   |
|kernel_buffer_0_1_reg_571|   32   |
|     out_d_0_reg_165     |    5   |
|      out_d_reg_590      |    5   |
|     out_h_0_reg_198     |    5   |
|     out_w_0_reg_209     |    5   |
|      out_w_reg_644      |    5   |
|     phi_mul_reg_176     |   14   |
|   select_ln30_reg_614   |    5   |
|   select_ln31_reg_609   |    5   |
|    sext_ln33_reg_595    |   19   |
|     trunc_ln_reg_634    |   18   |
|    zext_ln23_reg_577    |   15   |
+-------------------------+--------+
|          Total          |   248  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| in_d_0_reg_230 |  p0  |   2  |   1  |    2   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |    2   ||  1.769  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   404  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   248  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   248  |   413  |
+-----------+--------+--------+--------+--------+
