#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jun 13 12:39:28 2017
# Process ID: 6256
# Current directory: /home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.runs/synth_1
# Command line: vivado -log top_level_circuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_circuit.tcl
# Log file: /home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.runs/synth_1/top_level_circuit.vds
# Journal file: /home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'YES', using local Tcl Store at '/home/bkhusain/.Xilinx/Vivado/2017.1/XilinxTclStore'.
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/bkhusain/Documents/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source top_level_circuit.tcl -notrace
Command: synth_design -top top_level_circuit -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6267 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1141.914 ; gain = 40.984 ; free physical = 21681 ; free virtual = 59989
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_circuit' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/top_level_circuit.vhd:36]
INFO: [Synth 8-3491] module 'lab2' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/lab2.vhd:6' bound to instance 'adder' of component 'lab2' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/top_level_circuit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lab2' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/lab2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'lab2' (1#1) [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/lab2.vhd:13]
INFO: [Synth 8-3491] module 'oled_init' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_init.vhd:19' bound to instance 'init' of component 'oled_init' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/top_level_circuit.vhd:106]
INFO: [Synth 8-638] synthesizing module 'oled_init' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_init.vhd:33]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:21' bound to instance 'spi_comp' of component 'spi_ctrl' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_init.vhd:105]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (2#1) [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:32]
INFO: [Synth 8-3491] module 'delay' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:19' bound to instance 'delay_comp' of component 'delay' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_init.vhd:116]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (4#1) [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_init.vhd:33]
INFO: [Synth 8-3491] module 'oled_print' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:23' bound to instance 'print' of component 'oled_print' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/top_level_circuit.vhd:107]
INFO: [Synth 8-638] synthesizing module 'oled_print' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:35]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:21' bound to instance 'SPI_COMP' of component 'spi_ctrl' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:158]
INFO: [Synth 8-3491] module 'delay' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:169]
INFO: [Synth 8-3491] module 'encoder' declared at '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/encoder.vhd:5' bound to instance 'encode' of component 'encoder' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:177]
INFO: [Synth 8-638] synthesizing module 'encoder' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/encoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'encoder' (5#1) [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/encoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'oled_print' (6#1) [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:35]
INFO: [Synth 8-226] default block is never used [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/top_level_circuit.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CS_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/top_level_circuit.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'top_level_circuit' (7#1) [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/top_level_circuit.vhd:36]
WARNING: [Synth 8-3331] design encoder has unconnected port clka
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1190.445 ; gain = 89.516 ; free physical = 21683 ; free virtual = 59991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1190.445 ; gain = 89.516 ; free physical = 21686 ; free virtual = 59995
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/constrs_1/imports/lab2_sources/lab2_constraints.xdc]
Finished Parsing XDC File [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/constrs_1/imports/lab2_sources/lab2_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/constrs_1/imports/lab2_sources/lab2_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1600.242 ; gain = 0.000 ; free physical = 21426 ; free virtual = 59735
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21533 ; free virtual = 59842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21533 ; free virtual = 59842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21535 ; free virtual = 59844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_ctrl'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:64]
INFO: [Synth 8-5544] ROM "SPI_FIN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shIFt_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element shIFt_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:72]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'delay'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:47]
INFO: [Synth 8-5544] ROM "ms_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element ms_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:55]
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,5][7:0]' into 'current_screen_reg[0,2][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,6][7:0]' into 'current_screen_reg[0,3][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,7][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,8][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,9][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,10][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,11][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,12][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,13][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,14][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,15][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,1][7:0]' into 'current_screen_reg[0,2][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,3][7:0]' into 'current_screen_reg[0,2][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,9][7:0]' into 'current_screen_reg[0,3][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,10][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,11][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,12][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,13][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,14][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,15][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,11][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,12][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,13][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,14][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,15][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,0][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,1][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,2][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,3][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,4][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,5][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,6][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,7][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,8][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,9][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,10][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,11][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,12][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,13][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,14][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,15][7:0]' into 'current_screen_reg[0,4][7:0]' [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,5] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,6] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,7] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,8] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,9] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,10] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,11] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,12] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,13] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,14] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[0,15] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,1] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,3] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,9] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,10] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,11] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,12] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,13] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,14] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[1,15] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[2,11] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[2,12] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[2,13] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[2,14] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[2,15] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,0] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,1] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,2] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,3] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,4] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,5] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,6] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,7] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,8] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,9] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,10] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,11] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,12] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,13] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,14] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3,15] was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/oled_print.vhd:197]
INFO: [Synth 8-5546] ROM "FIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "example_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    send |                              001 |                              001
                   hold1 |                              010 |                              010
                   hold2 |                              011 |                              011
                   hold3 |                              100 |                              100
                   hold4 |                              101 |                              101
                    done |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'spi_ctrl'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    hold |                               01 |                               01
                    done |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'delay'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21527 ; free virtual = 59835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	  30 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  28 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 23    
	   4 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  30 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 10    
	  30 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level_circuit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module lab2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module oled_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module oled_print 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  30 Input     11 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 23    
	   4 Input      8 Bit        Muxes := 11    
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element init/spi_comp/counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element init/spi_comp/shIFt_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element init/delay_comp/clk_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element init/delay_comp/ms_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element print/SPI_COMP/counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element print/SPI_COMP/shIFt_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/spi_control.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element print/DELAY_COMP/clk_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element print/DELAY_COMP/ms_counter_reg was removed.  [/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.srcs/sources_1/imports/lab2_sources/delay.vhd:55]
INFO: [Synth 8-3886] merging instance 'print/temp_spi_data_reg[2]' (FDE) to 'print/temp_spi_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,10][6]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,9][6]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,8][6]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,8][6]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,7][6]' (FDE) to 'print/current_screen_reg[1,7][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,6][6]' (FDE) to 'print/current_screen_reg[1,6][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,5][6]' (FDE) to 'print/current_screen_reg[1,5][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,5][6]' (FDE) to 'print/current_screen_reg[2,5][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,4][6]' (FDE) to 'print/current_screen_reg[1,4][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,4][6]' (FDE) to 'print/current_screen_reg[2,4][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,3][6]' (FDE) to 'print/current_screen_reg[0,3][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,3][6]' (FDE) to 'print/current_screen_reg[2,3][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,2][6]' (FDE) to 'print/current_screen_reg[1,2][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,2][6]' (FDE) to 'print/current_screen_reg[2,2][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,1][6]' (FDE) to 'print/current_screen_reg[0,1][3]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,2][6]' (FDE) to 'print/current_screen_reg[0,2][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,1][6]' (FDE) to 'print/current_screen_reg[2,1][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,0][6]' (FDE) to 'print/current_screen_reg[0,0][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,0][6]' (FDE) to 'print/current_screen_reg[1,0][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,0][6]' (FDE) to 'print/current_screen_reg[2,0][4]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,4][6]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,10][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,9][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,8][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,8][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,7][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,7][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,6][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,6][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,5][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,5][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,4][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,4][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,3][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,3][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,2][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,2][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,1][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,2][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,1][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,0][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,0][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,0][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,4][7]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,10][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,9][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,8][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,8][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,7][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,7][5]' (FDE) to 'print/current_screen_reg[2,6][5]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,6][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,6][5]' (FDE) to 'print/current_screen_reg[2,5][5]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,5][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,5][5]' (FDE) to 'print/current_screen_reg[2,4][5]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,4][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,4][5]' (FDE) to 'print/current_screen_reg[0,0][5]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,3][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,3][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,2][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,2][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,1][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,2][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,1][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,0][5]' (FDE) to 'print/current_screen_reg[1,0][5]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,0][5]' (FDE) to 'print/current_screen_reg[2,0][5]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,4][5]' (FDE) to 'print/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,10][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,9][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,8][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,8][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,7][4]' (FDE) to 'print/current_screen_reg[1,7][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,7][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,6][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,6][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,5][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,5][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,4][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,4][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,3][4]' (FDE) to 'print/current_screen_reg[0,3][0]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,3][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,2][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,2][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,1][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,2][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,1][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,0][4]' (FDE) to 'print/current_screen_reg[0,0][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,0][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[0,4][4]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,10][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,9][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,8][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,8][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,7][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,7][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,6][3]' (FDE) to 'print/current_screen_reg[1,6][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,6][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,5][3]' (FDE) to 'print/current_screen_reg[2,10][1]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[2,5][3]' (FDE) to 'print/current_screen_reg[2,5][2]'
INFO: [Synth 8-3886] merging instance 'print/current_screen_reg[1,4][3]' (FDE) to 'print/current_screen_reg[1,4][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print/current_screen_reg[0,4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\print/temp_delay_ms_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print/temp_delay_ms_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print/temp_spi_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\init/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print/temp_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print/temp_addr_reg[10] )
WARNING: [Synth 8-3332] Sequential element (init/temp_dc_reg) is unused and will be removed from module top_level_circuit.
WARNING: [Synth 8-3332] Sequential element (print/after_char_state_reg[1]) is unused and will be removed from module top_level_circuit.
WARNING: [Synth 8-3332] Sequential element (print/temp_delay_ms_reg[11]) is unused and will be removed from module top_level_circuit.
WARNING: [Synth 8-3332] Sequential element (print/temp_delay_ms_reg[5]) is unused and will be removed from module top_level_circuit.
WARNING: [Synth 8-3332] Sequential element (print/temp_char_reg[7]) is unused and will be removed from module top_level_circuit.
WARNING: [Synth 8-3332] Sequential element (print/temp_addr_reg[10]) is unused and will be removed from module top_level_circuit.
WARNING: [Synth 8-3332] Sequential element (print/temp_spi_data_reg[7]) is unused and will be removed from module top_level_circuit.
WARNING: [Synth 8-3332] Sequential element (print/current_screen_reg[0,4][0]) is unused and will be removed from module top_level_circuit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21512 ; free virtual = 59821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+--------------------+---------------+----------------+
|Module Name       | RTL Object         | Depth x Width | Implemented As | 
+------------------+--------------------+---------------+----------------+
|oled_init         | after_state        | 32x1          | LUT            | 
|oled_init         | after_state        | 32x5          | LUT            | 
|oled_init         | temp_spi_data      | 32x1          | LUT            | 
|oled_print        | after_state        | 32x1          | LUT            | 
|oled_print        | temp_addr          | 32x1          | LUT            | 
|top_level_circuit | init/after_state   | 32x5          | LUT            | 
|top_level_circuit | init/after_state   | 32x1          | LUT            | 
|top_level_circuit | init/temp_spi_data | 32x1          | LUT            | 
|top_level_circuit | print/after_state  | 32x1          | LUT            | 
+------------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21385 ; free virtual = 59694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21384 ; free virtual = 59693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    67|
|4     |LUT2   |    19|
|5     |LUT3   |    23|
|6     |LUT4   |    36|
|7     |LUT5   |    54|
|8     |LUT6   |    75|
|9     |MUXF7  |     5|
|10    |FDRE   |   189|
|11    |FDSE   |     4|
|12    |IBUF   |    10|
|13    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   507|
|2     |  adder        |lab2       |    12|
|3     |  init         |oled_init  |   194|
|4     |    delay_comp |delay_0    |    86|
|5     |    spi_comp   |spi_ctrl_1 |    53|
|6     |  print        |oled_print |   282|
|7     |    DELAY_COMP |delay      |    85|
|8     |    SPI_COMP   |spi_ctrl   |    49|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21382 ; free virtual = 59691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1600.242 ; gain = 89.516 ; free physical = 21442 ; free virtual = 59750
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.242 ; gain = 499.312 ; free physical = 21442 ; free virtual = 59751
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

198 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.246 ; gain = 511.898 ; free physical = 21410 ; free virtual = 59719
INFO: [Common 17-1381] The checkpoint '/home/bkhusain/hdrive/bulat_documents/events_conferences/Slovakia_summer_school/lab2/lab2_complete/lab2.runs/synth_1/top_level_circuit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1624.273 ; gain = 0.000 ; free physical = 21409 ; free virtual = 59718
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 12:40:24 2017...
