0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.srcs/sim_1/new/Alu4_tb.v,1655653896,verilog,,,,Alu4_tb,,,,,,,,
C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.srcs/sources_1/new/Alu4.v,1655653793,verilog,,C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.srcs/sim_1/new/Alu4_tb.v,,Alu4,,,,,,,,
