#![allow(non_upper_case_globals)]
#![allow(unused)]

pub const MSR_GSBASE: u32 = 0xc0000101;
pub const MSR_FSBASE: u32 = 0xc0000100;

pub const VMCS_INITIAL: u64 = 0xffffffffffffffff;
pub const VMCS_INVALID_ENCODING: u32 = 0xffffffff;
pub const VMCS_VPID: u32 = 0x00000000;
pub const VMCS_PIR_VECTOR: u32 = 0x00000002;
pub const VMCS_GUEST_ES_SELECTOR: u32 = 0x00000800;
pub const VMCS_GUEST_CS_SELECTOR: u32 = 0x00000802;
pub const VMCS_GUEST_SS_SELECTOR: u32 = 0x00000804;
pub const VMCS_GUEST_DS_SELECTOR: u32 = 0x00000806;
pub const VMCS_GUEST_FS_SELECTOR: u32 = 0x00000808;
pub const VMCS_GUEST_GS_SELECTOR: u32 = 0x0000080A;
pub const VMCS_GUEST_LDTR_SELECTOR: u32 = 0x0000080C;
pub const VMCS_GUEST_TR_SELECTOR: u32 = 0x0000080E;
pub const VMCS_GUEST_INTR_STATUS: u32 = 0x00000810;
pub const VMCS_HOST_ES_SELECTOR: u32 = 0x00000C00;
pub const VMCS_HOST_CS_SELECTOR: u32 = 0x00000C02;
pub const VMCS_HOST_SS_SELECTOR: u32 = 0x00000C04;
pub const VMCS_HOST_DS_SELECTOR: u32 = 0x00000C06;
pub const VMCS_HOST_FS_SELECTOR: u32 = 0x00000C08;
pub const VMCS_HOST_GS_SELECTOR: u32 = 0x00000C0A;
pub const VMCS_HOST_TR_SELECTOR: u32 = 0x00000C0C;
pub const VMCS_IO_BITMAP_A: u32 = 0x00002000;
pub const VMCS_IO_BITMAP_B: u32 = 0x00002002;
pub const VMCS_MSR_BITMAP: u32 = 0x00002004;
pub const VMCS_EXIT_MSR_STORE: u32 = 0x00002006;
pub const VMCS_EXIT_MSR_LOAD: u32 = 0x00002008;
pub const VMCS_ENTRY_MSR_LOAD: u32 = 0x0000200A;
pub const VMCS_EXECUTIVE_VMCS: u32 = 0x0000200C;
pub const VMCS_TSC_OFFSET: u32 = 0x00002010;
pub const VMCS_VIRTUAL_APIC: u32 = 0x00002012;
pub const VMCS_APIC_ACCESS: u32 = 0x00002014;
pub const VMCS_PIR_DESC: u32 = 0x00002016;
pub const VMCS_EPTP: u32 = 0x0000201A;
pub const VMCS_EOI_EXIT0: u32 = 0x0000201C;
pub const VMCS_EOI_EXIT1: u32 = 0x0000201E;
pub const VMCS_EOI_EXIT2: u32 = 0x00002020;
pub const VMCS_EOI_EXIT3: u32 = 0x00002022;
pub const VMCS_GUEST_PHYSICAL_ADDRESS: u32 = 0x00002400;
pub const VMCS_LINK_POINTER: u32 = 0x00002800;
pub const VMCS_GUEST_IA32_DEBUGCTL: u32 = 0x00002802;
pub const VMCS_GUEST_IA32_PAT: u32 = 0x00002804;
pub const VMCS_GUEST_IA32_EFER: u32 = 0x00002806;
pub const VMCS_GUEST_IA32_PERF_GLOBAL_CTRL: u32 = 0x00002808;
pub const VMCS_GUEST_PDPTE0: u32 = 0x0000280A;
pub const VMCS_GUEST_PDPTE1: u32 = 0x0000280C;
pub const VMCS_GUEST_PDPTE2: u32 = 0x0000280E;
pub const VMCS_GUEST_PDPTE3: u32 = 0x00002810;
pub const VMCS_HOST_IA32_PAT: u32 = 0x00002C00;
pub const VMCS_HOST_IA32_EFER: u32 = 0x00002C02;
pub const VMCS_HOST_IA32_PERF_GLOBAL_CTRL: u32 = 0x00002C04;
pub const VMCS_PIN_BASED_CTLS: u32 = 0x00004000;
pub const VMCS_PRI_PROC_BASED_CTLS: u32 = 0x00004002;
pub const VMCS_EXCEPTION_BITMAP: u32 = 0x00004004;
pub const VMCS_PF_ERROR_MASK: u32 = 0x00004006;
pub const VMCS_PF_ERROR_MATCH: u32 = 0x00004008;
pub const VMCS_CR3_TARGET_COUNT: u32 = 0x0000400A;
pub const VMCS_EXIT_CTLS: u32 = 0x0000400C;
pub const VMCS_EXIT_MSR_STORE_COUNT: u32 = 0x0000400E;
pub const VMCS_EXIT_MSR_LOAD_COUNT: u32 = 0x00004010;
pub const VMCS_ENTRY_CTLS: u32 = 0x00004012;
pub const VMCS_ENTRY_MSR_LOAD_COUNT: u32 = 0x00004014;
pub const VMCS_ENTRY_INTR_INFO: u32 = 0x00004016;
pub const VMCS_ENTRY_EXCEPTION_ERROR: u32 = 0x00004018;
pub const VMCS_ENTRY_INST_LENGTH: u32 = 0x0000401A;
pub const VMCS_TPR_THRESHOLD: u32 = 0x0000401C;
pub const VMCS_SEC_PROC_BASED_CTLS: u32 = 0x0000401E;
pub const VMCS_PLE_GAP: u32 = 0x00004020;
pub const VMCS_PLE_WINDOW: u32 = 0x00004022;
pub const VMCS_INSTRUCTION_ERROR: u32 = 0x00004400;
pub const VMCS_EXIT_REASON: u32 = 0x00004402;
pub const VMCS_EXIT_INTR_INFO: u32 = 0x00004404;
pub const VMCS_EXIT_INTR_ERRCODE: u32 = 0x00004406;
pub const VMCS_IDT_VECTORING_INFO: u32 = 0x00004408;
pub const VMCS_IDT_VECTORING_ERROR: u32 = 0x0000440A;
pub const VMCS_EXIT_INSTRUCTION_LENGTH: u32 = 0x0000440C;
pub const VMCS_EXIT_INSTRUCTION_INFO: u32 = 0x0000440E;
pub const VMCS_GUEST_ES_LIMIT: u32 = 0x00004800;
pub const VMCS_GUEST_CS_LIMIT: u32 = 0x00004802;
pub const VMCS_GUEST_SS_LIMIT: u32 = 0x00004804;
pub const VMCS_GUEST_DS_LIMIT: u32 = 0x00004806;
pub const VMCS_GUEST_FS_LIMIT: u32 = 0x00004808;
pub const VMCS_GUEST_GS_LIMIT: u32 = 0x0000480A;
pub const VMCS_GUEST_LDTR_LIMIT: u32 = 0x0000480C;
pub const VMCS_GUEST_TR_LIMIT: u32 = 0x0000480E;
pub const VMCS_GUEST_GDTR_LIMIT: u32 = 0x00004810;
pub const VMCS_GUEST_IDTR_LIMIT: u32 = 0x00004812;
pub const VMCS_GUEST_ES_ACCESS_RIGHTS: u32 = 0x00004814;
pub const VMCS_GUEST_CS_ACCESS_RIGHTS: u32 = 0x00004816;
pub const VMCS_GUEST_SS_ACCESS_RIGHTS: u32 = 0x00004818;
pub const VMCS_GUEST_DS_ACCESS_RIGHTS: u32 = 0x0000481A;
pub const VMCS_GUEST_FS_ACCESS_RIGHTS: u32 = 0x0000481C;
pub const VMCS_GUEST_GS_ACCESS_RIGHTS: u32 = 0x0000481E;
pub const VMCS_GUEST_LDTR_ACCESS_RIGHTS: u32 = 0x00004820;
pub const VMCS_GUEST_TR_ACCESS_RIGHTS: u32 = 0x00004822;
pub const VMCS_GUEST_INTERRUPTIBILITY: u32 = 0x00004824;
pub const VMCS_GUEST_ACTIVITY: u32 = 0x00004826;
pub const VMCS_GUEST_SMBASE: u32 = 0x00004828;
pub const VMCS_GUEST_IA32_SYSENTER_CS: u32 = 0x0000482A;
pub const VMCS_PREEMPTION_TIMER_VALUE: u32 = 0x0000482E;
pub const VMCS_HOST_IA32_SYSENTER_CS: u32 = 0x00004C00;
pub const VMCS_CR0_MASK: u32 = 0x00006000;
pub const VMCS_CR4_MASK: u32 = 0x00006002;
pub const VMCS_CR0_SHADOW: u32 = 0x00006004;
pub const VMCS_CR4_SHADOW: u32 = 0x00006006;
pub const VMCS_CR3_TARGET0: u32 = 0x00006008;
pub const VMCS_CR3_TARGET1: u32 = 0x0000600A;
pub const VMCS_CR3_TARGET2: u32 = 0x0000600C;
pub const VMCS_CR3_TARGET3: u32 = 0x0000600E;
pub const VMCS_EXIT_QUALIFICATION: u32 = 0x00006400;
pub const VMCS_IO_RCX: u32 = 0x00006402;
pub const VMCS_IO_RSI: u32 = 0x00006404;
pub const VMCS_IO_RDI: u32 = 0x00006406;
pub const VMCS_IO_RIP: u32 = 0x00006408;
pub const VMCS_GUEST_LINEAR_ADDRESS: u32 = 0x0000640A;
pub const VMCS_GUEST_CR0: u32 = 0x00006800;
pub const VMCS_GUEST_CR3: u32 = 0x00006802;
pub const VMCS_GUEST_CR4: u32 = 0x00006804;
pub const VMCS_GUEST_ES_BASE: u32 = 0x00006806;
pub const VMCS_GUEST_CS_BASE: u32 = 0x00006808;
pub const VMCS_GUEST_SS_BASE: u32 = 0x0000680A;
pub const VMCS_GUEST_DS_BASE: u32 = 0x0000680C;
pub const VMCS_GUEST_FS_BASE: u32 = 0x0000680E;
pub const VMCS_GUEST_GS_BASE: u32 = 0x00006810;
pub const VMCS_GUEST_LDTR_BASE: u32 = 0x00006812;
pub const VMCS_GUEST_TR_BASE: u32 = 0x00006814;
pub const VMCS_GUEST_GDTR_BASE: u32 = 0x00006816;
pub const VMCS_GUEST_IDTR_BASE: u32 = 0x00006818;
pub const VMCS_GUEST_DR7: u32 = 0x0000681A;
pub const VMCS_GUEST_RSP: u32 = 0x0000681C;
pub const VMCS_GUEST_RIP: u32 = 0x0000681E;
pub const VMCS_GUEST_RFLAGS: u32 = 0x00006820;
pub const VMCS_GUEST_PENDING_DBG_EXCEPTIONS: u32 = 0x00006822;
pub const VMCS_GUEST_IA32_SYSENTER_ESP: u32 = 0x00006824;
pub const VMCS_GUEST_IA32_SYSENTER_EIP: u32 = 0x00006826;
pub const VMCS_HOST_CR0: u32 = 0x00006C00;
pub const VMCS_HOST_CR3: u32 = 0x00006C02;
pub const VMCS_HOST_CR4: u32 = 0x00006C04;
pub const VMCS_HOST_FS_BASE: u32 = 0x00006C06;
pub const VMCS_HOST_GS_BASE: u32 = 0x00006C08;
pub const VMCS_HOST_TR_BASE: u32 = 0x00006C0A;
pub const VMCS_HOST_GDTR_BASE: u32 = 0x00006C0C;
pub const VMCS_HOST_IDTR_BASE: u32 = 0x00006C0E;
pub const VMCS_HOST_IA32_SYSENTER_ESP: u32 = 0x00006C10;
pub const VMCS_HOST_IA32_SYSENTER_EIP: u32 = 0x00006C12;
pub const VMCS_HOST_RSP: u32 = 0x00006C14;
pub const VMCS_HOST_RIP: u32 = 0x00006c16;
pub const VMRESUME_WITH_NON_LAUNCHED_VMCS: u32 = 5;
pub const EXIT_REASON_EXCEPTION: u32 = 0;
pub const EXIT_REASON_EXT_INTR: u32 = 1;
pub const EXIT_REASON_TRIPLE_FAULT: u32 = 2;
pub const EXIT_REASON_INIT: u32 = 3;
pub const EXIT_REASON_SIPI: u32 = 4;
pub const EXIT_REASON_IO_SMI: u32 = 5;
pub const EXIT_REASON_SMI: u32 = 6;
pub const EXIT_REASON_INTR_WINDOW: u32 = 7;
pub const EXIT_REASON_NMI_WINDOW: u32 = 8;
pub const EXIT_REASON_TASK_SWITCH: u32 = 9;
pub const EXIT_REASON_CPUID: u32 = 10;
pub const EXIT_REASON_GETSEC: u32 = 11;
pub const EXIT_REASON_HLT: u32 = 12;
pub const EXIT_REASON_INVD: u32 = 13;
pub const EXIT_REASON_INVLPG: u32 = 14;
pub const EXIT_REASON_RDPMC: u32 = 15;
pub const EXIT_REASON_RDTSC: u32 = 16;
pub const EXIT_REASON_RSM: u32 = 17;
pub const EXIT_REASON_VMCALL: u32 = 18;
pub const EXIT_REASON_VMCLEAR: u32 = 19;
pub const EXIT_REASON_VMLAUNCH: u32 = 20;
pub const EXIT_REASON_VMPTRLD: u32 = 21;
pub const EXIT_REASON_VMPTRST: u32 = 22;
pub const EXIT_REASON_VMREAD: u32 = 23;
pub const EXIT_REASON_VMRESUME: u32 = 24;
pub const EXIT_REASON_VMWRITE: u32 = 25;
pub const EXIT_REASON_VMXOFF: u32 = 26;
pub const EXIT_REASON_VMXON: u32 = 27;
pub const EXIT_REASON_CR_ACCESS: u32 = 28;
pub const EXIT_REASON_DR_ACCESS: u32 = 29;
pub const EXIT_REASON_INOUT: u32 = 30;
pub const EXIT_REASON_RDMSR: u32 = 31;
pub const EXIT_REASON_WRMSR: u32 = 32;
pub const EXIT_REASON_INVAL_VMCS: u32 = 33;
pub const EXIT_REASON_INVAL_MSR: u32 = 34;
pub const EXIT_REASON_MWAIT: u32 = 36;
pub const EXIT_REASON_MTF: u32 = 37;
pub const EXIT_REASON_MONITOR: u32 = 39;
pub const EXIT_REASON_PAUSE: u32 = 40;
pub const EXIT_REASON_MCE_DURING_ENTRY: u32 = 41;
pub const EXIT_REASON_TPR: u32 = 43;
pub const EXIT_REASON_APIC_ACCESS: u32 = 44;
pub const EXIT_REASON_VIRTUALIZED_EOI: u32 = 45;
pub const EXIT_REASON_GDTR_IDTR: u32 = 46;
pub const EXIT_REASON_LDTR_TR: u32 = 47;
pub const EXIT_REASON_EPT_FAULT: u32 = 48;
pub const EXIT_REASON_EPT_MISCONFIG: u32 = 49;
pub const EXIT_REASON_INVEPT: u32 = 50;
pub const EXIT_REASON_RDTSCP: u32 = 51;
pub const EXIT_REASON_VMX_PREEMPT: u32 = 52;
pub const EXIT_REASON_INVVPID: u32 = 53;
pub const EXIT_REASON_WBINVD: u32 = 54;
pub const EXIT_REASON_XSETBV: u32 = 55;
pub const EXIT_REASON_APIC_WRITE: u32 = 56;
pub const AMDID2_ABM: u32 = 0x00000020;
pub const AMDID2_CMP: u32 = 0x00000002;
pub const AMDID2_CR8: u32 = 0x00000010;
pub const AMDID2_DBE: u32 = 0x04000000;
pub const AMDID2_EXT_APIC: u32 = 0x00000008;
pub const AMDID2_FMA4: u32 = 0x00010000;
pub const AMDID2_IBS: u32 = 0x00000400;
pub const AMDID2_LAHF: u32 = 0x00000001;
pub const AMDID2_LWP: u32 = 0x00008000;
pub const AMDID2_MAS: u32 = 0x00000080;
pub const AMDID2_NODE_ID: u32 = 0x00080000;
pub const AMDID2_OSVW: u32 = 0x00000200;
pub const AMDID2_PCXC: u32 = 0x00800000;
pub const AMDID2_PNXC: u32 = 0x01000000;
pub const AMDID2_PREFETCH: u32 = 0x00000100;
pub const AMDID2_PTSC: u32 = 0x08000000;
pub const AMDID2_PTSCEL2I: u32 = 0x10000000;
pub const AMDID2_SKINIT: u32 = 0x00001000;
pub const AMDID2_SSE4A: u32 = 0x00000040;
pub const AMDID2_SVM: u32 = 0x00000004;
pub const AMDID2_TBM: u32 = 0x00200000;
pub const AMDID2_TCE: u32 = 0x00020000;
pub const AMDID2_TOPOLOGY: u32 = 0x00400000;
pub const AMDID2_WDT: u32 = 0x00002000;
pub const AMDID2_XOP: u32 = 0x00000800;
pub const AMDID_3DNOW: u32 = 0x80000000;
pub const AMDID_CMP_CORES: u32 = 0x000000ff;
pub const AMDID_COREID_SIZE: u32 = 0x0000f000;
pub const AMDID_COREID_SIZE_SHIFT: u32 = 12;
pub const AMDID_EXT_3DNOW: u32 = 0x40000000;
pub const AMDID_EXT_MMX: u32 = 0x00400000;
pub const AMDID_FFXSR: u32 = 0x02000000;
pub const AMDID_LM: u32 = 0x20000000;
pub const AMDID_MP: u32 = 0x00080000;
pub const AMDID_NX: u32 = 0x00100000;
pub const AMDID_PAGE1GB: u32 = 0x04000000;
pub const AMDID_RDTSCP: u32 = 0x08000000;
pub const AMDID_SYSCALL: u32 = 0x00000800;
pub const AMDPM_100MHZ_STEPS: u32 = 0x00000040;
pub const AMDPM_CPB: u32 = 0x00000200;
pub const AMDPM_FID: u32 = 0x00000002;
pub const AMDPM_HW_PSTATE: u32 = 0x00000080;
pub const AMDPM_STC: u32 = 0x00000020;
pub const AMDPM_TM: u32 = 0x00000010;
pub const AMDPM_TS: u32 = 0x00000001;
pub const AMDPM_TSC_INVARIANT: u32 = 0x00000100;
pub const AMDPM_TTP: u32 = 0x00000008;
pub const AMDPM_VID: u32 = 0x00000004;
pub const AMD_VENDOR_ID: &str = "AuthenticAMD";
pub const AMD_WT_ALLOC_FRE: u32 = 0x10000;
pub const AMD_WT_ALLOC_PRE: u32 = 0x20000;
pub const AMD_WT_ALLOC_TME: u32 = 0x40000;
pub const APICBASE_ADDRESS: u32 = 0xfffff000;
pub const APICBASE_BSP: u32 = 0x00000100;
pub const APICBASE_ENABLED: u32 = 0x00000800;
pub const APICBASE_RESERVED: u32 = 0x000002ff;
pub const APICBASE_X2APIC: u32 = 0x00000400;
pub const ARR0: u32 = 0xc4;
pub const ARR1: u32 = 0xc7;
pub const ARR2: u32 = 0xca;
pub const ARR3: u32 = 0xcd;
pub const ARR4: u32 = 0xd0;
pub const ARR5: u32 = 0xd3;
pub const ARR6: u32 = 0xd6;
pub const ARR7: u32 = 0xd9;
pub const ARR_SIZE_0K: u32 = 0;
pub const ARR_SIZE_128K: u32 = 6;
pub const ARR_SIZE_16K: u32 = 3;
pub const ARR_SIZE_16M: u32 = 13;
pub const ARR_SIZE_1M: u32 = 9;
pub const ARR_SIZE_256K: u32 = 7;
pub const ARR_SIZE_2M: u32 = 10;
pub const ARR_SIZE_32K: u32 = 4;
pub const ARR_SIZE_32M: u32 = 14;
pub const ARR_SIZE_4G: u32 = 15;
pub const ARR_SIZE_4K: u32 = 1;
pub const ARR_SIZE_4M: u32 = 11;
pub const ARR_SIZE_512K: u32 = 8;
pub const ARR_SIZE_64K: u32 = 5;
pub const ARR_SIZE_8K: u32 = 2;
pub const ARR_SIZE_8M: u32 = 12;
pub const CCR0: u32 = 0xc0;
pub const CCR0_A20M: u32 = 0x04;
pub const CCR0_BARB: u32 = 0x20;
pub const CCR0_CO: u32 = 0x40;
pub const CCR0_FLUSH: u32 = 0x10;
pub const CCR0_KEN: u32 = 0x08;
pub const CCR0_NC0: u32 = 0x01;
pub const CCR0_NC1: u32 = 0x02;
pub const CCR0_SUSPEND: u32 = 0x80;
pub const CCR1: u32 = 0xc1;
pub const CCR1_MMAC: u32 = 0x08;
pub const CCR1_NO_LOCK: u32 = 0x10;
pub const CCR1_RPL: u32 = 0x01;
pub const CCR1_SM3: u32 = 0x80;
pub const CCR1_SMAC: u32 = 0x04;
pub const CCR1_SMI: u32 = 0x02;
pub const CCR2: u32 = 0xc2;
pub const CCR2_BARB: u32 = 0x20;
pub const CCR2_BWRT: u32 = 0x40;
pub const CCR2_LOCK_NW: u32 = 0x04;
pub const CCR2_SADS: u32 = 0x02;
pub const CCR2_SUSP_HLT: u32 = 0x08;
pub const CCR2_USE_SUSP: u32 = 0x80;
pub const CCR2_WB: u32 = 0x02;
pub const CCR2_WPR1: u32 = 0x10;
pub const CCR2_WT1: u32 = 0x10;
pub const CCR3: u32 = 0xc3;
pub const CCR3_LINBRST: u32 = 0x04;
pub const CCR3_MAPEN0: u32 = 0x10;
pub const CCR3_MAPEN1: u32 = 0x20;
pub const CCR3_MAPEN2: u32 = 0x40;
pub const CCR3_MAPEN3: u32 = 0x80;
pub const CCR3_NMI: u32 = 0x02;
pub const CCR3_SMILOCK: u32 = 0x01;
pub const CCR3_SMMMODE: u32 = 0x08;
pub const CCR4: u32 = 0xe8;
pub const CCR4_CPUID: u32 = 0x80;
pub const CCR4_DTE: u32 = 0x10;
pub const CCR4_FASTFPE: u32 = 0x20;
pub const CCR4_IOMASK: u32 = 0x07;
pub const CCR4_MEM: u32 = 0x08;
pub const CCR5: u32 = 0xe9;
pub const CCR5_ARREN: u32 = 0x20;
pub const CCR5_LBR1: u32 = 0x10;
pub const CCR5_SLOP: u32 = 0x02;
pub const CCR5_WT_ALLOC: u32 = 0x01;
pub const CCR6: u32 = 0xea;
pub const CCR7: u32 = 0xeb;
pub const CENTAUR_VENDOR_ID: &str = "CentaurHauls";
pub const CPUID2_AESNI: u32 = 0x02000000;
pub const CPUID2_AVX: u32 = 0x10000000;
pub const CPUID2_CNXTID: u32 = 0x00000400;
pub const CPUID2_CX16: u32 = 0x00002000;
pub const CPUID2_DCA: u32 = 0x00040000;
pub const CPUID2_DS_CPL: u32 = 0x00000010;
pub const CPUID2_DTES64: u32 = 0x00000004;
pub const CPUID2_EST: u32 = 0x00000080;
pub const CPUID2_F16C: u32 = 0x20000000;
pub const CPUID2_FMA: u32 = 0x00001000;
pub const CPUID2_HV: u32 = 0x80000000;
pub const CPUID2_MON: u32 = 0x00000008;
pub const CPUID2_MOVBE: u32 = 0x00400000;
pub const CPUID2_OSXSAVE: u32 = 0x08000000;
pub const CPUID2_PCID: u32 = 0x00020000;
pub const CPUID2_PCLMULQDQ: u32 = 0x00000002;
pub const CPUID2_PDCM: u32 = 0x00008000;
pub const CPUID2_POPCNT: u32 = 0x00800000;
pub const CPUID2_RDRAND: u32 = 0x40000000;
pub const CPUID2_SDBG: u32 = 0x00000800;
pub const CPUID2_SMX: u32 = 0x00000040;
pub const CPUID2_SSE3: u32 = 0x00000001;
pub const CPUID2_SSE41: u32 = 0x00080000;
pub const CPUID2_SSE42: u32 = 0x00100000;
pub const CPUID2_SSSE3: u32 = 0x00000200;
pub const CPUID2_TM2: u32 = 0x00000100;
pub const CPUID2_TSCDLT: u32 = 0x01000000;
pub const CPUID2_VMX: u32 = 0x00000020;
pub const CPUID2_X2APIC: u32 = 0x00200000;
pub const CPUID2_XSAVE: u32 = 0x04000000;
pub const CPUID2_XTPR: u32 = 0x00004000;
pub const CPUID5_MON_MAX_SIZE: u32 = 0x0000ffff;
pub const CPUID5_MON_MIN_SIZE: u32 = 0x0000ffff;
pub const CPUID5_MON_MWAIT_EXT: u32 = 0x00000001;
pub const CPUID5_MWAIT_INTRBREAK: u32 = 0x00000002;
pub const CPUID_ACPI: u32 = 0x00400000;
pub const CPUID_APIC: u32 = 0x00000200;
pub const CPUID_B10: u32 = 0x00000400;
pub const CPUID_B20: u32 = 0x00100000;
pub const CPUID_BRAND_INDEX: u32 = 0x000000ff;
pub const CPUID_CLFSH: u32 = 0x00080000;
pub const CPUID_CLFUSH_SIZE: u32 = 0x0000ff00;
pub const CPUID_CMOV: u32 = 0x00008000;
pub const CPUID_CX8: u32 = 0x00000100;
pub const CPUID_DE: u32 = 0x00000004;
pub const CPUID_DS: u32 = 0x00200000;
pub const CPUID_EXTSTATE_XINUSE: u32 = 0x00000004;
pub const CPUID_EXTSTATE_XSAVEC: u32 = 0x00000002;
pub const CPUID_EXTSTATE_XSAVEOPT: u32 = 0x00000001;
pub const CPUID_EXTSTATE_XSAVES: u32 = 0x00000008;
pub const CPUID_EXT_FAMILY: u32 = 0x0ff00000;
pub const CPUID_EXT_MODEL: u32 = 0x000f0000;
pub const CPUID_FAMILY: u32 = 0x00000f00;
pub const CPUID_FPU: u32 = 0x00000001;
pub const CPUID_FXSR: u32 = 0x01000000;
pub const CPUID_HTT: u32 = 0x10000000;
pub const CPUID_HTT_CORES: u32 = 0x00ff0000;
pub const CPUID_IA64: u32 = 0x40000000;
pub const CPUID_LOCAL_APIC_ID: u32 = 0xff000000;
pub const CPUID_MCA: u32 = 0x00004000;
pub const CPUID_MCE: u32 = 0x00000080;
pub const CPUID_MMX: u32 = 0x00800000;
pub const CPUID_MODEL: u32 = 0x000000f0;
pub const CPUID_MSR: u32 = 0x00000020;
pub const CPUID_MTRR: u32 = 0x00001000;
pub const CPUID_PAE: u32 = 0x00000040;
pub const CPUID_PAT: u32 = 0x00010000;
pub const CPUID_PBE: u32 = 0x80000000;
pub const CPUID_PERF_BIAS: u32 = 0x00000008;
pub const CPUID_PERF_STAT: u32 = 0x00000001;
pub const CPUID_PGE: u32 = 0x00002000;
pub const CPUID_PSE: u32 = 0x00000008;
pub const CPUID_PSE36: u32 = 0x00020000;
pub const CPUID_PSN: u32 = 0x00040000;
pub const CPUID_SEP: u32 = 0x00000800;
pub const CPUID_SS: u32 = 0x08000000;
pub const CPUID_SSE: u32 = 0x02000000;
pub const CPUID_SSE2: u32 = 0x04000000;
pub const CPUID_STDEXT_ADX: u32 = 0x00080000;
pub const CPUID_STDEXT_AVX2: u32 = 0x00000020;
pub const CPUID_STDEXT_AVX512CD: u32 = 0x10000000;
pub const CPUID_STDEXT_AVX512ER: u32 = 0x08000000;
pub const CPUID_STDEXT_AVX512F: u32 = 0x00010000;
pub const CPUID_STDEXT_AVX512PF: u32 = 0x04000000;
pub const CPUID_STDEXT_BMI1: u32 = 0x00000008;
pub const CPUID_STDEXT_BMI2: u32 = 0x00000100;
pub const CPUID_STDEXT_CLFLUSHOPT: u32 = 0x00800000;
pub const CPUID_STDEXT_ERMS: u32 = 0x00000200;
pub const CPUID_STDEXT_FSGSBASE: u32 = 0x00000001;
pub const CPUID_STDEXT_HLE: u32 = 0x00000010;
pub const CPUID_STDEXT_INVPCID: u32 = 0x00000400;
pub const CPUID_STDEXT_MPX: u32 = 0x00004000;
pub const CPUID_STDEXT_PROCTRACE: u32 = 0x02000000;
pub const CPUID_STDEXT_RDSEED: u32 = 0x00040000;
pub const CPUID_STDEXT_RTM: u32 = 0x00000800;
pub const CPUID_STDEXT_SHA: u32 = 0x20000000;
pub const CPUID_STDEXT_SMAP: u32 = 0x00100000;
pub const CPUID_STDEXT_SMEP: u32 = 0x00000080;
pub const CPUID_STDEXT_TSC_ADJUST: u32 = 0x00000002;
pub const CPUID_STEPPING: u32 = 0x0000000f;
pub const CPUID_TM: u32 = 0x20000000;
pub const CPUID_TSC: u32 = 0x00000010;
pub const CPUID_TYPE_CORE: u32 = 2;
pub const CPUID_TYPE_INVAL: u32 = 0;
pub const CPUID_TYPE_SMT: u32 = 1;
pub const CPUID_VME: u32 = 0x00000002;
pub const CPUID_XMM: u32 = 0x02000000;
pub const CPUTPM1_ARAT: u32 = 0x00000004;
pub const CPUTPM1_SENSOR: u32 = 0x00000001;
pub const CPUTPM1_TURBO: u32 = 0x00000002;
pub const CPUTPM2_EFFREQ: u32 = 0x00000001;
pub const CR0_AM: u32 = 0x00040000;
pub const CR0_CD: u32 = 0x40000000;
pub const CR0_EM: u32 = 0x00000004;
pub const CR0_ET: u32 = 0x00000010;
pub const CR0_MP: u32 = 0x00000002;
pub const CR0_NE: u32 = 0x00000020;
pub const CR0_NW: u32 = 0x20000000;
pub const CR0_PE: u32 = 0x00000001;
pub const CR0_PG: u32 = 0x80000000;
pub const CR0_TS: u32 = 0x00000008;
pub const CR0_WP: u32 = 0x00010000;
pub const CR3_PCID_MASK: u32 = 0xfff;
pub const CR3_PCID_SAVE: u64 = 0x8000000000000000;
pub const CR4_DE: u32 = 0x00000008;
pub const CR4_FSGSBASE: u32 = 0x00010000;
pub const CR4_FXSR: u32 = 0x00000200;
pub const CR4_MCE: u32 = 0x00000040;
pub const CR4_PAE: u32 = 0x00000020;
pub const CR4_PCE: u32 = 0x00000100;
pub const CR4_PCIDE: u32 = 0x00020000;
pub const CR4_PGE: u32 = 0x00000080;
pub const CR4_PSE: u32 = 0x00000010;
pub const CR4_PVI: u32 = 0x00000002;
pub const CR4_SMEP: u32 = 0x00100000;
pub const CR4_TSD: u32 = 0x00000004;
pub const CR4_VME: u32 = 0x00000001;
pub const CR4_VMXE: u32 = 0x00002000;
pub const CR4_XMM: u32 = 0x00000400;
pub const CR4_XSAVE: u32 = 0x00040000;
pub const CYRIX_VENDOR_ID: &str = "CyrixInstead";
pub const DIR0: u32 = 0xfe;
pub const DIR1: u32 = 0xff;
pub const EFER_FFXSR: u32 = 0x000004000;
pub const EFER_LMA: u32 = 0x000000400;
pub const EFER_LME: u32 = 0x000000100;
pub const EFER_LMSLE: u32 = 0x000002000;
pub const EFER_NXE: u32 = 0x000000800;
pub const EFER_SCE: u32 = 0x000000001;
pub const EFER_SVM: u32 = 0x000001000;
pub const EFER_TCE: u32 = 0x000008000;
pub const IA32_FEATURE_CONTROL_LOCK: u32 = 0x01;
pub const IA32_FEATURE_CONTROL_SMX_EN: u32 = 0x02;
pub const IA32_FEATURE_CONTROL_VMX_EN: u32 = 0x04;
pub const INTEL_VENDOR_ID: &str = "GenuineIntel";
pub const MCG_CAP_CMCI_P: u32 = 0x00000400;
pub const MCG_CAP_COUNT: u32 = 0x000000ff;
pub const MCG_CAP_CTL_P: u32 = 0x00000100;
pub const MCG_CAP_EXT_CNT: u32 = 0x00ff0000;
pub const MCG_CAP_EXT_P: u32 = 0x00000200;
pub const MCG_CAP_SER_P: u32 = 0x01000000;
pub const MCG_CAP_TES_P: u32 = 0x00000800;
pub const MCG_CTL_DISABLE: u32 = 0x0000000000000000;
pub const MCG_CTL_ENABLE: u64 = 0xffffffffffffffff;
pub const MCG_STATUS_EIPV: u32 = 0x00000002;
pub const MCG_STATUS_MCIP: u32 = 0x00000004;
pub const MCG_STATUS_RIPV: u32 = 0x00000001;
pub const MC_CTL2_CMCI_EN: u32 = 0x0000000040000000;
pub const MC_CTL2_THRESHOLD: u32 = 0x0000000000007fff;
pub const MC_MISC_ADDRESS_MODE: u32 = 0x00000000000001c0;
pub const MC_MISC_RA_LSB: u32 = 0x000000000000003f;
pub const MC_STATUS_ADDRV: u64 = 0x0400000000000000;
pub const MC_STATUS_AR: u64 = 0x0080000000000000;
pub const MC_STATUS_COR_COUNT: u64 = 0x001fffc000000000;
pub const MC_STATUS_EN: u64 = 0x1000000000000000;
pub const MC_STATUS_MCA_ERROR: u32 = 0x000000000000ffff;
pub const MC_STATUS_MISCV: u64 = 0x0800000000000000;
pub const MC_STATUS_MODEL_ERROR: u32 = 0x00000000ffff0000;
pub const MC_STATUS_OTHER_INFO: u64 = 0x01ffffff00000000;
pub const MC_STATUS_OVER: u64 = 0x4000000000000000;
pub const MC_STATUS_PCC: u64 = 0x0200000000000000;
pub const MC_STATUS_S: u64 = 0x0100000000000000;
pub const MC_STATUS_TES_STATUS: u64 = 0x0060000000000000;
pub const MC_STATUS_UC: u64 = 0x2000000000000000;
pub const MC_STATUS_VAL: u64 = 0x8000000000000000;
pub const MSR_APERF: u32 = 0x0e8;
pub const MSR_APICBASE: u32 = 0x01b;
pub const MSR_APIC_000: u32 = 0x800;
pub const MSR_APIC_CCR_TIMER: u32 = 0x839;
pub const MSR_APIC_DCR_TIMER: u32 = 0x83e;
pub const MSR_APIC_EOI: u32 = 0x80b;
pub const MSR_APIC_ESR: u32 = 0x828;
pub const MSR_APIC_ICR: u32 = 0x830;
pub const MSR_APIC_ICR_TIMER: u32 = 0x838;
pub const MSR_APIC_ID: u32 = 0x802;
pub const MSR_APIC_IRR0: u32 = 0x820;
pub const MSR_APIC_ISR0: u32 = 0x810;
pub const MSR_APIC_ISR1: u32 = 0x811;
pub const MSR_APIC_ISR2: u32 = 0x812;
pub const MSR_APIC_ISR3: u32 = 0x813;
pub const MSR_APIC_ISR4: u32 = 0x814;
pub const MSR_APIC_ISR5: u32 = 0x815;
pub const MSR_APIC_ISR6: u32 = 0x816;
pub const MSR_APIC_ISR7: u32 = 0x817;
pub const MSR_APIC_LDR: u32 = 0x80d;
pub const MSR_APIC_LVT_CMCI: u32 = 0x82F;
pub const MSR_APIC_LVT_ERROR: u32 = 0x837;
pub const MSR_APIC_LVT_LINT0: u32 = 0x835;
pub const MSR_APIC_LVT_LINT1: u32 = 0x836;
pub const MSR_APIC_LVT_PCINT: u32 = 0x834;
pub const MSR_APIC_LVT_THERMAL: u32 = 0x833;
pub const MSR_APIC_LVT_TIMER: u32 = 0x832;
pub const MSR_APIC_SELF_IPI: u32 = 0x83f;
pub const MSR_APIC_SVR: u32 = 0x80f;
pub const MSR_APIC_TMR0: u32 = 0x818;
pub const MSR_APIC_TPR: u32 = 0x808;
pub const MSR_APIC_VERSION: u32 = 0x803;
pub const MSR_BBL_CR_ADDR: u32 = 0x116;
pub const MSR_BBL_CR_BUSY: u32 = 0x11b;
pub const MSR_BBL_CR_CTL: u32 = 0x119;
pub const MSR_BBL_CR_CTL3: u32 = 0x11e;
pub const MSR_BBL_CR_D0: u32 = 0x088;
pub const MSR_BBL_CR_D1: u32 = 0x089;
pub const MSR_BBL_CR_D2: u32 = 0x08a;
pub const MSR_BBL_CR_DECC: u32 = 0x118;
pub const MSR_BBL_CR_TRIG: u32 = 0x11a;
pub const MSR_BIOS_SIGN: u32 = 0x08b;
pub const MSR_BIOS_UPDT_TRIG: u32 = 0x079;
pub const MSR_CSTAR: u32 = 0xc0000083;
pub const MSR_DEBUGCTLMSR: u32 = 0x1d9;
pub const MSR_DRAM_ENERGY_STATUS: u32 = 0x619;
pub const MSR_EBL_CR_POWERON: u32 = 0x02a;
pub const MSR_EFER: u32 = 0xc0000080;
pub const MSR_EVNTSEL0: u32 = 0x186;
pub const MSR_EVNTSEL1: u32 = 0x187;
pub const MSR_HWCR: u32 = 0xc0010015;
pub const MSR_IA32_EXT_CONFIG: u32 = 0x0ee;
pub const MSR_IA32_FEATURE_CONTROL: u32 = 0x03a;
pub const MSR_IA32_MISC_ENABLE: u32 = 0x1a0;
pub const MSR_IA32_PLATFORM_ID: u32 = 0x017;
pub const MSR_IA32_TEMPERATURE_TARGET: u32 = 0x1a2;
pub const MSR_IA32_TSC_AUX: u32 = 0xc0000103;
pub const MSR_IA32_XSS: u32 = 0xda0;
pub const MSR_IC_CFG: u32 = 0xc0011021;
pub const MSR_IORRBASE0: u32 = 0xc0010016;
pub const MSR_IORRBASE1: u32 = 0xc0010018;
pub const MSR_IORRMASK0: u32 = 0xc0010017;
pub const MSR_IORRMASK1: u32 = 0xc0010019;
pub const MSR_K7_PERFCTR0: u32 = 0xc0010004;
pub const MSR_K7_PERFCTR1: u32 = 0xc0010005;
pub const MSR_K7_PERFCTR2: u32 = 0xc0010006;
pub const MSR_K7_PERFCTR3: u32 = 0xc0010007;
pub const MSR_K8_UCODE_UPDATE: u32 = 0xc0010020;
pub const MSR_KGSBASE: u32 = 0xc0000102;
pub const MSR_LASTBRANCHFROMIP: u32 = 0x1db;
pub const MSR_LASTBRANCHTOIP: u32 = 0x1dc;
pub const MSR_LASTINTFROMIP: u32 = 0x1dd;
pub const MSR_LASTINTTOIP: u32 = 0x1de;
pub const MSR_LSTAR: u32 = 0xc0000082;
pub const MSR_MC0_ADDR: u32 = 0x402;
pub const MSR_MC0_CTL: u32 = 0x400;
pub const MSR_MC0_CTL2: u32 = 0x280;
pub const MSR_MC0_CTL_MASK: u32 = 0xc0010044;
pub const MSR_MC0_MISC: u32 = 0x403;
pub const MSR_MC0_STATUS: u32 = 0x401;
pub const MSR_MC1_ADDR: u32 = 0x406;
pub const MSR_MC1_CTL: u32 = 0x404;
pub const MSR_MC1_MISC: u32 = 0x407;
pub const MSR_MC1_STATUS: u32 = 0x405;
pub const MSR_MC2_ADDR: u32 = 0x40a;
pub const MSR_MC2_CTL: u32 = 0x408;
pub const MSR_MC2_MISC: u32 = 0x40b;
pub const MSR_MC2_STATUS: u32 = 0x409;
pub const MSR_MC3_ADDR: u32 = 0x40e;
pub const MSR_MC3_CTL: u32 = 0x40c;
pub const MSR_MC3_MISC: u32 = 0x40f;
pub const MSR_MC3_STATUS: u32 = 0x40d;
pub const MSR_MC4_ADDR: u32 = 0x412;
pub const MSR_MC4_CTL: u32 = 0x410;
pub const MSR_MC4_MISC: u32 = 0x413;
pub const MSR_MC4_STATUS: u32 = 0x411;
pub const MSR_MCG_CAP: u32 = 0x179;
pub const MSR_MCG_CTL: u32 = 0x17b;
pub const MSR_MCG_STATUS: u32 = 0x17a;
pub const MSR_MPERF: u32 = 0x0e7;
pub const MSR_MTRR16kBase: u32 = 0x258;
pub const MSR_MTRR4kBase: u32 = 0x268;
pub const MSR_MTRR64kBase: u32 = 0x250;
pub const MSR_MTRRVarBase: u32 = 0x200;
pub const MSR_MTRRcap: u32 = 0x0fe;
pub const MSR_MTRRdefType: u32 = 0x2ff;
pub const MSR_NB_CFG1: u32 = 0xc001001f;
pub const MSR_P5_CESR: u32 = 0x011;
pub const MSR_P5_CTR0: u32 = 0x012;
pub const MSR_P5_CTR1: u32 = 0x013;
pub const MSR_P5_MC_ADDR: u32 = 0x000;
pub const MSR_P5_MC_TYPE: u32 = 0x001;
pub const MSR_PAT: u32 = 0x277;
pub const MSR_PERFCTR0: u32 = 0x0c1;
pub const MSR_PERFCTR1: u32 = 0x0c2;
pub const MSR_PERFEVSEL0: u32 = 0xc0010000;
pub const MSR_PERFEVSEL1: u32 = 0xc0010001;
pub const MSR_PERFEVSEL2: u32 = 0xc0010002;
pub const MSR_PERFEVSEL3: u32 = 0xc0010003;
pub const MSR_PKG_ENERGY_STATUS: u32 = 0x611;
pub const MSR_PLATFORM_INFO: u32 = 0x0ce;
pub const MSR_PP0_ENERGY_STATUS: u32 = 0x639;
pub const MSR_PP1_ENERGY_STATUS: u32 = 0x641;
pub const MSR_P_STATE_CONTROL: u32 = 0xc0010062;
pub const MSR_P_STATE_LIMIT: u32 = 0xc0010061;
pub const MSR_P_STATE_STATUS: u32 = 0xc0010063;
pub const MSR_RAPL_POWER_UNIT: u32 = 0x606;
pub const MSR_ROB_CR_BKUPTMPDR6: u32 = 0x1e0;
pub const MSR_SF_MASK: u32 = 0xc0000084;
pub const MSR_SMM_ADDR: u32 = 0xc0010112;
pub const MSR_SMM_MASK: u32 = 0xc0010113;
pub const MSR_STAR: u32 = 0xc0000081;
pub const MSR_SYSCFG: u32 = 0xc0010010;
pub const MSR_SYSENTER_CS_MSR: u32 = 0x174;
pub const MSR_SYSENTER_EIP_MSR: u32 = 0x176;
pub const MSR_SYSENTER_ESP_MSR: u32 = 0x175;
pub const MSR_TEST_CTL: u32 = 0x033;
pub const MSR_THERM_CONTROL: u32 = 0x19a;
pub const MSR_THERM_INTERRUPT: u32 = 0x19b;
pub const MSR_THERM_STATUS: u32 = 0x19c;
pub const MSR_TOP_MEM: u32 = 0xc001001a;
pub const MSR_TOP_MEM2: u32 = 0xc001001d;
pub const MSR_TSC: u32 = 0x010;
pub const MSR_TURBO_RATIO_LIMIT: u32 = 0x1ad;
pub const MSR_TURBO_RATIO_LIMIT1: u32 = 0x1ae;
pub const MSR_VMX_BASIC: u32 = 0x480;
pub const MSR_VMX_CR0_FIXED0: u32 = 0x486;
pub const MSR_VMX_CR0_FIXED1: u32 = 0x487;
pub const MSR_VMX_CR4_FIXED0: u32 = 0x488;
pub const MSR_VMX_CR4_FIXED1: u32 = 0x489;
pub const MSR_VMX_ENTRY_CTLS: u32 = 0x484;
pub const MSR_VMX_EPT_VPID_CAP: u32 = 0x48c;
pub const MSR_VMX_EXIT_CTLS: u32 = 0x483;
pub const MSR_VMX_PINBASED_CTLS: u32 = 0x481;
pub const MSR_VMX_PROCBASED_CTLS: u32 = 0x482;
pub const MSR_VMX_PROCBASED_CTLS2: u32 = 0x48b;
pub const MSR_VMX_TRUE_ENTRY_CTLS: u32 = 0x490;
pub const MSR_VMX_TRUE_EXIT_CTLS: u32 = 0x48f;
pub const MSR_VMX_TRUE_PINBASED_CTLS: u32 = 0x48d;
pub const MSR_VMX_TRUE_PROCBASED_CTLS: u32 = 0x48e;
pub const MSR_VM_CR: u32 = 0xc0010114;
pub const MSR_VM_HSAVE_PA: u32 = 0xc0010117;
pub const MTRR_CAP_FIXED: u32 = 0x0000000000000100;
pub const MTRR_CAP_VCNT: u32 = 0x00000000000000ff;
pub const MTRR_CAP_WC: u32 = 0x0000000000000400;
pub const MTRR_DEF_ENABLE: u32 = 0x0000000000000800;
pub const MTRR_DEF_FIXED_ENABLE: u32 = 0x0000000000000400;
pub const MTRR_DEF_TYPE: u32 = 0x00000000000000ff;
pub const MTRR_N16K: u32 = 16;
pub const MTRR_N4K: u32 = 64;
pub const MTRR_N64K: u32 = 8;
pub const MTRR_PHYSBASE_PHYSBASE: u64 = 0x000ffffffffff000;
pub const MTRR_PHYSBASE_TYPE: u32 = 0x00000000000000ff;
pub const MTRR_PHYSMASK_PHYSMASK: u64 = 0x000ffffffffff000;
pub const MTRR_PHYSMASK_VALID: u32 = 0x0000000000000800;
pub const MTRR_UNCACHEABLE: u32 = 0x00;
pub const MTRR_WRITE_BACK: u32 = 0x06;
pub const MTRR_WRITE_COMBINING: u32 = 0x01;
pub const MTRR_WRITE_PROTECTED: u32 = 0x05;
pub const MTRR_WRITE_THROUGH: u32 = 0x04;
pub const MWAIT_C0: u32 = 0xf0;
pub const MWAIT_C1: u32 = 0x00;
pub const MWAIT_C2: u32 = 0x10;
pub const MWAIT_C3: u32 = 0x20;
pub const MWAIT_C4: u32 = 0x30;
pub const MWAIT_INTRBREAK: u32 = 0x00000001;
pub const NCR1: u32 = 0xc4;
pub const NCR2: u32 = 0xc7;
pub const NCR3: u32 = 0xca;
pub const NCR4: u32 = 0xcd;
pub const NCR_SIZE_0K: u32 = 0;
pub const NCR_SIZE_128K: u32 = 6;
pub const NCR_SIZE_16K: u32 = 3;
pub const NCR_SIZE_16M: u32 = 13;
pub const NCR_SIZE_1M: u32 = 9;
pub const NCR_SIZE_256K: u32 = 7;
pub const NCR_SIZE_2M: u32 = 10;
pub const NCR_SIZE_32K: u32 = 4;
pub const NCR_SIZE_32M: u32 = 14;
pub const NCR_SIZE_4G: u32 = 15;
pub const NCR_SIZE_4K: u32 = 1;
pub const NCR_SIZE_4M: u32 = 11;
pub const NCR_SIZE_512K: u32 = 8;
pub const NCR_SIZE_64K: u32 = 5;
pub const NCR_SIZE_8K: u32 = 2;
pub const NCR_SIZE_8M: u32 = 12;
pub const NEXGEN_VENDOR_ID: &str = "NexGenDriven";
pub const NSC_VENDOR_ID: &str = "Geode by NSC";
pub const PAT_UNCACHEABLE: u32 = 0x00;
pub const PAT_UNCACHED: u32 = 0x07;
pub const PAT_WRITE_BACK: u32 = 0x06;
pub const PAT_WRITE_COMBINING: u32 = 0x01;
pub const PAT_WRITE_PROTECTED: u32 = 0x05;
pub const PAT_WRITE_THROUGH: u32 = 0x04;
pub const PCR0: u32 = 0x20;
pub const PCR0_AIS: u32 = 0x08;
pub const PCR0_BTB: u32 = 0x02;
pub const PCR0_BTBRT: u32 = 0x40;
pub const PCR0_LOOP: u32 = 0x04;
pub const PCR0_LSSER: u32 = 0x80;
pub const PCR0_MLR: u32 = 0x10;
pub const PCR0_RSTK: u32 = 0x01;
pub const RCR0: u32 = 0xdc;
pub const RCR1: u32 = 0xdd;
pub const RCR2: u32 = 0xde;
pub const RCR3: u32 = 0xdf;
pub const RCR4: u32 = 0xe0;
pub const RCR5: u32 = 0xe1;
pub const RCR6: u32 = 0xe2;
pub const RCR7: u32 = 0xe3;
pub const RCR_NLB: u32 = 0x20;
pub const RCR_RCD: u32 = 0x01;
pub const RCR_RCE: u32 = 0x01;
pub const RCR_WG: u32 = 0x08;
pub const RCR_WL: u32 = 0x04;
pub const RCR_WT: u32 = 0x10;
pub const RCR_WWO: u32 = 0x02;
pub const RISE_VENDOR_ID: &str = "RiseRiseRise";
pub const SIS_VENDOR_ID: &str = "SiS SiS SiS ";
pub const TRANSMETA_VENDOR_ID: &str = "GenuineTMx86";
pub const UMC_VENDOR_ID: &str = "UMC UMC UMC ";
pub const VIA_CPUID_DO_ACE: u32 = 0x000080;
pub const VIA_CPUID_DO_ACE2: u32 = 0x000200;
pub const VIA_CPUID_DO_PHE: u32 = 0x000800;
pub const VIA_CPUID_DO_PMM: u32 = 0x002000;
pub const VIA_CPUID_DO_RNG: u32 = 0x000008;
pub const VIA_CPUID_HAS_ACE: u32 = 0x000040;
pub const VIA_CPUID_HAS_ACE2: u32 = 0x000100;
pub const VIA_CPUID_HAS_PHE: u32 = 0x000400;
pub const VIA_CPUID_HAS_PMM: u32 = 0x001000;
pub const VIA_CPUID_HAS_RNG: u32 = 0x000004;
pub const VIA_CRYPT_CWLO_ALG_AES: u32 = 0x00000000;
pub const VIA_CRYPT_CWLO_ALG_M: u32 = 0x00000070;
pub const VIA_CRYPT_CWLO_DECRYPT: u32 = 0x00000200;
pub const VIA_CRYPT_CWLO_ENCRYPT: u32 = 0x00000000;
pub const VIA_CRYPT_CWLO_INTERMEDIATE: u32 = 0x00000100;
pub const VIA_CRYPT_CWLO_KEY128: u32 = 0x0000000a;
pub const VIA_CRYPT_CWLO_KEY192: u32 = 0x0000040c;
pub const VIA_CRYPT_CWLO_KEY256: u32 = 0x0000080e;
pub const VIA_CRYPT_CWLO_KEYGEN_HW: u32 = 0x00000000;
pub const VIA_CRYPT_CWLO_KEYGEN_M: u32 = 0x00000080;
pub const VIA_CRYPT_CWLO_KEYGEN_SW: u32 = 0x00000080;
pub const VIA_CRYPT_CWLO_NORMAL: u32 = 0x00000000;
pub const VIA_CRYPT_CWLO_ROUND_M: u32 = 0x0000000f;
pub const VIA_HAS_AES: u32 = 1;
pub const VIA_HAS_AESCTR: u32 = 8;
pub const VIA_HAS_MM: u32 = 4;
pub const VIA_HAS_RNG: u32 = 1;
pub const VIA_HAS_SHA: u32 = 2;
pub const VM_CR_SVMDIS: u32 = 0x10;
pub const XCR0: u32 = 0;
pub const XFEATURE_AVX: u32 = XFEATURE_ENABLED_X87 | XFEATURE_ENABLED_SSE | XFEATURE_ENABLED_AVX;
pub const XFEATURE_AVX512: u32 =
    XFEATURE_ENABLED_OPMASK | XFEATURE_ENABLED_ZMM_HI256 | XFEATURE_ENABLED_HI16_ZMM;
pub const XFEATURE_ENABLED_AVX: u32 = XFEATURE_ENABLED_YMM_HI128;
pub const XFEATURE_ENABLED_BNDCSR: u32 = 0x00000010;
pub const XFEATURE_ENABLED_BNDREGS: u32 = 0x00000008;
pub const XFEATURE_ENABLED_HI16_ZMM: u32 = 0x00000080;
pub const XFEATURE_ENABLED_OPMASK: u32 = 0x00000020;
pub const XFEATURE_ENABLED_SSE: u32 = 0x00000002;
pub const XFEATURE_ENABLED_X87: u32 = 0x00000001;
pub const XFEATURE_ENABLED_YMM_HI128: u32 = 0x00000004;
pub const XFEATURE_ENABLED_ZMM_HI256: u32 = 0x00000040;
pub const XFEATURE_MPX: u32 = XFEATURE_ENABLED_BNDREGS | XFEATURE_ENABLED_BNDCSR;
pub const EXIT_QUAL_NMIUDTI: u32 = 1 << 12;
pub const VMCS_INTR_VALID: u32 = 1 << 31;
pub const VMCS_INTR_T_MASK: u32 = 0x700u32;
pub const VMCS_INTR_T_HWINTR: u32 = 0u32 << 8;
pub const VMCS_INTR_T_NMI: u32 = 2u32 << 8;
pub const VMCS_INTR_T_HWEXCEPTION: u32 = 3u32 << 8;
pub const VMCS_INTR_T_SWINTR: u32 = 4u32 << 8;
pub const VMCS_INTR_T_PRIV_SWEXCEPTION: u32 = 5u32 << 8;
pub const VMCS_INTR_T_SWEXCEPTION: u32 = 6u32 << 8;
pub const VMCS_INTR_DEL_ERRCODE: u32 = 1 << 11;
pub const VMCS_IDT_VEC_VALID: u32 = 1 << 31;
pub const VMCS_IDT_VEC_ERRCODE_VALID: u32 = 1 << 11;
pub const VMCS_INTERRUPTIBILITY_STI_BLOCKING: u32 = 1 << 0;
pub const VMCS_INTERRUPTIBILITY_MOVSS_BLOCKING: u32 = 1 << 1;
pub const VMCS_INTERRUPTIBILITY_SMI_BLOCKING: u32 = 1 << 2;
pub const VMCS_INTERRUPTIBILITY_NMI_BLOCKING: u32 = 1 << 3;
pub const EXIT_QUAL_NMI_WHILE_STI_BLOCKING: u32 = 3;
pub const EPT_VIOLATION_DATA_READ: u64 = 1u64 << 0;
pub const EPT_VIOLATION_DATA_WRITE: u64 = 1u64 << 1;
pub const EPT_VIOLATION_INST_FETCH: u64 = 1u64 << 2;
pub const EPT_VIOLATION_GPA_READABLE: u64 = 1u64 << 3;
pub const EPT_VIOLATION_GPA_WRITEABLE: u64 = 1u64 << 4;
pub const EPT_VIOLATION_GPA_EXECUTABLE: u64 = 1u64 << 5;
pub const EPT_VIOLATION_GLA_VALID: u64 = 1u64 << 7;
pub const EPT_VIOLATION_XLAT_VALID: u64 = 1u64 << 8;
pub const PINBASED_EXTINT_EXITING: u32 = 1 << 0;
pub const PINBASED_NMI_EXITING: u32 = 1 << 3;
pub const PINBASED_VIRTUAL_NMI: u32 = 1 << 5;
pub const PINBASED_PREMPTION_TIMER: u32 = 1 << 6;
pub const PINBASED_POSTED_INTERRUPT: u32 = 1 << 7;
pub const PROCBASED_INT_WINDOW_EXITING: u32 = 1 << 2;
pub const PROCBASED_TSC_OFFSET: u32 = 1 << 3;
pub const PROCBASED_HLT_EXITING: u32 = 1 << 7;
pub const PROCBASED_INVLPG_EXITING: u32 = 1 << 9;
pub const PROCBASED_MWAIT_EXITING: u32 = 1 << 10;
pub const PROCBASED_RDPMC_EXITING: u32 = 1 << 11;
pub const PROCBASED_RDTSC_EXITING: u32 = 1 << 12;
pub const PROCBASED_CR3_LOAD_EXITING: u32 = 1 << 15;
pub const PROCBASED_CR3_STORE_EXITING: u32 = 1 << 16;
pub const PROCBASED_CR8_LOAD_EXITING: u32 = 1 << 19;
pub const PROCBASED_CR8_STORE_EXITING: u32 = 1 << 20;
pub const PROCBASED_USE_TPR_SHADOW: u32 = 1 << 21;
pub const PROCBASED_NMI_WINDOW_EXITING: u32 = 1 << 22;
pub const PROCBASED_MOV_DR_EXITING: u32 = 1 << 23;
pub const PROCBASED_IO_EXITING: u32 = 1 << 24;
pub const PROCBASED_IO_BITMAPS: u32 = 1 << 25;
pub const PROCBASED_MTF: u32 = 1 << 27;
pub const PROCBASED_MSR_BITMAPS: u32 = 1 << 28;
pub const PROCBASED_MONITOR_EXITING: u32 = 1 << 29;
pub const PROCBASED_PAUSE_EXITING: u32 = 1 << 30;
pub const PROCBASED_SECONDARY_CONTROLS: u32 = 1 << 31;
pub const PROCBASED2_VIRTUALIZE_APIC_ACCESSES: u32 = 1 << 0;
pub const PROCBASED2_ENABLE_EPT: u32 = 1 << 1;
pub const PROCBASED2_DESC_TABLE_EXITING: u32 = 1 << 2;
pub const PROCBASED2_ENABLE_RDTSCP: u32 = 1 << 3;
pub const PROCBASED2_VIRTUALIZE_X2APIC_MODE: u32 = 1 << 4;
pub const PROCBASED2_ENABLE_VPID: u32 = 1 << 5;
pub const PROCBASED2_WBINVD_EXITING: u32 = 1 << 6;
pub const PROCBASED2_UNRESTRICTED_GUEST: u32 = 1 << 7;
pub const PROCBASED2_APIC_REGISTER_VIRTUALIZATION: u32 = 1 << 8;
pub const PROCBASED2_VIRTUAL_INTERRUPT_DELIVERY: u32 = 1 << 9;
pub const PROCBASED2_PAUSE_LOOP_EXITING: u32 = 1 << 10;
pub const PROCBASED2_RDRAND_EXITING: u32 = 1 << 11;
pub const PROCBASED2_ENABLE_INVPCID: u32 = 1 << 12;
pub const PROCBASED2_VMCS_SHADOW: u32 = 1 << 14;
pub const PROCBASED2_RDSEED_EXITING: u32 = 1 << 16;
pub const PROCBASED2_ENABLE_XSAVES_XRSTORS: u32 = 1 << 20;
pub const VM_EXIT_SAVE_DEBUG_CONTROLS: u32 = 1 << 2;
pub const VM_EXIT_HOST_LMA: u32 = 1 << 9;
pub const VM_EXIT_LOAD_PERF_GLOBAL_CTRL: u32 = 1 << 12;
pub const VM_EXIT_ACKNOWLEDGE_INTERRUPT: u32 = 1 << 15;
pub const VM_EXIT_SAVE_PAT: u32 = 1 << 18;
pub const VM_EXIT_LOAD_PAT: u32 = 1 << 19;
pub const VM_EXIT_SAVE_EFER: u32 = 1 << 20;
pub const VM_EXIT_LOAD_EFER: u32 = 1 << 21;
pub const VM_EXIT_SAVE_PREEMPTION_TIMER: u32 = 1 << 22;
pub const VM_ENTRY_LOAD_DEBUG_CONTROLS: u32 = 1 << 2;
pub const VM_ENTRY_GUEST_LMA: u32 = 1 << 9;
pub const VM_ENTRY_INTO_SMM: u32 = 1 << 10;
pub const VM_ENTRY_DEACTIVATE_DUAL_MONITOR: u32 = 1 << 11;
pub const VM_ENTRY_LOAD_PERF_GLOBAL_CTRL: u32 = 1 << 13;
pub const VM_ENTRY_LOAD_PAT: u32 = 1 << 14;
pub const VM_ENTRY_LOAD_EFER: u32 = 1 << 15;
pub const PROCBASED_CTLS_WINDOW_SETTING: u32 =
    PROCBASED_INT_WINDOW_EXITING | PROCBASED_NMI_WINDOW_EXITING;
pub const PROCBASED_CTLS_ONE_SETTING: u32 = PROCBASED_SECONDARY_CONTROLS
    | PROCBASED_MWAIT_EXITING
    | PROCBASED_MONITOR_EXITING
    | PROCBASED_IO_EXITING
    | PROCBASED_MSR_BITMAPS
    | PROCBASED_CTLS_WINDOW_SETTING
    | PROCBASED_CR8_LOAD_EXITING
    | PROCBASED_CR8_STORE_EXITING
    | PROCBASED_HLT_EXITING
    | PROCBASED_TSC_OFFSET;
pub const PROCBASED_CTLS_ZERO_SETTING: u32 = PROCBASED_CR3_LOAD_EXITING
    | PROCBASED_CR3_STORE_EXITING
    | PROCBASED_IO_BITMAPS
    | PROCBASED_RDTSC_EXITING
    | PROCBASED_USE_TPR_SHADOW
    | PROCBASED_MOV_DR_EXITING
    | PROCBASED_MTF
    | PROCBASED_INVLPG_EXITING
    | PROCBASED_PAUSE_EXITING;
pub const PROCBASED_CTLS2_ONE_SETTING: u32 = PROCBASED2_VIRTUALIZE_APIC_ACCESSES
    | PROCBASED2_ENABLE_EPT
    | PROCBASED2_UNRESTRICTED_GUEST
    | PROCBASED2_ENABLE_INVPCID
    | PROCBASED2_ENABLE_VPID
    | PROCBASED2_ENABLE_RDTSCP
    | PROCBASED2_ENABLE_XSAVES_XRSTORS;
// pre-Skylake: no XSAVES/XRSTORS, no INVPCID
pub const PROCBASED_CTLS2_ONE_SETTING_FALLBACK: u32 = PROCBASED2_VIRTUALIZE_APIC_ACCESSES
    | PROCBASED2_ENABLE_EPT
    | PROCBASED2_UNRESTRICTED_GUEST
    | PROCBASED2_ENABLE_VPID
    | PROCBASED2_ENABLE_RDTSCP;
pub const PROCBASED_CTLS2_ZERO_SETTING: u32 = PROCBASED2_DESC_TABLE_EXITING
    | PROCBASED2_WBINVD_EXITING
    | PROCBASED2_PAUSE_LOOP_EXITING
    | PROCBASED2_RDRAND_EXITING
    | PROCBASED2_RDSEED_EXITING
    | PROCBASED2_VMCS_SHADOW;
pub const PINBASED_CTLS_ONE_SETTING: u32 =
    PINBASED_EXTINT_EXITING | PINBASED_NMI_EXITING | PINBASED_VIRTUAL_NMI;
pub const PINBASED_CTLS_ZERO_SETTING: u32 = PINBASED_PREMPTION_TIMER;
pub const VM_ENTRY_CTLS_ONE_SETTING: u32 = VM_ENTRY_LOAD_EFER;
pub const VM_ENTRY_CTLS_ZERO_SETTING: u32 = VM_ENTRY_INTO_SMM
    | VM_ENTRY_DEACTIVATE_DUAL_MONITOR
    | VM_ENTRY_LOAD_PERF_GLOBAL_CTRL
    | VM_ENTRY_GUEST_LMA;
pub const VM_EXIT_CTLS_ONE_SETTING: u32 = VM_EXIT_HOST_LMA | VM_EXIT_LOAD_EFER;
pub const VM_EXIT_CTLS_ZERO_SETTING: u32 =
    VM_EXIT_SAVE_PREEMPTION_TIMER | VM_EXIT_SAVE_EFER | VM_EXIT_LOAD_PERF_GLOBAL_CTRL;
pub const NMI_BLOCKING: u32 =
    VMCS_INTERRUPTIBILITY_NMI_BLOCKING | VMCS_INTERRUPTIBILITY_MOVSS_BLOCKING;
pub const HWINTR_BLOCKING: u32 =
    VMCS_INTERRUPTIBILITY_STI_BLOCKING | VMCS_INTERRUPTIBILITY_MOVSS_BLOCKING;
pub const IDT_AC: u32 = 17;
pub const IDT_BP: u32 = 3;
pub const IDT_BR: u32 = 5;
pub const IDT_DB: u32 = 1;
pub const IDT_DE: u32 = 0;
pub const IDT_DF: u32 = 8;
pub const IDT_DTRACE_RET: u32 = 0x92;
pub const IDT_EVTCHN: u32 = 0x93;
pub const IDT_FPUGP: u32 = 9;
pub const IDT_GP: u32 = 13;
pub const IDT_MC: u32 = 18;
pub const IDT_MF: u32 = 16;
pub const IDT_NM: u32 = 7;
pub const IDT_NMI: u32 = 2;
pub const IDT_NP: u32 = 11;
pub const IDT_OF: u32 = 4;
pub const IDT_PF: u32 = 14;
pub const IDT_SS: u32 = 12;
pub const IDT_SYSCALL: u32 = 0x80;
pub const IDT_TS: u32 = 10;
pub const IDT_UD: u32 = 6;
pub const IDT_XF: u32 = 19;
pub const _LP64: u32 = 1;
