<!DOCTYPE html>
<html lang="en">
<head>
    <!-- Google tag (gtag.js) -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-Z70D5W19WX"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());

      gtag('config', 'G-Z70D5W19WX');
    </script>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>CT ΔΣ ADC Design - Srijith Reddy Pakala</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: -apple-system, BlinkMacSystemFont, 'SF Pro Display', 'SF Pro Text', system-ui, sans-serif;
            line-height: 1.6;
            color: #1d1d1f;
            background: #fff;
        }

        /* Navigation */
        nav {
            position: fixed;
            top: 0;
            width: 100%;
            background: rgba(255, 255, 255, 0.8);
            backdrop-filter: blur(20px);
            -webkit-backdrop-filter: blur(20px);
            z-index: 1000;
            border-bottom: 1px solid rgba(0, 0, 0, 0.1);
        }

        nav ul {
            display: flex;
            justify-content: center;
            list-style: none;
            padding: 1rem 0;
            max-width: 980px;
            margin: 0 auto;
        }

        nav a {
            text-decoration: none;
            color: #1d1d1f;
            padding: 0.5rem 1.5rem;
            font-size: 14px;
            font-weight: 500;
            letter-spacing: -0.01em;
            transition: color 0.3s;
        }

        nav a:hover {
            color: #0066cc;
        }

        /* Main Container */
        .container {
            max-width: 980px;
            margin: 0 auto;
            padding: 120px 20px 50px;
            min-height: 100vh;
        }

        /* Back Button */
        .back-link {
            display: inline-flex;
            align-items: center;
            gap: 0.5rem;
            color: #0066cc;
            text-decoration: none;
            font-size: 14px;
            font-weight: 500;
            margin-bottom: 2rem;
            transition: transform 0.3s;
        }

        .back-link:hover {
            transform: translateX(-4px);
        }

        /* Project Header */
        .project-header {
            margin-bottom: 3rem;
        }

        .project-icon-large {
            width: 80px;
            height: 80px;
            background: linear-gradient(135deg, #0066cc, #0099ff);
            border-radius: 20px;
            display: flex;
            align-items: center;
            justify-content: center;
            font-size: 36px;
            color: white;
            margin-bottom: 1.5rem;
        }

        .project-title {
            font-size: 56px;
            font-weight: 700;
            letter-spacing: -0.02em;
            margin-bottom: 1rem;
            line-height: 1.1;
        }

        .project-tags {
            display: flex;
            gap: 0.5rem;
            flex-wrap: wrap;
            margin-bottom: 1.5rem;
        }
        /* Footer */
                footer {
                    background: #f5f5f7;
                    padding: 2rem 0;
                    margin-top: 80px;
                    border-top: 1px solid #e5e5e7;
                }

                .footer-content {
                    max-width: 980px;
                    margin: 0 auto;
                    padding: 0 20px;
                    text-align: center;
                }

                .copyright {
                    font-size: 14px;
                    color: #6e6e73;
                    margin-bottom: 0.5rem;
                }

                .footer-links {
                    display: flex;
                    justify-content: center;
                    gap: 1.5rem;
                    flex-wrap: wrap;
                    margin-top: 1rem;
                }

                .footer-links a {
                    font-size: 13px;
                    color: #0066cc;
                    text-decoration: none;
                    transition: color 0.3s;
                }

                .footer-links a:hover {
                    color: #0055b3;
                }

        .tag {
            background: #f5f5f7;
            padding: 8px 16px;
            border-radius: 16px;
            font-size: 13px;
            color: #0066cc;
            font-weight: 500;
        }

        .project-summary {
            font-size: 20px;
            color: #6e6e73;
            line-height: 1.7;
        }

        /* Specs Grid */
        .specs-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(220px, 1fr));
            gap: 1.5rem;
            margin: 3rem 0;
        }

        .spec-card {
            background: #f5f5f7;
            border-radius: 18px;
            padding: 1.5rem;
            text-align: center;
        }

        .spec-label {
            font-size: 14px;
            color: #6e6e73;
            font-weight: 500;
            margin-bottom: 0.5rem;
        }

        .spec-value {
            font-size: 28px;
            font-weight: 700;
            color: #0066cc;
        }

        /* Content Sections */
        .content-section {
            margin: 3rem 0;
        }

        h2 {
            font-size: 36px;
            font-weight: 700;
            margin-bottom: 1.5rem;
            letter-spacing: -0.015em;
        }

        h3 {
            font-size: 24px;
            font-weight: 600;
            margin-top: 2rem;
            margin-bottom: 1rem;
        }

        p {
            font-size: 17px;
            line-height: 1.8;
            color: #1d1d1f;
            margin-bottom: 1.5rem;
        }

        ul {
            margin-left: 2rem;
            margin-bottom: 1.5rem;
        }

        li {
            font-size: 17px;
            line-height: 1.8;
            margin-bottom: 0.8rem;
        }

        .highlight-box {
            background: #f5f5f7;
            border-left: 4px solid #0066cc;
            border-radius: 12px;
            padding: 2rem;
            margin: 2rem 0;
        }

        .highlight-box h3 {
            margin-top: 0;
            color: #0066cc;
        }
        .centered-image {
            text-align: center;
            /* Optional: set a width for the container */
            width: 50%;
            /* Optional: center the figure element itself on the page */
            margin: 0 auto;
        }

        /* Responsive */
        @media (max-width: 768px) {
            .project-title {
                font-size: 40px;
            }

            h2 {
                font-size: 28px;
            }

            .specs-grid {
                grid-template-columns: repeat(2, 1fr);
            }

            nav a {
                padding: 0.5rem 0.8rem;
                font-size: 13px;
            }
        }
    </style>
</head>
<body>
    <nav>
        <ul>
            <li><a href="index.html">Home</a></li>
            <li><a href="experience.html">Experience</a></li>
            <li><a href="projects.html">Projects</a></li>
            <li><a href="blogs.html">Blogs</a></li>
        </ul>
    </nav>

    <div class="container">
        <a href="projects.html" class="back-link">
            <i class="fas fa-arrow-left"></i> Back to projects
        </a>

        <div class="project-header">
            <div class="project-icon-large">
                <i class="fas fa-wave-square"></i>
            </div>
            <h1 class="project-title">CT ΔΣ ADC Design</h1>
            <!--  <div class="project-tags">
               <span class="tag">Analog IC Design</span>
                <span class="tag">180nm CMOS</span>
                <span class="tag">Biomedical Applications</span>
                <span class="tag">MATLAB Modeling</span>
            </div> -->
            <p class="project-summary">
                Designed a 1st order Continuous-Time Delta-Sigma Modulator for EEG applications with 1KHz bandwidth 
                in 180nm CMOS technology, achieving ultra-low power consumption suitable for wearable biomedical devices.
            </p>
        </div>

        <!-- Key Specifications -->
        <div class="specs-grid">
            <div class="spec-card">
                <div class="spec-label">Peak SNDR</div>
                <div class="spec-value">39 dB</div>
            </div>
            <div class="spec-card">
                <div class="spec-label">Power Consumption</div>
                <div class="spec-value">54 µW</div>
            </div>
            <div class="spec-card">
                <div class="spec-label">Bandwidth</div>
                <div class="spec-value">1 KHz</div>
            </div>

        </div>

        <!-- Project Overview -->
        <div class="content-section">
            <h2>Project Overview</h2>
            <p>
            Low-power, high-precision and low form-factor biomedical integrated
            circuits are extremely necessary for brain-machine interfaces.
            Electroencephalogram (EEG) is one such application where the
            measurement can be used to assess the activity of the brain. It can detect
            patient’s conditions like epilepsy, sleep disorders, brain tumors, head
            injuries, and brain dysfunction and helps diagnosing seizures before
            they happen. This project is aimed towards designing a low power ADC
            for EEG Applications, where the bandwidth typically ranges from 1Hz
            to 1KHz.
            </p>
            <p>
            Delta-Sigma ADCs are well suited for such applications, as
            oversampling can shape most of the quantization-noise out of the signal
            band. Oversampling is also more practical for low-bandwidth signals,
            especially in advanced technology nodes where digital power
            consumption benefits from reduced supply voltage and reduced
            capacitance.
            </p>
        </div>

        <!-- Design Approach -->
        <div class="content-section">
            <h2>Design Approach</h2>
            
            <h3>Architecture Selection</h3>
            <p>
            This Design utilizes a first order continuous time delta-sigma modulator
            with capacitive DAC feedback for the loop. The DAC is implemented
            through ideal components, The error between input and feedback DAC
            is fed to an operational transconductance amplifier (OTA) which feeds
            the current to an active integrator whose output is compared using a
            comparator and fed back to the DAC completing the first order single-bit Delta-Sigma Loop. A high loop gain in this configuration ensures
            the moving average at DAC and input are essentially virtual ground.
            The Quantization error is attenuated at the output through high loop gain
            as well the oversampling action.
            </p>
 <!--           <ul>
                <li>Single-bit quantizer to minimize complexity and power</li>
                <li>Continuous-time loop filter for inherent anti-aliasing</li>
                <li>RC integrator implementation for low power operation</li>
                <li>Non-return-to-zero (NRZ) feedback DAC for improved noise shaping</li>
            </ul> -->
 <figure class="centered-image">
     <img src="images/ADC/BD.png" height="260" width="620">
     <figcaption>Figure 1: ADC Architecture</figcaption>
 </figure>
           

            <div class="highlight-box">
                <h3>Key Design Challenge</h3>
                <p>
                    The primary challenge was achieving the 30µA power budget while maintaining loop stability.
                    This required careful choice of Gm, integrator capacitance as well as feedback capacitance
                </p>
            </div>

            <h3>Circuit Implementation</h3>
            <p>
                The circuit was implemented in 180nm CMOS technology with the following key blocks:
            </p>
            <ul>
                <li><strong>OTA :</strong> Current-reuse transconductance amplifier is used</li>
                <li><strong>Integrator:</strong> Low-power operational transconductance amplifier (OTA) with RC passive components</li>
                <li><strong>Comparator:</strong> The StrongARM dynamic comparator topology is used</li>
                <li><strong>Feedback DAC:</strong> Switched-capacitor implementation </li>
            </ul>
            <p>
                This project is inspired from the paper "A low-noise low-power 0.001 Hz–1kHz neural recording system-on-chip with sample-level duty-cycling" [<a href="https://ieeexplore.ieee.org/abstract/document/10444781/">1</a>], you can find more details about our project in the report <a href="https://drive.google.com/file/d/14ajGq5vnmnwdqLxsHBNbPD9PDky8jHoA/view?usp=sharing">here</a>
            </p>
        </div>

        <!-- Results and Performance -->
        <div class="content-section">
            <h2>Results and Performance</h2>
            <figure >
                <img src="images/ADC/out.png" height="440" width="720">
                <figcaption style="margin-left: 200px;"> Figure 2: Full-scale input and modulator output</figcaption>
            </figure>
            <br>
            <p>
                The design specifications with the following achieved performance:
            </p>
            <ul>
                <li>Peak SNDR of 39dB across the 1KHz signal bandwidth</li>
                <li>Power consumption of 30µA from 1.8V supply</li>
                <li>Integrated input referred noise of 22µV</li>
            </ul>


        </div>

        <!-- Technical Skills Demonstrated -->


        <!-- Future Improvements -->
        <div class="content-section">
            <h2>Potential Enhancements</h2>
            <p>
                While the current design meets specifications, several enhancements could further improve performance:
            </p>
            <ul>
                <li>Implementing a 2nd order modulator for improved SNDR (at cost of higher power)</li>
                <li>Adding chopper stabilization to reduce 1/f noise and DC offset</li>
            </ul>
        </div>
    </div>
    <footer>
            <div class="footer-content">
                <p class="copyright">
                    © 2026 Srijith Reddy Pakala. All rights reserved.
                </p>
</body>
</html>
