OMAP™

OMAP4470

Multimedia Device

Engineering Sample ES1.0

Version A

Data Manual

Public Version

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Literature Number: SWPS048A

August 2012 – Revised January 2013





WARNING: EXPORT NOTICE

Recipient agrees to not knowingly export or re-export, directly or

indirectly, any product or technical data (as defined by the U.S., EU, and

other Export Administration Regulations) including software, or any

controlled product restricted by other applicable national regulations,

received from Disclosing party under this Agreement, or any direct

product of such technology, to any destination to which such export or

re-export is restricted or prohibited by U.S. or other applicable laws,

without obtaining prior authorisation from U.S. Department of Commerce

and other competent Government authorities to the extent required by

those laws. This provision shall survive termination or expiration of this

Agreement.

According to our best knowledge of the state and end-use of this

product or technology, and in compliance with the export control

regulations of dual-use goods in force in the origin and exporting

countries, this technology is classified as follows:

US ECCN: 3E991

EU ECCN: EAR99

And may require export or re-export license for shipping it in compliance

with the applicable regulations of certain countries.





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Contents

1

Introduction ...................................................................................................................... 20

1.1

About This Manual ........................................................................................................ 20

1.2

OMAP4470 MIPI® Disclaimer ........................................................................................... 21

1.3

Trademarks ................................................................................................................ 21

1.4

Community Resources .................................................................................................... 22

1.5

History ...................................................................................................................... 23

2

Terminal Description .......................................................................................................... 24

2.1

Terminal Assignments .................................................................................................... 24

2.2

Ball Characteristics ........................................................................................................ 25

2.3

Multiplexing Characteristics .............................................................................................. 69

2.4

Signal Descriptions ........................................................................................................ 85

2.4.1

External Memory Interfaces ................................................................................... 86

2.4.1.1

GPMC ............................................................................................... 86

2.4.1.2

LPDDR2 ............................................................................................. 88

2.4.2

Video Interfaces ................................................................................................. 91

2.4.2.1

Camera .............................................................................................. 91

2.4.2.2

Display ............................................................................................... 92

2.4.3

Serial Communication Interfaces ............................................................................. 95

2.4.3.1

HDQ/1-Wire ......................................................................................... 95

2.4.3.2

I2C .................................................................................................... 95

2.4.3.3

SmartReflex ™ ..................................................................................... 95

2.4.3.4

McBSP .............................................................................................. 96

2.4.3.5

PDM ................................................................................................. 96

2.4.3.6

DMIC ................................................................................................. 97

2.4.3.7

McASP .............................................................................................. 97

2.4.3.8

SLIMbus ® ........................................................................................... 97

2.4.3.9

HSI ................................................................................................... 98

2.4.3.10

McSPI ................................................................................................ 98

2.4.3.11

UART ................................................................................................ 99

2.4.3.12

USB ................................................................................................ 100

2.4.4

Removable Media Interfaces ................................................................................ 102

2.4.4.1

MMC/SDIO ........................................................................................ 102

2.4.5

Test Interfaces ................................................................................................. 103

2.4.5.1

JTAG ............................................................................................... 103

2.4.5.2

DPM ................................................................................................ 104

2.4.5.3

TPIU ................................................................................................ 104

2.4.5.4

STM ................................................................................................ 105

2.4.5.5

ATTILA ............................................................................................. 106

2.4.6

General-Purpose IOs ......................................................................................... 107

2.4.7

General-Purpose In ........................................................................................... 111

2.4.8

System and Miscellaneous .................................................................................. 111

2.4.8.1

DM Timer .......................................................................................... 111

2.4.8.2

KeyPad ............................................................................................. 112

2.4.8.3

POP ................................................................................................ 112

2.4.8.4

System And Miscellaneous ..................................................................... 114

2.4.9

Power Supplies ................................................................................................ 116

3

Electrical Characteristics .................................................................................................. 119

3.1

Absolute Maximum Ratings ............................................................................................ 119

3.2

Recommended Operating Conditions ................................................................................. 122

3.3

DC Electrical Characteristics ........................................................................................... 126

3.3.1

GPMC DC Electrical Characteristics ....................................................................... 126

Copyright © 2012–2013, Texas Instruments Incorporated

Contents

3

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3.2

LPDDR2 DC Electrical Characteristics ..................................................................... 131

3.3.3

Camera DC Electrical Characteristics ...................................................................... 134

3.3.4

Display DC Electrical Characteristics ....................................................................... 136

3.3.5

HDQ/1-Wire DC Electrical Characteristics ................................................................. 137

3.3.6

I2C DC Electrical Characteristics ............................................................................ 138

3.3.7

Audio McBSP / PDM / DMIC DC Electrical Characteristics ............................................. 140

3.3.8

McSPI DC Electrical Characteristics ........................................................................ 142

3.3.9

UART DC Electrical Characteristics ........................................................................ 145

3.3.10

USB DC Electrical Characteristics .......................................................................... 148

3.3.11

MMC/SDIO DC Electrical Characteristics .................................................................. 154

3.3.12

JTAG DC Electrical Characteristics ......................................................................... 157

3.3.13

DPM DC Electrical Characteristics ......................................................................... 157

3.3.14

Keypad DC Electrical Characteristics ...................................................................... 160

3.3.15

System DC Electrical Characteristics ...................................................................... 161

3.4

External Capacitors ...................................................................................................... 165

3.4.1

Voltage Decoupling Capacitors .............................................................................. 165

3.4.1.1

Core, MPU, IVA, Audio Voltage Decoupling .................................................. 165

3.4.1.2

IO Voltage Decoupling ........................................................................... 166

3.4.1.3

Analog Voltage Decoupling ..................................................................... 168

3.4.2

Output Capacitors ............................................................................................. 172

3.5

Power-up, Power-down and Power-off Sequences ................................................................. 175

3.5.1

Power-Up Sequence .......................................................................................... 175

3.5.2

Power-Down Sequence ...................................................................................... 176

3.5.3

Power-Off Sequence ......................................................................................... 177

4

Clock Specifications ........................................................................................................ 179

4.1

Input Clock Specifications .............................................................................................. 181

4.1.1

Input Clock Requirements ................................................................................... 181

4.1.2

sys_32k CMOS Input Clock ................................................................................. 181

4.1.3

fref_xtalin CMOS Input Clock ................................................................................ 182

4.1.3.1

fref_xtal_in / fref_xtal_out External Crystal .................................................... 182

4.1.3.2

fref_xtal_in Squarer Input Clock ................................................................ 183

4.1.4

fref_slicer_in Input Clock ..................................................................................... 184

4.2

Output Clocks Specifications ........................................................................................... 186

4.2.1

FREF Output Clocks .......................................................................................... 186

4.3

DPLLs, DLLs Specifications ............................................................................................ 188

4.3.1

DPLLs Characteristics ........................................................................................ 189

4.3.2

DLLs Characteristics .......................................................................................... 191

4.3.3

DPLLs and DLLs Noise Isolation ............................................................................ 191

4.4

Internal 32-kHz Oscillator ............................................................................................... 191

5

Timing Requirements and Switching Characteristics ........................................................... 192

5.1

Timing Test Conditions .................................................................................................. 192

5.2

Interface Clock Specifications .......................................................................................... 192

5.2.1

Interface Clock Terminology ................................................................................. 192

5.2.2

Interface Clock Frequency ................................................................................... 192

5.2.3

Clock Jitter Specifications .................................................................................... 192

5.2.4

Clock Duty Cycle Error ....................................................................................... 193

5.3

Timing Parameters ....................................................................................................... 193

5.4

External Memory Interface .............................................................................................. 193

5.4.1

General-Purpose Memory Controller (GPMC) ............................................................ 194

5.4.1.1

GPMC/NOR Flash Interface—Synchronous Mode—58.25 MHz ........................... 194

5.4.1.2

GPMC/NOR Flash Interface—Synchronous Mode—100 MHz ............................. 203

5.4.1.3

GPMC/NOR Flash Interface—Synchronous Mode—66 MHz .............................. 211

5.4.1.4

GPMC/NOR Flash Interface—Asynchronous Mode ......................................... 221

4

Contents

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.4.1.5

GPMC/NAND Flash Interface—Asynchronous Mode ....................................... 229

5.4.2

External Memory Interface (EMIF) .......................................................................... 233

5.4.2.1

EMIF—DDR Mode—400 MHz .................................................................. 233

5.4.2.2

EMIF—DDR Mode—466 MHz (Overdrive) .................................................... 237

5.5

Multimedia Interfaces .................................................................................................... 252

5.5.1

Camera Interface .............................................................................................. 252

5.5.1.1

Camera Serial Interface (CSI2) ................................................................. 253

5.5.1.2

Camera Serial Interface (CCP2—CSI22) ..................................................... 255

5.5.1.3

Parallel Camera Interface (CPI) ................................................................ 257

5.5.2

Display Subsystem Interface ................................................................................ 260

5.5.2.1

DSS—Display Controller (DISPC) .............................................................. 260

5.5.2.2

DSS—Remote Frame Buffer Interface (RFBI) Applications ................................ 263

5.5.2.3

Display Serial Interface (DSI1) .................................................................. 270

5.5.2.4

High Definition Multimedia Interface (HDMI) .................................................. 272

5.6

Serial Communications Interfaces ..................................................................................... 272

5.6.1

Multichannel Buffered Serial Port (McBSP) ............................................................... 272

5.6.1.1

McBSP1, McBSP2, and McBSP3 Set#1 ...................................................... 273

5.6.1.2

McBSP3—I2S/PCM .............................................................................. 284

5.6.1.3

McBSP4—I2S/PCM .............................................................................. 290

5.6.2

Multichannel Buffered Serial Port (McASP) ............................................................... 295

5.6.3

Multichannel Serial Port Interface (McSPI) ................................................................ 297

5.6.3.1

McSPI—MCSPI Interface in Transmit and Receive—Slave Mode ........................ 298

5.6.3.2

McSPI—McSPI Interface in Transmit and Receive—Master Mode ........................ 303

5.6.4

Digital Microphone (DMIC) ................................................................................... 314

5.6.5

Multichannel Pulse Density Modulation (McPDM) ........................................................ 317

5.6.6

SlimBus ......................................................................................................... 319

5.6.6.1

ABE SlimBus1, SlimBus2—SLIMBUS SDR 24.6 MHz ...................................... 319

5.6.6.2

ABE SlimBus1, SlimBus2—SLIMBUS SDR 19.2 MHz ...................................... 321

5.6.7

High-Speed Synchronous Interface (HSI) ................................................................. 323

5.6.7.1

High-Speed Synchronous Interface 1 .......................................................... 323

5.6.7.2

High-Speed Synchronous Interface 2 .......................................................... 326

5.6.8

Universal Serial Bus (USB) .................................................................................. 330

5.6.8.1

Universal Serial Bus (USB)—USBA0 .......................................................... 330

5.6.8.2

Universal Serial Bus (USB)—USBB1 .......................................................... 332

5.6.8.3

Universal Serial Bus (USB)—USBB2 .......................................................... 343

5.6.9

Inter-Integrated Circuit Interface (I2C) ...................................................................... 354

5.6.9.1

I2C and SmartReflex—Standard and Fast Modes ........................................... 355

5.6.9.2

I2C and SmartReflex—High-Speed Mode ..................................................... 356

5.6.10

HDQ / 1-Wire Interface (HDQ/1-Wire) ...................................................................... 357

5.6.10.1

HDQ / 1-Wire—HDQ Mode ..................................................................... 357

5.6.10.2

HDQ/1-Wire—1-Wire Mode ..................................................................... 359

5.6.11

Universal Asynchronous Receiver Transmitter (UART) .................................................. 360

5.6.11.1

UART3 IrDA ....................................................................................... 367

5.7

Removable Media Interfaces ........................................................................................... 370

5.7.1

Multimedia Memory Card and Secure Digital IO Card (SDMMC) ...................................... 370

5.7.1.1

MMC/SD/SDIO 1 Interface ...................................................................... 370

5.7.1.2

MMC/SD/SDIO 2 Interface ...................................................................... 379

5.7.1.3

MMC/SD/SDIO 3, 4, and 5 Interfaces ......................................................... 386

5.8

Test Interfaces ............................................................................................................ 389

5.8.1

Digital Processing Manager Interface (DPM) .............................................................. 389

5.8.1.1

Trace Port Interface Unit (TPIU) ................................................................ 389

5.8.1.2

System Trace Module Interface (STM) ........................................................ 390

5.8.2

JTAG Interface (JTAG) ....................................................................................... 395

Copyright © 2012–2013, Texas Instruments Incorporated

Contents

5

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.8.2.1

JTAG—Free-Running Clock Mode ............................................................. 395

5.8.2.2

JTAG—Adaptive Clock Mode ................................................................... 397

5.8.3

cJTAG Interface (cJTAG) .................................................................................... 398

6

Thermal Management ....................................................................................................... 401

6.1

Package Thermal Characteristics ...................................................................................... 401

6.2

Temperature Sensor Recommendation ............................................................................... 402

6.2.1

PCB Temperature Sensor ................................................................................... 402

6.2.2

Junction Temperature Sensor ............................................................................... 402

7

Package Characteristics ................................................................................................... 404

7.1

Device Nomenclature .................................................................................................... 404

7.1.1

Standard Package Symbolization ........................................................................... 404

7.1.2

Device Naming Convention .................................................................................. 405

7.1.3

SAP Part Number ............................................................................................. 406

7.2

Mechanical Data ......................................................................................................... 407

A

OMAP4470 Processor Multimedia Device PCB Guideline ...................................................... 408

A.1

Introduction ............................................................................................................... 408

A.2

Initial Requirements and Guidelines ................................................................................... 408

A.2.1

Introduction to the PCB Guidelines ......................................................................... 408

A.2.2

PCB Power General Routing Guidelines ................................................................... 410

A.2.2.1

Step 1: PCB Stack-up Guidelines .............................................................. 410

A.2.2.2

Step 2: Physical Layout Guidelines of the PDN .............................................. 412

A.2.2.3

Step 3: Static IR Drop PDN Guidelines ........................................................ 416

A.2.3

Lumped and Distributed Resistance/IR Drop Analysis Methodology .................................. 417

A.2.4

System ESD Generic Guidelines ............................................................................ 418

A.2.4.1

IEC61000-4-2 Standard Overview—System ESD ........................................... 419

A.2.4.2

Objective and Limitation of the Protection Strategy .......................................... 420

A.2.4.3

Concept of Isolation Impedance ................................................................ 420

A.2.4.4

System ESD Generic PCB Guideline .......................................................... 421

A.2.4.5

Miscellaneous EMC Guidelines to Mitigate ESD Immunity ................................. 422

A.3

Single-Ended Interfaces ................................................................................................. 422

A.3.1

General Routing Guidelines ................................................................................. 422

A.3.2

Single-Ended PCB Guideline in OMAP4 ................................................................... 423

A.3.2.1

OMAP4470 Single-Ended Interfaces—PCB Guideline ...................................... 423

A.3.2.2

OMAP4470 Single-Ended Interfaces—OMAP4470 System ESD Guideline ............. 426

A.4

Differential Interface PCB Guidelines ................................................................................. 428

A.4.1

General Routing Guidelines ................................................................................. 428

A.4.2

Three-step Design and Validation Methodology for OMAP Boards .................................... 429

A.4.2.1

Three-step Design and Validation Methodology—General Guidelines .................... 429

A.4.2.2

Step 1: General Guidelines for OMAP Boards ............................................... 430

A.4.2.3

Step 2: Length Mismatch Guidelines for OMAP Boards .................................... 431

A.4.2.4

Step 3: Frequency-domain Specification Guidelines for OMAP Boards .................. 432

A.4.3

MIPI D-PHY PCB Guidelines in OMAP4 ................................................................... 437

A.4.3.1

CSI21 and CSI22 MIPI CSI-2 @ 1 Gbps (Up to 3 Data Lanes, OPP100), @ 824 Mbps (Up

to 4 Data Lanes, OPP100), @ 800 Mbps (Up to 4 Data Lanes, OPP50) Device PCB

Guidelines ......................................................................................... 437

A.4.3.2

DSI1_1 and DSI1_2 MIPI DSI1 @ 900 Mbps (Up to 3 Data Lanes), @ 824 Mbps (Up to 4

Data Lanes) Device PCB Guideline ............................................................ 439

A.4.4

USBA0 PHY Interface in OMAP4 ........................................................................... 440

A.4.4.1

USBA0 PHY PCB Guideline .................................................................... 440

A.4.4.2

USBA0 PHY Implementation Example ........................................................ 442

A.4.4.3

ESD Implementation—USBA0 PHY ........................................................... 443

A.4.5

HDMI Interface in OMAP4 ................................................................................... 443

A.5

Clock Guidelines ......................................................................................................... 443

A.5.1

32-kHz Oscillator Routing .................................................................................... 444

6

Contents

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

A.5.2

Oscillator Ground Connection ............................................................................... 444

A.5.3

Electromagnetic Interference (EMI) Prevention in Clock Distribution .................................. 445

A.6

Ground Guidelines ....................................................................................................... 446

A.6.1

Guard Ring on PCB Edges .................................................................................. 446

A.6.2

Analog and Digital Ground ................................................................................... 446

B

Glossary ......................................................................................................................... 447

B.1

Glossary ................................................................................................................... 447

Copyright © 2012–2013, Texas Instruments Incorporated

Contents

7

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

List of Figures

2-1

S-PBGA-N547 Package (Bottom View) ....................................................................................... 24

2-2

S-PBGA-N547 Package (Top View) ........................................................................................... 25

3-1

Output Turn-on Time Measurement .......................................................................................... 133

3-2

Output Supply Noise Measurement Setup .................................................................................. 133

3-3

HDMI Power PCB Routing Topology......................................................................................... 169

3-4

DPLLs / Complex I/Os VDDA Power PCB Routing Topology ............................................................ 170

3-5

OMAP Embedded LDO / Bandgap Power PCB Routing Topology ...................................................... 171

3-6

External Capacitors—Page 1 of 2 ............................................................................................ 173

3-7

External Capacitors—Page 2 of 2 ............................................................................................ 174

3-8

Power-Up Sequence ........................................................................................................... 175

3-9

Power-Down Sequence ........................................................................................................ 177

3-10

Power-Off Sequence ........................................................................................................... 178

4-1

Clock Interface ................................................................................................................. 180

4-2

sys_32k Input Clock ............................................................................................................ 182

4-3

Crystal Implementation......................................................................................................... 182

4-4

fref_xtal_in Squarer Input Clock .............................................................................................. 184

4-5

fref_slicer_in Input Clock....................................................................................................... 185

4-6

fref_clkx_out Output Clocks ................................................................................................... 188

5-1

Cycle (or Period) Jitter ......................................................................................................... 192

5-2

GPMC / Multiplexed 16-bit NOR Flash—Synchronous Single Read .................................................... 198

5-3

GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Single Read ............................................... 199

5-4

GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits.......................................... 200

5-5

GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits..................................... 201

5-6

GPMC / Multiplexed 16-bit NOR Flash – Synchronous Burst Write 4x16 Bits ......................................... 202

5-7

GPMC / Nonmultiplexed 16-bit NOR Flash – Synchronous Burst Write 4x16 Bits .................................... 203

5-8

GPMC / Multiplexed 16-bit NOR Flash—Synchronous Single Read .................................................... 208

5-9

GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Single Read ............................................... 209

5-10

GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits.......................................... 210

5-11

GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits..................................... 211

5-12

GPMC / Multiplexed 16-bit NOR Flash—Synchronous Single Read .................................................... 216

5-13

GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Single Read ............................................... 217

5-14

GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits.......................................... 218

5-15

GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits..................................... 219

5-16

GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Write 4 x 16 Bits ........................................ 220

5-17

GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Write 4 x 16 Bits ................................... 221

5-18

GPMC / NOR Flash—Asynchronous Read—Single Word Timing ....................................................... 224

5-19

GPMC / NOR Flash—Asynchronous Read—32-bit Timing ............................................................... 225

5-20

GPMC / NOR Flash—Asynchronous Read—Page Mode 4x16-bit Timing.............................................. 226

5-21

GPMC / NOR Flash—Asynchronous Write—Single Word Timing ....................................................... 227

5-22

GPMC / Multiplexed NOR Flash—Asynchronous Read—Single Word Timing......................................... 228

5-23

GPMC / Multiplexed NOR Flash—Asynchronous Write—Single Word Timing......................................... 229

5-24

GPMC / NAND Flash—Asynchronous Mode—Command Latch Cycle Timing ........................................ 231

5-25

GPMC / NAND Flash—Asynchronous Mode—Address Latch Cycle Timing ........................................... 232

5-26

GPMC / NAND Flash—Asynchronous Mode—Data Read Cycle Timing ............................................... 232

5-27

GPMC / NAND Flash—Asynchronous Mode—Data Write Cycle Timing ............................................... 233

5-28

EMIF—DDR Mode—DQ / DM / DQS Read Parameters .................................................................. 241

5-29

EMIF—DDR Mode—DQ / DM / DQS Boot Read Parameters ............................................................ 241

8

List of Figures

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5-30

EMIF—DDR Mode—Output Clock Parameters............................................................................. 242

5-31

EMIF—DDR Mode—DQ / DM / DQS Write Parameters .................................................................. 242

5-32

EMIF—DDR Mode—CKE and Command Address Write Parameters .................................................. 242

5-33

EMIF—DDR Mode—CKE and Command Boot Write Parameters....................................................... 243

5-34

EMIF—DDR Mode—SDRAM Core Parameters—Self-Refresh Command ............................................. 243

5-35

EMIF—DDR Mode—SDRAM Core Parameters—Power-Down Exit Time Command ................................ 243

5-36

EMIF—DDR Mode—SDRAM Core Parameters—Deep Power-Down Command ..................................... 244

5-37

EMIF—DDR Mode—SDRAM Core Parameters—Read to Read Command ........................................... 244

5-38

EMIF—DDR Mode—SDRAM Core Parameters—Read to Precharge .................................................. 244

5-39

EMIF—DDR Mode—SDRAM Core Parameters—Active to Read, Precharge, Active to Precharge, Write, Write

to Read, Active Bank A to Active Bank B Commands ..................................................................... 245

5-40

EMIF—DDR Mode—SDRAM Core Parameters—Write Recovery Time ................................................ 245

5-41

EMIF—DDR Mode—SDRAM Core Parameters—Write to Read Command ........................................... 246

5-42

EMIF—DDR Mode—SDRAM Core Parameters—Active to Active Command ......................................... 246

5-43

EMIF—DDR Mode—NVM Core Parameters—Active to Read or Write, Active Bank A to Active Bank B, Active

to Active, Precharge to Active, Active to Preactive Commands .......................................................... 247

5-44

EMIF—DDR Mode—NVM Core Parameters—Write Recovery Time Before Active................................... 247

5-45

EMIF—DDR Mode—NVM Core Parameters—CAS to CAS .............................................................. 248

5-46

EMIF—DDR Mode—NVM Core Parameters—Exit Power-Down to Next Valid Command........................... 248

5-47

EMIF—DDR Mode—Mode Register Parameters—Write Command .................................................... 248

5-48

EMIF—DDR Mode—Mode Register Parameters—Read Command .................................................... 249

5-49

EMIF—DDR Mode—ZQ Calibration Parameters ........................................................................... 249

5-50

CSI21 and CSI22—High-Speed Mode....................................................................................... 254

5-51

CSI21 and CSI22—Low-Power and Ultralow-Power Modes.............................................................. 255

5-52

CCP2—CSI22—Class 0 ....................................................................................................... 256

5-53

CCP2—CSI22—Class 1, Class 2............................................................................................. 256

5-54

CPI—Video and Graphics Digitizer—1.8-V Progressive Mode ........................................................... 258

5-55

CPI—Video and Graphics Digitizer—1.8-V Interlaced Mode ............................................................. 259

5-56

DSS—DISPC—QXGA SDR Application ..................................................................................... 262

5-57

DSS—RFBI—Command / Data Read—LCD Panel........................................................................ 265

5-58

DSS—RFBI—Command / Data Write—LCD Panel ........................................................................ 266

5-59

DSS—RFBI—Command / DataWrite to Read and Read to Write—LCD Panel........................................ 266

5-60

DSS—RFBI—Command / Data Write—Pico DLP.......................................................................... 269

5-61

DSS—DSI—High-Speed Mode ............................................................................................... 271

5-62

DSS—DSI—Low-Power and Ultralow-Power Modes ...................................................................... 272

5-63

McBSP1, 2—I2S/PCM—Master Mode....................................................................................... 276

5-64

McBSP1, 2—I2S/PCM—Slave Mode ........................................................................................ 276

5-65

McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Master Mode............................................................. 280

5-66

McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Slave Mode .............................................................. 280

5-67

McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Master Mode............................................................. 283

5-68

McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Slave Mode .............................................................. 284

5-69

McBSP3—I2S/PCM—Master Mode .......................................................................................... 289

5-70

McBSP3—I2S/PCM—Slave Mode ........................................................................................... 289

5-71

McBSP4—I2S/PCM—Master Mode .......................................................................................... 294

5-72

McBSP4—I2S/PCM—Slave Mode ........................................................................................... 295

5-73

McASP Output Timing ......................................................................................................... 297

5-74

McSPI—Slave Mode—Transmit .............................................................................................. 303

5-75

McSPI—Slave Mode—Receive ............................................................................................... 303

5-76

McSPI—Master Mode—Transmit............................................................................................. 312

Copyright © 2012–2013, Texas Instruments Incorporated

List of Figures

9

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5-77

McSPI—Master Mode—Transmit............................................................................................. 313

5-78

DMIC Implementation Example ............................................................................................... 315

5-79

DMIC—Master DDR Receive Mode.......................................................................................... 316

5-80

McPDM—Master Transmit SDR Mode ...................................................................................... 319

5-81

McPDM—Master Receive SDR Mode ....................................................................................... 319

5-82

ABE SlimBus1, SlimBus2 Master Read Mode .............................................................................. 320

5-83

ABE SlimBus1, SlimBus2 Master Write Mode .............................................................................. 321

5-84

ABE SlimBus1, SlimBus2 Master Read Mode .............................................................................. 322

5-85

ABE SlimBus1, SlimBus2 Master Write Mode .............................................................................. 322

5-86

HSI1, 2 Interfaces—1.2 V and 1.8 V—Receive Mode ..................................................................... 329

5-87

HSI1, 2 Interfaces—1.2 V and 1.8 V—Transmit Mode .................................................................... 330

5-88

High-Speed USB USBA0—ULPI SDR—Slave Mode—1.8 V ............................................................. 332

5-89

Low- / Full-Speed USBB1—Bidirectional Standard 4-pin Mode—1.8 V ................................................. 333

5-90

Low- / Full-Speed USBB1—Bidirectional TLL 4-pin Mode—1.8 V ....................................................... 335

5-91

Low- / Full-Speed USBB1—Bidirectional Standard 3-pin Mode—1.8 V ................................................. 336

5-92

Low- / Full-Speed USBB1—Bidirectional TLL 3-pin Mode—1.8 V ....................................................... 338

5-93

High-Speed USBB1—ULPI SDR Mode—Slave Mode—1.8 V............................................................ 339

5-94

High-Speed USBB1—ULPI TLL Mode—Master Mode—1.8 V ........................................................... 341

5-95

High-Speed USBB1—HSIC DDR Receive And Transmit Modes—1.2 V ............................................... 343

5-96

Low- / Full-Speed USBB2—Bidirectional Standard 4-pin Mode—1.8 V ................................................. 344

5-97

Low- / Full-Speed USBB2—Bidirectional TLL 4-pin Mode—1.8 V ....................................................... 346

5-98

Low- / Full-Speed USBB2—Bidirectional Standard 3-pin Mode—1.8 V ................................................. 347

5-99

Low- / Full-Speed USBB2—Bidirectional TLL 3-pin Mode—1.8 V ....................................................... 348

5-100

Low- / Full-Speed USBB2—Bidirectional 2-pin Mode—1.8 V............................................................. 349

5-101

High-Speed USBB2—ULPI SDR Mode—Slave Mode..................................................................... 351

5-102

High-Speed USBB2—ULPI TLL Mode—Master Mode .................................................................... 353

5-103

High-Speed USBB2—HSIC DDR Receive And Transmit Modes—1.2 V ............................................... 354

5-104

I2C and SmartReflex—Standard and Fast Modes.......................................................................... 356

5-105

I2C and SmartReflex—High-Speed Mode ................................................................................... 357

5-106

HDQ Break and Break Recovery Timing—OMAP HDQ Interface Writing to Slave.................................... 358

5-107

HDQ Break Detection—OMAP HDQ Interface Reading to Slave ........................................................ 359

5-108

OMAP HDQ Interface Bit Read Timing (Data) .............................................................................. 359

5-109

OMAP HDQ Interface Bit Write Timing (Command / Address or Data) ................................................. 359

5-110

HDQ Communication Timing .................................................................................................. 359

5-111

1-Wire—Break (Reset) ......................................................................................................... 360

5-112

1-Wire—Read Bit (Data) ....................................................................................................... 360

5-113

1-Wire—Write Bit-One Timing (Command / Address or Data) ........................................................... 360

5-114

1-Wire—Write Bit-Zero Timing (Command / Address or Data) ........................................................... 360

5-115

UART IrDA Pulse Parameters ................................................................................................ 368

5-116

MMC/SD/SDIO 1 Interface—SD Identification and Standard SD—Transmitter Mode ................................ 372

5-117

MMC/SD/SDIO 1 Interface—SD Identification and Standard SD—Receiver Mode ................................... 372

5-118

MMC/SD/SDIO 1 Interface—High-Speed SD Mode—Transmitter Mode ............................................... 375

5-119

MMC/SD/SDIO 1 Interface—High-Speed SD Mode—Receiver Mode .................................................. 375

5-120

MMC/SD/SDIO 1 Interface—High-Speed SDR50—Transmitter Mode .................................................. 376

5-121

MMC/SD/SDIO 1 Interface—High-Speed SDR50—Receiver Mode ..................................................... 377

5-122

MMC/SD/SDIO 1 Interface—High-Speed SD—DDR50—Data/Command Transmit .................................. 378

5-123

MMC/SD/SDIO 1 Interface—High-Speed SD—DDR50—Data/Command Receive ................................... 379

5-124

MMC/SD/SDIO 2 Interface—High-Speed SDR JC64—Transmitter Mode .............................................. 381

10

List of Figures

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5-125

MMC/SD/SDIO 2 Interface—High-Speed SDR JC64—Receiver Mode ................................................. 381

5-126

MMC/SD/SDIO 2 Interface—High-Speed DDR JC64—Receiver Mode ................................................. 384

5-127

MMC/SD/SDIO 2 Interface—High-Speed DDR JC64—Transmitter Mode .............................................. 384

5-128

MMC/SD/SDIO 2 Interface—Standard SDR JC64—Transmitter Mode ................................................. 386

5-129

MMC/SD/SDIO 2 Interface—Standard SDR JC64—Receiver Mode .................................................... 386

5-130

MMC/SD/SDIO 3, 4, and 5 Interfaces—High-Speed SDIO—Transmitter Mode ....................................... 389

5-131

MMC/SD/SDIO 3, 4, and 5 Interfaces—High-Speed SDIO—Receiver Mode .......................................... 389

5-132

TPIU—PLL DDR Transmit Mode ............................................................................................. 390

5-133

STM—Lauterbach DDR Transmit Mode ..................................................................................... 392

5-134

STM—MIPI DDR Transmit Mode ............................................................................................. 394

5-135

STM—MIPI SDR Transmit Mode ............................................................................................. 395

5-136

JTAG Interface Timing—Free-running Clock Mode ........................................................................ 397

5-137

JTAG Interface Timing—Adaptive Clock Mode ............................................................................. 398

5-138

cJTAG Interface Timing—Normal Mode ..................................................................................... 400

6-1

PCB Temperature Sensor Recommendation (Top View Package) ...................................................... 402

7-1

Printed Device Reference ..................................................................................................... 404

7-2

Production Mechanical Package.............................................................................................. 407

A-1

Minimize Loop Inductance With Proper Layer Assignment ............................................................... 411

A-2

Layer PCB With High Density Interconnect (HDI) Vias .................................................................... 411

A-3

Layer PCB With Plated Though Holes (PTH) Vias ......................................................................... 411

A-4

Poor Via Assignment for PDN................................................................................................. 412

A-5

Improved Via Assignment for PDN ........................................................................................... 413

A-6

Via Starvation ................................................................................................................... 414

A-7

Improved Layout With More Transitional Vias .............................................................................. 414

A-8

Coplanar Shielding of Power Net Using Ground Guard-band ............................................................ 414

A-9

Characteristics of a Real Capacitor With ESL and ESR................................................................... 415

A-10

Series Model Impedance Equation ........................................................................................... 415

A-11

Typical Impedance Profile of a Capacitor ................................................................................... 415

A-12

Capacitor Placement Geometry for Improved Mounting Inductance..................................................... 416

A-13

Depiction of Sheet Resistivity and Resistance.............................................................................. 417

A-14

Static IR Drop Budget for PCB Only ......................................................................................... 417

A-15

Pin-grouping Concept: Lumped and Distributed Methodologies ......................................................... 418

A-16

IEC61000-4-2 Waveform ...................................................................................................... 419

A-17

Simplified Current Distribution ................................................................................................ 420

A-18

Placement Recommendation for an ESD External Protection ............................................................ 422

A-19

Trace Examples................................................................................................................. 422

A-20

SDMMC1 Implementation Proposal With External SD Card .............................................................. 426

A-21

JTAG ESD Protection Example ............................................................................................... 428

A-22

Summary of Three-step PCB Design and Validation Methodology for OMAP4 Differential Interfaces ............. 429

A-23

Transmission Line Interconnect System (TLIS)............................................................................. 430

A-24

Ground Guard Illustration ...................................................................................................... 431

A-25

Port Assignment for the Intralane Frequency-domain Specification ..................................................... 432

A-26

Intralane Sdd12 Frequency-domain Specification.......................................................................... 433

A-27

Sdd11/Sd22 Frequency-domain Specification .............................................................................. 433

A-28

Intralane Scc11/Scc22 Frequency-domain Specification .................................................................. 434

A-29

Intralane Scd11, Scd12, Sdc11, Sdc12 Frequency-domain Specification .............................................. 435

A-30

Port Assignment for the Interlane Frequency-domain Specification ..................................................... 435

A-31

Interlane Sdd11 / Sdd22 Frequency-domain Specification................................................................ 436

Copyright © 2012–2013, Texas Instruments Incorporated

List of Figures

11

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A-32

Interlane Scc11 / Scc22 Frequency-domain Specification ................................................................ 437

A-33

USB Implementation Proposal with TWL6032 PMIC ...................................................................... 443

A-34

Slow Clock PCB Requirements ............................................................................................... 444

A-35

Poor Oscillator Ground Connection .......................................................................................... 445

A-36

Optimized Oscillator Ground Connection .................................................................................... 445

A-37

Field Lines of a Signal Above Ground ....................................................................................... 446

A-38

Guard Ring Routing ............................................................................................................ 446

12

List of Figures

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

List of Tables

2-1

Ball Characteristics............................................................................................................... 28

2-2

Multiplexing Characteristics ..................................................................................................... 69

2-3

GPMC Signal Descriptions...................................................................................................... 86

2-4

LPDDR2 Signal Descriptions ................................................................................................... 88

2-5

Camera Control Signal Descriptions........................................................................................... 91

2-6

Camera Parallel Signal Descriptions .......................................................................................... 91

2-7

CSI21 Signal Descriptions ...................................................................................................... 91

2-8

CSI22 Signal Descriptions ...................................................................................................... 92

2-9

RFBI Signal Descriptions........................................................................................................ 92

2-10

DSI1_1 Signal Descriptions ..................................................................................................... 93

2-11

DSI1_2 Signal Descriptions ..................................................................................................... 93

2-12

HDMI Signal Descriptions ....................................................................................................... 93

2-13

DISPC Signal Descriptions...................................................................................................... 94

2-14

HDQ/1-Wire Signal Descriptions ............................................................................................... 95

2-15

I2C Signal Descriptions .......................................................................................................... 95

2-16

SmartReflex Signal Descriptions ............................................................................................... 96

2-17

McBSP1, 2, 3 Signal Descriptions ............................................................................................. 96

2-18

McBSP4 Signal Descriptions ................................................................................................... 96

2-19

ABE McPDM Signal Descriptions .............................................................................................. 97

2-20

ABE DMIC Signal Descriptions................................................................................................. 97

2-21

ABE McASP Signal Descriptions............................................................................................... 97

2-22

ABE SLIMbus1 Signal Descriptions ........................................................................................... 98

2-23

SLIMbus2 Signal Descriptions.................................................................................................. 98

2-24

HSI Signal Descriptions ......................................................................................................... 98

2-25

McSPI Signal Descriptions ...................................................................................................... 99

2-26

UART Signal Descriptions ...................................................................................................... 99

2-27

USB Signal Descriptions ....................................................................................................... 100

2-28

MMC/SDIO Signal Descriptions............................................................................................... 102

2-29

JTAG Signal Descriptions ..................................................................................................... 103

2-30

DPM Signal Descriptions ...................................................................................................... 104

2-31

TPIU 16-Bit Signal Descriptions .............................................................................................. 104

2-32

TPIU 18-Bit Signal Descriptions .............................................................................................. 105

2-33

STM Signal Descriptions....................................................................................................... 106

2-34

ATTILA Signal Descriptions ................................................................................................... 106

2-35

GPIO Signal Descriptions...................................................................................................... 107

2-36

GPIN Signal Descriptions...................................................................................................... 111

2-37

DM Timer Signal Descriptions ................................................................................................ 111

2-38

Keypad Signal Descriptions ................................................................................................... 112

2-39

POP Signal Descriptions....................................................................................................... 112

2-40

System and Miscellaneous Signal Descriptions ............................................................................ 114

2-41

Power Supplies Signal Descriptions.......................................................................................... 116

3-1

Absolute Maximum Rating Over Junction Temperature Range .......................................................... 119

3-2

Maximum Current Ratings at Ball Level ..................................................................................... 120

3-3

Recommended Operating Conditions ........................................................................................ 122

3-4

GPMC DC Electrical Characteristics ......................................................................................... 127

3-5

LPDDR2 DC Electrical Characteristics....................................................................................... 131

3-6

Camera CSI2 DC Electrical Characteristics ................................................................................. 134

Copyright © 2012–2013, Texas Instruments Incorporated

List of Tables

13

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3-7

Camera Control DC Electrical Characteristics .............................................................................. 135

3-8

Display DSI1 DC Electrical Characteristics.................................................................................. 136

3-9

HDQ/1-Wire DC Electrical Characteristics .................................................................................. 137

3-10

I2C DC Electrical Characteristics ............................................................................................. 138

3-11

Audio McBSP / PDM / DMIC DC Electrical Characteristics ............................................................... 140

3-12

McSPI DC Electrical Characteristics ......................................................................................... 142

3-13

UART DC Electrical Characteristics .......................................................................................... 145

3-14

USB DC Electrical Characteristics............................................................................................ 148

3-15

MMC/SDIO DC Electrical Characteristics ................................................................................... 154

3-16

JTAG DC Electrical Characteristics .......................................................................................... 157

3-17

DPM DC Electrical Characteristics ........................................................................................... 157

3-18

Keypad DC Electrical Characteristics ........................................................................................ 160

3-19

System DC Electrical Characteristics ........................................................................................ 161

3-20

Core, MPU, IVA, Audio Voltage Decoupling Characteristics.............................................................. 166

3-21

IO Voltage Decoupling Characteristics....................................................................................... 167

3-22

Analog Voltage Decoupling Characteristics ................................................................................. 168

3-23

Output Capacitor Characteristics ............................................................................................. 172

4-1

Input Clock Requirements ..................................................................................................... 181

4-2

sys_32k Input Clock Electrical Characteristics.............................................................................. 181

4-3

sys_32k Input Clock Timing Requirements.................................................................................. 182

4-4

Crystal Electrical Characteristics ............................................................................................. 182

4-5

Oscillator Switching Characteristics—Crystal Mode ....................................................................... 183

4-6

Oscillator Electrical Characteristics—Bypass Mode........................................................................ 183

4-7

fref_xtal_in Squarer Input Clock Timing Requirements—Bypass Mode................................................. 183

4-8

fref_slicer_in Input Clock Electrical Characteristics ........................................................................ 184

4-9

fref_slicer_in Input Square Clock Timing Requirements................................................................... 184

4-10

fref_slicer_in Input Single-ended Sine Clock Timing Requirements ..................................................... 185

4-11

fref_clkx_out Output Clock Electrical Characteristics ...................................................................... 186

4-12

fref_clkx_out Output Clock Switching Characteristics...................................................................... 187

4-13

DPLL1 / DPLL2 / DPLL3 / DPLL4 / DPLL5 / DSI1_1 DPLL / DSI1_2 DPLL Characteristics ......................... 189

4-14

DPLL6/HDMI DPLL Characteristics .......................................................................................... 190

4-15

DLL Characteristics............................................................................................................. 191

4-16

Internal 32-kHz Oscillator Characteristic..................................................................................... 191

5-1

Timing Parameters ............................................................................................................. 193

5-2

GPMC/NOR Flash Timing Conditions—Synchronous Mode—58.25 MHz .............................................. 194

5-3

GPMC/NOR Flash Timing Requirements—Synchronous Mode—58.25 MHz.......................................... 194

5-4

GPMC/NOR Flash Switching Characteristics—Synchronous Mode—58.25 MHz ..................................... 195

5-5

GPMC/NOR Flash Timing Conditions—Synchronous Mode—100 MHz ................................................ 203

5-6

GPMC/NOR Flash Timing Requirements—Synchronous Mode—100 MHz ............................................ 204

5-7

GPMC/NOR Flash Switching Characteristics—Synchronous Mode—100 MHz ....................................... 204

5-8

GPMC/NOR Flash Timing Conditions—Synchronous Mode—66 MHz.................................................. 211

5-9

GPMC/NOR Flash Timing Requirements—Synchronous Mode—66 MHz ............................................. 212

5-10

GPMC/NOR Flash Switching Characteristics—Synchronous Mode—66 MHz ......................................... 212

5-11

GPMC/NOR Flash Timing Conditions—Asynchronous Mode ............................................................ 221

5-12

GPMC/NOR Flash—Asynchronous Mode—Internal Parameters ........................................................ 222

5-13

GPMC/NOR Flash Timing Requirements—Asynchronous Mode ........................................................ 222

5-14

GPMC/NOR Flash Switching Characteristics—Asynchronous Mode.................................................... 222

5-15

GPMC/NAND Flash Timing Conditions—Asynchronous Mode........................................................... 229

14

List of Tables

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5-16

GPMC/NAND—Asynchronous Mode—Internal Parameters .............................................................. 230

5-17

GPMC/NAND Flash Timing Requirements—Asynchronous Mode....................................................... 230

5-18

GPMC/NAND Flash Switching Characteristics—Asynchronous Mode .................................................. 230

5-19

EMIF Timing Conditions—DDR Mode ....................................................................................... 233

5-20

EMIF Timing Requirements—DDR Mode ................................................................................... 234

5-21

EMIF Switching Characteristics—DDR Mode............................................................................... 235

5-22

EMIF Timing Conditions—DDR Mode ....................................................................................... 237

5-23

EMIF Timing Requirements—DDR Mode ................................................................................... 237

5-24

EMIF Switching Characteristics—DDR Mode............................................................................... 238

5-25

LPDDR2 Timing Requirements Correspondence Between Data Manual and LPDDR2 JEDEC

Standard—(JESD209-2A) ..................................................................................................... 250

5-26

LPDDR2 Switching Characteristics Correspondence Between Data Manual and LPDDR2 JEDEC

Standard—(JESD209-2A) ..................................................................................................... 250

5-27

CSI21 and CSI22 Timing Conditions—High-Speed Mode ................................................................ 253

5-28

CSI21 and CSI22 Timing Requirements—High-Speed Mode ............................................................ 253

5-29

CSI21 and CSI22 Timing Conditions—Low-Power and Ultralow-Power Modes ....................................... 254

5-30

CSI21 and CSI22 Timing Requirements—Low-Power and Ultralow-Power Modes ................................... 254

5-31

CCP2—CSI22—Timing Conditions........................................................................................... 255

5-32

CCP2—CSI22—Timing Requirements....................................................................................... 255

5-33

CPI Timing Conditions—Video and Graphics Digitizer 1.8-V Mode ..................................................... 257

5-34

CPI Timing Requirements—Video and Graphics Digitizer 1.8-V Mode ................................................. 257

5-35

DISPC Timing Conditions—QXGA SDR Mode ............................................................................. 260

5-36

DISPC Switching Characteristics—QXGA SDR Mode .................................................................... 261

5-37

DSS—RFBI Timing Conditions—LCD Panel................................................................................ 263

5-38

DSS—RFBI Timing Requirements—LCD Panel............................................................................ 263

5-39

DSS—RFBI Switching Characteristics—LCD Panel ....................................................................... 263

5-40

DSS—RFBI Registers Configuration—LCD Panel ......................................................................... 265

5-41

DSS—RFBI Timing Conditions—Pico DLP ................................................................................. 267

5-42

DSS—RFBI Switching Characteristics—Pico DLP ......................................................................... 267

5-43

DSS—RFBI Register Configuration—Pico DLP ............................................................................ 269

5-44

DSS—DSI Switching Characteristics—High-Speed Mode ................................................................ 270

5-45

DSS—DSI Timing Conditions—Low-Power and Ultralow-Power Modes................................................ 271

5-46

DSI Switching Characteristics—Low-Power and Ultralow-Power Modes ............................................... 271

5-47

McBSP1, 2 Timing Conditions—I2S/PCM ................................................................................... 273

5-48

McBSP1, 2 Timing Requirements—I2S/PCM—Master Mode ............................................................ 273

5-49

McBSP1, 2 Switching Characteristics—I2S/PCM—Master Mode........................................................ 274

5-50

McBSP1, 2 Timing Requirements—I2S/PCM—Slave Mode.............................................................. 275

5-51

McBSP1, 2 Switching Characteristics—I2S/PCM—Slave Mode ......................................................... 275

5-52

McBSP1, McBSP2, and McBSP3 Set#1 Timing Conditions—TDM / Half-Cycle....................................... 277

5-53

McBSP1, McBSP2, and McBSP3 Set#1 Timing Requirements—TDM / Half-Cycle—Master Mode ................ 277

5-54

McBSP1, McBSP2, and McBSP3 Set#1 Switching Characteristics—TDM / Half-Cycle—Master Mode............ 278

5-55

McBSP1, 2, and 3 Set#1 Timing Requirements—TDM / Half-Cycle—Slave Mode.................................... 278

5-56

McBSP1, 2, and 3 Set#1 Switching Characteristics—TDM / Half-Cycle—Slave Mode ............................... 279

5-57

McBSP1, McBSP2, and McBSP3 Set#1 Timing Conditions—TDM / Half-Cycle....................................... 281

5-58

McBSP1, McBSP2, and McBSP3 Set#1 Timing Requirements—TDM / Half-Cycle—Master Mode ................ 281

5-59

McBSP1, McBSP2, and McBSP3 Set#1 Switching Characteristics—TDM / Half-Cycle—Master Mode............ 282

5-60

McBSP1, McBSP2, and McBSP3 Set#1 Timing Requirements—TDM / Half-Cycle—Slave Mode.................. 282

5-61

McBSP1, 2, and 3 Set#1 Switching Characteristics—TDM / Half-Cycle—Slave Mode ............................... 283

5-62

McBSP3 Timing Conditions—I2S/PCM ...................................................................................... 284

Copyright © 2012–2013, Texas Instruments Incorporated

List of Tables

15

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5-63

McBSP3 Timing Requirements—I2S/PCM—Master Mode ............................................................... 285

5-64

McBSP3 Switching Characteristics—I2S/PCM—Master Mode ........................................................... 286

5-65

McBSP3 Timing Requirements—I2S/PCM—Slave Mode ................................................................. 287

5-66

McBSP3 Switching Characteristics—I2S/PCM—Slave Mode ............................................................ 288

5-67

McBSP4 Timing Conditions—I2S/PCM ...................................................................................... 290

5-68

McBSP4 Timing Requirements—I2S/PCM—Master Mode ............................................................... 290

5-69

McBSP4 Switching Characteristics—I2S/PCM—Master Mode ........................................................... 290

5-70

McBSP4 Timing Requirements—I2S/PCM—Slave Mode ................................................................. 291

5-71

McBSP4 Switching Characteristics—I2S/PCM—Slave Mode ............................................................ 292

5-72

McBSP4 Timing Conditions—I2S/PCM ...................................................................................... 292

5-73

McBSP4 Timing Requirements—I2S/PCM—Master Mode ............................................................... 292

5-74

McBSP4 Switching Characteristics—I2S/PCM—Master Mode ........................................................... 293

5-75

McBSP4 Timing Requirements—I2S/PCM—Slave Mode ................................................................. 293

5-76

McBSP4 Switching Characteristics—I2S/PCM—Slave Mode ............................................................ 294

5-77

McASP Timing Conditions ..................................................................................................... 295

5-78

McASP Switching Characteristics ............................................................................................ 296

5-79

McSPI1 Timing Conditions—Slave Mode ................................................................................... 298

5-80

McSPI1 Timing Requirements—Slave Mode ............................................................................... 298

5-81

McSPI1 Switching Characteristics—Slave Mode ........................................................................... 299

5-82

McSPI2 and McSPI4 Timing Conditions—Slave Mode .................................................................... 299

5-83

McSPI2 and McSPI4 Timing Requirements—Slave Mode ................................................................ 300

5-84

McSPI2 and McSPI4 Switching Characteristics—Slave Mode ........................................................... 300

5-85

McSPI3 Timing Conditions—Slave Mode ................................................................................... 301

5-86

McSPI3 Timing Requirements—Slave Mode ............................................................................... 301

5-87

McSPI3 Switching Characteristics—Slave Mode ........................................................................... 302

5-88

McSPI1 Timing Conditions—Master Mode .................................................................................. 304

5-89

McSPI1 Timing Requirements—Master Mode .............................................................................. 304

5-90

McSPI1 Switching Requirements—Master Mode .......................................................................... 304

5-91

McSPI2 Timing Conditions—Master Mode—24 MHz ...................................................................... 305

5-92

McSPI2 Timing Requirements—Master Mode .............................................................................. 306

5-93

McSPI2 Switching Requirements—Master Mode .......................................................................... 306

5-94

McSPI2 Timing Conditions—Master Mode—48 MHz ...................................................................... 307

5-95

McSPI2 Timing Requirements—Master Mode .............................................................................. 307

5-96

McSPI2 Switching Requirements—Master Mode .......................................................................... 307

5-97

McSPI3 Timing Conditions—Master Mode .................................................................................. 308

5-98

McSPI3 Timing Requirements—Master Mode .............................................................................. 309

5-99

McSPI3 Switching Requirements—Master Mode .......................................................................... 309

5-100

McSPI4 Timing Conditions—Master Mode .................................................................................. 310

5-101

McSPI4 Timing Requirements—Master Mode .............................................................................. 310

5-102

McSPI4 Switching Requirements—Master Mode .......................................................................... 310

5-103

DMIC Timing Conditions—Master/Receive Mode .......................................................................... 314

5-104

DMIC Timing Requirements—Master/Receive Mode ...................................................................... 316

5-105

DMIC Switching Characteristics—Master/Receive Mode ................................................................. 316

5-106

McPDM Timing Conditions .................................................................................................... 317

5-107

McPDM Timing Requirements—Master and Receive SDR Mode ....................................................... 317

5-108

McPDM Switching Characteristics—Master and Transmit SDR Mode .................................................. 318

5-109

ABE SlimBus1, SlimBus2 Timing Conditions ............................................................................... 319

5-110

ABE SlimBus1, SlimBus2 Timing Requirements ........................................................................... 320

16

List of Tables

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5-111

ABE SlimBus1, SlimBus2 Switching Characteristics....................................................................... 320

5-112

ABE SlimBus1, SlimBus2 Timing Conditions ............................................................................... 321

5-113

ABE SlimBus1, SlimBus2 Timing Requirements ........................................................................... 321

5-114

ABE SlimBus1, SlimBus2 Switching Characteristics....................................................................... 322

5-115

HSI1 Timing Conditions—Transmit and Receive Modes—1.2 V ......................................................... 323

5-116

HSI1 Timing Requirements—Receive Mode—1.2 V....................................................................... 323

5-117

HSI1 Switching Characteristics—Transmit Mode—1.2 V ................................................................. 324

5-118

HSI1 Timing Conditions—Transmit and Receive Modes—1.8 V ......................................................... 324

5-119

HSI1 Timing Requirements—Receive Mode—1.8 V....................................................................... 324

5-120

HSI1 Switching Characteristics—Transmit Mode—1.8 V ................................................................. 325

5-121

HSI1 Additional Switching Characteristics—Transmit Mode—1.8 V—OPP100 ........................................ 325

5-122

HSI2 Timing Conditions—Transmit and Receive Modes—1.2 V ......................................................... 326

5-123

HSI2 Timing Requirements—Receive Mode—1.2 V....................................................................... 326

5-124

HSI2 Switching Characteristics—Transmit Mode—1.2 V ................................................................. 327

5-125

HSI2 Timing Conditions—Transmit and Receive Modes—1.8 V ......................................................... 327

5-126

HSI2 Timing Requirements—Receive Mode—1.8 V....................................................................... 328

5-127

HSI2 Switching Characteristics—Transmit Mode—1.8 V ................................................................. 328

5-128

HSI2 Additional Switching Characteristics—Transmit Mode—1.8 V—OPP100 ........................................ 328

5-129

High-Speed USB USBA0 Timing Conditions—ULPI SDR—Slave Mode—1.8 V ...................................... 330

5-130

High-Speed USB USBA0 Timing Requirements—ULPI SDR—Slave Mode—1.8 V .................................. 330

5-131

High-Speed HSUSB USBA0 Switching Characteristics—ULPI SDR—Slave Mode—1.8 V .......................... 331

5-132

Low- / Full-Speed USBB1 Timing Conditions—Bidirectional Standard 4-pin Mode—1.8 V .......................... 332

5-133

Low- / Full-Speed USBB1 Timing Requirements—Bidirectional Standard 4-pin Mode—1.8 V ...................... 332

5-134

Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional Standard 4-pin Mode—1.8 V .................. 333

5-135

Low- / Full-Speed USBB1 Timing Conditions—Bidirectional TLL 4-pin Mode—1.8 V................................. 334

5-136

Low- / Full-Speed USBB1 Timing Requirements—Bidirectional TLL 4-pin Mode—1.8 V............................. 334

5-137

Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional TLL 4-pin Mode—1.8 V ........................ 334

5-138

Low- / Full-Speed USBB1 Timing Conditions—Bidirectional Standard 3-pin Mode—1.8 V .......................... 335

5-139

Low- / Full-Speed USBB1 Timing Requirements—Bidirectional Standard 3-pin Mode—1.8 V ...................... 336

5-140

Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional Standard 3-pin Mode—1.8 V .................. 336

5-141

Low- / Full-Speed USBB1 Timing Conditions—Bidirectional TLL 3-pin Mode—1.8 V................................. 336

5-142

Low- / Full-Speed USBB1 Timing Requirements—Bidirectional TLL 3-pin Mode—1.8 V............................. 337

5-143

Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional TLL 3-pin Mode—1.8 V ........................ 337

5-144

High-Speed USBB1 Timing Conditions—ULPI SDR Mode—1.8 V ...................................................... 338

5-145

High-Speed USBB1 Timing Requirements—ULPI SDR Mode—Slave Mode—1.8 V ................................. 338

5-146

High-Speed USBB1 Switching Characteristics—ULPI SDR Mode—Slave Mode—1.8 V............................. 339

5-147

High-Speed USBB1 Timing Conditions—ULPI TLL Mode—Master Mode—1.8 V..................................... 340

5-148

High-Speed USBB1 Timing Requirements—ULPI TLL Mode—Master Mode—1.8 V................................. 340

5-149

High-Speed USBB1 Switching Characteristics—ULPI TLL Mode—Master Mode—1.8 V ............................ 341

5-150

High-Speed USBB1—HSIC DDR Timing Conditions—1.2 V ............................................................. 342

5-151

High-Speed USBB1 Timing Requirements—HSIC DDR Receive Mode—1.2 V ....................................... 342

5-152

High-Speed USBB1 Switching Characteristics—HSIC DDR Transmit Mode—1.2 V.................................. 342

5-153

Low- / Full-Speed USBB2 Timing Conditions—Bidirectional Standard 4-pin Mode—1.8 V .......................... 343

5-154

Low- / Full-Speed USBB2 Timing Requirements—Bidirectional Standard 4-pin Mode—1.8 V ...................... 344

5-155

Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional Standard 4-pin Mode—1.8 V .................. 344

5-156

Low- / Full-Speed USBB2 Timing Conditions—Bidirectional TLL 4-pin Mode—1.8 V................................. 345

5-157

Low- / Full-Speed USBB2 Timing Requirements—Bidirectional TLL 4-pin Mode—1.8 V............................. 345

5-158

Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional TLL 4-pin Mode—1.8 V ........................ 345

Copyright © 2012–2013, Texas Instruments Incorporated

List of Tables

17

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5-159

Low- / Full-Speed USBB2 Timing Conditions—Bidirectional Standard 3-pin Mode—1.8 V .......................... 346

5-160

Low- / Full-Speed USBB2 Timing Requirements—Bidirectional Standard 3-pin Mode—1.8 V ...................... 346

5-161

Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional Standard 3-pin Mode—1.8 V .................. 347

5-162

Low- / Full-Speed USBB2 Timing Conditions—Bidirectional TLL 3-pin Mode—1.8 V................................. 347

5-163

Low- / Full-Speed USBB2 Timing Requirements—Bidirectional TLL 3-pin Mode—1.8 V............................. 348

5-164

Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional TLL 3-pin Mode—1.8 V ........................ 348

5-165

Low- / Full-Speed USBB2 Timing Conditions—Bidirectional 2-pin Mode—1.8 V ...................................... 349

5-166

Low- / Full-Speed USBB2 Timing Requirements—Bidirectional 2-pin Mode—1.8 V .................................. 349

5-167

High-Speed USBB2 Timing Conditions—ULPI SDR Mode ............................................................... 350

5-168

High-Speed USBB2 Timing Requirements—ULPI SDR Mode—Slave Mode .......................................... 350

5-169

High-Speed USBB2 Switching Characteristics—ULPI SDR Mode—Slave Mode...................................... 350

5-170

High-Speed USBB2 Timing Conditions—ULPI TLL Mode—Master Mode.............................................. 351

5-171

High-Speed USBB2 Timing Requirements—ULPI TLL Mode—Master Mode.......................................... 352

5-172

High-Speed USBB2 Switching Characteristics—ULPI TLL Mode—Master Mode ..................................... 352

5-173

High-Speed USBB2—HSIC DDR Timing Conditions—1.2 V ............................................................. 353

5-174

High-Speed USBB2 Timing Requirements—HSIC DDR Receive Mode—1.2 V ....................................... 354

5-175

High-Speed USBB2 Switching Characteristics—HSIC DDR Transmit Mode—1.2 V.................................. 354

5-176

I2C and SmartReflex—Standard and Fast Modes.......................................................................... 355

5-177

I2C and SmartReflex—High-Speed Mode ................................................................................... 356

5-178

I2C and SmartReflex Correspondence Standard vs Data Manual Timing References ................................ 357

5-179

HDQ/1-Wire Timing Requirements—HDQ Mode ........................................................................... 358

5-180

HDQ Sampling Cases .......................................................................................................... 358

5-181

HDQ/1-Wire Switching Characteristics—HDQ Mode ...................................................................... 358

5-182

HDQ/1-Wire Timing Requirements—1-Wire Mode ......................................................................... 359

5-183

HDQ/1-Wire Switching Characteristics—1-Wire Mode .................................................................... 359

5-184

UART IO Settings References ................................................................................................ 361

5-185

UART Switching Characteristics .............................................................................................. 364

5-186

UART3 IrDA Signaling Rate and Pulse Duration with 3/16th Encoding—Receive Mode.............................. 368

5-187

UART3 IrDA Rise and Fall Times—Receive Mode ........................................................................ 368

5-188

UART3 IrDA Signaling Rate and Pulse Duration with 3/16th Encoding—Transmit Mode ............................. 369

5-189

MMC/SD/SDIO 1 Interface Timing Conditions—SD Identification and Standard SD Mode .......................... 370

5-190

MMC/SD/SDIO 1 Interface Timing Requirements—SD Identification and Standard SD Mode ...................... 371

5-191

MMC/SD/SDIO 1 Interface Switching Characteristics—SD Identification and Standard SD Mode .................. 371

5-192

MMC/SD/SDIO 1 Interface Timing Conditions—High-Speed SD Mode ................................................. 372

5-193

MMC/SD/SDIO 1 Interface Timing Requirements—High-Speed SD Mode ............................................. 373

5-194

MMC/SD/SDIO 1 Interface Switching Characteristics—High-Speed SD Mode ........................................ 373

5-195

MMC/SD/SDIO 1 Interface Timing Conditions—High-Speed SDR50 Mode ............................................ 375

5-196

MMC/SD/SDIO 1 Interface Timing Requirements—High-Speed SDR50 Mode ........................................ 375

5-197

MMC/SD/SDIO 1 Interface Switching Characteristics—High-Speed SDR50 Mode ................................... 376

5-198

MMC/SD/SDIO 1 Interface Timing Conditions—High-Speed SD Mode—DDR50 ..................................... 377

5-199

MMC/SD/SDIO 1 Interface Timing Requirements—High-Speed SD Mode—DDR50 ................................. 377

5-200

MMC/SD/SDIO 1 Interface Switching Characteristics—High-Speed SD Mode—DDR50 ............................. 378

5-201

MMC/SD/SDIO 2 Interface Timing Conditions—High-Speed SDR JC64 Mode ........................................ 379

5-202

MMC/SD/SDIO 2 Interface Timing Requirements—High-Speed SDR JC64 Mode .................................... 380

5-203

MMC/SD/SDIO Interface 2 Switching Characteristics—High-Speed SDR JC64 Mode ............................... 380

5-204

MMC/SD/SDIO 2 Interface Timing Conditions—High-Speed DDR JC64 Mode........................................ 382

5-205

MMC/SD/SDIO 2 Interface Timing Requirements—High-Speed DDR JC64 Mode.................................... 382

5-206

MMC/SD/SDIO 2 Interface Switching Characteristics—High-Speed DDR JC64 Mode ............................... 383

18

List of Tables

Copyright © 2012–2013, Texas Instruments Incorporated

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5-207

MMC/SD/SDIO 2 Interface Timing Conditions—Standard SDR JC64 Mode ........................................... 384

5-208

MMC/SD/SDIO 2 Interface Timing Requirements—Standard SDR JC64 Mode ....................................... 385

5-209

MMC/SD/SDIO 2 Interface Switching Characteristics—Standard SDR JC64 Mode................................... 385

5-210

MMC/SD/SDIO 3, 4, and 5 Interface Timing Conditions—High-Speed SDIO Mode................................... 386

5-211

MMC/SD/SDIO 3, 4, and 5 Interface Timing Requirements—High-Speed SDIO Mode............................... 387

5-212

MMC/SD/SDIO 3, 4, and 5 Interface Switching Characteristics—High-Speed SDIO Mode .......................... 387

5-213

TPIU Timing Conditions—PLL DDR Transmit Mode....................................................................... 389

5-214

TPIU Switching Characteristics—PLL DDR Transmit Mode .............................................................. 390

5-215

STM Timing Conditions—Lauterbach DDR Transmit Mode .............................................................. 391

5-216

STM Switching Characteristics—Lauterbach DDR Transmit Mode ...................................................... 391

5-217

STM Timing Conditions—MIPI DDR Transmit Mode ...................................................................... 392

5-218

STM Switching Characteristics—MIPI DDR Transmit Mode .............................................................. 392

5-219

STM Timing Conditions—MIPI SDR Transmit Mode....................................................................... 394

5-220

STM Switching Characteristics—MIPI SDR Transmit Mode .............................................................. 394

5-221

JTAG Timing Conditions—Free-running Clock Mode...................................................................... 395

5-222

JTAG Timing Requirements—Free-running Clock Mode.................................................................. 396

5-223

JTAG Switching Characteristics—Free-running Clock Mode ............................................................. 396

5-224

JTAG Timing Conditions—Adaptive Clock Mode........................................................................... 397

5-225

JTAG Timing Requirements—Adaptive Clock Mode....................................................................... 397

5-226

JTAG Switching Characteristics—Adaptive Clock Mode .................................................................. 398

5-227

cJTAG Timing Conditions—Normal Mode................................................................................... 399

5-228

cJTAG Timing Requirements—Normal Mode............................................................................... 399

5-229

cJTAG Switching Characteristics—Normal Mode .......................................................................... 400

6-1

Thermal Resistance Characteristics.......................................................................................... 401

6-2

Temperature Sensor Characteristics ......................................................................................... 403

7-1

Nomenclature Description ..................................................................................................... 405

A-1

PCB Stackup—8 Layers ....................................................................................................... 408

A-2

PCB Stackup—10 Layers...................................................................................................... 409

A-3

Waveform Parameters ......................................................................................................... 419

A-4

SDMMC Component Reference .............................................................................................. 427

A-5

Keypad Components Reference .............................................................................................. 427

A-6

JTAG Component Reference ................................................................................................. 428

A-7

Length Mismatch Guidelines of Differential Lines .......................................................................... 431

A-8

Length Mismatch Guidelines for CSI-2 @ 1.0 Gbps ....................................................................... 438

A-9

Length Mismatch Guidelines for CSI-2 @ 824 Mbps ...................................................................... 438

A-10

Length Mismatch Guidelines for CSI-2 @ 800 Mbps ...................................................................... 438

A-11

Length Mismatch Guidelines for DSI1 @ 900 Mbps ....................................................................... 440

A-12

Length Mismatch Guidelines for DSI1 @ 824 Mbps ....................................................................... 440

A-13

USB Optimized Trace Length ................................................................................................. 441

A-14

USB Trace Length With N Multiple ........................................................................................... 442

A-15

USB Component References ................................................................................................. 443

Copyright © 2012–2013, Texas Instruments Incorporated

List of Tables

19





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Multimedia Device

Check for Samples: OMAP4470

1

Introduction

NOTE

OMAP™ 4 processors are intended for manufacturers of Smartphones and other mobile

devices, as well as enterprise, industrial, and consumer markets.

This Data Manual describes the electrical and mechanical specifications of the OMAP4470 processor. It

consists of the following sections:

•

A description of the device terminals: ball assignments, electrical characteristics, multiplexing modes,

and signal descriptions (Section 2)

•

A presentation of the required electrical characteristics: absolute maximum ratings, operating

conditions, dc characteristics, voltage decoupling capacitances, and device power-up, power-down and

power-off sequences (Section 3)

•

The clock specifications: characteristics of the input and output clocks, PLL and DLL specifications

(Section 4)

•

The timing requirements and switching characteristics (ac timings) of the interfaces (Section 5)

•

A description of the thermal management, thermal resistance characteristics (Section 6)

•

A description of the device nomenclature and mechanical data (Section 7)

•

The OMAP4470 processor multimedia device PCB guideline (Section A)

•

A glossary of the acronyms and abbreviations used in the Data Manual (Section B)

1.1

About This Manual

1

FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can

radiate radio frequency energy and has not been tested for compliance with the limits of computing

devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable

protection against radio frequency interference. Operation of this equipment in other environments may

cause interference with radio communications, in which case the user at his own expense will be

required to take whatever measures may be required to correct this interference.

Information About Cautions and Warnings

This book may contain cautions and warnings.

CAUTION

This is an example of a caution statement.

A caution statement describes a situation that could potentially damage your software or

equipment.

1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to

Copyright © 2012–2013, Texas Instruments Incorporated

specifications per the terms of the Texas Instruments standard warranty. Production

processing does not necessarily include testing of all parameters.





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

WARNING

This is an example of a warning statement.

A warning statement describes a situation that could potentially cause harm to

you.

The information in a caution or a warning is provided for your protection. Please read each caution and

warning carefully.

1.2

OMAP4470 MIPI® Disclaimer

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or

controlled by any of the authors or developers of this material or MIPI. The material contained herein is

provided on an “AS IS” basis and to the maximum extent permitted by applicable law, this material is

provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI

hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not

limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular

purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses,

and of lack of negligence.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET

POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO

THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR

DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO

ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST

PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT,

INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR

OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION

OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE

NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is

further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the

contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;

and (c) does not certify, test, or in any manner investigate products or services or any claims of

compliance with the contents of this Document.

The use or implementation of the contents of this Document may involve or require the use of intellectual

property rights ("IPR") including (but not limited to) patents, patent applications, or copyrights owned by

one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for

IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents

of this Document or otherwise. Questions pertaining to this document, or the terms or conditions of its

provision, should be addressed to:

MIPI Alliance, Inc. c/o IEEE-ISTO 445 Hoes Lane Piscataway, NJ 08854 Attn: Board Secretary 252 Read

This First SWPU231M–July 2010–Revised November 2010 Copyright ©

1.3

Trademarks

OMAP, TMS320DMC64x, C64x, ICECrusher, ICEPick and SmartReflex are trademarks of Texas

Instruments Incorporated. PicoDLP is a registered trademark of Texas Instruments Incorporated.

ARM, Jazelle, and Thumb are registered trademarks of ARM Limited.

ETM, ETB, ARM9, CoreSight, ISA, Cortex, and Neon are trademarks of ARM Limited.

Java is a trademark of Sun Microsystems, Inc.

Bluetooth is a registered trademark of Bluetooth SIG, Inc. and is licensed to Texas Instruments.

Copyright © 2012–2013, Texas Instruments Incorporated

Introduction

21

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

HDQ is a trademark of Benchmarq.

1-Wire is a registered trademark of Dallas Semiconductor.

Windows, WinMobile, and Direct3D are trademarks of Microsoft Corporation in the United States and

other countries.

USSE and POWERVR are trademarks or registered trademarks of Imagination Technologies Ltd.

Mentor Graphics is a registered trademark of Mentor Graphics Corporation or its affiliated companies in

the United States and other countries.

OpenGL is a trademark of Silicon Graphics, Inc.

OpenVG and OpenMAX are trademarks of Khronous Group, Inc.

Arteris is a trademark of Arteris, Inc.

RealVideo is a registered trademark of RealNetworks, Inc.

SD is a registered trademark of Toshiba Corporation.

eSD is a trademark of SD Association.

MMC and eMMC are trademarks of MultiMediaCard Association.

SonicsMX, Sonics3220 are trademarks or registered trademarks of Sonics, Inc.

JTAG is a registered trademark of JTAG Technologies, Inc.

Linux is a registered trademark of Linus Torvalds.

On2 is a registered trademark of On2 Technologies.

Symbian and all Symbian-based trademarks and logos are trademarks of Symbian Software Limited.

Synopsys is a registered trademark of Synopsys, Inc.

I2S is a trademark of Phillips Electronics.

I2C is a trademark of Phillips Semiconductor Corp.

SLIMbus and MIPI are registered trademarks of the Mobile Industry Processor Interface (MIPI) Alliance.

Flex-OneNAND and OneNAND are trademarks of SAMSUNG Electronics, Corporation.

Palm OS is a registered trademark of Palm Inc.

All other trademarks are the property of their respective owners.

1.4

Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the

respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views;

see TI's Terms of Use.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki.

Established to help developers get started with Embedded Processors from Texas

Instruments and to foster innovation and growth of general knowledge about the hardware

and software surrounding these devices.

22

Introduction

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

1.5

History

The following table summarizes the OMAP4470 Public DM versions.

Version

Literature Number

Date

Notes

A

SWPS048A

January 2013

See (1)

(1) OMAP4470 Multimedia Device Silicon Revision 1.0 Data Manual, public version A (SWPS048A) – Released to the public domain.

Copyright © 2012–2013, Texas Instruments Incorporated

Introduction

23

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

2

Terminal Description

2.1

Terminal Assignments

Figure 2-1 and Figure 2-2 show the ball locations for the 547-ball plastic ball grid array (PBGA) package and are used in conjunction with all tables in this chapter to locate signal names and ball grid numbers.

AH

AG

AF

AE

AD

AC

AB

AA

Y

W

V

U

T

R

P

N

M

L

K

J

H

G

F

E

D

C

B

A

1

3

5

7

9

11

13

15

17

19

21

23

25

27

2

4

6

8

10

12

14

16

18

20

22

24

26

28

SWPS039-001

Figure 2-1. S-PBGA-N547 Package (Bottom View)

NOTE

The following bottom balls are unconnected: A28 / B1 / B28.

These balls can be connected to VSS if desired.

NOTE

The following bottom balls are reserved: C5 / C6 / D3 / D4 / D5 / D6 / K21 / K22 / L22 / N7 /

T21 / J7 / A2 / B7 / C7 / D7 / H15.

These balls must be left unconnected.

24

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

AJ

AH

AG

AF

AE

AD

AC

AB

AA

Y

W

V

U

T

R

P

N

M

L

K

J

H

G

F

E

D

C

B

A

29

27

25

23

21

19

17

15

13

11

9

7

5

3

1

28

26

24

22

20

18

16

14

12

10

8

6

4

2

SWPS041-004

Figure 2-2. S-PBGA-N547 Package (Top View)

NOTE

The following top balls are unconnected: A1 / A29 / AJ1 / AJ29.

2.2

Ball Characteristics

Table 2-1 describes the terminal characteristics and the signals multiplexed on each ball. The following list describes the table column headers:

1. BALL BOTTOM: Ball number(s) on the bottom side associated with each signal(s) on the bottom.

2. BALL TOP: Ball number(s) on the top side associated with each signal(s) on the top.

3. PIN NAME: Names of signals multiplexed on each ball (also notice that the name of the pin is the

signal name in mode 0).

NOTE

Table 2-1 does not take into account subsystem multiplexing signals. Subsystem

multiplexing signals are described in Section 2.4, Signal Descriptions.

NOTE

In the safe_mode, the buffer is configured in high-impedance.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

25

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

4. MODE: Multiplexing mode number:

(a) Mode 0 is the primary mode; this means that when mode 0 is set, the function mapped on the ball

corresponds to the name of the ball. There is always a function mapped on the primary mode. The

primary mode is not necessarily the default mode.

NOTE

The default mode is the mode at the release of the reset; also see the RESET REL.

MODE column.

(b) Modes 1 to 7 are possible modes for alternate functions. On each ball, some modes are effectively

used for alternate functions, while some modes are not used and correspond to a safe mode per

design implementation.

5. TYPE: Signal type and direction:

–

I = Input

–

O = Output

–

I/O = Input/Output

–

D = Open drain

–

DS = Differential

–

A = Analog

–

PWR = Power

–

GND = Ground

6. BALL RESET STATE: The state of the terminal at power-on reset:

–

0: The buffer drives VOL (pulldown or pullup resistor not activated)

–

0(PD): The buffer drives VOL with an active pulldown resistor.

–

1: The buffer drives VOH (pulldown or pullup resistor not activated)

–

1(PU): The buffer drives VOH with an active pullup resistor.

–

Z: High-impedance

–

L: High-impedance with an active pulldown resistor

–

H: High-impedance with an active pullup resistor

7. BALL RESET REL. STATE: The state of the terminal at the release of the System Control Module

reset (PRCM CORE_PWRON_RET_RST reset signal).

–

0: The buffer drives VOL (pulldown or pullup resistor not activated)

–

0(PD): The buffer drives VOL with an active pulldown resistor.

–

1: The buffer drives VOH (pulldown or pullup resistor not activated)

–

1(PU): The buffer drives VOH with an active pullup resistor.

–

Z: High-impedance

–

L: High-impedance with an active pulldown resistor

–

H: High-impedance with an active pullup resistor

NOTE

For more information on the CORE_PWRON_RET_RST reset signal and its reset sources,

see the Power Reset and Clock Management / PRCM Reset Management Functional

Description section of the OMAP4470 TRM.

8. RESET REL. MODE: This mode is automatically configured at the release of the System Control

Module reset (PRCM CORE_PWRON_RET_RST reset signal).

NOTE

For more information on the CORE_PWRON_RET_RST reset signal and its reset sources,

see the Power Reset and Clock Management / PRCM Reset Management Functional

Description section of the OMAP4470 TRM.

26

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

9. POWER: The voltage supply that powers the terminal I/O buffers.

10. HYS: Indicates if the input buffer is with hysteresis:

–

Yes: With high hysteresis

–

No: Without low hysteresis

NOTE

The hysteresis value is equal to minimum 150 mV for 1.8 V, or minimum 135 mV for 1.2 V,

unless otherwise specified. For more information, see the hysteresis values in Section 3.3,

DC Electrical Characteristics.

11. BUFFER STRENGTH: Drive strength of the associated output buffer.

NOTE

For programmable buffer strength:

–

The default value is given in Table 2-1

–

A note describes all possible values according to the selected mode.

–

The pin is assured to supply up to this amount in steady-state.

12. PULL U/D – TYPE: Denotes the presence of an internal pullup or pulldown resistor. Pullup and

pulldown resistors can be enabled or disabled via software.

NOTE

The pullup/pulldown drive strength is equal to: minimum = 50 μA, typical = 100 μA, maximum

= 250 μA, unless otherwise specified.

13. IO CELL: IO cell information:

–

LVCMOS: The IO buffer receives or drives a standard GPIO signal.

–

Open Drain: The IO buffer outputs an open drain signal.

–

PHY: This is for MIPI D-PHY signals.

–

Analog: For Analog signals

–

SubLVDS: The IO buffer supports the differential mode.

–

Dual Voltage: The IO buffer is designed to support two voltages (for instance, 1.2 V and 1.8 V, or

1.8 V and 3.0 V).

NOTE

Configuring two pins to the same input signal is not supported as it can yield unexpected

results. This can be easily prevented with the proper software configuration. (safe_mode is

not an input signal.)

NOTE

When a pad is set into a multiplexing mode which is not defined by pin multiplexing, this pad

is actually set undriven (high-impedance: Z) with potential pullup or pulldown resistors. Pulls

need to be disabled to have a pure high-impedance.

NOTE

All balls not described in Table 2-1 are not connected.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

27

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

NOTE

In the OMAP4470 device, new far end load settings registers are added for some IOs. This

new feature configures the IO according to the transmission line and the application/

peripheral load. For a full description on these registers, see the System Control Module /

Programming Model / Feature Settings section of the OMAP4470 TRM.

Table 2-1. Ball Characteristics(1)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

C12

-

gpmc_ad0

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat0

D12

-

gpmc_ad1

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat1

C13

-

gpmc_ad2

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat2

D13

-

gpmc_ad3

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat3

C15

-

gpmc_ad4

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat4

sdmmc2_dir_

2

O

dat0

D15

-

gpmc_ad5

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat5

sdmmc2_dir_

2

O

dat1

A16

-

gpmc_ad6

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat6

sdmmc2_dir_

2

O

cmd

B16

-

gpmc_ad7

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

dat7

sdmmc2_clk_

2

I

fdbk

C16

-

gpmc_ad8

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row0

1

I

Voltage

gpio_32

3

IO

sdmmc1_

5

IO

dat0

D16

-

gpmc_ad9

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row1

1

I

Voltage

gpio_33

3

IO

sdmmc1_

5

IO

dat1

28

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

C17

-

gpmc_ad10

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row2

1

I

Voltage

gpio_34

3

IO

sdmmc1_

5

IO

dat2

D17

-

gpmc_ad11

0

IO

H

H

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row3

1

I

Voltage

gpio_35

3

IO

sdmmc1_

5

IO

dat3

C18

-

gpmc_ad12

0

IO

L

L

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col0

1

OD

Voltage

gpio_36

3

IO

Open

Drain

sdmmc1_

5

IO

dat4

D18

-

gpmc_ad13

0

IO

L

L

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col1

1

OD

Voltage

gpio_37

3

IO

Open

Drain

sdmmc1_

5

IO

dat5

C19

-

gpmc_ad14

0

IO

L

L

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col2

1

OD

Voltage

gpio_38

3

IO

Open

Drain

sdmmc1_

5

IO

dat6

D19

-

gpmc_ad15

0

IO

L

L

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col3

1

OD

Voltage

gpio_39

3

IO

Open

Drain

sdmmc1_

5

IO

dat7

B17

-

gpmc_a16

0

O

L

L

0

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row4

1

I

Voltage

gpio_40

3

IO

safe_mode

7

A18

-

gpmc_a17

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row5

1

I

Voltage

gpio_41

3

IO

safe_mode

7

B18

-

gpmc_a18

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row6

1

I

Voltage

gpio_42

3

IO

safe_mode

7

A19

-

gpmc_a19

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row7

1

I

Voltage

gpio_43

3

IO

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

29

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

B19

-

gpmc_a20

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col4

1

OD

Voltage

gpio_44

3

IO

Open

Drain

safe_mode

7

B20

-

gpmc_a21

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col5

1

OD

Voltage

gpio_45

3

IO

Open

Drain

safe_mode

7

A21

-

gpmc_a22

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col6

1

OD

Voltage

gpio_46

3

IO

Open

Drain

safe_mode

7

B21

-

gpmc_a23

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col7

1

OD

Voltage

gpio_47

3

IO

Open

Drain

safe_mode

7

C20

-

gpmc_a24

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_col8

1

OD

Voltage

gpio_48

3

IO

Open

Drain

safe_mode

7

D20

-

gpmc_a25

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

gpio_49

3

IO

Voltage

safe_mode

7

B25

-

gpmc_ncs0

0

O

H

1

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

gpio_50

3

IO

gpmc

Voltage

sys_

4

I

ndmareq0

C21

-

gpmc_ncs1

0

O

H

H

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

gpio_51

3

IO

Voltage

safe_mode

7

D21

-

gpmc_ncs2

0

O

H

H

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

kpd_row8

1

I

Voltage

gpio_52

3

IO

safe_mode

7

C22

-

gpmc_ncs3

0

O

H

H

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

gpmc_dir

1

O

Voltage

gpio_53

3

IO

safe_mode

7

C25

-

gpmc_nwp

0

O

L

0

0

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

dsi1_te0

1

IDS

gpmc

Voltage

gpio_54

3

IO

SubLVDS

sys_

4

I

ndmareq1

30

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

B22

-

gpmc_clk

0

O

L

0

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

gpio_55

3

IO

gpmc

Voltage

sys_

4

I

ndmareq2

sdmmc1_

5

IO

cmd

D25

-

gpmc_nadv_

0

O

L

0

0

vdds_

Yes

6

PU/

LVCMOS

ale

dv_

PD

Dual

gpmc

Voltage

dsi1_te1

1

IDS

SubLVDS

gpio_56

3

IO

sys_

4

I

ndmareq3

sdmmc1_clk

5

O

B11

-

gpmc_noe

0

O

H

1

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_clk

1

O

sdmmc2

Voltage

B12

-

gpmc_nwe

0

O

H

1

0

vdds_

Yes

6

PU/

LVCMOS

dv_

PD

Dual

sdmmc2_

1

IO

sdmmc2

Voltage

cmd

C23

-

gpmc_nbe0_

0

O

L

0

0

vdds_

Yes

6

PU/

LVCMOS

cle

dv_

PD

Dual

gpmc

Voltage

dsi2_te0

1

IDS

SubLVDS

gpio_59

3

IO

D22

-

gpmc_nbe1

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

gpio_60

3

IO

Voltage

safe_mode

7

B26

-

gpmc_wait0

0

I

H

H

0

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

dsi2_te1

1

IDS

gpmc

Voltage

gpio_61

3

IO

SubLVDS

B23

-

gpmc_wait1

0

I

H

H

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

gpio_62

3

IO

Voltage

safe_mode

7

D23

-

gpmc_wait2

0

I

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

gpio_100

3

IO

Voltage

sys_

4

I

ndmareq0

safe_mode

7

A24

-

gpmc_ncs4

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

dsi1_te0

1

IDS

Voltage

gpio_101

3

IO

SubLVDS

sys_

4

I

ndmareq1

safe_mode

7

B24

-

gpmc_ncs5

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

dsi1_te1

1

IDS

Voltage

gpio_102

3

IO

SubLVDS

sys_

4

I

ndmareq2

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

31

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

C24

-

gpmc_ncs6

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

dsi2_te0

1

IDS

Voltage

gpio_103

3

IO

SubLVDS

sys_

4

I

ndmareq3

safe_mode

7

D24

-

gpmc_ncs7

0

O

L

L

7

vdds_

Yes

6

PU/

LVCMOS

dv_c2c

PD

Dual

dsi2_te1

1

IDS

Voltage

gpio_104

3

IO

SubLVDS

safe_mode

7

-

E29

lpddr21_dq0

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

D28

lpddr21_dq1

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B27

lpddr21_dq2

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A27

lpddr21_dq3

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A26

lpddr21_dq4

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B26

lpddr21_dq5

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A25

lpddr21_dq6

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A24

lpddr21_dq7

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B19

lpddr21_dq8

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A19

lpddr21_dq9

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A18

lpddr21_dq10

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A17

lpddr21_dq11

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B17

lpddr21_dq12

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A13

lpddr21_dq13

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A12

lpddr21_dq14

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B12

lpddr21_dq15

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

N28

lpddr21_dq16

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

N29

lpddr21_dq17

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

M29

lpddr21_dq18

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

L28

lpddr21_dq19

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

K28

lpddr21_dq20

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

32

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

-

K29

lpddr21_dq21

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

J29

lpddr21_dq22

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

H29

lpddr21_dq23

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B8

lpddr21_dq24

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A8

lpddr21_dq25

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A7

lpddr21_dq26

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B6

lpddr21_dq27

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B5

lpddr21_dq28

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A5

lpddr21_dq29

0

IO

L

L

0

vddq_

N A

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A4

lpddr21_dq30

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B3

lpddr21_dq31

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ27

lpddr21_ca0

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH27

lpddr21_ca1

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH26

lpddr21_ca2

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH25

lpddr21_ca3

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AJ25

lpddr21_ca4

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AJ20

lpddr21_ca5

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH20

lpddr21_ca6

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH19

lpddr21_ca7

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AJ18

lpddr21_ca8

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH17

lpddr21_ca9

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

A23

lpddr21_dqs0

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

B23

lpddr21_

0

IO

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs0

lpddr2

PDy(3)

-

A20

lpddr21_dqs1

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

B20

lpddr21_

0

IO

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs1

lpddr2

PDy(3)

-

G28

lpddr21_dqs2

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

G29

lpddr21_

0

IO

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs2

lpddr2

PDy(3)

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

33

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

-

B10

lpddr21_dqs3

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

A10

lpddr21_

0

IO

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs3

lpddr2

PDy(3)

-

B22

lpddr21_dm0

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

A21

lpddr21_dm1

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

F28

lpddr21_dm2

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

B11

lpddr21_dm3

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ21

lpddr21_ck

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(3)

-

AH21

lpddr21_nck

0

O

H

H

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(3)

AH28

AH24

lpddr21_ncs0

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AJ24

lpddr21_ncs1

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH23

lpddr21_cke0

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AJ23

lpddr21_cke1

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr21

PDy(2)

-

AH16

lpddr21_vref_

0

PWR

Z

NA

0

vddca_

No

NA

See(4)

NA

ca

vref_

lpddr21

-

B15

lpddr21_vref_

0

PWR

Z

NA

0

vddq_

No

NA

See(4)

NA

dq

vref_

lpddr21

-

L2

lpddr22_dq0

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

M1

lpddr22_dq1

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

N1

lpddr22_dq2

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

U2

lpddr22_dq3

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

V1

lpddr22_dq4

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

W2

lpddr22_dq5

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

W1

lpddr22_dq6

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

Y2

lpddr22_dq7

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AE1

lpddr22_dq8

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AF1

lpddr22_dq9

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AG1

lpddr22_dq10

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AG2

lpddr22_dq11

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

34

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

-

AJ3

lpddr22_dq12

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AH4

lpddr22_dq13

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ5

lpddr22_dq14

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AH6

lpddr22_dq15

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

C2

lpddr22_dq16

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

D1

lpddr22_dq17

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

E1

lpddr22_dq18

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

E2

lpddr22_dq19

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

F2

lpddr22_dq20

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

G1

lpddr22_dq21

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

H1

lpddr22_dq22

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

H2

lpddr22_dq23

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ9

lpddr22_dq24

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ10

lpddr22_dq25

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AH10

lpddr22_dq26

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AH11

lpddr22_dq27

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ12

lpddr22_dq28

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ13

lpddr22_dq29

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AH13

lpddr22_dq30

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AJ14

lpddr22_dq31

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

R29

lpddr22_ca0

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

T29

lpddr22_ca1

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

U29

lpddr22_ca2

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

V29

lpddr22_ca3

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

W28

lpddr22_ca4

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

AC29

lpddr22_ca5

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

AD29

lpddr22_ca6

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

35

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

-

AD28

lpddr22_ca7

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

AE28

lpddr22_ca8

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

AF29

lpddr22_ca9

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

AA1

lpddr22_dqs0

0

O

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

AA2

lpddr22_

0

O

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs0

lpddr2

PDy(3)

-

AD2

lpddr22_dqs1

0

O

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

AD1

lpddr22_

0

O

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs1

lpddr2

PDy(3)

-

K2

lpddr22_dqs2

0

O

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

K1

lpddr22_

0

O

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs2

lpddr2

PDy(3)

-

AH8

lpddr22_dqs3

0

O

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(3)

-

AJ8

lpddr22_

0

O

H

H

0

vddq_

NA

0.1

PUy/

LVCMOS

ndqs3

lpddr2

PDy(3)

-

AB1

lpddr22_dm0

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AC2

lpddr22_dm1

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

L1

lpddr22_dm2

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AH7

lpddr22_dm3

0

IO

L

L

0

vddq_

NA

0.1

PUy/

LVCMOS

lpddr2

PDy(2)

-

AB28

lpddr22_ck

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(3)

-

AB29

lpddr22_nck

0

O

H

H

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(3)

-

Y28

lpddr22_ncs0

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

W29

lpddr22_ncs1

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

AA29

lpddr22_cke0

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

Y29

lpddr22_cke1

0

O

L

L

0

vddca_

NA

0.1

PUy/

LVCMOS

lpddr22

PDy(2)

-

U28

lpddr22_vref_

0

PWR

Z

NA

0

vddca_

No

NA

See(4)

NA

ca

vref_

lpddr22

-

R2

lpddr22_vref_

0

PWR

Z

NA

0

vddq_

No

NA

See(4)

NA

dq

vref_

lpddr22

P3

-

dsi1_dx0

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

P4

-

dsi1_dy0

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

N3

-

dsi1_dx1

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

36

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

N4

-

dsi1_dy1

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

M3

-

dsi1_dx2

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

M4

-

dsi1_dy2

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

L3

-

dsi1_dx3

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

L4

-

dsi1_dy3

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

K3

-

dsi1_dx4

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

K4

-

dsi1_dy4

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi1(21)

PD

SubLVDS

T3

-

dsi2_dx0

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi2(21)

PD

SubLVDS

T4

-

dsi2_dy0

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi2(21)

PD

SubLVDS

U3

-

dsi2_dx1

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi2(21)

PD

SubLVDS

U4

-

dsi2_dy1

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi2(21)

PD

SubLVDS

V3

-

dsi2_dx2

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi2(21)

PD

SubLVDS

V4

-

dsi2_dy2

0

IODS

0

0

0

vdda_

NA

See(9)

PU/

PHY

dsi2(21)

PD

SubLVDS

B9

-

hdmi_hpd

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_63

3

IO

safe_mode

7

B10

-

hdmi_cec

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_64

3

IO

safe_mode

7

A8

-

hdmi_ddc_scl

0

OD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

1p8v

PDy-

Open

gpio_65

3

IO

4

GPIO

Drain

safe_mode

7

4

B8

-

hdmi_ddc_

0

IOD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

sda

1p8v

PDy-

Open

GPIO

Drain

gpio_66

3

IO

4

safe_mode

7

4

C8

-

hdmi_data2x

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

D8

-

hdmi_data2y

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

C9

-

hdmi_data1x

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

D9

-

hdmi_data1y

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

37

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

C10

-

hdmi_data0x

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

D10

-

hdmi_data0y

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

C11

-

hdmi_clockx

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

D11

-

hdmi_clocky

0

ODS

Z

Z

0

vdda_

NA

See(10)

PD(27)

PHY

(26)

hdmi(22)

SubLVDS

FS

R26

-

csi21_dx0

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

gpi_67

3

I

LVCMOS

safe_mode

7

R25

-

csi21_dy0

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

gpi_68

3

I

LVCMOS

safe_mode

7

T26

-

csi21_dx1

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

gpi_69

3

I

LVCMOS

safe_mode

7

T25

-

csi21_dy1

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

gpi_70

3

I

LVCMOS

safe_mode

7

U26

-

csi21_dx2

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

gpi_71

3

I

LVCMOS

safe_mode

7

U25

-

csi21_dy2

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

gpi_72

3

I

LVCMOS

safe_mode

7

V26

-

csi21_dx3

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

cam2_d7(25)

1

I

LVCMOS

gpi_73

3

I

safe_mode

7

V25

-

csi21_dy3

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

cam2_d6(25)

1

I

LVCMOS

gpi_74

3

I

safe_mode

7

W26

-

csi21_dx4

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

cam2_d5(25)

1

I

LVCMOS

gpi_75

3

I

safe_mode

7

W25

-

csi21_dy4

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi21(20)

(16)

PD

SubLVDS

cam2_d4(25)

1

I

LVCMOS

gpi_76

3

I

safe_mode

7

38

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

M26

-

csi22_dx0

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi22(20)

(16)

PD

SubLVDS

cam2_d3(25)

1

I

LVCMOS

cam2_d12(25)

2

I

gpi_77

3

I

safe_mode

7

M25

-

csi22_dy0

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi22(20)

(16)

PD

SubLVDS

cam2_d2(25)

1

I

LVCMOS

cam2_d13(25)

2

I

gpi_78

3

I

safe_mode

7

N26

-

csi22_dx1

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi22(20)

(16)

PD

SubLVDS

cam2_d1(25)

1

I

LVCMOS

cam2_d14(25)

2

I

gpi_79

3

I

safe_mode

7

N25

-

csi22_dy1

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi22(20)

(16)

PD

SubLVDS

cam2_d0(25)

1

I

LVCMOS

cam2_d15(25)

2

I

gpi_80

3

I

safe_mode

7

N27

-

csi22_dx2

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi22(20)

(16)

PD

SubLVDS

cam2_fid(25)

2

I

LVCMOS

safe_mode

7

M27

-

csi22_dy2

0

IDS

L

L

7

vdda_

Yes

NA

PU/

PHY

csi22(20)

(16)

PD

SubLVDS

cam2_wen(25)

2

I

LVCMOS

safe_mode

7

T27

-

cam_shutter

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_cam

PD

Dual

cam2_hs(25)

2

I

Voltage

gpio_81

3

IO

safe_mode

7

U27

-

cam_strobe

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_cam

PD

Dual

cam2_vs(25)

2

I

Voltage

gpio_82

3

IO

safe_mode

7

V27

-

cam_

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

globalreset

dv_cam

PD

Dual

Voltage

cam2_pclk(25)

2

I

gpio_83

3

IO

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

39

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AE18

-

usbb1_ulpitll_

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

clk

dv_

(15)

PD

Dual

bank0

Voltage

hsi1_cawake

1

I

gpio_84

3

IO

usbb1_

4

I

ulpiphy_clk

attila_hw_

6

O

dbg20

safe_mode

7

AG19

-

usbb1_ulpitll_

0

I

H

H

7

vdds_

Yes

8

PU/

LVCMOS

stp

dv_

PD

Dual

bank0

Voltage

hsi1_cadata

1

I

mcbsp4_clkr

2

IO

gpio_85

3

IO

usbb1_

4

O

ulpiphy_stp

usbb1_mm_

5

IO

rxdp

attila_hw_

6

O

dbg21

safe_mode

7

AF19

-

usbb1_ulpitll_

0

O

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dir

dv_

PD

Dual

bank0

Voltage

hsi1_caflag

1

I

mcbsp4_fsr

2

IO

gpio_86

3

IO

usbb1_

4

I

ulpiphy_dir

attila_hw_

6

O

dbg22

safe_mode

7

AE19

-

usbb1_ulpitll_

0

O

L

L

7

vdds_

Yes

8

PU/

LVCMOS

nxt

dv_

PD

Dual

bank0

Voltage

hsi1_acready

1

O

mcbsp4_fsx

2

IO

gpio_87

3

IO

usbb1_

4

I

ulpiphy_nxt

usbb1_mm_

5

IO

rxdm

attila_hw_

6

O

dbg23

safe_mode

7

40

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AF18

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat0

dv_

PD

Dual

bank0

Voltage

hsi1_acwake

1

O

mcbsp4_clkx

2

IO

gpio_88

3

IO

usbb1_

4

IO

ulpiphy_dat0

usbb1_mm_

5

IO

txen

attila_hw_

6

O

dbg24

safe_mode

7

AG18

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat1

dv_

PD

Dual

bank0

Voltage

hsi1_acdata

1

O

mcbsp4_dx

2

IO

gpio_89

3

IO

usbb1_

4

IO

ulpiphy_dat1

usbb1_mm_

5

IO

txdat

attila_hw_

6

O

dbg25

safe_mode

7

AE17

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat2

dv_

PD

Dual

bank0

Voltage

hsi1_acflag

1

O

mcbsp4_dr

2

I

gpio_90

3

IO

usbb1_

4

IO

ulpiphy_dat2

usbb1_mm_

5

IO

txse0

attila_hw_

6

O

dbg26

safe_mode

7

AF17

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat3

dv_

PD

Dual

bank0

Voltage

hsi1_caready

1

I

gpio_91

3

IO

usbb1_

4

IO

ulpiphy_dat3

usbb1_mm_

5

IO

rxrcv

attila_hw_

6

O

dbg27

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

41

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AH17

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat4

dv_

PD

Dual

bank0

Voltage

dmtimer8_

1

IO

pwm_evt

abe_mcbsp3

2

I

_dr

gpio_92

3

IO

usbb1_

4

IO

ulpiphy_dat4

attila_hw_

6

O

dbg28

safe_mode

7

AE16

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat5

dv_

PD

Dual

bank0

Voltage

dmtimer9_

1

IO

pwm_evt

abe_mcbsp3

2

IO

_dx

gpio_93

3

IO

usbb1_

4

IO

ulpiphy_dat5

attila_hw_

6

O

dbg29

safe_mode

7

AF16

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat6

dv_

PD

Dual

bank0

Voltage

dmtimer10_

1

IO

pwm_evt

abe_mcbsp3

2

IO

_clkx

gpio_94

3

IO

usbb1_

4

IO

ulpiphy_dat6

abe_dmic_

5

I

din3

attila_hw_

6

O

dbg30

safe_mode

7

AG16

-

usbb1_ulpitll_

0

IO

L

L

7

vdds_

Yes

8

PU/

LVCMOS

dat7

dv_

PD

Dual

bank0

Voltage

dmtimer11_

1

IO

pwm_evt

abe_mcbsp3

2

IO

_fsx

gpio_95

3

IO

usbb1_

4

IO

ulpiphy_dat7

abe_dmic_

5

O

clk3

attila_hw_

6

O

dbg31

safe_mode

7

42

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AF14

-

usbb1_hsic_

0

IO

L

L

7

vdds_

NA

0.1

PUy/

LVCMOS

data

1p2v

PDy(2)

gpio_96

3

IO

safe_mode

7

AE14

-

usbb1_hsic_

0

IO

L

L

7

vdds_

NA

0.1

PUy/

LVCMOS

strobe

1p2v

PDy(2)

gpio_97

3

IO

safe_mode

7

H4

-

gpio_wk0

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

1p8v

(13)

PDy

Dual

gpio_wk0

3

IO

(7)

Voltage

attila_hw_

6

O

dbg1

safe_mode

7

J2

-

gpio_wk1

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

1p8v

(13)

PDy

Dual

gpio_wk1

3

IO

(7)

Voltage

attila_hw_

6

O

dbg2

safe_mode

7

G2

-

gpio_wk2

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

1p8v

(13)

PDy

Dual

gpio_wk2

3

IO

(7)

Voltage

attila_hw_

6

O

dbg3

safe_mode

7

J1

-

gpio_wk3

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_wk3

3

IO

attila_hw_

6

O

dbg4

safe_mode

7

K1

-

gpio_wk4

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_wk4

3

IO

attila_hw_

6

O

dbg5

safe_mode

7

H2

-

gpio_98

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

1p8v

(13)

PDy

Dual

gpio_98

3

IO

(8)

Voltage

safe_mode

7

SubLVDS

H3

-

gpio_99

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

1p8v

(13)

PDy

Dual

gpio_99

3

IO

(8)

Voltage

safe_mode

7

SubLVDS

D2

-

sdmmc1_clk

0

O

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

sdmmc1

(13)

PDy

Dual

dpm_emu19

2

O

(24)

(8)

Voltage

gpio_100

3

IO

safe_mode

7

E3

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

cmd

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

uart1_rx

2

I

gpio_101

3

IO

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

43

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

E4

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat0

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

dpm_emu18

2

O

gpio_102

3

IO

safe_mode

7

E2

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat1

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

dpm_emu17

2

O

gpio_103

3

IO

safe_mode

7

E1

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat2

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

dpm_emu16

2

O

gpio_104

3

IO

jtag_tms_

4

IO

tmsc

safe_mode

7

F4

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat3

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

dpm_emu15

2

O

gpio_105

3

IO

jtag_tck

4

I

safe_mode

7

F3

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat4

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

gpio_106

3

IO

safe_mode

7

F1

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat5

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

gpio_107

3

IO

safe_mode

7

G4

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat6

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

gpio_108

3

IO

safe_mode

7

G3

-

sdmmc1_

0

IO

L

L

7

vdds_

Yes

1

PUy/

LVCMOS

dat7

sdmmc1

(13)

PDy

Dual

(24)

(8)

Voltage

gpio_109

3

IO

safe_mode

7

AD27

-

abe_mcbsp2

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_clkx

dv_

PD

Dual

bank1

Voltage

mcspi2_clk

1

IO

abe_mcasp_

2

O

ahclkx

gpio_110

3

IO

usbb2_mm_

4

IO

rxdm

safe_mode

7

44

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AD26

-

abe_mcbsp2

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_dr

dv_

PD

Dual

bank1

Voltage

mcspi2_somi

1

IO

abe_mcasp_

2

IO

axr

gpio_111

3

IO

usbb2_mm_

4

IO

rxdp

safe_mode

7

AD25

-

abe_mcbsp2

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_dx

dv_

PD

Dual

bank1

Voltage

mcspi2_simo

1

IO

abe_mcasp_

2

O

amute

gpio_112

3

IO

usbb2_mm_

4

IO

rxrcv

safe_mode

7

AC28

-

abe_mcbsp2

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_fsx

dv_

PD

Dual

bank1

Voltage

mcspi2_cs0

1

IO

abe_mcasp_

2

O

afsx

gpio_113

3

IO

usbb2_mm_

4

IO

txen

safe_mode

7

AC26

-

abe_mcbsp1

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_clkx

dv_

PD

Dual

bank1

Voltage

abe_slimbus1

1

IO

_clock

gpio_114

3

IO

safe_mode

7

AC25

-

abe_mcbsp1

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_dr

dv_

PD

Dual

bank1

Voltage

abe_slimbus1

1

IO

_data

gpio_115

3

IO

safe_mode

7

AB25

-

abe_mcbsp1

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_dx

dv_

PD

Dual

bank1

Voltage

sdmmc3_

1

IO

dat2

abe_mcasp_

2

O

aclkx

gpio_116

3

IO

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

45

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AC27

-

abe_mcbsp1

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

_fsx

dv_

PD

Dual

bank1

Voltage

sdmmc3_

1

IO

dat3

abe_mcasp_

2

I

amutein

gpio_117

3

IO

safe_mode

7

AG25

-

abe_pdm_ul_

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

data

dv_

PD

Dual

bank2

Voltage

abe_mcbsp3

1

I

_dr

safe_mode

7

AF25

-

abe_pdm_dl_

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

data

dv_

PD

Dual

bank2

Voltage

abe_mcbsp3

1

IO

_dx

safe_mode

7

AE25

-

abe_pdm_

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

frame

dv_

PD

Dual

bank2

Voltage

abe_mcbsp3

1

IO

_clkx

safe_mode

7

AF26

-

abe_pdm_lb_

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

clk

dv_

PD

Dual

bank2

Voltage

abe_mcbsp3

1

IO

_fsx

safe_mode

7

AH26

-

abe_clks

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

gpio_118

3

IO

bank2

Voltage

safe_mode

7

AE24

-

abe_dmic_

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

clk1

dv_

PD

Dual

bank2

Voltage

gpio_119

3

IO

usbb2_mm_

4

IO

txse0

uart4_cts

5

I

safe_mode

7

AF24

-

abe_dmic_

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

din1

dv_

PD

Dual

bank2

Voltage

gpio_120

3

IO

usbb2_mm_

4

IO

txdat

uart4_rts

5

O

safe_mode

7

46

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AG24

-

abe_dmic_

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

din2

dv_

PD

Dual

bank2

Voltage

slimbus2_

1

IO

clock

abe_mcasp

2

_axr

gpio_121

3

IO

dmtimer11_

5

IO

pwm_evt

safe_mode

7

AH24

-

abe_dmic_

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

din3

dv_

PD

Dual

bank2

Voltage

slimbus2_

1

IO

data

abe_dmic_

2

O

clk2

gpio_122

3

IO

dmtimer9_

5

IO

pwm_evt

safe_mode

7

AB26

-

uart2_cts

0

I

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc3_clk

1

O

bank1

Voltage

gpio_123

3

IO

safe_mode

7

AB27

-

uart2_rts

0

O

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc3_

1

IO

bank1

Voltage

cmd

gpio_124

3

IO

safe_mode

7

AA25

-

uart2_rx

0

I

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc3_

1

IO

bank1

Voltage

dat0

gpio_125

3

IO

safe_mode

7

AA26

-

uart2_tx

0

O

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc3_

1

IO

bank1

Voltage

dat1

gpio_126

3

IO

safe_mode

7

AA27

-

hdq_sio

0

IOD

Z

Z

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

Open

i2c3_sccb

1

OD

Drain

i2c2_sccb

2

OD

gpio_127

3

IO

safe_mode

7

AE28

-

i2c1_scl

0

OD

H

H

0

vdds_

Yes

3

PUx/

LVCMOS

dv_

PDy-

Open

bank2

OD (5)

Drain Dual

Voltage

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

47

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AE26

-

i2c1_sda

0

IOD

H

H

0

vdds_

Yes

3

PUx/

LVCMOS

dv_

PDy-

Open

bank2

OD (5)

Drain Dual

Voltage

C26

-

i2c2_scl

0

OD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

1p8v

PDy-

Open

uart1_rx

1

I

4

GPIO

Drain

gpio_128

3

IO

4

(5)

safe_mode

7

4

D26

-

i2c2_sda

0

IOD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

1p8v

PDy-

Open

uart1_tx

1

O

4

GPIO

Drain

gpio_129

3

IO

4

(5)

safe_mode

7

4

W27

-

i2c3_scl

0

OD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

dv_cam

PDy-

Open

gpio_130

3

IO

4

GPIO

Drain Dual

safe_mode

7

4

(5)

Voltage

Y27

-

i2c3_sda

0

IOD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

dv_cam

PDy-

Open

gpio_131

3

IO

4

GPIO

Drain Dual

safe_mode

7

4

(5)

Voltage

AG21

-

i2c4_scl

0

OD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

dv_

PDy-

Open

gpio_132

3

IO

4

bank5

GPIO

Drain Dual

safe_mode

7

4

(5)

Voltage

AH22

-

i2c4_sda

0

IOD

H

H

7

vdds_

Yes

3

PUx/

LVCMOS

dv_

PDy-

Open

gpio_133

3

IO

4

bank5

GPIO

Drain Dual

safe_mode

7

4

(5)

Voltage

AG9

-

sr_scl

0

OD

H

H

0

vdds_

Yes

3

PUx/

LVCMOS

dv_

PDy-

Open

bank2

OD (5)

Drain Dual

Voltage

AF9

-

sr_sda

0

IOD

H

H

0

vdds_

Yes

3

PUx/

LVCMOS

dv_

PDy-

Open

bank2

OD (5)

Drain Dual

Voltage

AF22

-

mcspi1_clk

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

gpio_134

3

IO

bank3

Voltage

safe_mode

7

AE22

-

mcspi1_somi

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

gpio_135

3

IO

bank3

Voltage

safe_mode

7

AG22

-

mcspi1_simo

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

gpio_136

3

IO

bank3

Voltage

safe_mode

7

AE23

-

mcspi1_cs0

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

gpio_137

3

IO

bank3

Voltage

safe_mode

7

AF23

-

mcspi1_cs1

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

uart1_rx

1

I

bank3

Voltage

gpio_138

3

IO

safe_mode

7

48

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AG23

-

mcspi1_cs2

0

O

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

uart1_cts

1

I

bank3

Voltage

slimbus2_

2

IO

clock

gpio_139

3

IO

safe_mode

7

AH23

-

mcspi1_cs3

0

O

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

(14)

PD

Dual

uart1_rts

1

O

bank3

Voltage

slimbus2_

2

IO

data

gpio_140

3

IO

safe_mode

7

F27

-

uart3_cts_

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

rctx

1p8v

PD

uart1_tx

1

O

gpio_141

3

IO

safe_mode

7

F28

-

uart3_rts_sd

0

O

H

H

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

cam_globalre

2

IO

set

gpio_142

3

IO

safe_mode

7

G27

-

uart3_rx_irrx

0

I

H

H

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

dmtimer8_

1

IO

pwm_evt

cam_shutter

2

O

gpio_143

3

IO

safe_mode

7

G28

-

uart3_tx_irtx

0

O

H

H

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

dmtimer9_

1

IO

pwm_evt

cam_strobe

2

O

gpio_144

3

IO

safe_mode

7

AE5

-

sdmmc5_clk

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

mcspi2_clk

1

IO

bank4

Voltage

gpio_145

3

IO

SubLVDS

sdmmc2_clk

5

O

safe_mode

7

AF5

-

sdmmc5_

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

cmd

dv_

PD

Dual

bank4

Voltage

mcspi2_simo

1

IO

SubLVDS

gpio_146

3

IO

sdmmc2_cm

5

IO

d

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

49

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AE4

-

sdmmc5_

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dat0

dv_

PD

Dual

bank4

Voltage

mcspi2_somi

1

IO

gpio_147

3

IO

sdmmc2_

5

IO

dat0

safe_mode

7

AF4

-

sdmmc5_

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dat1

dv_

PD

Dual

bank4

Voltage

gpio_148

3

IO

sdmmc2_

5

IO

dat1

safe_mode

7

AG3

-

sdmmc5_

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dat2

dv_

PD

Dual

bank4

Voltage

mcspi2_cs1

1

O

gpio_149

3

IO

sdmmc2_

5

IO

dat2

safe_mode

7

AF3

-

sdmmc5_

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dat3

dv_

PD

Dual

bank4

Voltage

mcspi2_cs0

1

IO

gpio_150

3

IO

sdmmc2_

5

IO

dat3

safe_mode

7

AE21

-

mcspi4_clk

0

IO

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc4_clk

1

O

bank5

Voltage

kpd_col6

2

OD

Open

Drain

gpio_151

3

IO

safe_mode

7

AF20

-

mcspi4_simo

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc4_

1

IO

bank5

Voltage

cmd

Open

kpd_col7

2

OD

Drain

gpio_152

3

IO

safe_mode

7

AF21

-

mcspi4_somi

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc4_

1

IO

bank5

Voltage

dat0

kpd_row6

2

I

gpio_153

3

IO

safe_mode

7

50

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AE20

-

mcspi4_cs0

0

IO

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc4_

1

IO

bank5

Voltage

dat3

kpd_row7

2

I

gpio_154

3

IO

safe_mode

7

AG20

-

uart4_rx

0

I

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc4_

1

IO

bank5

Voltage

dat2

kpd_row8

2

I

gpio_155

3

IO

safe_mode

7

AH19

-

uart4_tx

0

O

H

H

7

vdds_

Yes

4

PU/

LVCMOS

dv_

PD

Dual

sdmmc4_

1

IO

bank5

Voltage

dat1

Open

kpd_col8

2

OD

Drain

gpio_156

3

IO

safe_mode

7

AG12

-

usbb2_ulpitll_

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

clk

dv_

(15)

PD

Dual

bank6

Voltage

usbb2_

1

I

ulpiphy_clk

sdmmc4_

2

IO

cmd

gpio_157

3

IO

hsi2_cawake

4

I

safe_mode

7

AF12

-

usbb2_ulpitll_

0

I

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

stp

dv_

PD

Dual

bank6

Voltage

usbb2_

1

O

ulpiphy_stp

sdmmc4_clk

2

O

gpio_158

3

IO

hsi2_cadata

4

I

dispc2_

5

O

data23

safe_mode

7

AE12

-

usbb2_ulpitll_

0

O

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dir

dv_

PD

Dual

bank6

Voltage

usbb2_

1

I

ulpiphy_dir

sdmmc4_

2

IO

dat0

gpio_159

3

IO

hsi2_caflag

4

I

dispc2_

5

O

data22

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

51

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AG13

-

usbb2_ulpitll_

0

O

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

nxt

dv_

PD

Dual

bank6

Voltage

usbb2_

1

I

ulpiphy_nxt

sdmmc4_

2

IO

dat1

gpio_160

3

IO

hsi2_acready

4

O

dispc2_

5

O

data21

safe_mode

7

AE11

-

usbb2_ulpitll_

0

IO

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat0

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat0

sdmmc4_

2

IO

dat2

gpio_161

3

IO

hsi2_acwake

4

O

dispc2_

5

O

data20

usbb2_

6

IO

mm_txen

safe_mode

7

AF11

-

usbb2_ulpitll_

0

IO

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat1

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat1

sdmmc4_

2

IO

dat3

gpio_162

3

IO

hsi2_acdata

4

O

dispc2_

5

O

data19

usbb2_

6

IO

mm_txdat

safe_mode

7

AG11

-

usbb2_ulpitll_

0

IO

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat2

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat2

sdmmc3_

2

IO

dat2

gpio_163

3

IO

hsi2_acflag

4

O

dispc2_

5

O

data18

usbb2_

6

IO

mm_txse0

safe_mode

7

52

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AH11

-

usbb2_ulpitll_

0

IO

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat3

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat3

sdmmc3_

2

IO

dat1

gpio_164

3

IO

hsi2_caready

4

I

dispc2_

5

O

data15

rfbi_data15

6

IO

safe_mode

7

AE10

-

usbb2_ulpitll_

0

IO

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat4

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat4

sdmmc3_

2

IO

dat0

gpio_165

3

IO

mcspi3_somi

4

IO

dispc2_

5

O

data14

rfbi_data14

6

IO

safe_mode

7

AF10

-

usbb2_ulpitll_

0

IO

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat5

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat5

sdmmc3_

2

IO

dat3

gpio_166

3

IO

mcspi3_cs0

4

IO

dispc2_

5

O

data13

rfbi_data13

6

IO

safe_mode

7

AG10

-

usbb2_ulpitll_

0

IO

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat6

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat6

sdmmc3_

2

IO

cmd

gpio_167

3

IO

mcspi3_simo

4

IO

dispc2_

5

O

data12

rfbi_data12

6

IO

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

53

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AE9

-

usbb2_ulpitll_

0

IO

H

H

7

vdds_

Yes

4(14)

PU/

LVCMOS

dat7

dv_

PD

Dual

bank6

Voltage

usbb2_

1

IO

ulpiphy_dat7

sdmmc3_clk

2

O

gpio_168

3

IO

mcspi3_clk

4

IO

dispc2_

5

O

data11

rfbi_data11

6

IO

safe_mode

7

AF13

-

usbb2_hsic_

0

IO

L

L

7

vdds_

NA

0.1

PUy/

LVCMOS

data

1p2v

PDy(2)

gpio_169

3

IO

safe_mode

7

AE13

-

usbb2_hsic_

0

IO

L

L

7

vdds_

NA

0.1

PUy/

LVCMOS

strobe

1p2v

PDy(2)

gpio_170

3

IO

safe_mode

7

G26

-

kpd_col3

0

OD

L

L

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_col0

1

OD

Voltage

cam2_d0(25)

2

I

Open

Drain

gpio_171

3

IO

safe_mode

7

G25

-

kpd_col4

0

OD

L

L

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_col1

1

OD

Voltage

cam2_d1(25)

2

I

Open

Drain

gpio_172

3

IO

safe_mode

7

H26

-

kpd_col5

0

OD

L

L

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_col2

1

OD

Voltage

cam2_d2(25)

2

I

Open

Drain

gpio_173

3

IO

safe_mode

7

H25

-

kpd_col0

0

OD

L

L

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_col3

1

OD

Voltage

cam2_d3(25)

2

I

Open

Drain

gpio_174

3

IO

safe_mode

7

J27

-

kpd_col1

0

OD

L

L

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_col4

1

OD

Voltage

cam2_d8(25)

2

I

Open

Drain

gpio_0

3

IO

safe_mode

7

54

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

H27

-

kpd_col2

0

OD

L

L

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_col5

1

OD

Voltage

cam2_d10(25)

2

I

Open

Drain

gpio_1

3

IO

safe_mode

7

J26

-

kpd_row3

0

I

H

H

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_row0

1

I

Voltage

cam2_d4(25)

2

I

gpio_175

3

IO

safe_mode

7

J25

-

kpd_row4

0

I

H

H

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_row1

1

I

Voltage

cam2_d5(25)

2

I

gpio_176

3

IO

safe_mode

7

K26

-

kpd_row5

0

I

H

H

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_row2

1

I

Voltage

cam2_d6(25)

2

I

gpio_177

3

IO

safe_mode

7

K25

-

kpd_row0

0

I

H

H

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_row3

1

I

Voltage

cam2_d7(25)

2

I

gpio_178

3

IO

safe_mode

7

L27

-

kpd_row1

0

I

H

H

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_row4

1

I

Voltage

cam2_d9(25)

2

I

gpio_2

3

IO

safe_mode

7

K27

-

kpd_row2

0

I

H

H

7

vdds_dv

Yes

4

PU/

LVCMOS

_bank7

PD

Dual

kpd_row5

1

I

Voltage

cam2_d11(25)

2

I

gpio_3

3

IO

safe_mode

7

C3

-

usba0_otg_

0

O

0

0

0

vdda_

NA

See(19)

NA

PHY

ce

usba0otg

_3p3v(23)

B5

-

usba0_otg_

0

IODS

1

1

7

vdda_

Yes

See(11)

PUx/

LVCMOS

dp

usba0otg

(17)

PDy

SubLVDS

_3p3v(23)

(12)

uart3_rx_irrx

1

I

uart2_rx

2

I

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

55

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

B4

-

usba0_otg_

0

IODS

0

Z

7

vdda_

Yes

See(11)

PUx/

LVCMOS

dm

usba0otg

(17)

PDy

SubLVDS

_3p3v(23)

(12)

uart3_tx_irtx

1

O

uart2_tx

2

O

safe_mode

7

AH6

-

fref_xtal_in

0

AI-I

Z

Z

0

vdds_

Yes

NA

NA

LVCMOS

1p8_fref

Analog

AH5

-

fref_xtal_out

0

AO

Z

NA

0

vdds_

NA

NA

NA

OSC

1p8_fref

AG5

-

fref_xtal_

0

NA

NA

NA

NA

NA

NA

NA

NA

NA

vssosc

AG8

-

fref_slicer_in

0

AI-I

Z

Z

0

vdds_

NA

NA

NA

LVCMOS

1p8_fref

Analog

gpi_wk5

3

I

safe_mode

7

AD1

-

fref_clk_ioreq

0

O

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8_fref

PD

AD2

-

fref_clk0_out

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

1p8_fref

PD

fref_clk1_req

1

I

sys_drm_

2

O

msecure

gpio_wk6

3

IO

sdmmc2_

5

IO

dat7

attila_hw_dbg

6

O

6

safe_mode

7

AA28

-

fref_clk1_out

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_cam

PD

Dual

gpio_181

3

IO

Voltage

safe_mode

7

Y28

-

fref_clk2_out

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_cam

PD

Dual

gpio_182

3

IO

Voltage

safe_mode

7

AD3

-

fref_clk3_req

0

I

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_ fref

PD

Dual

fref_clk1_req

1

I

Voltage

sys_drm_

2

O

msecure

gpio_wk30

3

IO

sdmmc2_

5

IO

dat4

attila_hw_

6

O

dbg7

safe_mode

7

56

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AD4

-

fref_clk3_out

0

O

L

L

7

vdds_

Yes

4

PU/

LVCMOS

dv_ fref

PD

Dual

fref_clk2_req

1

I

Voltage

sys_secure_

2

O

indicator

gpio_wk31

3

IO

sdmmc2_

5

IO

dat5

attila_hw_

6

O

dbg8

safe_mode

7

AC2

-

fref_clk4_req

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

dv_ fref

PD

Dual

fref_clk5_out

1

O

Voltage

gpio_wk7

3

IO

sdmmc2_

5

IO

dat6

attila_hw_

6

O

dbg9

AC3

-

fref_clk4_out

0

O

L

0

0

vdds_

Yes

4

PU/

LVCMOS

dv_ fref

PD

Dual

gpio_wk8

3

IO

Voltage

attila_hw_

6

O

dbg10

AG7

-

sys_32k

0

I

Z

Z

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

AE7

-

sys_

0

I

Z

Z

0

vdds_

Yes

4

PUx/

LVCMOS

nrespwron

1p8v

PDy

AF7

-

sys_

0

IOD

0

H

0

vdds_

Yes

4

PUx/

LVCMOS

nreswarm

1p8v

PDy

Open

Drain

AH7

-

sys_pwr_req

0

O

H

1

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

AG6

-

sys_pwron_

0

O

L

0

0

vdds_

Yes

4

PU/

LVCMOS

reset_out

1p8v

PD

gpio_wk29

3

IO

attila_hw_dbg

5

O

0

attila_hw_

6

O

dbg11

AE6

-

sys_nirq1

0

I

H

H

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

safe_mode

7

AF6

-

sys_nirq2

0

I

H

H

7

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_183

3

IO

safe_mode

7

F26

-

sys_boot0

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_184

3

IO

safe_mode

7

E27

-

sys_boot1

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_185

3

IO

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

57

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

E26

-

sys_boot2

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_186

3

IO

safe_mode

7

E25

-

sys_boot3

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_187

3

IO

safe_mode

7

D28

-

sys_boot4

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_188

3

IO

safe_mode

7

D27

-

sys_boot5

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

gpio_189

3

IO

safe_mode

7

AF8

-

sys_boot6

0

I

Z

Z

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

dpm_emu18

1

O

gpio_wk9

3

IO

attila_hw_

6

O

dbg12

safe_mode

7

AE8

-

sys_boot7

0

I

Z

Z

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

dpm_emu19

1

O

gpio_wk10

3

IO

attila_hw_

6

O

dbg13

safe_mode

7

AH2

-

jtag_ntrst

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

AG1

-

jtag_tck

0

I

L

L

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

safe_mode

7

AE3

-

jtag_rtck

0

O

L

0

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

AH1

-

jtag_tms_

0

IO

H

H

0

vdds_

Yes

4

PU/

LVCMOS

tmsc

1p8v

PD

safe_mode

7

AE1

-

jtag_tdi

0

I

H

H

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

AE2

-

jtag_tdo

0

O

H

H

0

vdds_

Yes

4

PU/

LVCMOS

1p8v

PD

M2

-

dpm_emu0

0

IO

H

H

0

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

gpio_11

3

IO

attila_hw_

6

O

dbg0

safe_mode

7

N2

-

dpm_emu1

0

O

H

H

0

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

gpio_12

3

IO

attila_hw_

6

O

dbg1

safe_mode

7

58

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

P2

-

dpm_emu2

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

(15)

PD

usba0_

1

I

ulpiphy_clk

gpio_13

3

IO

dispc2_fid

5

O

attila_hw_

6

O

dbg2

safe_mode

7

V1

-

dpm_emu3

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

O

ulpiphy_stp

gpio_14

3

IO

rfbi_data10

4

IO

dispc2_

5

O

data10

attila_hw_

6

O

dbg3

safe_mode

7

V2

-

dpm_emu4

0

O

L

L

7

vdds_

Yes(1

4(14)

PU/

LVCMOS

1p8v

5)

PD

usba0_

1

I

ulpiphy_dir

gpio_15

3

IO

rfbi_data9

4

IO

dispc2_

5

O

data9

attila_hw_

6

O

dbg4

safe_mode

7

W1

-

dpm_emu5

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

I

ulpiphy_nxt

gpio_16

3

IO

rfbi_te_

4

I

vsync0

dispc2_

5

O

data16

attila_hw_

6

O

dbg5

safe_mode

7

W2

-

dpm_emu6

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

IO

ulpiphy_dat0

uart3_tx_irtx

2

O

gpio_17

3

IO

rfbi_hsync0

4

I

dispc2_

5

O

data17

attila_hw_

6

O

dbg6

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

59

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

W3

-

dpm_emu7

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

IO

ulpiphy_dat1

uart3_rx_irrx

2

I

gpio_18

3

IO

rfbi_cs0

4

O

dispc2_hsync

5

O

attila_hw_

6

O

dbg7

safe_mode

7

W4

-

dpm_emu8

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

IO

ulpiphy_dat2

uart3_rts_sd

2

O

gpio_19

3

IO

rfbi_re

4

O

dispc2_pclk

5

O

attila_hw_

6

O

dbg8

safe_mode

7

Y2

-

dpm_emu9

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

IO

ulpiphy_dat3

uart3_cts_

2

IO

rctx

gpio_20

3

IO

rfbi_we

4

O

dispc2_vsync

5

O

attila_hw_

6

O

dbg9

safe_mode

7

Y3

-

dpm_emu10

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

IO

ulpiphy_dat4

gpio_21

3

IO

rfbi_a0

4

O

dispc2_de

5

O

attila_hw_

6

O

dbg10

safe_mode

7

Y4

-

dpm_emu11

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

IO

ulpiphy_dat5

gpio_22

3

IO

rfbi_data8

4

IO

dispc2_data8

5

O

attila_hw_

6

O

dbg11

safe_mode

7

60

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AA1

-

dpm_emu12

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

IO

ulpiphy_dat6

gpio_23

3

IO

rfbi_data7

4

IO

dispc2_data7

5

O

attila_hw_

6

O

dbg12

safe_mode

7

AA2

-

dpm_emu13

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

usba0_

1

O

ulpiphy_dat7

gpio_24

3

IO

rfbi_data6

4

IO

dispc2_data6

5

O

attila_hw_

6

O

dbg13

safe_mode

7

AA3

-

dpm_emu14

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

sys_drm_

1

O

msecure

uart1_rx

2

I

gpio_25

3

IO

rfbi_data5

4

IO

dispc2_data5

5

O

attila_hw_

6

O

dbg14

safe_mode

7

AA4

-

dpm_emu15

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

sys_secure_

1

O

indicator

gpio_26

3

IO

rfbi_data4

4

IO

dispc2_data4

5

O

attila_hw_

6

O

dbg15

safe_mode

7

AB2

-

dpm_emu16

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

Dual

dmtimer8_

1

IO

Voltage

pwm_evt

SubLVDS

dsi1_te0

2

IDS

gpio_27

3

IO

rfbi_data3

4

IO

dispc2_data3

5

O

attila_hw_

6

O

dbg16

safe_mode

7

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

61

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AB3

-

dpm_emu17

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

Dual

dmtimer9_

1

IO

Voltage

pwm_evt

SubLVDS

dsi1_te1

2

IDS

gpio_28

3

IO

rfbi_data2

4

IO

dispc2_data2

5

O

attila_hw_

6

O

dbg17

safe_mode

7

AB4

-

dpm_emu18

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

Dual

dmtimer10_

1

IO

Voltage

pwm_evt

SubLVDS

dsi2_te0

2

IDS

gpio_190

3

IO

rfbi_data1

4

IO

dispc2_data1

5

O

attila_hw_

6

O

dbg18

safe_mode

7

AC4

-

dpm_emu19

0

O

L

L

7

vdds_

Yes

4(14)

PU/

LVCMOS

1p8v

PD

Dual

dmtimer11_

1

IO

Voltage

pwm_evt

SubLVDS

dsi2_te1

2

IDS

gpio_191

3

IO

rfbi_data0

4

IO

dispc2_data0

5

O

attila_hw_

6

O

dbg19

safe_mode

7

62

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

H1 / M1 /

A2 /

vss

-

GND

NA

NA

NA

NA

NA

NA

NA

NA

AB1 / C2 /

A6 /

F2 / K2 /

A9 /

U2 / AF2 /

A11 /

B3 / J3 /

A14 /

J4 / AG4 /

A28 /

B6 / K8 /

B1 /

U8 / AH8 /

B14 /

N9 / A10 /

B21 /

AH10 /

B24 /

H11 /

B29 /

AA11 /

E28 /

N12 / P12

F1 /

/ R12 /

H28 /

T12 / U12

J1 /

/ AA12 /

L29 /

B13 / H13

M2 /

/ M13 /

P1 /

N13 / P13

P2 /

/ R13 /

R28 /

T13 / U13

V2 /

/ AH13 /

V28 /

M14 / N14 AA28 /

/ P14 /

AB2 /

R14 / T14

AE2 /

/ U14 /

AF28 /

M15 / N15

AH1 /

/ P15 /

AH5 /

R15 / T15

AH14

/ U15 /

/

M16 / N16

AH18

/ P16 /

/

R16 / T16

AH29

/ U16 /

/ AJ2 /

H17 / M17

AJ7 /

/ N17 /

AJ11 /

P17 / R17

AJ16 /

/ T17 /

AJ22 /

U17 / Y17

AJ28

/ AG17 /

H19 / A20

/ AA20 /

J21 / L21 /

M21 / U21

/ AH21 /

M22 / A23

/ F25 / L25

/ Y25 / L26

/ Y26 /

AG26 /

B27 /

AE27 /

H28 / K28

/ U28

Y22

-

vpp(18)

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

J8

-

vpp_cust(18)

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

63

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

J9 / K9 /

-

vdd_core

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

L9 / M9 /

T9 / J10 /

J11 / Y11 /

H12 / J12 /

Y12 / J13 /

Y13 /

AA13 /

J15 / J16 /

J17 / H18 /

J18 / J19 /

J20 / K20 /

L20 / M20

/ N20 /

R20 / T20

/ U20 /

V20

V8 / W8 /

-

vdd_mpu

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

Y8 / U9 /

V9 / W9 /

Y9 / Y10 /

AA10

C4

-

vsense_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

vdd_mpu(28)

AA17 /

-

vdd_iva_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

Y18 /

audio

AA18 /

Y19 /

AA19 /

W20 / Y20

/ V21 /

W21 / Y21

AA16

-

vdds_1p2v

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

AB7 / U7 /

-

vdds_1p8v

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

V7 / K7 /

H22 / J22 /

W22

Y7

-

vdds_1p8_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

fref

D1 / G1 /

A22 /

vddq_lpddr2

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

U1 / Y1 /

B4 /

AC1 / AF1

B7 /

/ A4 / AH4

B9 /

/ A6 / L7 /

B13 /

G8 / H8 /

B18 /

L8 / M8 /

B25 /

AA8 / A9 /

D2 /

H9 / AA9 /

D29 /

AB9 / AH9

F29 /

/ A12 /

G2 /

AH12 /

J2 /

A17 / H20

J28 /

/ G21 /

M28 /

H21 / A22

U1 /

/ A25 /

Y1 /

E28 / J28 /

AC1 /

L28

AF2 /

AH9 /

AH12

/ AJ4 /

AJ6

64

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

G15

-

vddq_vref_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr21

T8

-

vddq_vref_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr22

AH18 /

T28 /

vddca_lpddr2

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

AH20 /

AC28

AA21 /

/ AE29

AB21 /

/

AA22 /

AH22

AB22 /

/ AJ19

AH25 /

/ AJ26

T28 /

AB28 /

AD28

Y14

-

vddca_vref_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr21

R27

-

vddca_vref_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr22

G22

-

vdda_dll0_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr21

G9

-

vdda_dll1_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr21

M7

-

vdda_dll0_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr22

AB10

-

vdda_dll1_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

lpddr22

L1

-

vdda_dsi1

-

PWR

NA

NA

NA

NA

NA

NA

NA

PHY

N8 / P8

-

vssa_dsi

-

GND

NA

NA

NA

NA

NA

NA

NA

PHY

L2

-

vdda_dsi2

-

PWR

NA

NA

NA

NA

NA

NA

NA

PHY

W28

-

vdda_csi21

-

PWR

NA

NA

NA

NA

NA

NA

NA

PHY

R22

-

vssa_csi2

-

GND

NA

NA

NA

NA

NA

NA

NA

PHY

V28

-

vdda_csi22

-

PWR

NA

NA

NA

NA

NA

NA

NA

PHY

A11 / G12

-

vdda_hdmi

-

PWR

NA

NA

NA

NA

NA

NA

NA

PHY

G11

-

vssa_hdmi

-

GND

NA

NA

NA

NA

NA

NA

NA

PHY

A5

-

vdda_

-

PWR

NA

NA

NA

NA

NA

NA

NA

PHY

usba0otg_

3p3v

G10

-

vssa_

-

GND

NA

NA

NA

NA

NA

NA

NA

PHY

usba0otg_

3p3v

A7

-

vdda_

-

PWR

NA

NA

NA

NA

NA

NA

NA

PHY

usba0otg_

1p8v

H10

-

vssa_

-

GND

NA

NA

NA

NA

NA

NA

N A

PHY

usba0otg

G7 / H7

-

vdds_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

sdmmc1

A1

-

pbias_mmc1

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

P9

-

vdda_dpll_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

mpu

G13

-

vdda_dpll_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

core_audio

Y16

-

vdda_dpll_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

iva_per

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

65

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

G20

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

gpmc

G16 / H16

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

sdmmc2

G17 / G18

-

vdds_dv_c2c

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

/ G19

V22

-

vdds_dv_cam

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

AB16

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

bank0

AB20

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

bank1

AB8 /

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

AB19

bank2

AB18

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

bank3

AA7

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

bank4

AB17

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

bank5

AA14

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

bank6

M28

-

vdds_dv_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

bank7

W7

-

vdds_dv_fref

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

AB14

-

vdda_ldo_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

sram_mpu

N22

-

vdda_ldo_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

sram_iva_

audio

T22

-

vdda_ldo_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

sram_core

P7

-

vdda_ldo_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

emu_wkup

AB12

-

vdda_bdgp_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

vbb

AB13

-

cap_vbb_ldo

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

_mpu

R21

-

cap_vbb_ldo

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

_iva_audio

AB11

-

cap_vdd_ldo

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

_sram_mpu

N21

-

cap_vdd_ldo

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

_sram_iva_

audio

U22

-

cap_vdd_ldo

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

_sram_core

T7

-

cap_vdd_ldo

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

_emu_wkup

A27

-

atestv

-

AO

Z

NA

0

vdds_

NA

NA

NA

Analog

1p8v

AG28

-

vsense

-

AO

Z

NA

0

NA

NA

NA

NA

Analog

AH27

-

iforce

-

AI

Z

NA

0

NA

No

NA

No

Analog

66

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-1. Ball Characteristics(1) (continued)

BALL

BALL

PIN

MODE

TYPE

BALL

BALL

RESET

POWER

HYS

BUFFER

PULL

IO

BOTTOM

TOP

NAME [3]

[4]

[5]

RESET

RESET

REL.

[9]

[10]

STRENGTH

U/D

CELL [13]

[1]

[2]

STATE

REL.

MODE

(mA) [11]

TYPE

[6]

STATE [7]

[8]

[12]

AH16

AJ17

pop_lpddr21_

-

FEED

NA

NA

NA

NA

NA

NA

NA

NA

zq

AF28

AG29

pop_lpddr22_

-

FEED

NA

NA

NA

NA

NA

NA

NA

NA

zq

A26 / B2

B2 /

pop_vacc_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

B28

lpddr2(29)

AG27 / C1

C1 /

pop_vdd1_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

/ AG2

AH2 /

lpddr2_

AH28

shared

A13 / C27

A15 /

pop_vdd1_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

/ AH14

C28 /

lpddr21

AJ15

N1 / P1 /

N2 /

pop_vdd1_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

R28

P29 /

lpddr22

R1

AH3 / A3 /

A3 /

pop_vdd2_

-

PWR

NA

NA

NA

NA

NA

N A

NA

NA

C28 /

C29 /

lpddr2_

AF27

AG28

shared

/ AH3

AG14 /

A16 /

pop_vdd2_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

A15 / B15

B16 /

lpddr21

AH15

N28 / T1 /

P28 /

pop_vdd2_

-

PWR

NA

NA

NA

NA

NA

NA

NA

NA

T2

T1 /

lpddr22

T2

(1) NA stands for Not Applicable.

(2) x and y = 20 to 70 µA

(3) x and y = 40 to 70 µA

(4) The cell is provided with the flexibility of selecting optimal voltage level based on the current load requirement among 2 µA, 4 µA, 6 µA, or 8 µA.

(5) The pullup or pulldown can be either the standard LVCMOS 100-μA drive strength or the configurable I2C internal pullup resistances.

The default buffer configuration is the following:

–

PUx/PDy-OD is specified: the default buffer configuration is High-Speed I2C point-to-point mode using internal pullup resistance.

–

PUx/PDy-GPIO is specified: the default buffer configuration is standard LVCMOS mode (non-I2C). The internal pullup resistance

programming does not apply in this mode.

In I2C mode configuration, for a full description of the internal pullup resistance programming according to the load range, see the CONTROL_I2C_0 and CONTROL_I2C_2 registers in the Control Module / Control Module Functional Description / Functional Register

Description / Signal Integrity Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

In standard LVCMOS mode configuration (non-I2C mode), for a full description of the pullup or pulldown programming, see the

CONTROL_CORE_PADX registers in the Control Module / Control Module Functional Description / Pad Functional Multiplexing and

Configuration section of the OMAP4470 TRM.

(6) PAD can be driven low or high impedance by the driver. External pullup is required and can vary between 1 kΩ and 10 kΩ. The circuitry pulling up or pulling down the pad must be able to provide at least 100 µA of current without collapsing.

(7) PD: 30 kΩ to 150 kΩ. PU: 50 kΩ to 110 kΩ

(8) PD resistance: from 30 kΩ to 150 kΩ.

The pullup resistance is configurable by software programming:

–

PUSTRENGTH = 1: PU resistance from 10 kΩ to 50 kΩ

–

PUSTRENGTH = 0: PU resistance from 50 kΩ to 110 kΩ

For more information regarding the PUSTRENGTH programming, see the Control Module / Control Module Functional Description /

Functional Register Description / Signal Integrity Parameter Control Registers With Pad Group Assignment / SDMMC1 Pullup Strength Control section of the OMAP4470 TRM.

(9) The maximum capacitive load for the DSI low-power mode is equal to 60 pF. See Chapter 8 of the MIPI D-PHY standard v1.0 for complete specification on the electrical characteristics.

No specific capacitive load is needed in DSI high-speed mode.

The PCB interconnect must be 50-Ω transmission line on DSI dsi_dx[2;0] and DSI dsi_dy[2;0]. DSI dsi_dx[2;0] and DSI dsi_dy[2;0] lines must be well matched. See Chapter 7 of the MIPI D-PHY standard v1.0 for complete specification of the interconnect.

(10) The buffer strength of this IO cell is programmable (2.5, 5, 7.5, or 10 mA); the default value is described in the table above.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

67

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(11) IO drive strength for D+ (usba0_otg_dp) and D– (usba0_otg_dm): minimum 18.3 mA, maximum 89 mA (for a power supply

vdda_usba0otg_3p3v = 3.6 V).

Ball characteristics are compliant with USB2.0.

(12) PU = minimum 900 Ω, maximum 3.090 kΩ and PD = minimum 14.25 kΩ, maximum 24.8 kΩ. Note that:

–

PU is typically connected for D+ (usba0_otg_dp) in Full-Speed mode and for D– (usba0_otg_dm) in Low-Speed mode.

–

PD is typically connected for D+ (usba0_otg_dp) and D– (usba0_otg_dm) whatever the modes. PD is connected to both D+ and D–

only if OMAP4 is used as HOST.

Ball characteristics are compliant with USB2.0.

(13) For H2 / H3 / H4 / D2 / E3 / E4 / E2 / E1 / F4 / F3 / F1 / G2 / G4 / G3 / J2 balls, the hysteresis value is equal to 100 mV minimum for 1.8 V (vdds_mmc1 or OMAP4470 following the interface used), or 50 mV minimum for 3.0 V (vdds_mmc1 following the interface used).

(14) The buffer drive strength is configurable by software programming:

–

Mode 2: DS0 = 0, impedance = 50 Ω (buffer drive strength = 4 mA, IOL = IOH = 4 mA)

–

Mode 1: DS0 = 1, impedance = 25 Ω (buffer drive strength = 8 mA, IOL = IOH = 8 mA)

In the BUFFER STRENGTH (mA) [11] column is defined the value by default.

For more information regarding the DS0 programming, see the CONTROL_SMART2IO_PADCONF_2 register in the Control Module /

Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

For more information regarding the load, rise / fall times vs frequency depending the modes (DS0 = 0 or 1) or the supply voltage value (1.2-V or 1.8-V), see Table 3-4, GPMC DC Electrical Characteristics.

(15) For AE18 / AG12 balls, the hysteresis value is equal to 70 mV minimum for 1.8 V and 60 mV minimum for 1.2 V. For P2 / V2 balls, the hysteresis value is equal to 70 mV minimum for 1.8 V.

(16) For more information regarding the MIPI D-PHY hysteresis, see Section 3.3.3, Camera DC Electrical Characteristics, Section 3.3.4,

Display DC Electrical Characteristics.

(17) For B5 / B4 balls, the hysteresis is:

–

In low-speed and full-speed single-ended receiver modes: minimum 20 mV, typical 50 mV, maximum 80 mV

–

In differential receiver modes, no hysteresis feature is present.

(18) vpp must be unconnected. vpp_cust is only powered when programming CPFROM eFuses. Otherwise, it is recommended to leave

vpp_cust turned off (floating). If the TWL6032 PMIC is used then the vpp pulldown resistor inside the TWL6032 must be disabled when the vpp_cust is turned off.

(19) IO drive strength for usba0_otg_ce ball: minimum 100 µA, maximum 20 mA.

(20) If a CSI2 serial PHY is enabled, vdda_csi2 must be supplied by a dedicated 1.8-V low-noise power source.

If a CSI2 serial PHY is definitively disabled, other multiplexed 1.8-V CMOS signals of the interface can be enabled, the interface can be supplied by the same power source as vdds_1p8v: the vdds_1p8v power source supplies vdda_csi2 ball.

If CSI2 serial PHY and CMOS signals are definitively disabled, the interface balls are left unconnected with its associated power supply (vdda/vssa) grounded (for circuit reliability reasons).

(21) If a DSI serial PHY is enabled, vdda_dsi must be supplied by a dedicated 1.8-V low-noise power source.

If a DSI serial PHY is definitively disabled, the interface balls are left unconnected and in that case the associated power supply (vdda/vssa) can be grounded (for circuit reliability reasons) only if the corresponding DSI DPLL is never used to generate the functional clock to the DISPC.

(22) If the HDMI serial PHY is enabled, vdda_hdmi must be supplied by a dedicated 1.8-V low-noise power source.

If the HDMI serial PHY is definitively disabled, the interface balls are left unconnected with its associated power supply (vdda/vssa) grounded (for circuit reliability reasons).

(23) If the HS USB OTG PHY is enabled, vdda_usba0otg_3p3v and vdda_usba0otg_1p8v must be supplied by dedicated 3.3-V and 1.8-V

low-noise power sources.

If the USB OTG PHY is definitively disabled, other multiplexed 3.3-V CMOS signals of the interface can be enabled,

vdda_usba0otg_3p3v must be supplied by a dedicated 3.3-V power source and vdda_usba0otg_1p8v can be supplied by the same

power source as vdds_1p8v.

If the USB OTG PHY and CMOS signals are definitively disabled, vdda_usba0otg_3p3v and vdda_usba0otg_1p8v are grounded for

power saving and there is a forward-biased diode from usba0_otg_dp, usba0_otg_dm, usba0_otg_ce balls to vdda_usba0otg_3p3v ball.

(24) If the SDMMC1 functional signals are enabled, vdds_sdmmc1 must be supplied by either dedicated 1.8-V or 3.0-V power source.

If the SDMMC1 functional signals are definitively disabled, other multiplexed 1.8-V CMOS signals of the interface can be enabled, the interface can be supplied by the same power source as vdds_1p8v: the vdds_1p8v power source supplies vdds_sdmmc1.

If the SDMMC1 functional balls and CMOS signals are definitively disabled, the interface balls are left unconnected and

MMC1_PWRDNZ and MMC1_PBIASLITE_PWRDNZ bits are kept at 0. There are two options for the associated power supply:

–

vdds_sdmmc1 is grounded.

–

vdds_sdmmc1 is supplied by a 1.8-V or 3.0-V supply. In this case, it is also recommended to keep default value of

MMC1_PBIASLITE_VMODE bit (that is, 1).

For the corresponding setting of the MMC1_PWRDNZ, MMC1_PBIASLITE_PWRDNZ, and MMC1_PBIASLITE_VMODE bits, see the

Control Module / Control Module Functional Description / Extended-Drain I/O and PBIAS Cell section and the Control Module / Control Module Programming Guide section of the OMAP4470 TRM.

(25) In the device, the number “2” in the cam2 interface name does not mean there are two camera parallel interfaces available in the device. The cam2 interface name defines the camera parallel interface available in the device vs the legacy device.

(26) The function (data or clock) supported on each lane is programmable. More information on HDMI is not available in the public domain.

68

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(27) The HDMI pulldown resistor is only enabled when the HDMI supply is either ramping or off. Hence, this pulldown resistor is not linked to the HDMI standard protocol.

(28) This ball must be left unconnected.

(29) pop_vacc_lpddr2 must be left unconnected.

2.3

Multiplexing Characteristics

Table 2-2 describes the device multiplexing (no characteristics are available in this table).

NOTE

This table doesn't take into account subsystem multiplexing signals. Subsystem multiplexing

signals are described in Section 2.4, Signal Descriptions.

NOTE

For more information, see the Control Module / Control Module Functional Description / PAD

Functional Multiplexing and Configuration section of the OMAP4470 TRM.

NOTE

Configuring two balls to the same input signal is not supported as it can yield unexpected

results. This can be easily prevented with the proper software configuration. (safe_mode is

not an input signal.)

NOTE

When a pad is set into a multiplexing mode which is not defined by ball multiplexing, this pad

is actually set undriven (Hi-Z) with potential pullup / pulldown. Pulls need to be disabled to

have a pure Hi-Z.

NOTE

All balls not described in Table 2-1 and Table 2-2 are not connected.

Table 2-2. Multiplexing Characteristics(1)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

C12

-

gpmc_ad0

sdmmc2_

-

-

-

-

-

-

dat0

D12

-

gpmc_ad1

sdmmc2_

-

-

-

-

-

-

dat1

C13

-

gpmc_ad2

sdmmc2_

-

-

-

-

-

-

dat2

D13

-

gpmc_ad3

sdmmc2_

-

-

-

-

-

-

dat3

C15

-

gpmc_ad4

sdmmc2_

sdmmc2_dir

-

-

-

-

-

dat4

_dat0

D15

-

gpmc_ad5

sdmmc2_

sdmmc2_dir

-

-

-

-

-

dat5

_dat1

A16

-

gpmc_ad6

sdmmc2_

sdmmc2_dir

-

-

-

-

-

dat6

_cmd

B16

-

gpmc_ad7

sdmmc2_

sdmmc2_clk

-

-

-

-

-

dat7

_fdbk

C16

-

gpmc_ad8

kpd_row0

-

gpio_32

-

sdmmc1_

-

-

dat0

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

69

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

D16

-

gpmc_ad9

kpd_row1

-

gpio_33

-

sdmmc1_

-

-

dat1

C17

-

gpmc_ad10

kpd_row2

-

gpio_34

-

sdmmc1_

-

-

dat2

D17

-

gpmc_ad11

kpd_row3

-

gpio_35

-

sdmmc1_

-

-

dat3

C18

-

gpmc_ad12

kpd_col0

-

gpio_36

-

sdmmc1_

-

-

dat4

D18

-

gpmc_ad13

kpd_col1

-

gpio_37

-

sdmmc1_

-

-

dat5

C19

-

gpmc_ad14

kpd_col2

-

gpio_38

-

sdmmc1_

-

-

dat6

D19

-

gpmc_ad15

kpd_col3

-

gpio_39

-

sdmmc1_

-

-

dat7

B17

-

gpmc_a16

kpd_row4

-

gpio_40

-

-

-

safe_mode

A18

-

gpmc_a17

kpd_row5

-

gpio_41

-

-

-

safe_mode

B18

-

gpmc_a18

kpd_row6

-

gpio_42

-

-

-

safe_mode

A19

-

gpmc_a19

kpd_row7

-

gpio_43

-

-

-

safe_mode

B19

-

gpmc_a20

kpd_col4

-

gpio_44

-

-

-

safe_mode

B20

-

gpmc_a21

kpd_col5

-

gpio_45

-

-

-

safe_mode

A21

-

gpmc_a22

kpd_col6

-

gpio_46

-

-

-

safe_mode

B21

-

gpmc_a23

kpd_col7

-

gpio_47

-

-

-

safe_mode

C20

-

gpmc_a24

kpd_col8

-

gpio_48

-

-

-

safe_mode

D20

-

gpmc_a25

-

-

gpio_49

-

-

-

safe_mode

B25

-

gpmc_ncs0

-

-

gpio_50

sys_

-

-

-

ndmareq0

C21

-

gpmc_ncs1

-

-

gpio_51

-

-

-

safe_mode

D21

-

gpmc_ncs2

kpd_row8

-

gpio_52

-

-

-

safe_mode

C22

-

gpmc_ncs3

gpmc_dir

-

gpio_53

-

-

-

safe_mode

C25

-

gpmc_nwp

dsi1_te0

-

gpio_54

sys_

-

-

-

ndmareq1

B22

-

gpmc_clk

-

-

gpio_55

sys_

sdmmc1_

-

-

ndmareq2

cmd

D25

-

gpmc_nadv_

dsi1_te1

-

gpio_56

sys_

sdmmc1_clk

-

-

ale

ndmareq3

B11

-

gpmc_noe

sdmmc2_clk

-

-

-

-

-

-

B12

-

gpmc_nwe

sdmmc2_

-

-

-

-

-

-

cmd

C23

-

gpmc_nbe0_

dsi2_te0

-

gpio_59

-

-

-

-

cle

D22

-

gpmc_nbe1

-

-

gpio_60

-

-

-

safe_mode

B26

-

gpmc_wait0

dsi2_te1

-

gpio_61

-

-

-

-

B23

-

gpmc_wait1

-

-

gpio_62

-

-

-

safe_mode

D23

-

gpmc_wait2

-

gpio_100

sys_

-

-

safe_mode

ndmareq0

A24

-

gpmc_ncs4

dsi1_te0

-

gpio_101

sys_

-

-

safe_mode

ndmareq1

B24

-

gpmc_ncs5

dsi1_te1

-

gpio_102

sys_

-

-

safe_mode

ndmareq2

C24

-

gpmc_ncs6

dsi2_te0

-

gpio_103

sys_

-

-

safe_mode

ndmareq3

D24

-

gpmc_ncs7

dsi2_te1

-

gpio_104

-

-

-

safe_mode

70

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

-

E29

lpddr21_dq0

-

-

-

-

-

-

-

-

D28

lpddr21_dq1

-

-

-

-

-

-

-

-

B27

lpddr21_dq2

-

-

-

-

-

-

-

-

A27

lpddr21_dq3

-

-

-

-

-

-

-

-

A26

lpddr21_dq4

-

-

-

-

-

-

-

-

B26

lpddr21_dq5

-

-

-

-

-

-

-

-

A25

lpddr21_dq6

-

-

-

-

-

-

-

-

A24

lpddr21_dq7

-

-

-

-

-

-

-

-

B19

lpddr21_dq8

-

-

-

-

-

-

-

-

A19

lpddr21_dq9

-

-

-

-

-

-

-

-

A18

lpddr21_

-

-

-

-

-

-

-

dq10

-

A17

lpddr21_

-

-

-

-

-

-

-

dq11

-

B17

lpddr21_

-

-

-

-

-

-

-

dq12

-

A13

lpddr21_

-

-

-

-

-

-

-

dq13

-

A12

lpddr21_

-

-

-

-

-

-

-

dq14

-

B12

lpddr21_

-

-

-

-

-

-

-

dq15

-

N28

lpddr21_

-

-

-

-

-

-

-

dq16

-

N29

lpddr21_

-

-

-

-

-

-

-

dq17

-

M29

lpddr21_

-

-

-

-

-

-

-

dq18

-

L28

lpddr21_

-

-

-

-

-

-

-

dq19

-

K28

lpddr21_

-

-

-

-

-

-

-

dq20

-

K29

lpddr21_

-

-

-

-

-

-

-

dq21

-

J29

lpddr21_

-

-

-

-

-

-

-

dq22

-

H29

lpddr21_

-

-

-

-

-

-

-

dq23

-

B8

lpddr21_

-

-

-

-

-

-

-

dq24

-

A8

lpddr21_

-

-

-

-

-

-

-

dq25

-

A7

lpddr21_

-

-

-

-

-

-

-

dq26

-

B6

lpddr21_

-

-

-

-

-

-

-

dq27

-

B5

lpddr21_

-

-

-

-

-

-

-

dq28

-

A5

lpddr21_

-

-

-

-

-

-

-

dq29

-

A4

lpddr21_

-

-

-

-

-

-

-

dq30

-

B3

lpddr21_

-

-

-

-

-

-

-

dq31

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

71

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

-

AJ27

lpddr21_ca0

-

-

-

-

-

-

-

-

AH27

lpddr21_ca1

-

-

-

-

-

-

-

-

AH26

lpddr21_ca2

-

-

-

-

-

-

-

-

AH25

lpddr21_ca3

-

-

-

-

-

-

-

-

AJ25

lpddr21_ca4

-

-

-

-

-

-

-

-

AJ20

lpddr21_ca5

-

-

-

-

-

-

-

-

AH20

lpddr21_ca6

-

-

-

-

-

-

-

-

AH19

lpddr21_ca7

-

-

-

-

-

-

-

-

AJ18

lpddr21_ca8

-

-

-

-

-

-

-

-

AH17

lpddr21_ca9

-

-

-

-

-

-

-

-

A23

lpddr21_

-

-

-

-

-

-

-

dqs0

-

B23

lpddr21_

-

-

-

-

-

-

-

ndqs0

-

A20

lpddr21_

-

-

-

-

-

-

-

dqs1

-

B20

lpddr21_

-

-

-

-

-

-

-

ndqs1

-

G28

lpddr21_

-

-

-

-

-

-

-

dqs2

-

G29

lpddr21_

-

-

-

-

-

-

-

ndqs2

-

B10

lpddr21_

-

-

-

-

-

-

-

dqs3

-

A10

lpddr21_

-

-

-

-

-

-

-

ndqs3

-

B22

lpddr21_dm0 -

-

-

-

-

-

-

-

A21

lpddr21_dm1 -

-

-

-

-

-

-

-

F28

lpddr21_dm2 -

-

-

-

-

-

-

-

B11

lpddr21_dm3 -

-

-

-

-

-

-

-

AJ21

lpddr21_ck

-

-

-

-

-

-

-

-

AH21

lpddr21_nck

-

-

-

-

-

-

-

AH28

AH24

lpddr21_

-

-

-

-

-

-

-

ncs0

-

AJ24

lpddr21_

-

-

-

-

-

-

-

ncs1

-

AH23

lpddr21_

-

-

-

-

-

-

-

cke0

-

AJ23

lpddr21_

-

-

-

-

-

-

-

cke1

-

AH16

lpddr21_vref

-

-

-

-

-

-

-

_ca

-

B15

lpddr21_vref

-

-

-

-

-

-

-

_dq

-

L2

lpddr22_dq0

-

-

-

-

-

-

-

-

M1

lpddr22_dq1

-

-

-

-

-

-

-

-

N1

lpddr22_dq2

-

-

-

-

-

-

-

-

U2

lpddr22_dq3

-

-

-

-

-

-

-

-

V1

lpddr22_dq4

-

-

-

-

-

-

-

-

W2

lpddr22_dq5

-

-

-

-

-

-

-

-

W1

lpddr22_dq6

-

-

-

-

-

-

-

72

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

-

Y2

lpddr22_dq7

-

-

-

-

-

-

-

-

AE1

lpddr22_dq8

-

-

-

-

-

-

-

-

AF1

lpddr22_dq9

-

-

-

-

-

-

-

-

AG1

lpddr22_

-

-

-

-

-

-

-

dq10

-

AG2

lpddr22_

-

-

-

-

-

-

-

dq11

-

AJ3

lpddr22_

-

-

-

-

-

-

-

dq12

-

AH4

lpddr22_

-

-

-

-

-

-

-

dq13

-

AJ5

lpddr22_

-

-

-

-

-

-

-

dq14

-

AH6

lpddr22_

-

-

-

-

-

-

-

dq15

-

C2

lpddr22_

-

-

-

-

-

-

-

dq16

-

D1

lpddr22_

-

-

-

-

-

-

-

dq17

-

E1

lpddr22_

-

-

-

-

-

-

-

dq18

-

E2

lpddr22_

-

-

-

-

-

-

-

dq19

-

F2

lpddr22_

-

-

-

-

-

-

-

dq20

-

G1

lpddr22_

-

-

-

-

-

-

-

dq21

-

H1

lpddr22_

-

-

-

-

-

-

-

dq22

-

H2

lpddr22_

-

-

-

-

-

-

-

dq23

-

AJ9

lpddr22_

-

-

-

-

-

-

-

dq24

-

AJ10

lpddr22_

-

-

-

-

-

-

-

dq25

-

AH10

lpddr22_

-

-

-

-

-

-

-

dq26

-

AH11

lpddr22_

-

-

-

-

-

-

-

dq27

-

AJ12

lpddr22_

-

-

-

-

-

-

-

dq28

-

AJ13

lpddr22_

-

-

-

-

-

-

-

dq29

-

AH13

lpddr22_

-

-

-

-

-

-

-

dq30

-

AJ14

lpddr22_

-

-

-

-

-

-

-

dq31

-

R29

lpddr22_ca0

-

-

-

-

-

-

-

-

T29

lpddr22_ca1

-

-

-

-

-

-

-

-

U29

lpddr22_ca2

-

-

-

-

-

-

-

-

V29

lpddr22_ca3

-

-

-

-

-

-

-

-

W28

lpddr22_ca4

-

-

-

-

-

-

-

-

AC29

lpddr22_ca5

-

-

-

-

-

-

-

-

AD29

lpddr22_ca6

-

-

-

-

-

-

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

73

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

-

AD28

lpddr22_ca7

-

-

-

-

-

-

-

-

AE28

lpddr22_ca8

-

-

-

-

-

-

-

-

AF29

lpddr22_ca9

-

-

-

-

-

-

-

-

AA1

lpddr22_

-

-

-

-

-

-

-

dqs0

-

AA2

lpddr22_

-

-

-

-

-

-

-

ndqs0

-

AD2

lpddr22_

-

-

-

-

-

-

-

dqs1

-

AD1

lpddr22_

-

-

-

-

-

-

-

ndqs1

-

K2

lpddr22_

-

-

-

-

-

-

-

dqs2

-

K1

lpddr22_

-

-

-

-

-

-

-

ndqs2

-

AH8

lpddr22_

-

-

-

-

-

-

-

dqs3

-

AJ8

lpddr22_

-

-

-

-

-

-

-

ndqs3

-

AB1

lpddr22_dm0 -

-

-

-

-

-

-

-

AC2

lpddr22_dm1 -

-

-

-

-

-

-

-

L1

lpddr22_dm2 -

-

-

-

-

-

-

-

AH7

lpddr22_dm3 -

-

-

-

-

-

-

-

AB28

lpddr22_ck

-

-

-

-

-

-

-

-

AB29

lpddr22_nck

-

-

-

-

-

-

-

-

Y28

lpddr22_

-

-

-

-

-

-

-

ncs0

-

W29

lpddr22_

-

-

-

-

-

-

-

ncs1

-

AA29

lpddr22_

-

-

-

-

-

-

-

cke0

-

Y29

lpddr22_

-

-

-

-

-

-

-

cke1

-

U28

lpddr22_vref

-

-

-

-

-

-

-

_ca

-

R2

lpddr22_vref

-

-

-

-

-

-

-

_dq

P3

-

dsi1_dx0

-

-

-

-

-

-

-

P4

-

dsi1_dy0

-

-

-

-

-

-

-

N3

-

dsi1_dx1

-

-

-

-

-

-

-

N4

-

dsi1_dy1

-

-

-

-

-

-

-

M3

-

dsi1_dx2

-

-

-

-

-

-

-

M4

-

dsi1_dy2

-

-

-

-

-

-

-

L3

-

dsi1_dx3

-

-

-

-

-

-

-

L4

-

dsi1_dy3

-

-

-

-

-

-

-

K3

-

dsi1_dx4

-

-

-

-

-

-

-

K4

-

dsi1_dy4

-

-

-

-

-

-

-

T3

-

dsi2_dx0

-

-

-

-

-

-

-

T4

-

dsi2_dy0

-

-

-

-

-

-

-

U3

-

dsi2_dx1

-

-

-

-

-

-

-

U4

-

dsi2_dy1

-

-

-

-

-

-

-

74

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

V3

-

dsi2_dx2

-

-

-

-

-

-

-

V4

-

dsi2_dy2

-

-

-

-

-

-

-

B9

-

hdmi_hpd

-

-

gpio_63

-

-

-

safe_mode

B10

-

hdmi_cec

-

-

gpio_64

-

-

-

safe_mode

A8

-

hdmi_ddc_

-

-

gpio_65

-

-

-

safe_mode

scl

B8

-

hdmi_ddc_

-

-

gpio_66

-

-

-

safe_mode

sda

C8

-

hdmi_data2x

-

-

-

-

-

-

-

D8

-

hdmi_data2y

-

-

-

-

-

-

-

C9

-

hdmi_data1x

-

-

-

-

-

-

-

D9

-

hdmi_data1y

-

-

-

-

-

-

-

C10

-

hdmi_data0x

-

-

-

-

-

-

-

D10

-

hdmi_data0y

-

-

-

-

-

-

-

C11

-

hdmi_clockx

-

-

-

-

-

-

-

D11

-

hdmi_clocky

-

-

-

-

-

-

-

R26

-

csi21_dx0

-

-

gpi_67

-

-

-

safe_mode

R25

-

csi21_dy0

-

-

gpi_68

-

-

-

safe_mode

T26

-

csi21_dx1

-

-

gpi_69

-

-

-

safe_mode

T25

-

csi21_dy1

-

-

gpi_70

-

-

-

safe_mode

U26

-

csi21_dx2

-

-

gpi_71

-

-

-

safe_mode

U25

-

csi21_dy2

-

-

gpi_72

-

-

-

safe_mode

V26

-

csi21_dx3

cam2_d7(4)

-

gpi_73

-

-

-

safe_mode

V25

-

csi21_dy3

cam2_d6(4)

-

gpi_74

-

-

-

safe_mode

W26

-

csi21_dx4

cam2_d5(4)

-

gpi_75

-

-

-

safe_mode

W25

-

csi21_dy4

cam2_d4(4)

-

gpi_76

-

-

-

safe_mode

M26

-

csi22_dx0

cam2_d3(4)

cam2_d12(4)

gpi_77

-

-

-

safe_mode

M25

-

csi22_dy0

cam2_d2(4)

cam2_d13(4)

gpi_78

-

-

-

safe_mode

N26

-

csi22_dx1

cam2_d1(4)

cam2_d14(4)

gpi_79

-

-

-

safe_mode

N25

-

csi22_dy1

cam2_d0(4)

cam2_d15(4)

gpi_80

-

-

-

safe_mode

N27

-

csi22_dx2

-

cam2_fid(4)

-

-

-

-

safe_mode

M27

-

csi22_dy2

-

cam2_wen(4)

-

-

-

-

safe_mode

T27

-

cam_shutter

-

cam2_hs(4)

gpio_81

-

-

-

safe_mode

U27

-

cam_strobe

-

cam2_vs(4)

gpio_82

-

-

-

safe_mode

V27

-

cam_

-

cam2_pclk(4)

gpio_83

-

-

-

safe_mode

globalreset

AE18

-

usbb1_ulpitll

hsi1_cawake

-

gpio_84

usbb1_

-

attila_hw_

safe_mode

_clk

ulpiphy_clk

dbg20

AG19

-

usbb1_ulpitll

hsi1_cadata

mcbsp4_clkr

gpio_85

usbb1_

usbb1_mm_

attila_hw_

safe_mode

_stp

ulpiphy_stp

rxdp

dbg21

AF19

-

usbb1_ulpitll

hsi1_caflag

mcbsp4_fsr

gpio_86

usbb1_

-

attila_hw_

safe_mode

_dir

ulpiphy_dir

dbg22

AE19

-

usbb1_ulpitll

hsi1_acready mcbsp4_fsx

gpio_87

usbb1_

usbb1_mm_

attila_hw_

safe_mode

_nxt

ulpiphy_nxt

rxdm

dbg23

AF18

-

usbb1_ulpitll

hsi1_acwake

mcbsp4_clkx

gpio_88

usbb1_

usbb1_mm_

attila_hw_

safe_mode

_dat0

ulpiphy_dat0

txen

dbg24

AG18

-

usbb1_ulpitll

hsi1_acdata

mcbsp4_dx

gpio_89

usbb1_

usbb1_mm_

attila_hw_

safe_mode

_dat1

ulpiphy_dat1

txdat

dbg25

AE17

-

usbb1_ulpitll

hsi1_acflag

mcbsp4_dr

gpio_90

usbb1_

usbb1_mm_

attila_hw_

safe_mode

_dat2

ulpiphy_dat2

txse0

dbg26

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

75

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

AF17

-

usbb1_ulpitll

hsi1_caready -

gpio_91

usbb1_

usbb1_mm_

attila_hw_

safe_mode

_dat3

ulpiphy_dat3

rxrcv

dbg27

AH17

-

usbb1_ulpitll

dmtimer8_

abe_mcbsp3

gpio_92

usbb1_

-

attila_hw_

safe_mode

_dat4

pwm_evt

_dr

ulpiphy_dat4

dbg28

AE16

-

usbb1_ulpitll

dmtimer9_

abe_mcbsp3

gpio_93

usbb1_

-

attila_hw_

safe_mode

_dat5

pwm_evt

_dx

ulpiphy_dat5

dbg29

AF16

-

usbb1_ulpitll

dmtimer10_

abe_mcbsp3

gpio_94

usbb1_

abe_dmic_

attila_hw_

safe_mode

_dat6

pwm_evt

_clkx

ulpiphy_dat6

din3

dbg30

AG16

-

usbb1_ulpitll

dmtimer11_

abe_mcbsp3

gpio_95

usbb1_

abe_dmic_

attila_hw_

safe_mode

_dat7

pwm_evt

_fsx

ulpiphy_dat7

clk3

dbg31

AF14

-

usbb1_hsic_

-

-

gpio_96

-

-

-

safe_mode

data

AE14

-

usbb1_hsic_

-

-

gpio_97

-

-

-

safe_mode

strobe

H4

-

gpio_wk0

-

-

gpio_wk0

-

-

attila_hw_

safe_mode

dbg1

J2

-

gpio_wk1

-

-

gpio_wk1

-

-

attila_hw_

safe_mode

dbg2

G2

-

gpio_wk2

-

-

gpio_wk2

-

-

attila_hw_

safe_mode

dbg3

J1

-

gpio_wk3

-

-

gpio_wk3

-

-

attila_hw_

safe_mode

dbg4

K1

-

gpio_wk4

-

-

gpio_wk4

-

-

attila_hw_

safe_mode

dbg5

H2

-

gpio_98

-

-

gpio_98

-

-

-

safe_mode

H3

-

gpio_99

-

-

gpio_99

-

-

-

safe_mode

D2

-

sdmmc1_clk

-

dpm_emu19

gpio_100

-

-

-

safe_mode

E3

-

sdmmc1_

-

uart1_rx

gpio_101

-

-

-

safe_mode

cmd

E4

-

sdmmc1_

-

dpm_emu18

gpio_102

-

-

-

safe_mode

dat0

E2

-

sdmmc1_

-

dpm_emu17

gpio_103

-

-

-

safe_mode

dat1

E1

-

sdmmc1_

-

dpm_emu16

gpio_104

jtag_tms_

-

-

safe_mode

dat2

tmsc

F4

-

sdmmc1_

-

dpm_emu15

gpio_105

jtag_tck

-

-

safe_mode

dat3

F3

-

sdmmc1_

-

-

gpio_106

-

-

-

safe_mode

dat4

F1

-

sdmmc1_

-

-

gpio_107

-

-

-

safe_mode

dat5

G4

-

sdmmc1_

-

-

gpio_108

-

-

-

safe_mode

dat6

G3

-

sdmmc1_

-

-

gpio_109

-

-

-

safe_mode

dat7

AD27

-

abe_mcbsp2

mcspi2_clk

abe_mcasp_

gpio_110

usbb2_mm_

-

-

safe_mode

_clkx

ahclkx

rxdm

AD26

-

abe_mcbsp2

mcspi2_somi abe_mcasp_

gpio_111

usbb2_mm_

-

-

safe_mode

_dr

axr

rxdp

AD25

-

abe_mcbsp2

mcspi2_simo abe_mcasp_

gpio_112

usbb2_mm_

-

-

safe_mode

_dx

amute

rxrcv

AC28

-

abe_mcbsp2

mcspi2_cs0

abe_mcasp_

gpio_113

usbb2_mm_

-

-

safe_mode

_fsx

afsx

txen

AC26

-

abe_mcbsp1

abe_slimbus

-

gpio_114

-

-

-

safe_mode

_clkx

1_clock

76

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

AC25

-

abe_mcbsp1

abe_slimbus

-

gpio_115

-

-

-

safe_mode

_dr

1_data

AB25

-

abe_mcbsp1

sdmmc3_

abe_mcasp_

gpio_116

-

-

-

safe_mode

_dx

dat2

aclkx

AC27

-

abe_mcbsp1

sdmmc3_

abe_mcasp_

gpio_117

-

-

-

safe_mode

_fsx

dat3

amutein

AG25

-

abe_pdm_ul

abe_mcbsp3

-

-

-

-

-

safe_mode

_data

_dr

AF25

-

abe_pdm_dl

abe_mcbsp3

-

-

-

-

-

safe_mode

_data

_dx

AE25

-

abe_pdm_

abe_mcbsp3

-

-

-

-

-

safe_mode

frame

_clkx

AF26

-

abe_pdm_lb

abe_mcbsp3

-

-

-

-

-

safe_mode

_clk

_fsx

AH26

-

abe_clks

-

-

gpio_118

-

-

-

safe_mode

AE24

-

abe_dmic_

-

-

gpio_119

usbb2_mm_

uart4_cts

-

safe_mode

clk1

txse0

AF24

-

abe_dmic_

-

-

gpio_120

usbb2_mm_

uart4_rts

-

safe_mode

din1

txdat

AG24

-

abe_dmic_

slimbus2_

abe_mcasp_

gpio_121

-

dmtimer11_

-

safe_mode

din2

clock

axr

pwm_evt

AH24

-

abe_dmic_

slimbus2_

abe_dmic_

gpio_122

-

dmtimer9_

-

safe_mode

din3

data

clk2

pwm_evt

AB26

-

uart2_cts

sdmmc3_clk

-

gpio_123

-

-

-

safe_mode

AB27

-

uart2_rts

sdmmc3_

-

gpio_124

-

-

-

safe_mode

cmd

AA25

-

uart2_rx

sdmmc3_

-

gpio_125

-

-

-

safe_mode

dat0

AA26

-

uart2_tx

sdmmc3_

-

gpio_126

-

-

-

safe_mode

dat1

AA27

-

hdq_sio

i2c3_sccb

i2c2_sccb

gpio_127

-

-

-

safe_mode

AE28

-

i2c1_scl

-

-

-

-

-

-

-

AE26

-

i2c1_sda

-

-

-

-

-

-

-

C26

-

i2c2_scl

uart1_rx

-

gpio_128

-

-

-

safe_mode

D26

-

i2c2_sda

uart1_tx

-

gpio_129

-

-

-

safe_mode

W27

-

i2c3_scl

-

-

gpio_130

-

-

-

safe_mode

Y27

-

i2c3_sda

-

-

gpio_131

-

-

-

safe_mode

AG21

-

i2c4_scl

-

-

gpio_132

-

-

-

safe_mode

AH22

-

i2c4_sda

-

-

gpio_133

-

-

-

safe_mode

AG9

-

sr_scl

-

-

-

-

-

-

-

AF9

-

sr_sda

-

-

-

-

-

-

-

AF22

-

mcspi1_clk

-

-

gpio_134

-

-

-

safe_mode

AE22

-

mcspi1_somi -

-

gpio_135

-

-

-

safe_mode

AG22

-

mcspi1_simo -

-

gpio_136

-

-

-

safe_mode

AE23

-

mcspi1_cs0

-

-

gpio_137

-

-

-

safe_mode

AF23

-

mcspi1_cs1

uart1_rx

-

gpio_138

-

-

-

safe_mode

AG23

-

mcspi1_cs2

uart1_cts

slimbus2_

gpio_139

-

-

-

safe_mode

clock

AH23

-

mcspi1_cs3

uart1_rts

slimbus2_

gpio_140

-

-

-

safe_mode

data

F27

-

uart3_cts_

uart1_tx

-

gpio_141

-

-

-

safe_mode

rctx

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

77

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

F28

-

uart3_rts_sd

-

cam_globalr

gpio_142

-

-

-

safe_mode

eset

G27

-

uart3_rx_irrx

dmtimer8_

cam_shutter

gpio_143

-

-

-

safe_mode

pwm_evt

G28

-

uart3_tx_irtx

dmtimer9_

cam_strobe

gpio_144

-

-

-

safe_mode

pwm_evt

AE5

-

sdmmc5_clk

mcspi2_clk

gpio_145

-

sdmmc2_clk

-

safe_mode

AF5

-

sdmmc5_

mcspi2_simo

gpio_146

-

sdmmc2_

-

safe_mode

cmd

cmd

AE4

-

sdmmc5_

mcspi2_somi

gpio_147

-

sdmmc2_

-

safe_mode

dat0

dat0

AF4

-

sdmmc5_

-

gpio_148

-

sdmmc2_

-

safe_mode

dat1

dat1

AG3

-

sdmmc5_

mcspi2_cs1

-

gpio_149

-

sdmmc2_

-

safe_mode

dat2

dat2

AF3

-

sdmmc5_

mcspi2_cs0

-

gpio_150

-

sdmmc2_

-

safe_mode

dat3

dat3

AE21

-

mcspi4_clk

sdmmc4_clk

kpd_col6

gpio_151

-

-

-

safe_mode

AF20

-

mcspi4_simo sdmmc4_

kpd_col7

gpio_152

-

-

-

safe_mode

cmd

AF21

-

mcspi4_somi sdmmc4_

kpd_row6

gpio_153

-

-

-

safe_mode

dat0

AE20

-

mcspi4_cs0

sdmmc4_

kpd_row7

gpio_154

-

-

-

safe_mode

dat3

AG20

-

uart4_rx

sdmmc4_

kpd_row8

gpio_155

-

-

-

safe_mode

dat2

AH19

-

uart4_tx

sdmmc4_

kpd_col8

gpio_156

-

-

-

safe_mode

dat1

AG12

-

usbb2_ulpitll

usbb2_

sdmmc4_

gpio_157

hsi2_cawake

-

-

safe_mode

_clk

ulpiphy_clk

cmd

AF12

-

usbb2_ulpitll

usbb2_

sdmmc4_clk

gpio_158

hsi2_cadata

dispc2_

-

safe_mode

_stp

ulpiphy_stp

data23

AE12

-

usbb2_ulpitll

usbb2_

sdmmc4_

gpio_159

hsi2_caflag

dispc2_

-

safe_mode

_dir

ulpiphy_dir

dat0

data22

AG13

-

usbb2_ulpitll

usbb2_

sdmmc4_

gpio_160

hsi2_acready dispc2_

-

safe_mode

_nxt

ulpiphy_nxt

dat1

data21

AE11

-

usbb2_ulpitll

usbb2_

sdmmc4_

gpio_161

hsi2_acwake

dispc2_

usbb2_mm_

safe_mode

_dat0

ulpiphy_dat0

dat2

data20

txen

AF11

-

usbb2_ulpitll

usbb2_

sdmmc4_

gpio_162

hsi2_acdata

dispc2_

usbb2_mm_

safe_mode

_dat1

ulpiphy_dat1

dat3

data19

txdat

AG11

-

usbb2_ulpitll

usbb2_

sdmmc3_

gpio_163

hsi2_acflag

dispc2_

usbb2_mm_

safe_mode

_dat2

ulpiphy_dat2

dat2

data18

txse0

AH11

-

usbb2_ulpitll

usbb2_

sdmmc3_

gpio_164

hsi2_caready dispc2_

rfbi_data15

safe_mode

_dat3

ulpiphy_dat3

dat1

data15

AE10

-

usbb2_ulpitll

usbb2_

sdmmc3_

gpio_165

mcspi3_somi dispc2_

rfbi_data14

safe_mode

_dat4

ulpiphy_dat4

dat0

data14

AF10

-

usbb2_ulpitll

usbb2_

sdmmc3_

gpio_166

mcspi3_cs0

dispc2_

rfbi_data13

safe_mode

_dat5

ulpiphy_dat5

dat3

data13

AG10

-

usbb2_ulpitll

usbb2_

sdmmc3_

gpio_167

mcspi3_simo dispc2_

rfbi_data12

safe_mode

_dat6

ulpiphy_dat6

cmd

data12

AE9

-

usbb2_ulpitll

usbb2_

sdmmc3_clk

gpio_168

mcspi3_clk

dispc2_

rfbi_data11

safe_mode

_dat7

ulpiphy_dat7

data11

AF13

-

usbb2_hsic_

-

-

gpio_169

-

-

-

safe_mode

data

78

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

AE13

-

usbb2_hsic_

-

-

gpio_170

-

-

-

safe_mode

strobe

G26

-

kpd_col3

kpd_col0

cam2_d0(4)

gpio_171

-

-

-

safe_mode

G25

-

kpd_col4

kpd_col1

cam2_d1(4)

gpio_172

-

-

-

safe_mode

H26

-

kpd_col5

kpd_col2

cam2_d2(4)

gpio_173

-

-

-

safe_mode

H25

-

kpd_col0

kpd_col3

cam2_d3(4)

gpio_174

-

-

-

safe_mode

J27

-

kpd_col1

kpd_col4

cam2_d8(4)

gpio_0

-

-

-

safe_mode

H27

-

kpd_col2

kpd_col5

cam2_d10(4)

gpio_1

-

-

-

safe_mode

J26

-

kpd_row3

kpd_row0

cam2_d4(4)

gpio_175

-

-

-

safe_mode

J25

-

kpd_row4

kpd_row1

cam2_d5(4)

gpio_176

-

-

-

safe_mode

K26

-

kpd_row5

kpd_row2

cam2_d6(4)

gpio_177

-

-

-

safe_mode

K25

-

kpd_row0

kpd_row3

cam2_d7(4)

gpio_178

-

-

-

safe_mode

L27

-

kpd_row1

kpd_row4

cam2_d9(4)

gpio_2

-

-

-

safe_mode

K27

-

kpd_row2

kpd_row5

cam2_d11(4)

gpio_3

-

-

-

safe_mode

C3

-

usba0_otg_

-

-

-

-

-

-

-

ce

B5

-

usba0_otg_

uart3_rx_irrx

uart2_rx

-

-

-

-

safe_mode

dp

B4

-

usba0_otg_

uart3_tx_irtx

uart2_tx

-

-

-

-

safe_mode

dm

AH6

-

fref_xtal_in

-

-

-

-

-

-

-

AH5

-

fref_xtal_out

-

-

-

-

-

-

-

AG5

-

fref_xtal_

-

-

-

-

-

-

-

vssosc

AG8

-

fref_slicer_in

-

-

gpi_wk5

-

-

-

safe_mode

AD1

-

fref_clk_

-

-

-

-

-

-

-

ioreq

AD2

-

fref_clk0_out

fref_clk1_req

sys_drm_

gpio_wk6

-

sdmmc2_

attila_hw_

safe_mode

msecure

dat7

dbg6

AA28

-

fref_clk1_out

-

-

gpio_181

-

-

-

safe_mode

Y28

-

fref_clk2_out

-

-

gpio_182

-

-

-

safe_mode

AD3

-

fref_clk3_req

fref_clk1_req

sys_drm_

gpio_

-

sdmmc2_

attila_hw_

safe_mode

msecure

wk30

dat4

dbg7

AD4

-

fref_clk3_out

fref_clk2_req

sys_secure_

gpio_

-

sdmmc2_

attila_hw_

safe_mode

indicator

wk31

dat5

dbg8

AC2

-

fref_clk4_req

fref_clk5_out

-

gpio_wk7

-

sdmmc2_

attila_hw_

-

dat6

dbg9

AC3

-

fref_clk4_out

-

-

gpio_wk8

-

-

attila_hw_

-

dbg10

AG7

-

sys_32k

-

-

-

-

-

-

-

AE7

-

sys_

-

-

-

-

-

-

-

nrespwron

AF7

-

sys_

-

-

-

-

-

-

-

nreswarm

AH7

-

sys_pwr_req

-

-

-

-

-

-

-

AG6

-

sys_pwron_

-

-

gpio_

-

attila_hw_

attila_hw_

-

reset_out

wk29

dbd0

dbg11

AE6

-

sys_nirq1

-

-

-

-

-

-

safe_mode

AF6

-

sys_nirq2

-

-

gpio_183

-

-

-

safe_mode

F26

-

sys_boot0

-

-

gpio_184

-

-

-

safe_mode

E27

-

sys_boot1

-

-

gpio_185

-

-

-

safe_mode

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

79

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

E26

-

sys_boot2

-

-

gpio_186

-

-

-

safe_mode

E25

-

sys_boot3

-

-

gpio_187

-

-

-

safe_mode

D28

-

sys_boot4

-

-

gpio_188

-

-

-

safe_mode

D27

-

sys_boot5

-

-

gpio_189

-

-

-

safe_mode

AF8

-

sys_boot6

dpm_emu18

-

gpio_wk9

-

-

attila_hw_

safe_mode

dbg12

AE8

-

sys_boot7

dpm_emu19

-

gpio_

-

-

attila_hw_

safe_mode

wk10

dbg13

AH2

-

jtag_ntrst

-

-

-

-

-

-

-

AG1

-

jtag_tck

-

-

-

-

-

-

safe_mode

AE3

-

jtag_rtck

-

-

-

-

-

-

-

AH1

-

jtag_tms_

-

-

-

-

-

-

safe_mode

tmsc

AE1

-

jtag_tdi

-

-

-

-

-

-

-

AE2

-

jtag_tdo

-

-

-

-

-

-

-

M2

-

dpm_emu0

-

-

gpio_11

-

-

attila_hw_

safe_mode

dbg0

N2

-

dpm_emu1

-

-

gpio_12

-

-

attila_hw_

safe_mode

dbg1

P2

-

dpm_emu2

usba0_

-

gpio_13

-

dispc2_fid

attila_hw_

safe_mode

ulpiphy_clk

dbg2

V1

-

dpm_emu3

usba0_

-

gpio_14

rfbi_data10

dispc2_

attila_hw_

safe_mode

ulpiphy_stp

data10

dbg3

V2

-

dpm_emu4

usba0_

-

gpio_15

rfbi_data9

dispc2_data9 attila_hw_

safe_mode

ulpiphy_dir

dbg4

W1

-

dpm_emu5

usba0_

-

gpio_16

rfbi_te_

dispc2_

attila_hw_

safe_mode

ulpiphy_nxt

vsync0

data16

dbg5

W2

-

dpm_emu6

usba0_

uart3_tx_irtx

gpio_17

rfbi_hsync0

dispc2_

attila_hw_

safe_mode

ulpiphy_dat0

data17

dbg6

W3

-

dpm_emu7

usba0_

uart3_rx_irrx

gpio_18

rfbi_cs0

dispc2_

attila_hw_

safe_mode

ulpiphy_dat1

hsync

dbg7

W4

-

dpm_emu8

usba0_

uart3_rts_sd

gpio_19

rfbi_re

dispc2_pclk

attila_hw_

safe_mode

ulpiphy_dat2

dbg8

Y2

-

dpm_emu9

usba0_

uart3_cts_

gpio_20

rfbi_we

dispc2_

attila_hw_

safe_mode

ulpiphy_dat3

rctx

vsync

dbg9

Y3

-

dpm_emu10

usba0_

-

gpio_21

rfbi_a0

dispc2_de

attila_hw_

safe_mode

ulpiphy_dat4

dbg10

Y4

-

dpm_emu11

usba0_

-

gpio_22

rfbi_data8

dispc2_data8 attila_hw_

safe_mode

ulpiphy_dat5

dbg11

AA1

-

dpm_emu12

usba0_

-

gpio_23

rfbi_data7

dispc2_data7 attila_hw_

safe_mode

ulpiphy_dat6

dbg12

AA2

-

dpm_emu13

usba0_

-

gpio_24

rfbi_data6

dispc2_data6 attila_hw_

safe_mode

ulpiphy_dat7

dbg13

AA3

-

dpm_emu14

sys_drm_

uart1_rx

gpio_25

rfbi_data5

dispc2_data5 attila_hw_

safe_mode

msecure

dbg14

AA4

-

dpm_emu15

sys_secure_

-

gpio_26

rfbi_data4

dispc2_data4 attila_hw_

safe_mode

indicator

dbg15

AB2

-

dpm_emu16

dmtimer8_

dsi1_te0

gpio_27

rfbi_data3

dispc2_data3 attila_hw_

safe_mode

pwm_evt

dbg16

AB3

-

dpm_emu17

dmtimer9_

dsi1_te1

gpio_28

rfbi_data2

dispc2_data2 attila_hw_

safe_mode

pwm_evt

dbg17

AB4

-

dpm_emu18

dmtimer10_

dsi2_te0

gpio_190

rfbi_data1

dispc2_data1 attila_hw_

safe_mode

pwm_evt

dbg18

80

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

AC4

-

dpm_emu19

dmtimer11_

dsi2_te1

gpio_191

rfbi_data0

dispc2_data0 attila_hw_

safe_mode

pwm_evt

dbg19

H1 / M1 /

A2 / A6 / vss

-

-

-

-

-

-

-

AB1 / C2 /

A9 / A11

F2 / K2 /

/ A14 /

U2 / AF2 /

A28 / B1

B3 / J3 / J4

/ B14 /

/ AG4 / B6 /

B21 /

K8 / U8 /

B24 /

AH8 / N9 /

B29 /

A10 / AH10

E28 / F1

/ H11 /

/ H28 /

AA11 / N12

J1 / L29

/ P12 / R12

/ M2 / P1

/ T12 / U12

/ P2 /

/ AA12 /

R28 / V2

B13 / H13 /

/ V28 /

M13 / N13 /

AA28 /

P13 / R13 /

AB2 /

T13 / U13 /

AE2 /

AH13 / M14

AF28 /

/ N14 / P14

AH1 /

/ R14 / T14

AH5 /

/ U14 / M15

AH14 /

/ N15 / P15

AH18 /

/ R15 / T15

AH29 /

/ U15 / M16

AJ2 /

/ N16 / P16

AJ7 /

/ R16 / T16

AJ11 /

/ U16 / H17

AJ16 /

/ M17 / N17

AJ22 /

/ P17 / R17

AJ28

/ T17 / U17

/ Y17 /

AG17 / H19

/ A20 /

AA20 / J21

/ L21 / M21

/ U21 /

AH21 / M22

/ A23 / F25

/ L25 / Y25

/ L26 / Y26

/ AG26 /

B27 / AE27

/ H28 / K28

/ U28

Y22

-

vpp(2)

-

-

-

-

-

-

-

J8

-

vpp_cust(2)

-

-

-

-

-

-

-

J9 / K9 / L9

-

vdd_core

-

-

-

-

-

-

-

/ M9 / T9 /

J10 / J11 /

Y11 / H12 /

J12 / Y12 /

J13 / Y13 /

AA13 / J15

/ J16 / J17 /

H18 / J18 /

J19 / J20 /

K20 / L20 /

M20 / N20 /

R20 / T20 /

U20 / V20

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

81

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

V8 / W8 /

-

vdd_mpu

-

-

-

-

-

-

-

Y8 / U9 /

V9 / W9 /

Y9 / Y10 /

AA10

C4

-

vsense_

-

-

-

-

-

-

-

vdd_mpu(5)

AA17 / Y18

-

vdd_iva_

-

-

-

-

-

-

-

/ AA18 /

audio

Y19 / AA19

/ W20 / Y20

/ V21 / W21

/ Y21

AA16

-

vdds_1p2v

-

-

-

-

-

-

-

AB7 / U7 /

-

vdds_1p8v

-

-

-

-

-

-

-

V7 / K7 /

H22 / J22 /

W22

Y7

-

vdds_1p8_

-

-

-

-

-

-

-

fref

D1 / G1 /

A22 / B4 vddq_lpddr2

-

-

-

-

-

-

-

U1 / Y1 /

/ B7 / B9

AC1 / AF1 /

/ B13 /

A4 / AH4 /

B18 /

A6 / L7 /

B25 / D2

G8 / H8 /

/ D29 /

L8 / M8 /

F29 / G2

AA8 / A9 /

/ J2 / J28

H9 / AA9 /

/ M28 /

AB9 / AH9 / U1 / Y1 /

A12 / AH12

AC1 /

/ A17 / H20

AF2 /

/ G21 / H21

AH9 /

/ A22 / A25

AH12 /

/ E28 / J28

AJ4 /

/ L28

AJ6

G15

-

vddq_vref_

-

-

-

-

-

-

-

lpddr21

T8

-

vddq_vref_

-

-

-

-

-

-

-

lpddr22

AH18 /

T28 /

vddca_

-

-

-

-

-

-

-

AH20 /

AC28 /

lpddr2

AA21 /

AE29 /

AB21 /

AH22 /

AA22 /

AJ19 /

AB22 /

AJ26

AH25 / T28

/ AB28 /

AD28

Y14

-

vddca_vref_

-

-

-

-

-

-

-

lpddr21

R27

-

vddca_vref_

-

-

-

-

-

-

-

lpddr22

G22

-

vdda_dll0_

-

-

-

-

-

-

-

lpddr21

G9

-

vdda_dll1_

-

-

-

-

-

-

-

lpddr21

M7

-

vdda_dll0_

-

-

-

-

-

-

-

lpddr22

AB10

-

vdda_dll1_

-

-

-

-

-

-

-

lpddr22

82

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

L1

-

vdda_dsi1

-

-

-

-

-

-

-

N8 / P8

-

vssa_dsi

-

-

-

-

-

-

-

L2

-

vdda_dsi2

-

-

-

-

-

-

-

W28

-

vdda_csi21

-

-

-

-

-

-

-

R22

-

vssa_csi2

-

-

-

-

-

-

-

V28

-

vdda_csi22

-

-

-

-

-

-

-

A11 / G12

-

vdda_hdmi

-

-

-

-

-

-

-

G11

-

vssa_hdmi

-

-

-

-

-

-

-

A5

-

vdda_

-

-

-

-

-

-

-

usba0otg_

3p3v

G10

-

vssa_

-

-

-

-

-

-

-

usba0otg_

3p3v

A7

-

vdda_

-

-

-

-

-

-

-

usba0otg_

1p8v

H10

-

vssa_

-

-

-

-

-

-

-

usba0otg

G7 / H7

-

vdds_

-

-

-

-

-

-

-

sdmmc1

A1

-

pbias_mmc1

-

-

-

-

-

-

-

P9

-

vdda_dpll_

-

-

-

-

-

-

-

mpu

G13

-

vdda_dpll_

-

-

-

-

-

-

-

core_audio

Y16

-

vdda_dpll_

-

-

-

-

-

-

-

iva_per

G20

-

vdds_dv_

-

-

-

-

-

-

-

gpmc

G16 / H16

-

vdds_dv_

-

-

-

-

-

-

-

sdmmc2

G17 / G18 /

-

vdds_dv_c2c -

-

-

-

-

-

-

G19

V22

-

vdds_dv_

-

-

-

-

-

-

-

cam

AB16

-

vdds_dv_

-

-

-

-

-

-

-

bank0

AB20

-

vdds_dv_

-

-

-

-

-

-

-

bank1

AB8 / AB19

-

vdds_dv_

-

-

-

-

-

-

-

bank2

AB18

-

vdds_dv_

-

-

-

-

-

-

-

bank3

AA7

-

vdds_dv_

-

-

-

-

-

-

-

bank4

AB17

-

vdds_dv_

-

-

-

-

-

-

-

bank5

AA14

-

vdds_dv_

-

-

-

-

-

-

-

bank6

M28

-

vdds_dv_

-

-

-

-

-

-

-

bank7

W7

-

vdds_dv_fref

-

-

-

-

-

-

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

83

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-2. Multiplexing Characteristics(1) (continued)

BALL

BALL

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Mode 5

Mode 6

Mode 7

BOTTOM

TOP

AB14

-

vdda_ldo_

-

-

-

-

-

-

-

sram_mpu

N22

-

vdda_ldo_

-

-

-

-

-

-

-

sram_iva_

audio

T22

-

vdda_ldo_

-

-

-

-

-

-

-

sram_core

P7

-

vdda_ldo_

-

-

-

-

-

-

-

emu_wkup

AB12

-

vdda_bdgp_

-

-

-

-

-

-

-

vbb

AB13

-

cap_vbb_ldo

-

-

-

-

-

-

-

_mpu

R21

-

cap_vbb_ldo

-

-

-

-

-

-

-

_iva_audio

AB11

-

cap_vdd_ldo

-

-

-

-

-

-

-

_sram_mpu

N21

-

cap_vdd_ldo

-

-

-

-

-

-

-

_sram_iva_

audio

U22

-

cap_vdd_ldo

-

-

-

-

-

-

-

_sram_core

T7

-

cap_vdd_ldo

-

-

-

-

-

-

-

_emu_wkup

A27

-

atestv(3)

-

-

-

-

-

-

-

AG28

-

vsense(3)

-

-

-

-

-

-

-

AH27

-

iforce(3)

-

-

-

-

-

-

-

AH16

AJ17

pop_lpddr21

-

-

-

-

-

-

-

_zq

AF28

AG29

pop_lpddr22

-

-

-

-

-

-

-

_zq

A26 / B2

B2 / B28 pop_vacc_

-

-

-

-

-

-

-

lpddr2(6)

AG27 / C1 / C1 / AH2 pop_vdd1_

-

-

-

-

-

-

-

AG2

/ AH28

lpddr2_

shared

A13 / C27 /

A15 /

pop_vdd1_

-

-

-

-

-

-

-

AH14

C28 /

lpddr21

AJ15

N1 / P1 /

N2 / P29 pop_vdd1_

-

-

-

-

-

-

-

R28

/ R1

lpddr22

AH3 / A3 /

A3 / C29 pop_vdd2_

-

-

-

-

-

-

-

C28 / AF27

/ AG28 /

lpddr2_

AH3

shared

AG14 / A15

A16 /

pop_vdd2_

-

-

-

-

-

-

-

/ B15

B16 /

lpddr21

AH15

N28 / T1 /

P28 / T1 pop_vdd2_

-

-

-

-

-

-

-

T2

/ T2

lpddr22

(1) In safe_mode the ball is configured as a high impedance input; the ball is also floating (unconnected to modules).

(2) vpp must be unconnected. vpp_cust is only powered when programming CPFROM eFuses. Otherwise, it is recommended to leave

vpp_cust turned off (floating). If the TWL6032 PMIC is used then the vpp pulldown resistor inside the TWL6032 must be disabled when the vpp_cust is turned off.

(3) atestv, iforce, and vsense balls must be left unconnected.

The following bottom balls are reserved: C5 / C6 / D3 / D4 / D5 / D6 / L22 / N7. These balls must be left unconnected.

(4) In the device, the number “2” in the cam2 interface name does not mean there are two camera parallel interfaces available in the 84

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

device. The cam2 interface name defines the camera parallel interface available in the device vs the legacy device.

(5) This ball must be left unconnected.

(6) pop_vacc_lpddr2 must be left unconnected.

2.4

Signal Descriptions

Many signals are available on multiple balls, according to the software configuration of the ball

multiplexing options.

1. SIGNAL NAME: The name of the signal passing through the pin.

NOTE

The subsystem multiplexing signals are not described in Table 2-1 and Table 2-2.

2. DESCRIPTION: Description of the signal

3. TYPE: Type = Signal direction and type:

–

I = Input

–

O = Output

–

IO = Input / output

–

D = Open Drain

–

DS = Differential

–

A = Analog

–

PWR = Power

–

GND = Ground

4. BALL BOTTOM: Associated ball(s) bottom

5. BALL TOP: Associated ball(s) top

6. PIN NAME: This is the name of the pin the signal is passing through.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

85

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

2.4.1

External Memory Interfaces

2.4.1.1

GPMC

NOTE

For more information, see the Memory Subsystem / General-Purpose Memory Controller

section of the OMAP4470 TRM.

Table 2-3. GPMC Signal Descriptions

SIGNAL NAME [1]

PIN NAME [6]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM

BALL TOP [5]

[4]

Multiplexed GPMC Mode

gpmc_a1/gpmc_d0

gpmc_ad0

GPMC address bit 1 / data bit 0

IO

C12

-

gpmc_a2/gpmc_d1

gpmc_ad1

GPMC address bit 2 / data bit 1

IO

D12

-

gpmc_a3/gpmc_d2

gpmc_ad2

GPMC address bit 3 / data bit 2

IO

C13

-

gpmc_a4/gpmc_d3

gpmc_ad3

GPMC address bit 4 / data bit 3

IO

D13

-

gpmc_a5/gpmc_d4

gpmc_ad4

GPMC address bit 5 / data bit 4

IO

C15

-

gpmc_a6/gpmc_d5

gpmc_ad5

GPMC address bit 6 / data bit 5

IO

D15

-

gpmc_a7/gpmc_d6

gpmc_ad6

GPMC address bit 7 / data bit 6

IO

A16

-

gpmc_a8/gpmc_d7

gpmc_ad7

GPMC address bit 8 / data bit 7

IO

B16

-

gpmc_a9/gpmc_d8

gpmc_ad8

GPMC address bit 9 / data bit 8

IO

C16

-

gpmc_a10/gpmc_d9

gpmc_ad9

GPMC address bit 10 / data bit 9

IO

D16

-

gpmc_a11/gpmc_d10

gpmc_ad10

GPMC address bit 11 / data bit 10

IO

C17

-

gpmc_a12/gpmc_d11

gpmc_ad11

GPMC address bit 12 / data bit 11

IO

D17

-

gpmc_a13/gpmc_d12

gpmc_ad12

GPMC address bit 13 / data bit 12

IO

C18

-

gpmc_a14/gpmc_d13

gpmc_ad13

GPMC address bit 14 / data bit 13

IO

D18

-

gpmc_a15/gpmc_d14

gpmc_ad14

GPMC address bit 15 / data bit 14

IO

C19

-

gpmc_a16/gpmc_d15

gpmc_ad15

GPMC address bit 16 / data bit 15

IO

D19

-

gpmc_a17

gpmc_a16

GPMC address bit 17

O

B17

-

gpmc_a18

gpmc_a17

GPMC address bit 18

O

A18

-

gpmc_a19

gpmc_a18

GPMC address bit 19

O

B18

-

gpmc_a20

gpmc_a19

GPMC address bit 20

O

A19

-

gpmc_a21

gpmc_a20

GPMC address bit 21

O

B19

-

gpmc_a22

gpmc_a21

GPMC address bit 22

O

B20

-

gpmc_a23

gpmc_a22

GPMC address bit 23

O

A21

-

gpmc_a24

gpmc_a23

GPMC address bit 24

O

B21

-

gpmc_a25

gpmc_a24

GPMC address bit 25

O

C20

-

gpmc_a26

gpmc_a25

GPMC address bit 26

O

D20

-

Nonmultiplexed GPMC Mode

gpmc_d0

gpmc_ad0

GPMC data bit 0

IO

C12

-

gpmc_d1

gpmc_ad1

GPMC data bit 1

IO

D12

-

gpmc_d2

gpmc_ad2

GPMC data bit 2

IO

C13

-

gpmc_d3

gpmc_ad3

GPMC data bit 3

IO

D13

-

gpmc_d4

gpmc_ad4

GPMC data bit 4

IO

C15

-

gpmc_d5

gpmc_ad5

GPMC data bit 5

IO

D15

-

gpmc_d6

gpmc_ad6

GPMC data bit 6

IO

A16

-

gpmc_d7

gpmc_ad7

GPMC data bit 7

IO

B16

-

gpmc_d8

gpmc_ad8

GPMC data bit 8

IO

C16

-

gpmc_d9

gpmc_ad9

GPMC data bit 9

IO

D16

-

86

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-3. GPMC Signal Descriptions (continued)

SIGNAL NAME [1]

PIN NAME [6]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM

BALL TOP [5]

[4]

gpmc_d10

gpmc_ad10

GPMC data bit 10

IO

C17

-

gpmc_d11

gpmc_ad11

GPMC data bit 11

IO

D17

-

gpmc_d12

gpmc_ad12

GPMC data bit 12

IO

C18

-

gpmc_d13

gpmc_ad13

GPMC data bit 13

IO

D18

-

gpmc_d14

gpmc_ad14

GPMC data bit 14

IO

C19

-

gpmc_d15

gpmc_ad15

GPMC data bit 15

IO

D19

-

gpmc_a1

gpmc_a16

GPMC address bit 1

O

B17

-

gpmc_a2

gpmc_a17

GPMC address bit 2

O

A18

-

gpmc_a3

gpmc_a18

GPMC address bit 3

O

B18

-

gpmc_a4

gpmc_a19

GPMC address bit 4

O

A19

-

gpmc_a5

gpmc_a20

GPMC address bit 5

O

B19

-

gpmc_a6

gpmc_a21

GPMC address bit 6

O

B20

-

gpmc_a7

gpmc_a22

GPMC address bit 7

O

A21

-

gpmc_a8

gpmc_a23

GPMC address bit 8

O

B21

-

gpmc_a9

gpmc_a24

GPMC address bit 9

O

C20

-

gpmc_a10

gpmc_a25

GPMC address bit 10

O

D20

-

Common GPMC Signals

gpmc_ncs0

gpmc_ncs0

GPMC chip select 0 invert

O

B25

-

gpmc_ncs1

gpmc_ncs1

GPMC chip select 1 invert

O

C21

-

gpmc_ncs2

gpmc_ncs2

GPMC chip select 2 invert

O

D21

-

gpmc_ncs3

gpmc_ncs3

GPMC chip select 3 invert

O

C22

-

gpmc_ncs4

gpmc_ncs4

GPMC chip select 4 invert

O

A24

-

gpmc_ncs5

gpmc_ncs5

GPMC chip select 5 invert

O

B24

-

gpmc_ncs6

gpmc_ncs6

GPMC chip select 6 invert

O

C24

-

gpmc_ncs7

gpmc_ncs7

GPMC chip select 7 invert

O

D24

-

gpmc_nwp

gpmc_nwp

GPMC flash write protect invert

O

C25

-

gpmc_clk

gpmc_clk

GPMC clock

O

B22

-

gpmc_nadv_ale

gpmc_nadv_ale

GPMC address valid invert or

O

D25

-

address latch enable

gpmc_noe

gpmc_noe

GPMC output enable invert

O

B11

-

gpmc_nwe

gpmc_nwe

GPMC write enable invert

O

B12

-

gpmc_nbe0_cle

gpmc_nbe0_cle

GPMC lower-byte enable invert(1)

O

C23

-

gpmc_nbe1

gpmc_nbe1

GPMC upper-byte enable invert

O

D22

-

gpmc_wait0

gpmc_wait0

GPMC external indication of wait 0

I

B26

-

gpmc_wait1

gpmc_wait1

GPMC external indication of wait 1

I

B23

-

gpmc_wait2

gpmc_wait2

GPMC external indication of wait 2

I

D23

-

gpmc_dir

gpmc_dir

GPMC ad[15:0] signal direction

O

C22

-

control

(1) Also used as command latch enable for NAND protocol memories.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

87

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

2.4.1.2

LPDDR2

NOTE

For more information, see the Memory Subsystem / EMIF Controller section of the

OMAP4470 TRM.

Table 2-4. LPDDR2 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

lpddr21_dq0

LPDDR21 data bit 0

IO

-

E29

lpddr21_dq1

LPDDR21 data bit 1

IO

-

D28

lpddr21_dq2

LPDDR21 data bit 2

IO

-

B27

lpddr21_dq3

LPDDR21 data bit 3

IO

-

A27

lpddr21_dq4

LPDDR21 data bit 4

IO

-

A26

lpddr21_dq5

LPDDR21 data bit 5

IO

-

B26

lpddr21_dq6

LPDDR21 data bit 6

IO

-

A25

lpddr21_dq7

LPDDR21 data bit 7

IO

-

A24

lpddr21_dq8

LPDDR21 data bit 8

IO

-

B19

lpddr21_dq9

LPDDR21 data bit 9

IO

-

A19

lpddr21_dq10

LPDDR21 data bit 10

IO

-

A18

lpddr21_dq11

LPDDR21 data bit 11

IO

-

A17

lpddr21_dq12

LPDDR21 data bit 12

IO

-

B17

lpddr21_dq13

LPDDR21 data bit 13

IO

-

A13

lpddr21_dq14

LPDDR21 data bit 14

IO

-

A12

lpddr21_dq15

LPDDR21 data bit 15

IO

-

B12

lpddr21_dq16

LPDDR21 data bit 16

IO

-

N28

lpddr21_dq17

LPDDR21 data bit 17

IO

-

N29

lpddr21_dq18

LPDDR21 data bit 18

IO

-

M29

lpddr21_dq19

LPDDR21 data bit 19

IO

-

L28

lpddr21_dq20

LPDDR21 data bit 20

IO

-

K28

lpddr21_dq21

LPDDR21 data bit 21

IO

-

K29

lpddr21_dq22

LPDDR21 data bit 22

IO

-

J29

lpddr21_dq23

LPDDR21 data bit 23

IO

-

H29

lpddr21_dq24

LPDDR21 data bit 24

IO

-

B8

lpddr21_dq25

LPDDR21 data bit 25

IO

-

A8

lpddr21_dq26

LPDDR21 data bit 26

IO

-

A7

lpddr21_dq27

LPDDR21 data bit 27

IO

-

B6

lpddr21_dq28

LPDDR21 data bit 28

IO

-

B5

lpddr21_dq29

LPDDR21 data bit 29

IO

-

A5

lpddr21_dq30

LPDDR21 data bit 30

IO

-

A4

lpddr21_dq31

LPDDR21 data bit 31

IO

-

B3

lpddr21_ca0

LPDDR21 command / address bit 0

O

-

AJ27

lpddr21_ca1

LPDDR21 command / address bit 1

O

-

AH27

lpddr21_ca2

LPDDR21 command / address bit 2

O

-

AH26

lpddr21_ca3

LPDDR21 command / address bit 3

O

-

AH25

lpddr21_ca4

LPDDR21 command / address bit 4

O

-

AJ25

lpddr21_ca5

LPDDR21 command / address bit 5

O

-

AJ20

lpddr21_ca6

LPDDR21 command / address bit 6

O

-

AH20

lpddr21_ca7

LPDDR21 command / address bit 7

O

-

AH19

lpddr21_ca8

LPDDR21 command / address bit 8

O

-

AJ18

88

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-4. LPDDR2 Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

lpddr21_ca9

LPDDR21 command / address bit 9

O

-

AH17

lpddr21_dqs0

LPDDR21 data strobe 0

IO

-

A23

lpddr21_ndqs0

LPDDR21 data nstrobe 0

IO

-

B23

lpddr21_dqs1

LPDDR21 data strobe 1

IO

-

A20

lpddr21_ndqs1

LPDDR21 data nstrobe 1

IO

-

B20

lpddr21_dqs2

LPDDR21 data strobe 2

IO

-

G28

lpddr21_ndqs2

LPDDR21 data nstrobe 2

IO

-

G29

lpddr21_dqs3

LPDDR21 data strobe 3

IO

-

B10

lpddr21_ndqs3

LPDDR21 data nstrobe 3

IO

-

A10

lpddr21_dm0

LPDDR21 data mask 0

IO

-

B22

lpddr21_dm1

LPDDR21 data mask 1

IO

-

A21

lpddr21_dm2

LPDDR21 data mask 2

IO

-

F28

lpddr21_dm3

LPDDR21 data mask 3

IO

-

B11

lpddr21_ck

LPDDR21 clock

O

-

AJ21

lpddr21_nck

LPDDR21 clock invert

O

-

AH21

lpddr21_ncs0

LPDDR21 chip 1 select invert

O

-

AH24

lpddr21_ncs1

LPDDR21 chip 2 select invert

O

-

AJ24

lpddr21_cke0

LPDDR21 clock 1 enable

O

-

AH23

lpddr21_cke1

LPDDR21 clock 2 enable

O

-

AJ23

lpddr22_dq0

LPDDR22 data bit 0

IO

-

L2

lpddr22_dq1

LPDDR22 data bit 1

IO

-

M1

lpddr22_dq2

LPDDR22 data bit 2

IO

-

N1

lpddr22_dq3

LPDDR22 data bit 3

IO

-

U2

lpddr22_dq4

LPDDR22 data bit 4

IO

-

V1

lpddr22_dq5

LPDDR22 data bit 5

IO

-

W2

lpddr22_dq6

LPDDR22 data bit 6

IO

-

W1

lpddr22_dq7

LPDDR22 data bit 7

IO

-

Y2

lpddr22_dq8

LPDDR22 data bit 8

IO

-

AE1

lpddr22_dq9

LPDDR22 data bit 9

IO

-

AF1

lpddr22_dq10

LPDDR22 data bit 10

IO

-

AG1

lpddr22_dq11

LPDDR22 data bit 11

IO

-

AG2

lpddr22_dq12

LPDDR22 data bit 12

IO

-

AJ3

lpddr22_dq13

LPDDR22 data bit 13

IO

-

AH4

lpddr22_dq14

LPDDR22 data bit 14

IO

-

AJ5

lpddr22_dq15

LPDDR22 data bit 15

IO

-

AH6

lpddr22_dq16

LPDDR22 data bit 16

IO

-

C2

lpddr22_dq17

LPDDR22 data bit 17

IO

-

D1

lpddr22_dq18

LPDDR22 data bit 18

IO

-

E1

lpddr22_dq19

LPDDR22 data bit 19

IO

-

E2

lpddr22_dq20

LPDDR22 data bit 20

IO

-

F2

lpddr22_dq21

LPDDR22 data bit 21

IO

-

G1

lpddr22_dq22

LPDDR22 data bit 22

IO

-

H1

lpddr22_dq23

LPDDR22 data bit 23

IO

-

H2

lpddr22_dq24

LPDDR22 data bit 24

IO

-

AJ9

lpddr22_dq25

LPDDR22 data bit 25

IO

-

AJ10

lpddr22_dq26

LPDDR22 data bit 26

IO

-

AH10

lpddr22_dq27

LPDDR22 data bit 27

IO

-

AH11

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

89

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-4. LPDDR2 Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

lpddr22_dq28

LPDDR22 data bit 28

IO

-

AJ12

lpddr22_dq29

LPDDR22 data bit 29

IO

-

AJ13

lpddr22_dq30

LPDDR22 data bit 30

IO

-

AH13

lpddr22_dq31

LPDDR22 data bit 31

IO

-

AJ14

lpddr22_ca0

LPDDR22 command / address bit 0

O

-

R29

lpddr22_ca1

LPDDR22 command / address bit 1

O

-

T29

lpddr22_ca2

LPDDR22 command / address bit 2

O

-

U29

lpddr22_ca3

LPDDR22 command / address bit 3

O

-

V29

lpddr22_ca4

LPDDR22 command / address bit 4

O

-

W28

lpddr22_ca5

LPDDR22 command / address bit 5

O

-

AC29

lpddr22_ca6

LPDDR22 command / address bit 6

O

-

AD29

lpddr22_ca7

LPDDR22 command / address bit 7

O

-

AD28

lpddr22_ca8

LPDDR22 command / address bit 8

O

-

AE28

lpddr22_ca9

LPDDR22 command / address bit 9

O

-

AF29

lpddr22_dqs0

LPDDR22 data strobe 0

O

-

AA1

lpddr22_ndqs0

LPDDR22 data nstrobe 0

O

-

AA2

lpddr22_dqs1

LPDDR22 data strobe 1

O

-

AD2

lpddr22_ndqs1

LPDDR22 data nstrobe 1

O

-

AD1

lpddr22_dqs2

LPDDR22 data strobe 2

O

-

K2

lpddr22_ndqs2

LPDDR22 data nstrobe 2

O

-

K1

lpddr22_dqs3

LPDDR22 data strobe 3

O

-

AH8

lpddr22_ndqs3

LPDDR22 data nstrobe 3

O

-

AJ8

lpddr22_dm0

LPDDR22 data mask 0

IO

-

AB1

lpddr22_dm1

LPDDR22 data mask 1

IO

-

AC2

lpddr22_dm2

LPDDR22 data mask 2

IO

-

L1

lpddr22_dm3

LPDDR22 data mask 3

IO

-

AH7

lpddr22_ck

LPDDR22 clock

O

-

AB28

lpddr22_nck

LPDDR22 clock invert

O

-

AB29

lpddr22_ncs0

LPDDR22 chip select 0 invert

O

-

Y28

lpddr22_ncs1

LPDDR22 chip select 1 invert

O

-

W29

lpddr22_cke0

LPDDR22 clock 0 enable

O

-

AA29

lpddr22_cke1

LPDDR22 clock 1 enable

O

-

Y29

90

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

2.4.2

Video Interfaces

2.4.2.1

Camera

NOTE

For more information, see the Imaging Subsystem / ISS Interfaces section of the OMAP4470

TRM.

2.4.2.1.1 Camera Control

Table 2-5. Camera Control Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

cam_shutter

Camera mechanical shutter control

O

T27 / G27

-

cam_strobe

Camera flash activation trigger

O

U27 / G28

-

cam_globalreset

Camera sensor reset

IO

V27 / F28

-

2.4.2.1.2 Camera Parallel

Table 2-6. Camera Parallel Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

cam2_d0(1)

Camera parallel data 0

I

N25 / G26

-

cam2_d1(1)

Camera parallel data 1

I

N26 / G25

-

cam2_d2(1)

Camera parallel data 2

I

M25 / H26

-

cam2_d3(1)

Camera parallel data 3

I

M26 / H25

-

cam2_d4(1)

Camera parallel data 4

I

W25 / J26

-

cam2_d5(1)

Camera parallel data 5

I

W26 / J25

-

cam2_d6(1)

Camera parallel data 6

I

V25 / K26

-

cam2_d7(1)

Camera parallel data 7

I

V26 / K25

-

cam2_d8(1)

Camera parallel data 8

I

J27

-

cam2_d9(1)

Camera parallel data 9

I

L27

-

cam2_d10(1)

Camera parallel data 10

I

H27

-

cam2_d11(1)

Camera parallel data 11

I

K27

-

cam2_d12(1)

Camera parallel data 12

I

M26

-

cam2_d13(1)

Camera parallel data 13

I

M25

-

cam2_d14(1)

Camera parallel data 14

I

N26

-

cam2_d15(1)

Camera parallel data 15

I

N25

-

cam2_fid(1)

Camera parallel field identification for interlaced

I

N27

-

sensors (i mode)

cam2_wen(1)

Camera parallel external write enable

I

M27

-

cam2_hs(1)

Camera horizontal synchonization

I

T27

-

cam2_vs(1)

Camera vertical synchonization

I

U27

-

cam2_pclk(1)

Camera pixel clock

I

V27

-

(1) In the device, the number “2” in the cam2 interface name does not mean there are two camera parallel interfaces available in the device. The cam2 interface name defines the camera parallel interface available in the device vs the legacy device.

2.4.2.1.3 CSI21

Table 2-7. CSI21 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

csi21_dx0

CSI2 (CSI21) camera lane 0 differential x

IDS

R26

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

91

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-7. CSI21 Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

csi21_dy0

CSI2 (CSI21) camera lane 0 differential y

IDS

R25

-

csi21_dx1

CSI2 (CSI21) camera lane 1 differential x

IDS

T26

-

csi21_dy1

CSI2 (CSI21) camera lane 1 differential y

IDS

T25

-

csi21_dx2

CSI2 (CSI21) camera lane 2 differential x

IDS

U26

-

csi21_dy2

CSI2 (CSI21) camera lane 2 differential y

IDS

U25

-

csi21_dx3

CSI2 (CSI21) camera lane 3 differential x

IDS

V26

-

csi21_dy3

CSI2 (CSI21) camera lane 3 differential y

IDS

V25

-

csi21_dx4

CSI2 (CSI21) camera lane 4 differential x

IDS

W26

-

csi21_dy4

CSI2 (CSI21) camera lane 4 differential y

IDS

W25

-

2.4.2.1.4 CSI22 (CCP2)

Table 2-8. CSI22 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

csi22_dx0

CSI2 (CSI22) camera lane 0 differential x

IDS

M26

-

csi22_dy0

CSI2 (CSI22) camera lane 0 differential y

IDS

M25

-

csi22_dx1

CSI2 (CSI22) camera lane 1 differential x

IDS

N26

-

csi22_dy1

CSI2 (CSI22) camera lane 1 differential y

IDS

N25

-

csi22_dx2

CSI2 (CSI22) camera lane 2 differential x

IDS

N27

-

csi22_dy2

CSI2 (CSI22) camera lane 2 differential y

IDS

M27

-

2.4.2.2

Display

NOTE

For more information, see the Display Subsystem / Display Subsystem Overview / DSS

Environment section of the OMAP4470 TRM.

2.4.2.2.1 RFBI

Table 2-9. RFBI Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

rfbi_data0

RFBI data bit 0

IO

AC4

-

rfbi_data1

RFBI data bit 1

IO

AB4

-

rfbi_data2

RFBI data bit 2

IO

AB3

-

rfbi_data3

RFBI data bit 3

IO

AB2

-

rfbi_data4

RFBI data bit 4

IO

AA4

-

rfbi_data5

RFBI data bit 5

IO

AA3

-

rfbi_data6

RFBI data bit 6

IO

AA2

-

rfbi_data7

RFBI data bit 7

IO

AA1

-

rfbi_data8

RFBI data bit 8

IO

Y4

-

rfbi_data9

RFBI data bit 9

IO

V2

-

rfbi_data10

RFBI data bit 10

IO

V1

-

rfbi_data11

RFBI data bit 11

IO

AE9

-

rfbi_data12

RFBI data bit 12

IO

AG10

-

rfbi_data13

RFBI data bit 13

IO

AF10

-

rfbi_data14

RFBI data bit 14

IO

AE10

-

rfbi_data15

RFBI data bit 15

IO

AH11

-

92

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-9. RFBI Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

rfbi_a0

RFBI data / control selection

O

Y3

-

rfbi_we

RFBI write enable

O

Y2

-

rfbi_re

RFBI read enable

O

W4

-

rfbi_cs0

RFBI chip select

O

W3

-

rfbi_te_vsync0

RFBI vertical synchronization / tearing effect control

I

W1

-

signal

rfbi_hsync0

RFBI horizontal synchronization / tearing effect

I

W2

-

control signal

2.4.2.2.2 DSI1_1

Table 2-10. DSI1_1 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

dsi1_dx0

DSI1_1 display lane 0 differential positive or negative

IODS

P3

-

dsi1_dy0

DSI1_1 display lane 0 differential positive or negative

IODS

P4

-

dsi1_dx1

DSI1_1 display lane 1 differential positive or negative

IODS

N3

-

dsi1_dy1

DSI1_1 display lane 1 differential positive or negative

IODS

N4

-

dsi1_dx2

DSI1_1 display lane 2 differential positive or negative

IODS

M3

-

dsi1_dy2

DSI1_1 display lane 2 differential positive or negative

IODS

M4

-

dsi1_dx3

DSI1_1 display lane 3 differential positive or negative

IODS

L3

-

dsi1_dy3

DSI1_1 display lane 3 differential positive or negative

IODS

L4

-

dsi1_dx4

DSI1_1 display lane 4 differential positive or negative

IODS

K3

-

dsi1_dy4

DSI1_1 display lane 4 differential positive or negative

IODS

K4

-

dsi1_te0

DSI1_1 tearing effect input 0

IDS

C25 / A24 / AB2

-

dsi1_te1

DSI1_1 tearing effect input 1

IDS

D25 / B24 / AB3

-

2.4.2.2.3 DSI1_2

Table 2-11. DSI1_2 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

dsi2_dx0

DSI1_2 display lane 0 differential positive or negative

IODS

T3

-

dsi2_dy0

DSI1_2 display lane 0 differential positive or negative

IODS

T4

-

dsi2_dx1

DSI1_2 display lane 1 differential positive or negative

IODS

U3

-

dsi2_dy1

DSI1_2 display lane 1 differential positive or negative

IODS

U4

-

dsi2_dx2

DSI1_2 display lane 2 differential positive or negative

IODS

V3

-

dsi2_dy2

DSI1_2 display lane 2 differential positive or negative

IODS

V4

-

dsi2_te0

DSI1_2 tearing effect input 0

IDS

C23 / C24 / AB4

-

dsi2_te1

DSI1_2 tearing effect input 1

IDS

B26 / D24 / AC4

-

2.4.2.2.4 HDMI

Table 2-12. HDMI Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

hdmi_cec

HDMI consumer electronic control

IO

B10

-

hdmi_hpd

HDMI display hot plug detect

I

B9

-

hdmi_ddc_scl

HDMI display data channel clock

IOD

A8

-

hdmi_ddc_sda

HDMI display data channel data

IOD

B8

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

93

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-12. HDMI Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

hdmi_data0x(1)

HDMI data 0 differential positive or negative

ODS

C10

-

hdmi_data0y(1)

HDMI data 0 differential positive or negative

ODS

D10

-

hdmi_data1x(1)

HDMI data 1 differential positive or negative

ODS

C9

-

hdmi_data1y(1)

HDMI data 1 differential positive or negative

ODS

D9

-

hdmi_data2x(1)

HDMI data 2 differential positive or negative

ODS

C8

-

hdmi_data2y(1)

HDMI data 2 differential positive or negative

ODS

D8

-

hdmi_clockx(1)

HDMI clock differential positive or negative

ODS

C11

-

hdmi_clocky(1)

HDMI clock differential positive or negative

ODS

D11

-

(1) The function (data or clock) supported on each lane is programmable. More information on HDMI is not available in the public domain.

2.4.2.2.5 DISPC

Table 2-13. DISPC Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

dispc2_data0

DISPC data to LCD2 panel - data bit 0

O

AC4

-

dispc2_data1

DISPC data to LCD2 panel - data bit 1

O

AB4

-

dispc2_data2

DISPC data to LCD2 panel - data bit 2

O

AB3

-

dispc2_data3

DISPC data to LCD2 panel - data bit 3

O

AB2

-

dispc2_data4

DISPC data to LCD2 panel - data bit 4

O

AA4

-

dispc2_data5

DISPC data to LCD2 panel - data bit 5

O

AA3

-

dispc2_data6

DISPC data to LCD2 panel - data bit 6

O

AA2

-

dispc2_data7

DISPC data to LCD2 panel - data bit 7

O

AA1

-

dispc2_data8

DISPC data to LCD2 panel - data bit 8

O

Y4

-

dispc2_data9

DISPC data to LCD2 panel - data bit 9

O

V2

-

dispc2_data10

DISPC data to LCD2 panel - data bit 10

O

V1

-

dispc2_data11

DISPC data to LCD2 panel - data bit 11

O

AE9

-

dispc2_data12

DISPC data to LCD2 panel - data bit 12

O

AG10

-

dispc2_data13

DISPC data to LCD2 panel - data bit 13

O

AF10

-

dispc2_data14

DISPC data to LCD2 panel - data bit 14

O

AE10

-

dispc2_data15

DISPC data to LCD2 panel - data bit 15

O

AH11

-

dispc2_data16

DISPC data to LCD2 panel - data bit 16

O

W1

-

dispc2_data17

DISPC data to LCD2 panel - data bit 17

O

W2

-

dispc2_data18

DISPC data to LCD2 panel - data bit 18

O

AG11

-

dispc2_data19

DISPC data to LCD2 panel - data bit 19

O

AF11

-

dispc2_data20

DISPC data to LCD2 panel - data bit 20

O

AE11

-

dispc2_data21

DISPC data to LCD2 panel - data bit 21

O

AG13

-

dispc2_data22

DISPC data to LCD2 panel - data bit 22

O

AE12

-

dispc2_data23

DISPC data to LCD2 panel - data bit 23

O

AF12

-

dispc2_hsync

DISPC horizontal synchronization from dispc to LCD2

O

W3

-

dispc2_vsync

DISPC vertical synchronization from dispc to LCD2

O

Y2

-

dispc2_de

DISPC ac bias output enable or data enable to LCD2

O

Y3

-

dispc2_pclk

DISPC LCD pixel clock to LCD2

O

W4

-

dispc2_fid

DISPC field ID to LCD2

O

P2

-

94

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

2.4.3

Serial Communication Interfaces

2.4.3.1

HDQ/1-Wire

NOTE

For more information, see the Serial Communication Interface / HDQ/1-Wire section of the

OMAP4470 TRM.

Table 2-14. HDQ/1-Wire Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

hdq_sio

HDQ ™ 1-Wire ® control and data interface

IOD

AA27

-

2.4.3.2

I2C

NOTE

For more information, see the Serial Communication Interface / Multimaster High-Speed I2C

Controller / HS I2C Environment / HS I2C in I2C Mode section of the OMAP4470 TRM.

Table 2-15. I2C Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

Inter-Integrated Circuit Interface (I2C1)

i2c1_scl

I2C1 clock

OD

AE28

-

i2c1_sda

I2C1 data

IOD

AE26

-

Inter-Integrated Circuit Interface (I2C2)

i2c2_scl

I2C2 clock

OD

C26

-

i2c2_sda

I2C2 data

IOD

D26

-

i2c2_sccb

I2C2 serial camera control bus

OD

AA27

-

Inter-Integrated Circuit Interface (I2C3)

i2c3_scl

I2C3 clock

OD

W27

-

i2c3_sda

I2C3 data

IOD

Y27

-

i2c3_sccb

I2C3 serial camera control bus

OD

AA27

-

Inter-Integrated Circuit Interface (I2C4)

i2c4_scl

I2C4 clock

OD

AG21

-

i2c4_sda

I2C4 data

IOD

AH22

-

2.4.3.3

SmartReflex ™

NOTE

For more information, see:

•

The Power, Reset and Clock Management / Device Power Management Introduction /

Device Power-Management Architecture Building Blocks / Voltage Management / AVS

Overview section or

•

The Power, Reset and Clock Management / PRCM Subsystem Environment / External

Power Control Signals section

of the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

95

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-16. SmartReflex Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

sr_scl

Smart-Reflex clock

OD

AG9

-

sr_sda

Smart-Reflex data

IOD

AF9

-

2.4.3.4

McBSP

NOTE

For more information, see the Serial Communication Interface / Multichannel Buffered Serial

Port (McBSP) section of the OMAP4470 TRM.

Table 2-17. McBSP1, 2, 3 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

abe_clks

ABE clock input

I

AH26

-

Audio Backend Multichannel Buffered Serial Port (ABE McBSP1)

abe_mcbsp1_dr

ABE McBSP1 received serial data

I

AC25

-

abe_mcbsp1_dx

ABE McBSP1 transmitted serial data

IO

AB25

-

abe_mcbsp1_clkx

ABE McBSP1 combined serial clock

IO

AC26

-

abe_mcbsp1_fsx

ABE McBSP1 combined frame synchronization

IO

AC27

-

Audio Backend Multichannel Buffered Serial Port (ABE McBSP2)

abe_mcbsp2_dr

ABE McBSP2 received serial data

I

AD26

-

abe_mcbsp2_dx

ABE McBSP2 transmitted serial data

IO

AD25

-

abe_mcbsp2_clkx

ABE McBSP2 combined serial clock

IO

AD27

-

abe_mcbsp2_fsx

ABE McBSP2 combined frame synchronization

IO

AC28

-

Audio Backend Multichannel Buffered Serial Port (ABE McBSP3)

abe_mcbsp3_dr

ABE McBSP3 received serial data

I

AH17 / AG25

-

abe_mcbsp3_dx

ABE McBSP3 transmitted serial data

IO

AE16 / AF25

-

abe_mcbsp3_clkx

ABE McBSP3 combined serial clock

IO

AF16 / AE25

-

abe_mcbsp3_fsx

ABE McBSP3 combined frame synchronization

IO

AG16 / AF26

-

Table 2-18. McBSP4 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

abe_clks

ABE clock input

I

AH26

-

mcbsp4_dr

McBSP4 received serial data

I

AE17

-

mcbsp4_dx

McBSP4 transmitted serial data

IO

AG18

-

mcbsp4_clkx

McBSP4 transmitted serial clock

IO

AF18

-

mcbsp4_fsx

McBSP4 transmitted frame synchronization

IO

AE19

-

mcbsp4_clkr

McBSP4 received serial clock

IO

AG19

-

mcbsp4_fsr

McBSP4 received frame synchronization

IO

AF19

-

2.4.3.5

PDM

NOTE

For more information, see the Serial Communication Interface / Multichannel PDM Controller

section of the OMAP4470 TRM.

96

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-19. ABE McPDM Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

abe_clks

ABE clock input

I

AH26

-

abe_pdm_ul_data

ABE PDM data stream from TWL6032 PMIC to OMAP4470

I

AG25

-

abe_pdm_dl_data

ABE PDM data stream from OMAP4470 to TWL6032 PMIC

O

AF25

-

abe_pdm_frame

ABE PDM Frame synchronization

IO

AE25

-

abe_pdm_lb_clk

ABE PDM loop back clock

O

AF26

-

2.4.3.6

DMIC

NOTE

For more information, see the Serial Communication Interface / Digital Microphone Module

section of the OMAP4470 TRM.

Table 2-20. ABE DMIC Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

abe_clks

ABE clock input

I

AH26

-

abe_dmic_clk1

ABE digital microphone clock output 1

O

AE24

-

abe_dmic_clk2

ABE digital microphone clock output 2

O

AH24

-

abe_dmic_clk3

ABE digital microphone clock output 3

O

AG16

-

abe_dmic_din1

ABE digital microphone data input 1

I

AF24

-

abe_dmic_din2

ABE digital microphone data input 2

I

AG24

-

abe_dmic_din3

ABE digital microphone data input 3

I

AF16 / AH24

-

2.4.3.7

McASP

NOTE

For more information, see the Serial Communication Interface / Multichannel Audio Serial

Port section of the OMAP4470 TRM.

Table 2-21. ABE McASP Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

abe_clks

ABE clock input

I

AH26

-

abe_mcasp_axr

ABE McASP serial data IO

IO

AD26 / AG24

-

abe_mcasp_aclkx

ABE McASP clock transmit

O

AB25

-

abe_mcasp_afsx

ABE McASP frame synchonization transmit

O

AC28

-

abe_mcasp_ahclkx

ABE McASP high frequency clock output

O

AD27

-

abe_mcasp_amutein

ABE McASP auto mute input

I

AC27

-

abe_mcasp_amute

ABE McASP auto mute output

O

AD25

-

2.4.3.8

SLIMbus ®

NOTE

For more information, see the Serial Communication Interface / Serial Low-Power Inter-Chip

Media Bus Controller section of the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

97

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-22. ABE SLIMbus1 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

abe_clks

ABE clock input

I

AH26

-

abe_slimbus1_clock

ABE SLIMbus1 clock

IO

AC26

-

abe_slimbus1_data

ABE SLIMbus1 data

IO

AC25

-

Table 2-23. SLIMbus2 Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

abe_clks

ABE clock input

I

AH26

-

slimbus2_clock

SLIMbus2 clock

IO

AG24 / AG23

-

slimbus2_data

SLIMbus2 data

IO

AH24 / AH23

-

2.4.3.9

HSI

NOTE

For more information, see the Serial Communication Interface / MIPI-HSI section of the

OMAP4470 TRM.

Table 2-24. HSI Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

High-speed Synchronous Serial Interface (HSI1)

hsi1_cawake

HSI1 cellular modem to APE wake signal

I

AE18

-

hsi1_cadata

HSI1 cellular modem to APE signal

I

AG19

-

hsi1_caflag

HSI1 cellular modem to APE flag signal

I

AF19

-

hsi1_acready

HSI1 APE to cellular modem ready signal

O

AE19

-

hsi1_acwake

HS1 APE to cellular modem wake signal

O

AF18

-

hsi1_acdata

HSI1 APE to cellular modem data signal

O

AG18

-

hsi1_acflag

HSI1 APE to cellular modem ready signal

O

AE17

-

hsi1_caready

HSI1 cellular modem to APE ready signal

I

AF17

-

High-speed Synchronous Serial Interface (HSI2)

hsi2_cawake

HSI2 cellular modem to APE wake signal

I

AG12

-

hsi2_cadata

HSI2 cellular modem to APE signal

I

AF12

-

hsi2_caflag

HSI2 cellular modem to APE flag signal

I

AE12

-

hsi2_acready

HSI2 APE to cellular modem ready signal

O

AG13

-

hsi2_acwake

HSI2 APE to cellular modem wake signal

O

AE11

-

hsi2_acdata

HSI2 APE to cellular modem data signal

O

AF11

-

hsi2_acflag

HSI2 APE to cellular modem ready signal

O

AG11

-

hsi2_caready

HSI2 cellular modem to APE ready signal

I

AH11

-

2.4.3.10 McSPI

NOTE

For more information, see the Serial Communication Interface / Multichannel Serial Port

Interface (MCSPI) section of the OMAP4470 TRM.

98

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-25. McSPI Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

Multichannel Serial Port Interface (McSPI1)

mcspi1_clk

McSPI1 clock (slave input, master output)

IO

AF22

-

mcspi1_somi

McSPI1 data (slave output, master input, Z when not shifting)

IO

AE22

-

mcspi1_simo

McSPI1 data (slave input, master output, Z when not shifting)

IO

AG22

-

mcspi1_cs0

McSPI1 chip select 0 (slave input, master output)

IO

AE23

-

mcspi1_cs1

McSPI1 chip select 1

O

AF23

-

mcspi1_cs2

McSPI1 chip select 2

O

AG23

-

mcspi1_cs3

McSPI1 chip select 3

O

AH23

-

Multichannel Serial Port Interface (McSPI2)

mcspi2_clk

McSPI2 clock (slave input, master output)

IO

AD27 / AE5

-

mcspi2_somi

McSPI2 data (slave output, master input, Z when not shifting)

IO

AD26 / AE4

-

mcspi2_simo

McSPI2 data (slave input, master output, Z if not shifting)

IO

AD25 / AF5

-

mcspi2_cs0

McSPI2 chip select 0 (slave input, master output)

IO

AC28 / AF3

-

mcspi2_cs1

McSPI2 chip select 1

O

AG3

-

Multichannel Serial Port Interface (McSPI3)

mcspi3_clk

McSPI3 clock (slave input, master output)

IO

AE9

-

mcspi3_somi

McSPI3 data (slave output, master input, Z when not shifting)

IO

AE10

-

mcspi3_simo

McSPI3 data (slave input, master output, Z if not shifting)

IO

AG10

-

mcspi3_cs0

McSPI3 chip select 0 (slave input, master output)

IO

AF10

-

Multichannel Serial Port Interface (McSPI4)

mcspi4_clk

McSPI4 clock (slave input, master output)

IO

AE21

-

mcspi4_somi

McSPI4 data (slave output, master input, Z when not shifting)

IO

AF21

-

mcspi4_simo

McSPI4 data (slave input, master output, Z if not shifting)

IO

AF20

-

mcspi4_cs0

McSPI4 chip select 0 (slave input, master output)

IO

AE20

-

2.4.3.11 UART

NOTE

For more information, see the Serial Communication Interface / UART/IrDA/CIR section of

the OMAP4470 TRM.

Table 2-26. UART Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

Universal Asynchronous Receiver/Transmitter (UART1)

uart1_cts

UART1 clear to send

I

AG23

-

uart1_rts

UART1 request to send

O

AH23

-

uart1_rx

UART1 receive data

I

E3 / C26 / AF23 /

-

AA3

uart1_tx

UART1 transmit data

O

D26 / F27

-

Universal Asynchronous Receiver/Transmitter (UART2)

uart2_cts

UART2 clear to send

I

AB26

-

uart2_rts

UART2 request to send

O

AB27

-

uart2_rx

UART2 receive data

I

AA25 / B5

-

uart2_tx

UART2 transmit data

O

AA26 / B4

-

Universal Asynchronous Receiver/Transmitter (UART3)

uart3_cts_rctx

UART3 clear to send or remote control data output

IO

F27 / Y2

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

99

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-26. UART Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

uart3_rts_sd

UART3 request to send or infrared transceiver

O

F28 / W4

-

shutdown

uart3_rx_irrx

UART3 receive data input or infrared data input

I

G27 / B5 / W3

-

uart3_tx_irtx

UART3 transmit data output or infrared data output

O

G28 / B4 / W2

-

Universal Asynchronous Receiver/Transmitter (UART4)

uart4_rx

UART4 receive data

I

AG20

-

uart4_tx

UART4 transmit data

O

AH19

-

uart4_cts

UART4 clear to send

I

AE24

-

uart4_rts

UART4 request to send

O

AF24

-

2.4.3.12 USB

NOTE

For more information, see:

•

Serial Communication Interface / High-Speed Multiport USB Host Subsystem section, or

•

Serial Communication Interface / High-Speed USB OTG Controller section, or

•

Serial Communication Interface / Full-Speed USB Host Controller section

of the OMAP4470 TRM.

Table 2-27. USB Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

Universal Serial Bus (USBA0)

usba0_ulpiphy_clk

USBA0 IO to/from external transceiver 60-MHz clock

I

P2

-

usba0_ulpiphy_stp

USBA0 output to external transceiver to stop data

O

V1

-

stream

usba0_ulpiphy_dir

USBA0 data direction control from external

I

V2

-

transceiver

usba0_ulpiphy_nxt

USBA0 next signal control from external transceiver

I

W1

-

usba0_ulpiphy_dat0

USBA0 data bit 0 to/from external transceiver

IO

W2

-

usba0_ulpiphy_dat1

USBA0 data bit 1 to/from external transceiver

IO

W3

-

usba0_ulpiphy_dat2

USBA0 data bit 2 to/from external transceiver

IO

W4

-

usba0_ulpiphy_dat3

USBA0 data bit 3 to/from external transceiver

IO

Y2

-

usba0_ulpiphy_dat4

USBA0 data bit 4 to/from external transceiver

IO

Y3

-

usba0_ulpiphy_dat5

USBA0 data bit 5 to/from external transceiver

IO

Y4

-

usba0_ulpiphy_dat6

USBA0 data bit 6 to/from external transceiver

IO

AA1

-

usba0_ulpiphy_dat7

USBA0 data bit 7 to/from external transceiver

IO

AA2

-

usba0_otg_ce

USBA0 OTG charging enable signal

O

C3

-

usba0_otg_dp

USBA0 OTG data p

IODS

B5

-

usba0_otg_dm

USBA0 OTG data m

IODS

B4

-

Universal Serial Bus (USBB1)

usbb1_ulpiphy_clk

USBB1 IO to/from external transceiver 60-MHz clock

I

AE18

-

usbb1_ulpiphy_stp

USBB1 output to external transceiver to stop data

O

AG19

-

stream

usbb1_ulpiphy_dir

USBB1 data direction control from external

I

AF19

-

transceiver

usbb1_ulpiphy_nxt

USBB1 next signal control from external transceiver

I

AE19

-

usbb1_ulpiphy_dat0

USBB1 data bit 0 to/from external transceiver

IO

AF18

-

usbb1_ulpiphy_dat1

USBB1 data bit 1 to/from external transceiver

IO

AG18

-

100

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-27. USB Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

usbb1_ulpiphy_dat2

USBB1 data bit 2 to/from external transceiver

IO

AE17

-

usbb1_ulpiphy_dat3

USBB1 data bit 3 to/from external transceiver

IO

AF17

-

usbb1_ulpiphy_dat4

USBB1 data bit 4 to/from external transceiver

IO

AH17

-

usbb1_ulpiphy_dat5

USBB1 data bit 5 to/from external transceiver

IO

AE16

-

usbb1_ulpiphy_dat6

USBB1 data bit 6 to/from external transceiver

IO

AF16

-

usbb1_ulpiphy_dat7

USBB1 data bit 7 to/from external transceiver

IO

AG16

-

usbb1_ulpitll_clk

USBB1 ULPI TLL Clock

O

AE18

-

usbb1_ulpitll_stp

USBB1 ULPI TLL Stop

I

AG19

-

usbb1_ulpitll_dir

USBB1 ULPI TLL Dir

O

AF19

-

usbb1_ulpitll_nxt

USBB1 ULPI TLL Next

O

AE19

-

usbb1_ulpitll_dat0

USBB1 ULPI TLL data bit 0

IO

AF18

-

usbb1_ulpitll_dat1

USBB1 ULPI TLL data bit 1

IO

AG18

-

usbb1_ulpitll_dat2

USBB1 ULPI TLL data bit 2

IO

AE17

-

usbb1_ulpitll_dat3

USBB1 ULPI TLL data bit 3

IO

AF17

-

usbb1_ulpitll_dat4

USBB1 ULPI TLL data bit 4

IO

AH17

-

usbb1_ulpitll_dat5

USBB1 ULPI TLL data bit 5

IO

AE16

-

usbb1_ulpitll_dat6

USBB1 ULPI TLL data bit 6

IO

AF16

-

usbb1_ulpitll_dat7

USBB1 ULPI TLL data bit 7

IO

AG16

-

usbb1_hsic_data

USBB1 Inter chip data

IO

AF14

-

usbb1_hsic_strobe

USBB1 Inter chip strobe

IO

AE14

-

usbb1_mm_rxdm

USBB1 Vminus receive data (not used in 3- or 4-pin

IO

AE19

-

configurations)

usbb1_mm_rxdp

USBB1 Vplus receive data (not used in 3- or 4-pin

IO

AG19

-

configurations)

usbb1_mm_rxrcv

USBB1 differential receiver signal input (not used in

IO

AF17

-

3-pin mode)

usbb1_mm_txse0

USBB1 single-ended zero. Used as VM in 4-pin

IO

AE17

-

VP_VM mode.

usbb1_mm_txdat

USBB1 data. Used as VP in 4-pin VP_VM mode.

IO

AG18

-

usbb1_mm_txen

USBB1 transmit enable

IO

AF18

-

Universal Serial Bus (USBB2)

usbb2_ulpiphy_clk

USBB2 IO to/from external transceiver 60-MHz clock

I

AG12

-

usbb2_ulpiphy_stp

USBB2 output to external transceiver to stop data

O

AF12

-

stream

usbb2_ulpiphy_dir

USBB2 data direction control from external

I

AE12

-

transceiver

usbb2_ulpiphy_nxt

USBB2 next signal control from external transceiver

I

AG13

-

usbb2_ulpiphy_dat0

USBB2 data bit 0 to/from external transceiver

IO

AE11

-

usbb2_ulpiphy_dat1

USBB2 data bit 1 to/from external transceiver

IO

AF11

-

usbb2_ulpiphy_dat2

USBB2 data bit 2 to/from external transceiver

IO

AG11

-

usbb2_ulpiphy_dat3

USBB2 data bit 3 to/from external transceiver

IO

AH11

-

usbb2_ulpiphy_dat4

USBB2 data bit 4 to/from external transceiver

IO

AE10

-

usbb2_ulpiphy_dat5

USBB2 data bit 5 to/from external transceiver

IO

AF10

-

usbb2_ulpiphy_dat6

USBB2 data bit 6 to/from external transceiver

IO

AG10

-

usbb2_ulpiphy_dat7

USBB2 data bit 7 to/from external transceiver

IO

AE9

-

usbb2_ulpitll_clk

USBB2 ULPI TLL Clock

O

AG12

-

usbb2_ulpitll_stp

USBB2 ULPI TLL Stop

I

AF12

-

usbb2_ulpitll_dir

USBB2 ULPI TLL Dir

O

AE12

-

usbb2_ulpitll_nxt

USBB2 ULPI TLL Next

O

AG13

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

101

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-27. USB Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

usbb2_ulpitll_dat0

USBB2 ULPI TLL data bit 0

IO

AE11

-

usbb2_ulpitll_dat1

USBB2 ULPI TLL data bit 1

IO

AF11

-

usbb2_ulpitll_dat2

USBB2 ULPI TLL data bit 2

IO

AG11

-

usbb2_ulpitll_dat3

USBB2 ULPI TLL data bit 3

IO

AH11

-

usbb2_ulpitll_dat4

USBB2 ULPI TLL data bit 4

IO

AE10

-

usbb2_ulpitll_dat5

USBB2 ULPI TLL data bit 5

IO

AF10

-

usbb2_ulpitll_dat6

USBB2 ULPI TLL data bit 6

IO

AG10

-

usbb2_ulpitll_dat7

USBB2 ULPI TLL data bit 7

IO

AE9

-

usbb2_hsic_data

USBB2 Inter chip data

IO

AF13

-

usbb2_hsic_strobe

USBB2 Inter chip strobe

IO

AE13

-

usbb2_mm_rxdm

USBB2 Vminus receive data (not used in 3- or 4-pin

IO

AD27

-

configurations)

usbb2_mm_rxdp

USBB2 Vplus receive data (not used in 3- or 4-pin

IO

AD26

-

configurations)

usbb2_mm_rxrcv

USBB2 differential receiver signal input (not used in

IO

AD25

-

3-pin mode)

usbb2_mm_txse0

USBB2 single-ended zero. Used as VM in 4-pin

IO

AE24 / AG11

-

VP_VM mode.

usbb2_mm_txdat

USBB2 data. Used as VP in 4-pin VP_VM mode.

IO

AF24 / AF11

-

usbb2_mm_txen

USBB2 transmit enable

IO

AC28 / AE11

-

2.4.4

Removable Media Interfaces

2.4.4.1

MMC/SDIO

NOTE

For more information, see the MMC/SD/SDIO section of the OMAP4470 TRM.

Table 2-28. MMC/SDIO Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

Multimedia Memory Card / Secure Digital IO (SDMMC1)

sdmmc1_clk

SDMMC1 clock

O

D25 / D2

-

sdmmc1_cmd

SDMMC1 command

IO

B22 / E3

-

sdmmc1_dat0

SDMMC1 data bit 0

IO

C16 / E4

-

sdmmc1_dat1

SDMMC1 data bit 1

IO

D16 / E2

-

sdmmc1_dat2

SDMMC1 data bit 2

IO

C17 / E1

-

sdmmc1_dat3

SDMMC1 data bit 3

IO

D17 / F4

-

sdmmc1_dat4

SDMMC1 data bit 4

IO

C18 / F3

-

sdmmc1_dat5

SDMMC1 data bit 5

IO

D18 / F1

-

sdmmc1_dat6

SDMMC1 data bit 6

IO

C19 / G4

-

sdmmc1_dat7

SDMMC1 data bit 7

IO

D19 / G3

-

Multimedia Memory Card / Secure Digital IO (SDMMC2)

sdmmc2_clk

SDMMC2 clock

O

B11 / AE5

-

sdmmc2_cmd

SDMMC2 command

IO

B12 / AF5

-

sdmmc2_dat0

SDMMC2 data bit 0

IO

C12 / AE4

-

sdmmc2_dat1

SDMMC2 data bit 1

IO

D12 / AF4

-

sdmmc2_dat2

SDMMC2 data bit 2

IO

C13 / AG3

-

sdmmc2_dat3

SDMMC2 data bit 3

IO

D13 / AF3

-

102

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-28. MMC/SDIO Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

sdmmc2_dat4

SDMMC2 data bit 4

IO

C15 / AD3

-

sdmmc2_dat5

SDMMC2 data bit 5

IO

D15 / AD4

-

sdmmc2_dat6

SDMMC2 data bit 6

IO

A16 / AC2

-

sdmmc2_dat7

SDMMC2 data bit 7

IO

B1 / AD26

-

sdmmc2_dir_cmd

SDMMC2 command direction signal to drive external

O

A16

-

level shifter

sdmmc2_dir_dat0

SDMMC2 data bit 0 direction signal to drive external

O

C15

-

level shifter

sdmmc2_dir_dat1

SDMMC2 data bit 1/3 direction signal to drive

O

D15

-

external level shifter

sdmmc2_clk_fdbk

SDMMC2 clock feedback if external loop back is

I

B16

-

needed

Multimedia Memory Card / Secure Digital IO (SDMMC3)

sdmmc3_clk

SDMMC3 clock

O

AB26 / AE9

-

sdmmc3_cmd

SDMMC3 command

IO

AB27 / AG10

-

sdmmc3_dat0

SDMMC3 data bit 0

IO

AA25 / AE10

-

sdmmc3_dat1

SDMMC3 data bit 1

IO

AA26 / AH11

-

sdmmc3_dat2

SDMMC3 data bit 2

IO

AB25 / AG11

-

sdmmc3_dat3

SDMMC3 data bit 3

IO

AC27 / AF10

-

Multimedia Memory Card / Secure Digital IO (SDMMC4)

sdmmc4_clk

SDMMC4 clock

O

AE21 / AF12

-

sdmmc4_cmd

SDMMC4 command

IO

AF20 / AG12

-

sdmmc4_dat0

SDMMC4 data bit 0

IO

AF21 / AE12

-

sdmmc4_dat1

SDMMC4 data bit 1

IO

AH19 / AG13

-

sdmmc4_dat2

SDMMC4 data bit 2

IO

AG20 / AE11

-

sdmmc4_dat3

SDMMC4 data bit 3

IO

AE20 / AF11

-

Multimedia Memory Card / Secure Digital IO (SDMMC5)

sdmmc5_clk

SDMMC5 clock

O

AE5

-

sdmmc5_cmd

SDMMC5 command

IO

AF5

-

sdmmc5_dat0

SDMMC5 data bit 0

IO

AE4

-

sdmmc5_dat1

SDMMC5 data bit 1

IO

AF4

-

sdmmc5_dat2

SDMMC5 data bit 2

IO

AG3

-

sdmmc5_dat3

SDMMC5 data bit 3

IO

AF3

-

2.4.5

Test Interfaces

2.4.5.1

JTAG

NOTE

For more information, see the On-Chip Debug Support / Debug Ports section of the

OMAP4470 TRM.

Table 2-29. JTAG Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

jtag_ntrst

JTAG ® test reset

I

AH2

-

jtag_tck

JTAG test clock

I

F4 / AG1

-

jtag_tms_tmsc

JTAG test mode select / compressed JTAG packet

IO

E1 / AH1

-

(CJTAG)

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

103

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-29. JTAG Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

jtag_rtck

JTAG ARM ® clock emulation

O

AE3

-

jtag_tdi

JTAG test data input

I

AE1

-

jtag_tdo

JTAG test data output

O

AE2

-

2.4.5.2

DPM

NOTE

For more information, see the On-Chip Debug Support / Debug Ports section of the

OMAP4470 TRM.

Table 2-30. DPM Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

dpm_emu0

Debug pin manager pin 0

IO

M2

-

dpm_emu1

Debug pin manager pin 1

IO

N2

-

dpm_emu2

Debug pin manager pin 2

O

P2

-

dpm_emu3

Debug pin manager pin 3

O

V1

-

dpm_emu4

Debug pin manager pin 4

O

V2

-

dpm_emu5

Debug pin manager pin 5

O

W1

-

dpm_emu6

Debug pin manager pin 6

O

W2

-

dpm_emu7

Debug pin manager pin 7

O

W3

-

dpm_emu8

Debug pin manager pin 8

O

W4

-

dpm_emu9

Debug pin manager pin 9

O

Y2

-

dpm_emu10

Debug pin manager pin 10

O

Y3

-

dpm_emu11

Debug pin manager pin 11

O

Y4

-

dpm_emu12

Debug pin manager pin 12

O

AA1

-

dpm_emu13

Debug pin manager pin 13

O

AA2

-

dpm_emu14

Debug pin manager pin 14

O

AA3

-

dpm_emu15

Debug pin manager pin 15

O

F4 / AA4

-

dpm_emu16

Debug pin manager pin 16

O

E1 / AB2

-

dpm_emu17

Debug pin manager pin 17

O

E2 / AB3

-

dpm_emu18

Debug pin manager pin 18

O

E4 / AF8 / AB4

-

dpm_emu19

Debug pin manager pin 19

O

D2 / AE8 / AC4

-

2.4.5.3

TPIU

NOTE

For more information, see the On-Chip Debug Support / Debug Ports section of the

OMAP4470 TRM.

Table 2-31. TPIU 16-Bit Signal Descriptions

SIGNAL NAME [1]

PIN NAME [6]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

-

dpm_emu0

-

NA

M2

-

-

dpm_emu1

-

NA

N2

-

atpiu_clk

dpm_emu2

TPIU ARM trace 16-bit clock

O

P2

-

atpiu_cntl

dpm_emu3

TPIU ARM trace 16-bit clock control

O

V1

-

atpiu_d0

dpm_emu4

TPIU ARM trace 16-bit data 0

O

V2

-

104

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-31. TPIU 16-Bit Signal Descriptions (continued)

SIGNAL NAME [1]

PIN NAME [6]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

atpiu_d1

dpm_emu5

TPIU ARM trace 16-bit data 1

O

W1

-

atpiu_d2

dpm_emu6

TPIU ARM trace 16-bit data 2

O

W2

-

atpiu_d3

dpm_emu7

TPIU ARM trace 16-bit data 3

O

W3

-

atpiu_d4

dpm_emu8

TPIU ARM trace 16-bit data 4

O

W4

-

atpiu_d5

dpm_emu9

TPIU ARM trace 16-bit data 5

O

Y2

-

atpiu_d6

dpm_emu10

TPIU ARM trace 16-bit data 6

O

Y3

-

atpiu_d7

dpm_emu11

TPIU ARM trace 16-bit data 7

O

Y4

-

atpiu_d8

dpm_emu12

TPIU ARM trace 16-bit data 8

O

AA1

-

atpiu_d9

dpm_emu13

TPIU ARM trace 16-bit data 9

O

AA2

-

atpiu_d10

dpm_emu14

TPIU ARM trace 16-bit data 10

O

AA3

-

atpiu_d11

dpm_emu15

TPIU ARM trace 16-bit data 11

O

F4 / AA4

-

atpiu_d12

dpm_emu16

TPIU ARM trace 16-bit data 12

O

E1 / AB2

-

atpiu_d13

dpm_emu17

TPIU ARM trace 16-bit data 13

O

E2 / AB3

-

atpiu_d14

dpm_emu18

TPIU ARM trace 16-bit data 14

O

E4 / AF8 / AB4

-

atpiu_d15

dpm_emu19

TPIU ARM trace 16-bit data 15

O

D2 / AE8 / AC4

-

Table 2-32. TPIU 18-Bit Signal Descriptions

SIGNAL NAME [1]

PIN NAME [6]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

atpiu_d0

dpm_emu0

TPIU ARM trace 18-bit data 0

O

M2

-

atpiu_d1

dpm_emu1

TPIU ARM trace 18-bit data 1

O

N2

-

atpiu_clk

dpm_emu2

TPIU ARM trace 18-bit clock

O

P2

-

atpiu_cntl

dpm_emu3

TPIU ARM trace 18-bit clock control

O

V1

-

atpiu_d2

dpm_emu4

TPIU ARM trace 18-bit data 2

O

V2

-

atpiu_d3

dpm_emu5

TPIU ARM trace 18-bit data 3

O

W1

-

atpiu_d4

dpm_emu6

TPIU ARM trace 18-bit data 4

O

W2

-

atpiu_d5

dpm_emu7

TPIU ARM trace 18-bit data 5

O

W3

-

atpiu_d6

dpm_emu8

TPIU ARM trace 18-bit data 6

O

W4

-

atpiu_d7

dpm_emu9

TPIU ARM trace 18-bit data 7

O

Y2

-

atpiu_d8

dpm_emu10

TPIU ARM trace 18-bit data 8

O

Y3

-

atpiu_d9

dpm_emu11

TPIU ARM trace 18-bit data 9

O

Y4

-

atpiu_d10

dpm_emu12

TPIU ARM trace 18-bit data 10

O

AA1

-

atpiu_d11

dpm_emu13

TPIU ARM trace 18-bit data 11

O

AA2

-

atpiu_d12

dpm_emu14

TPIU ARM trace 18-bit data 12

O

AA3

-

atpiu_d13

dpm_emu15

TPIU ARM trace 18-bit data 13

O

F4 / AA4

-

atpiu_d14

dpm_emu16

TPIU ARM trace 18-bit data 14

O

E1 / AB2

-

atpiu_d15

dpm_emu17

TPIU ARM trace 18-bit data 15

O

E2 / AB3

-

atpiu_d16

dpm_emu18

TPIU ARM trace 18-bit data 16

O

E4 / AF8 / AB4

-

atpiu_d17

dpm_emu19

TPIU ARM trace 18-bit data 17

O

D2 / AE8 / AC4

-

2.4.5.4

STM

NOTE

For more information, see the On-Chip Debug Support / Debug Ports section of the

OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

105

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-33. STM Signal Descriptions

SIGNAL NAME [1]

PIN NAME [6]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

Option 1

astm_d0

dpm_emu0

System trace data 0

IO

M2

-

astm_d1

dpm_emu1

System trace data 1

IO

N2

-

astm_clk

dpm_emu2

System trace clock

O

P2

-

astm_d2

dpm_emu3

System trace data 3

O

V1

-

astm_d3

dpm_emu4

System trace data 4

O

V2

-

Option 2

astm_d3

dpm_emu15

System trace data 3

O

F4 / AA4

-

astm_d2

dpm_emu16

System trace data 2

O

E1 / AB2

-

astm_d1

dpm_emu17

System trace data 1

O

E2 / AB3

-

astm_d0

dpm_emu18

System trace data 0

O

E4 / AF8 / AB4

-

astm_clk

dpm_emu19

System trace clock

O

D2 / AE8 / AC4

-

Option 3

astm_clk

dpm_emu1

System trace clock

IO

N2

-

astm_d0

dpm_emu0

System trace data 0

IO

M2

-

2.4.5.5

ATTILA

Table 2-34. ATTILA Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

attila_hw_dbg0

Attila hardware debug pin 0

O

M2

-

attila_hw_dbg1

Attila hardware debug pin 1

O

H4 / N2

-

attila_hw_dbg2

Attila hardware debug pin 2

O

J2 / P2

-

attila_hw_dbg3

Attila hardware debug pin 3

O

G2 / V1

-

attila_hw_dbg4

Attila hardware debug pin 4

O

J1 / V2

-

attila_hw_dbg5

Attila hardware debug pin 5

O

K1 / W1

-

attila_hw_dbg6

Attila hardware debug pin 6

O

AD2 / W2

-

attila_hw_dbg7

Attila hardware debug pin 7

O

AD3 / W3

-

attila_hw_dbg8

Attila hardware debug pin 8

O

AD4 / W4

-

attila_hw_dbg9

Attila hardware debug pin 9

O

AC2 / Y2

-

attila_hw_dbg10

Attila hardware debug pin 10

O

AC3 / Y3

-

attila_hw_dbg11

Attila hardware debug pin 11

O

AG6 / Y4

-

attila_hw_dbg12

Attila hardware debug pin 12

O

AF8 / AA1

-

attila_hw_dbg13

Attila hardware debug pin 13

O

AE8 / AA2

-

attila_hw_dbg14

Attila hardware debug pin 14

O

AA3

-

attila_hw_dbg15

Attila hardware debug pin 15

O

AA4

-

attila_hw_dbg16

Attila hardware debug pin 16

O

AB2

-

attila_hw_dbg17

Attila hardware debug pin 17

O

AB3

-

attila_hw_dbg18

Attila hardware debug pin 18

O

AB4

-

attila_hw_dbg19

Attila hardware debug pin 19

O

AC4

-

attila_hw_dbg20

Attila hardware debug pin 20

O

AE18

-

attila_hw_dbg21

Attila hardware debug pin 21

O

AG19

-

attila_hw_dbg22

Attila hardware debug pin 22

O

AF19

-

attila_hw_dbg23

Attila hardware debug pin 23

O

AE19

-

attila_hw_dbg24

Attila hardware debug pin 24

O

AF18

-

attila_hw_dbg25

Attila hardware debug pin 25

O

AG18

-

attila_hw_dbg26

Attila hardware debug pin 26

O

AE17

-

106

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-34. ATTILA Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

attila_hw_dbg27

Attila hardware debug pin 27

O

AF17

-

attila_hw_dbg28

Attila hardware debug pin 28

O

AH17

-

attila_hw_dbg29

Attila hardware debug pin 29

O

AE16

-

attila_hw_dbg30

Attila hardware debug pin 30

O

AF16

-

attila_hw_dbg31

Attila hardware debug pin 31

O

AG16

-

2.4.6

General-Purpose IOs

NOTE

For more information, see the General-Purpose Interface section of the OMAP4470 TRM.

Table 2-35. GPIO Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

gpio_wk0

General-purpose IO 0, Bank1, always GPIO

IO

H4 / H4

-

gpio_0

General-purpose IO 0, Bank1

IO

J27

-

gpio_wk1

General-purpose IO 1, Bank1, always GPIO

IO

J2 / J2

-

gpio_1

General-purpose IO 1, Bank1

IO

H27

-

gpio_wk2

General-purpose IO 2, Bank1, always GPIO

IO

G2 / G2

-

gpio_2

General-purpose IO 2, Bank1

IO

L27

-

gpio_wk3

General-purpose IO 3, Bank1, always GPIO

IO

J1 / J1

-

gpio_3

General-purpose IO 3, Bank1

IO

K27

-

gpio_wk4

General-purpose IO 4, Bank1, always GPIO

IO

K1 / K1

-

gpio_wk6

General-purpose IO 5, Bank1, always GPIO

IO

AD2

-

gpio_wk7

General-purpose IO 6, Bank1, always GPIO

IO

AC2

-

gpio_wk8

General-purpose IO 7, Bank1, always GPIO

IO

AC3

-

gpio_wk9

General-purpose IO 8, Bank1, always GPIO

IO

AF8

-

gpio_wk10

General-purpose IO 9, Bank1, always GPIO

IO

AE8

-

gpio_11

General-purpose IO 11, Bank1

IO

M2

-

gpio_12

General-purpose IO 12, Bank1

IO

N2

-

gpio_13

General-purpose IO 13, Bank1

IO

P2

-

gpio_14

General-purpose IO 14, Bank1

IO

V1

-

gpio_15

General-purpose IO 15, Bank1

IO

V2

-

gpio_16

General-purpose IO 16, Bank1

IO

W1

-

gpio_17

General-purpose IO 17, Bank1

IO

W2

-

gpio_18

General-purpose IO 18, Bank1

IO

W3

-

gpio_19

General-purpose IO 19, Bank1

IO

W4

-

gpio_20

General-purpose IO 20, Bank1

IO

Y2

-

gpio_21

General-purpose IO 21, Bank1

IO

Y3

-

gpio_22

General-purpose IO 22, Bank1

IO

Y4

-

gpio_23

General-purpose IO 23, Bank1

IO

AA1

-

gpio_24

General-purpose IO 24, Bank1

IO

AA2

-

gpio_25

General-purpose IO 25, Bank1

IO

AA3

-

gpio_26

General-purpose IO 26, Bank1

IO

AA4

-

gpio_27

General-purpose IO 27, Bank1

IO

AB2

-

gpio_28

General-purpose IO 28, Bank1

IO

AB3

-

gpio_wk29

General-purpose IO 29, Bank1, always GPIO

IO

AG6

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

107

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-35. GPIO Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

gpio_wk30

General-purpose IO 30, Bank1, always GPIO

IO

AD3

-

gpio_wk31

General-purpose IO 31, Bank1, always GPIO

IO

AD4

-

gpio_32

General-purpose IO 32

IO

C16

-

gpio_33

General-purpose IO 33

IO

D16

-

gpio_34

General-purpose IO 34

IO

C17

-

gpio_35

General-purpose IO 35

IO

D17

-

gpio_36

General-purpose IO 36

IO

C18

-

gpio_37

General-purpose IO 37

IO

D18

-

gpio_38

General-purpose IO 38

IO

C19

-

gpio_39

General-purpose IO 39

IO

D19

-

gpio_40

General-purpose IO 40

IO

B17

-

gpio_41

General-purpose IO 41

IO

A18

-

gpio_42

General-purpose IO 42

IO

B18

-

gpio_43

General-purpose IO 43

IO

A19

-

gpio_44

General-purpose IO 44

IO

B19

-

gpio_45

General-purpose IO 45

IO

B20

-

gpio_46

General-purpose IO 46

IO

A21

-

gpio_47

General-purpose IO 47

IO

B21

-

gpio_48

General-purpose IO 48

IO

C20

-

gpio_49

General-purpose IO 49

IO

D20

-

gpio_50

General-purpose IO 50

IO

B25

-

gpio_51

General-purpose IO 51

IO

C21

-

gpio_52

General-purpose IO 52

IO

D21

-

gpio_53

General-purpose IO 53

IO

C22

-

gpio_54

General-purpose IO 54

IO

C25

-

gpio_55

General-purpose IO 55

IO

B22

-

gpio_56

General-purpose IO 56

IO

D25

-

gpio_59

General-purpose IO 59

IO

C23

-

gpio_60

General-purpose IO 60

IO

D22

-

gpio_61

General-purpose IO 61

IO

B26

-

gpio_62

General-purpose IO 62

IO

B23

-

gpio_63

General-purpose IO 63

IO

B9

-

gpio_64

General-purpose IO 64

IO

B10

-

gpio_65

General-purpose IO 65

IO

A8

-

gpio_66

General-purpose IO 66

IO

B8

-

gpio_81

General-purpose IO 81

IO

T27

-

gpio_82

General-purpose IO 82

IO

U27

-

gpio_83

General-purpose IO 83

IO

V27

-

gpio_84

General-purpose IO 84

IO

AE18

-

gpio_85

General-purpose IO 85

IO

AG19

-

gpio_86

General-purpose IO 86

IO

AF19

-

gpio_87

General-purpose IO 87

IO

AE19

-

gpio_88

General-purpose IO 88

IO

AF18

-

gpio_89

General-purpose IO 89

IO

AG18

-

gpio_90

General-purpose IO 90

IO

AE17

-

gpio_91

General-purpose IO 91

IO

AF17

-

gpio_92

General-purpose IO 92

IO

AH17

-

108

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-35. GPIO Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

gpio_93

General-purpose IO 93

IO

AE16

-

gpio_94

General-purpose IO 94

IO

AF16

-

gpio_95

General-purpose IO 95

IO

AG16

-

gpio_96

General-purpose IO 96

IO

AF14

-

gpio_97

General-purpose IO 97

IO

AE14

-

gpio_98

General-purpose IO 98

IO

H2 / H2

-

gpio_99

General-purpose IO 99

IO

H3 / H3

-

gpio_100

General-purpose IO 100

IO

D23 / D2

-

gpio_101

General-purpose IO 101

IO

A24 / E3

-

gpio_102

General-purpose IO 102

IO

B24 / E4

-

gpio_103

General-purpose IO 103

IO

C24 / E2

-

gpio_104

General-purpose IO 104

IO

D24 / E1

-

gpio_105

General-purpose IO 105

IO

F4

-

gpio_106

General-purpose IO 106

IO

F3

-

gpio_107

General-purpose IO 107

IO

F1

-

gpio_108

General-purpose IO 108

IO

G4

-

gpio_109

General-purpose IO 109

IO

G3

-

gpio_110

General-purpose IO 110

IO

AD27

-

gpio_111

General-purpose IO 111

IO

AD26

-

gpio_112

General-purpose IO 112

IO

AD25

-

gpio_113

General-purpose IO 113

IO

AC28

-

gpio_114

General-purpose IO 114

IO

AC26

-

gpio_115

General-purpose IO 115

IO

AC25

-

gpio_116

General-purpose IO 116

IO

AB25

-

gpio_117

General-purpose IO 117

IO

AC27

-

gpio_118

General-purpose IO 118

IO

AH26

-

gpio_119

General-purpose IO 119

IO

AE24

-

gpio_120

General-purpose IO 120

IO

AF24

-

gpio_121

General-purpose IO 121

IO

AG24

-

gpio_122

General-purpose IO 122

IO

AH24

-

gpio_123

General-purpose IO 123

IO

AB26

-

gpio_124

General-purpose IO 124

IO

AB27

-

gpio_125

General-purpose IO 125

IO

AA25

-

gpio_126

General-purpose IO 126

IO

AA26

-

gpio_127

General-purpose IO 127

IOD

AA27

-

gpio_128

General-purpose IO 128

IO

C26

-

gpio_129

General-purpose IO 129

IO

D26

-

gpio_130

General-purpose IO 130

IO

W27

-

gpio_131

General-purpose IO 131

IO

Y27

-

gpio_132

General-purpose IO 132

IO

AG21

-

gpio_133

General-purpose IO 133

IO

AH22

-

gpio_134

General-purpose IO 134

IO

AF22

-

gpio_135

General-purpose IO 135

IO

AE22

-

gpio_136

General-purpose IO 136

IO

AG22

-

gpio_137

General-purpose IO 137

IO

AE23

-

gpio_138

General-purpose IO 138

IO

AF23

-

gpio_139

General-purpose IO 139

IO

AG23

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

109

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-35. GPIO Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

gpio_140

General-purpose IO 140

IO

AH23

-

gpio_141

General-purpose IO 141

IO

F27

-

gpio_142

General-purpose IO 142

IO

F28

-

gpio_143

General-purpose IO 143

IO

G27

-

gpio_144

General-purpose IO 144

IO

G28

-

gpio_145

General-purpose IO 145

IO

AE5

-

gpio_146

General-purpose IO 146

IO

AF5

-

gpio_147

General-purpose IO 147

IO

AE4

-

gpio_148

General-purpose IO 148

IO

AF4

-

gpio_149

General-purpose IO 149

IO

AG3

-

gpio_150

General-purpose IO 150

IO

AF3

-

gpio_151

General-purpose IO 151

IO

AE21

-

gpio_152

General-purpose IO 152

IO

AF20

-

gpio_153

General-purpose IO 153

IO

AF21

-

gpio_154

General-purpose IO 154

IO

AE20

-

gpio_155

General-purpose IO 155

IO

AG20

-

gpio_156

General-purpose IO 156

IO

AH19

-

gpio_157

General-purpose IO 157

IO

AG12

-

gpio_158

General-purpose IO 158

IO

AF12

-

gpio_159

General-purpose IO 159

IO

AE12

-

gpio_160

General-purpose IO 160

IO

AG13

-

gpio_161

General-purpose IO 161

IO

AE11

-

gpio_162

General-purpose IO 162

IO

AF11

-

gpio_163

General-purpose IO 163

IO

AG11

-

gpio_164

General-purpose IO 164

IO

AH11

-

gpio_165

General-purpose IO 165

IO

AE10

-

gpio_166

General-purpose IO 166

IO

AF10

-

gpio_167

General-purpose IO 167

IO

AG10

-

gpio_168

General-purpose IO 168

IO

AE9

-

gpio_169

General-purpose IO 169

IO

AF13

-

gpio_170

General-purpose IO 170

IO

AE13

-

gpio_171

General-purpose IO 171

IO

G26

-

gpio_172

General-purpose IO 172

IO

G25

-

gpio_173

General-purpose IO 173

IO

H26

-

gpio_174

General-purpose IO 174

IO

H25

-

gpio_175

General-purpose IO 175

IO

J26

-

gpio_176

General-purpose IO 176

IO

J25

-

gpio_177

General-purpose IO 177

IO

K26

-

gpio_178

General-purpose IO 178

IO

K25

-

gpio_181

General-purpose IO 181

IO

AA28

-

gpio_182

General-purpose IO 182

IO

Y28

-

gpio_183

General-purpose IO 183

IO

AF6

-

gpio_184

General-purpose IO 184

IO

F26

-

gpio_185

General-purpose IO 185

IO

E27

-

gpio_186

General-purpose IO 186

IO

E26

-

gpio_187

General-purpose IO 187

IO

E25

-

gpio_188

General-purpose IO 188

IO

D28

-

110

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-35. GPIO Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

gpio_189

General-purpose IO 189

IO

D27

-

gpio_190

General-purpose IO 190

IO

AB4

-

gpio_191

General-purpose IO 191

IO

AC4

-

2.4.7

General-Purpose In

NOTE

For more information, see the General-Purpose Interface section of the OMAP4470 TRM.

Table 2-36. GPIN Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

gpi_wk5

General-purpose In 5, Bank1, always GPIN

I

AG8

-

gpi_67

General-purpose In 67

I

R26

-

gpi_68

General-purpose In 68

I

R25

-

gpi_69

General-purpose In 69

I

T26

-

gpi_70

General-purpose In 70

I

T25

-

gpi_71

General-purpose In 71

I

U26

-

gpi_72

General-purpose In 72

I

U25

-

gpi_73

General-purpose In 73

I

V26

-

gpi_74

General-purpose In 74

I

V25

-

gpi_75

General-purpose In 75

I

W26

-

gpi_76

General-purpose In 76

I

W25

-

gpi_77

General-purpose In 77

I

M26

-

gpi_78

General-purpose In 78

I

M25

-

gpi_79

General-purpose In 79

I

N26

-

gpi_80

General-purpose In 80

I

N25

-

2.4.8

System and Miscellaneous

2.4.8.1

DM Timer

NOTE

For more information, see the Timers section of the OMAP4470 TRM.

Table 2-37. DM Timer Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

dmtimer8_pwm_evt

DM timer event input or PWM output

IO

AH17 / G27 / AB2

-

dmtimer9_pwm_evt

DM timer event input or PWM output

IO

AE16 / AH24 / G28 /

-

AB3

dmtimer10_pwm_evt

DM timer event input or PWM output

IO

AF16 / AB4

-

dmtimer11_pwm_evt

DM timer event input or PWM output

IO

AG16 / AG24 / AC4

-

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

111

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

2.4.8.2

KeyPad

NOTE

For more information, see Keyboard Controller / Keyboard Controller Environment section of

the OMAP4470 TRM.

Table 2-38. Keypad Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

kpd_row0

Keypad row 0

I

C16 / J26 / K25

-

kpd_row1

Keypad row 1

I

D16 / J25 / L27

-

kpd_row2

Keypad row 2

I

C17 / K26 / K27

-

kpd_row3

Keypad row 3

I

D17 / J26 / K25

-

kpd_row4

Keypad row 4

I

B17 / J25 / L27

-

kpd_row5

Keypad row 5

I

A18 / K26 / K27

-

kpd_row6

Keypad row 6

I

B18 / AF21

-

kpd_row7

Keypad row 7

I

A19 / AE20

-

kpd_row8

Keypad row 8

I

D21 / AG20

-

kpd_col0

Keypad column 0

OD

C18 / G26 / H25

-

kpd_col1

Keypad column 1

OD

D18 / G25 / J27

-

kpd_col2

Keypad column 2

OD

C19 / H26 / H27

-

kpd_col3

Keypad column 3

OD

D19 / G26 / H25

-

kpd_col4

Keypad column 4

OD

B19 / G25 / J27

-

kpd_col5

Keypad column 5

OD

B20 / H26 / H27

-

kpd_col6

Keypad column 6

OD

A21 / AE21

-

kpd_col7

Keypad column 7

OD

B21 / AF20

-

kpd_col8

Keypad column 8

OD

C20 / AH19

-

2.4.8.3

POP

NOTE

For more information, see Package-On-Package Concept section of the OMAP4470 TRM.

Table 2-39. POP Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

pop_lpddr21_zq

Feedthrough to top lpddr21 ZQ pin

FEED

AH16

AJ17

pop_lpddr22_zq

Feedthrough to top lpddr22 ZQ pin

FEED

AF28

AG29

pop_vacc_lpddr2(1)

Feedthrough to top lpddr21and lpddr22 vacc power

PWR

A26 / B2

B2 / B28

supply

pop_vdd1_lpddr2_

Feedthrough to shared top lpddr21 vand lpddr22 dd1

PWR

AG27 / C1 / AG2

C1 / AH2 / AH28

shared

power supply

pop_vdd1_lpddr21

Feedthrough to top lpddr21 vdd1 power supply

PWR

A13 / C27 / AH14

A15 / C28 / AJ15

pop_vdd1_lpddr22

Feedthrough to top lpddr22 vdd2 power supply

PWR

N1 / P1 / R28

N2 / P29 / R1

pop_vdd2_lpddr2_

Feedthrough to shared top lpddr21 and lpddr22 vdd2

PWR

AH3 / A3 / C28 /

A3 / C29 / AG28 /

shared

power supply

AF27

AH3

pop_vdd2_lpddr21

Feedthrough to top lpddr21 vdd2 power supply

PWR

AG14 / A15 / B15

A16 / B16 / AH15

pop_vdd2_lpddr22

Feedthrough to top lpddr22 vdd2 power supply

PWR

T1 / T2 / N28

P28 / T1 / T2

112

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) pop_vacc_lpddr2 must be left unconnected.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

113

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

2.4.8.4

System And Miscellaneous

NOTE

For more information, see:

•

Power, Reset and Clock Management / PRCM Subsystem Environment / External Clock

Signals section, or

•

Power, Reset and Clock Management / PRCM Subsystem Environment / External Reset

Signals section, or

•

Power, Reset and Clock Management / PRCM Subsystem Environment / External Power

Control Signals section

of the OMAP4470 TRM.

Table 2-40. System and Miscellaneous Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

sys_32k

32-kHz clock input

I

AG7

-

sys_nrespwron

Global cold reset input

I

AE7

-

sys_nreswarm

Global warm reset input/output

IOD

AF7

-

sys_nirq1

External interrupt (aimed at TWL6032 PMIC power

I

AE6

-

device connection)

sys_nirq2

External interrupt (aimed at TWL6032 PMIC power

I

AF6

-

device connection)

sys_pwr_req

Power request to exit off mode. Active high by default

O

AH7

-

but configurable

sys_pwron_reset_out

Peripheral power on reset output

O

AG6

-

sys_drm_msecure

Secure mode output

O

AD2 / AD3 / AA3

-

sys_secure_indicator

Secure mode indicator

O

AD4 / AA4

-

sys_boot0

System boot configration pin0

I

F26

-

sys_boot1

System boot configration pin1

I

E27

-

sys_boot2

System boot configration pin2

I

E26

-

sys_boot3

System boot configration pin3

I

E25

-

sys_boot4

System boot configration pin4

I

D28

-

sys_boot5

System boot configration pin5

I

D27

-

sys_boot6

System boot configration pin6

I

AF8

-

sys_boot7

System boot configration pin7

I

AE8

-

sys_ndmareq0

External DMA request 0

I

B25 / D23

-

sys_ndmareq1

External DMA request 1

I

C25 / A24

-

sys_ndmareq2

External DMA request 2

I

B22 / B24

-

sys_ndmareq3

External DMA request 3

I

D25 / C24

-

fref_xtal_in

FREF oscillator cell drive pad input or alternate clock

AI-I

AH6

-

square input

fref_xtal_out

FREF oscillator cell drive pad output

AO

AH5

-

fref_xtal_vssosc

FREF oscillator kelvin ground

na

AG5

-

fref_slicer_in

FREF main clock input to slicer or alternate clock

AI-I

AG8

-

input to internal peripheral

fref_clk_ioreq

FREF input (sysboot[67] = 00) or output (sysboot[67]

IO

AD1

-

= 01, 10, 11) clock request for main clock

fref_clk0_out

FREF clock 0 output

O

AD2

-

fref_clk1_out

FREF clock 1 output

O

AA28

-

fref_clk2_out

FREF clock 2 output

O

Y28

-

fref_clk3_out

FREF clock 3 output

O

AD4

-

fref_clk4_out

FREF clock 4 output. Active by default

O

AC3

-

114

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-40. System and Miscellaneous Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

fref_clk5_out

FREF clock 5 output

O

AC2

-

fref_clk1_req

FREF clock request 1

I

AD2 / AD3

-

fref_clk2_req

FREF clock request 2

I

AD4

-

fref_clk3_req

FREF clock request 3

I

AD3

-

fref_clk4_req

FREF clock request 4

I

AC2

-

abe_clks

ABE clock input

I

AH26

-

atestv(1)

Reserved

AO

A27

-

vsense(1)

Reserved

AO

AG28

-

iforce(1)

Reserved

AI

AH27

-

(1) atestv, iforce, and vsense pins must be left unconnected.

The following bottom balls are reserved: C5 / C6 / D3 / D4 / D5 / D6 / L22 / N7. These balls must be left unconnected.

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

115

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

2.4.9

Power Supplies

NOTE

For more information, see Power, Reset and Clock Management / PRCM Subsystem

Environment / External Voltage Inputs section of the OMAP4470 TRM.

Table 2-41. Power Supplies Signal Descriptions

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

vss

Main and slicer ground

GND

H1 / M1 / AB1 / C2 / F2 / K2 / U2 / AF2 / B3

A2 / A6 / A9 / A11 /

/ J3 / J4 / AG4 / B6 / K8 / U8 / AH8 / N9 /

A14 / A28 / B1 / B14

A10 / AH10 / H11 / AA11 / N12 / P12 / R12 /

/ B21 / B24 / B29 /

T12 / U12 / AA12 / B13 / H13 / M13 / N13 /

E28 / F1 / H28 / J1 /

P13 / R13 / T13 / U13 / AH13 / M14 / N14 /

L29 / M2 / P1 / P2 /

P14 / R14 / T14 / U14 / M15 / N15 / P15 /

R28 / V2 / V28 /

R15 / T15 / U15 / M16 / N16 / P16 / R16 /

AA28 / AB2 / AE2 /

T16 / U16 / H17 / M17 / N17 / P17 / R17 /

AF28 / AH1 / AH5 /

T17 / U17 / Y17 / AG17 / H19 / A20 / AA20 / AH14 / AH18 / AH29

J21 / L21 / M21 / U21 / AH21 / M22 / A23 /

/ AJ2 / AJ7 / AJ11 /

F25 / L25 / Y25 / L26 / Y26 / AG26 / B27 /

AJ16 / AJ22 / AJ28

AE27 / H28 / K28 / U28

vpp(1)

eFuse power supply

PWR

Y22

-

vpp_cust(1)

Customer eFuse power

PWR

J8

-

supply

vdd_core

Core and oscillator power

PWR

J9 / K9 / L9 / M9 / T9 / J10 / J11 / Y11 / H12

-

supply

/ J12 / Y12 / J13 / Y13 / AA13 / J15 / J16 /

J17 / H18 / J18 / J19 / J20 / K20 / L20 / M20

/ N20 / R20 / T20 / U20 / V20

vdd_mpu

MPU power supply

PWR

V8 / W8 / Y8 / U9 / V9 / W9 / Y9 / Y10 /

-

AA10

vsense_vdd_mpu(2)

MPU output sensor feedback

PWR

C4

-

vdd_iva_audio

IVA and audio BE power

PWR

AA17 / Y18 / AA18 / Y19 / AA19 / W20 / Y20

-

supply

/ V21 / W21 / Y21

vdds_1p2v

1.2-V IO power supply

PWR

AA16

-

vdds_1p8v

1.8-V IO power supply

PWR

AB7 / U7 / V7 / K7 / H22 / J22 / W22

vdds_1p8_fref

1.8-V FREF IO power supply

PWR

Y7

-

vddq_lpddr2

LPDDR2 dm / dqs /

PWR

D1 / G1 / U1 / Y1 / AC1 / AF1 / A4 / AH4 /

A22 / B4 / B7 / B9 /

ndqs—0/2 and 1/3 IOs power

A6 / L7 / G8 / H8 / L8 / M8 / AA8 / A9 / H9 /

B13 / B18 / B25 / D2

supply

AA9 / AB9 / AH9 / A12 / AH12 / A17 / H20 /

/ D29 / F29 / G2 / J2

G21 / H21 / A22 / A25 / E28 / J28 / L28

/ J28 / M28 / U1 / Y1

/ AC1 / AF2 / AH9 /

AH12 / AJ4 / AJ6

vddq_vref_lpddr2

LPDDR2 DQ VREF power

PWR

G15 / T8

-

supply:

Channel 1 on ball G15

Channel 2 on ball T8

vddca_lpddr2

LPDDR2 CA / clk / clk

PWR

AH18 / AH20 / AA21 / AB21 / AA22 / AB22 /

T28 / AC28 / AE29 /

enable / chip select IO power

AH25 / T28 / AB28 / AD28

AH22 / AJ19 / AJ26

supply

vddca_vref_lpddr2

LPDDR2 CA VREF power

PWR

Y14 / R27

-

supply:

Channel 1 on ball Y14

Channel 2 on ball R27

lpddr2_vref_ca

LPDDR2 CA VREF output

PWR

-

AH16 / U28

power supply to memory:

Channel 1 on ball AH16

Channel 2 on ball U28

lpddr2_vref_dq

LPDDR2 DQ VREF output

PWR

-

B15 / R2

power supply to memory:

Channel 1 on ball B15

Channel 2 on ball R2

116

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 2-41. Power Supplies Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

vdda_dll0_lpddr21

LPDDR21 DLL power supply

PWR

G22

-

providing clocks to byte 0

and 2

vdda_dll1_lpddr21

LPDDR21 DLL power supply

PWR

G9

-

providing clocks to byte 1

and 3

vdda_dll0_lpddr22

LPDDR22 DLL power supply

PWR

M7

-

providing clocks to byte 0

and 2

vdda_dll1_lpddr22

LPDDR22 DLL power supply

PWR

AB10

-

providing clocks to byte 1

and 3

vdda_dsi1

DSI1_1 PHY power supply

PWR

L1

-

vssa_dsi

DSI1_1 and DSI1_2 PHY

GND

N8 / P8

-

ground

vdda_dsi2

DSI1_2 PHY power supply

PWR

L2

-

vdda_csi21

CSI21 PHY power supply

PWR

W28

-

vssa_csi2

CSI21 and CSI22 PHY

GND

R22

-

ground

vdda_csi22

CSI22 PHY power supply

PWR

V28

-

vdda_hdmi

HDMI PHY PHY power

PWR

A11 / G12

-

supply

vssa_hdmi

HDMI PHY ground

GND

G11

-

vdda_usba0otg_3p3v

USB PHY 3.3-V power

PWR

A5

-

supply

vssa_usba0otg_3p3v

USB PHY 3.3-V ground

GND

G10

-

vdda_usba0otg_1p8v

USB PHY 1.8-V power

PWR

A7

-

supply

vssa_usba0otg

USB PHY 1.8-V ground

GND

H10

-

vdds_sdmmc1

SDMMC1 dual voltage IO

PWR

G7 / H7

-

power supply

pbias_mmc1

SDMMC1 pbias output

PWR

A1

vdda_dpll_mpu

MPU DPLL power supply

PWR

P9

-

vdda_dpll_core_audio

Core and audio DPLLs

PWR

G13

-

power supply

vdda_dpll_iva_per

Peripheral and IVA DPLL

PWR

Y16

-

power supply

vdds_dv_gpmc

GPMC dual voltage IO power

PWR

G20

-

supply

vdds_dv_sdmmc2

SDMMC2 dual voltage IO

PWR

G16 / H16

-

power supply

vdds_dv_c2c

C2C dual voltage IO power

PWR

G17 / G18 / G19

-

supply

vdds_dv_cam

Camera dual voltage IO

PWR

V22

-

power supply

vdds_dv_bank0

Serial bank0 dual voltage IO

PWR

AB16

-

power supply

vdds_dv_bank1

Serial bank1 dual voltage IO

PWR

AB20

-

power supply

vdds_dv_bank2

Serial bank2 dual voltage IO

PWR

AB8 / AB19

-

power supply

vdds_dv_bank3

Serial bank3 dual voltage IO

PWR

AB18

-

power supply

vdds_dv_bank4

Serial bank4 dual voltage IO

PWR

AA7

-

power supply

Copyright © 2012–2013, Texas Instruments Incorporated

Terminal Description

117

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 2-41. Power Supplies Signal Descriptions (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL BOTTOM [4]

BALL TOP [5]

vdds_dv_bank5

Serial bank5 dual voltage IO

PWR

AB17

-

power supply

vdds_dv_bank6

Serial bank6 dual voltage IO

PWR

AA14

-

power supply

vdds_dv_bank7

Serial bank7 dual voltage IO

PWR

M28

-

power supply

vdds_dv_fref

FREF dual voltage IO power

PWR

W7

-

supply

vdda_ldo_sram_mpu

MPU SRAM LDO power

PWR

AB14

-

supply

vdda_ldo_sram_iva_

IVA SRAM LDO power

PWR

N22

-

audio

supply

vdda_ldo_sram_core

Core SRAM LDO power

PWR

T22

-

supply

vdda_ldo_emu_wkup

Wake-up / emulation and

PWR

P7

-

WKUP EMU Array LDOs

power supply

vdda_bdgp_vbb

Bandgap, MPU and IVA VBB

PWR

AB12

-

LDOs supply input

cap_vbb_ldo_mpu

MPU VBB LDO output

PWR

AB13

-

cap_vbb_ldo_iva_audio Audio VBB LDO output

PWR

R21

-

cap_vdd_ldo_sram_

MPU SRAM LDO output

PWR

AB11

-

mpu

cap_vdd_ldo_sram_

IVA SRAM LDO output

PWR

N21

-

iva_audio

cap_vdd_ldo_sram_

Core SRAM LDO output

PWR

U22

-

core

cap_vdd_ldo_emu_

Wake-Up LDO output

PWR

T7

-

wkup

(1) vpp must be unconnected. vpp_cust is only powered when programming CPFROM eFuses. Otherwise, it is recommended to leave

vpp_cust turned off (floating). If the TWL6032 PMIC is used then the vpp pulldown resistor inside the TWL6032 must be disabled when the vpp_cust is turned off.

(2) This ball must be left unconnected.

118

Terminal Description

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

3

Electrical Characteristics

NOTE

For more information, see Power, Reset and Clock Management / PRCM Subsystem

Environment / External Voltage Inputs or Initialization / Preinitialization / Power Requirements

section of the OMAP4470 TRM.

3.1

Absolute Maximum Ratings

Stresses beyond those listed as absolute maximum ratings may cause permanent damage to the device.

These are stress ratings only, and functional operation of the device at these or any other conditions

beyond those listed under Section 3.2, Recommended Operating Conditions, is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Table 3-1. Absolute Maximum Rating Over Junction Temperature Range

PARAMETER

MIN

MAX

UNIT

vdd_mpu

Supply voltage for ARM MPU domain

–0.5

1.50

V

vdd_iva_audio

Supply voltage for IVA2 and audio BE domain

–0.5

1.50

V

vdd_core

Supply voltage for OMAP core domain

–0.5

1.50

V

vpp(4)

Supply for eFuse programming

–0.5

2.10

V

vpp_cust(4)

Supply for customer eFuse programming

–0.5

2.10

V

I

(4)

vpp

Peak vpp current for eFuse programming

0.05

50

mA

vdda_dll0_lpddr21

Supply voltage for LPDDR21 DLL providing clocks to byte 0 and 2

–0.5

2.10

V

vdda_dll1_lpddr21

Supply voltage for LPDDR21 DLL providing clocks to byte 1 and 3

–0.5

2.10

V

vdda_dll0_lpddr22

Supply voltage for LPDDR22 DLL providing clocks to byte 0 and 2

–0.5

2.10

V

vdda_dll1_lpddr22

Supply voltage for LPDDR22 DLL providing clocks to byte 1 and 3

–0.5

2.10

V

vdda_dpll_mpu

Supply voltage for MPU DPLLs

–0.5

2.10

V

vdda_dpll_core_audio

Supply voltage for core and audio DPLLs

–0.5

2.10

V

vdda_dpll_iva_per

Supply voltage for IVA and peripherals DPLLs

–0.5

2.10

V

vdda_csi21

Supply voltage for CSI21 PHY buffer

–0.5

2.10

V

vdda_csi22

Supply voltage for CSI22 PHY buffer

–0.5

2.10

V

vdda_dsi1

Supply voltage for DSI1_1 PHY buffer

–0.5

2.10

V

vdda_dsi2

Supply voltage for DSI1_2 PHY buffer

–0.5

2.10

V

vdda_ldo_sram_mpu

Supply voltage for MPU SRAM LDO

–0.5

2.10

V

vdda_ldo_sram_iva_audio

Supply voltage for IVA and audio SRAM LDO

–0.5

2.10

V

vdda_ldo_sram_core

Supply voltage for core SRAM LDO

–0.5

2.10

V

vdda_ldo_emu_wkup

Supply voltage for wake-up / emulation LDO

–0.5

2.10

V

vdda_bdgp_vbb

Supply voltage for bandgap

–0.5

2.10

V

vdda_hdmi

Supply voltage for HDMI PHY buffers

–0.5

2.10

V

vdda_usba0otg_3p3v

Supply voltage for USB PHY 3.3-V buffers

–0.5

4.00

V

vdda_usba0otg_1p8v

Supply voltage for USB PHY 1.8-V buffers

–0.5

2.10

V

vdds_1p2v

Supply voltage for 1.2-V I/O macros

–0.5

1.50

V

vdds_1p8v

Supply voltage for 1.8-V I/O macros

–0.5

2.10

V

vdds_1p8_fref

Supply voltage for 1.8-V FREF I/O macros

–0.5

2.10

V

vdds_dv_gpmc

Supply voltage for GPMC dual voltage IOs

–0.5

2.10

V

vdds_sdmmc1

Supply voltage for SDMMC1 dual voltage IOs

–0.5

3.80

V

vdds_dv_sdmmc2

Supply voltage for SDMMC2 dual voltage IOs

–0.5

2.10

V

vdds_dv_c2c

Supply voltage for C2C dual voltage IOs

–0.5

2.10

V

vdds_dv_cam

Supply voltage for camera dual voltage IOs

–0.5

2.10

V

vdds_dv_bank0

Supply voltage for serial interface bank0 dual voltage IOs

–0.5

2.10

V

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

119

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-1. Absolute Maximum Rating Over Junction Temperature Range (continued)

PARAMETER

MIN

MAX

UNIT

vdds_dv_bank1

Supply voltage for serial interface bank1 dual voltage IOs

–0.5

2.10

V

vdds_dv_bank2

Supply voltage for serial interface bank2 dual voltage IOs

–0.5

2.10

V

vdds_dv_bank3

Supply voltage for serial interface bank3 dual voltage IOs

–0.5

2.10

V

vdds_dv_bank4

Supply voltage for serial interface bank4 dual voltage IOs

–0.5

2.10

V

vdds_dv_bank5

Supply voltage for serial interface bank5 dual voltage IOs

–0.5

2.10

V

vdds_dv_bank6

Supply voltage for serial interface bank6 dual voltage IOs

–0.5

2.10

V

vdds_dv_bank7

Supply voltage for serial interface bank7 dual voltage IOs

–0.5

2.10

V

vdds_dv_fref

Supply voltage for FREF dual voltage IOs

–0.5

2.10

V

vddq_lpddr2

Supply voltage for LPDDR2 IOs

–0.4

1.50

V

vddq_vref_lpddr2

Supply voltage for LPDDR2 DQ VREF:

–0.4

1.50

V

Channel 1 on ball G15

Channel 2 on ball T8

vddca_lpddr2

Supply voltage for LPDDR2 CA, clock, clock enable, and chip select IOs

–0.4

1.50

V

vddca_vref_lpddr2

Supply voltage for LPDDR2 CA VREF:

–0.4

1.50

V

Channel 1 on ball Y14

Channel 2 on ball R27

VESD

ESD stress voltage(1)

HBM (Human Body Model)(2)

>1000

V

CDM (Charged Device Model)(3)

>250

IIOI

Current-pulse injection on each I/O pin(6)

100

mA

Iclamp

Clamp current for an input or output

–20

20

mA

T

(5)

STG

Storage temperature range after soldered onto PC Board

–65

150

°C

(1) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into the device.

(2) Level listed is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe

manufacturing with a standard ESD control process, and manufacturing with less than 500-V HBM is possible if necessary precautions are taken. Pins listed as 1000V may actually have higher performance.

(3) Level listed is the passing level per EIA-JEDEC JESD22-C101E. JEDEC document JEP157 states that 250-V CDM allows safe

manufacturing with a standard ESD control process, and manufacturing with less than 250-V CDM is possible if necessary precautions are taken. Pins listed as 250 V may actually have higher performance.

(4) vpp must be unconnected. vpp_cust is only powered when programming CPFROM eFuses. Otherwise, it is recommended to leave

vpp_cust turned off (floating).If the TWL6032 PMIC is used then the vpp pulldown resistor inside the TWL6032 must be disabled when the vpp_cust is turned off.

(5) For tape and reel the storage temperature range is [–10°C to 50°C] with a maximum relative humidity of 70%. It is recommended returning to ambient room temperature before usage.

(6) Latch-up testing per JEDEC JESD78 stressed at 105°C with I/O pin injection of the lower of specified current or the current reached at 1.5 times maximum I/O voltage.

Table 3-2 summarizes the power consumption at the ball level.

Table 3-2. Maximum Current Ratings at Ball Level

PARAMETER

MAX

UNIT

SIGNAL

DESCRIPTION

vdd_mpu(1)

Maximum current rating for ARM MPU

OPPNTSB (MPU @

Peak current

3600

mA

1500 MHz)

Sustained current

2900

OPPNT (MPU @

Peak current

2900

1300 MHz)

Sustained current

2300

vdd_iva_audio(1)

Maximum current rating for IVA2 and audio BE (including in OPPNTSB mode)

1000

mA

vdd_core(1)

Maximum current rating for OMAP Core (including in overdrive mode – OPP119%)

1800

mA

vpp(3)

Maximum current rating for eFuse programming

50

mA

vpp_cust(3)

Maximum current rating for customer eFuse programming

50

mA

vdda_dll0_lpddr21

Maximum current rating for LPDDR21 DLL providing clocks to bytes 0 and 2

5

mA

vdda_dll1_lpddr21

Maximum current rating for LPDDR21 DLL providing clocks to bytes 1 and 3

5

mA

120

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-2. Maximum Current Ratings at Ball Level (continued)

PARAMETER

MAX

UNIT

SIGNAL

DESCRIPTION

vdda_dll0_lpddr22

Maximum current rating for LPDDR22 DLL providing clocks to bytes 0 and 2

5

mA

vdda_dll1_lpddr22

Maximum current rating for LPDDR22 DLL providing clocks to bytes 1 and 3

5

mA

vdda_dpll_mpu

Maximum current rating for MPU DPLLs

5

mA

vdda_dpll_core_audio Maximum current rating for core and audio DPLLs

10

mA

vdda_dpll_iva_per

Maximum current rating for IVA and peripheral DPLLs

10

mA

vdda_csi21

Maximum current rating for CSI21 PHY buffer

10

mA

vdda_csi22

Maximum current rating for CSI22 PHY buffer

5

mA

vdda_dsi1

Maximum current rating for DSI1_1 PHY buffer

15

mA

vdda_dsi2

Maximum current rating for DSI1_2 PHY buffer

10

mA

vdda_ldo_sram_mpu

Maximum current rating for MPU SRAM LDO

30

mA

vdda_ldo_sram_iva_

Maximum current rating for IVA and audio SRAM LDO

30

mA

audio

vdda_ldo_sram_core

Maximum current rating for Core SRAM LDO

30

mA

vdda_ldo_emu_wkup

Maximum current rating for wake-up / emulation LDO

60

mA

vdda_bdgp_vbb

Maximum current rating for bandgap

60

mA

vdda_hdmi

Maximum current rating for HDMI PHY buffers

35

mA

vdda_usba0otg_3p3v

Maximum current rating for USB PHY 3.3-V buffers

30

mA

vdda_usba0otg_1p8v

Maximum current rating for USB PHY 1.8-V buffers

35

mA

vdds_1p2v

Maximum current rating for 1.2-V I/O macros

20

mA

vdds_1p8v

Maximum current rating for 1.8-V I/O macros

160

mA

vdds_1p8_fref

Maximum current rating for 1.8-V FREF I/O macros

5

mA

vdds_dv_gpmc

Maximum current rating for GPMC dual voltage IOs

10

mA

vdds_sdmmc1(2)

Maximum current rating for SDMMC1 dual voltage IOs

20

mA

vdds_dv_sdmmc2(2)

Maximum current rating for SDMMC2 dual voltage IOs

10

mA

vdds_dv_c2c

Maximum current rating for C2C dual voltage IOs

5

mA

vdds_dv_cam

Maximum current rating for Camera dual voltage IOs

5

mA

vdds_dv_bank0

Maximum current rating for serial interface bank0 dual voltage IOs

5

mA

vdds_dv_bank1

Maximum current rating for serial interface bank1 dual voltage IOs

5

mA

vdds_dv_bank2

Maximum current rating for serial interface bank2 dual voltage IOs

5

mA

vdds_dv_bank3

Maximum current rating for serial interface bank3 dual voltage IOs

5

mA

vdds_dv_bank4

Maximum current rating for serial interface bank4 dual voltage IOs

5

mA

vdds_dv_bank5

Maximum current rating for serial interface bank5 dual voltage IOs

5

mA

vdds_dv_bank6

Maximum current rating for serial interface bank6 dual voltage IOs

5

mA

vdds_dv_bank7

Maximum current rating for serial interface bank6 dual voltage IOs

5

mA

vdds_dv_fref

Maximum current rating for FREF dual voltage IOs

5

mA

vddq_lpddr2

Maximum current rating for LPDDR2 IOs

275

mA

vddq_vref_lpddr2

Maximum current rating for LPDDR2 DQ VREF:

1

mA

Channel 1 on ball G15

Channel 2 on ball T8

vddca_lpddr2

Maximum current rating for LPDDR2 CA, clock, clock enable and chip select IOs

25

mA

vddca_vref_lpddr2

Maximum current rating for LPDDR2 CA VREF:

1

mA

Channel 1 on ball Y14

Channel 2 on ball R27

(1) With SmartReflex™ enabled.

(2) MMC card and I/O card are not included.

(3) vpp must be unconnected. vpp_cust is only powered when programming CPFROM eFuses. Otherwise, it is recommended to leave

vpp_cust turned off (floating). If the TWL6032 PMIC is used then the vpp pulldown resistor inside the TWL6032 must be disabled when the vpp_cust is turned off.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

121

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.2

Recommended Operating Conditions

The device is used under the recommended operating conditions described in Table 3-3.

NOTE

Logic functions and parameter values are not assured out of the range specified in the

recommended operating conditions.

Table 3-3. Recommended Operating Conditions

PARAMETER

DESCRIPTION

MIN

NOM

MAX

UNIT

Input Power Supply Voltage Range

vdd_mpu

Supply voltage for ARM MPU domain

See (1)

V

Noise (peak-peak)

f < 10 MHz

80

mVPPmax

f ≥ 10 MHz

50

vdd_iva_audio

Supply voltage range for IVA2 and audio BE domain

See (1)

V

Noise (peak-peak)

f < 10 MHz

80

mVPPmax

f ≥ 10 MHz

50

vdd_core

Supply voltage range for OMAP Core domain

See (1)

V

Noise (peak-peak)

f < 10 MHz

80

mVPPmax

f ≥ 10 MHz

50

vdda_dll0_lpddr21

Supply voltage for LPDDR21 DLL providing clocks to bytes

See(4)

V

0 and 2

Noise (peak-peak)

50

mVPPmax

vdda_dll1_lpddr21

Supply voltage for LPDDR21 DLL providing clocks to bytes

See(4)

V

1 and 3

Noise (peak-peak)

50

mVPPmax

vdda_dll0_lpddr22

Supply voltage for LPDDR22 DLL providing clocks to bytes

See(4)

V

0 and 2

Noise (peak-peak)

50

mVPPmax

vdda_dll1_lpddr22

Supply voltage for LPDDR22 DLL providing clocks to bytes

See(4)

V

1 and 3

Noise (peak-peak)

50

mVPPmax

vdda_dpll_mpu

Supply voltage for MPU DPLLs

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_dpll_core_audio

Supply voltage for core and audio DPLLs

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_dpll_iva_per

Supply voltage for IVA and peripheral DPLLs

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_csi21

Supply voltage for CSI21 PHY buffer

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_csi22

Supply voltage for CSI22 PHY buffer

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_dsi1

Supply voltage for DSI1_1 PHY buffer

1.71

1.80

1.89

V

Noise (peak-peak)

High-speed mode

50

mVPPmax

Low-power mode

vdda_dsi2

Supply voltage for DSI1_2 PHY buffer

1.71

1.80

1.89

V

Noise (peak-peak)

High-speed mode

50

mVPPmax

Low-power mode

vdda_ldo_sram_mpu

Supply voltage for MPU SRAM LDO

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

122

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-3. Recommended Operating Conditions (continued)

PARAMETER

DESCRIPTION

MIN

NOM

MAX

UNIT

vdda_ldo_sram_iva_

Supply voltage for IVA and audio SRAM LDO

1.71

1.80

1.89

V

audio

Noise (peak-peak)

50

mVPPmax

vdda_ldo_sram_core

Supply voltage for Core SRAM LDO

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_ldo_emu_wkup

Supply voltage for wake-up / emulation LDO

1.00

1.20

1.26

V

Noise (peak-peak)

50

mVPPmax

vdda_bdgp_vbb

Supply voltage for bandgap

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_hdmi

Supply voltage for HDMI PHY buffers

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdda_usba0otg_3p3v

Supply voltage for USB PHY 3.3-V buffers

3.0

3.3

3.6

V

Noise (peak-peak)

50

mVPPmax

vdda_usba0otg_1p8v

Supply voltage for USB PHY 1.8-V buffers

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdds_1p2v

Supply voltage for 1.2-V I/O macros

1.14

1.20

1.26

V

Noise (peak-peak)

50

mVPPmax

vdds_1p8v

Supply voltage for 1.8-V I/O macros

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdds_1p8_fref

Supply voltage for 1.8-V FREF I/O macros

1.71

1.80

1.89

V

Noise (peak-peak)

50

mVPPmax

vdds_dv_gpmc

Supply voltage for GPMC dual

1.2-V Mode

1.14

1.20

1.26

V

voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_sdmmc1(2)

Supply voltage for SDMMC1 dual

1.8-V Mode

1.71

1.80

1.89

V

voltage IOs

3.0-V Mode

2.7

3.0

3.6

Noise (peak-peak)

1.8-V Mode

50

mVPPmax

3.0-V Mode

vdds_dv_sdmmc2(2)

Supply voltage for SDMMC2 dual

1.2-V Mode

1.14

1.20

1.26

V

voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_c2c

Supply voltage for C2C dual voltage

1.2-V Mode

1.14

1.20

1.26

V

IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_cam

Supply voltage for Camera dual

1.2-V Mode

1.14

1.20

1.26

V

voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_bank0

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank0 dual voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

123

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-3. Recommended Operating Conditions (continued)

PARAMETER

DESCRIPTION

MIN

NOM

MAX

UNIT

vdds_dv_bank1

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank1 dual voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_bank2

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank2 dual voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_bank3

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank3 dual voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_bank4

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank4 dual voltage IOs

1. 8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_bank5

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank5 dual voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_bank6

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank6 dual voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_bank7

Supply voltage for serial interface

1.2-V Mode

1.14

1.20

1.26

V

bank7 dual voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vdds_dv_fref

Supply voltage for FREF dual

1.2-V Mode

1.14

1.20

1.26

V

voltage IOs

1.8-V Mode

1.71

1.80

1.89

Noise (peak-peak)

1.2-V Mode

50

mVPPmax

1.8-V Mode

vddq_lpddr2

Supply voltage for LPDDR2 IOs

1.14

1.20

1.30

V

Noise (peak-peak)

100

mVPPmax

vddq_vref_lpddr2

Supply voltage for embedded LPDDR2 DQ VREF voltage

vddq_lpddr2(5)

V

generator:

Channel 1 on ball G15

Channel 2 on ball T8

Noise (peak-peak)

5% *

mVPPmax

vddq_lpddr2

vddca_lpddr2

Supply voltage for LPDDR2 CA, clock, clock enable and

1.14

1.20

1.30

V

chip select IOs

Noise (peak-peak)

100

mVPPmax

vddca_vref_lpddr2

Supply voltage for embedded LPDDR2 CA VREF voltage

vddca_lpddr2(5)

V

generator:

Channel 1 on ball Y14

Channel 2 on ball R27

Noise (peak-peak)

5% *

mVPPmax

vddca_

lpddr2

124

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-3. Recommended Operating Conditions (continued)

PARAMETER

DESCRIPTION

MIN

NOM

MAX

UNIT

vpp(2)

Supply voltage for eFuse

1.65

1.70

1.75

V

vpp_cust(2)

Supply voltage for customer eFuse

1.65

1.70

1.75

V

VPAD

Voltage at I/O pad

0

vddy(3)

V

vssa_usba0otg_3p3v

Ground for USB PHY 3.3-V buffer

0

V

vssa_usba0otg

Ground for USB PHY 1.8-V buffer

0

V

vssa_hdmi

Ground for HDMI PHY buffers

0

V

vssa_csi2

Ground for CSI2 PHY buffer

0

V

vssa_dsi

Ground for DSI buffer

0

V

vss

Main ground

0

V

T (6)

B

Operating board (PCB) temperature range

–40

85

°C

T (6)(7)

J

Operating junction temperature range (vpp turned

–40

110(7)

°C

off—floating)

T

(2)

J-VPP

Operating junction temperature range during eFuse

–10

65

°C

programming (vpp turned on)

Output Power Supply Voltage Range

lpddr2_vref_dq

LPDDR2 DQ VREF output power supply to memory:

0.49 *

0.50 *

0.51 *

V

Channel 1 on ball B15

vddq_vref_

vddq_vref_

vddq_vref_

Channel 2 on ball R2

lpddr2

lpddr2

lpddr2

lpddr2_vref_ca

LPDDR2 CA VREF output power supply to memory:

0.49 *

0.50 *

0.51 *

V

Channel 1 on ball AH16

vddca_vref_ vddca_vref_ vddca_vref_

Channel 2 on ball U28

lpddr2

lpddr2

lpddr2

(1) See the operating condition addendum for values.

(2) vpp must be unconnected. vpp_cust is only powered when programming CPFROM eFuses. Otherwise, it is recommended to leave

vpp_cust turned off (floating). If the TWL6032 PMIC is used then the vpp pulldown resistor inside the TWL6032 must be disabled when the vpp_cust is turned off.

(3) vddy refers to vdda_csiphy1, vdda_csiphy2, vdda_dsi, vdds, vdds_mem, and vdds_sdmmc1.

(4) The DLL power supplies (vdda_dll0_lpddr21, vdda_dll0_lpddr22, vdda_dll1_lpddr21, vdda_dll1_lpddr22) voltage ranges follow the vdd_core voltage ones. They can be shorted with vdd_core. See the operating condition addendum for values.

(5) vddq_vref_lpddr2 must be supplied from same voltage regulator as vddq_lpddr2 (same for vddca_vref_lpddr2 that must follow strictly vddca_lpddr2).

(6) The board temperature (TB) and junction temperature (TJ) ranges are defined for 2S2P board types (reference JEDEC standard JESD51-9, Test Board for Array Surface Mount Package Thermal Measurements). The board temperature is measured at 1 mm from the package edge.

(7) Maximum supported junction temperature in functional operating condition is 110°C. That does not mean that 110°C of junction temperature is supported continuously.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

125

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3

DC Electrical Characteristics

Table 3-4 through Table 3-19 summarize the dc electrical characteristics.

NOTE

The interfaces or signals described in Table 3-4 through Table 3-19 correspond to the interfaces or signals available in multiplexing mode 0.

All interfaces or signals multiplexed on the balls or pins described in these tables have the

same dc electrical characteristics, unless multiplexing involves a PHY/GPIO combination in

which case different dc electrical characteristics are specified for the different multiplexing

modes.

NOTE

In the following tables, VOL and VOH are JEDEC (JESD8-7A) compliant that means:

Normal range of VOH / VOL are [VDDS – 0.45 V] / 0.45 V respectively, for IOH / IOL = 2 mA

Wide range is VOH / VOL = [VDDS – 0.2 V] / 0.2 V respectively, for IOH / IOL = 100 µA

Except for the following signals:

•

hdmi_ddc_scl, hdmi_ddc_sda, 2c[1:4]_scl, i2c[1:4]_sda, sr_scl, sr_sda in I2C mode

(Balls: A8 / B8 / AE28 / AE26 / C26 / D26 / W27 / Y27 / AG21 / AH22 / AG9 / AF9)

•

dsi1_dy[0:4], dsi1_dy[0:4], dsi1_dy[0:2], dsi1_dy[0:2]

(Balls: P3 / P4 / N3 / N4 / M3 / M4 / L3 / L4 / K3 / K4 / T3 / T4 / U3 / U4 / V3 / V4)

•

hdmi_data[0:2]x, hdmi_data[0:2]y, hdmi_clockx, hdmi_clocky

(Balls: C8 / D8 / C9 / D9 / C10 / D10 / C11 / D11)

•

usba0_otg_dp, usba0_otg_dm (Balls: B5 / B4) in USB PHY mode

•

fref_xtal_out (Ball: AH5)

•

kpd_col[7-0]

(Balls: C20 / AH19 / B21 / AF20 / A21 / AE21 / B20 / H26 / H27 / B19 / G25 / J27 / D19 /

G26 / H25 / C19 / H26 / H27 / D18 / G25 / J27 / C18 / G26 / H25)

•

hdq_sio (Ball: AA29)

•

sys_nreswarm (Ball: AF7)

•

gpio_98, gpio_99 (Balls: H2 / H3)

3.3.1

GPMC DC Electrical Characteristics

Table 3-4 summarizes the GPMC dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (SC[1:0], MB[1:0] and LB0), see the

Control Module / Control Module Functional Description / Functional Register Description /

Signal Integrity Parameter Control Registers With Pad Group Assignment section of the

OMAP4470 TRM.

126

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-4. GPMC DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: gpmc_ad[15:0], gpmc_a[25:16], gpmc_ncs[7:0], gpmc_clk, gpmc_nadv_ale, gpmc_noe, gpmc_nwe, gpmc_nbe0_cle, gpmc_nbe1, gpmc_wait[2:1]

(Bottom Balls: C12 / D12 / C13 / D13 / C15 ,D15 / A16 / B16 / C16 / D16 / C17 / D17 / C18 / D18 / C19 / D19 / B17 / A18 / B18 / A19 /

B19 / B20 / A21 / B21 / C20 / D20 / B25 / C21 / D21 / C22 / B22 / D25 / B11 / B12 / C23 / D22 / B23 / D23 / A24 / B24 / C24 / D24) GPMC Mode

CLOAD

Load capacitance

5

10

pF

tOT

Output transition time (rise time, tR or fall time, tF),

2

ns

measured between 20% and 80% of PAD voltage,

maximum at maximum load)

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

V

VIL

Input low-level threshold

0.35 * vdds_dv_y(2)

V

VOH

Output high-level threshold (IOH = –6 mA)

vdds_dv_y(2) – 0.45

V

VOL

Output low-level threshold (IOL = 6 mA)

0.45

V

V

(3)

HYS

Input hysteresis voltage

150

mV

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

V

VIL

Input low-level threshold

0.35 * vdds_dv_y(2)

V

VOH

Output high-level threshold (IOH = –6 mA)

0.75 * vdds_dv_y(2)

V

VOL

Output low-level threshold (IOL = 6 mA)

0.25 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

135

mV

SDMMC2 Mode

1.8-V Mode

CLOAD

Load capacitance

2

5

pF

tOT

Output transition time (rise time, tR or fall time, tF),

2.7

ns

measured between 20% and 80% of PAD voltage,

maximum at maximum load)

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

V

VIL

Input low-level threshold

0.35 * vdds_dv_y(2)

V

VOH

Output high-level threshold (IOH = –6 mA)

vdds_dv_y(2) – 0.45

V

VOL

Output low-level threshold (IOL = 6 mA)

0.45

V

V

(3)

HYS

Input hysteresis voltage

150

mV

1.2-V Mode

CLOAD

Load capacitance

2

5

pF

tOT

Output transition time (rise time, tR or fall time, tF),

2.8

ns

measured between 20% and 80% of PAD voltage,

maximum at maximum load)

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

V

VIL

Input low-level threshold

0.35 * vdds_dv_y(2)

V

VOH

Output high-level threshold (IOH = –6 mA)

0.75 * vdds_dv_y(2)

V

VOL

Output low-level threshold (IOL = 6 mA)

0.25 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

135

mV

GPIO Mode

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

V

VIL

Input low-level threshold

0.35 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 6 mA)

vdds_dv_y(2) – 0.45

V

VOL

Output low-level threshold (IOL = 6 mA)

0.45

V

1.2-V Mode

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

127

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-4. GPMC DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

VIH

Input high-level threshold

0.7 * vdds_dv_y(2)

V

VIL

Input low-level threshold

0.3 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

130

mV

VOH

Output high-level threshold (IOH = 6 mA)

0.75 * vdds_dv_y(2)

V

VOL

Output low-level threshold (IOL = 6 mA)

0.25 * vdds_dv_y(2)

V

Signal in Mode 0: gpmc_wait0

(Bottom Ball: B26)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or fall SC[1:0] = 00

1

15

ns

time, tF) measured between 10% to 90% SC[1:0] = 01

0.4

5

of PAD voltage, minimum at the

minimum load and maximum at the

SC[1:0] = 10

0.6

7

maximum load

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_gpmc

vdds_dv_gpmc + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_gpmc

V

V

(3)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = –4 mA)

0.75 * vdds_dv_gpmc

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_gpmc

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_gpmc

vdds_dv_gpmc + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_gpmc

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_dv_gpmc – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Signal in Mode 0: gpmc_nwp

(Bottom Ball: C25)

128

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-4. GPMC DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

C

(4)

LOAD

Load capacitance

MB[1:0] = 11 LB0 = 1 (Mode1)

20

25

pF

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 11 LB0 = 1 (Mode1)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

14

17

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

23

28

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

16

20

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16

20

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

5

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

5

7

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

11

maximum frequency = 25 MHz

transmission line delay = 536 ps

t

(4)

OT

Output transition

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

time (rise time, tR

maximum frequency = 24 MHz

or fall time, tF)

transmission line delay = 670 ps

measured between

MB[1:0] = 11 LB0 = 1 (Mode1)

4

10% to 90% of

maximum frequency = 60 MHz

PAD voltage,

transmission line delay = 335 ps

maximum at the

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(1)

maximum load

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(1)

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(1)

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

10

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

8(1)

maximum frequency = 25 MHz

transmission line delay = 536 ps

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

129

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-4. GPMC DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_gpmc

vdds_dv_gpmc + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_gpmc

V

V

(3)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = 4 mA)

0.75 * vdds_dv_gpmc

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_gpmc

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_gpmc

vdds_dv_gpmc + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_gpmc

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 4 mA)

vdds_dv_gpmc – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

(1) Output transition time measured between 20% to 80% of vdds_dv_gpmc.

(2) In vdds_dv_y, y can have the value gpmc, sdmmc1, c2c depending on the pin or ball used. For more information of the power supply name and the corresponding pin, bal, see the POWER [9] column of Table 2-1.

(3) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(4) Depending on the programming mode, different output load and transition time are available following the targeted maximum frequency, transmission line or output transition time.

130

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

3.3.2

LPDDR2 DC Electrical Characteristics

Table 3-5 summarizes the LPDDR2 dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (i[2:0], sr[1:0], vref_tap[1:0]), see the

Control Module / Control Module Functional Description / Functional Register Description /

Signal Integrity Parameter Control Registers With Pad Group Assignment section of the

OMAP4470 TRM.

Table 3-5. LPDDR2 DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: lpddr21_dq[31:0], lpddr21_ca[9:0], lpddr21_dm[3:0], lpddr21_ncs[1:0], lpddr21_cke[1:0], lpddr22_dq[31:0], lpddr22_ca[9:0], lpddr22_dm[9:0], lpddr22_ncs[1:0], lpddr22_cke[1:0]

(Top Balls: E29 / D28 / B27 / A27 / A26 / B26 / A25 / A24 / B19 / A19 / A18 / A17 / B17 / A13 / A12 / B12 / N28 / N29 / M29 / L28 / K28 /

K29 / J29 / H29 / B8 / A8 / A7 / B6 / B5 / A5 / A4 / B3 / AJ27 / AH27 / AH26 / AH25 / AJ25 / AJ20 / AH20 / AH19 / AJ18 / AH17 / B22 / A21

/ F28 / B11 / AH24 / AJ24 / AH23 / AJ23 / L2 / M1 / N1 / U2 / V1 / W2 / W1 / Y2 / AE1 / AF1 / AG1 / AG2 / AJ3 / AH4 / AJ5 / AH6 / C2 / D1

/ E1 / E2 / F2 / G1 / H1 / H2 / AJ9 / AJ10 / AH10 / AH11 / AJ12 / AJ13 / AH13 / AJ14 / R29 / T29 / U29 / V29 / W28 / AC29 / AD29 / AD28 /

AE28 / AF29 / AB1 / AC2 / L1 / AH7 / Y28 / W29 / AA29 / Y29)

VIH

Input high-level threshold

0.5 * vddx_lpddr2(7) +

vddx_lpddr2(7) + 0.2

V

0.13

VIL

Input low-level threshold

–0.2

0.5 * vddx_lpddr2(7) –

V

0.13

V

(1)

HYS

Input hysteresis voltage

NA(1)

mV

CIN

Input capacitance

3

pF

VOH

Output high-level threshold (IOH = 0.1 mA)

0.9 * vddx_lpddr2(7)

V

VOL

Output low-level threshold (IOL = 0.1 mA)

0.1 * vddx_lpddr2(7)

V

ZO

Output impedance

i[2:0] = 000 (Drv5)

1.66 * RREF

Ω

i[2:0] = 001 (Drv6)

1.33 * RREF

i[2:0] = 010 (Drv7)

1.14 * RREF

i[2:0] = 011 (Drv8)

R

(2)

REF

i[2:0] = 100 (Drv9)

0.88 * RREF

i[2:0] = 101 (Drv10)

0.8 * RREF

i[2:0] = 110 (Drv11)

0.73 * RREF

i[2:0] = 111 (Drv12)

0.67 * RREF

tOT

Output transition time/turn-

sr[1:0] = 00 (Fastest)

250

ps

on time (rise time, tR or fall

sr[1:0] = 01 (Faster)

315

time, tF) measured between

10% to 90% of PAD

sr[1:0] = 10 (Fast)

340

voltage(3)(4)(6)

sr[1:0] = 11 (Slow)

390

Maximum noise on the IO

sr[1:0] = 00 (Fastest)

215

mVPP

supply voltage(3)(5)(6)

sr[1:0] = 01 (Faster)

110

sr[1:0] = 10 (Fast)

108

sr[1:0] = 11 (Slow)

110

Signals in Mode 0: lpddr21_dqs[3:0], lpddr21_ndqs[3:0], lpddr21_ck, lpddr21_nck, lpddr22_dqs[3:0], lpddr22_ndqs[3:0], lpddr22_ck, lpddr22_nck

(Top Balls: A23 / B23 / A20 / B20 / G28 / G29 / B10 / A10 / AJ21 / AH21 / AA1 / AA2 / AD2 / AD1 / K2 / K1 / AH8 / AJ8 / AB28 / AB29) VSWING

Input differential swing

0.26

vddx_lpddr2(7) + 0.4

V

(DC)

VCM

Input common mode range

0.4 * vddx_lpddr2(7)

0.6 * vddx_lpddr2(7)

V

V

(1)

HYS

Input hysteresis voltage

NA(1)

mV

CIN

Input capacitance

3

pF

VOH

Output high-level threshold (IOH = 0.1 mA)

0.9 * vddx_lpddr2(7)

V

VOL

Output low-level threshold (IOL = 0.1 mA)

0.1 * vddx_lpddr2(7)

V

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

131

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-5. LPDDR2 DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

ZO

Output impedance

i[2:0] = 000 (Drv5)

1.66 * RREF

Ω

i[2:0] = 001 (Drv6)

1.33 * RREF

i[2:0] = 010 (Drv7)

1.14 * RREF

i[2:0] = 011 (Drv8)

R

(2)

REF

i[2:0] = 100 (Drv9)

0.88 * RREF

i[2:0] = 101 (Drv10)

0.8 * RREF

i[2:0] = 110 (Drv11)

0.73 * RREF

i[2:0] = 111 (Drv12)

0.67 * RREF

tOT

Output transition time/turn-

sr[1:0] = 00 (Fastest)

250

ps

on time (rise time, tR or fall

sr[1:0] = 01 (Faster)

315

time, tF) measured between

10% to 90% of PAD

sr[1:0] = 10 (Fast)

340

voltage(3)(4)(6)

sr[1:0] = 11 (Slow)

390

Maximum noise on the IO

sr[1:0] = 00 (Fastest)

215

mVPP

supply voltage(3)(5)(6)

sr[1:0] = 01 (Faster)

110

sr[1:0] = 10 (Fast)

108

sr[1:0] = 11 (Slow)

110

Signals in Mode 0: lpddr21_vref_ca, lpddr21_vref_dq, lpddr22_vref_ca, lpddr22_vref_dq

(Top Balls: AH16 / B15 / U28 / R2)

VREF

Reference generation dc

vref_tap[1:0] = 00

0.495 *

0.500 *

0.505 *

V

voltage level

(Mint_2ua mode)

vddy_vref_lpddr2(8)

vddy_vref_

vddy_vref_lpddr2(8)

lpddr2(8)

vref_tap[1:0] = 01

0.492 *

0.500 *

0.508 *

(Mint_4ua mode)

vddy_vref_lpddr2(8)

vddy_vref_

vddy_vref_lpddr2(8)

lpddr2(8)

vref_tap[1:0] = 10

0.490 *

0.500 *

0.510 *

(Mint_6ua mode)

vddy_vref_lpddr2(8)

vddy_vref_

vddy_vref_lpddr2(8)

lpddr2(8)

vref_tap[1:0] = 11

0.490 *

0.500 *

0.510 *

(Mint_8ua mode)

vddy_vref_lpddr2(8)

vddy_vref_

vddy_vref_lpddr2(8)

lpddr2(8)

(1) This buffer is designed for high-speed application. In high-speed mode, it is fast enough to avoid any noise on the signal during transition and then hysteresis is not required.

(2) RREF (reference output impedance) is considered to be the production trimming setting for Drv8 mode, with RREF = 50 Ω, which corresponds to ZO = 50 Ω (IOUT = 8 mA). For a full description of the output impedance setting, see the the Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers With Pad Group

Assignment section of the OMAP4470 TRM.

(3) To achieve optimal noise/speed trade off, the slew rate (turn-on time) of the output signal can be programmed using the slew rate control bits sr[1:0]. The control bits sr[1:0] do not affect the driver DC drive-strength. They only control the driver turn-on time. It is to be noted that turn-on time and maximum supply noise are the parameters defined to help user make relative comparison and correlate the driver operation at different turn-on time settings.

(4) Output transition time/turn-on time for Drv8 setting, i[2:0] = 011. For a full description of this setting, see the Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers With Pad Group

Assignment section of the OMAP4470 TRM.

(5) Maximum noise (peak-peak) on the IO supply voltage for Drv8 setting, i[2:0] = 011.

(6) The measurement setup (see Figure 3-1 and Figure 3-2) is not intended as a precise representation of any particular system environment or a depiction of the actual load presented. Maximum output supply noise (see Figure 3-2, L*di/dt) on the IO supply is measured with 1 nH of inductance on the IO supply.

(7) vddx_lpddr2 can have the value vddq_lpddr2, vddca_lpddr21, vddca_lpddr22 depending on the ball used. For more information of the power supply name and the corresponding pin, ball, see the POWER [9] column of Table 2-1.

(8) vddy_vref_lpddr2 can have the value vddca_vref_lpddr21, vddca_lpddr22, vddq_vref_lpddr21, vddq_vref_lpddr22 depending on the ball used. For more information of the power supply name and the corresponding pin, ball, see the POWER [9] column of Table 2-1.

132

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Rdrv

Rload

Pad

a

Tx

Pad

Rload

a

Tx

Rdrv

vdds

Pullup Turn-on

Pulldown Turn-on

time measurement

time measurement

Vdds/2

vss

• R

is kept equal to average R

value for a given drive-strength setting level.

load

drv

• Turn-on time is measured as time between 10% to 90% of the signal swing on pad.

SWPS040-121

Figure 3-1. Output Turn-on Time Measurement

VDDS

1 nH

VDDS_L

A[0--> 1]

Driver

PAD

5 pF Load

VSSS_L

1 nH

VSS

VSS

SWPS040-122

Figure 3-2. Output Supply Noise Measurement Setup(1)(2)

(1) Maximum supply noise = VDDS – minimum (VDDS_L – VSSS_L)

(2) 1 nH is used for a typical package inductance on the supplies.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

133

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3.3

Camera DC Electrical Characteristics

Table 3-6 and Table 3-7 summarize the camera dc electrical characteristics in multiplexing mode 0.

Table 3-6. Camera CSI2 DC Electrical Characteristics

PARAMETER

MIN

TYP

MAX

UNIT

Signals in Mode 0: csi21_dx[4:0], csi21_dy[4:0], csi22_dx[1:0], csi22_dy[1:0], csi22_dx2, csi22_dy2

(Bottom Balls: R26 / R25 / T26 / T25 / U26 / U25 / V26 / V25 / W26 / W25 / M26 / M25 / N26 / N25 / N27 / M27)

GPI Mode(13)

VIH

High-level input voltage

0.65 * vdda_y(10)

vdda_y(10) + 0.3

V

VIL

Low-level input voltage

–0.3

0.35 * vdda_y(10)

V

V

(11)

HYS

Hysteresis voltage at an input

0.15

V

CIN

Input capacitance

2.0

pF

t

(12)

TIN

Input transition time (tRIN or tFIN evaluated between 10%

10

ns

and 90% at PAD)

MIPI D-PHY Mode Low-Power Receiver (LP-RX)

VIH

Input high-level voltage

880

1350

mV

VIL

Input low-level voltage

550

mV

V

(1)

ITH

Input high-level threshold

880

mV

V

(2)

ITL

Input low-level threshold

550

mV

V

(3)

HYS

Input hysteresis

25

mV

CIN

Input capacitance

2.0

pF

MIPI D-PHY Mode Ultralow-Power Receiver (ULP-RX)

VIH

Input high-level voltage

880

mV

VIL

Input low-level voltage

300

mV

V

(1)

ITH

Input high-level threshold

880

mV

V

(4)

ITL

Input low-level threshold

300

mV

V

(3)

HYS

Input hysteresis

25

mV

CIN

Input capacitance

2.0

pF

MIPI D-PHY Mode High-Speed Receiver (HS-RX)

VIDTH

Differential input high-level threshold

70

mV

VIDTL

Differential input low-level threshold

–70

mV

V

(7)

IDMAX

Maximum differential input voltage

270

mV

V

(5)

IHHS

Single-ended input high voltage

460

mV

V

(5)

ILHS

Single-ended input low voltage

–40

mV

V

(5)(

CMRXDC

Differential input common-mode voltage

70

330

mV

6)

ZID

Differential input impedance

80

100

125

Ω

CIN

Input capacitance

2.0

pF

CCP2 Mode (only on CSI2B)

VCM

Common mode input voltage range(8)

0.6

0.9

1.2

V

VOS

Receiver input dc offset

–20

20

mV

VID

Receiver input differential amplitude

140

200

400

mVPP

∆VID/VID

Amplitude mismatch between lane modules

–10%

10%

∆VCMRX

Common mode mismatch between lane modules(8)

–100

100

mV

∆VCMn

Common mode noise ripple(9)

–15

15

mV

ZID

Differential input impedance

80

100

120

Ω

CIN

Input capacitance

2.0

pF

134

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) VITH is the voltage at which the receiver is required to detect a high state in the input signal.

(2) VITL is the voltage at which the receiver is required to detect a low state in the input signal. VITL is larger than the maximum single-ended line high voltage during HS transmission. Therefore, both LP receivers will detect low during HS signaling.

(3) To reduce noise sensitivity on the received signal, the LP receiver is required to incorporate a hysteresis, VHYST.

(4) VITL is the voltage at which the receiver is required to detect a low state in the input signal. Specification is relaxed for detecting 0 during Ultralow-Power (ULP) state. The LP receiver is not required to detect HS single-ended voltage as 0 in this state.

(5) Excluding possible additional RF interference of 200 mVPP beyond 450 MHz.

(6) This value includes a ground difference of 50 mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450 MHz.

(7) This number is the transmitter VODMAX.

(8) Common mode is defined as the average voltage level of DX and DY: VCM = (VDX + VDY)/2.

(9) Common mode ripple may be due to rise-fall time and transmission line impairments in the PCB.

(10) In vdda_y, y can have the value csi21 or csi22 depending on the ball used. For more information of the power supply name and the corresponding pin, ball, see the POWER [9] column of Table 2-1.

(11) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(12) The tTIN (tRIN and tFIN also) value is the recommended condition. The tTIN (tRIN and tFIN also) mismatch causes additional delay time inside the device then leads to ac timing invalidation in this DM. The tTIN (tRIN and tFIN also) mismatch does not necessarily mean functional failure. This global value may be overridden on a per basis if another value is explicitly defined for that in the Timing Requirements and Switching Characteristics Chapter of the data manual.

(13) The GPI mode is only available through multiplexing mode 3.

NOTE

For more information on the IO cell configurations (SC[1:0]), see the Control Module /

Control Module Functional Description / Functional Register Description / Signal Integrity

Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

Table 3-7. Camera Control DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: cam_shutter, cam_strobe, cam_globalreset

(Bottom Balls : T27 / U27 / V27)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or fall

SC[1:0] = 00

1

15

ns

time, tF) measured between 10% to 90% of

SC[1:0] = 01

0.4

5

PAD voltage, minimum at the minimum load

and maximum at the maximum load

SC[1:0] = 10

0.6

7

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_cam

vdds_dv_cam + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_cam

V

V

(1)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = –4 mA)

0.75 * vdds_dv_cam

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_cam

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_cam

vdds_dv_cam + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_cam

V

V

(1)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_dv_cam – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

135

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

3.3.4

Display DC Electrical Characteristics

Table 3-8 summarizes the display dc electrical characteristics in multiplexing mode 0.

NOTE

More information on HDMI is not available in the public domain.

Table 3-8. Display DSI1 DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: dsi1_dx[4:0], dsi1_dy[4:0], dsi2_dx[2:0], dsi2_dy[2:0]

(Bottom Balls: P3 / P4 / N3 / N4 / M3 / M4 / L3 / L4 / K3 / K4 / T3 / T4 / U3 / U4 / V3 / V4)

MIPI D-PHY—High-Speed Transmitter (HS-TX) mode

|VOD|(1)

High-speed transmit differential voltage

140

200

270

mV

V

(1)

CMTX

High-speed transmit static common mode voltage

150

200

250

mV

|ΔVOD|

VOD mismatch when output is differential-1 or differential-0

10

mV

|ΔVCMTX(1,0)|

VCMTX mismatch when output is differential-1 or differential-0

5

mV

V

(1)

OHHS

High-speed output high voltage

360

mV

ZOS

Single-ended output impedance

40

50

62.5

Ω

ΔZOS

Single-ended output impedance mismatch

10%

ΔVCMTX(HF)

Common-level variation above 450 MHz

15

mVRMS

ΔVCMTX(LF)

Common-level variation between 50 MHz and 450 MHz

–50

50

mVPEAK

tTOUT

Output transition time (tROUT or tFOUT evaluated between

0.15

ns

20% and 80% of PAD voltage)

0.3

UI

MIPI D-PHY—Low-Power Transmitter (LP-TX) mode

VOL

Thevenin output low level

–50

50

mV

VOH

Thevenin output high level

1.1

1.2

1.3

V

ZOLP

Output impedance of LP transmitter

110

Ω

tTOUT

Output transition time (tROUT or tFOUT evaluated between

25

ns

20% and 80% of PAD voltage)

MIPI D-PHY—Low-Power Receiver (LP-RX) Mode

VIH

Input high-level voltage

880

mV

VIL

Input low-level voltage

550

mV

V

(2)

ITH

Input high-level threshold

880

mV

V

(3)

ITL

Input low-level threshold

550

mV

V

(4)

HYS

Input hysteresis

25

mV

MIPI D-PHY Mode Ultralow-Power Receiver (ULP-RX)

VIH

Input high-level voltage

880

mV

VIL

Input low-level voltage

300

mV

V

(2)

ITH

Input high-level threshold

880

mV

V

(5)

ITL

Input low-level threshold

300

mV

V

(4)

HYS

Input hysteresis

25

mV

MIPI D-PHY Mode Low Power Contention Detector (LPCD)

VIHCD

High-level input voltage

450

mV

VILCD

Low-level input voltage

200

mV

136

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) Value when driving into differential load impedance anywhere in the range of 80 to 125 Ω. See Chapter 8 of the MIPI D-PHY standard v1.0 for complete specification on the electrical characteristics. The PCB interconnect must be 50-Ω transmission line on DSI

dsi1_dx[4;0], DSI dsi1_dy[4;0] and DSI dsi2_dx[2;0], DSI dsi2_dy[2;0]. These lines must be well matched. See Chapter 7 of the MIPI D-PHY standard v1.0 for complete specification of the Interconnect.

(2) VITH is the voltage at which the receiver is required to detect a high state in the input signal.

(3) VITL is the voltage at which the receiver is required to detect a low state in the input signal. VITL is larger than the maximum single-ended line high voltage during HS transmission. Therefore, both low-power receivers will detect low during high-speed signaling.

(4) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

Hysteresis feature is added on the low-power received signal to reduce noise sensitivity.

(5) VITL is the voltage at which the receiver is required to detect a low state in the input signal. Specification is relaxed for detecting 0 during Ultralow-Power (ULP) state. The low-power receiver is not required to detect high-speed, single-ended voltage as 0 in this state.

3.3.5

HDQ/1-Wire DC Electrical Characteristics

Table 3-9 summarizes the HDQ/1-Wire dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (SC[1:0]), see the Control Module /

Control Module Functional Description / Functional Register Description / Signal Integrity

Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

Table 3-9. HDQ/1-Wire DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signal in Mode 0: hdq_sio

(Bottom Ball: AA29)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or fall

SC[1:0] = 00

1

15

ns

time, tF) measured between 10% to 90% of

SC[1:0] = 01

0.4

5

PAD voltage, minimum at the minimum load

and maximum at the maximum load

SC[1:0] = 10

0.6

7

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_1p8v

V

V

(1)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_1p8v – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

(1) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

137

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3.6

I2C DC Electrical Characteristics

Table 3-10 summarizes the I2C dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (LB0[1:0]), see the Control Module /

Control Module Functional Description / Functional Register Description / Signal Integrity

Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

Table 3-10. I2C DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: i2c[4:1]_scl, i2c[4:1]_sda, sr_scl, sr_sda

(Bottom Balls: AE28 / AE26 / C26 / D26 / W27 / Y27 / AG21 / AH22 / AG9 / AF9)

I2C Standard Mode—1.2-V Mode and 1.8-V Mode

VIH

Input high-level threshold

0.7 * vdds_dv_y(2)

vdds_dv_y(2) + 0.5

V

VIL

Input low-level threshold

–0.5

0.3 * vdds_dv_y(2)

V

II

Input current at each I/O pin with an input

–10

10

µA

voltage between 0.1 * vdds_dv_y(2) to 0.9

* vdds_dv_y(2)

CI

Input capacitance

10

pF

VOL3

Output low-level threshold open-drain at

NA(1)

NA(1)

V

3-mA sink current

tOF

Output fall time from VIHmin to VILmax with

250

ns

a bus capacitance Cb from 5 pF to 400

pF

tOR

Output rise time from VILmax to VIHmin with

20 + 0.1*Cb

250

ns

a capacitive load from 5 pF to 150 pF

with internal pullup resistor enabled

I2C Fast Mode—1.2-V Mode and 1.8-V Mode

VIH

Input high-level threshold

0.7 * vdds_dv_y(2)

vdds_dv_y(2) + 0.5

V

VIL

Input low-level threshold

–0.5

0.3 * vdds_dv_y(2)

V

II

Input current at each I/O pin with an input

–10

10

µA

voltage between 0.1 * vdds_dv_y(2) to 0.9

* vdds_dv_y(2)

CI

Input capacitance

10

pF

VOL3

Output low-level threshold open-drain at

0

0.2 * vdds_dv_y(2)

V

3-mA sink current

tOF

Output fall time from VIHmin to VILmax with

20 + 0.1*Cb

250

ns

a bus capacitance Cb from 5 pF to 400

pF

tOR

Output rise time from VILmax to VIHmin with

20 + 0.1*Cb

250

ns

a capacitive load from 5 pF to 150 pF

with internal pullup resistor enabled

RINPU

Internal pullup

LB[1:0] = 00

3.42

4.5 (for a load in the

6.8

kΩ

resistance for a given

range of 5 pF to 15 pF)

load range

LB[1:0] = 01

1.6

2.1 (for a load in the

3.17

range of 15 pF to 50 pF)

LB[1:0] = 10

0.65

0.86 (for a load in the

1.3

range of 50 pF to 150 pF)

LB[1:0] = 11

NA

NA

NA

I2C High-Speed Mode—1.2-V Mode and 1.8-V Mode

VIH

Input high-level threshold

0.7 * vdds_dv_y(2)

vdds_dv_y(2) + 0.5

V

VIL

Input low-level threshold

–0.5

0.3 * vdds_dv_y(2)

V

II

Input current at each I/O pin with an input

–10

10

µA

voltage between 0.1 * vdds_dv_y(2) to 0.9

* vdds_dv_y(2)

138

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-10. I2C DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

CI

Input capacitance

10

pF

VOL3

Output low-level threshold open-drain at

0

0.2 * vdds_dv_y(2)

V

3-mA sink current

tOF

Output fall time from VIHmin to VILmax with

10

40

ns

a capacitive load from 5 pF to 100 pF at

3-mA sink current

Output fall time from VIHmin to VILmax with

20

80

ns

a capacitive load of 400 pF at 3-mA sink

current

tOR

Output rise time from VILmax to VIHmin with

10

40

ns

a capacitive load from 5 pF to 80 pF with

internal pullup resistor enabled

RINPU

Internal pullup

LB[1:0] = 00

1.26

1.66 (for a load in the

2.5

kΩ

resistance for a given

range of 5 pF to 12 pF)

load range

LB[1:0] = 01

0.7

0.92 (for a load in the

1.39

range of 12 pF to 25 pF)

LB[1:0] = 10

0.38

0.5 (for a load in the

0.75

range of 25 pF to 50 pF)

LB[1:0] = 11

0.23

0.3 (for a load in the

0.45

range of 50 pF to 80 pF)

Non-I2C Mode (Standard LVCMOS mode)

1.2-V Mode

VIH

Input high-level threshold

0.7 * vdds_dv_y(2)

vdds_dv_y(2) + 0.5

V

VIL

Input low-level threshold

–0.5

0.3 * vdds_dv_y(2)

V

II

Input current at each I/O pin with an input

–10

10

µA

voltage between 0.1 * vdds_dv_y(2) to 0.9

* vdds_dv_y(2)

CI

Input capacitance

10

pF

VOH

Output high-level threshold at 4-mA sink

0.75 * vdds_dv_y(2)

V

current (IOL = 4 mA)

VOL

Output low-level threshold at 4-mA sink

0.25 * vdds_dv_y(2)

V

current (IOL = 4 mA)

tOT

Output transition time (rise time, tR or fall

10

ns

time, tF) at 40 pF load, measured

between 10% to 90% PAD voltage

1.8-V Mode

VIH

Input high-level threshold

0.7 * vdds_dv_y(2)

vdds_dv_y(2) + 0.5

V

VIL

Input low-level threshold

–0.5

0.3 * vdds_dv_y(2)

V

II

Input current at each I/O pin with an input

–10

10

µA

voltage between 0.1 * vdds_dv_y(2) to 0.9

* vdds_dv_y(2)

CI

Input capacitance

10

pF

VOH

Output high-level threshold at 4-mA sink

vdds_dv_y(2) – 0.45

V

current (IOL = 4 mA)

VOL

Output low-level threshold at 4-mA sink

0.45

V

current (IOL = 4 mA)

tOT

Output transition time (rise time, tR or fall

10

ns

time, tF) at 40 pF load, measured

between 10% to 90% of PAD voltage

(1) VOL specification is not applicable in the Standard mode.

(2) In vdds_dv_y, y can have the value: bank2, bank5, 1p8v, cam depending on the ball used. For more information on a ball and the corresponding power, see Table 2-1, POWER [9] column.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

139

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3.7

Audio McBSP / PDM / DMIC DC Electrical Characteristics

Table 3-11 summarizes the audio McBSP / PDM / DMIC dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (MB[1:0] and LB0, SC[1:0]), see the

Control Module / Control Module Functional Description / Functional Register Description /

Signal Integrity Parameter Control Registers With Pad Group Assignment section of the

OMAP4470 TRM.

Table 3-11. Audio McBSP / PDM / DMIC DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: abe_mcbsp2_clkx, abe_mcbsp2_dr, abe_mcbsp2_dx, abe_mcbsp2_fsx, abe_mcbsp1_clkx, abe_mcbsp1_dr,

abe_mcbsp1_dx, abe_mcbsp1_fsx, abe_pdm_ul_data, abe_pdm_dl_data, abe_pdm_frame, abe_pdm_lb_clk, abe_dmic_clk1,

abe_dmic_din[3:1]

(Bottom Balls: AD27 / AD26 / AD25 / AC28 / AC26 / AC25 / AB25 / AC27 / AG25 / AF25 / AE25 / AF26 / AE24 / AF24 / AG24 / AH24) C

(4)

LOAD

Load capacitance

MB[1:0] = 11 LB0 = 1 (Mode1)

20

25

pF

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 11 LB0 = 1 (Mode1)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

14

17

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

23

28

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

16

20

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16

20

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

5

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

5

7

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

11

maximum frequency = 25 MHz

transmission line delay = 536 ps

140

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-11. Audio McBSP / PDM / DMIC DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

t

(4)

OT

Output transition time

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

(rise time, tR or fall

maximum frequency = 24 MHz

time, tF) measured

transmission line delay = 670 ps

between 10% to 90% of MB[1:0] = 11 LB0 = 1 (Mode1)

4

PAD voltage, the

maximum frequency = 60 MHz

maximum at maximum

transmission line delay = 335 ps

load

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(1)

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(1)

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(1)

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

10

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

8(1)

maximum frequency = 25 MHz

transmission line delay = 536 ps

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

vdds_dv_y(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = 4 mA)

0.75 * vdds_dv_y(2)

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_y(2)

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

vdds_dv_y(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 4 mA)

vdds_dv_y(2) – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Signal in Mode 0: abe_clks

(Bottom Ball: AH26)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or fall

SC[1:0] = 00

1

15

ns

time, tF) measured between 10% to 90% of

SC[1:0] = 01

0.4

5

PAD voltage, minimum at the minimum load

and maximum at the maximum load

SC[1:0] = 10

0.6

7

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank2

vdds_dv_bank2 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank2

V

V

(3)

HYS

Input hysteresis voltage

135

mV

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

141

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-11. Audio McBSP / PDM / DMIC DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

VOH

Output high-level threshold (IOH = –4 mA)

0.75 * vdds_dv_bank2

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_bank2

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank2

vdds_dv_bank2 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank2

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_dv_bank2 – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

(1) Output transition time measured between 20% to 80% of PAD voltage.

(2) In vdds_dv_y, y can have the value: bank1 or bank2 depending on the ball used. For more information on a ball and the corresponding power, see Table 2-1, POWER [9] column.

(3) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(4) Depending on the programming mode, different output load and transition time are available following the targeted maximum frequency, transmission line or output transition time.

3.3.8

McSPI DC Electrical Characteristics

Table 3-12 summarizes the McSPI dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (MB[1:0] and LB0, SC[1:0]), see the

Control Module / Control Module Functional Description / Functional Register Description /

Signal Integrity Parameter Control Registers With Pad Group Assignment section of the

OMAP4470 TRM.

Table 3-12. McSPI DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: mcspi1_clk, mcspi1_somi, mcspi1_simo, mcspi1_cs[1:0]

(Bottom Balls: AF22 / AE22 / AG22 / AE23 / AF23)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or fall SC[1:0] = 00

1

15

ns

time, tF) measured between 10% to 90% SC[1:0] = 01

0.4

5

of PAD voltage, minimum at the

minimum load and maximum at the

SC[1:0] = 10

0.6

7

maximum load

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank3

vdds_dv_bank3 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank3

V

V

(3)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = –4 mA)

0.75 * vdds_dv_bank3

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_bank3

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank3

vdds_dv_bank3 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank3

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_dv_bank3 – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

142

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-12. McSPI DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: mcspi1_cs[3:2], mcspi4_clk, mcspi4_simo, mcspi4_somi, mcspi4_cs0

(Bottom Balls: AG23 / AH23 / AE21 / AF20 / AF21 / AE20)

C

(4)

LOAD

Load capacitance

MB[1:0] = 11 LB0 = 1 (Mode1)

20

25

pF

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 11 LB0 = 1 (Mode1)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

14

17

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

23

28

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

16

20

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16

20

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

5

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

5

7

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

11

maximum frequency = 25 MHz

transmission line delay = 536 ps

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

143

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-12. McSPI DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

t

(4)

OT

Output transition time

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

(rise time, tR or fall

maximum frequency = 24 MHz

time, tF) measured

transmission line delay = 670 ps

between 10% to 90%

MB[1:0] = 11 LB0 = 1 (Mode1)

4

of PAD voltage, the

maximum frequency = 60 MHz

maximum at the

transmission line delay = 335 ps

maximum load

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(1)

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(1)

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(1)

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

10

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

8(1)

maximum frequency = 25 MHz

transmission line delay = 536 ps

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

vdds_dv_y(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = 4 mA)

0.75 * vdds_dv_y(2)

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_y(2)

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

vdds_dv_y(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 4 mA)

vdds_dv_y(2) – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

(1) Output transition time measured between 20% to 80% of PAD voltage.

(2) In vdds_dv_y, y can have the value: bank3 or bank5 depending on the ball used. For more information on a ball and the corresponding power, see Table 2-1, POWER [9] column.

(3) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(4) Depending on the programming mode, different output load and transition time are available following the targeted maximum frequency, transmission line or output transition time.

144

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

3.3.9

UART DC Electrical Characteristics

Table 3-13 summarizes the UART dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (MB[1:0] and LB0, SC[1:0]), see the

Control Module / Control Module Functional Description / Functional Register Description /

Signal Integrity Parameter Control Registers With Pad Group Assignment section of the

OMAP4470 TRM.

Table 3-13. UART DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: uart3_cts_rctx, uart3_rts_sd, uart3_rx_irrx, uart3_tx_irtx

(Bottom Balls: F27 / F28 / G27 / G28)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or

SC[1:0] = 00

1

15

ns

fall time, tF) measured between 10%

SC[1:0] = 01

0.4

5

to 90% of PAD voltage, minimum at

the minimum load and maximum at

SC[1:0] = 10

0.6

7

the maximum load

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_1p8v

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_1p8v – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

145

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-13. UART DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: uart2_cts, uart2_rts, uart2_rx, uart2_tx, uart4_rx, uart4_tx

(Bottom Balls: AB26 / AB27 / AA25 / AA26 / AG20 / AH19)

C

(4)

LOAD

Load capacitance

MB[1:0] = 11 LB0 = 1 (Mode1)

20

25

pF

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 11 LB0 = 1 (Mode1)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

14

17

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

23

28

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

16

20

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16

20

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

5

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

5

7

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

11

maximum frequency = 25 MHz

transmission line delay = 536 ps

146

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-13. UART DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

t

(4)

OT

Output transition time

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

(rise time, tR or fall

maximum frequency = 24 MHz

time, tF) measured

transmission line delay = 670 ps

between 10% to 90% of MB[1:0] = 11 LB0 = 1 (Mode1)

4

PAD voltage, the

maximum frequency = 60 MHz

maximum at the

transmission line delay = 335 ps

maximum load

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(1)

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(1)

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(1)

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

10

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

8(1)

maximum frequency = 25 MHz

transmission line delay = 536 ps

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

vdds_dv_y(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = 2 mA)(6)

0.75 * vdds_dv_y(2)

V

VOL

Output low-level threshold (IOL = 2 mA)(6)

0.25 * vdds_dv_y(2)

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(2)

vdds_dv_y(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(2)

V

V

(3)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 2 mA)(6)

vdds_dv_y(2) – 0.45(5)

V

VOL

Output low-level threshold (IOL = 2 mA)(6)

0.45(5)

V

(1) Output transition time measured between 20% to 80% of PAD voltage.

(2) In vdds_dv_y, y can have the value: bank1 or bank5 depending on the ball used. For more information on a ball and the corresponding power, see Table 2-1, POWER [9] column.

(3) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(4) Depending on the programming mode, different output load and transition time are available following the targeted maximum frequency, transmission line or output transition time.

(5) For uart4_rx ball (AG20) and uart4_tx ball (AH19):

VOH = vdds_dv_y – 0.3 V and VOL = 0.3 V for IOH = 1 mA

VOH = vdds_dv_y – 0.2 V and VOL = 0.2 V for IOL = 250 µA

(6) This IO buffer supports up to 4 mA of drive strength. For this drive strength, the VOL/VOH described in the table above are not assured.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

147

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3.10 USB DC Electrical Characteristics

Table 3-14 summarizes the USB dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (DS0, MB[1:0], i[2:0], sr[1:0],

SPEEDCTRL), see the Control Module / Control Module Functional Description / Functional

Register Description / Signal Integrity Parameter Control Registers With Pad Group

Assignment section of the OMAP4470 TRM.

Table 3-14. USB DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: usbb1_ulpitll_clk, usbb2_ulpitll_clk

(Bottom Balls: AE18 / AG12)

CLOAD

Load capacitance

DS0 = 0 (Mode2)

5

35

pF

maximum frequency = 20 MHz

transmission line delay = 1340 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 670 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2

5

maximum frequency = 100 MHz

transmission line delay = 203 ps

tOT

Output transition

DS0 = 0 (Mode2)

15(1)

ns

time (rise time, tR

maximum frequency = 20 MHz

or fall time, tF), the

transmission line delay = 1340 ps

maximum at the

DS0 = 0 (Mode2)

3(1)

maximum load

maximum frequency = 48 MHz

transmission line delay = 670 ps

DS0 = 0 (Mode2)

3(2)

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

4(3)

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2(3)

maximum frequency = 100 MHz

transmission line delay = 203 ps

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(4)

vdds_dv_y(4) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(4)

V

V

(11)

HYS

Input hysteresis voltage

60

mV

VOH

Output high-level threshold (IOH = 4 mA for 50-Ω mode,

0.75 * vdds_dv_y(4)

V

IOH = 8 mA for 25-Ω mode)

VOL

Output low-level threshold (IOL = 4 mA for 50-Ω mode,

0.25 * vdds_dv_y(4)

V

IOL = 8 mA for 25-Ω mode)

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_y(4)

vdds_dv_y(4) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_y(4)

V

V

(11)

HYS

Input hysteresis voltage

70

mV

148

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-14. USB DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

VOH

Output high-level threshold (IOH = 4 mA for 50Ω mode,

vdds_dv_y(4) – 0.45

V

IOH = 8 mA for 25Ω mode)

VOL

Output low-level threshold (IOL = 4 mA for 50Ω mode,

0.45

V

IOL = 8 mA for 25Ω mode)

Signals in Mode 0: usbb1_ulpitll_stp, usbb1_ulpitll_dir, usbb1_ulpitll_nxt, usbb1_ulpitll_dat[7:0]

(Bottom Balls: AG19 / AF19 / AE19 / AF18 / AG18 / AE17 / AF17 / AH17 / AE16 / AF16 / AG16)

CLOAD

Load capacitance

MB[1:0] = 01 (Mode1)

2

10

pF

maximum frequency = 48 MHz

MB[1:0] = 10 (Mode2)

5

35

maximum frequency = 4 MHz

MB[1:0] = 11 (Mode3)

3

5

maximum frequency = 200 MHz

MB[1:0] = 11 (Mode4)

2

5

maximum frequency = 60 MHz

tOT

Output transition

MB[1:0] = 01 (Mode1)

1.2

5.2

ns

time (rise time, tR

maximum frequency = 48 MHz

or fall time, tF)

MB[1:0] = 10 (Mode2)

1.35

10.6

measured between

maximum frequency = 4 MHz

10% to 90% of

PAD voltage,

MB[1:0] = 11 (Mode3)

0.6

1.2

minimum at

maximum frequency = 200 MHz

minimum load and

MB[1:0] = 11 (Mode4)

1.2

3.4

minimum

maximum frequency = 60 MHz

transmission line

length and

maximum at

maximum load

1.8-V Mode

VIH

Input high-level threshold

0.65*vdds_dv_bank0

vdds_dv_bank0 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank0

V

V

(11)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –6 mA)

vdd – 0.45

V

VOL

Output low-level threshold (IOL = 6 mA)

0.45

V

1.2-V Mode

VIH

High-level input threshold

0.65*vdds_dv_bank0

vdds_dv_bank0 + 0.3

V

VIL

Low-level input threshold

–0.3

0.35 * vdds_dv_bank0

V

V

(11)

HYS

Input hysteresis voltage

135

mV

VOH

High-level output threshold (IOH = 6 mA)

0.75*vdds_dv_bank0

V

VOL

Low-level output threshold (IOL = 6 mA)

0.25 * vdds_dv_bank0

V

Signals in Mode 0: usbb2_ulpitll_stp, usbb2_ulpitll_dir, usbb2_ulpitll_nxt, usbb2_ulpitll_dat[7:0]

(Bottom Balls: AF12 / AE12 / AG13 / AE11 / AF11 / AG11 / AH11 / AE10 / AF10 / AG10 / AE9)

CLOAD

Load capacitance

DS0 = 0 (Mode2)

5

35

pF

maximum frequency = 20 MHz

transmission line delay = 1340 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 670 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2

5

maximum frequency = 100 MHz

transmission line delay = 203 ps

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

149

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-14. USB DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

tOT

Output transition

DS0 = 0 (Mode2)

15(1)

ns

time (rise time, tR

maximum frequency = 20 MHz

or fall time, tF),

transmission line delay = 1340 ps

minimum at the

DS0 = 0 (Mode2)

3(1)

minimum load and

maximum frequency = 48 MHz

maximum at the

transmission line delay = 670 ps

maximum load

DS0 = 0 (Mode2)

3(2)

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

4(3)

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2(3)

maximum frequency = 100 MHz

transmission line delay = 203 ps

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank6

vdds_dv_bank6 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank6

V

V

(11)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = 4 mA for 50Ω mode,

0.75 * vdds_dv_bank6

V

IOH = 8 mA for 25Ω mode)

VOL

Output low-level threshold (IOL = 4 mA for 50Ω mode,

0.25 * vdds_dv_bank6

V

IOL = 8 mA for 25Ω mode)

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank6

vdds_dv_bank6 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank6

V

V

(11)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 4 mA for 50Ω mode,

vdds_dv_bank6 –

V

IOH = 8 mA for 25Ω mode)

0.45

VOL

Output low-level threshold (IOL = 4 mA for 50Ω mode,

0.45

V

IOL = 8 mA for 25Ω mode)

Signals in Mode 0: usbb[2:1]_hsic_data, usbb[2:1]_hsic_strobe

(Bottom Balls: AF14 / AE14 / AF13 / AE13(5))

VIH

High-level input threshold

0.5 * vdds_1p2v +

vdds_1p2v + 0.2

V

0.13

VIL

Low-level input threshold

–0.2

0.5 * vdds_1p2v –

V

0.13

V

(11)

HYS

Input hysteresis voltage

NA

NA

NA

mV

CIN

Input capacitance

3

pF

VOH

High-level output threshold (IOH = 0.1 mA)

0.9 * vdds_1p2v

V

VOL

Low-level output threshold (IOL = 0.1 mA)

0.1 * vdds_1p2v

V

ZO

Output impedance

i[2:0] = 000 (Drv5)

1.66 * RREF

Ω

i[2:0] = 001 (Drv6)

1.33 * RREF

i[2:0] = 010 (Drv7)

1.14 * RREF

i[2:0] = 011 (Drv8)

R

(6)

REF

i[2:0] = 100 (Drv9)

0.88 * RREF

i[2:0] = 101 (Drv10)

0.8 * RREF

i[2:0] = 110 (Drv11)

0.73 * RREF

i[2:0] = 111 (Drv12)

0.67 * RREF

tOT

Output transition time/turn-on

sr[1:0] = 00 (Fastest)

250

ps

time (rise time, tR or fall time,

sr[1:0] = 01 (Faster)

315

tF) measured between 10% to

90% of PAD voltage(7)(8)(10)

sr[1:0] = 10 (Fast)

340

sr[1:0] = 11 (Slow)

390

150

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-14. USB DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

Maximum noise on the IO

sr[1:0] = 00 (Fastest)

215

mVPP

supply voltage(7)(9)(10)

sr[1:0] = 01 (Faster)

110

sr[1:0] = 10 (Fast)

108

sr[1:0] = 11 (Slow)

110

Signal in Mode 0: usba0_otg_ce

(Bottom Ball: C3)

USB Low-Speed / Full-Speed Differential Transmitter

VOH

Output high-level threshold (Pulldown R = 15kΩ on

2.8

3.3

3.6

V

both DP and DM)

VOL

Output low-level threshold (Pullup R = 1.5kΩ @3.6V on

0

0.1

0.3

V

both DP and DM)

ZDRV

Driver output resistance

28

45

49.5

Ω

tLSOT

Output transition time (rise time, tR or fall time, tF),

75

300

ns

measured between 10% to 90% of PAD voltage, CL =

200 to 600 pF on both DP and DM, pullup R = 1.5kΩ

@3.6V for DM only

tFSOT

Output transition time (rise time, tR or fall time, tF),

4

20

ns

measured between 10% to 90% of PAD voltage, CL =

50 pF on both DP and DM

USB High-Speed Differential Transmitter

tOT

Output transition time (rise time, tR or fall time, tF)

500

ps

measured between 10% to 90% of PAD voltage

ZHSDRV

Driver output resistance

40.5

45

49.5

Ω

VHSOI

High-speed output idle level

–10

0

10

mV

VHSOH

High-speed output data signaling high

360

400

440

mV

VHSOL

High-speed output data signaling low

–10

0

10

mV

VCHIRPJ

Chirp J level

700

800

1100

mV

VCHIRPK Chirp K level

–900

–800

–500

mV

Signals in Mode 0: usba0_otg_dp, usba0_otg_dm

(Bottom Balls: B5 / B4)

USB Low-Speed / Full-Speed Single-Ended Receiver

VIH

Input high-level threshold

2

V

VIL

Input low-level threshold

0.8

V

ZINP

Input impedance exclusive of pullup / pulldown (pullup /

300

kΩ

pulldown are disabled, DP/DM are in Hi-Z state).

GPI Low-Speed / Full-Speed Receiver(12)

VIH

Input high-level threshold

2

V

VIL

Input low-level threshold

0.8

V

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

151

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-14. USB DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

USB Low-Speed / Full-Speed Differential Receiver

VCM

Differential common mode range

0.8

2.5

V

VDI

Differential Input sensitivity

0.2

V

V

(11)

HYS

Differential receiver hysteresis

0

0

mV

USB High-Speed Differential Receiver

VHSSQ

High-speed squelch detection threshold (differential

100

125

150

mV

signal amplitude)

VHSDISC High-speed disconnect detection threshold (differential

525

600

625

mV

signal amplitude)

VHSCM

High-speed data signaling common mode voltage

–50

200

500

mV

range

ZHSDRC

Input impedance in high-speed receive mode (or

40.5

49.5

Ω

V

termination impedance)

USB Low-Speed / Full-Speed Differential Transmitter

VOH

Output high-level threshold (Pulldown R = 15kΩ on

2.8

3.3

3.6

V

both DP and DM)

VOL

Output low-level threshold (Pullup R = 1.5kΩ @3.6V on

0

0.1

0.3

V

both DP and DM)

ZDRV

Driver output resistance

28

45

49.5

Ω

tLSOT

Output transition time (rise time, tR or fall time, tF),

75

300

ns

measured between 10% to 90% of PAD voltage, CL =

200 to 600 pF on both DP and DM, pullup R = 1.5kΩ

@3.6V for DM only

tFSOT

Output transition time (rise time, tR or fall time, tF),

4

20

ns

measured between 10% to 90% of PAD voltage, CL =

50 pF on both DP and DM

GPO Low-Speed / Full-Speed Driver(12)

tOT

Output transition time (rise time, tR or fall time, tF)

4

30

ns

measured between 10% to 90% of PAD voltage

CLOAD

Load capacitance

0

50

pF

VOH

Output high-level threshold (IOH = 4 mA)

2.4

3.3

3.6

V

VOL

Output low-level threshold (IOL = –4 mA)

0

0.1

0.4

V

USB HS Differential Transmitter

tOT

Output transition time (rise time, tR or fall time, tF)

500

ps

measured between 10% to 90% of PAD voltage

ZHSDRV

Driver output resistance

40.5

45

49.5

Ω

VHSOI

High-speed output idle level

–10

0

10

mV

VHSOH

High-speed output data signaling high

360

400

440

mV

VHSOL

High-speed output data signaling low

–10

0

10

mV

VCHIRPJ

Chirp J level

700

800

1100

mV

VCHIRPK Chirp K level

–900

–800

–500

mV

Signals in Mode 0: gpio_98, gpio_99

(Bottom Balls: H2 / H3)

1.8-V Mode

VIH

Input high-level threshold

0.7 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.3 * vdds_1p8v

V

V

(11)

HYS

Input hysteresis voltage

100

mV

VOH

Output high-level threshold with 100-µA sink current at

vdds_1p8v – 0.2

V

vdds minimum

VOL

Output low-level threshold with 100-µA source current

0.2

V

at vdds minimum

tTIN

Input transition time (tRIN or tFIN evaluated between

10

ns

10% and 90% at PAD)

152

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-14. USB DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

tOT

Output transition time at 30-pf

High-Speed

3

ns

load (rise time, tROUT or fall

SPEEDCTRL = 1

time, tFOUT), measured

between 10% to 90% of PAD

voltage

Output transition time at 30-pf

Normal

8

ns

load (rise time, tROUT or fall

SPEEDCTRL = 0

time, tFOUT), measured

between 30% to 70% of PAD

voltage

CLOAD

Load capacitance

10

30

pF

3.0-V Mode

VIH

Input high-level threshold

0.625 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.25 * vdds_1p8v

V

V

(11)

HYS

Input hysteresis threshold

50

mV

VOH

Output high-level threshold with 100-µA sink current at

0.75 * vdds_1p8v

V

vdds minimum

VOL

Output low-level threshold with 100-µA source current

0.125 * vdds_1p8v

V

at vdds minimum

tTIN

Input transition time (tRIN or tFIN evaluated between

10

ns

10% and 90% at PAD)

tOT

Output transition time at 30-pf

High-Speed

3

ns

load (rise time, tROUT or fall

SPEEDCTRL = 1

time, tFOUT), measured

between 10% to 90% of PAD

voltage

Output transition time at 30-pf

Normal

8

ns

load (rise time, tROUT or fall

SPEEDCTRL = 0

time, tFOUT), measured

between 30% to 70% of PAD

voltage

CLOAD

Load capacitance

10

30

pF

(1) Output transition time measured between 20% to 70% of PAD voltage

(2) Output transition time measured between 20% to 80% of PAD voltage

(3) Output transition time measured between 10% to 90% of PAD voltage

(4) In vdds_dv_y, y can have the value: bank0 or bank6 depending on the ball used. For more information on a ball and the corresponding power, see Table 2-1, POWER [9] column.

(5) Buffer is designed for high-speed application where input slew rates are more than 1 V/ns. It is fast enough to not have any noise on the signal during transition and hysteresis is not required.

(6) RREF (reference output impedance) is considered to be the production trim setting for Drv8 mode, with RREF = 50 Ω, which corresponds to ZO = 50 Ω (IOUT = 8 mA). For a full description of the output impedance setting, see the the Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

(7) To achieve optimal noise/speed trade off, the slew rate (turn-on time) of the output signal can be programmed using the slew rate control bits sr[1:0]. The control bits sr[1:0] do not affect the driver DC drive-strength. They only control the driver turn-on time. It is to be noted that turn-on time and maximum supply noise are the parameters defined to help user make relative comparison and correlate the driver operation at different turn-on time settings.

(8) Output transition time/turn-on time for Drv8 setting, i[2:0] = 011. For a full description of this setting, see the Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers With Pad Group

Assignment section of the OMAP4470 TRM.

(9) Maximum noise (peak-peak) on the IO supply voltage for Drv8 setting, i[2:0] = 011.

(10) The measurement setup (see Figure 3-1 and Figure 3-2) is not intended as a precise representation of any particular system environment or a depiction of the actual load presented. Maximum output supply noise, (see Figure 3-2, L*di/dt) on the IO supply is measured with 1 nH of inductance on the IO supply.

(11) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(12) The GPIO modes are only available through multiplexing mode 1 or 2. For more information, see Table 2-1.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

153

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3.11 MMC/SDIO DC Electrical Characteristics

Table 3-15 summarizes the MMC/SDIO dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (SPEEDCTRL, MB[1:0] and LB0), see the

Control Module / Control Module Functional Description / Functional Register Description /

Signal Integrity Parameter Control Registers With Pad Group Assignment section of the

OMAP4470 TRM.

Table 3-15. MMC/SDIO DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: sdmmc1_clk, sdmmc1_cmd, sdmmc1_dat[7:0]

(Bottom Balls: D2 / E3 / E4 / E2 / E1 / F4 / F3 / F1 / G4 / G3)

1.8-V Mode

VIH

Input high-level threshold

0.7 * vdds_sdmmc1

vdds_sdmmc1 + 0.3

V

VIL

Input low-level threshold

–0.3

0.3 * vdds_sdmmc1

V

V

(2)

HYS

Input hysteresis voltage

100

mV

VOH

Output high-level threshold with 100-µA sink current at

vdds_sdmmc1 – 0.2

V

vdds_sdmmc1 minimum

VOL

Output low-level threshold with 100-µA source current at

0.2

V

vdds_sdmmc1 minimum

tTIN

Input transition time (tRIN or tFIN evaluated between 10%

10

ns

and 90% at PAD)

tOT

Output transition time at 30-pf load

High-Speed

3

ns

(rise time, tROUT or fall time, tFOUT),

SPEEDCTRL = 1

measured between 10% to 90% of

PAD voltage

Output transition time at 30-pf load

Normal

8

ns

(rise time, tROUT or fall time, tFOUT),

SPEEDCTRL = 0

measured between 30% to 70% of

PAD voltage

CLOAD

Load capacitance

10

30

pF

3.0-V Mode

VIH

Input high-level threshold

0.625 * vdds_sdmmc1

vdds_sdmmc1 + 0.3

V

VIL

Input low-level threshold

–0.3

0.25 * vdds_sdmmc1

V

V

(2)

HYS

Input hysteresis threshold

50

mV

VOH

Output high-level threshold with 100-µA sink current at

0.75 * vdds_sdmmc1

V

vdds_sdmmc1 minimum

VOL

Output low-level threshold with 100-µA source current at

0.125 * vdds_sdmmc1

V

vdds_sdmmc1 minimum

tTIN

Input transition time (tRIN or tFIN evaluated between 10%

10

ns

and 90% at PAD)

tOT

Output transition time at 30-pf load

High-Speed

3

ns

(rise time, tROUT or fall time, tFOUT),

SPEEDCTRL = 1

measured between 10% to 90% of

PAD voltage

Output transition time at 30-pf load

Normal

8

ns

(rise time, tROUT or fall time, tFOUT),

SPEEDCTRL = 0

measured between 30% to 70% of

PAD voltage

CLOAD

Load capacitance

10

30

pF

154

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-15. MMC/SDIO DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: sdmmc5_clk, sdmmc5_cmd, sdmmc5_dat[3:0]

(Bottom Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3)

C

(3)

LOAD

Load capacitance

MB[1:0] = 11 LB0 = 1 (Mode1)

20

25

pF

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 11 LB0 = 1 (Mode1)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

14

17

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

23

28

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

16

20

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16

20

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

5

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

5

7

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

11

maximum frequency = 25 MHz

transmission line delay = 536 ps

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

155

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-15. MMC/SDIO DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

t

(3)

OT

Output transition time

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

(rise time, tR or fall

maximum frequency = 24 MHz

time, tF) measured

transmission line delay = 670 ps

between 10% to 90%

MB[1:0] = 11 LB0 = 1 (Mode1)

4

of PAD voltage, the

maximum frequency = 60 MHz

maximum at the

transmission line delay = 335 ps

maximum load

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(1)

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(1)

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(1)

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

10

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

8(1)

maximum frequency = 25 MHz

transmission line delay = 536 ps

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank4

vdds_dv_bank4 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank4

V

V

(2)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = 4 mA)

0.75 * vdds_dv_bank4

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_bank4

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank4

vdds_dv_bank4 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank4

V

V

(2)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 4 mA)

vdds_dv_bank4 – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

(1) Output transition time measured between 20% to 80% of PAD voltage.

(2) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(3) Depending on the programming mode, different output load and transition time are available following the targeted maximum frequency, transmission line or output transition time.

156

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

3.3.12 JTAG DC Electrical Characteristics

Table 3-16 summarizes the JTAG dc electrical characteristics in multiplexing mode 0.

Table 3-16. JTAG DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: jtag_ntrst, jtag_tck, jtag_rtck, jtag_tms_tmsc, jtag_tdi, jtag_tdo

(Bottom Balls: AH2 / AG1 / AE3 / AH1 / AE1 / AE2)

CLOAD

Load capacitance

30

pF

tOR

Output rise time

5.5

ns

tOF

Output fall time

5.7

ns

1.8-V Mode

VIH

High-level input voltage

0.65 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Low-level input voltage

–0.3

0.35 * vdds_1p8v

V

VOH

High-level output voltage (IOH = –4 mA)

vdds_1p8v – 0.45

V

VOL

Low-level output voltage (IOL = 4 mA)

0.45

V

V

(1)

HYS

Hysteresis voltage at an input

150

mV

(1) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

3.3.13 DPM DC Electrical Characteristics

Table 3-17 summarizes the DPM dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (DS0), see the Control Module / Control

Module Functional Description / Functional Register Description / Signal Integrity Parameter

Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

Table 3-17. DPM DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: dpm_emu[1:0], dpm_emu3, dpm_emu[19:5]

(Bottom Balls: M2 / N2 / V1 / W1 / W2 / W3 / W4 / Y2 / Y3 / Y4 / AA1 / AA2 / AA3 / AA4 / AB2 / AB3 / AB4 / AC4)

CLOAD

Load capacitance

DS0 = 0 (Mode2)

5

35

pF

maximum frequency = 20 MHz

transmission line delay = 1340 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 670 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2

5

maximum frequency = 100 MHz

transmission line delay = 203 ps

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

157

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-17. DPM DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

tOT

Output transition time

DS0 = 0 (Mode2)

15(1)

ns

(rise time, tR or fall time, maximum frequency = 20 MHz

tF), the maximum at the transmission line delay = 1340 ps

maximum load

DS0 = 0 (Mode2)

3(1)

maximum frequency = 48 MHz

transmission line delay = 670 ps

DS0 = 0 (Mode2)

3(2)

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

4(3)

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2(3)

maximum frequency = 100 MHz

transmission line delay = 203 ps

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_1p8v

V

V

(4)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 4 mA for 50Ω mode,

vdds_1p8v – 0.45

V

IOH = 8 mA for 25Ω mode)

VOL

Output low-level threshold (IOL = 4 mA for 50Ω mode,

0.45

V

IOL = 8 mA for 25Ω mode)

158

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-17. DPM DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: dpm_emu2, dpm_emu4

(Bottom Balls: P2 / V2)

CLOAD

Load capacitance

DS0 = 0 (Mode2)

5

35

pF

maximum frequency = 20 MHz

transmission line delay = 1340 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 670 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

2

5

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2

5

maximum frequency = 100 MHz

transmission line delay = 203 ps

tOT

Output transition time

DS0 = 0 (Mode2)

15(1)

ns

(rise time, tR or fall time, maximum frequency = 20 MHz

tF), the maximum at the transmission line delay = 1340 ps

maximum load

DS0 = 0 (Mode2)

3(1)

maximum frequency = 48 MHz

transmission line delay = 670 ps

DS0 = 0 (Mode2)

3(2)

maximum frequency = 60 MHz

transmission line delay = 335 ps

DS0 = 0 (Mode2)

4(3)

maximum frequency = 75 MHz

transmission line delay = 402 ps

DS0 = 1 (Mode1)

2(3)

maximum frequency = 100 MHz

transmission line delay = 203 ps

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_1p8v

V

V

(4)

HYS

Input hysteresis voltage

70

mV

VOH

Output high-level threshold (IOH = 4 mA for 50Ω mode,

vdds_1p8v – 0.45

V

IOH = 8 mA for 25Ω mode)

VOL

Output low-level threshold (IOL = 4 mA for 50Ω mode,

0.45

V

IOL = 8 mA for 25Ω mode)

(1) Output transition time measured between 20% to 70% of PAD voltage.

(2) Output transition time measured between 20% to 80% of PAD voltage.

(3) Output transition time measured between 10% to 90% of PAD voltage.

(4) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

159

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.3.14 Keypad DC Electrical Characteristics

Table 3-18 summarizes the keypad dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (SC[1:0]), see the Control Module /

Control Module Functional Description / Functional Register Description / Signal Integrity

Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

Table 3-18. Keypad DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: kpd_col[5:0], kpd_row[5:0]

(Bottom Balls: G26 / G25 / H26 / H25 / J27 / H27 / J26 / J25 / K26 / K25 / L27 / K27)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or

SC[1:0] = 00

1

15

ns

fall time, tF) measured between 10%

SC[1:0] = 01

0.4

5

to 90% of PAD voltage, minimum at

the minimum load and maximum at

SC[1:0] = 10

0.6

7

the maximum load

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank7

vdds_dv_bank7 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank7

V

V

(1)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = –4 mA)

0.75 * vdds_dv_bank7

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_dv_bank7

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_dv_bank7

vdds_dv_bank7 + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_dv_bank7

V

V

(1)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_dv_bank7 – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

(1) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

160

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

3.3.15 System DC Electrical Characteristics

Table 3-19 summarizes the system dc electrical characteristics in multiplexing mode 0.

NOTE

For more information on the IO cell configurations (SC[1:0], MB[1:0] and LB0), see the

Control Module / Control Module Functional Description / Functional Register Description /

Signal Integrity Parameter Control Registers With Pad Group Assignment section of the

OMAP4470 TRM.

Table 3-19. System DC Electrical Characteristics

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: sys_nrespwron, sys_nreswarm

(Bottom Balls: AE7, AF7)

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_1p8v

V

V

(4)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_1p8v – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Signals in Mode 0: fref_clk_ioreq, sys_32k, sys_pwr_req, sys_pwron_reset_out, sys_boot[7:6]

(Bottom Balls: AD1 / AG7 / AH7 / AG6 / AF8 / AE8)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or

SC[1:0] = 00

1

15

ns

fall time, tF) measured between 10%

SC[1:0] = 01

0.4

5

to 90% of PAD voltage, minimum at

the minimum load and maximum at

SC[1:0] = 10

0.6

7

the maximum load

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_y(1)

vdds_y(1) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_y(1)

V

V

(4)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_y(1) – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Signals in Mode 0: sys_nirq[2:1], sys_boot[5:0]

(Bottom Balls: AE6 / AF6 / F26 / E27 / E26 / E25 / D28 / D27)

CLOAD

Load capacitance

SC[1:0] = 00

4

60

pF

SC[1:0] = 01

2

21

SC[1:0] = 10

7

33

tOT

Output transition time (rise time, tR or

SC[1:0] = 00

1

15

ns

fall time, tF) measured between 10%

SC[1:0] = 01

0.4

5

to 90% of PAD voltage, minimum at

the minimum load and maximum at

SC[1:0] = 10

0.6

7

the maximum load

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_1p8v

vdds_1p8v + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_1p8v

V

V

(4)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = –4 mA)

vdds_1p8v – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

161

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-19. System DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

Signals in Mode 0: fref_clk[4:0]_out, fref_clk[4:3]_req

(Bottom Balls: AD2 / AA28 / Y28 / AD4 / AC3 / AD3 / AC2)

C

(5)

LOAD

Load capacitance

MB[1:0] = 11 LB0 = 1 (Mode1)

20

25

pF

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 11 LB0 = 1 (Mode1)

2

5

maximum frequency = 60 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

14

17

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

2

5

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

23

28

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

16

20

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16

20

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

5

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

5

7

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

2

11

maximum frequency = 25 MHz

transmission line delay = 536 ps

162

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-19. System DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

t

(5)

OT

Output transition time

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

(rise time, tR or fall

maximum frequency = 24 MHz

time, tF) measured

transmission line delay = 670 ps

between 10% to 90%

MB[1:0] = 11 LB0 = 1 (Mode1)

4

of PAD voltage, the

maximum frequency = 60 MHz

maximum at the

transmission line delay = 335 ps

maximum load

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(3)

maximum frequency = 25 MHz

transmission line delay = 335 ps

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

maximum frequency = 48 MHz

transmission line delay = 536 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(3)

maximum frequency = 20 MHz

transmission line delay = 838 ps

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

maximum frequency = 24 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(3)

maximum frequency = 4 MHz

transmission line delay = 1675 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

10

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

maximum frequency = 25 MHz

transmission line delay = 670 ps

MB[1:0] = 10 LB0 = 0 (Mode4)

8(3)

maximum frequency = 25 MHz

transmission line delay = 536 ps

1.2-V Mode

VIH

Input high-level threshold

0.65 * vdds_w(2)

vdds_w(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_w(2)

V

V

(4)

HYS

Input hysteresis voltage

135

mV

VOH

Output high-level threshold (IOH = 4 mA)

0.75 * vdds_w(2)

V

VOL

Output low-level threshold (IOL = 4 mA)

0.25 * vdds_w(2)

V

1.8-V Mode

VIH

Input high-level threshold

0.65 * vdds_w(2)

vdds_w(2) + 0.3

V

VIL

Input low-level threshold

–0.3

0.35 * vdds_w(2)

V

V

(4)

HYS

Input hysteresis voltage

150

mV

VOH

Output high-level threshold (IOH = 4 mA)

vdds_w(2) – 0.45

V

VOL

Output low-level threshold (IOL = 4 mA)

0.45

V

Signals in Mode 0: fref_xtal_in, fref_xtal_out

(Bottom Balls: AH6 / AH5)

VIH

Input high-level threshold

0.65 * vdds_1p8_fref

V

VIL

Input low-level threshold

0.35 * vdds_1p8_fref

V

V

(4)

HYS

Input hysteresis voltage

250

mV

CIN

Input capacitance

1

1.15

1.35

pF

tIT

Input transition time (rise time, tR or fall time, tF measured

5

ns

between 10% and 90% of PAD voltage)

VOH

Output high-level threshold

0.7 * vdds_1p8_fref

V

VOL

Output low-level threshold

0.3 * vdds_1p8_fref

V

CLOAD

Load capacitance

12

24

pF

Signal in Mode 0: fref_slicer_in

(Bottom Ball: AG8)

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

163

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-19. System DC Electrical Characteristics (continued)

PARAMETER

MIN

NOM

MAX

UNIT

Single-ended Application Mode (single-ended sine clock)

VSWING

Input voltage swing(6)

500

1600

mVPP

RIN

Input resistance

18.3

kΩ

CIN

Input capacitance

2.5

pF

Single–ended High-Voltage CMOS Application Mode (single-ended square clock)

VIH

Input high-level threshold

0.65 * vdds_1p8_fref

2.00

V

VIL

Input low-level threshold

–0.2

0.35 * vdds_1p8_fref

V

RIN

Input resistance

18.3

kΩ

CIN

Input capacitance

2.5

pF

tIT

Input transition time (rise time, tR or fall time, tF) measured

1.5

10

ns

between 10% to 90% of PAD voltage

(1) In vdds_y, y can have the value: vdds_1p8_fref or vdds_1p8v depending on the ball used. For more information on a ball and the corresponding power, see Table 2-1, POWER [9] column.

(2) In vdds_w, w can have the value: vdds_1p8_fref or vdds_dv_fref depending on the ball used. For more information on a ball and the corresponding power, see Table 2-1, POWER [9] column.

(3) Output transition time measured between 20% to 80% of PAD voltage.

(4) VHYS is the magnitude of the difference between the positive-going threshold voltage VT+ and the negative-going threshold voltage VT–.

(5) Depending on the programming mode, different output load and transition time are available following the targeted maximum frequency, transmission line or output transition time.

(6) Minimum input common mode voltage – input voltage swing/2 > 0 V

Maximum input common mode voltage + input voltage swing/2 < 1.6 V

164

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

3.4

External Capacitors

3.4.1

Voltage Decoupling Capacitors

To improve module performance, decoupling capacitors are required to suppress the switching noise

generated by high frequency and to stabilize the supply voltage. A decoupling capacitor is most effective

when it is close to the device, because this minimizes the inductance of the circuit board wiring and

interconnects.

NOTE

•

The SMPS1 feedback sense line is taken at the OMAP capacitor or at the SMPS1

capacitor.

•

For the other SMPS, the feedback sense is taken at the SMPS capacitor.

•

For more information on PMIC bulk capacitors, see the TWL6032 data manual, Electrical

Characteristics chapter, SMPS1 Switched-Mode Regulator Electrical Characteristics

table.

•

The additional mid-frequency decoupling capacitors are described in Table 3-20, Core,

MPU, IVA, Audio Voltage Decoupling Characteristics.

3.4.1.1

Core, MPU, IVA, Audio Voltage Decoupling

Table 3-20 summarizes the core voltage decoupling characteristics.

CAUTION

PCB guideline between the power IC (PMIC) balls and the OMAP balls:

•

Maximum recommended inductance by power supply rail less than 2 nH (VDD +

VSS).

•

Maximum recommended static IR-drop by power supply rail less than 1.5% (with rise

on ground accounted for).

•

For more information on maximum peak-peak noise on the supply, see Table 3-3,

Recommended Operating Conditions.

•

Main characteristics of the decoupling bypass capacitors are:

–

Size code:

•

10 µF: 0603/X5R

•

4.7 µF: 0603/X5R

•

1 µF: 0402/X5R

•

470 nF: 0402/X5R

•

100 nF: 0201/X5R

–

Minimum value for each PCB capacitor: 100 nF

–

ESL decoupling capacitor must not exceed 0.5 nF

–

The capacitor value is defined at ±50% of the value to take in account the aging

effects, and the voltage impact.

–

Among the different capacitors, 470 nF is recommended (not required) to filter at

5-MHz to 10-MHz frequency range

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

165

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 3-20. Core, MPU, IVA, Audio Voltage Decoupling Characteristics(2)

PARAMETER

PDN IMPEDANCE

PCB RES.

MAXIMUM

DECOUPLING CAPACITOR VALUES

CHARACTERISTICS(1)

BETWEEN

LOOP

SPMS and

INDUCT.

POWER

OPP(3)

MAXIMUM

VOLTAGE

IMPED.

FREQ.

100 nF (ESL 470 nF (ESL 1 µF (ESL <

2.2 µF (ESL

4.7 µF (ESL

OMAP (mΩ)

PER

DYNAMIC

(V)

TARGET

RANGE OF

< 0.25 nH)

< 0.25 nH)

0.35 nH)

< 0.35 nH)

< 0.4 nH)

CAPACITOR

CURRENT

(mΩ)

INTEREST

(WITHOUT

(mA)

(MHz)

ESL)(2) (nH)

vdd_mpu

OPPNTSB

1240

1.38

56

37

4.6

0.4

5

2

3

1

1

(MPU @

1500 MHz)

OPPNT

1080

1.29

60

39

5

0.4

5

2

3

1

1

(MPU @

1300 MHz)

vdd_iva_

OPPNTSB

550

1.375

125

50

18

0.7

5

1

1

0

0

audio

vdd_core

OPP119

900

1.25

69

50

10

0.7

5

1

3

0

1

(1) Impedance target by ball until 30 MHz.

(2) See Table 3-3 for more information on peak-to-peak noise values.

(3) See DM Operating Condition Addendum for CORE OPP voltages and frequencies.

3.4.1.2

IO Voltage Decoupling

Table 3-21 summarizes the IO voltage decoupling characteristics.

CAUTION

PCB guideline between the power IC (PMIC) balls and the OMAP balls:

•

Maximum recommended static ir-drop by power supply rail less than 1% of the

supplied voltage.

•

For more information on maximum peak-peak noise on the supply, see Table 3-3,

Recommended Operating Conditions.

•

Decoupling bypass capacitors main characteristics:

–

TCC size code:

•

470 nF: 0402/X5R

•

220 nF: 0402/X5R

•

100 nF: 0201/X5R

–

Minimum value for each PCB capacitor: 100 nF

–

The capacitor value is defined at ±50% of the value to take in account the aging

effects, and the voltage impact.

166

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 3-21. IO Voltage Decoupling Characteristics(1)(2)

PARAMETER

MIN(4)

TYP

MAX(4)

UNIT

1.2-V Supply Voltage IOs

Cvdds_1p2v

50

100

150

nF

1.8-V Supply Voltage IOs

Cvdds_1p8v

160

220 + 100

480

nF

Cvdds_1p8_fref

50

100

150

1.2-V, 1.8-V Supply Voltage IOs

Cvdds_dv_gpmc

300

6 x 100

900

nF

Cvdds_dv_sdmmc2

Cvdds_dv_c2c

Cvdds_dv_cam

Cvdds_dv_bank0

Cvdds_dv_bank1

Cvdds_dv_bank2

Cvdds_dv_bank3

Cvdds_dv_bank4

Cvdds_dv_bank5

Cvdds_dv_bank6

Cvdds_dv_bank7

Cvdds_dv_fref

1.8-V, 3.3-V SDMMC1 Supply Voltage IOs

Cvdds_sdmmc1

50

100

150

nF

1.2-V LPDDR2 Supply Voltage IOs

Cvddq_lpddr2

800

2 x 470 + 6 x 100

2400

nF

C

(3)

vddq_vref_lpddr2

50

100

150

nF

Cvddca_lpddr2

285

1 x 100 + 1 x 470

855

nF

C

(3)

vddca_vref_lpddr2

50

100

150

nF

Other

vpp_cust(5)

100

nF

(1) All capacitor values described in this table are based on capacitors of 100 nF.

(2) See Table 3-3 for more information on peak-to-peak noise values.

(3) vddq_vref_lpddr2 and vddca_vref_lpddr2 are dedicated power supplies for OMAP embedded VREF generator.

(4) To take into account the aging effects and voltage impact on capacitance, their values, as described in Table 3-21, are specified at ±

50%.

(5) vpp_cust is only powered when programming CPFROM eFuses. Otherwise, it is recommended to leave vpp_cust turned off (floating).

If the TWL6032 PMIC is used then the vpp pulldown resistor inside the TWL6032 must be disabled when vpp_cust is turned off.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

167

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.4.1.3

Analog Voltage Decoupling

3.4.1.3.1 Analog Voltage Decoupling Values

Table 3-22 summarizes the analog voltage decoupling characteristics.

CAUTION

PCB guidelines between the power IC (PMIC) balls and the OMAP balls:

•

Maximum recommended inductance (VDDA + VSSA) by power supply rail less than 30

nH.

•

The capacitors must be placed as closed as possible to the balls. Maximum loop

inductance for the decoupling capacitances must not exceed:

–

1.0 nH maximum for DLLs

–

1.5 nH maximum for complex IOs (HDMI) and DPLLs

–

2.0 nH maximum for SRAM LDOs, BodyBias (BB) LDOs, WakeUp (WKUP) LDO,

BandGap (BG) LDO, CSI2, CCPV2, and DSI

•

Maximum recommended resistance (VDDA + VSSA) by power supply rail between 0.1

Ω to 0.3 Ω.

•

For more information on HDMI routing guidelines, see Figure 3-3, HDMI Power PCB

Routing Topology.

•

For more information on DPLLs and complex IOs routing guidelines, see Figure 3-4,

DPLLs / Complex I/O VDDA Power PCB Routing Topology.

•

For more information on OMAP4 embedded LDOs and BandGap routing guidelines,

see Figure 3-5, OMAP Embedded LDO / Bandgap Power PCB Routing Topology.

Table 3-22. Analog Voltage Decoupling Characteristics(1)(2)

PARAMETER

MIN(3)

TYP

MAX(3)

UNIT

Cvdda_dpll_mpu

50

100

150

nF

Cvdda_dpll_core_audio

50

100

150

nF

Cvdda_dpll_iva_per

50

100

150

nF

C

(4)

vdda_dll0_lpddr21

150

3 x 100

450

nF

C

(4)

vdda_dll1_lpddr21

nF

C

(4)

vdda_dll0_lpddr22

nF

C

(4)

vdda_dll1_lpddr22

nF

Cvdda_ldo_sram_mpu

110

220

330

nF

Cvdda_ldo_sram_iva_audio

110

220

330

nF

Cvdda_ldo_sram_core

110

220

330

nF

Cvdda_ldo_emu_wkup

50

100

150

nF

Cvdda_bdgp_vbb

50

100

150

nF

Cvdda_dsi1

110

220

330

nF

Cvdda_dsi2

110

220

330

nF

Cvdda_csi21

110

220

330

nF

Cvdda_csi22

110

220

330

nF

Cvdda_hdmi

235

470

705

nF

Cvdda_usba0otg_1p8v

110

220

330

nF

Cvdda_usba0otg_3p3v

110

220

330

nF

168

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) Decoupling capacitance side code (TCC): 0402/X5R.

(2) See Table 3-3 for more information on peak-to-peak noise values.

(3) To take into account the aging effects and voltage impact on capacitance, their values, as described in Table 3-22, are specified at

±50%.

(4) In Figure 3-6 and Figure 3-7, External Capacitors, the three DLL decoupling capacitors have the names: Cvdda_dll1/3, Cvdda_dll2/3, and Cvdda_dll3/3 to represent the three decoupling capacitors above the four power rails: vdda_dll0_lpddr21, vdda_dll1_lpddr21,

vdda_dll0_lpddr22, and vdda_dll1_lpddr22.

3.4.1.3.2 Analog Voltage Decoupling—Example Of HDMI Routing Guidelines

The VDAC LDO within the TWL6032 PMIC device supplies the HDMI (vdda_hdmi OMAP4 power pin)

circuitry within the OMAP4 device. This power rail must be routed as a power trace from the LDO where it

is star-routed to OMAP as shown in Figure 3-3, HDMI Power PCB Routing Topology.

For each power trace between the TWL6032 PMIC device and OMAP4 vdda_hdmi:

•

Maximum recommended resistance (VDDA + VSSA) by power supply rail must be 0.3 Ω.

•

Maximum recommended inductance by power supply rail less than 2 nH (VDD + VSS) must be 30 nH

Each decoupling capacitor must be located as close as possible to the OMAP4 power balls to reduce the

decoupling capacitor loop inductance:

•

Maximum loop inductance for the decoupling capacitors must not exceed:

–

HDMI: less than 1.5 nH between their location on trace and the devices power balls

TWL6032

OMAP4

VDAC

I

11

)

P

vdda_hdmi (ball A11)

11

)

P

vdda_hdmi (ball G12)

1µF

470 nF

SWPS045-020

Figure 3-3. HDMI Power PCB Routing Topology

3.4.1.3.3 Analog Voltage Decoupling—Example Of VCXIO and VUSB Routing Guidelines

This section provides an example of VCXIO and VUSB routing guidelines based on a TWL6032 PMIC.

The TWL6032 PMIC power companion provides an LDO (VCXIO) that is used to power the DPLLs within

the OMAP4 device, as well as the VDDA inputs to the complex I/O cells (except HDMI) used within the

OMAP4.

Another LDO VUSB provides the 3.3-V supply for the USBPHY (to the OMAP4 vdda_usba0otg_3p3v

power pin).

Both LDOs must be routed as a power trace and star-routed to the OMAP4 as shown in Figure 3-4,

DPLLs / Complex I/Os VDDA Power PCB Routing Topology.

For each power trace between TWL6032 PMIC device and the DPLLs, complex IOs power balls:

•

Maximum recommended resistance (VDDA + VSSA) by power supply rail must be 0.3 Ω.

•

Maximum recommended inductance by power supply rail less than 2 nH (VDD + VSS) must be 30 nH

Each decoupling capacitor must be located as close as possible to the OMAP4 power balls to reduce the

decoupling capacitor loop inductance:

•

Maximum loop inductance for the decoupling capacitors must not exceed:

–

Complex IOs: less than 2 nH between their location on trace and the device power balls

–

DPLLs: less than 1.5 nH between their location on trace and the devices power balls

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

169

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

TWL6032

OMAP4

VCXIO (ball F15)

I

11

)

P

vdda_dsi1 (ball L1)

1 µF

220 nF

vdda_dsi2 (ball L2)

11

)

P

P

220 nF

vdda_csi21 (ball W28)

11

)

P

P

220 nF

11

)

P

vdda_csi22 (ball V28)

220 nF

11

)

P

vdda_dpll_core_audio (ball G13)

100 nF

11

)

P

vdda_dpll_mpu (ball P9)

100 nF

11

)

P

vdda_dpll_iva_per (ball Y16)

100 nF

11

)

P

vdda_usba0otg_1p8v (ball A7)

220 nF

VUSB (ball A7)

I

11

)

P

vdda_usba0otg_3p3v (ball A5)

1 µF

220 nF

SWPS042-021

Figure 3-4. DPLLs / Complex I/Os VDDA Power PCB Routing Topology

3.4.1.3.4 Analog Voltage Decoupling—Example Of OMAP4 Embedded LDOs / BandGap Routing

Guidelines

This section provides an example of OMAP4 embedded LDOs / BandGap routing guidelines based on a

TWL6032 PMIC.

The TWL6032 PMIC power companion provides an SMPS that supplies the IOs and the power

management IPs within the OMAP4 device.

This section describes only PCB requirements for embedded OMAP4 LDOs and Bandgap that supply the

memories inside the OMAP4.

Both LDOs must be routed as a power trace and star-routed to the OMAP4 as shown in Figure 3-5,

OMAP Embedded LDO / Bandgap Power PCB Routing Topology. For each power trace between

TWL6032 PMIC device and the DPLLs, complex IOs power balls:

•

Maximum recommended resistance (VDDA + VSSA) by power supply rail must be 0.3 Ω.

•

Maximum recommended inductance by power supply rail less than 2 nH (VDD + VSS) must be 30 nH

Each decoupling capacitor must be located as close as possible to the OMAP4 power balls to reduce the

decoupling capacitor loop inductance:

170

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

•

Maximum loop inductance for the decoupling capacitors must not exceed:

–

Complex IOs: less than 2 nH between their location on trace and the device power balls

–

DPLLs: less than 1.5 nH between their location on trace and the devices power balls

OMAP4 package

OMAP die

V1V8

MPU SRAM LDO

Ball

cap_vdd_ldo_sram_mpu

P ) 1 1

Pad

vdd_ldo_sram_mpu

vdda_ldo_sram_mpu

P ) 1 1

Pad

vdda_ldo_sram_mpu

Ball

CVDDA_LDO_SRAM_MPU_OMAP

NC

P ) 1 1

Pad

vnwa_ldo_sram_mpu

CVDD_LDO_SRAM_MPU_OMAP

1 µF

V1V8

IVA Audio SRAM LDO

Ball

cap_vdd_ldo_sram_iva_audio

P ) 1 1

Pad

vdd_ldo_sram_iva_audio

vdda_ldo_sram_iva_audio

P ) 1 1

Pad

vdda_ldo_sram_iva_audio

Ball

CVDDA_LDO_SRAM_IVA_AUDIO_OMAP

NC

P ) 1 1

Pad

vnwa_ldo_sram_iva_audio

CVDD_LDO_SRAM_IVA_AUDIO_OMAP

1 µF

V1V8

Core SRAM LDO

Ball

cap_vdd_ldo_sram_core

P ) 1 1

Pad

vdd_ldo_sram_core

vdda_ldo_sram_core

P ) 1 1

Pad

vdda_ldo_sram_core

Ball

CVDDA_LDO_SRAM_CORE_OMAP

NC

P ) 1 1

Pad

vnwa_ldo_sram_core

CVDD_LDO_SRAM_CORE_OMAP

1 µF

V1V29

Emu Wkup LDO

NC

Ball

cap_vdd_ldo_emu_wkup

P ) 1 1

Pad

vdd_ldo_emu_wkup

vdda_ldo_emu_wkup

P ) 1 1

Pad

vdda_ldo_emu_wkup

Ball

CVDDA_LDO_EMU_WKUP_OMAP

NC

P ) 1 1

Pad

vnwa_ldo_emu_wkup

NC

P ) 1 1

Pad

vdda_ldo_emu_wkup_array

V1V28

Emu Wkup LDO

NC

Ball

atestv

P ) 1 1

Pad

atestv

vdda_bdgp

P ) 1 1

Pad

vdda_bdgp_vbb

Ball

CVDDA_BDGP_VBB_OMAP

Ball

cap_vbb_ldo_mpu

P ) 1 1

Pad

vbb_ldo_mpu

vdda_vbbido_mpu

P ) 1 1

Pad

Ball

cap_vbb_ldo_iva_audio

P ) 1 1

Pad

vbb_ldo_iva_audio

vdda_vbbldo_iva_audio

P ) 1 1

Pad

CVBB_LDO_IVA_AUDIO_OMAP

1 µF

CVBB_LDO_IVA_AUTO_OMAP

1 µF

SWPS042-008

Figure 3-5. OMAP Embedded LDO / Bandgap Power PCB Routing Topology

3.4.1.3.4.1 Analog Voltage Decoupling—Example Of Routing Guidelines For Power Supplies

The SMPS must be routed as a power trace and star-routed to the OMAP4 balls.

Dedicated power traces are star connected from the V1V8 power ball to OMAP4 power balls

vdda_ldo_sram_mpu,

vdda_ldo_sram_iva_

audio,

vdda_ldo_sram_core,

vdda_ldo_emu_wkup,

and

vdda_bdgp_vbb:

•

Maximum recommended resistance (VDDA + VSSA) by power supply rail must be 0.3 Ω.

•

Maximum recommended inductance by power supply rail less than 2 nH (VDD + VSS) must be 30 nH.

Each decoupling capacitor must be located as close as possible to the OMAP4 power balls to reduce the

decoupling capacitor loop inductance.

Maximum loop inductance for the decoupling capacitors must not exceed 2 nH.

3.4.1.3.4.2 Analog Voltage Decoupling—Guidelines For Embedded DLLs

The total capacitors for the 4 DLL power supplies balls (vdda_dll0_lpddr21, vdda_dll1_lpddr21,

vdda_dll0_lpddr22, vdda_dll1_lpddr22) must be 3 x 100 nF.

The capacitors must be placed as closed as possible to the balls.

Maximum loop inductance for the decoupling capacitances must not exceed 1 nH.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

171

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

3.4.1.3.4.3 Analog Voltage Decoupling—Guidelines For Top LPDDR2 Memories Core Power Supplies

The OMAP4 device supports two LPDDR2 channels. Each of these channels supports up to two chip

selects and up to four LPDDR2 memory dies can be connected on top of OMAP4 package in a Package

on Package [POP] implementation. Power for LPDDR2 memory are connected via feedthrough in the

OMAP4 package.

Depending upon the LPDDR2 memory configuration, T.I. recommends contacting Memory Vendors for the

proper decoupling scheme. As a reference point based on TI board, LPDDR2 VDD1 has 3 x 100 nF and

LPDDR2 VDD2 has 2 x 470 nF + 3 x 100 nF.

3.4.2

Output Capacitors

The capacitors at outputs are required to stabilize the internal LDO supply voltages. The capacitors must

be placed as closed as possible to the balls.

Table 3-23 summarizes the output capacitor characteristics.

CAUTION

PCB guidelines:

•

The capacitors must be placed as closed as possible to the balls. Maximum loop

inductance for the decoupling capacitances must not exceed:

–

1 nH maximum for output SRAM LDOs.

–

3 nH maximum for output BodyBias (BB) LDOs.

Table 3-23. Output Capacitor Characteristics(1)

PARAMETER

MIN(3)

TYP

MAX(3)

UNIT

Ccap_vbb_ldo_mpu

0.7

1.0

1.3

µF

Ccap_vbb_ldo_iva_audio

0.7

1.0

1.3

µF

Ccap_vdd_ldo_sram_mpu

0.7

1.0

1.3

µF

Ccap_vdd_ldo_sram_iva_audio

0.7

1.0

1.3

µF

Ccap_vdd_ldo_sram_core

0.7

1.0

1.3

µF

Ccap_vdd_ldo_emu_wkup

NA(2)

NA(2)

NA(2)

NA(2)

(1) Output capacitors side code (TCC): 0402/X5R

(2) Caution: It is recommended to avoid adding any external capacitor.

(3) To take into account the aging effects and voltage impact on capacitance, their values, as described in Table 3-23, are specified at ±

50%.

Figure 3-6 and Figure 3-7 illustrate an example of external capacitors.

172

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

OMAP4 Device

vdds_dv_bank7

vdds_dv_fref

vdds_dv_bank7

SERIAL

vdds_dv_fref

(2)

FREF DV IO

BANK7 DV IO

(2)

See

See

vdda_ldo_sram_mpu

vdds_dv_bank6

vdda_ldo_sram_mpu

vdds_dv_bank6

SERIAL

MPU SRAM

Cvdda_ldo_sram_mpu

(2)

BANK6 DV IO

See

LDO

vdds_dv_bank5

Ccap_vdd_ldo_sram_mpu

vdds_dv_bank5

SERIAL

(2)

BANK5 DV IO

See

vdd_mpu

vdds_dv_bank4

vdd_mpu

vdds_dv_bank4

SERIAL

MPU

(1)

See

(2)

BANK4 DV IO

See

vdda_ldo_sram_iva_audio

vdda_ldo_sram_iva_audio

vdds_dv_bank3

vdds_dv_bank3

SERIAL

IVA Audio

Cvdda_ldo_sram_iva_audio

(2)

See

BANK3 DV IO

SRAM LDO

vdds_dv_bank2

Ccap_vdd_ldo_sram_iva_audio

vdds_dv_bank2

SERIAL

(2)

See

BANK2 DV IO

vdd_iva_audio

vdd_iva_audio

IVA

(1)

vdds_dv_bank1

See

vdds_dv_bank1

SERIAL

(2)

See

BANK1 DV IO

Audio BE

vdds_dv_bank0

vdda_ldo_sram_core

vdds_dv_bank0

SERIAL

vdda_ldo_sram_core

(2)

See

BANK0 DV IO

CORE SRAM

Cvdda_ldo_sram_core

LDO

vdds_dv_cam

vdds_dv_cam

Ccap_vdd_ldo_sram_core

(2)

CAM DV IO

See

vdda_ldo_emu_wkup

vdda_ldo_emu_wkup

vdds_dv_c2c

vdds_dv_c2c

WKUP EMU

Cvdda_ldo_emu_wkup

(2)

C2C DV IO

LDO

See

vdds_dv_gpmc

vdds_dv_gpmc

WKUP EMU

(2)

GPMC DV IO

Array LDO

See

Ccap_vbb_ldo_mpu

vdda_dpll_iva_per

MPU VBB

vdda_dpll_iva_per

LDO

Cvdda_dpl_iva_per

DPLL IVA

vdda_bdgp_vbb

vdda_bdgp_vbb

IVA Audio

Cvdda_bdgp_vbb

DPLL PER

VBB LDO

vdda_dpll_core_audio

Ccap_vbb_ldo_iva_audio

vdda_dpll_core_audio

Cvdda_dpll_core_audio

DPLL CORE

Bandgap

LDO

DPLL AUDIO

SWPS040-001A

Figure 3-6. External Capacitors—Page 1 of 2(1)(2)

(1) The vdd_mpu, vdd_iva_audio and vdd_core decoupling capacitors placement depends on the board layout. The recommended number of decoupling capacitors is described in Table 3-20, Core, MPU, IVA, Audio Voltage Decoupling Characteristics.

(2) The decoupling capacitors placement of the gpmc, sdmmc2, c2c, cam, bank[7:0], fref VDDS dual voltages (dv) depends on the board layout. The number of decoupling capacitors to be used is described in Table 3-21, IO Voltage Decoupling Characteristics. Regarding the vddq_vref_lpddr2 and vddca_vref_lpddr2 decoupling capacitors requirement, see also Table 3-21, IO Voltage Decoupling Characteristics.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

173

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Clock slicer

vdds_1p8_fref

vdds_1p8_fref

vdda_dpll_mpu

vdda_dpll_mpu

Oscillator

Cvdds_1p8_fref

DPLL MPU

Cvdda_dpl_mpul

vdd_core

vdd_core

vdds_dv_sdmmc2

vdds_dv_sdmmc2

CORE

SDMMC2

(1)

See

(2)

DV IO

See

vdds_1p2v

vdds_1p2v

vdds_sdmmc1

vdds_sdmmc1

IO 1.2 V

SDMMC1

Cvdds_1p2v

Cvdds_sdmmc1

DV IO

vdds_1p8v

vdds_1p8v

vdda_usba0otg_1p8v

vdda_usba0otg_1p8v

IO 1.8 V

Cvdds_1p8v

Cvdda_usba0otg_1p8v

vdda_usba0otg

USB 1.8 V

vddq_vref_lpddr21

vddq_vref_lpddr21

Cvddq_vref_lpddr21

vdda_usba0otg_3p3v

vdda_usba0otg_3p3v

vddca_vref_lpddr21

vddca_vref_lpddr21

Cvdda_usba0otg_3p3v

vssa_usba0otg_3p3v

USB 3.3 V

Cvddca_vref_lpddr21

vdda_hdmi

vdda_hdmi

vdda_dll0_lpddr21

vdda_dll

Cvdda_hdmi

vssa_hdmi

HDMI

Cvdda_dll1/3

LPDDR21

vdda_dll1_lpddr21

vdda_csi22

vdda_csi22

Cvdda_csi22

vssa_csi2

CSI22

vddq_lpddr2

vddq_lpddr2

(2)

See

vdda_csi21

vdda_csi21

vddca_lpddr2

vddca_lpddr2

Cvdda_csi21

vssa_csi2

CSI21

vdda_dll

(2)

See

Cvdda_dll2/3

vdda_dsi2

vddq_vref_lpddr22

vdda_dsi2

vddq_vref_lpddr22

Cvdda_dsi2

vssa_dsi

DSI2

Cvddq_vref_lpddr22

LPDDR22

vddca_vref_lpddr22

vddca_vref_lpddr22

vdda_dsi1

vdda_dsi1

Cvddca_vref_lpddr22

Cvdda_dsi1

vssa_dsi

DSI1

vdda_dll0_lpddr22

vdda_dll1_lpddr22

vdda_dll

Cvdda_dll3/3

OMAP4 Device

vss

SWPS045-007

Figure 3-7. External Capacitors—Page 2 of 2(1)(2)

(1) The vdd_mpu, vdd_iva_audio and vdd_core decoupling capacitors placement depends on the board layout. The recommended number of decoupling capacitors is described in Table 3-20, Core, MPU, IVA, Audio Voltage Decoupling Characteristics.

(2) The decoupling capacitors placement of the gpmc, sdmmc2, c2c, cam, bank[7:0], fref VDDS dual voltages (dv) depends on the board layout. The number of decoupling capacitors to be used is described in Table 3-21, IO Voltage Decoupling Characteristics. Regarding the vddq_vref_lpddr2 and vddca_vref_lpddr2 decoupling capacitors requirement, see also Table 3-21, IO Voltage Decoupling Characteristics.

174

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

NOTE

vddq_vref_lpddr21 and vddq_vref_lpddr22 are the supply voltage for LPDDR2 DQ VREF:

•

Channel 1 on ball G15

•

Channel 2 on ball T8

vddca_vref_lpddr21 and vddca_vref_lpddr22 are the supply voltage for LPDDR2 CA VREF:

•

Channel 1 on ball Y14

•

Channel 2 on ball R27

3.5

Power-up, Power-down and Power-off Sequences

3.5.1

Power-Up Sequence

NOTE

For more information, see Power, Reset and Clock Management / Reset Management

Functional Description / Reset Sequences / PRCM Module Power-On Reset Sequence

section of OMAP4470 TRM.

Figure 3-8 shows the power-up sequence.

vdds_1p8v, vdds_1p8_fref,

1.8 V

vdds_dv_xxx @1.8v, vdda_ldo_sram_xxx,

vdda_bdgp, vdds_sdmmc1 ,

(2)

vdda_csi2x(2)

vdda_dsi1, vdda_dsi2, vdda_csi2x,

vdda_hdmi, vdda_usba0otg_1p8v,

vdda_usba0otg_3p3v

1.8 V

vdda_dpll_mpu, vdda_dpll_core_audio,

vdda_dpll_iva_per

1.2 V

vdds_1p2v, vdds_dv_xxx @ 1.2v,

vdda_ldo_emu_wkup, vddq_lpddr2,

vddca_lpddr2, vddq_vref_lpddr2x,

vddca_vref_lpddr2x

0.92 V(1)

vdd_core, vdda_dll0_lpddr2x,

vdda_dll1_lpddr2x

0.93 V(1)

vdd_mpu

0.92 V(1)

vdd_iva_audio

vdds_sdmmc1(3)

sys_32K

fref_slicer_in or fref_xtal_in

sys_nrespwron

5 ms

fref_clk_io_req

(used as output)

6.2 ms

sys_nreswarm

7 ms

sys_nrespwron_reset_out

SWPS045-008

Figure 3-8. Power-Up Sequence

(1) For power saving, the OMAP4470 device boots up with vdd_core, vdd_mpu, and vdd_iva_audio @OPPBoot. See the operating

condition addendum for values.

(2) In case the SDMMC1 interface is used at 1.8 V only (for example, as GPIOs or for SDIO device or eMMC device…) or the CSI2

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

175

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

interfaces are used as GPIs.

(3) In case the SDMMC1 functional signals are used at 1.8 V / 3.0 V.

NOTE

When supplied at 1.8 V, the vdds_dv_xxx dual-voltage supplies (xxx represents bank[7:0],

gpmc, sdmmc2, c2c, cam, fref) must be turned on before the one supplied at 1.2 V. Only

exception is vdds_dv_c2c that can be turned on at any time (including after OMAP boot),

whatever its voltage.

Inside a vdds_dv group @1.8 V or @ 1.2 V, each vdds_dv_xxx voltage supply can be turned

on any time compared with the other vdds_dv_xxx voltage supplies.

The vdda_dpll_xxx voltage supplies can be turned on at the same time as the other 1.8-V

voltage supplies.

The 1.8-V and 3.3-V PHY voltage supplies can be turned on at the same time as the other

1.8-V voltage supplies or only when the corresponding applications are needed.

Once vdda_ldo_emu_wkup is turned on, vdd_core can be turned on. Once vdd_core is

turned on, vdd_mpu and vdd_iva_audio can be turned on.

If the SDMMC1 functional signals are used at 1.8 V / 3.0 V, the vdds_1p8v, vdds_sdmmc1

voltage supplies can be turned on any time after vdd_core ramp-up or only when the

applications are needed.

sys_32k can be turned on any time between vdds_1p8v ramp-up and sys_nrespwron

release.

Once the sys_nrespwron is released, OMAP4470 activates the fref_clk_io_req signal.

Therefore, the fref_slicer_in or fref_xtal_in clock can be turned on. (Nevertheless, the system

can turn on the fref_slicer_in or fref_xtal_in clock before the fref_clk_io_req activation

provided the vdds_1p8v supply is on.)

5 ms after the sys_nrespwron release, the clock is considered as stabilized on the

OMAP4470 slicer input or crystal input. The clock may be supplied later provided it is

perfectly stabilized when supplied.

1.2 ms (about 40 additional 32-kHz clock cycles) after the clock is considered as stabilized,

OMAP4470 releases its sys_nreswarm.

2 ms after the clock is considered as stabilized, OMAP4470 activates the sys_pwron_

reset_out signal.

3.5.2

Power-Down Sequence

The following steps give two examples of power-down sequence supported by the OMAP4470 device.

1. Put the OMAP4470 device under reset (sys_nrespwron)

2. Stop all signals driven to its balls (sys_32k, fref_slicer_in or fref_xtal_in)

3. Either:

(a) Shutdown all power domains at once. This sequence is described in black color in Figure 3-9.

(b) Or, if the shutdown is sequenced, you must follow these steps (described in dashed blue color in

Figure 3-9):

(i) Turn off all PHY power supplies and SDMMC1 IO power supplies

(ii) Turn off the IVA and AUDIO domains power supplies

(iii) Turn off the MPU domain power supply

(iv) Turn off the CORE domain power supply and all DLL power supplies

(v) Turn off all DPLL power supplies

(vi) Turn off all 1.2-V IO power supplies

(vii) Turn off all 1.8-V IO power supplies

176

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Figure 3-9 shows both power-down sequences: one of them is described in black color, and the other one in dashed blue color.

sys_nrespwron

vdda_dsi1, vdda_dsi2, vdda_csi2x,

vdda_hdmi, vdda_usba0otg_3p3v,

vdda_usba0otg_1p8v,

vdds_sdmmc1

vdd_iva_audio

vdd_mpu

vdd_core, vdda_dll0_lpddr2x,

vdda_dll1_lpddr2x

vdda_dpll_mpu, vdda_dpll_core_audio,

vdda_dpll_iva_per

vdds_1p2v, vdds_dv_xxx@1.2v,

vdda_ldo_emu_wkup, vddq_lpddr2,

vddca_lpddr2, vddq_vref_lpddr2x

vddca_vref_lpddr2x

vdds_1p8v, vdds_1p8_fref, vdds_dv_xxx

@1.8v, vdda_ldo_sram_xxx, vdda_bdgp

sys_32K

fref_slicer_in or fref_xtal_in

SWPS045-009

Figure 3-9. Power-Down Sequence

NOTE

sys_32k can be turned off any time between sys_nrespwron assertion and vdds_1p8v

shutdown.

fref_slicer_in or fref_xtal_in can be turned off any time between sys_nrespwron assertion and

vdds_1p8v shutdown.

3.5.3

Power-Off Sequence

The following steps give two examples of power-off sequence supported by the OMAP4470 device.

1. Stop all signals driven to its balls (sys_32k, fref_slicer_in or fref_xtal_in)

2. Either:

(a) Shutdown all voltage supplies at once. This sequence is described in black color in Figure 3-10.

(b) Or, if the shutdown is sequenced, the steps in dashed blue color must be followed (described in

dashed blue color in Figure 3-10).

Figure 3-10 shows both power-off sequences: one of them is described in black color, and the other one in dashed blue color.

Copyright © 2012–2013, Texas Instruments Incorporated

Electrical Characteristics

177

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1)

1.8 V / 3.3 V

vdda_usba0otg_1p8v ,

(1)

vdda_usba0otg_3p3v

vdds_1p2v, vdds_dv_xxx@1.2v,

1.2 V

vdda_ldo_emu_wkup,

vddq_lpddr2, vddca_lpddr2,

vddq_vref_lpddr2x, vddca_vref_lpddr2x

1.8 V

vdds_1p8v, vdds_dv_xxx@1.8V

(2)

vdd_iva_audio

(2)

vdd_mpu

(2)

vdd_core , vdda_dll0_lpddr2x,

vdda_dll1_lpddr2x

(3)

1.8 V

vdda_dpll_mpu ,

(3)

vdda_dpll_core_audio ,

(3)

vdda_dpll_iva_per

1.8 V

(3)

(3)

vdds_1p8_fref , vdda_ldo_sram_xxx ,

(3)

vdda_bdgp

sys_32K

fref_slicer_in or fref_xtal_in

SWPS045-001

Figure 3-10. Power-Off Sequence

(1) In case the USB HS PHY interface is used as wake-up event to exit the OMAP4 device from Off mode, the vdda_usba0_xxx voltage supplies are kept on. Else these voltage supplies can be turned off before the power-off sequence.

(2) In case vdd_iva_audio, vdd_mpu and vdd_core are turned off at same time, the vdd_core voltage must always be higher than the vdd_iva_audio and vdd_mpu voltages (the decoupling capacitors discharging must be taken into account).

(3) It’s not mandatory to shut off vdds_1p8_fref, vdda_ldo_sram_xxx, vdda_bdgp and vdda_dpll_xxx supplies.

178

Electrical Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

4

Clock Specifications

NOTE

For more information, see Power Reset and Clock Management / PRCM Environment /

External Clock Signal and Power Reset / PRCM Functional Description / PRCM Clock

Manager Functional Description section of the OMAP4470 TRM.

The OMAP4470 device operation requires the following input clocks: 32-kHz clock (sys_32k) and either

slicer clock (fref_slicer_in) or crystal clock (fref_xtal_in / fref_xtal_out). fref_slicer_in and fref_xtal_in /

fref_xtal_out at the same time is not a possible configuration. Here is the description of the three input

clocks:

•

The sys_32k input clock (32-kHz) is used for low frequency operation. It supplies the wake-up domain

for operation in lowest power mode (off mode) and the clock source for the DPLL audio back-end

DPLL.

•

The fref_xtal_in input clock (12, 16.8, 19.2, 26, or 38.4 MHz) is used as a system input clock to

generate the source clock of the OMAP4470 device. It supplies the DPLLs as well as several OMAP

modules. The system input clock can be connected to either:

–

A crystal oscillator clock (12-MHz, 16.8-MHz, 19.2-MHz) managed by fref_xtal_in and fref_xtal_out.

In this case, the fref_clk_ioreq is used as an input (GPIN).

–

A CMOS digital clock through the fref_xtal_in pin. In this case, the fref_clk_ioreq is used as an

output to request the external system clock.

–

In these two cases, the fref_slicer_in input can be used to provide the OMAP4470 device with an

alternate input clock up to 38.4 MHz.

•

The fref_slicer_in input clock (12-MHz, 16.8-MHz, 19.2-MHz, 26-MHz, and 38.4-MHz) is also used as a

system input clock to generate the source clock of the OMAP4470 device. It supplies the DPLLs as

well as several OMAP4470 modules. The system input clock can be connected to either:

–

A single-ended sine clock, through the fref_slicer_in pin, which is converted by the internal slicer to

a digital square clock. In this case, the fref_clk_ioreq is used an output to request the external

system clock.

–

A CMOS digital clock through the fref_slicer_in pin. In this case, the fref_clk_ioreq is used as an

output to request the external system clock.

–

In these two cases, the fref_xtal_in input can be used to provide the OMAP4470 device with an

alternate input clock up to 100 MHz.

The OMAP4470 outputs externally six clocks:

•

fref_clk1_out is specially targeted for the primary camera sensor functional input clock.

•

fref_clk2_out is for the secondary camera sensor functional input clock.

•

fref_clk0_out, fref_clk3_out, fref_clk4_out, and fref_clk5_out are also available to supply input clocks

for the other peripherals.

Each output clock source can be selected independently between the system clock (fref_xtal_in,

fref_slicer_in), PER DPLL, or CORE DPLL, with a programmable divider factor.

After the reset sequence, fref_clk4_out output clock is activated by default whatever the request level from

fref_clk4_req signal. fref_clk5_out output clock is active only if fref_clk4_out output clock is deactivated (no

request from fref_clk4_req signal). fref_clk1_out and fref_clk2_out output clocks are not always-on clocks.

Figure 4-1 shows the external input clock sources and the output clocks to peripherals.

Copyright © 2012–2013, Texas Instruments Incorporated

Clock Specifications

179

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

OMAP4470

sys_32k

From power IC

From quartz (for system input clock: 12, 16.8, 19.2 MHz) or from

fref_xtal_in

square clock source (for system input clock: 12, 16.8, 19.2,

38.4 MHz or for alternate input clock up to 100 MHz)

fref_xtal_out

To quartz (oscillator output)

Clock request. To external sine or square clock source

fref_clk_ioreq

(fref_xtal_in or fref_slicer_in) or from peripherals (fref_clk0_out)

From single-ended sine clock source or from square clock source

fref_slicer_in

(for system input clock: 12, 16.8, 19.2, 26, 38.4 MHz or for

alternate input clock up to 38.4 MHz)

Other peripheral: fref_xtalin_in frequencies with [1:16]

fref_clk0_out

possible divider or fref_slicer_in with [1:16] possible divider

Primary camera sensor peripheral: fref_xtalin_in frequencies

fref_clk1_out

with [1:16] possible divider or fref_slicer_in with [1:16] possible divider

Secondary camera sensor peripheral: fref_xtalin_in

fref_clk2_out

frequencies with [1:16] possible divider or fref_slicer_in with

[1:16] possible divider

fref_clk3_out

Other peripheral: fref_xtalin_in frequencies with [1:16]

possible divider or fref_slicer_in with [1:16] possible divider

(2)

Other peripheral: fref_xtalin_in frequencies with [1:16]

fref_clk4_out

possible divider or fref_slicer_in with [1:16] possible divider

(3)

fref_clk5_out

Other peripheral: fref_xtalin_in frequencies with [1:16]

possible divider or fref_slicer_in with [1:16] possible divider

(4)

fref_clky_req

Clock request from peripherals

fref_xtal_out

fref_xtal_out

Unconnected

Oscillator

Oscillator

is used

is bypassed

fref_xtal_in

fref_xtal_in

Square

clock

fref_clk_ioreq

fref_clk_ioreq

source

GPin

fref_slicer_in

fref_slicer_in

Single-ended

Slicer

Square

Sine clock source

Slicer

is used

clock

fref_clk_ioreq

or

is bypassed

fref_clk_ioreq

source

Square clock source

SWPS045-003

Figure 4-1. Clock Interface(1)(2)(3)(4)(5)

(1) After the reset sequence, fref_clk4_out output clock is activated by default whatever the request level from fref_clk4_req signal.

180

Clock Specifications

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(2) fref_clk5_out output clock is active only if fref_clk4_out output clock is deactivated (no request from fref_clk4_req signal). fref_clk4_out on by default at system boot.

(3) fref_clk1_out and fref_clk2_out output clocks are not Always-On clocks.

(4) In fref_clky_req, y = [4;0]. fref_clk[1:5]_req: fref_clkx_req is clock request associated by default to fref_clkx_out. Can be associated to any fref_clk[1:5]_out by software.

(5) When an oscillator is used, fref_clk_ioreq is associated by default to fref_clk0_out.

4.1

Input Clock Specifications

4.1.1

Input Clock Requirements

Table 4-1 illustrates the requirements to supply an input clock to the device.

Table 4-1. Input Clock Requirements(4)

PAD

CLOCK FREQUENCY

STABILITY

DUTY CYCLE

JITTER

TRANSITION

sys_32k

32.768-kHz

± 200 ppm

See (5)

See (5)

< 30 ns

fref_xtal_in

12-, 16.8-, or 19.2-MHz

Crystal Clock

± 50 (±5) ppm(3)

NA

NA

NA

fref_xtal_out

12-, 16.8-, 19.2-, 26-,

Square Clock

± 50 (±5) ppm(3)

45% to 55%

1% * t

(2)

c(XTALIN)

< 5 ns

or 38.4-MHz

(ps) * Xdiv(1) –

210 (ps)

fref_slicer_in

12-, 16.8-, 19.2-, 26-,

Active

Single-

± 50 (±5) ppm(3)

38.5% to 61.5%

1% * t

(2)

c(SLICER)

NA

fref_clk0_out

or 38.4-MHz

mode

ended

(ps) * Xdiv(1) –

Sine clock

200 ps

Square

± 50 (±5) ppm(3)

45% to 55%

1% * t

(2)

c(SLICER)

< 10 ns

Clock

(ps) * Xdiv(1) –

200 (ps)

Bypass

Square

± 50 (±5) ppm(3)

47% to 53%

1% * t

(2)

c(SLICER)

< 10 ns

Mode

Clock

(ps) * Xdiv(1) –

250 (ps)

(1) In Xdiv, Xdiv represents the internal DSS DPLLs dividers. [tc(XTALIN) (ps) * Xdiv] or [tc(SLICER) (ps) * Xdiv] represents the input clock cycle coming to the DSS DPLLs (that means after dividing). For the other internal DPLLs, the Xdiv value is equal to 1. This input jitter limitation comes from the DPLL constraint being shifted at ball level. To clarify this formula, please consider a maximum jitter of 1% of the clock period coming to the internal DPLL (input DPLL).

For more information, see the Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock

Sources/Generators / PRM Clock Source section of the OMAP4470 TRM.

(2) tc(SLICER) is the fref_slicer_in cycle time of the clock coming to fref_slicer_in ball.

tc(XTALIN) is the fref_xtal_in cycle time of the clock coming to fref_xtalin_in ball.

(3) ±50 ppm is the clock frequency stability/accuracy and ±5 ppm takes into account the aging effects.

(4) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(5) sys_32k is a slow clock; this means with no stringent duty cycle and jitter requirements. Otherwise, based on the DPLL requirements, you can consider a maximum input duty cycle of [40% to 60%] of the clock period and a maximum jitter at DPLL input of 1% of the clock period coming to the DPLL.

4.1.2

sys_32k CMOS Input Clock

Table 4-2 summarizes the electrical characteristics of the sys_32k input clock.

Table 4-2. sys_32k Input Clock Electrical Characteristics

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

f

Frequency, sys_32k

32.768

kHz

Ci

Input capacitance

1.3

pF

Ri

Input resistance

3

10

GΩ

Copyright © 2012–2013, Texas Instruments Incorporated

Clock Specifications

181

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 4-3 details the input requirements of the sys_32k input clock.

Table 4-3. sys_32k Input Clock Timing Requirements(1)(2)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

CK0

1 / tc(32k)

Frequency, sys_32k

32.768

kHz

tR(32k)

Rise time, sys_32k

30

ns

tF(32k)

Fall time, sys_32k

30

ns

tj(32k)

Frequency stability, sys_32k

200

ppm

(1) See Table 3-19, System DC Electrical Characteristics, SYS (clk32k …) part for sys_32k VIH/VIL parameters.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

CK0

CK1

CK1

sys_32k

SWPS039-005

Figure 4-2. sys_32k Input Clock

4.1.3

fref_xtalin CMOS Input Clock

4.1.3.1

fref_xtal_in / fref_xtal_out External Crystal

An external crystal is connected to the device pins. Figure 4-3 describes the crystal implementation.

OMAP4470 device

fref_xtal_in

fref_xtal_vssosc

fref_xtal_out

Cf1

Cf2

Crystal

SWPS045-004

Figure 4-3. Crystal Implementation(1)

(1) When the oscillator is bypassed, the fref_xtal_in ball is connected to a square clock source, the fref_xtal_out ball is not connected and the fref_xtal_vssosc ball is connected to the ground.

When the oscillator is not used, the fref_xtal_in and fref_xtal_out balls can be connected to the ground or not connected and the fref_xtal_vssosc ball is connected to the ground.

The crystal must be in the fundamental mode of operation and parallel resonant. Table 4-4 summarizes the required electrical constraints.

Table 4-4. Crystal Electrical Characteristics(2)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

fp

Parallel resonance crystal frequency

12, 16.8, or 19.2

MHz

Cf1

Cf1 load capacitance for crystal parallel resonance with Cf1 = Cf2

12

24

pF

Cf2

Cf2 load capacitance for crystal parallel resonance with Cf1 = Cf2

12

24

pF

182

Clock Specifications

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 4-4. Crystal Electrical Characteristics(2) (continued)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

ESR(Cf1,Cf2)(1) Frequency 12 MHz, Negative resistor at nominal 500 Ω, Negative

100

Ω

resistor at worst case 300 Ω

Frequency 16.8 MHz and 19.2 MHz, Negative resistor at nominal

60

300 Ω, Negative resistor at worst case 180 Ω

Co

Crystal shunt capacitance

4.5

pF

Lm

Crystal motional inductance for fp = 12 MHz

16

mH

Cm

Crystal motional capacitance

10.87

fF

DL

Crystal drive level

0.5

mW

(1) Measured with the load capacitance specified by the crystal manufacturer. This load is defined by the foot capacitances tied in series. If CL = 20 pF, then both foot capacitors will be Cf1 = Cf2 = 40 pF. Parasitic capacitance from package and board must also be taken in account.

(2) The crystal motional resistance Rm is related to the equivalent series resistance (ESR) by the following formula:

ESR = Rm * (1 + (CO * Cf1 * Cf2 / (Cf1 + Cf2)))2.

When selecting a crystal, the system design must take into account the temperature and aging

characteristics of a crystal versus the user environment and expected lifetime of the system.

Table 4-5 details the switching characteristics of the oscillator and the requirements of the input clock.

Table 4-5. Oscillator Switching Characteristics—Crystal Mode

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

fp

Oscillation frequency

12, 16.8, or 19.2

MHz

tsX

Start-up time(1)(2)

1.2

ms

(1) Start-up time is defined as the time the oscillator takes to gain fref_xtal_in amplitude enough to have 45% to 55% duty cycle at the core input from the time power down (PWRDN) is released. Start-up time is a strong function of crystal parameters. At power-on reset, the time is adjustable using the pin itself. The reset must be released when the oscillator or clock source is stable. To switch from bypass mode to crystal or from crystal mode to bypass mode, there is a waiting time about 100 µs; however, if the chip comes from bypass mode to crystal mode the crystal will start-up after time mentioned in the tsX parameter.

(2) Before the processor boots up and the oscillator is set to bypass mode, there is a waiting time when the internal oscillator is in application mode and receives a square wave. The switching time in this case is about 100 µs.

4.1.3.2

fref_xtal_in Squarer Input Clock

Table 4-6 summarizes the base oscillator electrical characteristics.

Table 4-6. Oscillator Electrical Characteristics—Bypass Mode

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

f

Frequency

12, 16.8, 19.2, 26, or 38.4

MHz

CI

Input capacitance

1.00

1.15

1.35

pF

RI

Input resistance

160

216

280

Ω

tsX

Start-up time(1)

See (2)

ms

(1) To switch from bypass mode to crystal or from crystal mode to bypass mode, there is a waiting time about 100 µs; however, if the chip comes from bypass mode to crystal mode the crystal will start-up after time mentioned in Table 4-5, tsX parameter.

(2) Before the processor boots up and the oscillator is set to bypass mode, there is a waiting time when the internal oscillator is in application mode and receives a square wave. The switching time in this case is about 100 µs.

Table 4-7 details the squarer input clock timing requirements.

Table 4-7. fref_xtal_in Squarer Input Clock Timing Requirements—Bypass Mode(3)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

OCS0

1 / tc(xtalin)

Frequency, fref_xtal_in

12, 16.8, 19.2, 26, or 38.4

MHz

OCS1

tw(xtalin)

Pulse duration, fref_xtal_in low or high

0.45 *

0.55 * tc(XTALIN)

ns

tc(XTALIN)

Copyright © 2012–2013, Texas Instruments Incorporated

Clock Specifications

183

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 4-7. fref_xtal_in Squarer Input Clock Timing Requirements—Bypass Mode(3) (continued) NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

t

(5)

j(xtalin)

Peak-to-peak jitter(1), fref_xtal_in

1% * tc(XTALIN)

(ps) *

ps

Xdiv(4) – 210 (ps)

tR(xtalin)

Rise time, fref_xtal_in

5

ns

tF(xtalin)

Fall time, fref_xtal_in

5

ns

tj(xtalin)

Frequency stability, fref_xtal_in

50 (±5)(2)

ppm

(1) Peak-to-peak jitter is meant here as follows:

–

The maximum value is the difference between the longest measured clock period and the expected clock period

–

The minimum value is the difference between the shortest measured clock period and the expected clock period

Maximum and minimum are obtained on a statistical population of 300 period samples and expressed relative to the expected clock period.

(2) ±50 ppm is the clock frequency stability/accuracy and ±5 ppm takes into account the aging effects.

(3) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(4) In Xdiv, Xdiv represents the internal DSS DPLLs dividers. [tc(XTALIN) (ps) * Xdiv] or [tc(SLICER) (ps) * Xdiv] represents the input clock cycle coming to the DSS DPLLs (that means after dividing). For the other internal DPLLs, the Xdiv value is equal to 1. This input jitter limitation comes from the DPLL constraint shifted at ball level. To clarify this formula, please consider a maximum jitter of 1% of the clock period coming to the internal DPLL (input DPLL).

For more information, see the Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock

Sources/Generators / PRM Clock Source section of the OMAP4470 TRM.

(5) tc(XTALIN) is the fref_xtal_in cycle time of the clock coming to fref_xtalin_in ball.

OSC0

OSC1

OSC1

fref_xtal_in

SWPS039-007

Figure 4-4. fref_xtal_in Squarer Input Clock

4.1.4

fref_slicer_in Input Clock

Table 4-8 summarizes the electrical characteristics of the fref_slicer_in input clock.

Table 4-8. fref_slicer_in Input Clock Electrical Characteristics

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

f

Frequency, fref_slicer_in

12, 16.8, 19.2, 26, and 38.4

MHz

Ci

Input capacitance

2.5

pF

Ri

Input resistance

14

29

kΩ

Table 4-9 details the input requirements of the fref_slicer_in input clock.

Table 4-9. fref_slicer_in Input Square Clock Timing Requirements(1)(6)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

SLC0

1 / tc(fref_slicer_in) Frequency, fref_slicer_in

12, 16.8, 19.2, 26, and 38.4

MHz

SLC1

tw(fref_slicer_in)

Pulse duration, fref_slicer_in low or

Active mode

0.45 * tc(SLICER)

0.55 * tc(SLICER)

ns

high

Square Clock

Bypass mode

0.47 * tc(SLICER)

0.53 * tc(SLICER)

Square Clock

t

(4)

j(fref_slicer_in)

Peak-to-peak jitter(2), fref_slicer_in

Active mode

1% * tc(SLICER)

ps

Square Clock

(ps) * Xdiv(3) – 200

(ps)

Bypass mode

1% * t

(4)

c(SLICER)

Square Clock

(ps) * Xdiv(3) – 250

(ps)

tR(fref_slicer_in)

Rise time, fref_slicer_in

1.5

10

ns

184

Clock Specifications

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 4-9. fref_slicer_in Input Square Clock Timing Requirements(1)(6) (continued)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

tF(fref_slicer_in)

Fall time, fref_slicer_in

1.5

10

ns

tj(fref_slicer_in)

Frequency stability, fref_slicer_in

50 (±5)(5)

ppm

(1) See Table 3-19, System DC Electrical Characteristics, SYS (fref_slicer_in) part for fref_slicer_in VIH/VIL parameters (2) Peak-to-peak jitter is meant here as follows:

–

The maximum value is the difference between the longest measured clock period and the expected clock period

–

The minimum value is the difference between the shortest measured clock period and the expected clock period

Maximum and minimum are obtained on a statistical population of 300 period samples and expressed relative to the expected clock period.

(3) In Xdiv, Xdiv represents the internal DSS DPLLs dividers. [tc(XTALIN) (ps) * Xdiv] or [tc(SLICER) (ps) * Xdiv] represents the input clock cycle coming to the DSS DPLLs (that means after dividing). For the other internal DPLLs, the Xdiv value is equal to 1. This input jitter limitation comes from the DPLL constraint shifted at ball level. To clarify this formula, please consider a maximum jitter of 1% of the clock period coming to the internal DPLL (input DPLL).

For more information, see the Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock

Sources/Generators / PRM Clock Source section of the OMAP4470 TRM.

(4) tc(SLICER) is the fref_slicer_in cycle time of the clock coming to fref_slicer_in ball.

(5) ±50 ppm is the clock frequency stability/accuracy and ±5 ppm takes into account the aging effects.

(6) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

Table 4-10. fref_slicer_in Input Single-ended Sine Clock Timing Requirements(1)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

SLC0

1 / tc(fref_slicer_in)

Frequency, fref_slicer_in

12, 16.8, 19.2, 26, and 38.4

MHz

SLC1

tw(fref_slicer_in)

Pulse duration, fref_slicer_in low or high

0.385 *

0.615 * tc(SLICER)

ns

tc(SLICER)

t

(4)

j(fref_slicer_in)

Peak-to-peak jitter(2), fref_slicer_in

1% * tc(SLICER)

(ps) *

ps

Xdiv(3) – 200 (ps)

tj(fref_slicer_in)

Frequency stability, fref_slicer_in

50 (±5)(5)

ppm

(1) See Table 3-4, DC Electrical Characteristics, SYS (clk_slicer_in) part for fref_slicer_in VIH/VIL parameters (2) Peak-to-peak jitter is meant here as follows:

–

The maximum value is the difference between the longest measured clock period and the expected clock period

–

The minimum value is the difference between the shortest measured clock period and the expected clock period

Maximum and minimum are obtained on a statistical population of 300 period samples and expressed relative to the expected clock period.

(3) In Xdiv, Xdiv represents the internal DSS DPLLs dividers. [tc(XTALIN) (ps) * Xdiv] or [tc(SLICER) (ps) * Xdiv] represents the input clock cycle coming to the DSS DPLLs (that means after dividing). For the other internal DPLLs, the Xdiv value is equal to 1. This input jitter limitation comes from the DPLL constraint shifted at ball level. To clarify this formula, please consider a maximum jitter of 1% of the clock period coming to the internal DPLL (input DPLL).

For more information, see the Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock

Sources/Generators / PRM Clock Source section of the OMAP4470 TRM.

(4) tc(SLICER) is the fref_slicer_in cycle time of the clock coming to fref_slicer_in ball.

(5) ±50 ppm is the clock frequency stability/accuracy and ±5 ppm takes into account the aging effects.

SLC0

SLC1

SLC1

fref_slicer_in

SWPS039-008

Figure 4-5. fref_slicer_in Input Clock

Copyright © 2012–2013, Texas Instruments Incorporated

Clock Specifications

185

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

4.2

Output Clocks Specifications

4.2.1

FREF Output Clocks

Each output clock source can be selected independently between the system clock (fref_xtal_in,

fref_slicer_in), PER DPLL, or CORE DPLL, with a programmable divider factor. For more information, see

the Power, Reset and Clock Management / PRCM Subsystem Environment / External Clock Signals

section of the OMAP4470 TRM.

Table 4-11 summarizes the electrical characteristics of the fref_clk1_out output clock (specially targeted for the primary camera sensor functional input clock), fref_clk2_out output clock (targeted for the

secondary camera sensor functional input clock), and fref_clk0_out, fref_clk3_out, fref_clk4_out,

fref_clk5_out output clocks (input clocks for the other peripherals).

Table 4-11. fref_clkx_out Output Clock Electrical Characteristics(1)(3)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

f

Frequency, fref_clkx_out

fref_xtal_in clock frequency(2) or fref_slicer_in clock

MHz

frequency(2) or PER/CORE DPLL frequency(2)

MB[1:0] = 11 and MB[1:0] = 01 (Default setting: MB[1:0] = 01 and LB0 = 0)

LB0 = 1

CL

Load capacitance (Transmission line load + Far

20

25

pF

end load)

ZT

Transmission line impedance

30

60

Ω

LT

Transmission line length

NA

10

cm

DT

Transmission line delay time

NA

670

ps

LB0 = 0

CL

Load capacitance (Transmission line load + Far

14

17

pF

end load)

ZT

Transmission line impedance

30

60

Ω

LT

Transmission line length

NA

5

cm

DT

Transmission line delay time

NA

335

ps

MB[1:0] = 10

LB0 = 1

CL

Load capacitance (Transmission line load + Far

23

28

pF

end load)

ZT

Transmission line impedance

30

55

Ω

LT

Transmission line length

NA

12.5

cm

DT

Transmission line delay time

NA

838

ps

LB0 = 0

CL

Load capacitance (Transmission line load + Far

2

11

pF

end load)

ZT

Transmission line impedance

30

60

Ω

LT

Transmission line length

NA

8

cm

DT

Transmission line delay time

NA

536

ps

(1) In fref_clkx_out, x = 0, 1, 2, 3, 4, or 5

(2) Possible clock divisions: [1 to 16]

(3) The modes are configured by 3 bits MB[0:1] and LB0 of the IO cell. For more details, see the OMAP4470 TRM.

Table 4-12 details the fref_clk0_out, fref_clk1_out, fref_clk2_out, fref_clk3_out, fref_clk4_out, and fref_clk5_out output clock switching characteristics.

186

Clock Specifications

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 4-12. fref_clkx_out Output Clock Switching Characteristics(1)(6)(7)(9)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

f

Frequency, fref_clkx_out

fref_xtal_in clock frequency(2) or

MHz

fref_slicer_in clock frequency(2) or

PER/CORE DPLL frequency(2)

FREF0

tc(clkx_out)

Period, fref_clkx_out

1/f

ns

tJ

Peak-to-Peak jitter,

From fref_xtal_in

tJ(fref_xtal_in) × (1 +

ps

fref_clkx_out

CoreDPLL or PerDPLL bypassed

CLKDIV(2)) + 400 ps

From fref_xtal_in

0.025 × tc(dpll_out) ×

CoreDPLL or PerDPLL used

(1 + CLKDIV(2)) +

125 ps

From fref_slicer_in

tJ(fref_slicer_in) × (1 +

CoreDPLL or PerDPLL bypassed

CLKDIV(2)) + 440 ps

From fref_slicer_in

0.025 × tc(dpll_out) ×

CoreDPLL or PerDPLL used

(1 + CLKDIV(2)) +

125 ps

Stability, fref_clkx_out

±50 (±5)(8)

ppm

FREF1

tw(clkx_out)

Pulse duration,

CLKDIV(2) value From fref_xtal_in

0.50 × tc(clkx_out) +

ns

fref_clkx_out low or high

is even

CoreDPLL or

tJ(fref_xtal_in) × (1 +

PerDPLL bypassed

CLKDIV) + 400 ps

From fref_xtal_in

0.50 × tc(clkx_out) +

CoreDPLL or

0.025 × tc(dpll_out) ×

PerDPLL used

(1 + CLKDIV) + 125

ps

From fref_slicer_in

0.50 × tc(clkx_out) +

CoreDPLL or

tJ(fref_slicer_in) × (1 +

PerDPLL bypassed

CLKDIV) + 440 ps

From fref_slicer_in

0.50 × tc(clkx_out) +

CoreDPLL or

0.025 × tc(dpll_out) ×

PerDPLL used

(1 + CLKDIV) + 125

ps

CLKDIV(2) value From fref_xtal_in

(CLKDIV) / (2 ×

is odd

CoreDPLL or

CLKDIV + 2) ×

PerDPLL bypassed

tc(clkx_out) +

tJ(fref_xtal_in) × (1 +

CLKDIV) + 400 ps

From fref_xtal_in

(CLKDIV) / (2 ×

CoreDPLL or

CLKDIV + 2) ×

PerDPLL used

tc(clkx_out) + 0.025 ×

tc(dpll_out) × (1 +

CLKDIV) + 125 ps

From fref_slicer_in

(CLKDIV) / (2 ×

CoreDPLL or

CLKDIV + 2) ×

PerDPLL bypassed

tc(clkx_out) +

tJ(fref_slicer_in) × (1 +

CLKDIV) + 440 ps

From fref_slicer_in

(CLKDIV) / (2 ×

CoreDPLL or

CLKDIV + 2) ×

PerDPLL used

tc(clkx_out) + 0.025 ×

tc(dpll_out) × (1 +

CLKDIV) + 125 ps

MB[1:0] = 11 and MB[1:0] = 01 (Default setting: MB[1:0] = 01 and LB0 = 0)

LB0 = 1

tR(clkOUT1)

Rise time, fref_clkx_out

2(3)(5)

10.0(4)

ns

tF(clkOUT1)

Fall time, fref_clkx_out

2(3)(5)

10.0(4)

ns

LB0 = 0

tR(clkOUT1)

Rise time fref_clkx_out

1.5(3)(5)

6.7(4)

ns

tF(clkOUT1)

Fall time, fref_clkx_out

1.5(3)(5)

6.7(4)

ns

MB[1:0] = 10

LB0 = 1

Copyright © 2012–2013, Texas Instruments Incorporated

Clock Specifications

187

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 4-12. fref_clkx_out Output Clock Switching Characteristics(1)(6)(7)(9) (continued) NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

tR(clkOUT1)

Rise time, fref_clkx_out

2.2(3)(5)

14.3(4)

ns

tF(clkOUT1)

Fall time, fref_clkx_out

2.2(3)(5)

14.3(4)

ns

LB0 = 0

tR(clkOUT1)

Rise time, fref_clkx_out

0.7(3)(5)

10.4(4)

ns

tF(clkOUT1)

Fall time, fref_clkx_out

0.7(3)(5)

10.4(4)

ns

(1) In fref_clkx_out, x = 0, 1, 2, 3, 4, or 5

(2) A divide factor from 1 to 16 can be applied on this clock frequency.

For more information, see the SCRM.AUXCLK[0:5] register, CLKDIV bitfield in the OMAP4470 TRM.

(3) At minimum load

(4) At maximum load (maximum frequency: 104 MHz)

(5) Caution: this creates EMI parasitics up to 1.2 ns.

(6) In this table the rise and fall times are calculated for 10% to 90% of VDDS.

For more information on the corresponding OMAP4 VDDS power supply name, see Table 2-1, POWER [9] column with the ball name.

(7) clkx_out is the external clock signal at the fref_clkx_out output pin.

dpll_out is the internal clock signal at the dpll output, before the clock divider controlled by CLKDIV.

(8) ±50 ppm is the clock frequency stability/accuracy and ±5 ppm takes into account the aging effects.

(9) tJ(fref_xtal_in) or tJ(fref_slicer_in) corresponds to the external jitter coming to the fref_xtal_in or fref_slicer_in input PAD.

FREF0

FREF1

FREF1

fref_clkx_out

SWPS039-009

Figure 4-6. fref_clkx_out Output Clocks(1)

(1) In fref_clkx_out, x = 0, 1, 2, 3, 4, or 5

4.3

DPLLs, DLLs Specifications

NOTE

For more information, see:

•

Power, Reset and Clock Management / Clock Management Functional / Internal Clock

Sources/Generators / Generic DPLL Overview section

and

•

Display Subsystem / Display Subsystem Overview section of the OMAP4470 ES2.x

TRM.

The applicative subsystem integrates nine DPLLs and four DLLs. The PRM and CM drive six of them,

while the display subsystem controls three other DPLLs (DSI1_1 DPLL, DSI1_2 DPLL, and HDMI DPLL).

The six main DPLLs are:

•

DPLL1 (MPU)

•

DPLL2 (IVA)

•

DPLL3 (CORE)

•

DPLL4 (PER)

•

DPLL5 (ABE)

•

DPLL6 (USB)

NOTE

Of the nine DPLLs embedded in the OMAP4470 device, the DSI1_1 DPLL, DSI1_2 DPLL,

and HDMI DPLL are controlled directly by the display subsystem.

188

Clock Specifications

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

4.3.1

DPLLs Characteristics

Table 4-13 and Table 4-14 summarize the DPLL characteristics and assume testing over recommended operating conditions.

Table 4-13. DPLL1 / DPLL2 / DPLL3 / DPLL4 / DPLL5 / DSI1_1 DPLL / DSI1_2 DPLL Characteristics

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

COMMENTS

vdda_dpll_iva_per

Supply voltage for DPLLs (IVA

1.71

1.80

1.89

V

and PER)

vdda_dpll_mpu

Supply voltage for DPLL MPU

1.71

1.80

1.89

V

vdda_dpll_core_audio Supply voltage for DPLLs (CORE

1.71

1.80

1.89

V

and AUDIO)

vdda_dsi1

Supply voltage for DSI1_1 DPLL

1.71

1.80

1.89

V

vdda_dsi2

Supply voltage for DSI1_2 DPLL

1.71

1.80

1.89

V

finput

CLKINP input frequency

0.032

52

MHz

FINP

fREF

Internal reference clock

0.032

52

MHz

REFCLK

frequency

fCLKINPHIF

CLKINPHIF input frequency

10

1000

MHz

FINPHIF

fCLKINPULOW

CLKINPULOW input frequency

0.001

800

MHz

fCLKOUT

CLKOUT output frequency

10(1)

1000(2)

MHz

[M / (N + 1)] * FINP *

[1 / M2]

fCLKOUTx2

CLKOUTx2 output frequency

20(1)

2000(2)

MHz

2 * [M / (N + 1)] *

FINP * [1 / M2]

fCLKOUTHIF

CLKOUTHIF output frequency

10(3)

1000(4)

MHz

FINPHIF / M3

20(3)

2000(4)

2 * [M / (N + 1)] *

FINP * [1 / M3]

fCLKDCOLDO

Digital-Controlled Oscillator

20

2000

MHz

2 * [M / (N + 1)] *

(DCO) output clock frequency

FINP

CLKOUT period jitter

–2.5%

2.5%

The period jitter at the

output clocks is

CLKOUTx2 period jitter

–2.5%

2.5%

±2.5% peak to peak

CLKOUTHIF period jitter

–2.5%

2.5%

for REFCLK above or

equal to 1 MHz. If

CLKDCOLDO period jitter

–2.5%

2.5%

REFCLK < 1 MHz,

the output jitter is up

to ±3%.

tlock

Frequency lock time

1.9 + 350 * REFCLK

μs

plock

Phase lock time

1.9 + 500 * REFCLK

μs

trelock-L

Relock time—Frequency lock(5)

1.9 + 70 * REFCLK

μs

DPLL in low-power

(Low power bypass)

mode:

lowcurrstdby = 1

prelock-L

Relock time—Phase lock(5) (Low

1.9 + 120 * REFCLK

μs

DPLL in low-power

power bypass)

mode:

lowcurrstdby = 1

trelock-F

Relock time—Frequency lock(5)

0.05 + 70 * REFCLK

μs

DPLL in normal

(Fast relock bypass)

mode:

lowcurrstdby = 0

prelock-F

Relock time—Phase lock(5) (Fast

0.05 + 120 * REFCLK

μs

DPLL in normal

relock bypass)

mode:

lowcurrstdby = 0

(1) The minimum frequencies on CLKOUT and CLKOUTX2 are assuming M2 = 1.

For M2 > 1, the minimum frequency on these clocks will further scale down by factor of M2.

(2) The maximum frequencies on CLKOUT and CLKOUTX2 are assuming M2 = 1.

(3) The minimum frequency on CLKOUTHIF is assuming M3 = 1. For M3 > 1, the minimum frequency on this clock will further scale down by factor of M3.

(4) The maximum frequency on CLKOUTHIF is assuming M3 = 1.

(5) Relock time assumes typical operating conditions, 10°C maximum temperature drift.

Copyright © 2012–2013, Texas Instruments Incorporated

Clock Specifications

189

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 4-14. DPLL6/HDMI DPLL Characteristics

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

COMMENTS

vdda_usba0otg_1p8v

Supply voltage for USB DPLL

1.71

1.80

1.89

V

vdda_hdmi

Supply voltage for HDMI DPLL

1.71

1.80

1.89

V

finput

Input clock frequency

0.5

60

MHz

FINP

fREF

Internal reference clock

0.5

2.5

MHz

REFCLK = [1 / (N +

frequency

1)] * FINP

fCLKINPULOW

CLKINPULOW bypass input

0.001

800

MHz

Bypass mode

clock frequency

(supported by

DPLL6):

fCLKOUT = fCLKINPULOW

fCLKOUTLDO

CLKOUTLDO output clock

500(1)

2000(2)

MHz

[M / (N + 1)] * FINP *

frequency

[1 / M2]

fCLKOUT

CLKOUT output clock frequency

500(1)

2000(2)

MHz

[M / (N + 1)] * FINP *

[1 / M2]

fCLKDCOLDO

Digital-controlled oscillator (DCO)

500

2000

MHz

[M / (N + 1)] * FINP

output clock frequency

CLKOUT period jitter

–2.5%

2.5%

The period jitter at the

output clocks is

CLKDCOLDO period jitter

–2.5%

2.5%

±2.5% peak to peak

tlock

Frequency lock time

350 * REFCLKs

µs

plock

Phase lock time

500 * REFCLKs

µs

trelock-L

Relock time—Frequency lock(3)

7.5 + 30 * REFCLKs

µs

(Low power bypass)

prelock-L

Relock time—Phase lock(3) (Low

7.5 + 125 * REFCLKs

µs

power bypass)

(1) The minimum frequency on this clock is assuming M2 = 1.

For M2 > 1, the minimum frequency on this clock will further scale down to 10 MHz by factor of M2.

(2) The maximum frequency on this clock is assuming M2 = 1.

(3) Relock time assumes typical operating conditions, 10°C maximum temperature drift.

190

Clock Specifications

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

4.3.2

DLLs Characteristics

Table 4-15 summarizes the DLL characteristics and assumes testing over recommended operating

conditions.

Table 4-15. DLL Characteristics

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

vdda_dll0_lpddr21

LPDDR21 power supply providing clocks to bytes 0 and 2

See (2)

V

vdda_dll1_lpddr21

LPDDR21 power supply providing clocks to bytes 1 and 3

See (2)

V

vdda_dll0_lpddr22

LPDDR22 power supply providing clocks to bytes 0 and 2

See (2)

V

vdda_dll1_lpddr22

LPDDR22 power supply providing clocks to bytes 1 and 3

See (2)

V

finput

Input clock frequency(1)

48

466

MHz

tlock

Lock time

400

cycles

trelock

Relock time (a change of the DLL frequency implies that DLL

400

cycles

must relock)

(1) Maximum frequency for minimal conditions

(2) The DLL power supplies (vdda_dll0_lpddr21, vdda_dll0_lpddr22, vdda_dll1_lpddr21, vdda_dll1_lpddr22) voltage ranges follow the vdd_core voltage ones. They can be shorted with vdd_core. See the operating condition addendum for values.

4.3.3

DPLLs and DLLs Noise Isolation

NOTE

For more information on DPLLs and DLLs decoupling capacitors requirements, see

Section 3.4.1.3, Analog Voltage Decoupling.

4.4

Internal 32-kHz Oscillator

An internal 32-kHz oscillator is implemented in the wake-up domain. Table 4-16 gives the internal 32-kHz oscillator characteristic.

Table 4-16. Internal 32-kHz Oscillator Characteristic

PARAMETER

MIN

TYP

MAX

UNIT

Internal 32-kHz oscillator frequency

16

32

60

kHz

Copyright © 2012–2013, Texas Instruments Incorporated

Clock Specifications

191

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5

Timing Requirements and Switching Characteristics

5.1

Timing Test Conditions

All timing requirements and switching characteristics are valid over the recommended operating conditions

unless otherwise specified.

5.2

Interface Clock Specifications

5.2.1

Interface Clock Terminology

The interface clock is used at the system level to sequence the data and/or to control transfers accordingly

with the interface protocol.

5.2.2

Interface Clock Frequency

The two interface clock characteristics are:

•

The maximum clock frequency

•

The maximum operating frequency

The interface clock frequency documented in this document is the maximum clock frequency, which

corresponds to the maximum frequency programmable on this output clock. This frequency defines the

maximum limit supported by the device IC and doesn’t take into account any system consideration (PCB,

Peripherals).

The system designer will have to consider these system considerations and the device IC timing

characteristics as well to define properly the maximum operating frequency that corresponds to the

maximum frequency supported to transfer the data on this interface.

5.2.3

Clock Jitter Specifications

Jitter is a phase noise, which may alter different characteristics of a clock signal. The jitter specified in this

document is the time difference between the typical cycle period and the actual cycle period affected by

noise sources on the clock. The cycle (or period) jitter terminology will be used to identify this type of jitter.

t

t

t

n–1

n

n+1

SWPS039-010

Figure 5-1. Cycle (or Period) Jitter

Jitter values are defined as follows:

•

Ideal clock period = tp

•

Maximum Cycle/Period Jitter = Max (|ti – tp|), with i = n – 1, n, n + 1, …

•

Minimum Cycle/Period Jitter = Min (|ti – tp|)

•

Jitter Standard Deviation (or RMS Jitter) = Standard Deviation (|ti – tp|)

Unless otherswise specified, the jitter probability density can be approximated by a Gaussian function

and peak-to-peak jitter is defined over a ±7 sigma distribution of this function.

192

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.2.4

Clock Duty Cycle Error

The maximum duty cycle error is the difference between the absolute value of the maximum high-level

pulse duration or the maximum low-level pulse duration and the typical pulse duration value:

•

maximum pulse duration = typical pulse duration + maximum duty cycle error

•

minimum pulse duration = typical pulse duration – maximum duty cycle error

In this document, the clock duty cycle can be documented as maximum pulse duration or as maximum

duty cycle error. In this case, you can consider:

maximum duty cycle error = maximum [(maximum pulse duration – typical pulse duration) or (typical pulse

duration – minimum pulse duration)]

5.3

Timing Parameters

The timing parameter symbols used in the timing requirements and switching characteristics tables are

created in accordance with JEDEC Standard 100. To shorten the symbols, some of pin names and other

related terminologies have been abbreviated as follows:

Table 5-1. Timing Parameters

SUBSCRIPTS

Symbol

Parameter

c

Cycle time (period)

d

Delay time

dis

Disable time

en

Enable time

h

Hold time

su

Setup time

START

Start bit

t

Transition time

v

Valid time

w

Pulse duration (width)

X

Unknown, changing, or don't care level

F

Fall time

H

High

L

Low

R

Rise time

V

Valid

IV

Invalid

AE

Active Edge

FE

First Edge

LE

Last Edge

Z

High impedance

5.4

External Memory Interface

The OMAP4470 includes the following external memory interfaces:

•

General-purpose memory controller (GPMC)

•

External memory interface controller (EMIF)

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

193

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.4.1

General-Purpose Memory Controller (GPMC)

NOTE

For more information, see the General-Purpose Memory Controller Overview section of the

OMAP4470 TRM.

The GPMC is the OMAP-unified memory controller that interfaces external memory devices such as:

•

Asynchronous SRAM-like memories and ASIC devices

•

Asynchronous page mode and synchronous burst NOR flash

•

NAND flash

5.4.1.1

GPMC/NOR Flash Interface—Synchronous Mode—58.25 MHz

Table 5-3 and Table 5-4 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-2 through Figure 5-5).

Table 5-2. GPMC/NOR Flash Timing Conditions—Synchronous Mode—58.25 MHz(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.38

2.79

ns

tF

Input signal fall time

1.14

2.85

ns

PCB Condition

Number of external peripherals

4

CLOAD

Far-end load

15

pF

Trace length

5

cm

Characteristic impedance

40

55

Ω

(1) IO settings except gpmc_nwp: LB0 = 1. For more information, see the Control Module / Control Module Functional Description /

Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / C2C I/O cells with load setting adjustable according to interface requirement / voltage mode section of the OMAP4470 TRM. IO settings for gpmc_nwp: MB[1:0]

= 01 and LB0 = 0. For more information, see the Control Module / Control Module Functional Description / Functional Register

Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) × trace length (cm).

Table 5-3. GPMC/NOR Flash Timing Requirements—Synchronous Mode—58.25 MHz(2)

NO.

PARAMETER

OPP119, OPP100, OPP50

UNIT

MIN

MAX

F12

tsu(dV-clkH)

Setup time, input data gpmc_ad[15:0] valid before output clock

3.0

ns

gpmc_clk high

F13

th(clkH-dV)

Hold time, input data gpmc_ad[15:0] valid after output clock

2.4

ns

gpmc_clk high

F21

tsu(waitV-clkH)

Setup time, input wait gpmc_waitx(1) valid before output clock

3.0

ns

gpmc_clk high

F22

th(clkH-waitV)

Hold time, input wait gpmc_waitx(1) valid after output clock

2.4

ns

gpmc_clk high

194

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) In gpmc_waitx, x is equal to 0, 1, 2, or 3.

(2) See DM Operating Condition Addendum for OPP voltages.

Table 5-4. GPMC/NOR Flash Switching Characteristics—Synchronous Mode—58.25 MHz

NO.

PARAMETER

OPP119, OPP100, OPP50

UNIT

MIN

MAX

F0

1 / tc(CLK)

Frequency(15), output clock gpmc_clk

58.25

MHz

F1

tw(CLKH)

Typical pulse duration, output clock gpmc_clk high

0.5 P(12)

ns

F1

tw(CLKL)

Typical pulse duration, output clock gpmc_clk low

0.5 P(12)

ns

tdc(CLK)

Duty cycle error, output clk gpmc_clk

758.00

ps

tJ(CLK)

Jitter standard deviation(16), output clock gpmc_clk

64.7

ps

tR(CLK)

Rise time, output clock gpmc_clk

0.9

1.8

ns

tF(CLK)

Fall time, output clock gpmc_clk

0.9

1.6

ns

tR(DO)

Rise time, output data gpmc_ad[15:0]

0.9

1.8

ns

tF(DO)

Fall time, output data gpmc_ad[15:0]

0.9

1.6

ns

F2

td(CLKH-nCSV)

Delay time, gpmc_clk rising edge to gpmc_ncsx(11) transition

F(6) – 2.1

F(6) + 3.1

ns

F3

td(CLKH-nCSIV)

Delay time, gpmc_clk rising edge to gpmc_ncsx(11) invalid

E(5) – 2.1

E(5) + 3.1

ns

F4

td(ADDV-CLK)

Delay time, gpmc_a[25:16] address bus valid to gpmc_clk first edge

B(2) – 3.1

B(2) + 2.1

ns

F5

td(CLKH-ADDIV)

Delay time, gpmc_clk rising edge to gpmc_a[25:16] gpmc address

–2.1

ns

bus invalid

F6

td(nBEV-CLK)

Delay time, gpmc_nbe0_cle, gpmc_nbe1 valid to gpmc_clk first

B(2) – 0.9

B(2) + 3.9

ns

edge

F7

td(CLKH-nBEIV)

Delay time, gpmc_clk rising edge to gpmc_nbe0_cle, gpmc_nbe1

D(4) – 3.9

D(4) + 0.9

ns

invalid

F8

td(CLKH-nADV)

Delay time, gpmc_clk rising edge to gpmc_nadv_ale transition

G(7) – 1.9

G(7) + 3.1

ns

F9

td(CLKH-nADVIV)

Delay time, gpmc_clk rising edge to gpmc_nadv_ale invalid

D(4) – 1.9

D(4) + 3.1

ns

F10

td(CLKH-nOE)

Delay time, gpmc_clk rising edge to gpmc_noe transition

H(8) – 2.1

H(8) + 2.1

ns

F11

td(CLKH-nOEIV)

Delay time, gpcm rising edge to gpmc_noe invalid

E(5) – 2.1

E(5) + 2.1

ns

F14

td(CLKH-nWE)

Delay time, gpmc_clk rising edge to gpmc_nwe transition

I(9) – 1.9

I(9) – 3.1

ns

F15

td(CLKH-Data)

Delay time, gpmc_clk rising edge to gpmc_ad[15:0] data bus

J(10) – 3.9

J(10) – 0.9

ns

transition

F17

td(CLKH-nBE)

Delay time, gpmc_clk rising edge to gpmc_nbe0_cle, gpmc_nbe1

J(10) – 3.9

J(10) – 0.9

ns

transition

F18

tw(nCSV)

Pulse duration, gpmc_ncsi(11) low

Read

A(1)

ns

Write

A(1)

F19

tw(nBEV)

Pulse duration, gpmc_nbe0_cle, gpmc_nbe1 low

Read

C(3)

ns

Write

C(3)

F20

tw(nADVV)

Pulse duration, gpmc_nadv_ale low

Read

K(13)

ns

Write

K(13)

F23

td(CLKH-IODIR)

Delay time, gpmc_clk rising edge to gpmc_io_dir high (IN direction)

H(8) – 1.0

H(8) + 2.1

ns

F24

td(CLKH-IODIRIV)

Delay time, gpcm rising edge to gpmc_io_dir low (OUT direction)

M(17) – 1.0

M(17) + 2.1

ns

(1) For single read: A = (CSRdOffTime – CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK period

For burst read: A = (CSRdOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period

with n the page burst access number.

For burst write: A = (CSWrOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period

with n the page burst access number.

(2) B = ClkActivationTime * GPMC_FCLK

(3) For single read: C = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: C = (RdCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n the page burst access number.

For burst write: C = (WrCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n the page burst access number.

(4) For single read: D = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: D = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

195

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

For burst write: D = (WrCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(5) For single read: E = (CSRdOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: E = (CSRdOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write: E = (CSWrOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(6) For nCS falling edge (CS activated):

Case GpmcFCLKDivider = 0:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are

even)

–

F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK if ((CSOnTime – ClkActivationTime) is a multiple of 3)

–

F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime – ClkActivationTime – 1) is a multiple of 3)

–

F = (2 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime – ClkActivationTime – 2) is a multiple of 3)

(7) For ADV falling edge (ADV activated):

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime

are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVOnTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in reading mode:

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and

ADVRdOffTime are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in writing mode:

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and

ADVWrOffTime are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 2) is a multiple of 3)

(8) For OE falling edge (OE activated) / IO DIR rising edge (IN direction):

Case GpmcFCLKDivider = 0:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are

even)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOnTime – ClkActivationTime) is a multiple of 3)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime – ClkActivationTime – 1) is a multiple of 3)

196

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

–

H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime – ClkActivationTime – 2) is a multiple of 3)

For OE rising edge (OE deactivated):

Case GpmcFCLKDivider = 0:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are

even)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOffTime – ClkActivationTime) is a multiple of 3)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime – ClkActivationTime – 1) is a multiple of 3)

–

H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime – ClkActivationTime – 2) is a multiple of 3)

(9) For WE falling edge (WE activated):

Case GpmcFCLKDivider = 0:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are

even)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOnTime – ClkActivationTime) is a multiple of 3)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime – ClkActivationTime – 1) is a multiple of 3)

–

I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime – ClkActivationTime – 2) is a multiple of 3)

For WE rising edge (WE deactivated):

Case GpmcFCLKDivider = 0:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are

even)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK, otherwise

Case GpmcFCLKDivider = 2:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOffTime – ClkActivationTime) is a multiple of 3)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime – ClkActivationTime – 1) is a multiple of 3)

–

I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime – ClkActivationTime – 2) is a multiple of 3)

(10) J = GPMC_FCLK period

(11) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

In gpmc_waitx, x is equal to 0, 1, 2, or 3.

(12) P = gpmc_clk period

(13) For read: K = (ADVRdOffTime – ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For write: K = (ADVWrOffTime – ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(14) GPMC_FCLK is the general-purpose memory controller internal functional clock.

(15) Related to the gpmc_clk output clock maximum and minimum frequency programmable in the I/F module by setting the

GPMC_CONFIG1_CSx configuration register bit fields GpmcFCLKDivider.

(16) The jitter probability density can be approximated by a Gaussian function.

(17) M = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

The M parameter expression is given as one example of GPMC programming. IO DIR signal will go from IN to OUT after both

RdCycleTime and BusTurnAround completion. Behaviour of IO direction signal does depend on kind of successive read/write accesses performed to memory and multiplexed or nonmultiplexed memory addressing scheme, bus keeping feature enabled or not. IO DIR

behaviour is automatically handled by GPMC controller.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

197

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[25:16]

Address (MSB)

F6

F7

F19

gpmc_nbe1

F6

F7

F19

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F13

F4

F5

F12

gpmc_ad[15:0]

Address (LSB)

D 0

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

IN

OUT

SWPS045-004

Figure 5-2. GPMC / Multiplexed 16-bit NOR Flash—Synchronous Single Read(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, x is equal to 0, 1, 2, or 3.

198

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_ad[25:16]

Address

F6

F7

F19

gpmc_nbe1

F6

F7

F19

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F13

F12

gpmc_ad[15:0]

D 0

F22

F21

gpmc_wait

F23

F24

gpmc_io_dir

OUT

IN

OUT

SWPS045-005

Figure 5-3. GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Single Read(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

199

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[25:16]

Address (MSB)

F7

F6

F19

gpmc_nbe1

Valid

F7

F6

F19

gpmc_nbe0_cle

Valid

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F12

F4

F5

F13

F12

gpmc_ad[15:0]

Address (LSB)

D0

D1

D2

D3

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

IN

OUT

SWPS045-006

Figure 5-4. GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

200

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[25:16]

Address

F7

F6

F19

gpmc_nbe1

Valid

F7

F6

F19

gpmc_nbe0_cle

Valid

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F12

F13

F12

gpmc_ad[15:0]

D0

D1

D2

D3

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

IN

OUT

SWPS045-007

Figure 5-5. GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

201

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F1

F0

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[25:16]

Address (MSB)

F17

F6

F17

F17

gpmc_nbe1

F17

F6

F17

F17

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F14

F14

gpmc_nwe

F15

F15

F15

gpmc_ad[15:0]

Address (LSB)

D 0

D 1

D 2

D 3

F22

F21

gpmc_waitj

gpmc_io_dir

OUT

SWPS045-010

Figure 5-6. GPMC / Multiplexed 16-bit NOR Flash – Synchronous Burst Write 4x16 Bits(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

202

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F1

F0

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[25:16]

Address

F17

F6

F17

F17

gpmc_nbe1

F17

F6

F17

F17

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F14

F14

gpmc_nwe

F15

F15

F15

gpmc_ad[15:0]

D 0

D 1

D 2

D 3

F22

F21

gpmc_waitj

gpmc_io_dir

OUT

SWPS045-011

Figure 5-7. GPMC / Nonmultiplexed 16-bit NOR Flash – Synchronous Burst Write 4x16 Bits(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

5.4.1.2

GPMC/NOR Flash Interface—Synchronous Mode—100 MHz

Table 5-6 and Table 5-7 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-8 through Figure 5-11).

Table 5-5. GPMC/NOR Flash Timing Conditions—Synchronous Mode—100 MHz(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

0.32

1.02

ns

tF

Input signal fall time

0.38

1.07

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

4

cm

Characteristic impedance

30

50

Ω

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

203

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) IO settings except gpmc_nwp: LB0 = 1.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment section of the OMAP4470 TRM.

IO settings for gpmc_nwp: MB[1:0] = 01 and LB0 = 0.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-6. GPMC/NOR Flash Timing Requirements—Synchronous Mode—100 MHz(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

F12

tsu(dV-clkH)

Setup time, input data gpmc_d[15:0] valid

2.2

12

ns

before output clock gpmc_clk high

F13

th(clkH-dV)

Hold time, input data gpmc_d[15:0] valid after

1.5

1.5

ns

output clock gpmc_clk high

F21

tsu(waitV-clkH)

Setup time, input wait gpmc_waitx(1) valid

2.2

12

ns

before output clock gpmc_clk high

F22

th(clkH-waitV)

Hold time, input wait gpmc_waitx(1) valid after

1.5

1.5

ns

output clock gpmc_clk high

(1) In gpmc_waitx, x is equal to 0, 1, 2, or 3.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-7. GPMC/NOR Flash Switching Characteristics—Synchronous Mode—100 MHz

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

F0

1 / tc(clk)

Frequency(15), output clock gpmc_clk

100

50

MHz

F1

tw(clkH)

Typical pulse duration, output clock

0.5 P(12)

0.5 P(12)

ns

gpmc_clk high

F1

tw(clkL)

Typical pulse duration, output clock

0.5 P(12)

0.5 P(12)

ns

gpmc_clk low

tdc(clk)

Duty cycle error, output clk gpmc_clk

–500.00

500.00

–1000.00

1000.00

ps

tj(clk)

Jitter standard deviation(16), output

64.7

64.7

ps

clock gpmc_clk

tR(clk)

Rise time, output clock gpmc_clk

0.230

1.430

0.230

1.430

ns

tF(clk)

Fall time, output clock gpmc_clk

0.227

1.550

0.227

1.550

ns

tR(DO)

Rise time, output data gpmc_d[15:0]

0.230

1.430

0.230

1.430

ns

tF(DO)

Fall time, output data gpmc_d[15:0]

0.227

1.550

0.227

1.550

ns

F2

td(clkH-nCSV)

Delay time, gpmc_clk rising edge to

F(6) – 1.9

F(6) + 3.1

F(6) – 5.1

F(6) + 8.1

ns

gpmc_ncsx(11) transition

F3

td(clkH-nCSIV)

Delay time, gpmc_clk rising edge to

E(5) – 1.9

E(5) + 3.1

E(5) – 5.1

E(5) + 8.1

ns

gpmc_ncsx(11) invalid

F4

td(ADDV-clk)

Delay time, gpmc_a[26:17] /

B(2) – 3.1

B(2) + 2.1

B(2) – 8.1

B(2) + 5.1

ns

gpmc_a[16:1] /gpmc_a[10:1] address

bus valid to gpmc_clk first edge

F5

td(clkH-ADDIV)

Delay time, gpmc_clk rising edge to

–2.1

–5.1

ns

gpmc_a[16:1] gpmc address bus

invalid

F8

td(clkH-nADV)

Delay time, gpmc_clk rising edge to

G(7) – 1.9

G(7) + 3.1

G(7) – 5.1

G(7) + 8.1

ns

gpmc_nadv_ale transition

F9

td(clkH-nADVIV)

Delay time, gpmc_clk rising edge to

D(4) – 1.9

D(4) + 3.1

D(4) – 5.1

D(4) + 8.1

ns

gpmc_nadv_ale invalid

F10

td(clkH-nOE)

Delay time, gpmc_clk rising edge to

H(8) – 2.1

H(8) + 2.1

H(8) – 5.1

H(8) + 4.1

ns

gpmc_noe transition

204

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-7. GPMC/NOR Flash Switching Characteristics—Synchronous Mode—100 MHz (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

F11

td(clkH-nOEIV)

Delay time, gpcm rising edge to

E(5) – 2.1

E(5) + 2.1

E(5) – 5.1

E(5) + 4.1

ns

gpmc_noe invalid

F18

tw(nCSV)

Pulse duration,

Read

A(1)

A(1)

ns

gpmc_ncsi(11) low

Write

A(1)

A(1)

ns

F19

tw(nBEV)

Pulse duration,

Read

C(3)

C(3)

ns

gpmc_nbe0_cle,

Write

C(3)

C(3)

ns

gpmc_nbe1 low

F20

tw(nADVV)

Pulse duration,

Read

K(13)

K(13)

ns

gpmc_nadv_ale low

Write

K(13)

K(13)

ns

F23

td(clkH-IODIR)

Delay time, gpmc_clk rising edge to

H(8) – 2.1

H(8) + 2.1

H(8) – 5.1

H(8) + 4.1

ns

gpmc_io_dir high (IN direction)

F24

td(clkH-IODIRIV)

Delay time, gpmc_clk rising edge to

M(17) – 2.1

M(17) + 2.1

M(17) – 5.1

M(17) + 4.1

ns

gpmc_io_dir low (OUT direction)

(1) For single read: A = (CSRdOffTime – CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK period

For burst read: A = (CSRdOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period

with n the page burst access number.

For burst write: A = (CSWrOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period

with n the page burst access number.

(2) B = ClkActivationTime * GPMC_FCLK

(3) For single read: C = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: C = (RdCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n the page burst access number.

For Burst write: C = (WrCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n the page burst access number.

(4) For single read: D = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: D = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write: D = (WrCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(5) For single read: E = (CSRdOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: E = (CSRdOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write: E = (CSWrOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(6) For nCS falling edge (CS activated):

Case GpmcFCLKDivider = 0:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are

even)

–

F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK if ((CSOnTime – ClkActivationTime) is a multiple of 3)

–

F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime – ClkActivationTime – 1) is a multiple of 3)

–

F = (2 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime – ClkActivationTime – 2) is a multiple of 3)

(7) For ADV falling edge (ADV activated):

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime

are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVOnTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

205

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and

ADVRdOffTime are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and

ADVWrOffTime are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 2) is a multiple of 3)

(8) For OE falling edge (OE activated) / IO DIR rising edge (IN direction):

Case GpmcFCLKDivider = 0:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are

even)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOnTime – ClkActivationTime) is a multiple of 3)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime – ClkActivationTime – 1) is a multiple of 3)

–

H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime – ClkActivationTime – 2) is a multiple of 3)

For OE rising edge (OE deactivated):

Case GpmcFCLKDivider = 0:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are

even)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOffTime – ClkActivationTime) is a multiple of 3)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime – ClkActivationTime – 1) is a multiple of 3)

–

H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime – ClkActivationTime – 2) is a multiple of 3)

(9) For WE falling edge (WE activated):

Case GpmcFCLKDivider = 0:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are

even)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOnTime – ClkActivationTime) is a multiple of 3)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime – ClkActivationTime – 1) is a multiple of 3)

–

I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime – ClkActivationTime – 2) is a multiple of 3)

For WE rising edge (WE deactivated):

Case GpmcFCLKDivider = 0:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are

even)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise

206

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Case GpmcFCLKDivider = 2:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOffTime – ClkActivationTime) is a multiple of 3)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime – ClkActivationTime – 1) is a multiple of 3)

–

I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime – ClkActivationTime – 2) is a multiple of 3)

(10) J = GPMC_FCLK period

(11) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

In gpmc_waitx, x is equal to 0, 1, 2, or 3

(12) P = gpmc_clk period

(13) For read: K = (ADVRdOffTime – ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For write: K = (ADVWrOffTime – ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(14) GPMC_FCLK is general-purpose memory controller internal functional clock

(15) Related to the gpmc_clk output clock maximum and minimum frequency programmable in I/F module by setting the

GPMC_CONFIG1_CSx configuration register bit fields GpmcFCLKDivider.

(16) The jitter probability density can be approximated by a Gaussian function

(17) M = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

Above M parameter expression is given as one example of GPMC programming. IO DIR signal will go from IN to OUT after both

RdCycleTime and BusTurnAround completion. Behaviour of IO direction signal does depend on kind of successive read/write accesses performed to memory and multiplexed or nonmultiplexed memory addressing scheme, bus keeping feature enabled or not. IO DIR

behaviour is automactically handled by GPMC controller.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

207

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[26:17]

Address (MSB)

(gpmc_a[25:16])

F6

F7

F19

gpmc_nbe1

F6

F7

F19

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F1

F11

gpmc_noe

F13

F4

F5

F12

gpmc_a[16:1]

Address (LSB)

D0

/ gpmc_d[15:0]

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

OUT

IN

OUT

SWPS040-095

Figure 5-8. GPMC / Multiplexed 16-bit NOR Flash—Synchronous Single Read(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, x is equal to 0, 1, 2, or 3.

208

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[10:1]

Address

(gpmc_a[25:16])

F6

F7

F19

gpmc_nbe1

F6

F7

F19

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F13

F12

gpmc_d[15:0]

D 0

(gpmc_ad[15:0])

F22

F21

gpmc_wait

F23

F24

gpmc_io_dir

OUT

OUT

IN

OUT

SWPS040-096

Figure 5-9. GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Single Read(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

209

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[26:17]

Address (MSB)

(gpmc_a[25:16])

F7

F6

F19

gpmc_nbe1

Valid

F7

F6

F19

gpmc_nbe0_cle

Valid

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F12

gpmc_a[16:1]

F4

F5

F13

F12

/ gpmc_d[15:0]

Address (LSB)

D0

D1

D2

D3

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

OU

IN

OUT

SWPS040-097

Figure 5-10. GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

210

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[10:1]

Address

(gpmc_a[25:16])

F7

F6

F19

gpmc_nbe1

Valid

F7

F6

F19

gpmc_nbe0_cle

Valid

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F12

F13

F12

gpmc_d[15:0]

D0

D1

D2

D3

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

OUT

IN

OUT

SWPS040-004

Figure 5-11. GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

5.4.1.3

GPMC/NOR Flash Interface—Synchronous Mode—66 MHz

Table 5-9 and Table 5-10 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-12 through Figure 5-17).

Table 5-8. GPMC/NOR Flash Timing Conditions—Synchronous Mode—66 MHz(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.38

2.79

ns

tF

Input signal fall time

1.14

2.85

ns

PCB Conditions

Number of external peripherals

4

Far end load

15

pF

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

211

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-8. GPMC/NOR Flash Timing Conditions—Synchronous Mode—66 MHz(1)(2)(3) (continued) TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Trace length

5

cm

Characteristic impedance

40

55

Ω

(1) IO settings except gpmc_nwp: LB0 = 1.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment section of the OMAP4470 TRM.

IO settings for gpmc_nwp: MB[1:0] = 01 and LB0 = 0.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-9. GPMC/NOR Flash Timing Requirements—Synchronous Mode—66 MHz(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

F12

tsu(dV-clkH)

Setup time, input data gpmc_d[15:0] valid

3

17.8

ns

before output clock gpmc_clk high

F13

th(clkH-dV)

Hold time, input data gpmc_d[15:0] valid after

2.4

2.4

ns

output clock gpmc_clk high

F21

tsu(waitV-clkH)

Setup time, input wait gpmc_waitx(1) valid

3

17.8

ns

before output clock gpmc_clk high

F22

th(clkH-waitV)

Hold time, input wait gpmc_waitx(1) valid after

2.4

2.4

ns

output clock gpmc_clk high

(1) In gpmc_waitx, x is equal to 0, 1, 2 or 3.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-10. GPMC/NOR Flash Switching Characteristics—Synchronous Mode—66 MHz

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

F0

1 / tc(clk)

Frequency(15), output clock gpmc_clk

66

33

MHz

period

F1

tw(clkH)

Typical pulse duration, output clock

0.5 P(12)

0.5 P(12)

0.5 P(12)

0.5 P(12)

ns

gpmc_clk high

F1

tw(clkL)

Typical pulse duration, output clock

0.5 P(12)

0.5 P(12)

0.5 P(12)

0.5 P(12)

ns

gpmc_clk low

tdc(clk)

Duty cycle error, output clk gpmc_clk

–758.00

758.00

–1515.00

1515.00

ps

tj(clk)

Jitter standard deviation(16), output clock

64.7

64.7

ps

gpmc_clk

tR(clk)

Rise time, output clock gpmc_clk

0.9

1.8

0.9

1.8

ns

tF(clk)

Fall time, output clock gpmc_clk

0.9

1.6

0.9

1.6

ns

tR(DO)

Rise time, output data

0.9

1.8

0.9

1.8

ns

tF(DO)

Fall time, output data

0.9

1.6

0.9

1.6

ns

F2

td(clkH-nCSV)

Delay time, gpmc_clk rising edge to

F(6) – 2.1

F(6) + 3.1

F(6) – 5.1

F(6) + 8.1

ns

gpmc_ncsx(11) transition

F3

td(clkH-nCSIV)

Delay time, gpmc_clk rising edge to

E(5) – 2.1

E(5) + 3.1

E(5) – 5.1

E(5) + 8.1

ns

gpmc_ncsx(11) invalid

F4

td(ADDV-clk)

Delay time, gpmc_a[26:17] /

B(2) – 3.1

B(2) + 2.1

B(2) – 8.1

B(2) + 5.1

ns

gpmc_a[16:1] / gpmc_a[10:1] address

bus valid to gpmc_clk first edge

212

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-10. GPMC/NOR Flash Switching Characteristics—Synchronous Mode—66 MHz (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

F5

td(clkH-ADDIV)

Delay time, gpmc_clk rising edge to

–2.1

–5.1

ns

gpmc_a[26:17] / gpmc_a[16:1] gpmc

address bus invalid

F6

td(nBEV-clk)

Delay time, gpmc_nbe0_cle,

B(2) – 0.9

B(2) + 3.9

B(2) – 7.4

B(2) + 10.4

ns

gpmc_nbe1 valid to gpmc_clk first edge

F7

td(clkH-nBEIV)

Delay time, gpmc_clk rising edge to

D(4) – 3.9

D(4) + 0.9

D(4) – 10.4

D(4) + 7.4

ns

gpmc_nbe0_cle, gpmc_nbe1 invalid

F8

td(clkH-nADV)

Delay time, gpmc_clk rising edge to

G(7) – 1.9

G(7) + 3.1

G(7) – 4.9

G(7) + 8.1

ns

gpmc_nadv_ale transition

F9

td(clkH-

Delay time, gpmc_clk rising edge to

D(4) – 1.9

D(4) + 3.1

D(4) – 4.9

D(4) + 8.1

ns

nADVIV)

gpmc_nadv_ale invalid

F10

td(clkH-nOE)

Delay time, gpmc_clk rising edge to

H(8) – 2.1

H(8) + 2.1

H(8) – 5.1

H(8) + 4.1

ns

gpmc_noe transition

F11

td(clkH-nOEIV)

Delay time, gpcm rising edge to

E(5) – 2.1

E(5) + 2.1

E(5) – 5.1

E(5) + 4.1

ns

gpmc_noe invalid

F14

td(clkH-nWE)

Delay time, gpmc_clk rising edge to

I(9) – 1.9

I(9) + 3.1

I(9) – 4.9

I(9) + 8.1

ns

gpmc_nwe transition

F15

td(clkH-Data)

Delay time, gpmc_clk rising edge to

J(10) – 3.9

J(10) + 0.9

J(10) – 10.4

J(10) + 7.4

ns

gpmc_a[26:17] / gpmc_a[16:1] data bus

transition

F17

td(clkH-nBE)

Delay time, gpmc_clk rising edge to

J(10) – 3.9

J(10) + 0.9

J(10) – 10.4

J(10) + 7.4

ns

gpmc_nbe0_cle, gpmc_nbe1 transition

F18

tw(nCSV)

Pulse duration,

Read

A(1)

A(1)

ns

gpmc_ncsi(11) low

Write

A(1)

A(1)

ns

F19

tw(nBEV)

Pulse duration,

Read

C(3)

C(3)

ns

gpmc_nbe0_cle,

Write

C(3)

C(3)

ns

gpmc_nbe1 low

F20

tw(nADVV)

Pulse duration,

Read

K(13)

K(13)

ns

gpmc_nadv_ale low

Write

K(13)

K(13)

ns

F23

td(clkH-IODIR)

Delay time, gpmc_clk rising edge to

H(8) – 2.1

H(8) + 2.1

H(8) – 5.1

H(8) + 4.1

ns

gpmc_io_dir high (IN direction)

F24

td(clkH-

Delay time, gpcm rising edge to

M(17) – 2.1

M(17) + 2.1

M(17) – 5.1

M(17) + 4.1

ns

IODIRIV)

gpmc_io_dir low (OUT direction)

(1) For single read:

–

A = (CSRdOffTime – CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK period

For burst read:

–

A = (CSRdOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period with n the

page burst access number.

For burst write:

–

A = (CSWrOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period with n the

page burst access number.

(2) B = ClkActivationTime * GPMC_FCLK

(3) For single read:

–

C = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read:

–

C = (RdCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n the page burst access

number.

For burst write:

–

C = (WrCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n the page burst access

number.

(4) For single read:

–

D = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read:

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

213

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

–

D = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write:

–

D = (WrCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(5) For single read:

–

E = (CSRdOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read:

–

E = (CSRdOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write:

–

E = (CSWrOffTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(6) For nCS falling edge (CS activated):

Case GpmcFCLKDivider = 0:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are

even)

–

F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

F = 0.5 * CSExtraDelay * GPMC_FCLK if ((CSOnTime – ClkActivationTime) is a multiple of 3)

–

F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime – ClkActivationTime – 1) is a multiple of 3)

–

F = (2 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime – ClkActivationTime – 2) is a multiple of 3)

(7) For ADV falling edge (ADV activated):

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime

are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVOnTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and

ADVRdOffTime are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

Case GpmcFCLKDivider = 0:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and

ADVWrOffTime are even)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime) is a multiple of 3)

–

G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 1) is a multiple of 3)

–

G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 2) is a multiple of 3)

(8) For OE falling edge (OE activated) / IO DIR rising edge (IN direction):

Case GpmcFCLKDivider = 0:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK

214

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Case GpmcFCLKDivider = 1:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are

even)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOnTime – ClkActivationTime) is a multiple of 3)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime – ClkActivationTime – 1) is a multiple of 3)

–

H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime – ClkActivationTime – 2) is a multiple of 3)

For OE rising edge (OE deactivated):

Case GpmcFCLKDivider = 0:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are

even)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOffTime – ClkActivationTime) is a multiple of 3)

–

H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime – ClkActivationTime – 1) is a multiple of 3)

–

H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime – ClkActivationTime – 2) is a multiple of 3)

(9) For WE falling edge (WE activated):

Case GpmcFCLKDivider = 0:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are

even)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOnTime – ClkActivationTime) is a multiple of 3)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime – ClkActivationTime – 1) is a multiple of 3)

–

I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime – ClkActivationTime – 2) is a multiple of 3)

For WE rising edge (WE deactivated):

Case GpmcFCLKDivider = 0:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK

Case GpmcFCLKDivider = 1:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are

even)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise

Case GpmcFCLKDivider = 2:

–

I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOffTime – ClkActivationTime) is a multiple of 3)

–

I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime – ClkActivationTime – 1) is a multiple of 3)

–

I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime – ClkActivationTime – 2) is a multiple of 3)

(10) J = GPMC_FCLK period

(11) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

In gpmc_waitx, x is equal to 0, 1, 2, or 3.

(12) P = gpmc_clk period

(13) For read: K = (ADVRdOffTime – ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For write: K = (ADVWrOffTime – ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(14) GPMC_FCLK is General Purpose Memory Controller internal functional clock.

(15) Related to the gpmc_clk output clock maximum and minimum frequency programmable in I/F module by setting the

GPMC_CONFIG1_CSx configuration register bit fields GpmcFCLKDivider

(16) The jitter probability density can be approximated by a Gaussian function.

(17) M = (RdCycleTime – AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

Above M parameter expression is given as one example of GPMC programming. IO DIR signal will go from IN to OUT after both

RdCycleTime and BusTurnAround completion. Behaviour of IO direction signal does depend on kind of successive Read/Write accesses performed to Memory and multiplexed or nonmultiplexed memory addressing scheme, bus keeping feature enabled or not. IO DIR

behaviour is automactically handled by GPMC controller.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

215

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[26:17]

Address (MSB)

(gpmc_a[25:16])

F6

F7

F19

gpmc_nbe1

F6

F7

F19

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F13

F4

F5

F12

gpmc_a[16:1]

/gpmc_d[15:0]

Address (LSB)

D 0

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

OUT

IN

OUT

SWPS040-005

Figure 5-12. GPMC / Multiplexed 16-bit NOR Flash—Synchronous Single Read(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, x is equal to 0, 1, 2, or 3.

216

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[10:1]

Address

(gpmc_a[25:16])

F6

F7

F19

gpmc_nbe1

F6

F7

F19

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F13

F12

gpmc_d[15:0]

D 0

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

IN

OUT

SWPS040-006

Figure 5-13. GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Single Read(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

217

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[26:17]

Address (MSB)

(gpmc_a[25:16])

F7

F6

F19

gpmc_nbe1

Valid

F7

F6

F19

gpmc_nbe0_cle

Valid

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F12

F4

F5

F13

F12

gpmc_a[16:1]

/gpmc_d[15:0]

Address (LSB)

D0

D1

D2

D3

/gpmc_ad[15:0]

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

OU

IN

OUT

SWPS040-007

Figure 5-14. GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

218

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F0

F1

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[10:1]

Address

(gpmc_a[25:16])

F7

F6

F19

gpmc_nbe1

Valid

F7

F6

F19

gpmc_nbe0_cle

Valid

F8

F8

F20

F9

gpmc_nadv_ale

F10

F11

gpmc_noe

F12

F13

F12

gpmc_d[15:0]

D0

D1

D2

D3

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

F23

F24

gpmc_io_dir

OUT

OUT

IN

OUT

SWPS040-008

Figure 5-15. GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Read 4x16 Bits(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

219

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

F1

F1

F0

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[26:17]

Address (MSB)

(gpmc_a[25:16])

F17

F6

F17

F17

gpmc_nbe1

F17

F6

F17

F17

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F14

F14

gpmc_nwe

F15

F15

F15

gpmc_a[16:1]

/gpmc_d[15:0]

Address (LSB)

D 0

D 1

D 2

D 3

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

gpmc_io_dir

OUT

SWPS040-009

Figure 5-16. GPMC / Multiplexed 16-bit NOR Flash—Synchronous Burst Write 4 x 16 Bits(1)(2)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

220

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

F1

F1

F0

gpmc_clk

F2

F3

F18

gpmc_ncsi

F4

gpmc_a[10:1]

(gpmc_a[25:16])

Address

F17

F6

F17

F17

gpmc_nbe1

F17

F6

F17

F17

gpmc_nbe0_cle

F8

F8

F20

F9

gpmc_nadv_ale

F14

F14

gpmc_nwe

F15

F15

F15

gpmc_d[15:0]

D 0

D 1

D 2

D 3

(gpmc_ad[15:0])

F22

F21

gpmc_waitj

gpmc_io_dir

OUT

SWPS040-010

Figure 5-17. GPMC / Nonmultiplexed 16-bit NOR Flash—Synchronous Burst Write 4 x 16 Bits(1)(2)(3)

(1) In gpmc_ncsi, i is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(2) In gpmc_waitj, j is equal to 0, 1, 2, or 3.

(3) Nonmultiplexed NOR interface can be used only with a limited address range corresponding to 10 address bits.

5.4.1.4

GPMC/NOR Flash Interface—Asynchronous Mode

Table 5-13 and Table 5-14 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-18 through Figure 5-23).

Table 5-11. GPMC/NOR Flash Timing Conditions—Asynchronous Mode(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.80

ns

tF

Input signal fall time

1.80

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

4

cm

Characteristic impedance

30

50

Ω

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

221

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) IO settings except gpmc_nwp: LB0 = 1.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment section of the OMAP4470 TRM.

IO settings for gpmc_nwp: MB[1:0] = 01 and LB0 = 0.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-12. GPMC/NOR Flash—Asynchronous Mode—Internal Parameters

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FI1

Max output data generation delay from internal functional clock

6.5

13.7

ns

FI2

Max input data capture delay by internal functional clock

4.0

8.1

ns

FI3

Max chip select generation delay from internal functional clock

6.5

13.7

ns

FI4

Max address generation delay from internal functional clock

6.5

13.7

ns

FI5

Max address valid generation delay from internal functional clock

6.5

13.7

ns

FI6

Max byte enable generation delay from internal functional clock

6.5

13.7

ns

FI7

Max output enable generation delay from internal functional clock

6.5

13.7

ns

FI8

Max write enable generation delay from internal functional clock

6.5

13.7

ns

FI9

Max functional clock skew

100.0

200.0

ps

FI10

Max IO direction generation delay from internal functional clock

6.5

13.7

ps

Table 5-13. GPMC/NOR Flash Timing Requirements—Asynchronous Mode(1)(2)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FA5

tACc(DAT)

Data max access time

H(8)

H(8)

GPMC_FCLK

cycles

FA20

tACC1-PGMODE(DAT) Page mode successive data max access

P(15)

P(15)

GPMC_FCLK

time

cycles

FA21

tACC2-PGMODE(DAT) Page mode first data max access time

H(8)

H(8)

GPMC_FCLK

cycles

(1) FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

(2) FA21 parameter illustrates amount of time required to internally sample first input Page Data. It is expressed in number of GPMC

functional clock cycles. From start of read cycle and after FA21 functional clock cycles, First input Page Data will be internally sampled by active functional clock edge. FA21 value must be stored inside AccessTime register bits field.

(3) FA20 parameter illustrates amount of time required to internally sample successive input Page Data. It is expressed in number of GPMC

functional clock cycles. After each access to input Page Data, next input Page Data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 value must be stored in PageBurstAccessTime register bits field.

Table 5-14. GPMC/NOR Flash Switching Characteristics—Asynchronous Mode

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

tR(DO)

Rise time, output data

2

2

ns

tF(DO)

Fall time, output data

2

2

ns

FA0

tw(nBEV)

Pulse duration,

Read

N(13)

N(13)

ns

gpmc_nbe0_cle, gpmc_nbe1

Write

N(13)

N(13)

ns

valid time

FA1

tw(nCSV)

Pulse duration, gpmc_ncsx

Read

A(1)

A(1)

ns

low

Write

A(1)

A(1)

ns

222

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-14. GPMC/NOR Flash Switching Characteristics—Asynchronous Mode (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FA3

td(nCSV-nADVIV)

Delay time, gpmc_ncsx(14)

Read

B(2) – 0.2

B(2) + 2.0

B(2) – 0.2

B(2) + 2.6

ns

valid to gpmc_nadv_ale invalid Write

B(2) – 0.2

B(2) + 2.0

B(2) – 0.2

B(2) + 2.6

ns

FA4

td(nCSV-nOEIV)

Delay time, gpmc_ncsx(14) valid to

C(3) – 0.2

C(3) + 2.0

C(3) – 0.2

C(3) + 2.6

ns

gpmc_noe invalid (Single read)

FA9

td(AV-nCSV)

Delay time, address bus valid to

J(10) – 0.2

J(10) + 2.0

J(10) – 0.2

J(10) + 2.6

ns

gpmc_ncsx(14) valid

FA10

td(nBEV-nCSV)

Delay time, gpmc_nbe0_cle,

J(10) – 0.2

J(10) + 2.0

J(10) – 0.2

J(10) + 2.6

ns

gpmc_nbe1 valid to gpmc_ncsx(14) valid

FA12

td(nCSV-nADVV)

Delay time, gpmc_ncsx(14) valid to

K(11) – 0.2

K(11) + 2.0

K(11) – 0.2

K(11) + 2.6

ns

gpmc_nadv_ale valid

FA13

td(nCSV-nOEV)

Delay time, gpmc_ncsx(14) valid to

L(12) – 0.2

L(12) + 2.0

L(12) – 0.2

L(12) + 2.6

ns

gpmc_noe valid

FA14

td(nCSV-IODIR)

Delay time, gpmc_ncsx(14) valid to

L(12) – 0.2

L(12) + 2.0

L(12) – 0.2

L(12) + 2.6

ns

gpmc_io_dir high

FA15

td(nCSV-IODIR)

Delay time, gpmc_ncsx(14) valid to

M(16) – 0.2

M(16) + 2.0

M(16) – 0.2

M(16) + 2.6

ns

gpmc_io_dir low

FA16

tw(AIV)

Address invalid duration between 2

G(7)

G(7)

ns

successive R/W accesses

FA18

td(nCSV-nOEIV)

Delay time, gpmc_ncsx(14) valid to

I(9) – 0.2

I(9) + 2.0

I(9) – 0.2

I(9) + 2.6

ns

gpmc_noe invalid (Burst read)

FA20

tw(AV)

Pulse duration, address valid – 2nd, 3rd,

D(4)

D(4)

ns

and 4th accesses

FA25

td(nCSV-nWEV)

Delay time, gpmc_ncsx(14) valid to

E(5) – 0.2

E(5) + 2.0

E(5) – 0.2

E(5) + 2.6

ns

gpmc_nwe valid

FA27

td(nCSV-nWEIV)

Delay time, gpmc_ncsx(14) valid to

F(6) – 0.2

F(6) + 2.0

F(6) – 0.2

F(6) + 2.6

ns

gpmc_nwe invalid

FA28

td(nWEV-DV)

Delay time, gpmc_ nwe valid to data bus

2

2.6

ns

valid

FA29

td(DV-nCSV)

Delay time, data bus valid to

J(10) – 0.2

J(10) + 2.0

J(10) – 0.2

J(10) + 2.6

ns

gpmc_ncsx(14) valid

FA37

td(nOEV-AIV)

Delay time, gpmc_noe valid to

2

2.6

ns

gpmc_a[16:1] address phase end

(1) For single read: A = (CSRdOffTime – CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For single write: A = (CSWrOffTime – CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: A = (CSRdOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n

the page burst access number

For burst write: A = (CSWrOffTime – CSOnTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK with n

the page burst access number

(2) For reading: B = ((ADVRdOffTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay – CSExtraDelay)) * GPMC_FCLK

For writing: B = ((ADVWrOffTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay – CSExtraDelay)) * GPMC_FCLK

(3) C = ((OEOffTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay – CSExtraDelay)) * GPMC_FCLK

(4) D = PageBurstAccessTime * (TimeParaGranularity + 1) * GPMC_FCLK

(5) E = ((WEOnTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay – CSExtraDelay)) * GPMC_FCLK

(6) F = ((WEOffTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay – CSExtraDelay)) * GPMC_FCLK

(7) G = Cycle2CycleDelay * GPMC_FCLK

(8) H = AccessTime * (TimeParaGranularity + 1)

(9) I = ((OEOffTime + (n – 1) * PageBurstAccessTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay – CSExtraDelay)) *

GPMC_FCLK

(10) J = (CSOnTime * (TimeParaGranularity + 1) + 0.5 * CSExtraDelay) * GPMC_FCLK

(11) K = ((ADVOnTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay – CSExtraDelay)) * GPMC_FCLK

(12) L = ((OEOnTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay – CSExtraDelay)) * GPMC_FCLK

(13) For single read: N = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

For single write: N = WrCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: N = (RdCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write: N = (WrCycleTime + (n – 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

223

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(14) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

(15) P = PageBurstAccessTime * (TimeParaGranularity + 1)

(16) M = ((RdCycleTime – CSOnTime) * (TimeParaGranularity + 1) – 0.5 * CSExtraDelay) * GPMC_FCLK

Above M parameter expression is given as one example of GPMC programming. IO DIR signal will go from IN to OUT after both

RdCycleTime and BusTurnAround completion. Behaviour of IO direction signal does depend on kind of successive read/write accesses performed to memory and multiplexed or non/multiplexed memory addressing scheme, bus keeping feature enabled or not. IO DIR

behaviour is automactically handled by GPMC controller

GPMC_FCLK

gpmc_clk

FA5

FA1

gpmc_ncsx

FA9

gpmc_a[10:1]

Valid address

(gpmc_a[25:16])

FA0

FA10

gpmc_nbe0_cle

Valid

FA0

gpmc_nbe1

Valid

FA10

FA3

FA12

gpmc_nadv_ale

FA4

FA13

gpmc_noe

gpmc_d[15:0]

Data IN 0

Data IN 0

(gpmc_ad[15:0])

gpmc_waitx

FA15

FA14

gpmc_io_dir

OUT

IN

OUT

SWPS040-011

Figure 5-18. GPMC / NOR Flash—Asynchronous Read—Single Word Timing(1)(2)(3)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.

(2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

224

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

GPMC_FCLK

gpmc_clk

FA5

FA5

FA1

FA1

gpmc_ncsx

FA16

FA9

FA9

gpmc_a[10:1]

Address 0

Address 1

(gpmc_a[25:16])

FA0

FA0

FA10

FA10

gpmc_nbe0_cle

Valid

Valid

FA0

FA0

gpmc_nbe1

Valid

Valid

FA10

FA10

FA3

FA3

FA12

FA12

gpmc_nadv_ale

FA4

FA4

FA13

FA13

gpmc_noe

gpmc_d[15:0]

Data upper

(gpmc_ad[15:0])

gpmc_waitx

FA15

FA15

FA14

FA14

gpmc_io_dir

OUT

IN

OUT

IN

SWPS040-012

Figure 5-19. GPMC / NOR Flash—Asynchronous Read—32-bit Timing(1)(2)(3)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.

(2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

225

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

GPMC_FCLK

gpmc_clk

FA21

FA20

FA20

FA20

FA1

gpmc_ncsx

FA9

gpmc_a[10:1]

Add0

Add1

Add2

Add3

Add4

(gpmc_a[25:16])

FA0

FA10

gpmc_nbe0_cle

FA0

FA10

gpmc_nbe1

FA12

gpmc_nadv_ale

FA18

FA13

gpmc_noe

gpmc_d[15:0]

D0

D1

D2

D3

D3

(gpmc_ad[15:0])

gpmc_waitx

FA15

FA14

gpmc_io_dir

OUT

IN

OUT

SWPS040-013

Figure 5-20. GPMC / NOR Flash—Asynchronous Read—Page Mode 4x16-bit Timing(1)(2)(3)(4)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, or 2.

(2) FA21 parameter illustrates amount of time required to internally sample first input Page Data. It is expressed in number of GPMC

functional clock cycles. From start of read cycle and after FA21 functional clock cycles, First input Page Data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.

(3) FA20 parameter illustrates amount of time required to internally sample successive input Page Data. It is expressed in number of GPMC

functional clock cycles. After each access to input Page Data, next input Page Data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input Page Data (excluding first input Page Data). FA20 value must be stored in PageBurstAccessTime register bits field.

(4) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

226

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

gpmc_fclk

gpmc_clk

FA1

gpmc_ncsx

FA9

gpmc_a[10:1]

Valid address

(gpmc_a[25:16])

FA0

FA10

gpmc_nbe0_cle

FA0

FA10

gpmc_nbe1

FA3

FA12

gpmc_nadv_ale

FA27

FA25

gpmc_nwe

FA29

gpmc_d[15:0]

(gpmc_ad[15:0])

Data OUT

gpmc_waitx

gpmc_io_dir

OUT

SWPS040-014

Figure 5-21. GPMC / NOR Flash—Asynchronous Write—Single Word Timing(1)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, or 2.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

227

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

GPMC_FCLK

gpmc_clk

FA1

FA5

gpmc_ncsx

FA9

gpmc_a[26:17]

(gpmc_a[25:16])

Address (MSB)

FA0

FA10

gpmc_nbe0_cle

Valid

FA0

FA10

gpmc_nbe1

Valid

FA3

FA12

gpmc_nadv_ale

FA4

FA13

gpmc_noe

FA29

FA37

gpmc_a[16:1]

gpmc_d[15:0]

Address (LSB)

Data IN

Data IN

(gpmc_ad[15:0])

FA15

FA14

gpmc_io_dir

OU

O T

U

IN

OUT

gpmc_waitx

SWPS040-015

Figure 5-22. GPMC / Multiplexed NOR Flash—Asynchronous Read—Single Word Timing(1)(2)(3)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, or 2.

(2) FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

228

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

gpmc_fclk

gpmc_clk

FA1

gpmc_ncsx

FA9

gpmc_a[26:17]

Address (MSB)

(gpmc_a[25:16])

FA0

FA10

gpmc_nbe0_cle

FA0

FA10

gpmc_nbe1

FA3

FA12

gpmc_nadv_ale

FA27

FA25

gpmc_nwe

FA29

FA28

gpmc_a[16:1]/

gpmc_d[15:0]

Valid address (LSB)

Data OUT

(gpmc_ad[15:0])

gpmc_waitx

gpmc_io_dir

OUT

SWPS040-016

Figure 5-23. GPMC / Multiplexed NOR Flash—Asynchronous Write—Single Word Timing(1)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, or 2.

5.4.1.5

GPMC/NAND Flash Interface—Asynchronous Mode

Table 5-17 and Table 5-18 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-24 through Figure 5-27).

Table 5-15. GPMC/NAND Flash Timing Conditions—Asynchronous Mode(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.80

ns

tF

Input signal fall time

1.80

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

4

cm

Characteristic impedance

30

50

Ω

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

229

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) IO settings except gpmc_nwp: LB0 = 1.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment section of the OMAP4470 TRM.

IO settings for gpmc_nwp: MB[1:0] = 01 and LB0 = 0.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-16. GPMC/NAND—Asynchronous Mode—Internal Parameters

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

GNFI1

Maximum output data generation delay from internal functional

6.5

13.7

ns

clock

GNFI2

Maximum input data capture delay by internal functional clock

4.0

8.1

ns

GNFI3

Maximum chip select generation delay from internal functional

6.5

13.7

ns

clock

GNFI4

Maximum address latch enable generation delay from internal

6.5

13.7

ns

functional clock

GNFI5

Maximum command latch enable generation delay from

6.5

13.7

ns

internal functional clock

GNFI6

Maximum output enable generation delay from internal

6.5

13.7

ns

functional clock

GNFI7

Maximum write enable generation delay from internal

6.5

13.7

ns

functional clock

GNFI8

Maximum functional clock skew

100.0

200.0

ps

Table 5-17. GPMC/NAND Flash Timing Requirements—Asynchronous Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

GNF12

tACc(DAT)

Data maximum access time

J(10)

J(10)

GPMC_

FCLK

cycles

(1) GNF12 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-18. GPMC/NAND Flash Switching Characteristics—Asynchronous Mode

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

tR(DO)

Rise time, output data

2

2

ns

tF(DO)

Fall time, output data

2

2

ns

GNF0

tw(nWEV)

Pulse duration, gpmc_nwe valid time

A(1)

A(1)

ns

GNF1

td(nCSV-nWEV)

Delay time, gpmc_ncsx valid to gpmc_nwe

B(2) – 0.2

B(2) + 2.0

B(2) – 0.2

B(2) + 3.7

ns

valid

GNF2

td(CLEH-nWEV)

Delay time, gpmc_nbe0_cle high to

C(3) – 0.2

C(3) + 2.0

C(3) – 0.2

C(3) + 3.7

ns

gpmc_nwe valid

GNF3

td(nWEV-DV)

Delay time, gpmc_d[15:0] valid to gpmc_nwe

D(4) – 0.2

D(4) + 2.0

D(4) – 0.2

D(4) + 3.7

ns

valid

GNF4

td(nWEIV-DIV)

Delay time, gpmc_nwe invalid to

E(5) – 0.2

E(5) + 2.0

E(5) – 0.2

E(5) + 3.7

ns

gpmc_d[15:0] invalid

230

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-18. GPMC/NAND Flash Switching Characteristics—Asynchronous Mode (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

GNF5

td(nWEIV-CLEIV)

Delay time, gpmc_nwe invalid to

F(6) – 0.2

F(6) + 2.0

F(6) – 0.2

F(6) + 3.7

ns

gpmc_nbe0_cle invalid

GNF6

td(nWEIV-nCSIV)

Delay time, gpmc_nwe invalid to gpmc_ncsx

G(7) – 0.2

G(7) + 2.0

G(7) – 0.2

G(7) + 3.7

ns

invalid

GNF7

td(ALEH-nWEV)

Delay time, gpmc_nadv_ale high to

C(3) – 0.2

C(3) + 2.0

C(3) – 0.2

C(3) + 3.7

ns

gpmc_nwe valid

GNF8

td(nWEIV-ALEIV)

Delay time, gpmc_nwe invalid to

F(6) – 0.2

F(6) + 2.0

F(6) – 0.2

F(6) + 3.7

ns

gpmc_nadv_ale invalid

GNF9

tc(nWE)

Cycle time, Write cycle time

H(8)

H(8)

ns

GNF10

td(nCSV-nOEV)

Delay time, gpmc_ncsx valid to gpmc_noe

I(9) – 0.2

I(9) + 2.0

I(9) – 0.2

I(9) + 3.7

ns

valid

GNF13

tw(nOEV)

Pulse duration, gpmc_noe valid time

K(11)

K(11)

ns

GNF14

tc(nOE)

Cycle time, read cycle time

L(12)

L(12)

ns

GNF15

td(nOEIV-nCSIV)

Delay time, gpmc_noe invalid to gpmc_ncsx

M(13) – 0.2

M(13) + 2.0

M(13) – 0.2

M(13) + 3.7

ns

invalid

(1) A = (WEOffTime – WEOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(2) B = ((WEOnTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay – CSExtraDelay)) * GPMC_FCLK

(3) C = ((WEOnTime – ADVOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay – ADVExtraDelay)) * GPMC_FCLK

(4) D = (WEOnTime * (TimeParaGranularity + 1) + 0.5 * WEExtraDelay ) * GPMC_FCLK

(5) E = ((WrCycleTime – WEOffTime) * (TimeParaGranularity + 1) – 0.5 * WEExtraDelay ) * GPMC_FCLK

(6) F = ((ADVWrOffTime – WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay – WEExtraDelay )) * GPMC_FCLK

(7) G = ((CSWrOffTime – WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay – WEExtraDelay )) * GPMC_FCLK

(8) H = WrCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK

(9) I = ((OEOnTime – CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay – CSExtraDelay)) * GPMC_FCLK

(10) J = AccessTime * (TimeParaGranularity + 1)

(11) K = (OEOffTime – OEOnTime) * (1 + TimeParaGranularity) * GPMC_FCLK

(12) L = RdCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK

(13) M = ((CSRdOffTime – OEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay – OEExtraDelay ))* GPMC_FCLK

(14) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

GPMC_FCLK

GNF1

GNF6

gpmc_ncsx

GNF2

GNF5

gpmc_nbe0_cle

gpmc_nadv_ale

gpmc_noe

GNF0

gpmc_nwe

GNF3

GNF4

gpmc_d[15:0]

(gpmc_ad[15:0])

Command

SWPS040-017

Figure 5-24. GPMC / NAND Flash—Asynchronous Mode—Command Latch Cycle Timing(1)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

231

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

GPMC_FCLK

GNF1

GNF6

gpmc_ncsx

gpmc_nbe0_cle

GNF7

GNF8

gpmc_nadv_ale

gpmc_noe

GNF9

GNF0

gpmc_nwe

GNF3

GNF4

gpmc_d[15:0]

(gpmc_ad[15:0])

Address

SWPS040-018

Figure 5-25. GPMC / NAND Flash—Asynchronous Mode—Address Latch Cycle Timing(1)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

GPMC_FCLK

GNF12

GNF10

GNF15

gpmc_ncsx

gpmc_nbe0_cle

gpmc_nadv_ale

GNF14

GNF13

gpmc_noe

gpmc_d[15:0]

DATA

(gpmc_ad[15:0])

gpmc_waitx

SWPS040-019

Figure 5-26. GPMC / NAND Flash—Asynchronous Mode—Data Read Cycle Timing(1)(2)(3)

(1) GNF12 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.

(2) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

(3) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, or 2.

232

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

GPMC_FCLK

GNF1

GNF6

gpmc_ncsx

gpmc_nbe0_cle

gpmc_nadv_ale

gpmc_noe

GNF9

GNF0

gpmc_nwe

GNF3

GNF4

gpmc_d[15:0]

(gpmc_ad[15:0])

DATA

SWPS040-020

Figure 5-27. GPMC / NAND Flash—Asynchronous Mode—Data Write Cycle Timing(1)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7.

5.4.2

External Memory Interface (EMIF)

NOTE

For more information, see the EMIF Controller section of the OMAP4470 TRM.

The SDRAM controller subsystem module provides connectivity between the processor and external

DRAM memory components. The module includes support for double-data-rate SDRAM (mobile DDR).

5.4.2.1

EMIF—DDR Mode—400 MHz

Table 5-20 and Table 5-21 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-28 through Figure 5-49). For timing parameters correspondence with JEDEC standard, see Table 5-25 and Table 5-26.

Table 5-19. EMIF Timing Conditions—DDR Mode

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input rise time

0.4

ns

tF

Input fall time

0.4

ns

Output Condition

CLOAD

Output load capacitance(1)

2

5

pF

(1) IO settings: sr[1:0] = 11.

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / High-speed I/O Buffers with Impedance, Slew Rate and Weak Driver

Settings section of the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

233

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-20. EMIF Timing Requirements—DDR Mode(3)(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DQ/DM/DQS Read Parameters

tdc(DQSI)

Duty cycle error, input clock

–125

125

–125

125

ps

lpddr2_ndqsX(1)

tj(DQSI)

Jitter standard deviation, input clock

0

0

0

0

ps

lpddr2_ndqsX(1)

DD300

tc(DQSI)

Cycle time, lpddr2_dqsX(1) and

2.5

5

ns

lpddr2_ndqsX(1)

DD301

tw(DQSIH)

Pulse duration, lpddr2_dqsX(1) and

0.38

0.55

0.38

0.55

DD100

lpddr2_ndqsX(1) high duration

DD301

tw(DQSIL)

Pulse duration, lpddr2_dqsX(1) and

0.38

0.55

0.38

0.55

DD100

lpddr2_ndqsX(1) low duration

DD303

td(DV-DQSI)

Delay time, lpddr2_dqsX(1) input

2.2

6.0

2.1

6.1

ns

transition after lpddr2_ck output

transition

DD304

tsu(DV-DQSI)

Setup time, lpddr2_dqY data valid

–0.04 *

–0.04 *

ns

before lpddr2_dqsX(1) reading transition

DD100 – 0.28

DD100 – 0.28

DD305

th(DQSI-DIV)

Hold time, lpddr2_dqY data valid after

0.38 * DD100 –

0.38 * DD100 –

ns

lpddr2_dqsX(1) reading transition

0.28

0.48

DD306

td(DQSIHZ-

Delay time, lpddr2_dqsX(1) low

0.9

0.9

DD100

DQSILZ)

impedance before lpddr2_dqsX(1) first

transition

DD307

td(DQSILZ-

Delay time, lpddr2_dqsX(1) high

0.38

0.38

DD100

DQSIHZ)

impedance after lpddr2_dqsX(1) last

transition

DD308

td(DQSILZ-

Delay time, lpddr2_dqsX(1) driven after

2.20

2.20

ns

CLKH)

lpddr2_ck transition

DD309

td(DQILZ-

Delay time, lpddr2_dqY driven after

2.11

1.87

ns

CLKH)

lpddr2_ck transition

DD310

td(clkH-

Delay time, lpddr2_dqsX(1) high

5.4

5.4

ns

DQSIHZ)

impedance after lpddr2_ck transition

DD311

td(clkH-DQIHZ) Delay time, lpddr2_dqY high impedance

5.84

6.06

ns

after lpddr2_ck transition

DQ/DM/DQS Boot Read Parameters

DD303b

tdb(DV-DQSI)

Delay time, lpddr2_dqsX(1) input

2.2

6.0

2.1

6.1

ns

transition after lpddr2_ck output

transition

DD304b

tsub(DV-DQSI)

Setup time, lpddr2_dqY data valid

1.2

1.2

ns

before lpddr2_dqsX(1) reading transition

DD305b

thb(DQSI-DIV)

Hold time, lpddr2_dqY data valid after

0.45 * DD100 –

0.45 * DD100 –

ns

lpddr2_dqsX(1) reading transition

1.2

1.2

(1) X = [3:0]

(2) Y = [31:0]

(3) In this table, LPDDR2 means LPDDR21 and LPDDR22. For more information, see Table 2-4.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

234

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-21. EMIF Switching Characteristics—DDR Mode(5)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

Output Clocks Parameters

tdc(clk)

Duty cycle error, output clock lpddr2_ck

–31

31

–63

63

ps

and lpddr2_nck

tj(clk)

Jitter standard deviation, output clock

–63

63

–125

125

ps

lpddr2_ck and lpddr2_nck

tdc(DQS)

Duty cycle error, output clock

–31

31

–63

63

ps

lpddr2_dqsX(1) and lpddr2_ndqsX(1)

tj(DQS)

Jitter standard deviation, output clock

–63

63

–125

125

ps

lpddr2_dqsX(1) and lpddr2_ndqsX(1)

tR(O)

Output signal rise time

400

400

ps

tF(O)

Output signal fall time

400

400

ps

DD100

tc(clk)

Cycle time, lpddr2_ck and lpddr2_nck

2.5

5

ns

DD101

tw(clkH)

Typical pulse duration, lpddr2_ck and

0.45

0.55

0.45

0.55

DD100

lpddr2_nck high duration

DD101

tw(clkL)

Typical pulse duration, lpddr2_ck and

0.45

0.55

0.45

0.55

DD100

lpddr2_nck low duration

CKE and Command Address Write Parameters

DD200

tw(CKE)

Pulse duration, lpddr2_cke high and low

3 * DD100

3 * DD100

ns

duration

DD201

td(clkL-CKE)

Delay time, lpddr2_ck low to lpddr2_cke

–0.16 *

0.16 *

–0.16 *

0.16 *

ns

DD100 +

DD100 –

DD100 +

DD100 –

0.05

0.05

0.05

0.05

DD202

td(clkL-NCS)

Delay time, lpddr2_ck low to lpddr2_ncs

–0.41 *

0.41 *

–0.41 *

0.41 *

ns

DD100 +

DD100 –

DD100 +

DD100 –

0.34

0.34

0.34

0.34

DD203

td(clk-CA)

Delay time, lpddr2_ck low to

0.29

DD101 –

0.6

DD101 –

ns

lpddr2_caZ(3)

0.29

0.6

DD204

tw(CA)

Pulse duration, lpddr2_caZ(3) high and

0.50

0.50

DD100

low duration

CKE and Command Boot Write Parameters

DD200b

tcb(clk)

Cycle time, lpddr2_ck and lpddr2_nck

2.5

5

ns

DD201b

tdb(clkL-CKE)

Delay time, lpddr2_ck low to lpddr2_cke

–0.16 *

0.16 *

–0.16 *

0.16 *

ns

DD100 +

DD100 –

DD100 +

DD100 –

0.05

0.05

0.05

0.05

DD202b

tdb(clkL-NCS)

Delay time, lpddr2_ck low to lpddr2_ncs

–0.41 *

0.41 *

–0.41 *

0.41 *

ns

DD100 +

DD100 –

DD100 +

DD100 –

0.34

0.34

0.34

0.34

DD203b

tdb(clk-CA)

Delay time, lpddr2_ck low to

1.15

DD101 –

1.15

DD101 –

ns

lpddr2_caZ(3)

1.15

1.15

DQ/DM/DQS Write Parameters

DD400

tc(DQSO)

Cycle time, lpddr2_dqsX(1) and

2.5

5

ns

lpddr2_ndqsX(1)

DD401

tw(DQSOH)

Pulse duration, lpddr2_dqsX(1) and

0.5

0.5

0.5

0.5

DD400

lpddr2_ndqsX(1) high duration

DD401

tw(DQSOL)

Pulse duration, lpddr2_dqsX(1) and

0.5

0.5

0.5

0.5

DD400

lpddr2_ndqsX(1) low duration

DD403

td(DQSO-

Delay time, lpddr2_dqsX(1) to

0.27

DD101 –

0.48

DD101 –

ns

DQO/DM)

lpddr2_dqY(2) and lpddr2_dmX(1)

0.27

0.48

DD404

td(CLK-DQSO)

Delay time, lpddr2_ck valid to

0.2 * DD100

DD101 –

0.2 * DD100

DD101 –

ns

lpddr2_dqsX(1) falling edge

0.2 * DD100

0.2 * DD100

DD405

td(clkV-DQSO)

Delay time, lpddr2_ck valid to first

0.75

1.25

0.75

1.25

DD100

lpddr2_dqsX(1) edge

DD406

td(DQSOHZ-

Delay time, lpddr2_dqsX(1) high

0.35

0.35

DD100

DQSOV)

impedance to lpddr2_dqsX(1) valid

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

235

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-21. EMIF Switching Characteristics—DDR Mode(5)(6) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DD407

td(DQSOV-

Delay time, lpddr2_dqsX(1) last edge to

0.4

0.4

DD100

DQSOHZ)

lpddr2_dqsX(1) high impedance state

DD408

tw(DQO/DM)

Pulse duralion, lpddr2_dqY(2) and

0.5

0.5

DD100

lpddr2_dmX(1) high/low duration

SDRAM Core Parameters

DD500

tc(ACT-ACT)s

Cycle time, ACTIVE to ACTIVE

DD508 +

DD508 +

ns

command

DD509

DD509

DD501

tw(SRL)s

Pulse duralion, lpddr2_cke during SELF

15

15

ns

REFRESH low duration

DD502

tc(SR-VAL)s

Cycle time, SELF REFRESH to VALID

DD514 + 10

DD514 + 10

ns

command

DD503

td(DPWDN)s

Delay time, POWER DOWN exit time

7.5

10

ns

DD504

td(PWDN)s

Delay time, DEEP POWER DOWN

500

500

µs

command

DD505

tc(RD-RD)s

Cycle time, READ to READ command

2

2

DD100

DD506

tc(RD-PRE)s

Cycle time, READ to PRECHARGE

7.5

10

ns

command

DD507

tc(ACT-RD)s

Cycle time, ACTIVE to READ command

18

18

ns

DD508

td(PRE)s

Delay time, PRECHARGE command (8-

18

18

ns

bank)

DD509

tc(ACT-PRE)s

Cycle time, ACTIVE to PRECHARGE

42

70000

42

70000

ns

command

DD510

td(WRREC)s

Delay time, WRITE recovery time

15

15

ns

DD511

tc(WR-RD)s

Cycle time, WRITE to READ command

7.5

10

ns

DD512

tc(ACTBA-

Cycle time, ACTIVE bank A to ACTIVE

10

10

ns

ACTBB)s

bank B command

DD513

tc(ACT-4B-

Cycle time, Four banks ACTIVE to

50

50

ns

ACT)s

ACTIVE command

DD514

tc(REF)s

Cycle time, Four banks REFRESH

A(4)

A(4)

ns

Command

NVM Core Parameters

DD601

tc(ACT-

Cycle time, ACTIVE to READ or WRITE

15

255

25

255

ns

RD/WR)n

command

DD602

tc(ACTBA-

Cycle time, ACTIVE bank A to ACTIVE

DD601

DD601

ns

ACTBB)n

bank B command

DD603

tc(ACT-ACT)n

Cycle time, ACTIVE to ACTIVE

DD601

DD601

ns

command

DD604

tc(CAS-CAS)n

Cycle time, CAS to CAS command

2

2

DD100

DD605

tc(WRREC-

Cycle time, WRITE recovery Time

15

15

ns

ACT)n

before ACTIVE

DD606

tc(WR-RD)n

Cycle time, WRITE to READ command

7.5

10

ns

DD607

tc(PRE-ACT)n

Cycle time, PRECHARGE to ACTIVE

3

3

DD100

command

DD608

tc(ACT-PRE)n

Cycle time, ACTIVE to PREACTIVE

DD601

DD601

ns

command

DD609

tc(EXPWDN-

Cycle time, EXIT POWER DOWN to

10

20

ns

VAL)n

next Valid command

Mode Register Parameters

DD700

td(MRW)

Delay time, MODE REGISTER WRITE

5

5

DD100

command

DD701

td(MRR)

Delay time, MODE REGISTER READ

2

2

DD100

command

ZQ Calibration Parameters

236

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-21. EMIF Switching Characteristics—DDR Mode(5)(6) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DD800

td(QINIT)

Delay time, Initialization Calibration

1

1

µs

command

DD801

td(QCL)

Delay time, Long Calibration command

360

360

ns

DD802

td(QCS)

Delay time, Short Calibration command

90

90

ns

DD803

td(QRESET)

Delay time, Calibration Reset command

50

50

ns

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) Per device density:

–

In the range [64 Mbits to 512 Mbits], density = 90 ns

–

In the range [1 Gbit to 4 Gbits], density = 130 ns

–

For 8 Gbits, density = 210 ns

(5) In this table, LPDDR2 means LPDDR21 and LPDDR22. For more information, see Table 2-4.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

5.4.2.2

EMIF—DDR Mode—466 MHz (Overdrive)

Table 5-23 and Table 5-24 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-28 through Figure 5-49). For timing parameters correspondence with JEDEC standard, see Table 5-25 and Table 5-26.

Table 5-22. EMIF Timing Conditions—DDR Mode

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input rise time

0.4

ns

tF

Input fall time

0.4

ns

Output Condition

CLOAD

Output load capacitance(1)

2

5

pF

(1) IO settings: sr[1:0] = 11

For more information, see the Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / High-speed I/O Buffers with Impedance, Slew Rate and Weak Driver Settings section of the OMAP4470 TRM.

Table 5-23. EMIF Timing Requirements—DDR Mode(3)(4)

NO.

PARAMETER

OPP119

OPP50, OPP100

UNIT

MIN

MAX

MIN

MAX

DQ/DM/DQS Read Parameters

tdc(DQSI)

Duty cycle error, input clock

–108

108

–108

108

ps

lpddr2_ndqsX(1)

tj(DQSI)

Jitter standard deviation, input clock

0

0

0

0

ps

lpddr2_ndqsX(1)

DD300

tc(DQSI)

Cycle time, lpddr2_dqsX(1) and

2.146

4.292

ns

lpddr2_ndqsX(1)

DD301

tw(DQSIH)

Pulse duration, lpddr2_dqsX(1) and

0.38

0.55

0.38

0.55

DD100

lpddr2_ndqsX(1) high duration

DD301

tw(DQSIL)

Pulse duration, lpddr2_dqsX(1) and

0.38

0.55

0.38

0.55

DD100

lpddr2_ndqsX(1) low duration

DD303

td(DV-DQSI)

Delay time, lpddr2_dqsX(1) input

2.3

5.9

2.1

6.1

ns

transition after lpddr2_ck output

transition

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

237

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-23. EMIF Timing Requirements—DDR Mode(3)(4) (continued)

NO.

PARAMETER

OPP119

OPP50, OPP100

UNIT

MIN

MAX

MIN

MAX

DD304

tsu(DV-DQSI)

Setup time, lpddr2_dqY(2) data valid

–0.07 *

–0.07 *

ns

before lpddr2_dqsX(1) reading transition

DD100 – 0.14

DD100 – 0.14

DD305

th(DQSI-DIV)

Hold time, lpddr2_dqY(2) data valid after

0.38 * DD100 –

0.38 * DD100 –

ns

lpddr2_dqsX(1) reading transition

0.26

0.45

DD306

td(DQSIHZ-

Delay time, lpddr2_dqsX(1) low

0.9

0.9

DD100

DQSILZ)

impedance before lpddr2_dqsX(1) first

transition

DD307

td(DQSILZ-

Delay time, lpddr2_dqsX(1) high

0.38

0.38

DD100

DQSIHZ)

impedance after lpddr2_dqsX(1) last

transition

DD308

td(DQSILZ-CLKH)

Delay time, lpddr2_dqsX(1) driven after

2.20

2.20

ns

lpddr2_ck transition

DD309

td(DQILZ-CLKH)

Delay time, lpddr2_dqY(2) driven after

2.14

1.87

ns

lpddr2_ck transition

DD310

td(clkH-DQSIHZ)

Delay time, lpddr2_dqsX(1) high

5.40

5.40

ns

impedance after lpddr2_ck transition

DD311

td(clkH-DQIHZ)

Delay time, lpddr2_dqY(2) high

5.81

6.02

ns

impedance after lpddr2_ck transition

DQ/DM/DQS Boot Read Parameters

DD303b

tdb(DV-DQSI)

Delay time, lpddr2_dqsX(1) input

2.3

5.9

2.1

6.1

ns

transition after lpddr2_ck output

transition

DD304b

tsub(DV-DQSI)

Setup time, lpddr2_dqY(2) data valid

1.2

1.2

ns

before lpddr2_dqsX(1) reading transition

DD305b

thb(DQSI-DIV)

Hold time, lpddr2_dqY(2) data valid after

0.45 * DD100 –

0.45 * DD100 –

ns

lpddr2_dqsX(1) reading transition

1.2

1.2

(1) X = [3:0]

(2) Y = [31:0]

(3) In this table, LPDDR2 means LPDDR21 and LPDDR22. For more information, see Table 2-4.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-24. EMIF Switching Characteristics—DDR Mode(5)(6)

NO.

PARAMETER

OPP119

OPP50, OPP100

UNIT

MIN

MAX

MIN

MAX

Output Clock Parameters

tdc(clk)

Duty cycle error, output clock

–27

27

–54

54

ps

lpddr2_ck and lpddr2_nck

tj(clk)

Jitter standard deviation, output clock

–54

54

–107

107

ps

lpddr2_ck and lpddr2_nck

tdc(DQS)

Duty cycle error, output clock

–27

27

–54

54

ps

lpddr2_dqsX(1) and lpddr2_ndqsX(1)

tj(DQS)

Jitter standard deviation, output clock

–54

54

–107

107

ps

lpddr2_dqsX(1) and lpddr2_ndqsX(1)

tR(O)

Output signal rise time

400

400

ps

tF(O)

Output signal fall time

400

400

ps

DD100

tc(clk)

Cycle time, lpddr2_ck and lpddr2_nck

2.146

4.292

ns

DD101

tw(clkH)

Typical pulse duration, lpddr2_ck and

0.45

0.55

0.45

0.55

DD100

lpddr2_nck high duration

DD101

tw(clkL)

Typical pulse duration, lpddr2_ck and

0.45

0.55

0.45

0.55

DD100

lpddr2_nck low duration

CKE and Command Address Write Parameters

DD200

tw(CKE)

Pulse duration, lpddr2_cke high and

3 * DD100

3 * DD100

ns

low duration

238

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-24. EMIF Switching Characteristics—DDR Mode(5)(6) (continued)

NO.

PARAMETER

OPP119

OPP50, OPP100

UNIT

MIN

MAX

MIN

MAX

DD201

td(clkL-CKE)

Delay time, lpddr2_ck low to

–0.16 *

0.16 *

–0.16 *

0.16 *

ns

lpddr2_cke

DD100 +

DD100 –

DD100 +

DD100 –

0.04

0.04

0.04

0.04

DD202

td(clkL-NCS)

Delay time, lpddr2_ck low to

–0.41 *

0.41 *

–0.41 *

0.41 *

ns

lpddr2_ncs

DD100 +

DD100 –

DD100 +

DD100 –

0.29

0.29

0.29

0.29

DD203

td(clk-CA)

Delay time, lpddr2_ck low to

0.25

DD101 –

0.52

DD101 –

ns

lpddr2_caZ(3)

0.25

0.52

DD204

tw(CA)

Pulse duration, lpddr2_caZ(3) high and

0.50

0.50

DD100

low duration

CKE and Command Boot Write Parameters

DD200b

tcb(clk)

Cycle time, lpddr2_ck and lpddr2_nck

2.146

4.292

ns

DD201b

tdb(clkL-CKE)

Delay time, lpddr2_ck low to

–0.16 *

0.16 *

–0.16 *

0.16 *

ns

lpddr2_cke

DD100 +

DD100 –

DD100 +

DD100 –

0.04

0.04

0.04

0.04

DD202b

tdb(clkL-NCS)

Delay time, lpddr2_ck low to

–0.41 *

0.41 *

–0.41 *

0.41 *

ns

lpddr2_ncs

DD100 +

DD100 –

DD100 +

DD100 –

0.29

0.29

0.29

0.29

DD203b

tdb(clk-CA)

Delay time, lpddr2_ck low to

1.15

DD101 –

1.15

DD101 –

ns

lpddr2_caZ(3)

1.15

1.15

DQ/DM/DQS Write Parameters

DD400

tc(DQSO)

Cycle time, lpddr2_dqsX(1) and

2.146

4.292

ns

lpddr2_ndqsX(1)

DD401

tw(DQSOH)

Pulse duration, lpddr2_dqsX(1) and

0.5

0.5

0.5

0.5

DD400

lpddr2_ndqsX(1) high duration

DD401

tw(DQSOL)

Pulse duration, lpddr2_dqsX(1) and

0.5

0.5

0.5

0.5

DD400

lpddr2_ndqsX(1) low duration

DD403

td(DQSO-

Delay time, lpddr2_dqsX(1) to

0.235

DD101 –

0.45

DD101 –

ns

DQO/DM)

lpddr2_dqY(2) and lpddr2_dmX(1)

0.235

0.45

DD404

td(DV-DQSO)

Delay time, lpddr2_dqsX(1) valid after

–0.24 *

0.24 *

–0.24 *

0.24 *

ns

lpddr2_ck transition

DD100 +

DD100 –

DD100 +

DD100 –

0.15

0.15

0.15

0.15

DD405

td(clkV-DQSO)

Delay time, lpddr2_ck valid to first

0.75

1.25

0.75

1.25

ns

lpddr2_dqsX(1) edge

DD406

td(DQSOHZ-

Delay time, lpddr2_dqsX(1) high

0.35

0.35

DD100

DQSOV)

impedance to lpddr2_dqsX(1) valid

DD407

td(DQSOV-

Delay time, lpddr2_dqsX(1) last edge

0.4

0.4

DD100

DQSOHZ)

to lpddr2_dqsX(1) high impedance

state

DD408

tw(DQO/DM)

Pulse duralion, lpddr2_dqY(2) and

0.5

0.5

DD100

lpddr2_dmX(1) high/low duration

SDRAM Core Parameters

DD500

tc(ACT-ACT)s

Cycle time, ACTIVE to ACTIVE

DD508 +

DD508 +

ns

command

DD509

DD509

DD501

tw(SRL)s

Pulse duralion, lpddr2_cke during

15

15

ns

SELF REFRESH low duration

DD502

tc(SR-VAL)s

Cycle time, SELF REFRESH to VALID

DD514 + 10

DD514 + 10

ns

command

DD503

td(DPWDN)s

Delay time, POWER DOWN exit time

7.5

10

ns

DD504

td(PWDN)s

Delay time, DEEP POWER DOWN

500

500

μs

command

DD505

tc(RD-RD)s

Cycle time, READ to READ command

2

2

DD100

DD506

tc(RD-PRE)s

Cycle time, READ to PRECHARGE

7.5

9

ns

command

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

239

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-24. EMIF Switching Characteristics—DDR Mode(5)(6) (continued)

NO.

PARAMETER

OPP119

OPP50, OPP100

UNIT

MIN

MAX

MIN

MAX

DD507

tc(ACT-RD)s

Cycle time, ACTIVE to READ

18

18

ns

command

DD508

td(PRE)s

Delay time, PRECHARGE command

18

18

ns

(8-bank)

DD509

tc(ACT-PRE)s

Cycle time, ACTIVE to PRECHARGE

42

70000

42

70000

ns

command

DD510

td(WRREC)s

Delay time, WRITE recovery time

15

15

ns

DD511

tc(WR-RD)s

Cycle time, WRITE to READ

7.5

10

ns

command

DD512

tc(ACTBA-

Cycle time, ACTIVE bank A to

10

10

ns

ACTBB)s

ACTIVE bank B command

DD513

tc(ACT-4B-ACT)s

Cycle time, Four banks ACTIVE to

50

50

ns

ACTIVE command

DD514

tc(REF)s

Cycle time, Four banks REFRESH

A(4)

A(4)

ns

Command

NVM Core Parameters

DD601

tc(ACT-RD/WR)n

Cycle time, ACTIVE to READ or

15

255

25

255

ns

WRITE command

DD602

tc(ACTBA-

Cycle time, ACTIVE bank A to

DD601

DD601

ns

ACTBB)n

ACTIVE bank B command

DD603

tc(ACT-ACT)n

Cycle time, ACTIVE to ACTIVE

DD601

DD601

ns

command

DD604

tc(CAS-CAS)n

Cycle time, CAS to CAS command

2

2

DD100

DD605

tc(WRREC-ACT)n

Cycle time, WRITE recovery Time

15

15

ns

before ACTIVE

DD606

tc(WR-RD)n

Cycle time, WRITE to READ

7.5

10

ns

command

DD607

tc(PRE-ACT)n

Cycle time, PRECHARGE to ACTIVE

3

3

DD100

command

DD608

tc(ACT-PRE)n

Cycle time, ACTIVE to PREACTIVE

DD601

DD601

ns

command

DD609

tc(EXPWDN-VAL)n Cycle time, EXIT POWER DOWN to

10

20

ns

next Valid command

Mode Register Parameters

DD700

td(MRW)

Delay time, MODE REGISTER WRITE

5

5

DD100

command

DD701

td(MRR)

Delay time, MODE REGISTER READ

2

2

DD100

command

ZQ Calibration Parameters

DD800

td(QINIT)

Delay time, Initialization Calibration

1

1

μs

command

DD801

td(QCL)

Delay time, Long Calibration command

360

360

ns

DD802

td(QCS)

Delay time, Short Calibration

90

90

ns

command

DD803

td(QRESET)

Delay time, Calibration Reset

50

50

ns

command

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) Per device density:

–

In the range [64 Mbits to 512 Mbits], density = 90 ns

–

In the range [1 Gbit to 4 Gbits], density = 130 ns

–

For 8 Gbits, density = 210 ns

(5) In this table, LPDDR2 means LPDDR21 and LPDDR22. For more information, see Table 2-4.

240

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(6) See DM Operating Condition Addendum for CORE OPP voltages.

DD306

DD300

DD310

DD308

DD301

DD301

DD307

lpddr2_dqsX

DD302

DD302

DD302

DD302

lpddr2_ndqsX

DD305

DD305

DD309

DD304

DD304

pddr2_dY

l

.dmX

DIN A0

DIN A1

DIN A2

DIN A3

DD311

lpddr2_ck

DD303_MIN

lpddr2_dqsX

DD303_MAX

lpddr2_dqsX

SWPS040-021

Figure 5-28. EMIF—DDR Mode—DQ / DM / DQS Read Parameters(1)(2)

(1) X = [3:0]

(2) Y = [31:0]

lpddr2_dqsX

lpddr2_ndqsX

DD305b

DD305b

DD304b

DD304b

lpddr2_dY.dmX

DIN A0

DIN A1

DIN A2

DIN A3

lpddr2_ck

DD303b_MIN

lpddr2_dqsX

DD303b_MAX

lpddr2_dqsX

SWPS040-022

Figure 5-29. EMIF—DDR Mode—DQ / DM / DQS Boot Read Parameters(1)(2)

(1) X = [3:0]

(2) Y = [31:0]

DD100

DD101

DD101

lpddr2_ck

DD102

DD102

DD102

DD102

lpddr2_nck

SWPS040-023

Figure 5-30. EMIF—DDR Mode—Output Clock Parameters

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

241

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

DD400

DD401

DD401

lpddr2_dqsX

DD402

DD402

DD402

DD402

lpddr2_ndqsX

DD406

DD407

lpddr2_dqsX

DD403

DD403

DD403

DD403

Ipddr2_dY.dmX

DOUT A0

DOUT A1

DOUT A2

DOUT A3

DD408

lpddr2_ck

DD405

DD404(max)

lpddr2_dqsX

DD404(min)

SWPS045-010

Figure 5-31. EMIF—DDR Mode—DQ / DM / DQS Write Parameters(1)(2)

(1) X = [3:0]

(2) Y = [31:0]

lpddr2_ck

lpddr2_nck

DD201

DD201

lpddr2_cke

lpddr2_ck

lpddr2_nck

DD202

DD202

DD202

lpddr2_ncs

DD203

DD203

DD203

DD203

DD204

lpddr2_caZ

CA Rise

CA Fall

CA Rise

CA Fall

CA Rise

CA Fall

CA Rise

CA Fall

DD204

[Cmd]

Nop

Command

Nop

CA Rise

CA Fall

SWPS040-025

Figure 5-32. EMIF—DDR Mode—CKE and Command Address Write Parameters(1)

(1) Z = [9:0]

242

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

DD200b

lpddr2_ck

lpddr2_nck

DD201b

DD201b

lpddr2_cke

lpddr2_ck

lpddr2_nck

DD202b

DD202b

DD202b

lpddr2_ncs

DD203b

DD203b

DD203b

DD203b

lpddr2_caZ

CA Rise

CA Fall

CA Rise

CA Fall

CA Rise

CA Fall

CA Rise

CA Fall

[Cmd]

Nop

Command

Nop

CA Rise

CA Fall

SWPS040-026

Figure 5-33. EMIF—DDR Mode—CKE and Command Boot Write Parameters(1)

(1) Z = [9:0]

lpddr2_ck

lpddr2_nck

lpddr2_cke

lpddr2_ncs

DD501

DD502

[Cmd]

Valid

Enter SR

Nop

Exit SR

Nop

Nop

Valid

SWPS040-027

Figure 5-34. EMIF—DDR Mode—SDRAM Core Parameters—Self-Refresh Command(1)(2)(3)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

lpddr2_ck

lpddr2_nck

lpddr2_cke

DD503

DD200

DD200

lpddr2_ncs

[Cmd]

Valid

Enter PD

Nop

Exit PD

Nop

Valid

Valid

SWPS040-028

Figure 5-35. EMIF—DDR Mode—SDRAM Core Parameters—Power-Down Exit Time Command(1)(2)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

243

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Enter Deep Power-Down mode

Exit Deep Power-Down mode

lpddr2_ck

lpddr2_nck

lpddr2_cke

DD504

lpddr2_ncs

[Cmd]

Nop

Enter DPD

Nop

Exit PD

Nop

RESET

SWPS040-029

Figure 5-36. EMIF—DDR Mode—SDRAM Core Parameters—Deep Power-Down Command(1)(2)(3)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

lpddr2_ck

lpddr2_nck

DD505

lpddr2_caZ

CA1

CA2

CA3

CA4

[Cmd]

Read

Nop

Read

Nop

SWPS040-030

Figure 5-37. EMIF—DDR Mode—SDRAM Core Parameters—Read to Read Command(1)(2)(3)(4)(5)(6)(7)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = Bank N Column Address A

(5) CA2 = Column Address A

(6) CA3 = Bank N Column Address B

(7) CA4 = Column Address B

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

CA3

[Cmd]

Read

Nop

Nop

Nop

Precharge

Nop

DD506

lpddr2_dqsX

lpddr2_ndqsX

lpddr2_dY

DIN A0 DIN A1

DIN A2

DIN A3

SWPS040-031

Figure 5-38. EMIF—DDR Mode—SDRAM Core Parameters—Read to Precharge(1)(2)(3)(4)(5)(6)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = Bank M Column Address A

(5) CA2 = Column Address A

244

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(6) CA3 = Bank M

Read Begins

DD500

DD509

DD507

DD512

DD508

DD514

DD514

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

CA3

CA4

CA5

CA6

CA7

[Cmd]

Activate

Nop

Activate

Read

Precharge

Nop

Nop

REFab

Nop

REFab

Nop

ANY

SWPS040-032

Figure 5-39. EMIF—DDR Mode—SDRAM Core Parameters—Active to Read, Precharge, Active to

Precharge, Write, Write to Read, Active Bank A to Active Bank B Commands(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = Bank A Row Address

(5) CA2 = Row Address

(6) CA3 = Bank B Row Address

(7) CA4 = Row Address

(8) CA5 = Bank A Column Address

(9) CA6 = Column Address

(10) CA7 = Bank A

Completion of Burst Write

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

CA3

[Cmd]

Write

Nop

Nop

Nop

Nop

Precharge

Nop

DD405_MAX

DD510

lpddr2_dqsX

lpddr2_ndqsX

lpddr2_dY

DOUT A0

DOUT A1

DOUT A2

DOUT A3

SWPS040-033

Figure 5-40. EMIF—DDR Mode—SDRAM Core Parameters—Write Recovery Time(1)(2)(3)(4)(5)(6)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = Bank A Column Address A

(5) CA2 = Column Address

(6) CA3 = Bank A

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

245

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Completion of Burst Write

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

CA3

CA4

[Cmd]

Write

Nop

Nop

Nop

Nop

Nop

Read

DD606

DD511

lpddr2_dqsX

lpddr2_ndqsX

lpddr2_dZ

DOUT A0

DOUT A1

DOUT A2

DOUT A3

SWPS040-034

Figure 5-41. EMIF—DDR Mode—SDRAM Core Parameters—Write to Read Command(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1[SDRAM DD511] = Bank M Column Address A

(5) CA2[SDRAM DD511] = Column Address A

(6) CA3[SDRAM DD511] = Bank N Column Address B

(7) CA4[SDRAM DD511] = Column Address B

(8) CA1[NVM DD606] = RDB M Column Address A

(9) CA2[NVM DD606] = Column Address A

(10) CA3[NVM DD606] = RDB N Column Address B

(11) CA4[NVM DD606] = Column Address B

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA1

CA2

CA2

CA3

CA3

CA4

CA4

CA5

CA5

DD512

DD512

DD512

DD513

[Cmd]

ACT

Nop

ACT

Nop

ACT

Nop

ACT

Nop

Nop

Nop

ACT

Nop

SWPS040-035

Figure 5-42. EMIF—DDR Mode—SDRAM Core Parameters—Active to Active Command(1)(2)(3)(4)(5)(6)(7)(8)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = Bank A

(5) CA2 = Bank B

(6) CA3 = Bank C

(7) CA4 = Bank D

(8) CA5 = Bank E

246

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

DD603

DD601

DD607

DD602

DD608

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

CA3

CA2

CA4

CA2

CA5

CA6

CA3

CA2

CA1

CA2

[Cmd]

Preactive

Nop

Activate

Nop

Activate

Read

Nop

Activate

Nop

Preactive

SWPS040-036

Figure 5-43. EMIF—DDR Mode—NVM Core Parameters—Active to Read or Write, Active Bank A to Active

Bank B, Active to Active, Precharge to Active, Active to Preactive Commands(1)(2)(3)(4)(5)(6)(7)(8)(9)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = RAB A Row Address

(5) CA2 = Row Address

(6) CA3 = RB A Row Address

(7) CA4 = RB B Row Address

(8) CA5 = RDB A Column Address

(9) CA6 = Column Address

Completion of Burst Write

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

CA3

CA4

[Cmd]

Write

Nop

Nop

Nop

Nop

Nop

Activate

DD605

lpddr2_dqsX

lpddr2_ndqsX

lpddr2_dY

DOUT A0

DOUT A1

DOUT A2

DOUT A3

SWPS040-037

Figure 5-44. EMIF—DDR Mode—NVM Core Parameters—Write Recovery Time Before Active(1)(2)(3)(4)(5)(6)(7)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = RDB A Column Address

(5) CA2 = Column Address

(6) CA3 = RB A Row Address

(7) CA4 = Row Address

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

247

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

CA3

CA4

[Cmd]

Write

Nop

Write

Nop

DD604

lpddr2_dqsX

lpddr2_ndqsX

lpddr2_dY

DOUT A0

DOUT A1

DOUT A2

DOUT A3

SWPS040-038

Figure 5-45. EMIF—DDR Mode—NVM Core Parameters—CAS to CAS(1)(2)(3)(4)(5)(6)(7)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

(4) CA1 = RDB M Column Address A

(5) CA2 = Column Address A

(6) CA3 = RDB N Column Address B

(7) CA4 = Column Address B

lpddr2_ck

lpddr2_nck

lpddr2_cke

lpddr2_ncs

DD609

[Cmd]

Valid

Enter PD

Nop

Exit PD

Nop

Valid

Valid

SWPS040-039

Figure 5-46. EMIF—DDR Mode—NVM Core Parameters—Exit Power-Down to Next Valid Command(1)(2)(3)

(1) X = [3:0]

(2) Y = [31:0]

(3) Z = [9:0]

MRW=Mode_Register_Write_Cmd

lpddr2_ck

lpddr2_nck

DD700

DD700

lpddr2_caZ

CA1

CA2

CA1

CA2

[Cmd]

MRW

MRW

ANY

SWPS040-040

Figure 5-47. EMIF—DDR Mode—Mode Register Parameters—Write Command(1)(2)(3)

(1) Z = [9:0]

(2) CA1 = MR Address

(3) CA2 = MR Data

248

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

MRR=Mode_Register_Read_Cmd

lpddr2_ck

lpddr2_nck

DD701

DD701

lpddr2_caZ

CA1

CA1

CA2

CA2

[Cmd]

MRR

MRR

ANY

SWPS040-041

Figure 5-48. EMIF—DDR Mode—Mode Register Parameters—Read Command(1)(2)(3)

(1) Z = [9:0]

(2) CA1 = Register A

(3) CA2 = Register B

DD800

DD801

DD802

DD803

lpddr2_ck

lpddr2_nck

lpddr2_caZ

CA1

CA2

[Cmd]

MRW

ANY

SWPS040-042

Figure 5-49. EMIF—DDR Mode—ZQ Calibration Parameters(1)(2)(3)

(1) Z = [9:0]

(2) CA1 = MR Address

(3) CA2 = MR Data

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

249

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-25. LPDDR2 Timing Requirements Correspondence Between Data Manual and LPDDR2 JEDEC

Standard—(JESD209-2A)(3)

TIMINGS PARAMETERS

JEDEC STANDARD PARAMETERS

REF.

DESCRIPTION

REF.

DESCRIPTION

DD300

tc(DQSI)

Cycle time, lpddr2_dqsx(1) and lpddr2_ndqsx(1)

tCK(avg)

Average clock period

DD301

tw(DQSIH)

Pulse duration, lpddr2_dqsx(1) and lpddr2_ndqsx(1)

tQSH

DQS output high pulse width

high duration

DD301

tw(DQSIL)

Pulse duration, lpddr2_dqsx(1) and lpddr2_ndqsx(1) low tQSL

DQS output low pulse width

duration

DD302

tsk(DQSI-NDQSI)

Skew , lpddr2_dqsx(1) edge to opposite

VIX

Crossing point differential skew

lpddr2_ndqsx(1) edge

DD303

td(DV-DQSI)

Delay time, lpddr2_dqsx(1) input transition after

tDQSCK

DQS output access time from CK

lpddr2_ck output transition

/ nCK

DD304

tsu(DV-DQSI)

Setup time, lpddr2_dqy(2) data valid before

tDQSQ

DQS - DQ skew

lpddr2_dqsx(1) reading transition

DD305

th(DQSI-DIV)

Hold time, lpddr2_dqy(2) data valid after lpddr2_dqsx(1)

tQH / tQHS

DQ output hold time from DQS /

reading transition

Data hold skew factor

DD306

td(DQSIHZ-DQSILZ)

Delay time, lpddr2_dqsx(1) low impedance before

tRPRE

Read preamble

lpddr2_dqsx(1) first transition

DD307

td(DQSILZ-DQSIHZ)

Delay time, lpddr2_dqsx(1) high impedance after

tRPST

Read postamble

lpddr2_dqsx(1) last transition

DD308

td(DQSILZ-CLKH)

Delay time, lpddr2_dqsx(1) driven after lpddr2_ck

tLZ(DQS)

DQS low-Z from clock

transition

DD309

td(DQILZ-CLKH)

Delay time, lpddr2_dqy(2) driven after lpddr2_ck

tLZ(DQ)

DQ low-Z from clock

transition

DD310

td(clkH-DQSIHZ)

Delay time, lpddr2_dqsx(1) high impedance after

tHZ(DQS)

DQS high-Z from clock

lpddr2_ck transition

DD311

td(clkH-DQIHZ)

Delay time, lpddr2_dqy(2) high impedance after

tHZ(DQ)

DQ high-Z from clock

lpddr2_ck transition

DD303b

tdb(DV-DQSI)

Delay time, lpddr2_dqsx(1) input transition after

tDQSCKb

DQS output access time from CK

lpddr2_ck output transition

/ nCK

DD304b

tsub(DV-DQSI)

Setup time, lpddr2_dqy(2) data valid before

tDQSQb

DQS - DQ skew

lpddr2_dqsx(1) reading transition

DD305b

thb(DQSI-DIV)

Hold time, lpddr2_dqy(2) data valid after lpddr2_dqsx(1)

tQHSb

DQ output hold time from DQS /

reading transition

Data hold skew factor

(1) x = [3:0]

(2) y = [31:0]

(3) The timing correspondence in this table means that a system equation exists between the Data Manual parameters and the JEDEC

ones.

Table 5-26. LPDDR2 Switching Characteristics Correspondence Between Data Manual and LPDDR2

JEDEC Standard—(JESD209-2A)(4)

TIMING PARAMETERS

JEDEC STANDARD PARAMETERS

REF.

DESCRIPTION

REF.

DESCRIPTION

tdc(clk)

Duty cycle error, output clock lpddr2_ck and

tJIT(duty)

Duty cycle jitter

lpddr2_nck

tj(clk)

Jitter standard deviation, output clock lpddr2_ck and

tJIT(per)

Clock period jitter

lpddr2_nck

tdc(DQS)

Duty cycle error, output clock lpddr2_dqsx(1) and

tJIT(duty)

Duty cycle jitter

lpddr2_ndqsx(1)

tj(DQS)

Jitter standard deviation, output clock lpddr2_dqsx(1)

tJIT(per)

Clock period jitter

and lpddr2_ndqsx(1)

DD100

tc(clk)

Cycle time, lpddr2_ck and lpddr2_nck

tCK

Average clock period

DD101

tw(clkH)

Typical pulse duration, lpddr2_ck and lpddr2_nck high

tCH

Average high pulse width

duration

250

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-26. LPDDR2 Switching Characteristics Correspondence Between Data Manual and LPDDR2

JEDEC Standard—(JESD209-2A)(4) (continued)

TIMING PARAMETERS

JEDEC STANDARD PARAMETERS

REF.

DESCRIPTION

REF.

DESCRIPTION

DD101

tw(clkL)

Typical pulse duration, lpddr2_ck and lpddr2_nck low

tCL

Average low pulse width

duration

DD102

tsk(clk-Nclk)

Skew , lpddr2_ck edge to opposite lpddr2_nck edge

VIX

Crossing point differential skew

DD200

tw(CKE)

Pulse duration, lpddr2_cke high and low duration

tCKE

CKE minimum pulse width (high

and low pulse width)

DD201

td(clkL-CKE)

Delay time, lpddr2_ck low to lpddr2_cke

tIHCKE /

CKE input setup / hold time

tISCKE

DD202

td(clkL-NCS)

Delay time, lpddr2_ck low to lpddr2_ncs

tIH / tIS

Address and control input

setup/hold time

DD203

td(clk-CA)

Delay time, lpddr2_ck low to lpddr2_caz(3)

tIH / tIS

Address and control input

setup/hold time

DD204

tw(CA)

Pulse duration, lpddr2_caz(3) high and low duration

tIPW

Adress and control input pulse

width

DD200b

tcb(clk)

Cycle time, lpddr2_ck and lpddr2_nck

tCKb

Clock cycle time

DD201b

tdb(clkL-CKE)

Delay time, lpddr2_ck low to lpddr2_cke

tISCKEb /

CKE input setup/hold time

tIHCKEb

DD202b

tdb(clkL-NCS)

Delay time, lpddr2_ck low to lpddr2_ncs

tISb / tIHb

Address and control input setup /

hold time

DD203b

tdb(clk-CA)

Delay time, lpddr2_ck low to lpddr2_caz(3)

tISb / tIHb

Address and control input setup /

hold time

DD400

tc(DQSO)

Cycle time, lpddr2_dqsx(1) and lpddr2_ndqsx(1)

tCK

Clock period jitter

DD401

tw(DQSOH)

Pulse duration, lpddr2_dqsx(1) and lpddr2_ndqsx(1)

tDQSH

DQS input high-level width

high duration

DD401

tw(DQSOL)

Pulse duration, lpddr2_dqsx(1) and lpddr2_ndqsx(1) low tDQSL

DQS input low-level width

duration

DD402

tsk(DQSO-NDQSO)

Skew , lpddr2_dqsx(1) edge to opposite

VIX

Crossing point differential skew

lpddr2_ndqsx(1) edge

DD403

td(DQSO-DQO/DM)

Delay time, lpddr2_dqsx(1) to lpddr2_dqy(2) and

tDS / tDH

DQ and DM input setup/hold time

lpddr2_dmx(1)

DD404

td(DV-DQSO)

Delay time, lpddr2_dqsx(1) valid after lpddr2_ck

tDSS / tDSH

DQS falling edge to CK setup /

transition

hold time

DD405

td(clkV-DQSO)

Delay time, lpddr2_ck valid to first lpddr2_dqsx(1) edge

tDQSS

Write command to first DQS

latching transition

DD406

td(DQSOHZ-DQSOV)

Delay time, lpddr2_dqsx(1) high impedance to

tWPRE

Write pretamble

lpddr2_dqsx(1) valid

DD407

td(DQSOV-DQSOHZ)

Delay time, lpddr2_dqsx(1) last edge to lpddr2_dqsx(1)

tWPST

Write postamble

high impedance state

DD408

tw(DQO/DM)

Pulse duralion, lpddr2_dqy(2) and lpddr2_dmx(1) high /

tDIPW

DQ qnd DM output pulse width

low duration

DD500

tc(ACT-ACT)s

Cycle time, ACTIVE to ACTIVE command

tRC

ACTIVE to ACTIVE command

period

DD501

tw(SRL)s

Pulse duralion, lpddr2_cke during SELF REFRESH

tCKESR

CKE MIN. pulse width during

low duration

self-refresh (low pulse width

during self-refresh)

DD502

tc(SR-VAL)s

Cycle time, SELF REFRESH to VALID command

tXSR

Self refresh exit to next valid

command delay

DD503

td(DPWDN)s

Delay time, POWER DOWN exit time

tXP

Exit power down to next valid

command delay

DD504

td(PWDN)s

Delay time, DEEP POWER DOWN command

tDPD

MINimun deep power down time

DD505

tc(RD-RD)s

Cycle time, READ to READ command

tCCD

LPDDR2-S4 CAS to CAS delay

DD506

tc(RD-PRE)s

Cycle time, READ to PRECHARGE command

tRTP

Internal read to precharge

command delay

DD507

tc(ACT-RD)s

Cycle time, ACTIVE to READ command

tRCD

RAS to CAS delay

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

251

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-26. LPDDR2 Switching Characteristics Correspondence Between Data Manual and LPDDR2

JEDEC Standard—(JESD209-2A)(4) (continued)

TIMING PARAMETERS

JEDEC STANDARD PARAMETERS

REF.

DESCRIPTION

REF.

DESCRIPTION

DD508

td(PRE)s

Delay time, PRECHARGE command (8-bank)

tRPab (8-bank)

Row precharge time (all banks)

DD509

tc(ACT-PRE)s

Cycle time, ACTIVE to PRECHARGE command

tRAS

Row active time

DD510

td(WRREC)s

Delay time, WRITE recovery time

tWR

Write recovery time

DD511

tc(WR-RD)s

Cycle time, WRITE to READ command

tWTR

Internal write to read command

delay

DD512

tc(ACTBA-ACTBB)s

Cycle time, ACTIVE bank A to ACTIVE bank B

tRRD

Active bank A to active bank B

command

DD513

tc(ACT-4B-ACT)s

Cycle time, four banks ACTIVE to ACTIVE command

tFAW

Four bank activate window

DD514

tc(REF)s

Cycle time, four banks REFRESH Command

tRFCab

Refresh cycle time

DD601

tc(ACT-RD/WR)n

Cycle time, ACTIVE to READ or WRITE command

tRCD /

Activate to read / write command

tRCDMIN

period

DD602

tc(ACTBA-ACTBB)n

Cycle time, ACTIVE bank A to ACTIVE bank B

tRRD

Activate to activate command

command

period (different row buffer)

DD603

tc(ACT-ACT)n

Cycle time, ACTIVE to ACTIVE command

tRC

Activate to activate command

period (same row buffer)

DD604

tc(CAS-CAS)n

Cycle time, CAS to CAS command

tCCD

CAS to CAS delay

DD605

tc(WRREC-ACT)n

Cycle time, WRITE recovery Time before ACTIVE

tWRA

Write recovery time before

activate

DD606

tc(WR-RD)n

Cycle time, WRITE to READ command

tWTR

Internal write to read command

delay

DD607

tc(PRE-ACT)n

Cycle time, PRECHARGE to ACTIVE command

tRP

Preactive to activate command

period

DD608

tc(ACT-PRE)n

Cycle time, ACTIVE to PREACTIVE command

tRAS

Activate to preactive command

period

DD609

tc(EXPWDN-VAL)n

Cycle time, EXIT POWER DOWN to next valid

tXP

Exit power down to next valid

command

command delay

DD700

td(MRW)

Delay time, MODE REGISTER WRITE command

tMRW

MODE REGISTER write

command period

DD701

td(MRR)

Delay time, MODE REGISTER READ command

tMRR

MODE REGISTER read

command period

DD800

td(QINIT)

Delay time, initialization calibration command

tZQINIT

Initialization calibration time

DD801

td(QCL)

Delay time, long calibration command

tZQCL

Long calibration time

DD802

td(QCS)

Delay time, short calibration command

tZQCS

Short calibration time

DD803

td(QRESET)

Delay time, calibration reset command

tZQRESET

Calibration reset time

(1) x = [3:0]

(2) y = [31:0]

(3) z = [9:0]

(4) The timing correspondence in this table means that a system equation exists between the Data Manual parameters and the JEDEC

ones.

5.5

Multimedia Interfaces

5.5.1

Camera Interface

The camera subsystem supports most of the raw image sensors available in the market. It contains two

serial interfaces compatible with the CCP, MIPI® CSI1, and CSI2 protocols.

The main serial interface, CSI21, supports up to 4 data lanes (824 Mb/s maximum with 4 data lanes (412

MHz), 1Gb/s maximum with 3, 2, or 1 data lane(s) (500 MHz)) using CSI2 MIPI® standard.

The secondary CSI22 interface provides both CSI2 and CCP2 / CSI1 modes:

•

CSI2 at 500 MHz (1 Gbps) in double data rate (DDR) mode

252

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

•

CCP2 at 325 MHz (650 Mbps) in double data rate (DDR) mode

•

CSI1 at 208 MHz (208 Mbps) in single data rate (SDR) mode

5.5.1.1

Camera Serial Interface (CSI2)

CSI2 camera serial interface is a MIPI® (MIPI® CSI2) D-PHY compliant interface connecting a digital

camera module and a mobile phone application. This interface is made of three differential lanes, each of

them being configurable for carrying data or clock. The polarity of each wire of a lane is also configurable.

5.5.1.1.1 CSI21 and CSI22—High-Speed Mode

Table 5-28 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-50).

NOTE

If the skew degradation due to the interconnect (from the output transmitter ball to the input

receiver ball) between the clock and the data lanes is less than ±170 ps (instead of ±200 ps

in the MIPI D-PHY specification) then 1Gbps per data lane is achievable with 4 data lanes at

OPP100 operating point. This must be met for an interconnect length less than 10 cm.

Table 5-27. CSI21 and CSI22 Timing Conditions—High-Speed Mode(1)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions: Up to 3 data lanes

tR

Input signal rise time(2)

0.135

0.4 * tUI(INST,MIN)

ns

tF

Input signal fall time(2)

0.135

0.4 * tUI(INST,MIN)

ns

Input Conditions: 4 data lanes

tR

Input signal rise time(2)

0.166

0.4 * tUI(INST,MIN)

ns

tF

Input signal fall time(2)

0.166

0.4 * tUI(INST,MIN)

ns

(1) For more information about tUI(INST,MIN) timing, see the CS6 parameter defined in Table 5-28.

(2) Rise time or fall time are evaluated between differential input high threshold VIDTH and differential input low threshold VIDTL.

For more information about VIDTH and VIDTL values, please see the MIPI D-PHY standard v1.0, High-Speed Receiver section.

(3) For more information on the PCB requirements, see Section A.4.3, MIPI D-PHY PCB Guidelines in OMAP4.

Table 5-28. CSI21 and CSI22 Timing Requirements—High-Speed Mode(2)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

Up to 3 Data Lanes

CS1

1 / tc(clk)

Frequency, input clock period

500

400

MHz

CS2, CS3

tUI(NOM)

Minimum unit interval

1.0(3)

1.25(3)

ns

CS6

tUI(INST,MIN)

Minimum instantaneous bit duration

0.9(4)

1.12(4)

ns

CS4

tsu(dV-clkH)

Setup time, data valid before clock rising

0.135(5)

0.168(5)

ns

edge

CS5

th(clkH-dV)

Hold time, data valid after clock rising

0.135(5)

0.168(5)

ns

edge

4 Data Lanes

CS1

1 / tc(clk)

Frequency, input clock period

412(7)

400

MHz

CS2, CS3

tUI(NOM)

Minimum unit interval

1.21(3)

1.25(3)

ns

CS6

tUI(INST,MIN)

Minimum instantaneous bit duration

1.09(4)

1.12(4)

ns

CS4

tsu(dV-clkH)

Setup time, input data valid before input

0.163(5)

0.168(5)

ns

clock rising edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

253

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-28. CSI21 and CSI22 Timing Requirements—High-Speed Mode(2)(6) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

CS5

th(clkH-dV)

Hold time, input data valid after input

0.163(5)

0.168(5)

ns

clock rising edge

(1) Related to the input maximum frequency supported by the CSI21 and CSI22 modules.

(2) The timing requirements are assured up to the minimum instantaneous bit duration.

(3) tUI(NOM) is the minimum unit interval. tUI(NOM) = 0.5 × tc(clk).

(4) tUI(INST,MIN) is the minimum instantaneous bit duration = 0.9 × tUI(NOM).

(5) Setup/hold time = 0.15 x tUI(INST,MIN)

(6) See DM Operating Condition Addendum for OPP voltages.

(7) If the skew degradation due to the interconnect (from the output transmitter ball to the input receiver ball) between the clock and the data lanes is less than ±170 ps (instead of ±200 ps in the MIPI D-PHY specification) then 1Gbps per data lane is achievable with 4 data lanes at OPP100 or OPP119 operating point. This must be met for an interconnect length less than 10 cm.

CS1

CS3

CS2

csi2_dwn

CS4

CS5

CS6

csi2_dwn

Data (j-1)

Data_j

Data_(j+1)

CS4

CS5

CS6

csi2_dwn

Data_(k-1)

Data_k

Data_(k+1)

SWPS040-043

Figure 5-50. CSI21 and CSI22—High-Speed Mode(1)(2)(3)

(1) In csi2z_dwn, w is equal to x or y, n is equal to 0, 1, 2, 3, or 4 and z is equal to 1 or 2.

(2) The use of each csi2z_dwn lane (clock or data) is software programmable with the CSI2[1 or 2]_COMPLEXIO_CFG1 register, by setting bits field CLOCK_POSITION to 0x1, 0x2, 0x3, 0x4, 0x5.

(3) The polarity of each csi2z_dwn lane is software programmable with the CSI2[1 or 2]_COMPLEXIO_CFG1 register, DATAi_POL bit field.

5.5.1.1.2 CSI21 and CSI22—Low-Power and Ultralow-Power Modes

Table 5-30 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-51).

Table 5-29. CSI21 and CSI22 Timing Conditions—Low-Power and Ultralow-Power Modes(2)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time(1)

2.6

25

ns

tF

Input signal fall time(1)

2.6

25

ns

(1) Rise or fall time between 15% and 85% of the full signal swing. Input rise and fall times (tR and tF) are not applicable for clock lane.

(2) For more information on the PCB requirements, see Section A.4.3, MIPI D-PHY PCB Guidelines in OMAP4.

Table 5-30. CSI21 and CSI22 Timing Requirements—Low-Power and Ultralow-Power Modes(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

CS7

tV(LPstate)

Duration of a low-power state(1)

20

20

ns

tc(xorclk)

Period of the LP exclusive-OR clock

90

90

ns

254

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) Low-power and ultralow-power communication modes are asynchronous, data is Spaced-One-Hot bit encoded, data transfer clock is recovered by means of an XOR between csi2z_dxn and csi2z_dyn with n = 0, 1, 2, 3, or 4 and z is equal to 1 or 2. For more information about the LP exclusive-OR clock, see Table 19 of MIPI D-PHY standard v1.0.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

CS1

CS3

CS2

csi2_dwn

CS4

CS5

CS6

csi2_dwn

Data (j-1)

Data_j

Data_(j+1)

CS4

CS5

CS6

csi2_dwn

Data_(k-1)

Data_k

Data_(k+1)

SWPS040-044

Figure 5-51. CSI21 and CSI22—Low-Power and Ultralow-Power Modes(1)(2)

(1) In csi2z_dxn and csi2z_dyn, n is equal to 0, 1, 2, 3, or 4 and z is equal to 1 or 2.

(2) Low-power and ultralow-power communication modes are asynchronous, data is Spaced-One-Hot bit encoded, data transfer clock is recovered by means of an XOR between csi2[1 or 2]_dxn and csi2[1 or 2]_dyn.

5.5.1.2

Camera Serial Interface (CCP2—CSI22)

Camera serial interface CCP2 is a MIPI serial interface supporting the following input data formats:

YUV420, YUV422, RGB444, RGB565, RGB888, RAW6, RAW7, RAW8, RAW10, RAW12, or JPEG8.

Clock and data are transferred on a differential SubLVDS link.

Table 5-32 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-52 and Figure 5-53).

Table 5-31. CCP2—CSI22—Timing Conditions(2)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

CCP2 – Class 0 and Class 1/2 Input Conditions

tR

Input signal rise time(1)

0.3

0.6

ns

tF

Input signal fall time(1)

0.3

0.6

ns

ΔtRF

Difference between rise / fall time of input data and input clock

–0.1

0.1

ns

(1) Rise or fall time between 20% and 80% of the full signal swing.

(2) For more information on the PCB requirements, see Section A.4.3, MIPI D-PHY PCB Guidelines in OMAP4.

Table 5-32. CCP2—CSI22—Timing Requirements(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

CCP2 – Class 0

CS0

1 / tc(strb)

Frequency(2), input clock

208

208

MHz

CS1,

tw(strb)

Pulse duration, input clock high or low

0.45*P(1)

0.55*P(1)

0.45*P(1)

0.55*P(1)

ns

CS2

CS3

tsu(datV-strbH)

Setup time, input data valid before input clock rising edge

0.8

0.8

ns

CS4

th(strbH-datV)

Hold time, input data valid after input clock rising edge

0.8

0.8

ns

CCP2 – Class 1

CS10

1 / tc(strb)

Frequency(2), input strobe

208

208

MHz

CS11,

tw(strb)

Pulse width, input strobe and input data

1.1

1.1

ns

CS17

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

255

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-32. CCP2—CSI22—Timing Requirements(3) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

CS12

tsk(datV-strbH)

Skew time, input data valid before input strobe rising

0.78

0.78

ns

edge

CS13

tsk(strbH-datV)

Skew time, input data valid after input strobe falling edge

0.78

0.78

ns

CCP2 – Class 2

CS10

1 / tc(strb)

Frequency(2), input strobe

325

325

MHz

CS11,

tw(strb)

Pulse width, input strobe and input data

1.1

1.1

ns

CS17

CS12

tsk(datV-strbH)

Skew time, input data valid before input strobe rising

0.78

0.78

ns

edge

CS13

tsk(strbH-datV)

Skew time, input data valid after input strobe falling edge

0.78

0.78

ns

(1) P = clock period in ns

(2) The maximum clock frequency of the CCP2 must be chosen to be the lowest possible for the application / transmitting device to reduce the power consumption of the sensor, the IO pad of the device and the camera core module itself.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

CS0

CS1

CS2

ccpv2_dx0.ccpv2_dy0

CS12

CS13

ccpv2_dx1.ccpv2_dy1

SWPS040-045

Figure 5-52. CCP2—CSI22—Class 0(1)(2)(3)

(1) ccpv2_dx0/ccpv2_dy0 and ccpv2_dx1/ccpv2_dy1 are the result of low-voltage differential data signal converters (see the Camera Subsystem in OMAP4470 TRM).

(2) The CCP2 receives up to 208 Mbps data rate or data/clock transmission.

(3) The CCP2 supports YUV422, YUV420, Bayer RGB444, RGB565, RGB888, RAW Bayer 6-, 7-, 8-, 10-, and 12-bit, and JPEG8 input data formats.

CS10

CS11

ccpv2_dx0.ccpv2_dy0

CS12

CS13

ccpv2_dx1.ccpv2_dy1

SWPS040-046

Figure 5-53. CCP2—CSI22—Class 1, Class 2(1)(2)(3)

(1) ccpv2_dx0/ccpv2_dy0 and ccpv2_dx1/ccpv2_dy1 are the result of low-voltage differential data signal converters (see the Camera Subsystem in OMAP4470 TRM).

(2) The CCP2 receives up to 208 Mbps data rate or data/clock transmission and up to 416 or 650 Mbps data rate for data/strobe

transmission.

(3) The CCP2 supports YUV422, YUV420, Bayer RGB444, RGB565, RGB888, RAW Bayer 6-, 7-, 8-, 10-, and 12-bit, and JPEG8 input data formats.

256

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.5.1.3

Parallel Camera Interface (CPI)

5.5.1.3.1 CPI—Video and Graphics Digitizer 1.8-V Mode

The imaging subsystem deals with the processing of the pixel data coming from an external image sensor

or from video and graphics digitizer. It is a key component for the following multimedia applications: video

preview, camera viewfinder, video record, and still image capture. It supports RAW, RGB, and YUV data

processing.

Table 5-34 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-54 and Figure 5-55).

Table 5-33. CPI Timing Conditions—Video and Graphics Digitizer 1.8-V Mode(1)(2)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

80

1800

ps

tF

Input signal fall time

80

1800

ps

PCB Conditions

Number of external peripherasl

1

Trace length

2

10

cm

Characteristic impedance

30

50

Ω

(1) In this table the rise and fall times are calculated for 10% to 90% of VDDS.

For more information on the corresponding OMAP4 VDDS power supply name, see Table 2-1, POWER [9] column with the ball name.

(2) IO settings: Balls T27 / G27 / U27 / G28 / V27 / F28 (cam_shutter, cam_strobe, cam_globalreset): SC[1:0] = 10.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

Table 5-34. CPI Timing Requirements—Video and Graphics Digitizer 1.8-V Mode(4)(6)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

ISP1

1 / tc(pclk)

Frequency(1), input pixel clock cam2_pclk

148.5

MHz

ISP2

tw(pclkL)

Typical pulse duration, input pixel clock cam2_pclk low

0.5 * P(2)

ns

ISP3

tw(pclkH)

Typical pulse duration, input pixel clock cam2_pclk high

0.5 * P(2)

ns

tdc(pclk)

Duty cycle error, input pixel clock cam2_pclk

0.5 * P(2) –

ns

3.247

tJ(pclk)

Cycle jitter(3), input pixel clock cam2_pclk

0.06 * P(2)

ns

ISP4

tsu(vsV-pclkH)

Setup time, input vertical synchronization cam2_vs valid before input

0.75

ns

pixel clock cam2_pclk rising / falling edge

ISP5

th(pclkH-vsV)

Hold time, input vertical synchronization cam2_vs valid after input

0.96

ns

pixel clock cam2_pclk rising / falling edge

ISP6

tsu(hsV-pclkH)

Setup time, input horizontal synchronization cam2_hs valid before

0.75

ns

input pixel clock cam2_pclk rising / falling edge

ISP7

th(pclkH-hsV)

Hold time, input horizontal synchronization cam2_hs valid after input

0.96

ns

pixel clock cam2_pclk rising / falling edge

ISP8

tsu(dV-pclkH)

Setup time, input data cam2_d[n:0](5) valid before input pixel clock

0.75

ns

cam2_pclk rising / falling edge

ISP9

th(pclkH-dV)

Hold time, input data cam2_d[n:0](5) valid after input pixel clock

0.96

ns

cam2_pclk rising / falling edge

ISP10

tsu(wenV-pclkH)

Setup time, input write enable cam2_wen valid before input pixel

0.75

ns

clock cam2_pclk rising / falling edge

ISP11

th(pclkH-wenV)

Hold time, input write enable cam2_wen valid after input pixel clock

0.96

ns

cam2_pclk rising / falling edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

257

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-34. CPI Timing Requirements—Video and Graphics Digitizer 1.8-V Mode(4)(6) (continued) NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

ISP12

tsu(fldV-pclkH)

Setup time, input field identification cam2_fld valid before input pixel

0.75

ns

clock cam2_pclk rising / falling edge

ISP13

th(pclkH-fldV)

Hold time, input field identification cam2_fld valid after input pixel

0.96

ns

clock cam2_pclk rising / falling edge

(1) Related with the input maximum frequency supported by the ISP module in 8-bit mode with 8 to 16 data bits conversion bridge enabled.

(2) P = cam2_pclk period in ns

(3) Maximum cycle jitter supported by cam2_pclk input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) n = 15 (Data bus size is limited to 8 bits. So the bits configuration is either cam2_d[7:0] or cam2_d[8:15]). Lines not connected must be tied low. When the number of data lines is less than cam2_d[n:0], data lines can be connected to the upper or lower lines of

cam2_d[n:0]. Lines not connected must be tied low.

For more information about video port mapping, see the OMAP4470 TRM.

(6) See DM Operating Condition Addendum for OPP voltages.

ISP3

ISP1

ISP2

cam2_pclk

ISP4

ISP5

cam2_vs

ISP6

ISP7

cam2_hs

ISP8

ISP9

cam2_d[N:0]

D(0)

D(n-2)

D(n-1)

D(0)

D(n-2)

D(n-1)

ISP10

ISP11

cam2_wen

cam2_fld

SWPS038-048

Figure 5-54. CPI—Video and Graphics Digitizer—1.8-V Progressive Mode(1)(2)

(1) The polarity of cam2_pclk, cam2_fld, cam2_vs, and cam2_hs are software configurable. Optionally, the cam2_wen signal can be used as an external memory write-enable signal. For further details, see the OMAP4470 TRM.

(2) N = 15 (Data bus size is limited to 8 bits. So the bits configuration is either cam2_d[7:0] or cam2_d[8:15]). Lines not connected must be tied low. When the number of data lines is less than cam2_d[N:0], data lines can be connected to the upper or lower lines of

cam2_d[N:0]. Lines not connected must be tied low.

For more information about video port mapping, see the OMAP4470 TRM.

258

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

ISP3

ISP1

ISP2

cam2_pclk

ISP4

ISP5

cam2_vs

ISP6

ISP7

cam2_hs

ISP8

ISP9

cam2_d[N:0]

D(0)

D(n–1)

D(0)

D(n–1)

D(0)

D(n–1)

D(0)

D(n–1)

ISP10

ISP11

cam2_wen

ISP12

ISP13

cam2_fld

EVEN

ODD

SWPS038-049

Figure 5-55. CPI—Video and Graphics Digitizer—1.8-V Interlaced Mode(1)(2)

(1) The polarity of cam2_pclk, cam2_fld, cam2_vs, and cam2_hs are software configurable. Optionally, the cam2_wen signal can be used as an external memory write-enable signal. For further details, see the OMAP4470 TRM.

(2) N = 15 (Data bus size is limited to 8 bits. So the bits configuration is either cam2_d[7:0] or cam2_d[8:15]). Lines not connected must be tied low. When the number of data lines is less than cam2_d[N:0], data lines can be connected to the upper or lower lines of

cam2_d[N:0]. Lines not connected must be tied low.

For more information about video port mapping, see the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

259

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.5.2

Display Subsystem Interface

NOTE

For more information, see the Display Subsystem chapter in the OMAP4470 TRM.

The display subsystem (DSS) provides the logic to display a video frame from the memory frame buffer on

a liquid-crystal display (LCD) panel or a TV set. The modules integrated in the display subsystem are:

•

Display controller (DISPC)

•

Remote Frame Buffer Interface (RFBI)

•

Display Serial Interface (DSI)

•

High Definition Multimedia Interface (HDMI)

5.5.2.1

DSS—Display Controller (DISPC)

The DISPC interface consists of:

•

24-bit data bus

•

Horizontal synchronization signal (HSYNC)

•

Vertical synchronization signal (VSYNC)

•

Data enable (DE)

•

Pixel clock (PCLK)

This interface is functionally compliant to MIPI DPI standard revision 1.0 and delivers the parallel pixel /

synchronization signals of the secondary LCD pipeline. DSI1 output must be deactivating when DISPC2

port is used.

5.5.2.1.1 DSS—DISPC—Quad eXtended Graphics Array (QXGA) Application—SDR Mode

Table 5-36 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-56).

Table 5-35. DISPC Timing Conditions—QXGA SDR Mode(1)(2)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

PCB Conditions(3)

Number of external peripherals

1

Far end load

5

pF

Trace length

2

cm

Characteristic impedance

30

50

Ω

(1) IO settings: DS0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) Minimize the number of vias by layer transitions.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

260

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-36. DISPC Switching Characteristics—QXGA SDR Mode(4)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

D1

1 / tc(pclk)

Frequency(1), output pixel clock dispc2_pclk

170

MHz

D2

tw(pclkL)

Pulse duration, output pixel clock dispc2_pclk low

0.5*P(2)

ns

D3

tw(pclkH)

Pulse duration, output pixel clock dispc2_pclk high

0.5*P(2)

ns

tdc(pclk)

Duty cycle error, output pixel clock dispc2_pclk

–118

118

ps

tj(pclk)

Jitter standard deviation(3), output pixel clock dispc2_pclk

39

ps

tR(pclk)

Rise time, output pixel clock dispc2_pclk

1066

ps

tF(pclk)

Fall time, output pixel clock dispc2_pclk

959

ps

D4

td(pclkA-

Delay time, output pixel clock dispc2_pclk transition to output vertical

–1832

332

ps

vsyncV)

synchronization dispc2_vsync valid

tR(vsync)

Rise time, output vertical synchronization dispc2_vsync

1066

ps

tF(vsync)

Fall time, output vertical synchronization dispc2_vsync

959

ps

D5

td(pclkA-

Delay time, output pixel clock dispc2_pclk transition to output

–1832

332

ps

hsyncV)

horizontal synchronization dispc2_hsync valid

tR(hsync)

Rise time, output horizontal synchronization dispc2_hsync

1066

ps

tF(hsync)

Fall time, output horizontal synchronization dispc2_hsync

959

ps

D6

td(pclkA-dV)

Delay time, output pixel clock dispc2_pclk transition to output data

–1832

332

ps

dispc2_data[23:0] valid

tR(d)

Rise time, output data dispc2_data[23:0]

1066

ps

tF(d)

Fall time, output data dispc2_data[23:0]

959

ps

D7

td(pclkA-deV)

Delay time, output pixel clock dispc2_pclk transition to output data

–1832

332

ps

enable dispc2_de valid

tR(de)

Rise time, output data enable dispc2_de

1066

ps

tF(de)

Fall time, output data enable dispc2_de

959

ps

D8

td(pclkA-fidV)

Delay time, output pixel clock dispc2_pclk transition to output field ID

–1832

332

ps

dispc2_fid valid

tR(fid)

Rise time, output field ID dispc2_fid

1066

ps

tF(fid)

Fall time, output field ID dispc2_fid

959

ps

(1) Related to the output dispc2_clk(4) maximum frequency programmable.

(2) P = output dispc2_pclk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

261

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

D2

D1

D3

dispcx_pclk

D4

D4

dispcx_vsync

D5

D5

dispcx_hsync

D6

dispcx_data[23:0]

data_1 data_2

data_n

D7

D7

dispcx_de

D8

dispcx_fid

odd

even

SWPS040-047

Figure 5-56. DSS—DISPC—QXGA SDR Application(1)(2)(3)(4)(5)(6)

(1) The configuration of assertion of the data can be programmed on the falling edge or rising edge of the pixel clock.

(2) In progressive mode, dispcx_fid signal is set to 0. In interlaced mode, the dispcx_fid signal toggles on the back edge of the vertical pulse.

(3) The polarity and the pulse width of dispcx_hsync and dispcx_vsync are programmable; see the DSS chapter in the OMAP4470 TRM.

(4) The dispcx_pclk(5) frequency can be configured, see DSS chapter in the OMAP4470 TRM.

(5) In dispcx_clk, x = 2

(6) For more information, see the DISPC chapter in the OMAP4470 TRM.

262

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.5.2.2

DSS—Remote Frame Buffer Interface (RFBI) Applications

5.5.2.2.1 DSS—Remote Frame Buffer Interface (RFBI)—MIPI DBI2.0—LCD Panel

NOTE

For more information, see the Remote Frame Buffer Interface chapter in the OMAP4470

TRM.

The remote frame buffer interface (RFBI) module is part of the display subsystem that provides the logic to

display a picture from the memory frame buffer (SDRAM or SRAM) on a liquid-crystal display (LCD) panel.

Table 5-38 and Table 5-39 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-57 through Figure 5-59).

Table 5-37. DSS—RFBI Timing Conditions—LCD Panel(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

15

ns

tF

Input signal fall time

15

ns

PCB Conditions

Number of external peripherals

1

Far end load

30

pF

Trace length

20

cm

Characteristic impedance

20

50

Ω

(1) IO settings: DS0 = 0.

For more information, see Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 30% to 70% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-38. DSS—RFBI Timing Requirements—LCD Panel

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DR0

tsu(dataV-rfbi_reH)

Setup time, rfbi_data[n:0](2) valid to rfbi_re

20.0

20.0

ns

high

DR1

th(rfbi_reH-dataIV)

Hold time, rfbi_re high to rfbi_data[n:0](2)

5.6

5.6

ns

invalid

td(Data sampled)

rfbi_data are sampled at the end of the access

N(1)

N(1)

ns

time

(1) N = (AccessTime) × (TimeParaGranularity + 1) × L3CLK

(2) rfbi_data[n:0], n up to 8

Table 5-39. DSS—RFBI Switching Characteristics—LCD Panel

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

tw(rfbi_weH)

Pulse duration, rfbi_we high

A(1)

A(1)

ns

tw(rfbi_weL)

Pulse duration, rfbi_we low

B(2)

B(2)

ns

td(rfbi_a0-rfbi_weL)

Delay time, rfbi_a0 transition to rfbi_we low

C(3)

C(3)

ns

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

263

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-39. DSS—RFBI Switching Characteristics—LCD Panel (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

td(rfbi_weH-rfbi_a0)

Delay time, rfbi_we high to rfbi_a0 transition

D(4)

D(4)

ns

td(rfbi_csx-rfbi_weL)

Delay time, rfbi_csx(14) low to rfbi_we low

E(5)

E(5)

ns

td(rfbi_weH-

Delay time, rfbi_we high to rfbi_csx(14) high

F(6)

F(6)

ns

rfbi_csxH)

td(dataV)

Output rfbi_data[n:0](15) valid

G(7)

G(7)

ns

tsk(Skew)

Skew between output write enable falling

1.81

1.81

ns

rfbi_we and output rfbi_data[n:0](15) high or

low

td(rfbi_a0H-rfbi_reL)

Delay time, rfbi_a0 high to rfbi_re low

H(8)

H(8)

ns

td(rfbi_relH-rfbi_a0)

Delay time, rfbi_re high to rfbi_a0 transition

I(9)

I(9)

ns

tw(rfbi_reH)

Pulse duration, rfbi_re high

J(10)

J(10)

ns

tw(rfbi_reL)

Pulse duration, rfbi_re low

K(11)

K(11)

ns

td(rfbi_reL-rfbi_csxL) Delay time, rfbi_re low to rfbi_csx(14) low

L(12)

L(12)

ns

td(rfbi_reH-rfbi_csxH) Delay time, rfbi_re high to rfbi_csx(14) high

M(13)

M(13)

ns

tR(rfbi_we)

Rise time, rfbi_we

8

8

ns

tF(rfbi_we)

Fall time, rfbi_we

8

8

ns

tR(rfbi_a0)

Rise time, rfbi_a0

8

8

ns

tF(rfbi_a0)

Fall time, rfbi_a0

8

8

ns

tR(rfbi_csx)

Rise time, rfbi_csx(14)

8

8

ns

tF(rfbi_csx)

Fall time, rfbi_csx(14)

8

8

ns

tR(rfbi_da)

Rise time, rfbi_data[n:0](15)

8

8

ns

tF(rfbi_da)

Fall time, rfbi_data[n:0](15)

8

8

ns

tR(rfbi_re)

Rise time, rfbi_re

8

8

ns

tF(rfbi_re)

Fall time, rfbi_re

8

8

ns

CsOnTime

CS signal assertion time from Start Access

0(16)

ns

Time – RFBI_ONOFF_TIME Register

CsOffTime

CS signal de-assertion time from Start Access

65(16)

ns

Time – RFBI_ONOFF_TIME Register

WeOnTime

WE signal assertion time from Start Access

10(16)

ns

Time – RFBI_ONOFF_TIME Register

WeOffTime

WE signal de-assertion time from Start Access

30(16)

ns

Time – RFBI_ONOFF_TIME Register

ReOnTime

RE signal assertion time from Start Access

30(16)

ns

Time – RFBI_ONOFF_TIME Register

ReOffTime

RE signal de-assertion time from Start Access

65(16)

ns

Time – RFBI_ONOFF_TIME Register

WeCycleTime

Write cycle time –

50(16)

ns

RFBI_CYCLE_TIME_Register

RdCycleTime

Read cycle time –

65(16)

ns

RFBI_CYCLE_TIME_Register

CsPulseWidth

CS pulse width –

0(16)

ns

RFBI_CYCLE_TIME_Register

(1) A = (WeCycleTime – WeOffTime) * (TimeParaGranularity + 1) * L3CLK

(2) B = (WeOffTime – WeOntime) * (TimeParaGranularity + 1) * L3CLK

(3) C = (WEOnTime) * (TimeParaGranularity + 1) * L3CLK

(4) D = (WeCycleTime + CsPulseWidth – WeOffTime) * (TimeParaGranularity + 1) * L3CLK. * if mode Write to Read or Read to Write is enabled

(5) E = (WeOnTime – CsOnTime) * (TimeParaGranularity + 1) * L3CLK

(6) F = (CsOffTime – WeOffTime) * (TimeParaGranularity + 1) * L3CLK

(7) G = (WeCycleTime) * (TimeParaGranularity + 1) * L3CLK

(8) H = (ReOnTime) * (TimeParaGranularity + 1) * L3CLK

264

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(9) I = (ReCycleTime + CsPulseWidth – ReOffTime) * (TimeParaGranularity + 1) * L3CLK. * if mode Write to Read or Read to Write is enabled

(10) J = (ReCycleTime – ReOffTime) * (TimeParaGranularity + 1) * L3CLK

(11) K = (ReOffTime – ReOntime) * (TimeParaGranularity + 1) * L3CLK

(12) L = (ReOnTime – CsOnTime) * (TimeParaGranularity + 1) * L3CLK

(13) M = (CsOffTime – ReOffTime) * (TimeParaGranularity + 1) * L3CLK

(14) In RFBI_nCSx, x is equal to 0.

(15) rfbi_data[n:0], n up to 8

(16) These values are calculated by the following formula: RFBI registers values * L3 Clock (ns), with L3 clock = 200 MHz. See Table 5-40

for the RFBI registers values.

Table 5-40. DSS—RFBI Registers Configuration—LCD Panel(1)

DESCRIPTION

REGISTER AND BIT FIELD

BIT

VALUES

CS signal assertion time from Start Access Time

RFBI_ONOFF_TIME & CSONTIME

[3:0]

0b0000

CS signal de-assertion time from Start Access Time

RFBI_ONOFF_TIME & CSOFFTIME

[9:4]

0b001101: 13 cycles

WE signal assertion time from Start Access Time

RFBI_ONOFF_TIME & WEONTIME

[13:10]

0b0010: 2 cycles

WE signal de-assertion time from Start Access Time

RFBI_ONOFF_TIME & WEOFFTIME

[19:14]

0b000110: 6 cycles

RE signal assertion time from Start Access Time

RFBI_ONOFF_TIME & REONTIME

[23:20]

0b000110: 6 cycles

RE signal de-assertion time from Start Access Time

RFBI_ONOFF_TIME & REOFFTIME

[29:24]

0b001101: 13 cycles

Write cycle time

RFBI_CYCLE_TIME & WECYCLETIME

[5:0]

0b001010: 10 cycles

Read cycle time

RFBI_CYCLE_TIME & RECYCLETIME

[11:6]

0b001101: 13 cycles

CS pulse width

RFBI_CYCLE_TIME & CSPULSEWIDTH

[17:12]

0b000000

(1) For more information on the RFBI registers, see the Display Subsystem / Remote Frame Buffer Interface section of the OMAP4470

TRM.

AccessTime

AccessTime

ReCycleTime

ReCycleTime

CsPulseWidth

rfbi_a0

CsOffTime

CsOffTime

CsOnTime

CsOnTime

rfbi_csx

ReOffTime

ReOffTime

ReOnTime

ReOnTime

rfbi_re

DR0

DR1

rfbi_data[n:0]

DATA0

DATA1

rfbi_we

rfbi_te_vsync0

rfbi_hsync0

SWPS040-048

Figure 5-57. DSS—RFBI—Command / Data Read—LCD Panel(1)(2)(3)

(1) In rfbi_csx, x is equal to 0.

(2) In rfbi_data[n:0], n up to 8

(3) For more information, see the Display Subsystem chapter in the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

265

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

CsPulseWidth

WeCycleTime

WeCycleTime

rfbi_a0

CsOffTime

CsOffTime

CsOnTime

CsOnTime

rfbi_csx

WeOffTime

WeOffTime

WeOnTime

WeOnTime

rfbi_we

rfbi_data[n:0]

DATA0

DATA1

rfbi_re

rfbi_te_vsync0

rfbi_hsync0

SWPS040-049

Figure 5-58. DSS—RFBI—Command / Data Write—LCD Panel(1)(2)(3)

(1) In rfbi_csx, x is equal to 0.

(2) In rfbi_data[n:0], n up to 8

(3) For more information, see the Display Subsystem chapter in the OMAP4470 TRM.

WECylceTime

ReCylceTime

AccessTime

WECylceTime

rfbi_a0

CsOffTime

CsOffTime

CsOffTime

CsOnTime

CsOnTime

CsOnTime

rfbi_csx

WEOffTime

WEOffTime

WEOnTime

WEOnTime

rfbi_we

ReOffTime

ReOnTime

rfbi_re

CsPulseWidth

CsPulseWidth

rfbi_data[n:0]

WRITE

READ

WRITE

rfbi_te_vsync0

rfbi_hsync0

SWPS040-050

Figure 5-59. DSS—RFBI—Command / DataWrite to Read and Read to Write—LCD Panel(1)(2)(3)

(1) In rfbi_csx, x is equal to 0.

(2) In rfbi_data[n:0], n up to 8

(3) For more information, see the Display Subsystem chapter in the OMAP4470 TRM.

266

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.5.2.2.2 DSS—Remote Frame Buffer Interface (RFBI)—Pico DLP

The Remote Frame Buffer Interface (RFBI) module can provide also the necessary control signals and

data to interface to the Pico DLP driver of the Pico DLP panel.

Table 5-42 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-60).

Table 5-41. DSS—RFBI Timing Conditions—Pico DLP(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

10

cm

Characteristic impedance

30

50

Ω

(1) IO settings: DS0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-42. DSS—RFBI Switching Characteristics—Pico DLP(10)(11)(12)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

tw(rfbi_weH)

Pulse duration, rfbi_we high

A(1)

A(1)

ns

tw(rfbi_weL)

Pulse duration, rfbi_we low

B(2)

B(2)

ns

td(rfbi_a0-rfbi_weL)

Delay time, rfbi_a0 transition to rfbi_we low

C(3)

C(3)

ns

td(rfbi_weH-rfbi_a0)

Delay time, rfbi_we high to rfbi_a0 transition

D(4)

D(4)

ns

td(rfbi_csx-rfbi_weL)

Delay time, rfbi_csx(8) low to rfbi_we low

E(5)

E(5)

ns

td(rfbi_weH-rfbi_csxH)

Delay time, rfbi_we high to rfbi_csx(8) high

F(6)

F(6)

ns

td(dataV)

Output rfbi_data[n:0](9) valid

G(7)

G(7)

ns

tsk(Skew)

Skew between output write enable falling

11.7

11.7

ns

rfbi_we and output rfbi_data[n:0](9) high or

low

tR(rfbi_we)

Rise time, rfbi_we

4

4

ns

tF(rfbi_we)

Fall time, rfbi_we

4

4

ns

tR(rfbi_a0)

Rise time, rfbi_a0

4

4

ns

tF(rfbi_a0)

Fall time, rfbi_a0

4

4

ns

tR(rfbi_csx)

Rise time, rfbi_csx(8)

4

4

ns

tF(rfbi_csx)

Fall time, rfbi_csx(8)

4

4

ns

tR(rfbi_da)

Rise time, rfbi_data[n:0](9)

4

4

ns

tF(rfbi_da)

Fall time, rfbi_data[n:0](9)

4

4

ns

CsOnTime

CS signal assertion time from Start Access

0(13)

ns

Time – RFBI_ONOFF_TIME1 Register

CsOffTime

CS signal de-assertion time from Start

40(13)

ns

Access Time – RFBI_ONOFF_TIME1

Register

WeOnTime

WE signal assertion time from Start Access

0(13)

ns

Time – RFBI_ONOFF_TIME1 Register

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

267

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-42. DSS—RFBI Switching Characteristics—Pico DLP(10)(11)(12) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

WeOffTime

WE signal de-assertion time from Start

20(13)

ns

Access Time – RFBI_ONOFF_TIME1

Register

ReOnTime

RE signal assertion time from Start Access

-

ns

Time – RFBI_ONOFF_TIME1 Register

ReOffTime

RE signal de-assertion time from Start

-

ns

Access Time – RFBI_ONOFF_TIME1

Register

WeCycleTime

Write cycle time –

40(13)

ns

RFBI_CYCLE_TIME1_Register

ReCycleTime

Read cycle time –

-

ns

RFBI_CYCLE_TIME1_Register

CsPulseWidth

CS pulse width –

0(13)

ns

RFBI_CYCLE_TIME1_Register

(1) A = (WeCycleTime – WeOffTime) * (TimeParaGranularity + 1) * L3CLK

(2) B = (WeOffTime – WeOntime) * (TimeParaGranularity + 1) * L3CLK

(3) C = (WEOnTime) * (TimeParaGranularity + 1) * L3CLK

(4) D = (WeCycleTime + CsPulseWidth – WeOffTime) * (TimeParaGranularity + 1) * L3CLK

(5) E = (WeOnTime – CsOnTime) * (TimeParaGranularity + 1) * L3CLK

(6) F = (CsOffTime – WeOffTime) * (TimeParaGranularity + 1) * L3CLK

(7) G = (WeCycleTime) * (TimeParaGranularity + 1) * L3CLK

(8) In RFBI_nCSx, x is equal to 0.

(9) rfbi_data[n:0], n up to 15.

(10) See DM Operating Condition Addendum for CORE OPP voltages.

(11) At OPP100, L3 clock is 200 MHz and at OPP50, L3 clock is 100 MHz.

(12) rfbi_wr must be at 25 MHz.

(13) These values are calculated by the following formula: RFBI Register (Values) * L3 Clock (ns), with L3 clock = 200 MHz.

See Table 5-43 for the RFBI registers values.

268

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-43. DSS—RFBI Register Configuration—Pico DLP(1)

DESCRIPTION

REGISTER AND BIT FIELD

BIT

VALUES

CS signal assertion time from Start Access Time

RFBI_ONOFF_TIME & CSONTIME

[3:0]

0b0000

CS signal de-assertion time from Start Access Time

RFBI_ONOFF_TIME & CSOFFTIME

[9:4]

0b001000: 8 cycles

WE signal assertion time from Start Access Time

RFBI_ONOFF_TIME & WEONTIME

[13:10]

0b0000

WE signal de-assertion time from Start Access Time

RFBI_ONOFF_TIME & WEOFFTIME

[19:14]

0b000100: 4 cycles

Write cycle time

RFBI_CYCLE_TIME & WECYCLETIME

[5:0]

0b001000: 8 cycles

RFBI_CYCLE_TIME &

CS pulse width

[17:12]

0b0000

CSPULSEWIDTH

From Start Access Time to CLK rising edge used for

RFBI_CYCLE_TIME & ACCESSTIME

[27:22]

0b0000

the first data capture

Latencies multiplied by 2.

RFBI_CONFIG & TIMEGRANULARITY

[4]

0b0: x2 latency disable

(1) For more information on the RFBI registers, see the Display Subsystem / Remote Frame Buffer Interface section of the OMAP4470

TRM.

CsPulseWidth

WeCycleTime

WeCycleTime

rfbi_a0

CsOffTime

CsOffTime

CsOnTime

CsOnTime

rfbi_csx

WeOffTime

WeOffTime

WeOnTime

WeOnTime

rfbi_we

rfbi_data[n:0]

DATA0

DATA1

rfbi_rd

rfbi_te_vsync[1:0]

rfbi_hsync[1:0]

SWPS045-012

Figure 5-60. DSS—RFBI—Command / Data Write—Pico DLP(1)(2)(3)

(1) In rfbi_csx, x is equal to 0.

(2) In rfbi_data[n:0], n up to 15

(3) For more information, see the Display Subsystem chapter in the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

269

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.5.2.3

Display Serial Interface (DSI1)

NOTE

For more information, see the MIPI Display Serial chapter in the OMAP4470 TRM.

Display Serial Interface is a MIPI D-PHY compliant interface connecting a display module and a mobile

phone application. This interface is made of three differential lanes, each of them being configurable for

carrying data or clock. The polarity of each wire of a lane is also configurable.

5.5.2.3.1 DSS—DSI—High-Speed Mode

NOTE

If the skew degradation due to the total interconnect (from the transmitter ball to the receiver

ball) between the clock and the data lanes is less than ±192 ps (instead of ±222 ps in the

MIPI D-PHY specification) then 900 Mbps (450 MHz) per data lane is achievable with 4 data

lanes at OPP100 and OPP50 operating points.

Table 5-44 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-61).

Table 5-44. DSS—DSI Switching Characteristics—High-Speed Mode(2)(4)(5)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DSI1_1 and DSI1_2 – Up To 3 Data Lanes

DSI1

1 / tc(clk)

Frequency(1), output

40

450

40

450

MHz

clock

DSI1_1 – 4 Data Lanes

DSI1

1 / tc(clk)

Frequency(1), output

40

412

40

412

MHz

clock

DSI1_1 and DSI1_2 – Up To 3 Data Lanes Or 4 Data Lanes

DSI2,

tUI[NOM]

Instantaneous unit

tc(clk) / 2

tc(clk) / 2

ns

DSI3

interval

DSI4

tUI(INST,MIN)

Instantaneous bit

tUI[NOM] –

tUI[NOM] –

ns

duration

tj(UI(INST,MIN))

tj(UI(INST,MIN))

tj(UI(INST,MIN))

Total jitter /

2.5% * tUI[NOM] +

2.5% * tUI[NOM] +

ns

uncertainty on

0.05

0.05

instantaneous unit

interval including clock

jitter, DSI PHY

transmitter jitter and

duty cycle degradation

DSI5

td(clkAE-dV)

Delay time, clock

50% *

50% * tUI(INST,MIN)

50% *

50% * tUI(INST,MIN)

ns

active edge to next

tUI(INST,MIN) –

+ tSKEW

tUI(INST,MIN) –

+ tSKEW

data valid or delay

tSKEW

tSKEW

time, previous data

valid to clock active

edge

tSKEW

Lane to lane skew

15% * tUI(INST,MIN)

15% * tUI(INST,MIN)

ns

introduced by DSI

PHY transmitter

tR(DXi-DYi)

Rise time, dsim_dxn,

0.150

0.3 * tUI(INST,MIN)

0.150

0.3 * tUI(INST,MIN)

ns

dsim_dyn(3), (20% to

80%)

tF(DXi-DYi)

Fall time, dsim_dxn,

0.150

0.3 * tUI(INST,MIN)

0.150

0.3 * tUI(INST,MIN)

ns

dsim_dyn(3), (20% to

80%)

270

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) Related to the maximum frequency supported by the DSI module.

(2) The timing requirements are assured up to the minimum instantaneous bit duration.

(3) In dsim_dxn and dsim_dyn, m is equal to 1 or 2, and n is equal to 0, 1, 2, 3, or 4 for DSI1_1 and n is equal to 0, 1, or 2 for DSI1_2.

(4) No specific capacitive load is needed in DSI high-speed mode. The PCB interconnect must be 50-Ω transmission line on DSI

dsim_dx[2;0] and DSI dsim_dy[2;0]. DSI dsim_dx[2;0] and DSI dsi_dy[2;0] lines must be well matched. See Chapter 7 of the MIPI D-PHY standard v1.0 for completes specification of the Interconnect.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

(6) For more information on the PCB requirements, see Section A.4.3, MIPI D-PHY PCB Guidelines in OMAP4.

DSI1

DSI3

DSI2

dsi_dwn

DSI5

DSI5

DSI5

DSI5

dsi_dwn

Data (j-1)

Data_j

Data_(j+1)

DSI4

DSI4

dsi_dwn

Data (k-1)

Data_k

Data_(k+1)

SWPS040-051

Figure 5-61. DSS—DSI—High-Speed Mode(1)(2)(3)

(1) In dsim_dwn, w is equal to x or y, m is equal to 1 or 2, and n is equal to 0, 1, 2, 3, or 4 for DSI1_1 and n is equal to 0, 1, or 2 for DSI1_2.

(2) The use of each dsim_dwn(1) lane (clock or data) is software programmable with the DSI_COMPLEXIO_CFG1 register. For more information, see the Display Subsystem chapter in the OMAP4470 TRM.

(3) The polarity of each dsim_dwn(1) lane is software programmable with the DSI_COMPLEXIO_CFG1 register. For more information, see the Display Subsystem chapter in the OMAP4470 TRM.

5.5.2.3.2 DSS—DSI—Low-Power and Ultralow-Power Modes

Table 5-46 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-62).

Table 5-45. DSS—DSI Timing Conditions—Low-Power and Ultralow-Power Modes(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Output Condition

CLOAD

Output load capacitance

0

60(1)

pF

(1) The maximum capacitive load for the DSI low-power mode is equal to 60 pF. See Chapter 8 of the MIPI D-PHY standard v1.0 for complete specification on the electrical characteristics. The PCB interconnect must be 50-Ω transmission line on DSI dsim_dx[n;0](2) and DSI dsim_dy[n;0](2). DSI dsim_dx[n;0](2) and DSI dsim_dy[n;0](2) lines must be well matched. See Chapter 7 of the MIPI D-PHY standard v1.0 for complete specification of the interconnect.

(2) In dsim_dxn and dsim_dyn, m is equal to 1 or 2, and n is equal to 0, 1, 2, 3, or 4 for DSI1_1 and n is equal to 0, 1, or 2 for DSI1_2.

(3) For more information on the PCB requirements, see Section A.4.3, MIPI D-PHY PCB Guidelines in OMAP4

Table 5-46. DSI Switching Characteristics—Low-Power and Ultralow-Power Modes(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DSI6

tw(XORclk)

Pulse width of the LP

First LP exclusive-OR

40

40

ns

exclusive-OR clock(1)

clock(1) pulse after Stop

state or last pulse

before Stop state

All other pulses

20

20

ns

tc(XORclk)

Period of the LP exclusive-OR clock(1)

90

90

ns

tREOT(LP)

Rise time, dsim_dxn, dsim_dyn(4)

35

35

ns

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

271

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-46. DSI Switching Characteristics—Low-Power and Ultralow-Power Modes(5) (continued) NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

tR(LP)

Rise time, dsim_dxn, dsim_dyn(2)(3) for a 5-pF CL

2.6

25

2.6

25

ns

load

Rise time, dsim_dxn, dsim_dyn(2)(3) for a 20-pF

3.1

25

3.1

25

CL load

Rise time, dsim_dxn, dsim_dyn(2)(3) for a 70-pF

5.1

25

5.1

25

CL load

tF(LP)

Fall time, dsim_dxn, dsim_dyn(2)(3) or a 5-pF CL

2.6

25

2.6

25

ns

load

Fall time, dsim_dxn, dsim_dyn(2)(3) or a 20-pF CL

3.1

25

3.1

25

load

Fall time, dsim_dxn, dsim_dyn(2)(3) or a 70-pF CL

5.1

25

5.1

25

load

(1) Low-power and ultralow-power communication modes are asynchronous, data is Spaced-One-Hot bit encoded, data transfer clock is recovered by means of an XOR between dsim_dxn(2) and dsim_dyn(2). For more information about the LP exclusive-OR clock, see Table 19 of MIPI D-PHY standard v1.0.

(2) In dsim_dxn and dsim_dyn, m is equal to 1 or 2, and n is equal to 0, 1, 2, 3, or 4 for DSI1_1 and n is equal to 0, 1, or 2 for DSI1_2.

(3) The output rise and fall times are measured between 15% and 85% of vdds_dsi.

(4) Rise or fall time between 30% and 85% of the low-power (LP) levels. This is applicable only when high-speed (HS) burst is ending, that is, the lines go from a high-speed state 0 or a high-speed state 1 to a low-power stop state (the differential drive is stopped). Since there is extra load on the lines (the receiver in low-power mode has a common mode capacitor of up to 60 pF), this is slower. See the Low-Power Receiver Mode (LPRX) section of Table 3-8 for the Low-Power VIL/VOL input threshold values.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

DSI6

DSI6

dsim_dxn

space_j-1

space_j

mark_j-1

mark_j

mark_j+1

DSI6

dsmi_dyn

sapce_k-1

space_k

mark_k-1

mark_k

mark_k+1

SWPS040-052

Figure 5-62. DSS—DSI—Low-Power and Ultralow-Power Modes(1)(2)

(1) In dsim_dwn, w is equal to x or y, m is equal to 1 or 2, and n is equal to 0, 1, 2, 3, or 4 for DSI1_1 and n is equal to 0, 1, or 2 for DSI1_2.

(2) Low-Power and Ultralow-Power communication modes are asynchronous, data is Spaced-One-Hot bit encoded, data transfer clock is recovered by means of an XOR between dsim_dxn(1) and dsim_dyn(1).

5.5.2.4

High Definition Multimedia Interface (HDMI)

NOTE

More information on HDMI is not available in the public domain.

5.6

Serial Communications Interfaces

5.6.1

Multichannel Buffered Serial Port (McBSP)

NOTE

For more information, see the Serial Communication Interface / Multichannel Buffered Serial

Port (McBSP) / McBSP Functional Description section of the OMAP4470 TRM.

272

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

The multichannel buffered serial port (McBSP) provides a full-duplex direct serial interface between the

OMAP chip and other devices in a system, such as other application chips, codecs. It can accommodate a

wide range of peripherals and clocked frame oriented protocols ( I2S™, PCM, TDM) due to its high level

of versatility.

McBSP supports two types of data transfer at the system level:

•

The full-cycle mode, for which one clock period is used to transfer the data, generated on one edge

and captured on the same edge (one clock period later).

•

The half-cycle mode, for which one-half clock period is used to transfer the data, generated on one

edge and captured on the opposite edge (one-half clock period later). A new data is generated only

every clock period, which secures the required hold time.

The interface clock (clkX/CLKR) activation edge (data/frame sync capture and generation) has to be

configured accordingly with the external peripheral (activation edge capability) and the type of data

transfer required at the system level.

Depending on the number of pins, McBSP supports either:

•

6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

•

4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are

internally looped back, via software configuration, respectively to the clkr and fsr internal signals for

data receive.

5.6.1.1

McBSP1, McBSP2, and McBSP3 Set#1

5.6.1.1.1 McBSP1, McBSP2, and McBSP3 Set#1—I2S/PCM

Table 5-48 through Table 5-51 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-63 and Figure 5-64).

Table 5-47. McBSP1, 2 Timing Conditions—I2S/PCM(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

400

6500

ps

tF

Input signal fall time

400

6500

ps

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

9

cm

Characteristic impedance

30

55

Ω

(1) IO settings: MB[1:0] = 10 and LB0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

5.6.1.1.1.1 McBSP1 and McBSP2—I2S/PCM Full and Half Cycle—Master Mode—24 MHz

Table 5-48. McBSP1, 2 Timing Requirements—I2S/PCM—Master Mode(1)(3)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(clks)

Frequency, input abe_clks(5) clock

24.576(5)

12.288(5)

MHz

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

273

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-48. McBSP1, 2 Timing Requirements—I2S/PCM—Master Mode(1)(3)(6) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

tw(clksL)

Typical pulse duration, input abe_clks low

0.5 * P(4)

0.5 * P(4)

ns

tw(clksH)

Typical pulse duration, output abe_clks high

0.5 * P(4)

0.5 * P(4)

ns

tdc(clks)

Duty cycle error, input abe_clks

–0.05 *

0.05 *

–0.05 *

0.05 *

ps

P(4) + 610

P(4) – 610

P(4) + 610

P(4) – 610

tj(clks)

Jitter peak to peak, input abe_clks

300

300

ps

BM5

tsu(drV-clkAE)

Setup time, abe_mcbspx_dr valid before

4.6

10.5

ns

abe_mcbspx_clk(2) active edge

BM6

th(clkAE-drV)

Hold time, abe_mcbspx_dr valid after

0.7

0.6

ns

abe_mcbspx_clk(2) active edge

(1) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(2) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(3) In abe_mcbspx, x is equal to 1 or 2.

(4) P = abe_clks input clock period in ns

(5) The McPDM interface can be used at the same time with one or more McBSP (interfaces 1, 2, or 3). In this case, abe_clks clock is shared, that means identical, between McPDM and McBSP. As a consequence, the minimum clock frequency between McPDM and

McBSP, input jitter, and duty cycle must be considered between both interfaces.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-49. McBSP1, 2 Switching Characteristics—I2S/PCM—Master Mode(4)(7)(9)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM0

1 / tc(clk)

Frequency(1), output abe_mcbspx_clk(5) clock

24.576(8)

12.288(8)

MHz

BM1

tw(clkL)

Typical pulse duration, output

0.5*P(2)

0.5*P(2)

ns

abe_mcbspx_clk(5) low

BM2

tw(clkH)

Typical pulse duration, output

0.5*P(2)

0.5*P(2)

ns

abe_mcbspx_clk(5) high

tdc(clk)

Duty cycle error, output abe_mcbspx_clk(5)

–2035

2035

–4069

4069

ps

tj(clk)

Jitter standard deviation(3), output

65

65

ps

abe_mcbspx_clk(5)

tR(clk)

Rise time, output abe_mcbspx_clk(5)

400

6500

400

6500

ps

tF(clk)

Fall time, output abe_mcbspx_clk(5)

400

6500

400

6500

ps

BM3

td(clkAE-fsV)

Delay time, output abe_mcbspx_clk(5) active

0.9

11.0

1.0

22.6

ns

edge to output abe_mcbspx_fs(6) valid

BM4

td(clkxAE-dxV)

Delay time, output abe_mcbspx_clkx active

0.9

11.0

1.0

22.6

ns

edge to output abe_mcbspx_dx valid

tR(fs)

Rise time, output abe_mcbspx_fs(6)

400

6500

400

6500

ps

tF(fs)

Fall time, output abe_mcbspx_fs(6)

400

6500

400

6500

ps

tR(dx)

Rise time, output abe_mcbspx_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output abe_mcbspx_dx

400

6500

400

6500

ps

(1) Related to the output abe_mcbspx_clkx / abe_mcbspx_clkr maximum and minimum frequency programmable in McBSP module by

setting the configuration register SRGR1_REG[7..0].

For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(2) P = abe_mcbspx_clkx / abe_mcbspx_clkr output clk period in ns.

(3) The jitter probability density can be approximated by a Gaussian function.

(4) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(5) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(6) abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr; abe_mcbspx_fsr is available in 6-pin mode only.

(7) In abe_mcbspx, x is equal to 1 or 2.

274

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(8) This McBSP1, 2 output clock frequency is based on an output ABE DPLL configured at 196.608 MHz.

For more information regarding the registers configuration, see the Power, Reset and Clock Management / Clock Management

Functional Description / Internal Clock Sources/Generators / DPLL_ABE Description section of the OMAP4470 TRM.

(9) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.1.1.1.2 McBSP1 and McBSP2—I2S/PCM Full and Half Cycle—Slave Mode—12 MHz

Table 5-50. McBSP1, 2 Timing Requirements—I2S/PCM—Slave Mode(4)(5)(8)(9)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS0

1 / tc(clk)

Frequency(1), abe_mcbspx_clk(6)

12.288

6.144

MHz

BS1

tw(clkL)

Typical pulse duration, abe_mcbspx_clk(6) low

0.5*P(2)

0.5*P(2)

ns

BS2

tw(clkH)

Typical pulse duration, abe_mcbspx_clk(6) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, abe_mcbspx_clk(6)

–2035

2035

–4069

4069

ps

tj(clk)

Cycle jitter(3), abe_mcbspx_clk(6)

1221

2000

ps

BS3

tsu(fsV-clkAE)

Setup time, abe_mcbspx_fs(7) valid before

14.3

30.4

ns

abe_mcbspx_clk(6) active edge

BS4

th(clkAE-fsV)

Hold time, abe_mcbspx_fs(7) valid after

14.3

30.4

ns

abe_mcbspx_clk(6) active edge

BS6

tsu(drV-clkAE)

Setup time, abe_mcbspx_dr valid before

14.3

30.4

ns

abe_mcbspx_clk(6) active edge

BS7

th(clkAE-drV)

Hold time, abe_mcbspx_dr valid after

14.3

30.4

ns

abe_mcbspx_clk(6) active edge

(1) Related to the input maximum frequency supported by the McBSP module.

(2) P = abe_mcbspx_clkx / abe_mcbspx_clkr period in ns

(3) Maximum cycle jitter supported by abe_mcbspx_clkx / abe_mcbspx_clkr input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(6) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(7) abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr; abe_mcbspx_fsr is available in 6-pin mode only.

(8) In abe_mcbspx, x is equal to 1 or 2.

(9) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-51. McBSP1, 2 Switching Characteristics—I2S/PCM—Slave Mode(1)(2)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS5

td(clkxAE-dxV)

Delay time, input abe_mcbspx_clkx active

–16.4

20.3

–34.0

36.1

ns

edge to output abe_mcbspx_dx valid

tR(dx)

Rise time, output abe_mcbspx_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output abe_mcbspx_dx

400

6500

400

6500

ps

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

275

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(2) In abe_mcbspx, x is equal to 1 or 2.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

BM0

BM1

BM2

abe_mcbspx_clk

BM3

BM3

abe_mcbspx_fs

BM4

BM4

BM4

abe_mcbspx_dx

DX7

DX6

DX0

BM6

BM5

abe_mcbspx_dr

DR7

DR6

DR0

SWPS040-106

Figure 5-63. McBSP1, 2—I2S/PCM—Master Mode(1)(2)(3)(4)(5)(6)

(1) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of abe_mcbspx_clk (rising or falling) on which abe_mcbspx_dx data is latched and abe_mcbspx_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(6) In abe_mcbspx, x is equal to 1 or 2.

BS0

BS1

BS2

abe_mcbspx_clk

BS3

BS4

abe_mcbspx_fs

BS5

BS5

BS5

abe_mcbspx_dx

DX7

DX6

DX0

BS7

BS6

abe_mcbspx_dr

DR7

DR6

DR0

SWPS040-107

Figure 5-64. McBSP1, 2—I2S/PCM—Slave Mode(1)(2)(3)(4)(5)(6)

(1) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr. McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins. McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of abe_mcbspx_clk (rising or falling) on which abe_mcbspx_dx data is latched and abe_mcbspx_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(6) In abe_mcbspx, x is equal to 1 or 2.

276

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.6.1.1.2 McBSP1, McBSP2, and McBSP3 Set#1—TDM / Half-Cycle

5.6.1.1.2.1 McBSP1, McBSP2, and McBSP3 Set#1—TDM / Half-Cycle—6MHz, 40-pF Load Capacitance

Table 5-53 through Table 5-56 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-65 and Figure 5-66).

Table 5-52. McBSP1, McBSP2, and McBSP3 Set#1 Timing Conditions—TDM / Half-Cycle(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1000

11100

ps

tF

Input signal fall time

1000

11100

ps

PCB Conditions

Number of external peripherals

1

Far end load

40

pF

Trace length

9

cm

Characteristic impedance

20

60

Ω

(1) IO settings: MB[1:0] = 10 and LB0 = 0 McBSP3 Set#1 means the following balls: AG25, AF25, AE25, AF26.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

5.6.1.1.2.1.1 McBSP1, McBSP2, and McBSP3 Set#1—TDM / Half-Cycle—Master Mode

Table 5-53. McBSP1, McBSP2, and McBSP3 Set#1 Timing Requirements—TDM / Half-Cycle—Master

Mode(1)(3)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(clks)

Frequency, input abe_clks(5) clock

6.144(5)

3.072(5)

MHz

tw(clksL)

Typical pulse duration, input abe_clks low

0.5 * P(4)

0.5 * P(4)

ns

tw(clksH)

Typical pulse duration, output abe_clks high

0.5 * P(4)

0.5 * P(4)

ns

tdc(clks)

Duty cycle error, input abe_clks

–0.05 *

0.05 *

–0.05 *

0.05 *

ps

P(4) + 610

P(4) – 610

P(4) + 610

P(4) – 610

tj(clks)

Jitter peak to peak, input abe_clks

300

300

ps

BM5

tsu(drV-clkAE)

Setup time, abe_mcbspx_dr valid before

22.6

48.6

ns

abe_mcbspx_clk(2) active edge

BM6

th(clkAE-drV)

Hold time, abe_mcbspx_dr valid after

22.3

48.4

ns

abe_mcbspx_clk(2) active edge

(1) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(2) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(3) In abe_mcbspx, x is equal to 1 or, 2 or, 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

(4) P = abe_clks input clock period in ns

(5) The McPDM interface can be used at the same time with one or more McBSP (interface 1, 2, or 3). In this case, abe_clks clock is shared, that means identical, between McPDM and McBSP. As a consequence, the minimum clock frequency between McPDM and

McBSP, input jitter, and duty cycle must be considered between both interfaces.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

277

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-54. McBSP1, McBSP2, and McBSP3 Set#1 Switching Characteristics—TDM / Half-Cycle—Master

Mode(4)(7)(9)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM0

1 / tc(clk)

Frequency(1), output abe_mcbspx_clk(5) clock

6.144(8)

3.072(8)

MHz

BM1

tw(clkL)

Typical pulse duration, output

0.5*P(2)

0.5*P(2)

ns

abe_mcbspx_clk(5) low

BM2

tw(clkH)

Typical pulse duration, output

0.5*P(2)

0.5*P(2)

ns

abe_mcbspx_clk(5) high

tdc(clk)

Duty cycle error, output abe_mcbspx_clk(5)

–8138

8138

–16276

16276

ps

tj(clk)

Jitter standard deviation(3), output

65

65

ps

abe_mcbspx_clk(5)

tR(clk)

Rise time, output abe_mcbspx_clk(5)

1000

11100

1000

11100

ps

tF(clk)

Fall time, output abe_mcbspx_clk(5)

1000

11100

1000

11100

ps

BM3

td(clkAE-fsV)

Delay time, output abe_mcbspx_clk(5) active

–30.9

46.4

–63.5

94.4

ns

edge to output abe_mcbspx_fs(6) valid

BM4

td(clkxAE-dxV)

Delay time, output abe_mcbspx_clkx active

–30.9

46.4

–63.5

94.4

ns

edge to output abe_mcbspx_dx valid

tR(fs)

Rise time, output abe_mcbspx_fs(6)

1000

11100

1000

11100

ps

tF(fs)

Fall time, output abe_mcbspx_fs(6)

1000

11100

1000

11100

ps

tR(dx)

Rise time, output abe_mcbspx_dx

1000

11100

1000

11100

ps

tF(dx)

Fall time, output abe_mcbspx_dx

1000

11100

1000

11100

ps

(1) Related to the output abe_mcbspx_clkx / abe_mcbspx_clkr maximum and minimum frequency programmable in McBSP module by

setting the configuration register SRGR1_REG[7..0].

For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(2) P = abe_mcbspx_clkx / abe_mcbspx_clkr output clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(5) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(6) abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr; abe_mcbspx_fsr is available in 6-pin mode only.

(7) In abe_mcbspx, x is equal to 1, 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

(8) This McBSP1, 2 output clock frequency is based on an output ABE DPLL configured at 196.608 MHz.

For more information regarding the registers configuration, see the Power, Reset and Clock Management / Clock Management

Functional Description / Internal Clock Sources/Generators / DPLL_ABE Description section of the OMAP4470 TRM.

(9) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.1.1.2.1.2 McBSP1, McBSP2, and McBSP3 Set#1—TDM / Half-Cycle—Slave Mode

Table 5-55. McBSP1, 2, and 3 Set#1 Timing Requirements—TDM / Half-Cycle—Slave Mode(4)(5)(8)(9)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS0

1 / tc(clk)

Frequency(1), abe_mcbspx_clk(6)

6.144

3.072

MHz

BS1

tw(clkL)

Typical pulse duration, abe_mcbspx_clk(6) low

0.5*P(2)

0.5*P(2)

ns

BS2

tw(clkH)

Typical pulse duration, abe_mcbspx_clk(6)

0.5*P(2)

0.5*P(2)

ns

high

tdc(clk)

Duty cycle error, abe_mcbspx_clk(6)

–8138

8138

–16276

16276

ps

tj(clk)

Cycle jitter(3), abe_mcbspx_clk(6)

2000

2000

ps

BS3

tsu(fsV-clkAE)

Setup time, abe_mcbspx_fs(7) valid before

26.5

55.8

ns

abe_mcbspx_clk(6) active edge

BS4

th(clkAE-fsV)

Hold time, abe_mcbspx_fs(7) valid after

26.5

55.8

ns

abe_mcbspx_clk(6) active edge

278

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-55. McBSP1, 2, and 3 Set#1 Timing Requirements—TDM / Half-Cycle—Slave

Mode(4)(5)(8)(9) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS6

tsu(drV-clkAE)

Setup time, abe_mcbspx_dr valid before

26.5

55.8

ns

abe_mcbspx_clk(6) active edge

BS7

th(clkAE-drV)

Hold time, abe_mcbspx_dr valid after

26.5

55.8

ns

abe_mcbspx_clk(6) active edge

(1) Related to the input maximum frequency supported by the McBSP module.

(2) P = abe_mcbspx_clkx / abe_mcbspx_clkr period in ns

(3) Maximum cycle jitter supported by abe_mcbspx_clkx / abe_mcbspx_clkr input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(6) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(7) abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr; abe_mcbspx_fsr is available in 6-pin mode only.

(8) In abe_mcbspx, x is equal to 1, 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

(9) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-56. McBSP1, 2, and 3 Set#1 Switching Characteristics—TDM / Half-Cycle—Slave Mode(1)(2)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS5

td(clkxAE-dxV)

Delay time, input abe_mcbspx_clkx active

–25.2

33.6

–57.7

74.3

ns

edge to output abe_mcbspx_dx valid

tR(dx)

Rise time, output abe_mcbspx_dx

1000

11100

1000

11100

ps

tF(dx)

Fall time, output abe_mcbspx_dx

1000

11100

1000

11100

ps

(1) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(2) In abe_mcbspx, x is equal to 1, 2, or 3 Set #1 (Balls: AG25, AF25, AE25, AF26).

(3) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

279

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

BM0

BM1

BM2

abe_mcbspx_clk

BM3

BM3

abe_mcbspx_fs

BM4

BM4

BM4

abe_mcbspx_dx

DX7

DX6

DX0

BM6

BM5

abe_mcbspx_dr

DR7

DR6

DR0

SWPS040-108

Figure 5-65. McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Master Mode(1)(2)(3)(4)(5)(6)

(1) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of abe_mcbspx_clk (rising or falling) on which abe_mcbspx_dx data is latched and abe_mcbspx_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(6) In abe_mcbspx, x is equal to 1, 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

BS0

BS1

BS2

abe_mcbspx_clk

BS3

BS4

abe_mcbspx_fs

BS5

BS5

BS5

abe_mcbspx_dx

DX7

DX6

DX0

BS7

BS6

abe_mcbspx_dr

DR7

DR6

DR0

SWPS040-109

Figure 5-66. McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Slave Mode(1)(2)(3)(4)(5)(6)

(1) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of abe_mcbspx_clk (rising or falling) on which abe_mcbspx_dx data is latched and abe_mcbspx_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(6) In abe_mcbspx, x is equal to 1, 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

280

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.6.1.1.2.2 McBSP1, McBSP2, and McBSP3 Set#1—TDM / Half-Cycle—12MHz, 5-pF Load Capacitance

Table 5-58 through Table 5-61 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-67 and Figure 5-68).

Table 5-57. McBSP1, McBSP2, and McBSP3 Set#1 Timing Conditions—TDM / Half-Cycle(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

600

6500

ps

tF

Input signal fall time

600

6500

ps

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

9

cm

Characteristic impedance

20

60

Ω

(1) IO settings: MB[1:0] = 10 and LB0 = 0 McBSP3 Set#1 means the following balls: AG25, AF25, AE25, AF26.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

5.6.1.1.2.2.1 McBSP1, McBSP2, and McBSP3 Set#1—TDM / Half-Cycle—Master Mode

Table 5-58. McBSP1, McBSP2, and McBSP3 Set#1 Timing Requirements—TDM / Half-Cycle—Master

Mode(1)(3)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(clks)

Frequency, input abe_clks(5) clock

12.288(5)

6.144(5)

MHz

tw(clksL)

Typical pulse duration, input abe_clks low

0.5 * P(4)

0.5 * P(4)

ns

tw(clksH)

Typical pulse duration, output abe_clks high

0.5 * P(4)

0.5 * P(4)

ns

tdc(clks)

Duty cycle error, input abe_clks

–0.05 *

0.05 *

–0.05 *

0.05 *

ps

P(4) + 610

P(4) – 610

P(4) + 610

P(4) – 610

tj(clks)

Jitter peak to peak, input abe_clks

300

300

ps

BM5

tsu(drV-clkAE)

Setup time, abe_mcbspx_dr valid before

11.3

24.3

ns

abe_mcbspx_clk(2) active edge

BM6

th(clkAE-drV)

Hold time, abe_mcbspx_dr valid after

–2.4

–2.4

ns

abe_mcbspx_clk(2) active edge

(1) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(2) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(3) In abe_mcbspx, x is equal to 1, or 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

(4) P = abe_clks input clock period in ns

(5) The McPDM interface can be used at the same time with one or more McBSP (interface 1, 2, or 3). In this case, abe_clks clock is shared, that means identical, between McPDM and McBSP. As a consequence, the minimum clock frequency between McPDM and

McBSP, input jitter, and duty cycle must be considered between both interfaces.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

281

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-59. McBSP1, McBSP2, and McBSP3 Set#1 Switching Characteristics—TDM / Half-Cycle—Master

Mode(4)(7)(9)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM0

1 / tc(clk)

Frequency(1), output abe_mcbspx_clk(5) clock

12.288(8)

6.144(8)

MHz

BM1

tw(clkL)

Typical Pulse duration, output

0.5*P(2)

0.5*P(2)

ns

abe_mcbspx_clk(5) low

BM2

tw(clkH)

Typical Pulse duration, output

0.5*P(2)

0.5*P(2)

ns

abe_mcbspx_clk(5) high

tdc(clk)

Duty cycle error, output abe_mcbspx_clk(5)

–4069

4069

–8138

8138

ps

tJ(clk)

Jitter standard deviation(3), output

65

65

ps

abe_mcbspx_clk(5)

tR(clk)

Rise time, output abe_mcbspx_clk(5)

600

6500

600

6500

ps

tF(clk)

Fall time, output abe_mcbspx_clk(5)

600

6500

600

6500

ps

BM3

td(clkAE-fsV)

Delay time, output abe_mcbspx_clk(5) active

–14.6

22.4

–30.9

46.4

ns

edge to output abe_mcbspx_fs(6) valid

BM4

td(clkxAE-dxV)

Delay time, output abe_mcbspx_clkx active

–14.6

22.4

–30.9

46.4

ns

edge to output abe_mcbspx_dx valid

tR(fs)

Rise time, output abe_mcbspx_fs(6)

600

6500

600

6500

ps

tF(fs)

Fall time, output abe_mcbspx_fs(6)

600

6500

600

6500

ps

tR(dx)

Rise time, output abe_mcbspx_dx

600

6500

600

6500

ps

tF(dx)

Fall time, output abe_mcbspx_dx

600

6500

600

6500

ps

(1) Related to the output abe_mcbspx_clkx / abe_mcbspx_clkr maximum and minimum frequency programmable in McBSP module by

setting the configuration register SRGR1_REG[7..0].

For more information regarding the registers configuration see Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(2) P = abe_mcbspx_clkx / abe_mcbspx_clkr output clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) The timings apply to all configurations regardless of abe_mcbsp_clk polarity and which clock edges are used to drive output data and capture input data.

(5) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(6) abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr; abe_mcbspx_fsr is available in 6-pin mode only.

(7) In abe_mcbspx, x is equal to 1 or, 2 or, 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

(8) This McBSP1, 2 output clock frequency is based on an output ABE DPLL configured at 196.608 MHz.

For more information regarding the registers configuration, see Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock Sources/Generators / DPLL_ABE Description section of the OMAP4470 TRM.

(9) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.1.1.2.2.2 McBSP1, McBSP2, and McBSP3 Set#1—TDM / Half-Cycle—Slave Mode

Table 5-60. McBSP1, McBSP2, and McBSP3 Set#1 Timing Requirements—TDM / Half-Cycle—Slave

Mode(5)(8)(9)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS0

1 / tc(clk)

Frequency(1), abe_mcbspx_clk(6)

12.288

6.144

MHz

BS1

tw(clkL)

Typical Pulse duration, abe_mcbspx_clk(6) low

0.5*P(2)

0.5*P(2)

ns

BS2

tw(clkH)

Typical Pulse duration, abe_mcbspx_clk(6)

0.5*P(2)

0.5*P(2)

ns

high

tdc(clk)

Duty cycle error, abe_mcbspx_clk(6)

–4069

4069

–8138

8138

ps

tJ(clk)

Cycle jitter(3), abe_mcbspx_clk(6)

2000

2000

ps

BS3

tsu(fsV-clkAE)

Setup time, abe_mcbspx_fs(7) valid before

11.9

26.5

ns

abe_mcbspx_clk(6) active edge

BS4

th(clkAE-fsV)

Hold time, abe_mcbspx_fs(7) valid after

11.9

26.5

ns

abe_mcbspx_clk(6) active edge

282

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-60. McBSP1, McBSP2, and McBSP3 Set#1 Timing Requirements—TDM / Half-Cycle—Slave

Mode(5)(8)(9) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS6

tsu(drV-clkAE)

Setup time, abe_mcbspx_dr valid before

9.4

21.6

ns

abe_mcbspx_clk(6) active edge

BS7

th(clkAE-drV)

Hold time, abe_mcbspx_dr valid after

11.9

26.5

ns

abe_mcbspx_clk(6) active edge

(1) Related to the input maximum frequency supported by the McBSP module.

(2) P = abe_mcbspx_clkx / abe_mcbspx_clkr period in ns

(3) Maximum cycle jitter supported by abe_mcbspx_clkx / abe_mcbspx_clkr input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) The timings apply to all configurations regardless of abe_mcbspx_clk polarity and which clock edges are used to drive output data and capture input data.

(6) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_clkr is available in 6-pin mode only.

(7) abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr; abe_mcbspx_fsr is available in 6-pin mode only.

(8) In abe_mcbspx, x is equal to 1, or 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

(9) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-61. McBSP1, 2, and 3 Set#1 Switching Characteristics—TDM / Half-Cycle—Slave Mode(1)(2)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS5

td(clkxAE-dxV)

Delay time, input abe_mcbspx_clkx active

–7.1

20.3

–23.4

43.0

ns

edge to output abe_mcbspx_dx valid

tR(dx)

Rise time, output abe_mcbspx_dx

600

6500

600

6500

ps

tF(dx)

Fall time, output abe_mcbspx_dx

600

6500

600

6500

ps

(1) The timings apply to all configurations regardless of mcbsp_clk polarity and which clock edges are used to drive output data and capture input data.

(2) In abe_mcbspx, x is equal to 1, or 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

(3) See DM Operating Condition Addendum for CORE OPP voltages.

BM0

BM1

BM2

mcbsp_clk

BM3

BM3

mcbsp_fs

BM4

BM4

BM4

mcbsp_dx

DX7

DX6

DX0

BM6

BM5

mcbsp_dr

DR7

DR6

DR0

SWPS040-151

Figure 5-67. McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Master Mode(1)(2)(3)(4)(5)(6)

(1) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of abe_mcbspx_clk (rising or falling) on which abe_mcbspx_dx data is latched and abe_mcbspx_dr data is sampled is software configurable.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

283

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(6) In abe_mcbspx, x is equal to 1, or 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

BS0

BS1

BS2

mcbsp_clk

BS3

BS4

mcbsp_fs

BS5

BS5

BS5

mcbsp_dx

DX7

DX6

DX0

BS7

BS6

mcbsp_dr

DR7

DR6

DR0

SWPS040-152

Figure 5-68. McBSP1, 2, and 3 Set#1—TDM / Half-Cycle—Slave Mode(1)(2)(3)(4)(5)(6)

(1) abe_mcbspx_clk corresponds to either abe_mcbspx_clkx or abe_mcbspx_clkr; abe_mcbspx_fs corresponds to either abe_mcbspx_fsx or abe_mcbspx_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of abe_mcbspx_clk (rising or falling) on which abe_mcbspx_dx data is latched and abe_mcbspx_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(6) In abe_mcbspx, x is equal to 1, or 2, or 3 Set#1 (Balls: AG25, AF25, AE25, AF26).

5.6.1.2

McBSP3—I2S/PCM

Table 5-63 through Table 5-66 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-69 and Figure 5-70).

Table 5-62. McBSP3 Timing Conditions—I2S/PCM(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

400

6500

ps

tF

Input signal fall time

400

6500

ps

PCB Conditions

Bottom Balls: AG25 / AF25 / AE25 / AF26

Number of external peripherals

1

Far end load

5

pF

Trace length, point-to-point interconnect

9

cm

Characteristic impedance

30

55

Ω

Bottom Balls: AH17 / AE16 / AF16 / AG16

Number of external peripherals

1

Far end load

5

pF

Trace length, point-to-point interconnect

9

cm

284

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-62. McBSP3 Timing Conditions—I2S/PCM(1)(2)(3) (continued)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Characteristic impedance

30

45

Ω

(1) IO settings: MB[1:0] = 10 and LB0 = 0.

For more information, see:

–

For balls AG25 / AF25 / AE25 / AF26, Control Module / Control Module Functional Description/ Functional Register Description /

Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load

Settings section of the OMAP4470 TRM

–

For balls AH17 / AE16 / AF16 / AG16, Control Module / Control Module Functional Description/ Functional Register Description /

Signal Integrity Parameter Control Registers with Pad Group Assignment / I/Os with Combined Mode and Load Settings section of

the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

5.6.1.2.1 McBSP3—I2S/PCM Full and Half Cycle—Master Mode—24 MHz

Table 5-63. McBSP3 Timing Requirements—I2S/PCM—Master Mode(1)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(clks)

Frequency, input abe_clks(4) clock

24.576(4)

12.288(4)

MHz

tw(clksL)

Typical pulse duration, input abe_clks low

0.5 * P(3)

0.5 * P(3)

ns

tw(clksH)

Typical pulse duration, output abe_clks high

0.5 * P(3)

0.5 * P(3)

ns

tdc(clks)

Duty cycle error, input abe_clks

–0.05 *

0.05 *

–0.05 *

0.05 *

ps

P(3) + 610

P(3) – 610

P(3) + 610

P(3) – 610

tj(clks)

Jitter peak to peak, input abe_clks

300

300

ps

For balls: AH17 / AE16 / AF16 / AG16 (abe_mcbsp3_dr / abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing

mode 2

BM5

tsu(drV-clkAE)

Setup time, abe_mcbsp3_dr valid before

5.6

11.5

ns

abe_mcbsp3_clk(2) active edge

BM6

th(clkAE-drV)

Hold time, abe_mcbsp3_dr valid after

0.8

0.7

ns

abe_mcbsp3_clk(2) active edge

For balls: AG25 / AF25 / AE25 / AF26 (abe_mcbsp3_dr / abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing

mode 1

BM5

tsu(drV-clkAE)

Setup time, abe_mcbsp3_dr valid before

4.6

10.5

ns

abe_mcbsp3_clk(2) active edge

BM6

th(clkAE-drV)

Hold time, abe_mcbsp3_dr valid after

0.7

0.6

ns

abe_mcbsp3_clk(2) active edge

(1) The timings apply to all configurations regardless of abe_mcbsp3_clk polarity and which clock edges are used to drive output data and capture input data.

(2) abe_mcbsp3_clk corresponds to either abe_mcbsp3_clkx or abe_mcbsp3_clkr; abe_mcbsp3_clkr is available in 6-pin mode only.

(3) P = abe_clks input clock period in ns

(4) The McPDM interface can be used at the same time with one or more McBSP (interface 1, 2, or 3). In this case, abe_clks clock is shared, that means identical, between McPDM and McBSP. As a consequence, the minimum clock frequency between McPDM and

McBSP, input jitter, and duty cycle must be considered between both interfaces.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

285

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-64. McBSP3 Switching Characteristics—I2S/PCM—Master Mode(4)(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AE16 / AF16 / AG16 (abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing mode 2

BM0

1 / tc(clk)

Frequency(1), output abe_mcbsp3_clk(5) clock

24.576(7)

12.288(7)

MHz

BM1

tw(clkL)

Typical pulse duration, output abe_mcbsp3_clk(5) low

0.5*P(2)

0.5*P(2)

ns

BM2

tw(clkH)

Typical pulse duration, output abe_mcbsp3_clk(5) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output abe_mcbsp3_clk(5)

–2035

2035

–4069

4069

ps

tj(clk)

Jitter standard deviation(3), output abe_mcbsp3_clk(5)

65

65

ps

tR(clk)

Rise time, output abe_mcbsp3_clk(5)

400

6500

400

6500

ps

tF(clk)

Fall time, output abe_mcbsp3_clk(5)

400

6500

400

6500

ps

BM3

td(clkAE-fsV)

Delay time, output abe_mcbsp3_clk(5) active edge to

0.9

11.4

1.1

23.1

ns

output abe_mcbsp3_fs(6) valid

BM4

td(clkxAE-dxV)

Delay time, output abe_mcbsp3_clkx active edge to

0.9

11.4

1.1

23.1

ns

output abe_mcbsp3_dx valid

tR(fs)

Rise time, output abe_mcbsp3_fs(6)

400

6500

400

6500

ps

tF(fs)

Fall time, output abe_mcbsp3_fs(6)

400

6500

400

6500

ps

tR(dx)

Rise time, output abe_mcbsp3_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output abe_mcbsp3_dx

400

6500

400

6500

ps

286

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-64. McBSP3 Switching Characteristics—I2S/PCM—Master Mode(4)(8) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AF25 / AE25 / AF26 (abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing mode 1

BM0

1 / tc(clk)

Frequency(1), output abe_mcbsp3_clk(5) clock

24.576(7)

12.288(7)

MHz

BM1

tw(clkL)

Typical pulse duration, output abe_mcbsp3_clk(5) low

0.5*P(2)

0.5*P(2)

ns

BM2

tw(clkH)

Typical pulse duration, output abe_mcbsp3_clk(5) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output abe_mcbsp3_clk(5)

–2035

2035

–4069

4069

ps

tj(clk)

Jitter standard deviation(3), output abe_mcbsp3_clk(5)

65

65

ps

tR(clk)

Rise time, output abe_mcbsp3_clk(5)

400

6500

400

6500

ps

tF(clk)

Fall time, output abe_mcbsp3_clk(5)

400

6500

400

6500

ps

BM3

td(clkAE-fsV)

Delay time, output abe_mcbsp3_clk(5) active edge to

0.9

11.0

1.0

22.6

ns

output abe_mcbsp3_fs(6) valid

BM4

td(clkxAE-dxV)

Delay time, output abe_mcbsp3_clkx active edge to

0.9

11.0

1.0

22.6

ns

output abe_mcbsp3_dx valid

tR(fs)

Rise time, output abe_mcbsp3_fs(6)

400

6500

400

6500

ps

tF(fs)

Fall time, output abe_mcbsp3_fs(6)

400

6500

400

6500

ps

tR(dx)

Rise time, output abe_mcbsp3_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output abe_mcbsp3_dx

400

6500

400

6500

ps

(1) Related to the output abe_mcbsp3_clkx / abe_mcbsp3_clkr maximum and minimum frequency programmable in McBSP module by

setting the configuration register SRGR1_REG[7..0].

For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(2) P = abe_mcbsp3_clkx / abe_mcbsp3_clkr output clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) The timings apply to all configurations regardless of abe_mcbsp3_clk polarity and which clock edges are used to drive output data and capture input data.

(5) abe_mcbsp3_clk corresponds to either abe_mcbsp3_clkx or abe_mcbsp3_clkr; abe_mcbsp3_clkr is available in 6-pin mode only.

(6) abe_mcbsp3_fs corresponds to either abe_mcbsp3_fsx or abe_mcbsp3_fsr; abe_mcbsp3_fsr is available in 6-pin mode only.

(7) This McBSP3 output clock frequency is based on an output ABE DPLL configured at 196.608 MHz.

For more information regarding the registers configuration, see the Power, Reset and Clock Management / Clock Management

Functional Description / Internal Clock Sources/Generators / DPLL_ABE Description section of the OMAP4470 TRM

(8) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.1.2.2 McBSP3—I2S/PCM Full and Half Cycle—Slave Mode—12 MHz

Table 5-65. McBSP3 Timing Requirements—I2S/PCM—Slave Mode(4)(5)(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AH17 / AE16 / AF16 / AG16 (abe_mcbsp3_dr / abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing

mode 2

BS0

1 / tc(clk)

Frequency(1), abe_mcbsp3_clk(6)

12.288

6.144

MHz

BS1

tw(clkL)

Typical pulse duration, abe_mcbsp3_clk(6) low

0.5*P(2)

0.5*P(2)

ns

BS2

tw(clkH)

Typical pulse duration, abe_mcbsp3_clk(6) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, abe_mcbsp3_clk(6)

–2035

2035

–4069

4069

ps

tj(clk)

Cycle jitter(3), abe_mcbsp3_clk(6)

1221

2000

ps

BS3

tsu(fsV-clkAE)

Setup time, abe_mcbsp3_fs(7) valid before

14.8

30.8

ns

abe_mcbsp3_clk(6) active edge

BS4

th(clkAE-fsV)

Hold time, abe_mcbsp3_fs(7) valid after

14.8

30.8

ns

abe_mcbsp3_clk(6) active edge

BS6

tsu(drV-clkAE)

Setup time, abe_mcbsp3_dr valid before

14.8

30.8

ns

abe_mcbsp3_clk(6) active edge

BS7

th(clkAE-drV)

Hold time, abe_mcbsp3_dr valid after

14.8

30.8

ns

abe_mcbsp3_clk(6) active edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

287

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-65. McBSP3 Timing Requirements—I2S/PCM—Slave Mode(4)(5)(8) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AG25 / AF25 / AE25 / AF26 (abe_mcbsp3_dr / abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing

mode 1

BS0

1 / tc(clk)

Frequency(1), abe_mcbsp3_clk(6)

12.288

6.144

MHz

BS1

tw(clkL)

Typical pulse duration, abe_mcbsp3_clk(6) low

0.5*P(2)

0.5*P(2)

ns

BS2

tw(clkH)

Typical pulse duration, abe_mcbsp3_clk(6) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, abe_mcbsp3_clk(6)

–2035

2035

–4069

4069

ps

tj(clk)

Cycle jitter(3), abe_mcbsp3_clk(6)

1221

2000

ps

BS3

tsu(fsV-clkAE)

Setup time, abe_mcbsp3_fs(7) valid before

14.3

30.4

ns

abe_mcbsp3_clk(6) active edge

BS4

th(clkAE-fsV)

Hold time, abe_mcbsp3_fs(7) valid after

14.3

30.4

ns

abe_mcbsp3_clk(6) active edge

BS6

tsu(drV-clkAE)

Setup time, abe_mcbsp3_dr valid before

14.3

30.4

ns

abe_mcbsp3_clk(6) active edge

BS7

th(clkAE-drV)

Hold time, abe_mcbsp3_dr valid after

14.3

30.4

ns

abe_mcbsp3_clk(6) active edge

(1) Related to the input maximum frequency supported by the McBSP module.

(2) P = abe_mcbsp3_clkx / abe_mcbsp3_clkr period in ns

(3) Maximum cycle jitter supported by abe_mcbsp3_clkx / abe_mcbsp3_clkr input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) The timings apply to all configurations regardless of abe_mcbsp3_clk polarity and which clock edges are used to drive output data and capture input data.

(6) abe_mcbsp3_clk corresponds to either abe_mcbsp3_clkx or abe_mcbsp3_clkr; abe_mcbsp3_clkr is available in 6-pin mode only.

(7) abe_mcbsp3_fs corresponds to either abe_mcbsp3_fsx or abe_mcbsp3_fsr; abe_mcbsp3_fsr is available in 6-pin mode only.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-66. McBSP3 Switching Characteristics—I2S/PCM—Slave Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AE16 / AF16 / AG16 (abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing mode 2

BS5

td(clkxAE-dxV)

Delay time, input abe_mcbsp3_clkx active

–16.4

22.3

–34.1

38.1

ns

edge to output abe_mcbsp3_dx valid

tR(dx)

Rise time, output abe_mcbsp3_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output abe_mcbsp3_dx

400

6500

400

6500

ps

For balls: AF25 / AE25 / AF26 (abe_mcbsp3_dx / abe_mcbsp3_clkx / abe_mcbsp3_fsx)—Multiplexing mode 1

BS5

td(clkxAE-dxV)

Delay time, input abe_mcbsp3_clkx active

–16.4

20.3

–34.0

36.1

ns

edge to output abe_mcbsp3_dx valid

tR(dx)

Rise time, output abe_mcbsp3_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output abe_mcbsp3_dx

400

6500

400

6500

ps

(1) The timings apply to all configurations regardless of abe_mcbsp3_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

288

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

BM0

BM1

BM2

abe_mcbsp3_clk

BM3

BM3

abe_mcbsp3_fs

BM4

BM4

BM4

abe_mcbsp3_dx

DX7

DX6

DX0

BM6

BM5

abe_mcbsp3_dr

DR7

DR6

DR0

SWPS040-117

Figure 5-69. McBSP3—I2S/PCM—Master Mode(1)(2)(3)(4)(5)

(1) abe_mcbsp3_clk corresponds to either abe_mcbsp3_clkx or abe_mcbsp3_clkr; abe_mcbsp3_fs corresponds to either abe_mcbsp3_fsx or abe_mcbsp3_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of abe_mcbsp3_clk (rising or falling) on which abe_mcbsp3_dx data is latched and abe_mcbsp3_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

BS0

BS1

BS2

abe_mcbsp3_clk

BS3

BS4

abe_mcbsp3_fs

BS5

BS5

BS5

abe_mcbsp3_dx

DX7

DX6

DX0

BS7

BS6

abe_mcbsp3_dr

DR7

DR6

DR0

SWPS040-118

Figure 5-70. McBSP3—I2S/PCM—Slave Mode(1)(2)(3)(4)(5)

(1) mcbsp3_clk corresponds to either mcbsp3_clkx or mcbsp3_clkr; mcbsp3_fs corresponds to either mcbsp3_fsx or mcbsp3_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of mcbsp3_clk (rising or falling) on which mcbsp3_dx data is latched and mcbsp3_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

289

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.6.1.3

McBSP4—I2S/PCM

5.6.1.3.1 McBSP4—I2S/PCM—Full Cycle—48-MHz Master and 24-MHz Slave

Table 5-68 through Table 5-71 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-71 and Figure 5-72).

Table 5-67. McBSP4 Timing Conditions—I2S/PCM(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

400

4000

ps

tF

Input signal fall time

400

4000

ps

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length, point-to-point interconnect

6

cm

Characteristic impedance

30

45

Ω

(1) IO settings: MB[1:0] = 10 and LB0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/Os with Combined Mode and Load Settings section of the OMAP4470

TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

5.6.1.3.1.1 McBSP4—I2S/PCM—Full Cycle—48-MHz Master Mode

Table 5-68. McBSP4 Timing Requirements—I2S/PCM—Master Mode(1)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM5

tsu(drV-clkAE)

Setup time, mcbsp4_dr valid before

3.8

6.6

ns

mcbsp4_clk(2) active edge

BM6

th(clkAE-drV)

Hold time, mcbsp4_dr valid after

0.3

0.3

ns

mcbsp4_clk(2) active edge

(1) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(2) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_clkr is available in 6-pin mode only.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-69. McBSP4 Switching Characteristics—I2S/PCM—Master Mode(4)(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM0

1 / tc(clk)

Frequency(1), output mcbsp4_clk(5) clock

48(7)

24(7)

MHz

BM1

tw(clkL)

Typical pulse duration, output mcbsp4_clk(5)

0.5*P(2)

0.5*P(2)

ns

low

BM2

tw(clkH)

Typical pulse duration, output mcbsp4_clk(5)

0.5*P(2)

0.5*P(2)

ns

high

tdc(clk)

Duty cycle error, output mcbsp4_clk(5)

–1042

1042

–2083

2083

ps

tj(clk)

Jitter standard deviation(3), output

65

65

ps

mcbsp4_clk(5)

tR(clk)

Rise time, output mcbsp4_clk(5)

400

4000

400

4000

ps

tF(clk)

Fall time, output mcbsp4_clk(5)

400

4000

400

4000

ps

290

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-69. McBSP4 Switching Characteristics—I2S/PCM—Master Mode(4)(8) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM3

td(clkAE-fsV)

Delay time, output mcbsp4_clk(5) active edge

0.6

9.4

0.9

19.5

ns

to output mcbsp4_fs(6) valid

BM4

td(clkxAE-dxV)

Delay time, output mcbsp4_clkx active edge to

0.6

9.4

0.9

19.5

ns

output mcbsp4_dx valid

tR(fs)

Rise time, output mcbsp4_fs(6)

400

4000

400

4000

ps

tF(fs)

Fall time, output mcbsp4_fs(6)

400

4000

400

4000

ps

tR(dx)

Rise time, output mcbsp4_dx

400

4000

400

4000

ps

tF(dx)

Fall time, output mcbsp4_dx

400

4000

400

4000

ps

(1) Related to the output mcbsp4_clkx / mcbsp4_clkr maximum and minimum frequency programmable in McBSP module by setting the

configuration register SRGR1_REG[7..0].

For more information regarding the registers configuration see Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(2) P = mcbsp4_clkx / mcbsp4_clkr output clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(5) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_clkr is available in 6-pin mode only.

(6) mcbsp4_fs corresponds to either mcbsp4_fsx or mcbsp4_fsr; mcbsp4_fsr is available in 6-pin mode only.

(7) This McBSP4 output clock frequency is based on an output PER DPLL configured at 96 MHz.

For more information regarding the registers configuration, see Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock Sources/Generators / DPLL_PER Description section of the OMAP4470 TRM.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.1.3.1.2 McBSP4—I2S/PCM—Full Cycle—24-MHz Slave Mode

Table 5-70. McBSP4 Timing Requirements—I2S/PCM—Slave Mode(4)(5)(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS0

1 / tc(clk)

Frequency(1), mcbsp4_clk(6)

24

12

MHz

BS1

tw(clkL)

Typical pulse duration, mcbsp4_clk(6) low

0.5*P(2)

0.5*P(2)

ns

BS2

tw(clkH)

Typical pulse duration, mcbsp4_clk(6) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcbsp4_clk(6)

–2035

2035

–4069

4069

ps

tj(clk)

Cycle jitter(3), mcbsp4_clk(6)

1221

2000

ps

BS3

tsu(fsV-clkAE)

Setup time, mcbsp4_fs(7) valid before

6.0

11.9

ns

mcbsp4_clk(6) active edge

BS4

th(clkAE-fsV)

Hold time, mcbsp4_fs(7) valid after

0.2

0.3

ns

mcbsp4_clk(6) active edge

BS6

tsu(drV-clkAE)

Setup time, mcbsp4_dr valid before

6.0

11.9

ns

mcbsp4_clk(6) active edge

BS7

th(clkAE-drV)

Hold time, mcbsp4_dr valid after

0.2

0.3

ns

mcbsp4_clk(6) active edge

(1) Related to the input maximum frequency supported by the McBSP module.

(2) P = mcbsp4_clkx / mcbsp4_clkr period in ns

(3) Maximum cycle jitter supported by mcbsp4_clkx / mcbsp4_clkr input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(6) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_clkr is available in 6-pin mode only.

(7) mcbsp4_fs corresponds to either mcbsp4_fsx or mcbsp4_fsr; mcbsp4_fsr is available in 6-pin mode only.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

291

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-71. McBSP4 Switching Characteristics—I2S/PCM—Slave Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS5

td(clkxAE-dxV)

Delay time, input mcbsp4_clkx active edge to

0.9

23.2

1.0

40.0

ns

output mcbsp4_dx valid

tR(dx)

Rise time, output mcbsp4_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output mcbsp4_dx

400

6500

400

6500

ps

(1) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.1.3.2 McBSP4—I2S/PCM—Half-Cycle—24-MHz Master and 12-MHz Slave

Table 5-73 through Table 5-76 assume testing over the recommended operating conditions and electrical characteristic conditions below.

Table 5-72. McBSP4 Timing Conditions—I2S/PCM(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

400

6500

ps

tF

Input signal fall time

400

6500

ps

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length, point-to-point interconnect

9

cm

Characteristic impedance

30

55

Ω

(1) IO settings: MB[1:0] = 10 and LB0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/Os with Combined Mode and Load Settings section of the OMAP4470

TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

5.6.1.3.2.1 McBSP4—I2S/PCM—Half-Cycle—24-MHz Master Mode

Table 5-73. McBSP4 Timing Requirements—I2S/PCM—Master Mode(1)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM5

tsu(drV-clkAE)

Setup time, mcbsp4_dr valid before

5.3

11.6

ns

mcbsp4_clk(2) active edge

BM6

th(clkAE-drV)

Hold time, mcbsp4_dr valid after

5.3

11.3

ns

mcbsp4_clk(2) active edge

(1) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(2) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_clkr is available in 6-pin mode only.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

292

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-74. McBSP4 Switching Characteristics—I2S/PCM—Master Mode(4)(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BM0

1 / tc(clk)

Frequency(1), output mcbsp4_clk clock

24(7)

12(7)

MHz

BM1

tw(clkL)

Typical pulse duration, output mcbsp4_clk low

0.5*P(2)

0.5*P(2)

ns

BM2

tw(clkH)

Typical pulse duration, output mcbsp4_clk

0.5*P(2)

0.5*P(2)

ns

high

tdc(clk)

Duty cycle error, output mcbsp4_clk

–2035

2035

–4069

4069

ps

tj(clk)

Jitter standard deviation(3), output mcbsp4_clk

65

65

ps

tR(clk)

Rise time, output mcbsp4_clk

400

6500

400

6500

ps

tF(clk)

Fall time, output mcbsp4_clk

400

6500

400

6500

ps

BM3

td(clkAE-fsV)

Delay time, output mcbsp4_clk active edge to

–7.1

11.7

–15.2

23.6

ns

output mcbsp4_fs(6) valid

BM4

td(clkxAE-dxV)

Delay time, output mcbsp4_clkx active edge to

–7.1

11.7

–15.2

23.6

ns

output mcbsp4_dx valid

tR(fs)

Rise time, output mcbsp4_fs(6)

400

6500

400

6500

ps

tF(fs)

Fall time, output mcbsp4_fs(6)

400

6500

400

6500

ps

tR(dx)

Rise time, output mcbsp4_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output mcbsp4_dx

400

6500

400

6500

ps

(1) Related to the output mcbsp4_clkx / mcbsp4_clkr maximum and minimum frequency programmable in McBSP module by setting the

configuration register SRGR1_REG[7..0].

For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) / MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

(2) P = mcbsp4_clkx / mcbsp4_clkr output clk period in ns.

(3) The jitter probability density can be approximated by a Gaussian function.

(4) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(5) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_clkr is available in 6-pin mode only.

(6) mcbsp4_fs corresponds to either mcbsp4_fsx or mcbsp4_fsr; mcbsp4_fsr is available in 6-pin mode only.

(7) This McBSP4 output clock frequency is based on an output PER DPLL configured at 96 MHz.

For more information regarding the registers configuration, see the Power, Reset and Clock Management / Clock Management

Functional Description / Internal Clock Sources/Generators / DPLL_PER Description section of the OMAP4470 TRM.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.1.3.2.2 McBSP4—I2S/PCM—Half-Cycle—12-MHz Slave Mode

Table 5-75. McBSP4 Timing Requirements—I2S/PCM—Slave Mode(4)(5)(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS0

1 / tc(clk)

Frequency(1), mcbsp4_clk(6)

12

6

MHz

BS1

tw(clkL)

Typical pulse duration, mcbsp4_clk(6) low

0.5*P(2)

0.5*P(2)

ns

BS2

tw(clkH)

Typical pulse duration, mcbsp4_clk(6) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcbsp4_clk(6)

–4069

4069

–8138

8138

ps

tj(clk)

Cycle jitter(3), mcbsp4_clk(6)

2000

2000

ps

BS3

tsu(fsV-clkAE)

Setup time, mcbsp4_fs(7) valid before

13.2

26.7

ns

mcbsp4_clk(6) active edge

BS4

th(clkAE-fsV)

Hold time, mcbsp4_fs(7) valid after

0.3

0.3

ns

mcbsp4_clk(6) active edge

BS6

tsu(drV-clkAE)

Setup time, mcbsp4_dr valid before

13.2

26.7

ns

mcbsp4_clk(6) active edge

BS7

th(clkAE-drV)

Hold time, mcbsp4_dr valid after

0.3

0.3

ns

mcbsp4_clk(6) active edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

293

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) Related to the input maximum frequency supported by the McBSP module.

(2) P = mcbsp4_clkx / mcbsp4_clkr period in ns

(3) Maximum cycle jitter supported by mcbsp4_clkx / mcbsp4_clkr input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(6) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_clkr is available in 6-pin mode only.

(7) mcbsp4_fs corresponds to either mcbsp4_fsx or mcbsp4_fsr; mcbsp4_fsr is available in 6-pin mode only.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-76. McBSP4 Switching Characteristics—I2S/PCM—Slave Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

BS5

td(clkxAE-dxV)

Delay time, input mcbsp4_clkx active edge to

1.0

23.2

1.1

40.0

ns

output mcbsp4_dx valid

tR(dx)

Rise time, output mcbsp4_dx

400

6500

400

6500

ps

tF(dx)

Fall time, output mcbsp4_dx

400

6500

400

6500

ps

(1) The timings apply to all configurations regardless of mcbsp4_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

BM0

BM1

BM2

mcbsp4_clk

BM3

BM3

mcbsp4_fs

BM4

BM4

BM4

mcbsp4_dx

DX7

DX6

DX0

BM6

BM5

mcbsp4_dr

DR7

DR6

DR0

SWPS040-119

Figure 5-71. McBSP4—I2S/PCM—Master Mode(1)(2)(3)(4)(5)

(1) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_fs corresponds to either mcbsp4_fsx or mcbsp4_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of mcbsp4_clk (rising or falling) on which mcbsp4_dx data is latched and mcbsp4_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see the Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

294

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

BS0

BS1

BS2

mcbsp4_clk

BS3

BS4

mcbsp4_fs

BS5

BS5

BS5

mcbsp4_dx

DX7

DX6

DX0

BS7

BS6

mcbsp4_dr

DR7

DR6

DR0

SWPS040-120

Figure 5-72. McBSP4—I2S/PCM—Slave Mode(1)(2)(3)(4)(5)

(1) mcbsp4_clk corresponds to either mcbsp4_clkx or mcbsp4_clkr; mcbsp4_fs corresponds to either mcbsp4_fsx or mcbsp4_fsr.

McBSP in 6-pin mode: dx and dr as data pins; clkx, clkr, fsx, and fsr as control pins.

McBSP in 4-pin mode: dx and dr as data pins; clkx and fsx pins as control pins. The clkx and fsx pins are internally looped back, via software configuration, respectively to the clkr and fsr internal signals for data receive.

(2) The polarity of McBSP frame synchronization is software configurable.

(3) The active clock edge selection of mcbsp4_clk (rising or falling) on which mcbsp4_dx data is latched and mcbsp4_dr data is sampled is software configurable.

(4) Timing diagrams are for data delay set to 1.

(5) For more information regarding the registers configuration see Serial Communication Interface / Multichannel Buffered Serial Port (McBSP) MCBSP Register Manual / MCBSP Registers / MCBSP Register Summary Table section of the OMAP4470 TRM.

5.6.2

Multichannel Buffered Serial Port (McASP)

NOTE

For more information, see the Serial Communication Interface section of the OMAP4470

TRM.

Table 5-78 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-73).

Table 5-77. McASP Timing Conditions(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

PCB Conditions

Number of external peripherals

1

Far end load

7

pF

Trace length, point-to-point interconnect

10

cm

Characteristic impedance

30

60

Ω

(1) O settings: MB[1:0] = 10 and LB0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

295

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-78. McASP Switching Characteristics(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

9

1 / tc(AHCLKX)

Frequency(1), abe_mcasp_ahclkx

24.576(3)

24.576(3)

MHz

10

tw(AHCLKX)

Typical pulse duration, abe_mcasp_ahclkx

0.5*P(2) –

0.5*P(2) –

ns

high or low

2.5

2.5

11

1 / tc(ACLKX)

Frequency(1), abe_mcasp_aclkx

24.576(3)

24.576(3)

MHz

12

tw(ACLKX)

Typical pulse duration, abe_mcasp_aclkx high

0.5*P(2) –

0.5*P(2) –

ns

or low

2.5

2.5

13

td(ACLKX-AFSX)

Delay time, abe_mcasp_aclkx transmit edge to

0

6

0

6

ns

abe_mcasp_afsx output valid

14

td(ACLKX-AXR)

Delay time, abe_mcasp_aclkx transmit edge to

0

6

0

6

ns

abe_mcasp_axr output valid

15

tdis(AXR-ACLKX)

Disable time, abe_mcasp_aclkx transmit edge

0

6

0

6

ns

to abe_mcasp_axr output high impedance

(1) Related to the input maximum frequency supported by the McASP module.

(2) P = AHCLKR/X period

(3) This McASP output clock frequency is based on an output ABE DPLL configured at 196.608 MHz.

For more information regarding the registers configuration, see the Power, Reset and Clock Management / Clock Management

Functional Description / Internal Clock Sources/Generators / DPLL_ABE Description section of the OMAP4470 TRM.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

296

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

10

10

9

MCA[x]_ACLKR/X (Falling Edge Polarity)

MCA[x]_AHCLKR/X (Rising Edge Polarity)

11

12

12

(1)

MCA[x]_ACLKR/X (CLKRP = CLKXP = 1)

(2)

MCA[x]_ACLKR/X (CLKRP = CLKXP = 0)

13

13

13

13

MCA[x]_AFSR/X (Bit Width, 0 Bit Delay)

MCA[x]_AFSR/X (Bit Width, 1 Bit Delay)

MCA[x]_AFSR/X (Bit Width, 2 Bit Delay)

13

13

13

MCA[x]_AFSR/X (Slot Width, 0 Bit Delay)

MCA[x]_AFSR/X (Slot Width, 1 Bit Delay)

MCA[x]_AFSR/X (Slot Width, 2 Bit Delay)

14

15

MCA[x]_AXR[x] (Data Out/Transmit)

A0

A1

A30 A31

B0

B1

B30 B31

C0

C1

C2

C3

C31

SWPS040-105

Figure 5-73. McASP Output Timing(1)(2)

(1) For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

(2) For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

5.6.3

Multichannel Serial Port Interface (McSPI)

NOTE

For more information, see the Serial Communication Interface section of the OMAP4470

TRM.

McSPI allows a duplex, synchronous, serial communication between a local host and SPI compliant

external devices. The following timings are applicable to the different configurations of McSPI in

master/slave mode for any McSPI and any channel (n).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

297

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.6.3.1

McSPI—MCSPI Interface in Transmit and Receive—Slave Mode

In slave mode, McSPI initiates data transfer on the data lines (mcspix_somi, mcspix_simo) when it

receives an SPI clock (mcspix_clk) from the external SPI master device.

NOTE

With other system conditions (for instance with a less jitter and duty cycle error source

clock), 24 MHz of clock frequency could be reached.

5.6.3.1.1 McSPI1

Table 5-80 and Table 5-81 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-74 and Figure 5-75).

Table 5-79. McSPI1 Timing Conditions—Slave Mode(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

3.00

ns

tF

Input signal fall time

1.00

3.00

ns

PCB Conditions

Number of external peripherals

-

Far end load

5

pF

Trace length

2

5

cm

Characteristic impedance

20

70

Ω

(1) McSPI1:

–

Balls AF22 / AE22 / AG22 / AE23 / AF23 (mcspi1_clk / mcspi1_somi / mcspi1_simo / mcspi1_cs0 / mcspi1_cs1):

SC[1:0] = 00 and LB[1:0] = 10

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

–

Balls AG23 / AH23 (mcspi1_cs2 / mcspi1_cs3):

MB[1:0] = 11 and LB0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-80. McSPI1 Timing Requirements—Slave Mode(4)(7)

NO.

PARAMETER

16 MHz SET

8 MHz SET

UNIT

MIN

MAX

MIN

MAX

SS1

1 / tc(clk)

Frequency(1), mcspi1_clk(5)

16(7)

8(7)

MHz

SS2

tw(clkL)

Typical pulse duration, mcspi1_clk(5) low

0.5*P(2)

0.5*P(2)

ns

SS3

tw(clkH)

Typical pulse duration, mcspi1_clk(5) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspi1_clk

–3125

3125

–6250

6250

ps

tj(clk)

Cycle jitter(3), mcspi1_clk

–1875

1875

–2000

2000

ps

tR(clk)

Rise time, mcspi1_clk

3000

3000

ps

tF(clk)

Fall time, mcspi1_clk

3000

3000

ps

SS4

tsu(SIMO-CLKAE)

Setup time, mcspi1_simo valid before

12.82

28.61

ns

mcspi1_clk(5) active edge

298

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-80. McSPI1 Timing Requirements—Slave Mode(4)(7) (continued)

NO.

PARAMETER

16 MHz SET

8 MHz SET

UNIT

MIN

MAX

MIN

MAX

SS5

th(clkAE-SIMO)

Hold time, mcspi1_simo valid after

12.82

28.61

ns

mcspi1_clk(5) active edge

SS8

tsu(CS-CLKAE)

Setup time, mcspi1_cs0 valid before

12.82

28.61

ns

mcspi1_clk(5) first edge

SS9

th(clkAE-CS)

Hold time, mcspi1_cs0 valid after

12.82

28.61

ns

mcspi1_clk(5) last edge

(1) Related to the input maximum frequency supported by the McSPI module.

(2) P = mcspi1_clk period in ns

(3) Maximum cycle jitter supported by mcspi1_clk input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) This timing applies to all configurations regardless of mcspi1_clk polarity and which clock edges are used to drive output data and capture input data.

(6) With other system conditions (for instance with a less jitter and duty cycle error source clock), 24 MHz of clock frequency could be reached.

(7) The timings requirements described are applicable to both CORE OPP50 and OPP100 operating points.

Table 5-81. McSPI1 Switching Characteristics—Slave Mode(2)(3)

NO.

PARAMETER

16 MHz SET(3)

8 MHz SET(3)

UNIT

MIN

MAX

MIN

MAX

SS6

td(clk-SOMI)

Delay time, mcspi1_clk(1) active edge to

–4.66

18.41

–12.01

37.32

ns

mcspi1_somi transition

SS7

td(CS-SOMI)

Delay time, mcspi1_cs0 active edge

PHA = 0(2)

18.41

37.32

ns

to mcspi1_somi transition

tR(SOMI)

Rise time, mcspi1_somi

4000.0

4000.0

ps

tF(SOMI)

Fall time, mcspi1_somi

4000.0

4000.0

ps

(1) The polarity of mcspi1_clk and the active edge (rising or falling) on which mcspi1_simo is driven and mcspi1_somi is latched is all software configurable:

–

mcspi1_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence description.

(2) This timing applies to all configurations regardless of mcspi1_clk polarity and which clock edges are used to drive output data and capture input data.

(3) The timings requirements described are applicable to both CORE OPP50 and OPP100 operating points.

5.6.3.1.2 McSPI2 and McSPI4

Table 5-83 and Table 5-84 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-74 and Figure 5-75).

Table 5-82. McSPI2 and McSPI4 Timing Conditions—Slave Mode(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

4.00

ns

tF

Input signal fall time

1.00

4.00

ns

PCB Conditions

Number of external peripherals

-

Far end load

5

pF

Trace length

2

5

cm

Characteristic impedance

20

60

Ω

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

299

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) IO settings: LB0 = 0 and MB[1:0] = 11.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-83. McSPI2 and McSPI4 Timing Requirements—Slave Mode(4)(7)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SS1

1 / tc(clk)

Frequency(1), mcspix_clk(5)

16(6)

8

MHz

SS2

tw(clkL)

Typical pulse duration, mcspix_clk(5) low

0.5*P(2)

0.5*P(2)

ns

SS3

tw(clkH)

Typical pulse duration, mcspix_clk(5) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspix_clk

–3125

3125

–6250

6250

ps

tj(clk)

Cycle jitter(3), mcspix_clk

–1875

1875

–2000

2000

ps

tR(clk)

Rise time, mcspix_clk

4000

4000

ps

tF(clk)

Fall time, mcspix_clk

4000

4000

ps

SS4

tsu(SIMO-clkAE)

Setup time, mcspix_simo valid before

12.95

28.74

ns

mcspix_clk(5) active edge

SS5

th(clkAE-SIMO)

Hold time, mcspix_simo valid after

12.95

28.74

ns

mcspix_clk(5) active edge

SS8

tsu(CS-clkAE)

Setup time, mcspix_cs0 valid before

12.95

28.74

ns

mcspix_clk(5) first edge

SS9

th(clkAE-CS)

Hold time, mcspix_cs0 valid after mcspix_clk(5)

12.95

28.74

ns

last edge

(1) Related to the input maximum frequency supported by the McSPI module.

(2) P = mcspix_clk period in ns

(3) Maximum cycle jitter supported by mcspix_clk input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) This timing applies to all configurations regardless of mcspix_clk polarity and which clock edges are used to drive output data and capture input data.

(6) With other system conditions (for instance with a less jitter and duty cycle error source clock), 24 MHz of clock frequency could be reached.

(7) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-84. McSPI2 and McSPI4 Switching Characteristics—Slave Mode(2)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SS6

td(clk-SOMI)

Delay time, mcspi2_clk(1) active edge to

–3.48

16.60

–10.83

36.14

ns

mcspi2_somi transition

SS7

td(CS-SOMI)

Delay time, mcspi2_cs0 active edge

PHA = 0(2)

16.60

36.14

ns

to mcspi2_somi transition

tR(SOMI)

Rise time, mcspi2_somi

5545

5545

ps

tF(SOMI)

Fall time, mcspi2_somi

5545

5545

ps

(1) The polarity of mcspi2_clk and the active edge (rising or falling) on which mcspi2_simo is driven and mcspi2_somi is latched is all software configurable:

–

mcspi2_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence description.

(2) This timing applies to all configurations regardless of mcspi2_clk polarity and which clock edges are used to drive output data and capture input data.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

300

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.6.3.1.3 McSPI3

Table 5-86 and Table 5-87 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-74 and Figure 5-75).

Table 5-85. McSPI3 Timing Conditions—Slave Mode(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

4.00

ns

tF

Input signal fall time

1.00

4.00

ns

PCB Conditions

Number of external peripherals

-

Far end load

5

pF

Trace length

2

5

cm

Characteristic impedance

20

50

Ω

(1) IO settings: DS0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-86. McSPI3 Timing Requirements—Slave Mode(4)(7)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SS1

1 / tc(clk)

Frequency(1), mcspi3_clk(5)

16(6)

8

MHz

SS2

tw(clkL)

Typical pulse duration, mcspi3_clk(5) low

0.5*P(2)

0.5*P(2)

ns

SS3

tw(clkH)

Typical pulse duration, mcspi3_clk(5) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspi3_clk

–3125

3125

–6250

6250

ps

tj(clk)

Cycle jitter(3), mcspi3_clk

–1875

1875

–2000

2000

ps

tR(clk)

Rise time, mcspi3_clk

4000

4000

ps

tF(clk)

Fall time, mcspi3_clk

4000

4000

ps

SS4

tsu(SIMO-CLKAE)

Setup time, mcspi3_simo valid before

12.92

28.70

ns

mcspi3_clk(5) active edge

SS5

th(clkAE-SIMO)

Hold time, mcspi3_simo valid after

12.92

28.70

ns

mcspi3_clk(5) active edge

SS8

tsu(CS-CLKAE)

Setup time, mcspi3_cs0 valid before

12.92

28.70

ns

mcspi3_clk(5) first edge

SS9

th(clkAE-CS)

Hold time, mcspi3_cs0 valid after

12.92

28.70

ns

mcspi3_clk(5) last edge

(1) Related to the input maximum frequency supported by the McSPI module.

(2) P = mcspi3_clk period in ns

(3) Maximum cycle jitter supported by mcspi3_clk input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) This timing applies to all configurations regardless of mcspi3_clk polarity and which clock edges are used to drive output data and capture input data.

(6) With other system conditions (for instance with a less jitter and duty cycle error source clock), 24 MHz of clock frequency could be reached.

(7) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

301

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-87. McSPI3 Switching Characteristics—Slave Mode(2)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SS6

td(clk-SOMI)

Delay time, mcspi3_clk(1) active edge to

–3.99

17.12

–11.34

36.66

ns

mcspi3_somi transition

SS7

td(CS-SOMI)

Delay time, mcspi3_cs0 active edge

PHA = 0

17.12

36.66

ns

to mcspi3_somi transition

tR(SOMI)

Rise time, mcspi3_somi

5001

5001

ps

tF(SOMI)

Fall time, mcspi3_somi

5001

5001

ps

(1) The polarity of mcspi3_clk and the active edge (rising or falling) on which mcspi3_simo is driven and mcspi3_somi is latched is all software configurable:

–

mcspi3_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence description.

(2) This timing applies to all configurations regardless of mcspi3_clk polarity and which clock edges are used to drive output data and capture input data.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

PHA=0

EPOL=1

mcspi_cs(IN)

SS2

SS1

SS8

SS3

SS9

mcspi_clk(IN)

POL=0

SS2

SS1

POL=1

SS3

mcspi_clk(IN)

SS7

SS6

SS6

mcspi_somi(OUT)

Bit n-1

Bit n-2

Bit n-3

Bit n-4

Bit 0

PHA=1

EPOL=1

mcspi_cs(IN)

SS2

SS1

SS8

SS3

SS9

POL=0

mcspi_clk(IN)

SS3

SS1

POL=1

SS2

mcspi_clk(IN)

SS6

SS6

SS6

SS6

mcspi_somi(OUT)

Bit n-1

Bit n-2

Bit n-3

Bit 1

Bit 0

SWPS040-054

Figure 5-74. McSPI—Slave Mode—Transmit(1)(2)(3)

302

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) The active clock edge selection of mcspix_clk (rising or falling) on which mcspix_simo is driven and mcspix_somi data is latched is software configurable with the bit MCSPI_Ch(i)CONF[1] = POL and the bit MCSPI_Ch(i)CONF[0] = PHA.

(2) The polarity of mcspix_cs is software configurable with the bit MCSPI_Ch(i)CONF[6] = EPOL.

(3) In mcspix, x is equal to 1, 2, 3, or 4.

PHA=0

mcspi_cs(IN)

EPOL=1

SS2

SS1

SS8

SS3

SS9

mcspi_clk(IN)

POL=0

SS2

SS1

POL=1

SS3

mcspi_clk(IN)

SS5

SS4

SS4

SS5

mcspi_simo(IN)

Bit n-1

Bit n-2

Bit n-3

Bit n-4

Bit 0

PHA=1

EPOL=1

mcspi_cs(IN)

SS2

SS1

SS8

SS3

SS9

POL=0

mcspi_clk(IN)

SS3

SS1

POL=1

SS2

mcspi_clk(IN)

SS4

SS5

SS4

SS5

mcspi_simo(IN)

Bit n-1

Bit n-2

Bit n-3

Bit 1

Bit0

SWPS040-055

Figure 5-75. McSPI—Slave Mode—Receive(1)(2)(3)

(1) The active clock edge selection of mcspix_clk (rising or falling) on which mcspix_simo is driven and mcspix_somi data is latched is software configurable with the bit MCSPI_Ch(i)CONF[1] = POL and the bit MCSPI_Ch(i)CONF[0] = PHA.

(2) The polarity of mcspix_cs is software configurable with the bit MCSPI_Ch(i)CONF[6] = EPOL.

(3) In mcspix, x is equal to 1, 2, 3, or 4.

5.6.3.2

McSPI—McSPI Interface in Transmit and Receive—Master Mode

In master mode, McSPI supports multichannel communication. McSPI initiates a data transfer on the data

lines (SPIDAT [1:0]) and generates clock (SPICLK) and control signals (SPIEN) to a single SPI slave

device at a time.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

303

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.6.3.2.1 McSPI1 and McSPI2—Master Mode—24-MHz Frequency Clock

Table 5-89 and Table 5-90 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-76 and Figure 5-77).

Table 5-88. McSPI1 Timing Conditions—Master Mode(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

0.4

5

ns

tF

Input signal fall time

0.4

5

ns

PCB Conditions

Number of external peripherals

4

Far end load

25

pF

Trace length

1

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

McSPI1:

–

Balls AF22 / AE22 / AG22 / AE23 / AF23 (mcspi1_clk / mcspi1_somi / mcspi1_simo / mcspi1_cs0 / mcspi1_cs1):

SC[1:0] = 00 and LB[1:0] = 10

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal

Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and

Load Settings section of the OMAP4470 TRM.

–

Balls AG23 / AH23 (mcspi1_cs2 / mcspi1_cs3):

MB[1:0] = 11 and LB0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal

Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load

Settings of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-89. McSPI1 Timing Requirements—Master Mode(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM4

tsu(SOMI-CLKAE)

Setup time, mcspi1_somi valid before

3.02

3.02

ns

mcspi1_clk(1) active edge

SM5

th(clkAE-SOMI)

Hold time, mcspi1_somi valid after

2.76

2.76

ns

mcspi1_clk(1) active edge

(1) This timing applies to all configurations regardless of mcspi_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-90. McSPI1 Switching Requirements—Master Mode(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM1

1 / tc(clk)

Frequency(1), mcspi1_clk(4)

24(7)

24(7)

MHz

SM2

tw(clkL)

Typical pulse duration, mcspi1_clk(4) low

0.5*P(2)

0.5*P(2)

ns

SM3

tw(clkH)

Typical pulse duration, mcspi1_clk(4) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspi1_clk

–2083

2083

–2083

2083

ps

tj(clk)

Jitter standard deviation(3), mcspi1_clk

65

65

ps

tR(clk)

Rise time, mcspi1_clk

10685

10685

ps

tF(clk)

Fall time, mcspi1_clk

10685

10685

ps

304

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-90. McSPI1 Switching Requirements—Master Mode(8) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM6

td(clk-SIMO)

Delay time, mcspi1_clk(4) active edge to

–4.62

4.62

–4.62

4.62

ns

mcspi1_simo transition

SM7

td(CS-SIMO)

Delay time, mcspi1_cs[3:0] active

PHA = 0(1)

4.62

4.62

ns

edge to mcspi1_simo transition

SM8

td(CS-clk)

Delay time, mcspi1_cs[3:0] active to

PHA = 1(1)

A(5) – 2.54

A(5) – 2.54

ns

mcspi1_clk(4) first edge

PHA = 0(1)

B(6) – 2.54

B(6) – 2.54

ns

SM9

td(clk-CS)

Delay time, mcspi1_clk(4) last edge

PHA = 1(1)

B(6) – 2.54

B(6) – 2.54

ns

to mcspi1_cs[3:0] inactive

PHA = 0(1)

A(5) – 2.54

A(5) – 2.54

ns

tR(SIMO)

Rise time, mcspi1_simo

10685

10685

ps

tF(SIMO)

Fall time, mcspi1_simo

10685

10685

ps

tR(CS)

Rise time, mcspi1_cs[3:0]

10685

10685

ps

tF(CS)

Fall time, mcspi1_cs[3:0]

10685

10685

ps

(1) The polarity of mcspi1_clk and the active edge (rising or falling) on which mcspi1_simo is driven and mcspi1_somi is latched is all software configurable:

–

mcspi1_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 1 (Modes 1 and 3).

–

mcspi1_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence description.

(2) P = mcspi1_clk clock period

(3) The jitter probability density can be approximated by a Gaussian function.

(4) This timing applies to all configurations regardless of mcspi1_clk polarity and which clock edges are used to drive output data and capture input data.

(5) Case P = 48 MHz: A = (TCS + 1) * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

Case P < 48 MHz: A = (TCS + 0.5) * FRATIO * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

For more information, see the McSPI chapter of the OMAP4470 TRM.

(6) B = (TCS + 0.5) * TSPICLKREF * FRATIO (TCS is a bit field of MCSPI_Ch(i)CONF register, FRATIO: Even ≥ 2).

For more information, see the McSPI chapter of the OMAP4470 TRM.

(7) This McSPI1 output clock frequency is based on an output PER DPLL configured at 96 MHz.

For more information regarding the registers configuration, see Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock Sources/Generators / DPLL_PER Description section of the OMAP4470 TRM.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-92 and Table 5-93 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-76 and Figure 5-77).

Table 5-91. McSPI2 Timing Conditions—Master Mode—24 MHz(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

100.00

12500.00

ps

tF

Input signal fall time

100.00

12500.00

ps

PCB Conditions

Number of external peripherals

2

Far end load

20

pF

Trace length

1

10

cm

Characteristic impedance

30

55

Ω

(1) IO settings: MB[1:0] = 10 and LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

305

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-92. McSPI2 Timing Requirements—Master Mode(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM4

tsu(SOMI-clkAE)

Setup time, mcspi2_somi valid before

2.72

2.72

ns

mcspi2_clk(1) active edge

SM5

th(clkAE-SOMI)

Hold time, mcspi2_somi valid after

2.23

2.23

ns

mcspi2_clk(1) active edge

(1) This timing applies to all configurations regardless of mcspi2_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-93. McSPI2 Switching Requirements—Master Mode(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM1

1 / tc(clk)

Frequency(1), mcspi2_clk(4)

24(7)

24(7)

MHz

SM2

tw(clkL)

Typical pulse duration, mcspi2_clk(4) low

0.5*P(2)

0.5*P(2)

ns

SM3

tw(clkH)

Typical pulse duration, mcspi2_clk(4) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspi2_clk

–2083

2083

–2083

2083

ps

tj(clk)

Jitter standard deviation(3), mcspi2_clk

65

65

ps

tR(clk)

Rise time, mcspi2_clk

11853

11853

ps

tF(clk)

Fall time, mcspi2_clk

10446

10446

ps

SM6

td(clk-SIMO)

Delay time, mcspi2_clk(4) active edge to

–4.76

4.76

–4.76

4.76

ns

mcspi2_simo transition

SM7

td(CS-SIMO)

Delay time, mcspi2_cs[1:0] active edge to

4.76

4.76

ns

mcspi2_simo transition

SM8

td(CS-clk)

Delay time, mcspi2_cs[1:0] active to

PHA = 1(1)

A(5) – 2.68

A(5) – 2.68

ns

mcspi2_clk(4) first edge

PHA = 0(1)

B(6) – 2.68

B(6) – 2.68

ns

SM9

td(clk-CS)

Delay time, mcspi2_clk(4) last edge

PHA = 1(1)

B(6) – 2.68

B(6) – 2.68

ns

to mcspi2_cs inactive

PHA = 0(1)

A(5) – 2.68

A(5) – 2.68

ns

tR(SIMO)

Rise time, mcspi2_simo

11853

11853

ps

tF(SIMO)

Fall time, mcspi2_simo

10446

10446

ps

tR(CS)

Rise time, mcspi2_cs[1:0]

11853

11853

ps

tF(CS)

Fall time, mcspi2_cs[1:0]

10446

10446

ps

(1) The polarity of mcspi2_clk and the active edge (rising or falling) on which mcspi2_simo is driven and mcspi2_somi is latched is all software configurable:

–

mcspi2_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 1 (Modes 1 and 3).

–

mcspi2_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence description.

(2) P = mcspi2_clk clock period

(3) The jitter probability density can be approximated by a Gaussian function.

(4) This timing applies to all configurations regardless of mcspi2_clk polarity and which clock edges are used to drive output data and capture input data.

(5) Case P = 48 MHz: A = (TCS + 1) * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

Case P < 48 MHz: A = (TCS + 0.5) * FRATIO * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

For more information, see the McSPI chapter of the OMAP4470 TRM.

(6) B = (TCS + 0.5) * TSPICLKREF * FRATIO (TCS is a bit field of MCSPI_Ch(i)CONF register, FRATIO: Even ≥ 2).

For more information, see the McSPI chapter of the OMAP4470 TRM.

(7) This McSPI2 output clock frequency is based on an output PER DPLL configured at 96 MHz.

For more information regarding the registers configuration, see Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock Sources/Generators / DPLL_PER Description section of the OMAP4470 TRM.

306

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(8) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.3.2.2 McSPI2, McSPI3, and McSPI4—Master Mode—48-MHz Frequency Clock

5.6.3.2.2.1 McSPI2

Table 5-95 and Table 5-96 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-76 and Figure 5-77).

Table 5-94. McSPI2 Timing Conditions—Master Mode—48 MHz(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

4.00

ns

tF

Input signal fall time

1.00

4.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

1

5

cm

Characteristic impedance

30

60

Ω

(1) IO settings: LB0 = 1 and MB[1:0] = 11

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-95. McSPI2 Timing Requirements—Master Mode(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM4

tsu(SOMI-

Setup time, mcspi2_somi valid before

2.57

2.57

ns

CLKAE)

mcspi2_clk(1) active edge

SM5

th(clkAE-

Hold time, mcspi2_somi valid after mcspi2_clk(1)

2.53

2.53

ns

SOMI)

active edge

(1) This timing applies to all configurations regardless of mcspi_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-96. McSPI2 Switching Requirements—Master Mode(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM1

1 / tc(clk)

Frequency(1), mcspi2_clk(4)

48(7)

48(7)

MHz

SM2

tw(clkL)

Typical pulse duration, mcspi2_clk(4) low

0.5*P(2)

0.5*P(2)

ns

SM3

tw(clkH)

Typical pulse duration, mcspi2_clk(4) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspi2_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), mcspi2_clk

65

65

ps

tR(clk)

Rise time, mcspi2_clk

4077.0

4077.0

ps

tF(clk)

Fall time, mcspi2_clk

4077.0

4077.0

ps

SM6

td(clk-SIMO)

Delay time, mcspi2_clk(4) active edge to

–3.55

3.55

–3.55

3.55

ns

mcspi2_simo transition

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

307

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-96. McSPI2 Switching Requirements—Master Mode(8) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM7

td(CS-SIMO)

Delay time, mcspi2_cs0 active edge

PHA = 0(1)

3.55

3.55

ns

to mcspi2_simo transition

SM8

td(CS-clk)

Delay time, mcspi2_cs0 active to

PHA = 1(1)

A(5) – 4.18

A(5) – 4.18

mcspi2_clk(4) first edge

PHA = 0(1)

B(6) – 4.18

B(6) – 4.18

SM9

td(clk-CS)

Delay time, mcspi2_clk(4) last edge

PHA = 1(1)

B(6) – 4.18

B(6) – 4.18

to mcspi2_cs0 inactive

PHA = 0(1)

A(5) – 4.18

A(5) – 4.18

tR(SIMO)

Rise time, mcspi2_simo

4077.0

4077.0

ps

tF(SIMO)

Fall time, mcspi2_simo

4077.0

4077.0

ps

tR(CS)

Rise time, mcspi2_cs0

4077.0

4077.0

ps

tF(CS)

Fall time, mcspi2_cs0

4077.0

4077.0

ps

(1) The polarity of mcspi2_clk and the active edge (rising or falling) on which mcspi2_simo is driven and mcspi2_somi is latched is all software configurable:

–

mcspi2_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 1 (Modes 1 and 3).

–

mcspi2_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence descriptions.

(2) P = mcspi2_clk clock period

(3) The jitter probability density can be approximated by a Gaussian function.

(4) This timing applies to all configurations regardless of mcspi2_clk polarity and which clock edges are used to drive output data and capture input data.

(5) Case P = 48 MHz: A = (TCS + 1) * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

Case P < 48 MHz: A = (TCS + 0.5) * FRATIO * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

For more information, see the McSPI chapter of the OMAP4470 TRM.

(6) B = (TCS + 0.5) * TSPICLKREF * FRATIO (TCS is a bit field of MCSPI_Ch(i)CONF register, FRATIO: Even ≥ 2).

For more information, see the McSPI chapter of the OMAP4470 TRM.

(7) This McSPI2 output clock frequency is based on an output PER DPLL configured at 96 MHz.

For more information regarding the registers configuration, see Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock Sources/Generators / DPLL_PER Description section of the OMAP4470 TRM.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.3.2.2.2 McSPI3

Table 5-98 and Table 5-99 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-76 and Figure 5-77).

Table 5-97. McSPI3 Timing Conditions—Master Mode(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1000

4000

ps

tF

Input signal fall time

1000

4000

ps

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

1

7

cm

Characteristic impedance

40

55

Ω

(1) IO settings: DS0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

308

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-98. McSPI3 Timing Requirements—Master Mode(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM4

tsu(SOMI-CLKAE)

Setup time, mcspi3_somi valid before

2.29

2.29

ns

mcspi3_clk(1) active edge

SM5

th(clkAE-SOMI)

Hold time, mcspi3_somi valid after

2.67

2.67

ns

mcspi3_clk(1) active edge

(1) This timing applies to all configurations regardless of mcspi_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-99. McSPI3 Switching Requirements—Master Mode(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM1

1 / tc(clk)

Frequency(1), mcspi3_clk(4)

48(7)

48(7)

MHz

SM2

tw(clkL)

Typical pulse duration, mcspi3_clk(4) low

0.5*P(2)

0.5*P(2)

ns

SM3

tw(clkH)

Typical pulse duration, mcspi3_clk(4) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspi3_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), mcspi3_clk

65

65

ps

tR(clk)

Rise time, mcspi3_clk

3820.4

3820.4

ps

tF(clk)

Fall time, mcspi3_clk

3442.4

3442.4

ps

SM6

td(clk-SIMO)

Delay time, mcspi3_clk(4) active edge to

–3.57

3.57

–3.57

3.57

ns

mcspi3_simo transition

SM7

td(CS-SIMO)

Delay time, mcspi3_cs0 active edge to

3.57

3.57

ns

mcspi3_simo transition

SM8

td(CS-clk)

Delay time, mcspi3_cs0 active to

PHA = 1(1)

A(5) – 4.2

A(5) – 4.2

ns

mcspi3_clk(4) first edge

PHA = 0(1)

B(6) – 4.2

B(6) – 4.2

ns

SM9

td(clk-CS)

Delay time, mcspi3_clk(4) last edge

PHA = 1(1)

B(6) – 4.2

B(6) – 4.2

ns

to mcspi3_cs0 inactive

PHA = 0(1)

A(5) – 4.2

A(5) – 4.2

ns

tR(SIMO)

Rise time, mcspi3_simo

3820.4

3820.4

ps

tF(SIMO)

Fall time, mcspi3_simo

3442.4

3442.4

ps

tR(CS)

Rise time, mcspi3_cs0

3820.4

3820.4

ps

tF(CS)

Fall time, mcspi3_cs0

3442.4

3442.4

ps

(1) The polarity of mcspi3_clk and the active edge (rising or falling) on which mcspi3_simo is driven and mcspi3_somi is latched is all software configurable:

–

mcspi3_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 1 (Modes 1 and 3).

–

mcspi3_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence descriptions.

(2) P = mcspi3_clk clock period

(3) The jitter probability density can be approximated by a Gaussian function.

(4) This timing applies to all configurations regardless of mcspi3_clk polarity and which clock edges are used to drive output data and capture input data.

(5) Case P = 48 MHz: A = (TCS + 1) * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

Case P < 48 MHz: A = (TCS + 0.5) * FRATIO * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

For more information, see the McSPI chapter of the OMAP4470 TRM.

(6) B = (TCS + 0.5) * TSPICLKREF * FRATIO (TCS is a bit field of MCSPI_Ch(i)CONF register, FRATIO: Even ≥ 2).

For more information, see the McSPI chapter of the OMAP4470 TRM.

(7) This McSPI3 output clock frequency is based on an output PER DPLL configured at 96 MHz.

For more information regarding the registers configuration, see Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock Sources/Generators / DPLL_PER Description section of the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

309

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(8) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.3.2.2.3 McSPI4

Table 5-101 and Table 5-102 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-76 and Figure 5-77).

Table 5-100. McSPI4 Timing Conditions—Master Mode(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

4.00

ns

tF

Input signal fall time

1.00

4.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

1

8

cm

Characteristic impedance

40

55

Ω

(1) IO settings: LB0 = 1 and MB[1:0] = 11

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-101. McSPI4 Timing Requirements—Master Mode(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM4

tsu(SOMI-CLKAE)

Setup time, mcspi4_somi valid before

2.27

2.27

ns

mcspi4_clk(1) active edge

SM5

th(clkAE-SOMI)

Hold time, mcspi4_somi valid after

2.67

2.67

ns

mcspi4_clk(1) active edge

(1) This timing applies to all configurations regardless of mcspi_clk polarity and which clock edges are used to drive output data and capture input data.

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-102. McSPI4 Switching Requirements—Master Mode(8)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM1

1 / tc(clk)

Frequency(1), mcspi4_clk(4)

48(7)

48(7)

MHz

SM2

tw(clkL)

Typical pulse duration, mcspi4_clk(4) low

0.5*P(2)

0.5*P(2)

ns

SM3

tw(clkH)

Typical pulse duration, mcspi4_clk(4) high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, mcspi4_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), mcspi4_clk

65

65

ps

tR(clk)

Rise time, mcspi4_clk

4085.0

4085.0

ps

tF(clk)

Fall time, mcspi4_clk

4085.0

4085.0

ps

SM6

td(clk-SIMO)

Delay time, mcspi4_clk(4) active edge to

–3.43

3.43

–3.43

3.43

ns

mcspi4_simo transition

SM7

td(CS-SIMO)

Delay time, mcspi4_cs0 active edge to

3.43

3.43

ns

mcspi4_simo transition

310

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-102. McSPI4 Switching Requirements—Master Mode(8) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SM8

td(CS-clk)

Delay time, mcspi4_cs0 active to

PHA = 1(1)

A(5) – 4.06

A(5) – 4.06

ns

mcspi4_clk(4) first edge

PHA = 0(1)

B(6) – 4.06

B(6) – 4.06

ns

SM9

td(clk-CS)

Delay time, mcspi4_clk(4) last edge

PHA = 1(1)

B(6) – 4.06

B(6) – 4.06

ns

to mcspi4_cs inactive

PHA = 0(1)

A(5) – 4.06

A(5) – 4.06

ns

tR(SIMO)

Rise time, mcspi4_simo

4085.0

4085.0

ps

tF(SIMO)

Fall time, mcspi4_simo

4085.0

4085.0

ps

tR(CS)

Rise time, mcspi4_cs0

4085.0

4085.0

ps

tF(CS)

Fall time, mcspi4_cs0

4085.0

4085.0

ps

(1) The polarity of mcspi4_clk and the active edge (rising or falling) on which mcspi4_simo is driven and mcspi4_somi is latched is all software configurable:

–

mcspi4_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 1 (Modes 1 and 3).

–

mcspi4_clk phase programmable with the bit PHA of MCSPI_Ch(i)CONF register: PHA = 0 (Modes 0 and 2).

For more information, see the McSPI environment chapter, Data Format Configurations section of the OMAP4470 TRM for modes and

phase correspondence descriptions.

(2) P = mcspi4_clk clock period

(3) The jitter probability density can be approximated by a Gaussian function.

(4) This timing applies to all configurations regardless of mcspi4_clk polarity and which clock edges are used to drive output data and capture input data.

(5) Case P = 48 MHz: A = (TCS + 1) * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

Case P < 48 MHz: A = (TCS + 0.5) * FRATIO * TSPICLKREF (TCS is a bit field of MCSPI_Ch(i)CONF register)

For more information, see the McSPI chapter of the OMAP4470 TRM.

(6) B = (TCS + 0.5) * TSPICLKREF * FRATIO (TCS is a bit field of MCSPI_Ch(i)CONF register, FRATIO: Even ≥ 2).

For more information, see the McSPI chapter of the OMAP4470 TRM.

(7) This McSPI4 output clock frequency is based on an output PER DPLL configured at 96 MHz.

For more information regarding the registers configuration, see Power, Reset and Clock Management / Clock Management Functional Description / Internal Clock Sources/Generators / DPLL_PER Description section of the OMAP4470 TRM.

(8) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

311

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

PHA=0

mcspi_cs(OUT)

EPOL=1

SM1

SM3

SM8

SM2

SM9

mcspi_clk(OUT)

POL=0

SM3

SM1

POL=1

SM2

mcspi_clk(OUT)

SM7

SM6

SM6

mcspi_simo(OUT)

Bit n-1

Bit n-2

Bit n-3

Bit n-4

Bit 0

PHA=1

EPOL=1

mcspi_cs(OUT)

SM2

SM1

SM8

SM3

SM9

mcspi_clk(OUT)

POL=0

SM1

SM2

POL=1

SM3

mcspi_clk(OUT)

SM6

SM6

SM6

SM6

mcspi_simo(OUT)

Bit n-1

Bit n-2

Bit n-3

Bit 1

Bit0

SWPS040-056

Figure 5-76. McSPI—Master Mode—Transmit(1)(2)(3)

(1) The active clock edge selection of mcspi_clk (rising or falling) on which mcspi_simo is driven and mcspi_somi data is latched is software configurable with the bit MCSPI_Ch(i)CONF[1] = POL and the bit MCSPI_Ch(i)CONF[0] = PHA.

(2) The polarity of mcspi_ncs is software configurable with the bit MCSPI_Ch(i)CONF[6] = EPOL.

(3) In mcspix, x is equal to 1, 2, 3, or 4.

312

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

PHA=0

EPOL=1

mcspi_cs(OUT)

SM1

SM3

SM8

SM2

SM9

POL=0

mcspi_clk(OUT)

SM3

SM1

SM2

POL=1

mcspi_clk(OUT)

SM4

SM4

SM5

SM5

mcspi_somi(IN)

Bit n-1

Bit n-2

Bit n-3

Bit n-4

Bit 0

PHA=1

EPOL=1

mcspi_cs(OUT)

SM2

SM1

SM8

SM3

SM9

mcspi_clk(OUT)

POL=0

SM1

SM2

SM3

POL=1

mcspi_clk(OUT)

SM4

SM4

SM5

SM5

mcspi_somi(IN)

Bit n-1

Bit n-2

Bit n-3

Bit 1

Bit 0

SWPS040-057

Figure 5-77. McSPI—Master Mode—Transmit(1)(2)(3)

(1) The active clock edge selection of mcspi_clk (rising or falling) on which mcspi_simo is driven and mcspi_somi data is latched is software configurable with the bit MCSPI_Ch(i)CONF[1] = POL and the bit MCSPI_Ch(i)CONF[0] = PHA.

(2) The polarity of mcspi_ncs is software configurable with the bit MCSPI_Ch(i)CONF[6] = EPOL.

(3) In mcspix, x is equal to 1, 2, 3, or 4.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

313

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.6.4

Digital Microphone (DMIC)

NOTE

For more information, see the Digital Microphone Controller chapter in the OMAP4470 TRM.

The DMIC allows support of up to three digital stereo microphones that send it a pulse-density modulated

stream of bits, transferred on one period or one half-period of the clock (over-sampling clock) provided to

the DMIC.

Table 5-104 and Table 5-105 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-79).

Table 5-103. DMIC Timing Conditions—Master/Receive Mode(1)(2)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

10

ns

tF

Input signal fall time

10

ns

PCB Conditions (3)

Number of external peripherals

See(5)

Far end load when accounting for external ESD protection

20

pF

Trace length

25

cm

Characteristic impedance

40

70

Ω

(1) IO settings: LB0 = 0 and MB[1:0] = 10

–

For balls AE24 / AF24 / AG24 / AH24 (abe_dmic_clk1 / abe_dmic_din1 / abe_dmic_din2 / abe_dmic_din3 in multiplexing mode 0),

for more information see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section

of the OMAP4470 TRM.

–

For balls AF16 / AG16 (abe_dmic_din3 / abe_dmic_clk3 in multiplexing mode 5), see Control Module / Control Module Functional

Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) Figure 5-78 shows an example of DMIC implementation.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

(5) For more information on the peripheral conditions, see Figure 5-78, DMIC Implementation Example.

314

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

TWL6030

TWL6032

OMAP

LDO

Power

V1V8

P

P

vdds_dv_bank2

P

vss

TWL6040

LDO

Digital micophone

LDO

DBIAS1

P

I

dmic_din1

P

I

dmic_din2

I

dmic_din3

O

dmic_clk

Left digital micro1

Right digital micro1

TLV1310

TL

TLV1310

TL

DAT

DA A

T

O

O

DAT

DA A

T

CLK

I

I

CLK

I

INPUT

INPUT

I

VDD

P

P

VDD

DOS

I

I

DOS

GND

P

P

GND

Left digital micro2

Right digital micro2

TLV1310

TL

TLV1310

TL

DAT

DA A

T

O

O

DAT

DA A

T

CLK

I

I

CLK

I

INPUT

INPUT

I

VDD

P

P

VDD

DOS

I

I

DOS

GND

P

P

GND

Left digital micro3

Right digital micro3

TLV1310

TL

TLV1310

TL

DAT

DA A

T

O

O

DAT

DA A

T

CLK

I

I

CLK

I

INPUT

INPUT

I

VDD

P

P

VDD

DOS

I

I

DOS

GND

P

P

GND

SWPS040-202

SWPS045-022

Figure 5-78. DMIC Implementation Example(1)

(1) It is also possible to use different PCB guideline clock outputs rather than sharing one as described in above implementation example.

In such case, each pair (pair [3:1]) of digital microphone can be connected to a dedicated data and clock signals (dmic_din[3:1], dmic_clk[3:1]). This way each microphone is turned off independently from each others.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

315

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-104. DMIC Timing Requirements—Master/Receive Mode

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DMIC4

tsu(dV-clkH)

Setup time, input abe_dmic_din[3:1] valid before

72.3

72.3

ns

abe_dmic_clk[3:1] rising/falling edge

DMIC5

th(clkH-dV)

Hold time, output abe_dmic_din[3:1] valid after

–0.7

–0.7

ns

abe_dmic_clk[3:1] rising/falling edge

Table 5-105. DMIC Switching Characteristics—Master/Receive Mode(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DMIC1

1 / tc(clk)

Frequency(1) output dmic clock abe_dmic_clk[3:1]

3.84

3.84

MHz

DMIC2

tw(clkL)

Pulse duration, output dmic clock

0.5*P(2)

0.5*P(2)

ns

abe_dmic_clk[3:1] low

DMIC3

tw(clkH)

Pulse duration, output dmic clock

0.5*P(2)

0.5*P(2)

ns

abe_dmic_clk[3:1] high

tdc(clk)

Duty cycle error, output dmic clock

13

13

ns

abe_dmic_clk[3:1]

tj(clk)

Jitter standard deviation(3), output dmic clock

67

67

ns

abe_dmic_clk[3:1]

tR(clk)

Rise time, output dmic clock abe_dmic_clk[3:1]

10

10

ns

tF(clk)

Fall time, output dmic clock abe_dmic_clk[3:1]

10

10

ns

(1) Related to the output abe_dmic_clk[3:1] maximum frequency programmable.

(2) P = output abe_dmic_clk[3:1] period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

DMIC1

DMIC2

DMIC3

abe_dmic_clk[3:1]

DMIC4

DMIC5

DMIC4

DMIC5

abe_dmic_din[3:1]

LEFT DATA

RIGHT DATA

LEFT DATA

SWPS040-058

Figure 5-79. DMIC—Master DDR Receive Mode(1)

(1) RIGHT/LEFT DATA capturing edges depend on the DOS DMIC pin implementation.

316

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.6.5

Multichannel Pulse Density Modulation (McPDM)

Multichannel pulse density modulation interface (McPDM) is an audio module dedicated to mobile

telephone terminal. It’s composed of uplink and downlink paths both communicating with audio companion

chip through a dedicated interface. Aim of the uplink path is to process data from the McPDM interface,

decimate and filter the data, and store them in FIFO. FIFO will be controlled by IRQ or DMA request and

fed outside from McPDM module following standard OCP format.

Aim of the downlink path is to process data coming from FIFO, through sigma-delta converter and feed it

to McPDM interface. The data is also transmitted to audio companion chip by operating a sample

frequency conversion.

Table 5-107 and Table 5-108 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-80 and Figure 5-81).

Table 5-106. McPDM Timing Conditions(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

6.00

ns

tF

Input signal fall time

1.00

6.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

20

65

Ω

(1) IO settings: MB[1:0]= 01 and LB0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-107. McPDM Timing Requirements—Master and Receive SDR Mode(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

fc(clks)

Input abe_clks(2) frequency

19.2(2)

19.2(2)

MHz

tw(clksL)

Typical pulse duration, input abe_clks low

0.5 * P(1)

0.5 * P(1)

ns

tw(clksH)

Typical pulse duration, output abe_clks high

0.5 * P(1)

0.5 * P(1)

ns

tdc(clks)

Duty cycle error, input abe_clks

–0.05 * P(1)

0.05 * P(1) –

–0.05 * P(1)

0.05 * P(1) –

ps

+ 1450

1450

+ 1450

1450

tj(clks)

Jitter peak to peak, input abe_clks

300

300

ps

PDM6

tsu(ulV-clkH)

Setup time, abe_pdm_ul_data valid before

21.68

21.68

ns

abe_pdm_lb_clk rising edge

PDM7

th(clkH-ulV)

Hold time, abe_pdm_ul_data valid after

0.10

0.10

ns

abe_pdm_lb_clk rising edge

PDM8

tsu(frameV-clkH)

Setup time, abe_pdm_frame valid before

21.68

21.68

ns

abe_pdm_lb_clk rising edge

PDM9

th(clkH-frameV)

Hold time, abe_pdm_frame valid after

0.10

0.10

ns

abe_pdm_lb_clk rising edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

317

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) P = abe_clks input clock period in ns

(2) The McBSP (interface 1, 2, or 3) can be used at the same time with McPDM one. In this case, abe_clks clock is shared, that means identical, between McPDM and McBSP. As a consequence, the minimum clock frequency between McPDM and McBSP, input jitter, and

duty cycle must be considered between both interfaces.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-108. McPDM Switching Characteristics—Master and Transmit SDR Mode(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

PDM1

1 / tc(clk)

Frequency(1) output abe_pdm_lb_clk clock

19.2

19.2

MHz

PDM2

tw(clkH)

Typical pulse duration, output abe_pdm_lb_clk

0.5*P(2)

0.5*P(2)

ns

high

PDM3

tw(clkL)

Typical pulse duration, output abe_pdm_lb_clk

0.5*P(2)

0.5*P(2)

ns

low

tdc(clk)

Duty cycle error, output abe_pdm_lb_clk

–2604

2604

–2604

2604

ps

tj(clk)

Jitter standard deviation(3), output

434

434

ps

abe_pdm_lb_clk

tR(clk)

Rise time, output abe_pdm_lb_clk

5

5

ns

tF(clk)

Fall time, output abe_pdm_lb_clk

5

5

ns

PDM4

td(clkH-dlV)

Delay time, output abe_pdm_lb_clk high to

1.45

33.03

1.45

33.03

ns

output abe_pdm_dl_data valid

PDM5

td(clkH-frameV)

Delay time, output abe_pdm_lb_clk high to

1.45

33.03

1.45

33.03

ns

output abe_pdm_frame valid

tR(dl)

Rise time, output abe_pdm_dl_data

5

5

ns

tF(dl)

Fall time, output abe_pdm_dl_data

5

5

ns

tR(frame)

Rise time, output abe_pdm_frame

5

5

ns

tF(frame)

Fall time, output abe_pdm_frame

5

5

ns

(1) Related to the output clk maximum frequency.

(2) P = output clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) The timing requirements are assured for the Jitter standard deviation and duty cycle error conditions specified.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

PDM1

PDM2

PDM3

abe_pdm_lb_clk

PDM4

PDM4

PDM4

PDM4

abe_pdm_dl_data

PDM5

PDM5

PDM5

PDM5

abe_pdm_frame

SWPS040-059

Figure 5-80. McPDM—Master Transmit SDR Mode

318

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

PDM1

PDM2

PDM3

abe_pdm_lb_clk

PDM7

PDM6

PDM6

PDM7

abe_pdm_ul_data

PDM9

PDM8

PDM8

PDM9

abe_pdm_frame

SWPS040-060

Figure 5-81. McPDM—Master Receive SDR Mode

5.6.6

SlimBus

NOTE

For more information, see the Serial Communication Interface / Serial Low-Power Inter-Chip

Media Bus Controller section of the OMAP4470 TRM.

The SlimBus controller provides a bidirectional, multidrop, multichannel, two-line serial interface between

the OMAP4470 chip and external components in a system such as audio codecs, Bluetooth® module, FM

radio receiver/transmitter. It can accommodate a wide range of peripherals and clocked frame-oriented

protocols (I2S, PCM, TDM) due to its high level of versatility.

5.6.6.1

ABE SlimBus1, SlimBus2—SLIMBUS SDR 24.6 MHz

Table 5-110 and Table 5-111 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-82 and Figure 5-83).

Table 5-109. ABE SlimBus1, SlimBus2 Timing Conditions(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.2

ps

tF

Input signal fall time

1.2

ps

PCB Conditions

Number of external peripherals

3

Far end load

15

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings: MB[1:0] = 11 and LB0 = 1.

–

Balls: AC26 / AC25 / AG24 / AH24 (abe_slimbus1_clock, abe_slimbus1_data, slimbus2_clock, slimbus2_data)

For more information on IO settings, see Control Module / Control Module Functional Description/ Functional Register Description /

Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load

Settings section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

319

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-110. ABE SlimBus1, SlimBus2 Timing Requirements(4)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SB1

1 / tc(clk)

Frequency(1) slimbusx_clock clock period

24.576

12.288

MHz

SB2

tw(clkH)

Typical pulse duration, slimbusx_clock clock low

0.5*P(2)

0.5*P(2)

ns

SB3

tw(clkL)

Typical pulse duration, slimbusx_clock clock high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle slimbusx_clock clock error

2000

2000

ps

tj(clk)

Cycle slimbusx_clock clock jitter(3)

283

283

ps

SB4

tsu(dV-clkH)

Setup time, slimbusx_data valid before slimbusx_clock

4.6

8.1

ns

falling edge

SB5

th(clkH-dV)

Hold time, slimbusx_data valid after slimbusx_clock

1.3

3.3

ns

falling edge

(1) Related to the input maximum frequency supported by the SlimBus module

(2) P = slimbusx_clock period in ns

(3) Maximum cycle jitter supported by slimbusx_clock input clock

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) slimbusx represents abe_slimbus1 and slimbus2.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-111. ABE SlimBus1, SlimBus2 Switching Characteristics(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SB1

1 / tc(clk)

Frequency(1) slimbusx _clock clock period

24.576

12.288

MHz

SB2

tw(clkH)

Typical slimbusx _clock clock low

0.5*P(2)

0.5*P(2)

ns

SB3

tw(clkL)

Typical slimbusx _clock clock high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output slimbusx _clock clock

2000

2000

ps

tR(clk)

Rise time, output slimbusx _clock clock

5.488

5.488

ns

tF(clk)

Fall time, output slimbusx _clock clock

5.745

5.745

ns

SB6

td(clkL-doV)

Delay time, output slimbusx _clock clock high

0.000

11.528

0.000

31.059

ns

to output slimbusx _data valid

tR(do)

Rising time, output slimbusx _data

5.488

5.488

ns

tF(do)

Falling time, output slimbusx _data

5.745

5.745

ns

(1) Related to the output maximum frequency supported by the SlimBus module

(2) P = output slimbusx _clock period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) slimbusx represents abe_slimbus1 and slimbus2.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

SB2

SB3

SB1

SLIMBUS_CLK

SB4

SB5

SLIMBUS_DATA

SWPS040-149

Figure 5-82. ABE SlimBus1, SlimBus2 Master Read Mode(1)

(1) slimbusx represents abe_slimbus1 and slimbus2.

320

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

SB2

SB3

SB1

SLIMBUS_CLK

SB6

SLIMBUS_DATA

SWPS040-150

Figure 5-83. ABE SlimBus1, SlimBus2 Master Write Mode(1)(2)

(1) The polarity of signals is software configurable.

For more information, see the Serial Communication Interface / Serial Low-Power Inter-Chip Media Bus Controller section of the OMAP4470 TRM.

(2) slimbusx represents abe_slimbus1 and slimbus2.

5.6.6.2

ABE SlimBus1, SlimBus2—SLIMBUS SDR 19.2 MHz

Table 5-113 and Table 5-114 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-84 and Figure 5-85).

Table 5-112. ABE SlimBus1, SlimBus2 Timing Conditions(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.20

ps

tF

Input signal fall time

1.20

ps

PCB Conditions

Number of external peripherals

4

Far end load

20

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings: MB[1:0] = 11 and LB0 = 1.

–

Balls: AC26 / AC25 / AG24 / AH24 (abe_slimbus1_clock, abe_slimbus1_data, slimbus2_clock, slimbus2_data)

For more information on IO settings, see Control Module / Control Module Functional Description/ Functional Register Description /

Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load

Settings section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-113. ABE SlimBus1, SlimBus2 Timing Requirements(4)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SB1

1 / tc(clk)

Frequency(1) slimbusx_clock clock period

19.2

9.6

MHz

SB2

tw(clkH)

Typical pulse duration, slimbusx_clock clock low

0.5*P(2)

0.5*P(2)

ns

SB3

tw(clkL)

Typical pulse duration, slimbusx_clock clock high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle slimbusx_clock clock error

2000

2000

ps

tj(clk)

Cycle slimbusx_clock clock jitter(3)

283

283

ps

SB4

tsu(dV-clkH)

Setup time, slimbusx_data valid before slimbusx_clock

4.6

8.1

ns

falling edge

SB5

th(clkH-dV)

Hold time, slimbusx_data valid after slimbusx_clock

0.2

2.2

ns

falling edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

321

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) Related to the input maximum frequency supported by the SlimBus module

(2) P = slimbusx_clock period in ns

(3) Maximum cycle jitter supported by slimbusx_clock input clock

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) slimbusx represents abe_slimbus1 and slimbus2.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-114. ABE SlimBus1, SlimBus2 Switching Characteristics(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SB1

1 / tc(clk)

Frequency(1) slimbusx _clock clock period

19.2

9.6

MHz

SB2

tw(clkH)

Typical slimbusx _clock clock low

0.5*P(2)

0.5*P(2)

ns

SB3

tw(clkL)

Typical slimbusx _clock clock high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output slimbusx _clock clock

2000

2000

ps

tR(clk)

Rise time, output slimbusx _clock clock

9.052

9.052

ns

tF(clk)

Fall time, output slimbusx _clock clock

10.332

10.332

ns

SB6

td(clkL-doV)

Delay time, output slimbusx _clock clock high

0.000

12.964

0.000

39.005

ns

to output slimbusx _data valid

tR(do)

Rising time, output slimbusx _data

9.052

9.052

ns

tF(do)

Falling time, output slimbusx _data

10.332

10.332

ns

(1) Related to the output maximum frequency supported by the SlimBus module

(2) P = output slimbusx _clock period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) slimbusx represents abe_slimbus1 and slimbus2.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

SB2

SB3

SB1

SLIMBUS_CLK

SB4

SB5

SLIMBUS_DATA

SWPS040-149

Figure 5-84. ABE SlimBus1, SlimBus2 Master Read Mode(1)

(1) slimbusx represents abe_slimbus1 and slimbus2.

SB2

SB3

SB1

SLIMBUS_CLK

SB6

SLIMBUS_DATA

SWPS040-150

Figure 5-85. ABE SlimBus1, SlimBus2 Master Write Mode(1)(2)

(1) The polarity of signals is software configurable.

For more information, see the Serial Communication Interface / Serial Low-Power Inter-Chip Media Bus Controller section of the OMAP4470 TRM.

(2) slimbusx represents abe_slimbus1 and slimbus2.

322

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.6.7

High-Speed Synchronous Interface (HSI)

The MIPI high-speed synchronous serial interface (HSI) module is a multichannel and full duplex serial

communications interface, composed of the HSI Transmitter (HSIT) in charge of the transmitted

information and the HSI Receiver (HSIR) in charge of the received information. The HSI peripheral is used

typically to enable OMAP to exchange information with an external modem. On the modem side, there is

also a receiver and a transmitter.

5.6.7.1

High-Speed Synchronous Interface 1

5.6.7.1.1 HSI1 Transmit and Receive Modes—1.2 V

Table 5-116 and Table 5-117 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-86 and Figure 5-87).

Table 5-115. HSI1 Timing Conditions—Transmit and Receive Modes—1.2 V(1)(2)(4)(5)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1000

1300

ps

tF

Input signal fall time

1000

1200

ps

PCB Conditions(3)

Number of external peripherals

1

Far end load

5

pF

Trace length

4

cm

Characteristic impedance

35

55

Ω

(1) IO settings: MB[1:0] = 11 (mode 3) and LB0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/Os with Combined Mode and Load Settings section of the OMAP4470

TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) Minimize the number of vias by layer transitions.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Output load CLOAD or Far end load equals to the total capacitance seen at the Far end of the transmission line.

(5) In transmit mode, series resistor is not necessary if the PCB conditions are within the range specified in this table and the overshoot is below 450 mV, but series resistor might be needed for more stringent overshoot specification or longer traces.

Table 5-116. HSI1 Timing Requirements—Receive Mode—1.2 V(1)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_cadata, hsi_caflag

112

56

MHz

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

225

112

MHz

HSI2

td(DAT-FLAG)

Delay time, hsi_cadata transition to hsi_caflag

1.56

3.13

ns

transition

td(FLAG-DAT)

Delay time, hsi_caflag transition to hsi_cadata

1.56

3.13

ns

transition

HSI3

td(DAT)

Duration time, hsi_cadata low level or high

2.56

5.13

ns

level duration

td(FLAG)

Duration time, hsi_caflag low level or high

2.56

5.13

ns

level duration

HSI4

tR

Rise time, hsi_cadata and hsi_caflag

1.0

1.30

1.0

1.30

ns

HSI5

tF

Fall time, hsi_cadata and hsi_caflag

1.0

1.20

1.0

1.20

ns

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

323

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-117. HSI1 Switching Characteristics—Transmit Mode—1.2 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_acdata, hsi_acflag

96

48

MHz

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

192

96

MHz

HSI6

td(DAT-FLAG)

Delay time, hsi_acdata transition to his_acflag

2.08

P + 0.98

4.17

P + 2.21

ns

transition

td(FLAG-DAT)

Delay time, hsi_acflag transition to hsi_acdata

2.08

P + 0.98

4.17

P + 2.21

ns

transition

HSI7

td(DAT)

Duration time, hsi_acdata low level or high

2.32

P + 1.18

4.42

P + 2.41

ns

level duration

td(FLAG)

Duration time, hsi_acflag low level or high

2.32

P + 1.18

4.42

P + 2.41

ns

level duration

HSI8

tR

Rise time, hsi_acdata and hsi_acflag

0.20

1.60

0.40

1.60

ns

HSI9

tF

Fall time, hsi_acdata and hsi_acflag

0.20

1.40

0.30

1.40

ns

(1) P = tc(NomBit) time in ns

(2) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.7.1.2 HSI1 Transmit and Receive Modes—1.8 V

Table 5-119 and Table 5-120 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-86 and Figure 5-87).

Table 5-118. HSI1 Timing Conditions—Transmit and Receive Modes—1.8 V(1)(2)(4)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1000

1500

ps

tF

Input signal fall time

1000

1300

ps

PCB Conditions(3)

Number of external peripherals

1

Far end load

5

pF

Trace length

4

cm

Characteristic impedance

35

55

Ω

(1) IO settings: MB[1:0] = 11 (mode 3) and LB0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/Os with Combined Mode and Load Settings section of the OMAP4470

TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) Minimize the number of vias by layer transitions.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Output load CLOAD or Far end load equals to the total capacitance seen at the Far end of the transmission line.

(5) In transmit mode, series resistor is not necessary if the PCB conditions are within the range specified in this table and the overshoot is below 450 mV, but series resistor might be needed for more stringent overshoot specification or longer traces.

Table 5-119. HSI1 Timing Requirements—Receive Mode—1.8 V(1)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_cadata, hsi_caflag

112

56

MHz

324

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-119. HSI1 Timing Requirements—Receive Mode—1.8 V(1) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

225

112

MHz

HSI2

td(DAT-FLAG)

Delay time, hsi_cadata transition to hsi_caflag

1.56

3.13

ns

transition

td(FLAG-DAT)

Delay time, hsi_caflag transition to hsi_cadata

1.56

3.13

ns

transition

HSI3

td(DAT)

Duration time, hsi_cadata low level or high level

2.56

5.13

ns

duration

td(FLAG)

Duration time, hsi_caflag low level or high level

2.56

5.13

ns

duration

HSI4

tR

Rise time, hsi_cadata and hsi_caflag

1.0

1.5

1.0

1.5

ns

HSI5

tF

Fall time, hsi_cadata and hsi_caflag

1.0

1.3

1.0

1.3

ns

(1) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-120. HSI1 Switching Characteristics—Transmit Mode—1.8 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_acdata, hsi_acflag

96

48

MHz

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

192

96

MHz

HSI6

td(DAT-FLAG)

Delay time, hsi_acdata transition to his_acflag

2.08

P + 0.78

4.17

P + 1.91

ns

transition

td(FLAG-DAT)

Delay time, hsi_acflag transition to hsi_acdata

2.08

P + 0.78

4.17

P + 1.91

ns

transition

HSI7

td(DAT)

Duration time, hsi_acdata low level or high level

2.57

P + 1.18

4.69

P + 2.41

ns

duration

td(FLAG)

Duration time, hsi_acflag low level or high level

2.57

P + 1.18

4.69

P + 2.41

ns

duration

HSI8

tR

Rise time, hsi_acdata and hsi_acflag

0.40(3)

1.70(3)

0.60

1.70

ns

HSI9

tF

Fall time, hsi_acdata and hsi_acflag

0.50(3)

1.50(3)

0.60

1.50

ns

(1) P = tc(NomBit) time in ns

(2) See DM Operating Condition Addendum for CORE OPP voltages.

(3) See Table 5-121 for additional data.

Table 5-121. HSI1 Additional Switching Characteristics—Transmit Mode—1.8 V—OPP100(1)(2)(3)

NO.

PARAMETER

OPP100

UNIT

MIN

NOM

MAX

PCB Conditions

Trace length

1

4

cm

Typical trace capacitance

1.34

pF/cm

Far-end load

2

5

pF

Case 1

Series resistor

0

Ω

Z0 characteristic impedance

35

40

Ω

Overshoot / Undershoot level at receiver

300

mV

HSI8

tR

Rise time at receiver

0.48

1.61

ns

HSI9

tF

Fall time at receiver

0.48

1.61

ns

Case 2

Series resistor

10

Ω

Z0 characteristic impedance

40

55

Ω

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

325

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-121. HSI1 Additional Switching Characteristics—Transmit Mode—1.8

V—OPP100(1)(2)(3) (continued)

NO.

PARAMETER

OPP100

UNIT

MIN

NOM

MAX

Overshoot / Undershoot level at receiver

270

mV

HSI8

tR

Rise time at receiver

0.48

1.62

ns

HSI9

tF

Fall time at receiver

0.48

1.62

ns

Case 3

Series resistor

15

Ω

Z0 characteristic impedance

55

65

Ω

Overshoot / Undershoot level at receiver

300

mV

HSI8

tR

Rise time at receiver

0.47

1.48

ns

HSI9

tF

Fall time at receiver

0.47

1.48

ns

(1) IO settings: MB[1:0] = 11 (mode 3) and LB0 = 0.

(2) In this table, the data apply to hsi1_acdata, hsi1_acflag, hsi1_acwake, hsi1_acready.

(3) In this table, the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

5.6.7.2

High-Speed Synchronous Interface 2

5.6.7.2.1 HSI2 Transmit and Receive Modes—1.2 V

Table 5-123 and Table 5-124 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-86 and Figure 5-87).

Table 5-122. HSI2 Timing Conditions—Transmit and Receive Modes—1.2 V(1)(2)(4)(5)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1000

1100

ps

tF

Input signal fall time

1000

1100

ps

PCB Conditions(3)

Number of external peripherals

1

Far end load

5

pF

Trace length

4

cm

Characteristic impedance

35

50

Ω

(1) IO settings: DS0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) Minimize the number of vias by layer transitions.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Output load CLOAD or Far end load equals to the total capacitance seen at the Far end of the transmission line.

(5) In transmit mode, series resistor is not necessary if the PCB conditions are within the range specified in this table and the overshoot is below 450 mV, but series resistor might be needed for more stringent overshoot specification or longer traces.

Table 5-123. HSI2 Timing Requirements—Receive Mode—1.2 V(1)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_cadata, hsi_caflag

112

56

MHz

326

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-123. HSI2 Timing Requirements—Receive Mode—1.2 V(1) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

225

112

MHz

HSI2

td(DAT-FLAG)

Delay time, hsi_cadata transition to hsi_caflag

1.56

3.13

ns

transition

td(FLAG-DAT)

Delay time, hsi_caflag transition to hsi_cadata

1.56

3.13

ns

transition

HSI3

td(DAT)

Duration time, hsi_cadata low level or high level

2.56

5.13

ns

duration

td(FLAG)

Duration time, hsi_caflag low level or high level

2.56

5.13

ns

duration

HSI4

tR

Rise time, hsi_cadata and hsi_caflag

1

1.10

1

1.10

ns

HSI5

tF

Fall time, hsi_cadata and hsi_caflag

1

1.10

1

1.10

ns

(1) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-124. HSI2 Switching Characteristics—Transmit Mode—1.2 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_acdata, hsi_acflag

96

48

MHz

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

192

96

MHz

HSI6

td(DAT-FLAG)

Delay time, hsi_acdata transition to his_acflag

2.08

P + 0.98

4.17

P + 2.21

ns

transition

td(FLAG-DAT)

Delay time, hsi_acflag transition to hsi_acdata

2.08

P + 0.98

4.17

P + 2.21

ns

transition

HSI7

td(DAT)

Duration time, hsi_acdata low level or high level

2.31

P + 1.18

4.39

P + 2.41

ns

duration

td(FLAG)

Duration time, hsi_acflag low level or high level

2.31

P + 1.18

4.39

P + 2.41

ns

duration

HSI8

tR

Rise time, hsi_acdata and hsi_acflag

0.20

1.50

0.30

1.50

ns

HSI9

tF

Fall time, hsi_acdata and hsi_acflag

0.20

1.40

0.30

1.40

ns

(1) P = tc(NomBit) time in ns

(2) See DM Operating Condition Addendum for CORE OPP voltages.

5.6.7.2.2 HSI2 Transmit and Receive Modes—1.8 V

Table 5-126 and Table 5-127 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-86 and Figure 5-87).

Table 5-125. HSI2 Timing Conditions—Transmit and Receive Modes—1.8 V(1)(2)(4)(5)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1000

1300

ps

tF

Input signal fall time

1000

1200

ps

PCB Conditions(3)

Number of external peripherals

1

Far end load

5

pF

Trace length

4

cm

Characteristic impedance

35

50

Ω

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

327

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) IO settings: DS0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) Minimize the number of vias by layer transitions.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Output load CLOAD or Far end load equals to the total capacitance seen at the Far end of the transmission line.

(5) In transmit mode, the use of 15-Ω series resistor is recommended on hsi2_acdata (HSI2 APE to cellular modem data signal) and hsi2_acflag (HSI2 APE to cellular modem flag signal) in order to minimize overshoot, below 450 mV for the worst case of PCB

conditions from this table.

Table 5-126. HSI2 Timing Requirements—Receive Mode—1.8 V(1)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_cadata, hsi_caflag

112

56

MHz

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

225

112

MHz

HSI2

td(DAT-FLAG)

Delay time, hsi_cadata transition to hsi_caflag transition

1.56

3.13

ns

td(FLAG-DAT)

Delay time, hsi_caflag transition to hsi_cadata transition

1.56

3.13

ns

HSI3

td(DAT)

Duration time, hsi_cadata low level or high level duration

2.56

5.13

ns

td(FLAG)

Duration time, hsi_caflag low level or high level duration

2.56

5.13

ns

HSI4

tR

Rise time, hsi_cadata and hsi_caflag

1.0

1.30

1.0

1.30

ns

HSI5

tF

Fall time, hsi_cadata and hsi_caflag

1.0

1.20

1.0

1.20

ns

(1) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-127. HSI2 Switching Characteristics—Transmit Mode—1.8 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

1 / tc(data,flag)

Frequency, hsi_acdata, hsi_acflag

96

48

MHz

HSI1

1 / tc(NomBit)

Frequency, nominal bit time

192

96

MHz

HSI6

td(DAT-FLAG)

Delay time, hsi_acdata transition to his_acflag transition

2.08

P + 0.98

4.17

P + 2.21

ns

td(FLAG-DAT)

Delay time, hsi_acflag transition to hsi_acdata transition

2.08

P + 0.98

4.17

P + 2.21

ns

HSI7

td(DAT)

Duration time, hsi_acdata low level or high level duration

2.35

P + 1.18

4.43

P + 2.41

ns

td(FLAG)

Duration time, hsi_acflag low level or high level duration

2.35

P + 1.18

4.43

P + 2.41

ns

HSI8

tR

Rise time, hsi_acdata and hsi_acflag

0.20(3)

1.60(3)

0.30

1.60

ns

HSI9

tF

Fall time, hsi_acdata and hsi_acflag

0.20(3)

1.40(3)

0.30

1.40

ns

(1) P = tc(NomBit) time in ns

(2) See DM Operating Condition Addendum for CORE OPP voltages.

(3) See Table 5-128 for additional data.

Table 5-128. HSI2 Additional Switching Characteristics—Transmit Mode—1.8 V—OPP100(1)(2)(3)

NO.

PARAMETER

OPP100

UNIT

MIN

NOM

MAX

PCB Conditions

Trace length

1

8

cm

Typical trace capacitance

1.34

pF/cm

Far-end load

2

5

pF

Case 1

Series resistor

35

Ω

328

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-128. HSI2 Additional Switching Characteristics—Transmit Mode—1.8

V—OPP100(1)(2)(3) (continued)

NO.

PARAMETER

OPP100

UNIT

MIN

NOM

MAX

Z0 characteristic impedance

30

60

Ω

Overshoot / Undershoot level at receiver

220

mV

HSI8

tR

Rise time at receiver

0.3

1.62

ns

HSI9

tF

Fall time at receiver

0.3

1.62

ns

(1) IO settings: DS0 = 1

(2) In this table, the data apply to hsi2_acdata, hsi2_acflag, hsi2_acwake, hsi2_acready.

(3) In this table, the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

80%

80%

50

50%

50%

50

50

%

%

%

hsix_cadata

20%

20%

HSI1

HSI2

HSI3

HSI2

HSI5

HSI3

80%

50

50

50%

50%

%

%

hsix_caflag

20%

20%

HSI4

SWPS040-102

Figure 5-86. HSI1, 2 Interfaces—1.2 V and 1.8 V—Receive Mode(1)(2)

(1) In hsix, x is equal to 1 or 2.

(2) The hsix_cadata signal always reflects the value being transmitted and the hsix_caflag signal only toggles when the bit value transmitted remains constant. Transmission of one bit is indicated by a transition on exactly one, and only one, of the two signals.

80%

80%

80%

80%

50% 50% 50%

50%

50% 50%

50%

50% 50%

hsix_acdata

20%

20%

20%

HSI9

HSI1

HSI7

HSI6

HSI6

HSI7

80%

50%

50% 50%

50%

50% 50%

hsix_acflag

20%

20%

20%

20%

SWPS040-103

HSI8

Figure 5-87. HSI1, 2 Interfaces—1.2 V and 1.8 V—Transmit Mode(1)(2)

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

329

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) In hsix, x is equal to 1 or 2.

(2) The hsix_acdata signal always reflects the value being transmitted and the hsix_acflag signal only toggles when the bit value transmitted remains constant. Transmission of one bit is indicated by a transition on exactly one, and only one, of the two signals.

5.6.8

Universal Serial Bus (USB)

5.6.8.1

Universal Serial Bus (USB)—USBA0

NOTE

For more information, see the Serial Communication Interface / High-Speed USB OTG

Controller section of the OMAP4470 TRM.

5.6.8.1.1 High-Speed USBA0 (HSUSB)—USB HS OTG PHY

The USB HS OTG PHY module fits the High-speed Signaling Eye Patterns and Rise and Fall Time of the

USB specification Revision 2.0, provided the PCB guidelines are followed (for more information on the

PCB guidelines, see Section A, OMAP4470 Processor Multimedia Device PCB Guideline). For more information on the High-speed Signaling Eye Patterns and Rise and Fall Time, see the Electrical /

Signaling / Data Signal Rise and Fall, Eye Patterns / High-speed Signaling Eye Patterns and Rise and Fall

Time section of the USB specification Revision 2.0:

•

For USB HS transmit waveform requirements, see Figure 7-13 (Template 1).

•

For USB HS receiver sensitivity waveform requirements, see Figure 7-16 (Template 4).

5.6.8.1.2 High-Speed USBA0 (HSUSB)—ULPI SDR—Slave Mode

Table 5-130 and Table 5-131 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-88).

Table 5-129. High-Speed USB USBA0 Timing Conditions—ULPI SDR—Slave Mode—1.8 V(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

3.00

ns

tF

Input signal fall time

1.00

3.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

60

Ω

(1) IO settings configuration: DS0 = 0

Corresponding voltage: 1.8 V

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-130. High-Speed USB USBA0 Timing Requirements—ULPI SDR—Slave Mode—1.8 V(4)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

US1

1 / tc(clk)

Frequency(1), usba0_ulpiphy_clk

60

MHz

330

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-130. High-Speed USB USBA0 Timing Requirements—ULPI SDR—Slave Mode—1.8

V(4) (continued)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

US2

tw(clkH)

Typical pulse duration, usba0_ulpiphy_clk high

0.5*P(2)

ns

US3

tw(clkL)

Typical pulse duration, usba0_ulpiphy_clk low

0.5*P(2)

ns

tdc(clk)

Duty cycle error, usba0_ulpiphy_clk

–833

833

ps

tj(clk)

Jitter standard deviation(3), usba0_ulpiphy_clk

500

ps

US5

tsu(ctrlV-clkH)

Setup time, usba0_ulpiphy_dir and usba0_ulpiphy_nxt valid before

6.73

ns

usba0_ulpiphy_clk rising edge

US6

th(clkH-ctrlV)

Hold time, usba0_ulpiphy_dir and usba0_ulpiphy_nxt valid after

0.00

ns

usba0_ulpiphy_clk rising edge

US7

tsu(dV-clkH)

Setup time, input usba0_ulpiphy_dat[7:0] valid before

6.73

ns

usba0_ulpiphy_clk rising edge

US8

th(clkH-dV)

Hold time, input usba0_ulpiphy_dat[7:0] valid after usba0_ulpiphy_clk

0.00

ns

rising edge

(1) Related to the input maximum frequency supported by the USB module.

(2) P = clk period in ns

(3) Maximum cycle jitter supported by clock input clock.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-131. High-Speed HSUSB USBA0 Switching Characteristics—ULPI SDR—Slave Mode—1.8 V(1)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

US4

td(clkL-ctrlV)

Delay time, usba0_ulpiphy_clk rising edge high to output

0.40

8.34

ns

usba0_ulpiphy_stp valid

tR(ctrl)

Rise time, output usba0_ulpiphy_stp

3.0

ps

tF(dtrl)

Fall time, output usba0_ulpiphy_stp

3.0

ps

US9

td(clkL-doV)

Delay time, usba0_ulpiphy_clk rising edge to output

0.40

8.34

ns

usba0_ulpiphy_dat[7:0] valid

tR(do)

Rise time, output usba0_ulpiphy_dat[7:0]

3.0

ps

tF(do)

Fall time, output usba0_ulpiphy_dat[7:0]

3.0

ps

(1) See DM Operating Condition Addendum for CORE OPP voltages.

US1

US2

US3

usba0_ulpiphy_clk

US4

US4

usba0_ulpiphy_stp

US6

US5

usba0_ulpiphy_dir_&_nxt

US7

US9

US8

US9

usba0_ulpiphy_dat[7:0]

DATA_IN

DATA_OUT

SWPS040-128

Figure 5-88. High-Speed USB USBA0—ULPI SDR—Slave Mode—1.8 V

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

331

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.6.8.2

Universal Serial Bus (USB)—USBB1

NOTE

For more information, see the Serial Communication Interface / High-Speed Multiport USB

Host Subsystem section of the OMAP4470 TRM.

5.6.8.2.1 Low- / Full-Speed USBB1 (FSUSB)—Bidirectional Standard 4-pin Mode

Table 5-133 and Table 5-134 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-89).

Table 5-132. Low- / Full-Speed USBB1 Timing Conditions—Bidirectional Standard 4-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb1_mm_txen (ball AF18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txdat (ball AG18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txse0 (ball AE17): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_rxrcv (ball AF17): MB[1:0] = 10, LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-133. Low- / Full-Speed USBB1 Timing Requirements—Bidirectional Standard 4-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU10

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

14.0

14.0

ns

usbb1_mm_txse0 low together during

transition

FSU11

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

8.0

8.0

ns

usbb1_mm_txse0 high together during

transition

FSU12

td(RCVU0)

Time duration, usbb1_mm_rxrcv undefined

14.0

14.0

ns

during a Single End 0 (usbb1_mm_txdat and

usbb1_mm_txse0 low together)

FSU13

td(RCVU1)

Time duration, usbb1_mm_rxrcv undefined

8.0

8.0

ns

during a Single End 1 (usbb1_mm_txdat and

usbb1_mm_txse0 high together)

332

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-134. Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional Standard 4-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU14

td(TXENL-DATV)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txdat valid

FSU15

td(TXENL-SE0V)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txse0 valid

FSU16

tsk(DAT-SE0)

Skew between usbb1_mm_txdat and

1.5

1.5

ns

usbb1_mm_txse0 transition

FSU17

td(DATV-TXENH)

Delay time, usbb1_mm_txdat invalid before

81.8

81.8

ns

usbb1_mm_txen high

FSU18

td(SE0V-TXENH)

Delay time, usbb1_mm_txse0 invalid before

81.8

81.8

ns

usbb1_mm_txen high

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

usbb1_mm_txen

Transmit

Receive

FSU14

FSU17

FSU10

FSU11

usbb1_mm_txdat

FSU15

FSU16

FSU18

FSU10

FSU11

usbb1_mm_txse0

FSU12

FSU13

usbb1_mm_rxrcv

SWPS040-132

Figure 5-89. Low- / Full-Speed USBB1—Bidirectional Standard 4-pin Mode—1.8 V

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

333

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.6.8.2.2 Low- / Full-Speed USBB1 (FSUSB)—Bidirectional Standard 4-pin TLL Mode

Table 5-136 and Table 5-137 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-90).

Table 5-135. Low- / Full-Speed USBB1 Timing Conditions—Bidirectional TLL 4-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb1_mm_txen (ball AF18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txdat (ball AG18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txse0 (ball AE17): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_rxrcv (ball AF17): MB[1:0] = 10, LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-136. Low- / Full-Speed USBB1 Timing Requirements—Bidirectional TLL 4-pin Mode—1.8 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU9

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

14.0

14.0

ns

usbb1_mm_txse0 low together during

transition

FSU10

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

8.0

8.0

ns

usbb1_mm_txse0 high together during

transition

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-137. Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional TLL 4-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU11

td(TXENL-DATV)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txdat valid

FSU12

td(TXENL-SE0V)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txse0 valid

FSU13

tsk(DAT-SE0)

Skew between usbb1_mm_txdat and

1.5

1.5

ns

usbb1_mm_txse0 transition

FSU14

tsk(DAT-SE0)

Skew between usbb1_mm_txdat, usbb1_txse0

1.5

1.5

ns

and usbb1_mm_rxrcv transition

334

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-137. Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional TLL 4-pin Mode—1.8

V(1)(2) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU15

td(DATV-TXENH)

Delay time, usbb1_mm_txdat invalid before

81.8

81.8

ns

usbb1_mm_txen high

FSU16

td(SE0V-TXENH)

Delay time, usbb1_mm_txse0 invalid before

81.8

81.8

ns

usbb1_mm_txen high

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

usbb1_mm_txen

Transmit

Receive

FSU11

FSU15

FSU9

FSU10

usbb1_mm_txdat

FSU12

FSU13

FSU16

FSU9

FSU10

usbb1_mm_txse0

FSU14

usbb1_mm_rxrcv

SWPS040-133

Figure 5-90. Low- / Full-Speed USBB1—Bidirectional TLL 4-pin Mode—1.8 V

5.6.8.2.3 Low- / Full-Speed USBB1 (FSUSB)—Bidirectional Standard 3-pin Mode

Table 5-139 and Table 5-140 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-91).

Table 5-138. Low- / Full-Speed USBB1 Timing Conditions—Bidirectional Standard 3-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb1_mm_txen (ball AF18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txdat (ball AG18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txse0 (ball AE17): MB[1:0] = 10, LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

335

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-139. Low- / Full-Speed USBB1 Timing Requirements—Bidirectional Standard 3-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU19

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

14.0

14.0

ns

usbb1_mm_txse0 low together during

transition

FSU20

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

8.0

8.0

ns

usbb1_mm_txse0 high together during

transition

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-140. Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional Standard 3-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU21

td(TXENL-DATV)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txdat valid

FSU22

td(TXENL-SE0V)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txse0 valid

FSU23

tsk(DAT-SE0)

Skew between usbb1_mm_txdat and

1.5

1.5

ns

usbb1_mm_txse0 transition

FSU24

td(DATV-TXENH)

Delay time, usbb1_mm_txdat invalid before

81.8

81.8

ns

usbb1_mm_txen high

FSU25

td(SE0V-TXENH)

Delay time, usbb1_mm_txse0 invalid before

81.8

81.8

ns

usbb1_mm_txen high

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

usbb1_mm_txen

Transmit

Receive

FSU21

FSU24

FSU19

FSU20

usbb1_mm_txdat

FSU22

FSU23

FSU25

FSU19

FSU20

usbb1_mm_txse0

SWPS040-134

Figure 5-91. Low- / Full-Speed USBB1—Bidirectional Standard 3-pin Mode—1.8 V

5.6.8.2.4 Low- / Full-Speed USBB1 (FSUSB)—Bidirectional Standard 3-pin TLL Mode

Table 5-142 and Table 5-143 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-92).

Table 5-141. Low- / Full-Speed USBB1 Timing Conditions—Bidirectional TLL 3-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

336

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-141. Low- / Full-Speed USBB1 Timing Conditions—Bidirectional TLL 3-pin Mode—1.8

V(1)(2)(3) (continued)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb1_mm_txen (ball AF18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txdat (ball AG18): MB[1:0] = 10, LB0 = 1

–

usbb1_mm_txse0 (ball AE17): MB[1:0] = 10, LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-142. Low- / Full-Speed USBB1 Timing Requirements—Bidirectional TLL 3-pin Mode—1.8 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU17

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

14.0

14.0

ns

usbb1_mm_txse0 low together during

transition

FSU18

td(DAT,SE0)

Time duration, usbb1_mm_txdat and

8.0

8.0

ns

usbb1_mm_txse0 high together during

transition

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-143. Low- / Full-Speed USBB1 Switching Characteristics—Bidirectional TLL 3-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU19

td(TXENL-DATV)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txdat valid

FSU20

td(TXENL-SE0V)

Delay time usbb1_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb1_mm_txse0 valid

FSU21

tsk(DAT-SE0)

Skew between usbb1_mm_txdat and

1.5

1.5

ns

usbb1_mm_txse0 transition

FSU22

td(DATV-TXENH)

Delay time, usbb1_mm_txdat invalid before

81.8

81.8

ns

usbb1_mm_txen high

FSU23

td(SE0V-TXENH)

Delay time, usbb1_mm_txse0 invalid before

81.8

81.8

ns

usbb1_mm_txen high

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

337

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

usbb1_mm_txen

Transmit

Receive

FSU19

FSU22

FSU17

FSU18

usbb1_mm_txdat

FSU20

FSU21

FSU23

FSU17

FSU18

usbb1_mm_txse0

SWPS040-135

Figure 5-92. Low- / Full-Speed USBB1—Bidirectional TLL 3-pin Mode—1.8 V

5.6.8.2.5 High-Speed USBB1 (HSUSB)—ULPI SDR Mode—Slave Mode

Table 5-145 and Table 5-146 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-93).

Table 5-144. High-Speed USBB1 Timing Conditions—ULPI SDR Mode—1.8 V(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

3.00

ns

tF

Input signal fall time

1.00

3.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb1_ulpiphy_clk (ball AE18): DS0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

–

usbb1_ulpiphy_stp (ball AG19): MB[1:0] = 11 and LB0 = 1

–

usbb1_ulpiphy_dir (ball AF19): MB[1:0] = 11 and LB0 = 1

–

usbb1_ulpiphy_nxt (ball AE19): MB[1:0] = 11 and LB0 = 1

–

usbb1_ulpiphy_dat[7:0] (balls AG16 / AF16 / AE16 / AH17 / AF17 / AE17 / AG18 / AF18): MB[1:0] = 11 and LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-145. High-Speed USBB1 Timing Requirements—ULPI SDR Mode—Slave Mode—1.8 V(4)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

US1

1 / tc(clk)

Frequency(1), usbb1_ulpiphy_clk

60

MHz

US2

tw(clkH)

Typical pulse duration, usbb1_ulpiphy_clk high

0.5*P(2)

ns

US3

tw(clkL)

Typical pulse duration, usbb1_ulpiphy_clk low

0.5*P(2)

ns

tdc(clk)

Duty cycle error, usbb1_ulpiphy_clk

–833

833

ps

tj(clk)

Jitter standard deviation(3), usbb1_ulpiphy_clk

500

ps

US5

tsu(ctrlV-clkH)

Setup time, usbb1_ulpiphy_dir and usbb1_ulpiphy_nxt valid before

6.73

ns

usbb1_ulpiphy_clk rising edge

338

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-145. High-Speed USBB1 Timing Requirements—ULPI SDR Mode—Slave Mode—1.8

V(4) (continued)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

US6

th(clkH-ctrlV)

Hold time, usbb1_ulpiphy_dir and usbb1_ulpiphy_nxt valid after

0.00

ns

usbb1_ulpiphy_clk rising edge

US7

tsu(dV-clkH)

Setup time, input usbb1_ulpiphy_dat[7:0] valid before

6.73

ns

usbb1_ulpiphy_clk rising edge

US8

th(clkH-dV)

Hold time, input usbb1_ulpiphy_dat[7:0] valid after usbb1_ulpiphy_clk

0.00

ns

rising edge

(1) Related to the input maximum frequency supported by the USB module.

(2) P = clk period in ns

(3) Maximum cycle jitter supported by clk input clock.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-146. High-Speed USBB1 Switching Characteristics—ULPI SDR Mode—Slave Mode—1.8 V(1)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

Ball: AE18 (usbb1_ulpiphy_clk)

US4

td(clkL-ctrlV)

Delay time, usbb1_ulpiphy_clk rising edge high to output

0.40

8.34

ns

usbb1_ulpiphy_stp valid

US9

td(clkL-doV)

Delay time, usbb1_ulpiphy_clk rising edge to output

0.40

8.34

ns

usbb1_ulpiphy_dat[7:0] valid

Balls: AG19 / AF19 / AE19 / AF18 / AG18 / AE17 / AF17 / AH17 / AE16 / AF16 / AG16

(usbb1_ulpiphy_stp, usbb1_ulpiphy_dir, usbb1_ulpiphy_nxt, usbb1_ulpiphy_dat[7:0])

US4

td(clkL-ctrlV)

Delay time, usbb1_ulpiphy_clk rising edge high to output

0.22

8.60

ns

usbb1_ulpiphy_stp valid

tR(ctrl)

Rise time, output usbb1_ulpiphy_stp

3.0

ps

tF(dtrl)

Fall time, output usbb1_ulpiphy_stp

3.0

ps

US9

td(clkL-doV)

Delay time, usbb1_ulpiphy_clk rising edge to output

0.22

8.60

ns

usbb1_ulpiphy_dat[7:0] valid

tR(do)

Rise time, output usbb1_ulpiphy_dat[7:0]

3.0

ps

tF(do)

Fall time, output usbb1_ulpiphy_dat[7:0]

3.0

ps

(1) See DM Operating Condition Addendum for CORE OPP voltages.

US1

US2

US3

usbb1_ulpiphy_clk

US4

US4

usbb1_ulpiphy_stp

US6

US5

usbb1_ulpiphy_dir

usbb1_ulpiphy_nxt

US7

US9

US8

US9

usbb1_ulpiphy_dat[7:0]

Data_IN

Data_OUT

SWPS040-136

Figure 5-93. High-Speed USBB1—ULPI SDR Mode—Slave Mode—1.8 V

5.6.8.2.6 High-Speed USBB1 (HSUSB)—ULPI TLL Mode—Master Mode

Table 5-148 and Table 5-149 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-94).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

339

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-147. High-Speed USBB1 Timing Conditions—ULPI TLL Mode—Master Mode—1.8 V(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

3.00

ns

tF

Input signal fall time

1.00

3.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb1_ulpitll_clk (ball AE18): DS0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

–

usbb1_ulpitll_stp (ball AG19): MB[1:0] = 11 and LB0 = 1

–

usbb1_ulpitll_dir (ball AF19): MB[1:0] = 11 and LB0 = 1

–

usbb1_ulpitll_nxt (ball AE19): MB[1:0] = 11 and LB0 = 1

–

usbb1_ulpitll_dat[7:0] (balls AG16 / AF16 / AE16 / AH17 / AF17 / AE17 / AG18 / AF18): MB[1:0] = 11 and LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Low Speed I/Os Combined Slew Rate vs TL Length and Load Settings

section of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-148. High-Speed USBB1 Timing Requirements—ULPI TLL Mode—Master Mode—1.8 V(1)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For ball: AE18 (usbb1_ulpitll_clk)

UT4

tsu(ctrlV-clkH)

Setup time, usbb1_ulpitll_stp valid before

5.78

5.78

ns

usbb1_ulpitll_clk rising edge

UT5

th(clkH-ctrlV)

Hold time, usbb1_ulpitll_stp valid after

0.09

0.09

ns

usbb1_ulpitll_clk rising edge

UT6

tsu(dV-clkH)

Setup time, usbb1_ulpitll_dat[7:0] valid before

5.78

5.78

ns

usbb1_ulpitll_clk rising edge

UT7

th(clkH-dV)

Hold time, usbb1_ulpitll_dat[7:0] valid after

0.09

0.09

ns

usbb1_ulpitll_clk rising edge

For balls: AG19 / AF19 / AE19 / AF18 / AG18 / AE17 / AF17 / AH17 / AE16 / AF16 / AG16

(usbb1_ulpitll_stp, usbb1_ulpitll_dir, usbb1_ulpitll_nxt, usbb1_ulpitll_dat[7:0])

UT4

tsu(ctrlV-clkH)

Setup time, usbb1_ulpitll_stp valid before

5.86

5.86

ns

usbb1_ulpitll_clk rising edge

UT5

th(clkH-ctrlV)

Hold time, usbb1_ulpitll_stp valid after

0.13

0.13

ns

usbb1_ulpitll_clk rising edge

UT6

tsu(dV-clkH)

Setup time, usbb1_ulpitll_dat[7:0] valid before

5.86

5.86

ns

usbb1_ulpitll_clk rising edge

UT7

th(clkH-dV)

Hold time, usbb1_ulpitll_dat[7:0] valid after

0.13

0.13

ns

usbb1_ulpitll_clk rising edge

340

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-149. High-Speed USBB1 Switching Characteristics—ULPI TLL Mode—Master Mode—1.8 V(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

UT1

1 / tc(clk)

Frequency(1), output usbb1_ulpitll_clk

60

60

MHz

UT2

tw(clkH)

Typical pulse duration, output usbb1_ulpitll_clk

0.5*P(2)

0.5*P(2)

ns

high

UT3

tw(clkL)

Typical pulse duration, output usbb1_ulpitll_clk

0.5*P(2)

0.5*P(2)

ns

low

tdc(clk)

Duty cycle error, output usbb1_ulpitll_clk

–833

833

–833

833

ps

tj(clk)

Jitter standard deviation(3), output

400

400

ps

usbb1_ulpitll_clk

tR(clk)

Rising time, output usbb1_ulpitll_clk

3.0

3.0

ps

tF(clk)

Falling time, output usbb1_ulpitll_clk

3.0

3.0

ps

UT8

td(clkL-ctrlV)

Delay time, output usbb1_ulpitll_clk rising

0.04

8.96

0.04

8.96

ns

edge to output usbb1_ulpitll_dir and

usbb1_ulpitll_nxt

tR(ctrl)

Rising time, output usbb1_ulpitll_dir and

3.0

3.0

ps

usbb1_ulpitll_nxt

tF(dtrl)

Falling time, output usbb1_ulpitll_dir and

3.0

3.0

ps

usbb1_ulpitll_nxt

UT9

td(clkL-doV)

Delay time, output usbb1_ulpitll_clk rising

0.04

8.96

0.04

8.96

ns

edge to output usbb1_ulpitll_dat[7:0] valid

tR(do)

Rising time, output usbb1_ulpitll_dat[7:0]

3.0

3.0

ps

tF(do)

Falling time, output usbb1_ulpitll_dat[7:0]

3.0

3.0

ps

(1) Related to the input maximum frequency supported by the USB module.

(2) P = output clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

UT1

UT2

UT3

usbb1_ulpiphy_clk

UT5

UT4

usbb1_ulpiphy_stp

UT8

UT8

usbb1_ulpiphy_dir

usbb1_ulpiphy_nxt

UT6

UT9

UT7

UT9

usbb1_ulpiphy_dat[7:0]

Data_IN

Data_OUT

SWPS040-137

Figure 5-94. High-Speed USBB1—ULPI TLL Mode—Master Mode—1.8 V

5.6.8.2.7 High-Speed USBB1 (HSUSB)—High-Speed InterChip Interface 1 (HSIC1)

High-Speed InterChip (HSIC) is an alternative to the standard USB physical layer targeted at fixed, inter-

chip communications. This implies short distances between devices, and allows for simpler, smaller, more

power-efficient PHYs over a single-ended, 2-wire interface running at a fixed HS speed. HSIC must be

identical to standard USB from a high-level application standpoint.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

341

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.6.8.2.7.1 High-Speed USBB1—HSIC DDR Receive And Transmit Modes—1.2 V

Table 5-151 and Table 5-152 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-95).

Table 5-150. High-Speed USBB1—HSIC DDR Timing Conditions—1.2 V(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

0.29

0.58

ns

tF

Input signal fall time

0.29

0.58

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

4

cm

Characteristic impedance

45

55

Ω

(1) IO settings:

–

usbb1_hsic_data, usbb1_hsic_strobe (Balls AF14 / AE14): sr[1:0] = 10 and i[2:0] = 110

For more information, see Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / High-speed I/O Buffers with Impedance, Slew Rate and Weak Driver

Settings section of OMAP4470 TRM.

–

Corresponding voltage: 1.2 V

(2) In this table the rise and fall times are calculated for 30% to 70% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-151. High-Speed USBB1 Timing Requirements—HSIC DDR Receive Mode—1.2 V(3)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

HSIC1

1 / tc(clk)

Frequency(1), usbb1_hsic_strobe period

240

MHz

HSIC2

tw(clkH)

Typical pulse duration, usbb1_hsic_strobe high

0.5*P(2)

ns

HSIC3

tw(clkL)

Typical pulse duration, usbb1_hsic_strobe low

0.5*P(2)

ns

HSIC5

tsu(strobe-dataV)

Setup time, usbb1_hsic_data valid before usbb1_hsic_strobe low/high

0.271

ns

HSIC6

th(strobe-dataV)

Hold time, usbb1_hsic_data valid after usbb1_hsic_strobe low/high

0.271

ns

(1) Related to the maximum USB HSIC frequency.

(2) P = input clock period in ns

(3) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-152. High-Speed USBB1 Switching Characteristics—HSIC DDR Transmit Mode—1.2 V(3)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

HSIC1

1 / tc(clk)

Frequency(1), usbb1_hsic_strobe period

240

MHz

HSIC2

tw(clkH)

Typical pulse duration, usbb1_hsic_strobe high

0.5*P(2)

ns

HSIC3

tw(clkL)

Typical pulse duration, usbb1_hsic_strobe low

0.5*P(2)

ns

tdc(clk)

Duty cycle error, usbb1_hsic_strobe

–83

83

ps

tR(clk)

Rise time, usbb1_hsic_strobe

0.39

0.56

ns

tF(clk)

Fall time, usbb1_hsic_strobe

0.39

0.56

ns

HSIC4

td(clk-dataV)

Delay time, usbb1_hsic_strobe low/high to usbb1_hsic_data valid

–0.325

0.325

ns

tR(do)

Rise time, output data usbb1_hsic_data

0.39

0.56

ns

tF(do)

Falli ime, output data usbb1_hsic_data

0.39

0.56

ns

342

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) Related to the maximum USB HSIC frequency.

(2) P = output clock period in ns

(3) See DM Operating Condition Addendum for CORE OPP voltages.

HSIC2

HSIC3

HSIC6

HSIC1

HSIC5

USBB1_HSIC_STROBE

HSIC4

USBB1_HSIC_DATA

0

1

0

SWPS045-013

Figure 5-95. High-Speed USBB1—HSIC DDR Receive And Transmit Modes—1.2 V

5.6.8.3

Universal Serial Bus (USB)—USBB2

NOTE

For more information, see the Serial Communication Interface / High-Speed Multiport USB

Host Subsystem section of the OMAP4470 TRM.

5.6.8.3.1 Low- / Full-Speed USBB2 (FSUSB)—Bidirectional Standard 4-pin Mode

Table 5-154 and Table 5-155 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-96).

Table 5-153. Low- / Full-Speed USBB2 Timing Conditions—Bidirectional Standard 4-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb2_mm_txen (ball AC28): MB[1:0] = 10, LB0 = 1

–

usbb2_mm_txdat (ball AF24): MB[1:0] = 10, LB0 = 1

–

usbb2_mm_txse0 (ball AE24): MB[1:0] = 10, LB0 = 1

–

usbb2_mm_rxrcv (ball AD25): MB[1:0] = 10, LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section

of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

343

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-154. Low- / Full-Speed USBB2 Timing Requirements—Bidirectional Standard 4-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU10

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

14.0

14.0

ns

usbb2_mm_txse0 low together during

transition

FSU11

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

8.0

8.0

ns

usbb2_mm_txse0 high together during

transition

FSU12

td(RCVU0)

Time duration, usbb2_mm_rxrcv undefined

14.0

14.0

ns

during a Single End 0 (usbb2_mm_txdat and

usbb2_mm_txse0 low together)

FSU13

td(RCVU1)

Time duration, usbb2_mm_rxrcv undefined

8.0

8.0

ns

during a Single End 1 (usbb2_mm_txdat and

usbb2_mm_txse0 high together)

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-155. Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional Standard 4-pin Mode—1.8

V(1)(2)

OPP100, OPP119

OPP50

NO.

PARAMETER

UNIT

MIN

MAX

MIN

MAX

Delay time usbb2_mm_txen low to

FSU14

td(TXENL-DATV)

81.8

84.8

81.8

84.8

ns

usbb2_mm_txdat valid

Delay time usbb2_mm_txen low to

FSU15

td(TXENL-SE0V)

81.8

84.8

81.8

84.8

ns

usbb2_mm_txse0 valid

Skew between usbb2_mm_txdat and

FSU16

tsk(DAT-SE0)

1.5

1.5

ns

usbb2_mm_txse0 transition

Delay time, usbb2_mm_txdat invalid before

FSU17

td(DATV-TXENH)

81.8

81.8

ns

usbb2_mm_txen high

Delay time, usbb2_mm_txse0 invalid before

FSU18

td(SE0V-TXENH)

81.8

81.8

ns

usbb2_mm_txen high

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

usbb2_mm_txen

Transmit

Receive

FSU14

FSU17

FSU10

FSU11

usbb2_mm_txdat

FSU15

FSU16

FSU18

FSU10

FSU11

usbb2_mm_txse0

FSU12

FSU13

usbb2_mm_rxrcv

SWPS040-138

Figure 5-96. Low- / Full-Speed USBB2—Bidirectional Standard 4-pin Mode—1.8 V

5.6.8.3.2 Low- / Full-Speed USBB2 (FSUSB)—Bidirectional Standard 4-pin TLL Mode

Table 5-157 and Table 5-158 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-97).

344

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-156. Low- / Full-Speed USBB2 Timing Conditions—Bidirectional TLL 4-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb2_mm_txen (ball AC28): MB[1:0] = 10, LB0 = 1

–

usbb2_mm_txdat (ball AF24): MB[1:0] = 10, LB0 = 1

–

usbb2_mm_txse0 (ball AE24): MB[1:0] = 10, LB0 = 1

–

usbb2_mm_rxrcv (ball AD25): MB[1:0] = 10, LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section

of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-157. Low- / Full-Speed USBB2 Timing Requirements—Bidirectional TLL 4-pin Mode—1.8 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU9

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

14.0

14.0

ns

usbb2_mm_txse0 low together during

transition

FSU10

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

8.0

8.0

ns

usbb2_mm_txse0 high together during

transition

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-158. Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional TLL 4-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU11

td(TXENL-DATV)

Delay time usbb2_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb2_mm_txdat valid

FSU12

td(TXENL-SE0V)

Delay time usbb2_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb2_mm_txse0 valid

FSU13

tsk(DAT-SE0)

Skew between usbb2_mm_txdat and

1.5

1.5

ns

usbb2_mm_txse0 transition

FSU14

tsk(DAT-SE0)

Skew between usbb2_mm_txdat,

1.5

1.5

ns

usbb2_mm_txse0 and usbb2_mm_rxrcv

transition

FSU15

td(DATV-TXENH)

Delay time, usbb2_mm_txdat invalid before

81.8

81.8

ns

usbb2_mm_txen high

FSU16

td(SE0V-TXENH)

Delay time, usbb2_mm_txse0 invalid before

81.8

81.8

ns

usbb2_mm_txen high

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

345

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

usbb2_mm_txen

Transmit

Receive

FSU11

FSU15

FSU9

FSU10

usbb2_mm_txdat

FSU12

FSU13

FSU16

FSU9

FSU10

usbb2_mm_txse0

FSU14

usbb2_mm_rxrcv

SWPS040-139

Figure 5-97. Low- / Full-Speed USBB2—Bidirectional TLL 4-pin Mode—1.8 V

5.6.8.3.3 Low- / Full-Speed USBB2 (FSUSB)—Bidirectional Standard 3-pin Mode

Table 5-160 and Table 5-161 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-98).

Table 5-159. Low- / Full-Speed USBB2 Timing Conditions—Bidirectional Standard 3-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb2_mm_txen (ball AE11): DS0 = 0

–

usbb2_mm_txdat (ball AF11): DS0 = 0

–

usbb2_mm_txse0 (ball AG11): DS0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-160. Low- / Full-Speed USBB2 Timing Requirements—Bidirectional Standard 3-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU19

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

14.0

14.0

ns

usbb2_mm_txse0 low together during

transition

FSU20

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

8.0

8.0

ns

usbb2_mm_txse0 high together during

transition

346

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-161. Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional Standard 3-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU21

td(TXENL-DATV)

Delay time usbb2_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb2_mm_txdat valid

FSU22

td(TXENL-SE0V)

Delay time usbb2_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb2_mm_txse0 valid

FSU23

tsk(DAT-SE0)

Skew between usbb2_mm_txdat and

1.5

1.5

ns

usbb2_mm_txse0 transition

FSU24

td(DATV-TXENH)

Delay time, usbb2_mm_txdat invalid before

81.8

81.8

ns

usbb2_mm_txen high

FSU25

td(SE0V-TXENH)

Delay time, usbb2_mm_txse0 invalid before

81.8

81.8

ns

usbb2_mm_txen high

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

usbb2_mm_txen

Transmit

Receive

FSU21

FSU24

FSU19

FSU20

usbb2_mm_txdat

FSU22

FSU23

FSU25

FSU19

FSU20

usbb2_mm_txse0

SWPS040-140

Figure 5-98. Low- / Full-Speed USBB2—Bidirectional Standard 3-pin Mode—1.8 V

5.6.8.3.4 Low- / Full-Speed USBB2 (FSUSB)—Bidirectional Standard 3-pin TLL Mode

Table 5-163 and Table 5-164 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-99).

Table 5-162. Low- / Full-Speed USBB2 Timing Conditions—Bidirectional TLL 3-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb2_mm_txen (ball AE11): DS0 = 0

–

usbb2_mm_txdat (ball AF11): DS0 = 0

–

usbb2_mm_txse0 (ball AG11): DS0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

347

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-163. Low- / Full-Speed USBB2 Timing Requirements—Bidirectional TLL 3-pin Mode—1.8 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU17

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

14.0

14.0

ns

usbb2_mm_txse0 low together during

transition

FSU18

td(DAT,SE0)

Time duration, usbb2_mm_txdat and

8.0

8.0

ns

usbb2_mm_txse0 high together during

transition

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

Table 5-164. Low- / Full-Speed USBB2 Switching Characteristics—Bidirectional TLL 3-pin Mode—1.8

V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU19

td(TXENL-DATV)

Delay time usbb2_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb2_mm_txdat valid

FSU20

td(TXENL-SE0V)

Delay time usbb2_mm_txen low to

81.8

84.8

81.8

84.8

ns

usbb2_mm_txse0 valid

FSU21

tsk(DAT-SE0)

Skew between usbb2_mm_txdat and

1.5

1.5

ns

usbb2_mm_txse0 transition

FSU22

td(DATV-TXENH)

Delay time, usbb2_mm_txdat invalid before

81.8

81.8

ns

usbb2_mm_txen high

FSU23

td(SE0V-TXENH)

Delay time, usbb2_mm_txse0 invalid before

81.8

81.8

ns

usbb2_mm_txen high

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

usbb2_mm_txen

Transmit

Receive

FSU19

FSU22

FSU17

FSU18

usbb2_mm_txdat

FSU20

FSU21

FSU23

FSU17

FSU18

usbb2_mm_txse0

SWPS040-141

Figure 5-99. Low- / Full-Speed USBB2—Bidirectional TLL 3-pin Mode—1.8 V

348

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.6.8.3.5 Low- / Full-Speed USBB2 (FSUSB)—Bidirectional Standard 2-pin Mode

Table 5-166 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-100).

Table 5-165. Low- / Full-Speed USBB2 Timing Conditions—Bidirectional 2-pin Mode—1.8 V(1)(2)(3)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

Balls AD26, AD27 (usbb2_mm_rxdp, usbb2_mm_rxdm): MB[1:0] = 10 and LB0 = 1

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50-Ω Output Buffer I/Os with Combined Mode and Load Settings section

of the OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-166. Low- / Full-Speed USBB2 Timing Requirements—Bidirectional 2-pin Mode—1.8 V(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

FSU1

td(DAT,SE0)

Time duration, usbb2_mm_rxdp and

14.0

14.0

ns

usbb2_mm_rxdm low together during

transition

FSU2

td(DAT,SE0)

Time duration, usbb2_mm_rxdp and

8.0

8.0

ns

usbb2_mm_rxdm high together during

transition

(1) See DM Operating Condition Addendum for CORE OPP voltages.

(2) Low-Speed mode is a subset of the Full-Speed mode and it is expected to work at low bandwidth (1.5Mb/s).

FSU1

FSU2

usbb2_mm_rxdp

FSU1

FSU2

usbb2_mm_rxdm

SWPS040-142

Figure 5-100. Low- / Full-Speed USBB2—Bidirectional 2-pin Mode—1.8 V

5.6.8.3.6 High-Speed USBB2 (HSUSB)—ULPI SDR Mode—Slave Mode

Table 5-168 and Table 5-169 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-101).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

349

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-167. High-Speed USBB2 Timing Conditions—ULPI SDR Mode(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

3.00

ns

tF

Input signal fall time

1.00

3.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb2_ulpiphy_clk (ball AG12): DS0 = 0

–

usbb2_ulpiphy_stp (ball AF12): DS0 = 0

–

usbb2_ulpiphy_dir (ball AE12): DS0 = 0

–

usbb2_ulpiphy_nxt (ball AG13): DS0 = 0

–

usbb2_ulpiphy_dat[7:0] (balls AE9 / AG10 / AF10 / AE10 / AH11 / AG11 / AF11 / AE11): DS0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-168. High-Speed USBB2 Timing Requirements—ULPI SDR Mode—Slave Mode(4)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

US1

1 / tc(clk)

Frequency(1), usbb2_ulpiphy_clk

60

MHz

US2

tw(clkH)

Typical pulse duration, usbb2_ulpiphy_clk high

0.5*P(2)

ns

US3

tw(clkL)

Typical pulse duration, usbb2_ulpiphy_clk low

0.5*P(2)

ns

tdc(clk)

Duty cycle error, usbb2_ulpiphy_clk

–833

833

ps

tj(clk)

Jitter standard deviation(3), usbb2_ulpiphy_clk

500

ps

US5

tsu(ctrlV-clkH)

Setup time, usbb2_ulpiphy_dir and usbb2_ulpiphy_nxt valid before

6.73

ns

usbb2_ulpiphy_clk rising edge

US6

th(clkH-ctrlV)

Hold time, usbb2_ulpiphy_dir and usbb2_ulpiphy_nxt valid after

0.00

ns

usbb2_ulpiphy_clk rising edge

US7

tsu(dV-clkH)

Setup time, input usbb2_ulpiphy_dat[7:0] valid before

6.73

ns

usbb2_ulpiphy_clk rising edge

US8

th(clkH-dV)

Hold time, input usbb2_ulpiphy_dat[7:0] valid after usbb2_ulpiphy_clk

0.00

ns

rising edge

(1) Related to the input maximum frequency supported by the USB module.

(2) P = clk period in ns

(3) Maximum cycle jitter supported by clk input clock.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-169. High-Speed USBB2 Switching Characteristics—ULPI SDR Mode—Slave Mode(1)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

US4

td(clkL-ctrlV)

Delay time, usbb2_ulpiphy_clk rising edge high to output

0.40

8.34

ns

usbb2_ulpiphy_stp valid

tR(ctrl)

Rise time, output usbb2_ulpiphy_stp

3.0

ps

350

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-169. High-Speed USBB2 Switching Characteristics—ULPI SDR Mode—Slave Mode(1) (continued) NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

tF(dtrl)

Fall time, output usbb2_ulpiphy_stp

3.0

ps

US9

td(clkL-doV)

Delay time, usbb2_ulpiphy_clk rising edge to output

0.40

8.34

ns

usbb2_ulpiphy_dat[7:0] valid

tR(do)

Rise time, output usbb2_ulpiphy_dat[7:0]

3.0

ps

tF(do)

Fall time, output usbb2_ulpiphy_dat[7:0]

3.0

ps

(1) See DM Operating Condition Addendum for CORE OPP voltages.

US1

US2

US3

usbb2_ulpiphy_clk

US4

US4

usbb2_ulpiphy_stp

US6

US5

usbb2_ulpiphy_dir

usbb2_ulpiphy_nxt

US7

US9

US8

US9

usbb2_ulpiphy_dat[7:0]

Data_IN

Data_OUT

SWPS040-143

Figure 5-101. High-Speed USBB2—ULPI SDR Mode—Slave Mode

5.6.8.3.7 High-Speed USBB2 (HSUSB)—ULPI TLL Mode—Master Mode

Table 5-171 and Table 5-172 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-102).

Table 5-170. High-Speed USBB2 Timing Conditions—ULPI TLL Mode—Master Mode(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1.00

3.00

ns

tF

Input signal fall time

1.00

3.00

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

60

Ω

(1) IO settings:

–

usbb2_ulpitll_clk (ball AG12): DS0 = 0

–

usbb2_ulpitll_stp (ball AF12): DS0 = 0

–

usbb2_ulpitll_dir (ball AE12): DS0 = 0

–

usbb2_ulpitll_nxt (ball AG13): DS0 = 0

–

usbb2_ulpitll_dat[7:0] (balls AE9 / AG10 / AF10 / AE10 / AH11 / AG11 / AF11 / AE11): DS0 = 0

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

–

Corresponding voltage: 1.8 V

(2) In this table the rise and fall times are calculated for 10% to 90% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

351

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-171. High-Speed USBB2 Timing Requirements—ULPI TLL Mode—Master Mode(1)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

UT4

tsu(ctrlV-clkH)

Setup time, usbb2_ulpitll_stp valid before

5.78

5.78

ns

usbb2_ulpitll_clk rising edge

UT5

th(clkH-ctrlV)

Hold time, usbb2_ulpitll_stp valid after

0.09

0.09

ns

usbb2_ulpitll_clk rising edge

UT6

tsu(dV-clkH)

Setup time, usbb2_ulpitll_dat[7:0] valid before

5.78

5.78

ns

usbb2_ulpitll_clk rising edge

UT7

th(clkH-dV)

Hold time, usbb2_ulpitll_dat[7:0] valid after

0.09

0.09

ns

usbb2_ulpitll_clk rising edge

(1) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-172. High-Speed USBB2 Switching Characteristics—ULPI TLL Mode—Master Mode(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

UT1

1 / tc(clk)

Frequency(1), output usbb2_ulpitll_clk

60

60

MHz

UT2

tw(clkH)

Typical pulse duration, output usbb2_ulpitll_clk

0.5*P(2)

0.5*P(2)

ns

high

UT3

tw(clkL)

Typical pulse duration, output usbb2_ulpitll_clk

0.5*P(2)

0.5*P(2)

ns

low

tdc(clk)

Duty cycle error, output usbb2_ulpitll_clk

–833

833

–833

833

ps

tj(clk)

Jitter standard deviation(3), output

400

400

ps

usbb2_ulpitll_clk

tR(clk)

Rising time, output usbb2_ulpitll_clk

3.0

3.0

ps

tF(clk)

Falling time, output usbb2_ulpitll_clk

3.0

3.0

ps

UT8

td(clkL-ctrlV)

Delay time, output usbb2_ulpitll_clk rising

0.04

8.96

0.04

8.96

ns

edge to output usbb2_ulpitll_dir and

usbb2_ulpitll_nxt

tR(ctrl)

Rising time, output usbb2_ulpitll_dir and

3.0

3.0

ps

usbb2_ulpitll_nxt

tF(dtrl)

Falling time, output usbb2_ulpitll_dir and

3.0

3.0

ps

usbb2_ulpitll_nxt

UT9

td(clkL-doV)

Delay time, output usbb2_ulpitll_clk rising

0.04

8.96

0.04

8.96

ns

edge to output usbb2_ulpitll_dat[7:0] valid

tR(do)

Rising time, output usbb2_ulpitll_dat[7:0]

3.0

3.0

ps

tF(do)

Falling time, output usbb2_ulpitll_dat[7:0]

3.0

3.0

ps

352

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) Related to the input maximum frequency supported by the USB module.

(2) P = output clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

UT1

UT2

UT3

usbb2_ulpiphy_clk

UT5

UT4

usbb2_ulpiphy_stp

UT8

UT8

usbb2_ulpiphy_dir

usbb2_ulpiphy_nxt

UT6

UT9

UT7

UT9

usbb2_ulpiphy_dat[7:0]

Data_IN

Data_OUT

SWPS040-144

Figure 5-102. High-Speed USBB2—ULPI TLL Mode—Master Mode

5.6.8.3.8 High-Speed USBB2 (HSUSB)—High-Speed InterChip Interface 2 (HSIC2)

High-Speed InterChip (HSIC) is an alternative to the standard USB physical layer targeted at fixed, inter-

chip communications. This implies short distances between devices, and allows for simpler, smaller, more

power-efficient PHYs over a single-ended, 2-wire interface running at a fixed HS speed. HSIC should be

identical to standard USB from a high-level application standpoint.

5.6.8.3.8.1 High-Speed USBB2—HSIC DDR Receive And Transmit Modes—1.2 V

Table 5-174 and Table 5-175 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-103).

Table 5-173. High-Speed USBB2—HSIC DDR Timing Conditions—1.2 V(1)(2)(3)

SYSTEM CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

0.29

0.58

ns

tF

Input signal fall time

0.29

0.58

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

4

cm

Characteristic impedance

45

55

Ω

(1) IO settings:

–

usbb2_hsic_data, usbb2_hsic_strobe (balls: AF13, AE13): sr[1:0] = 10 and i[2:0] = 110

For more information, see Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / High-speed I/O Buffers with Impedance, Slew Rate and Weak Driver

Settings section of OMAP4470 TRM.

–

Corresponding voltage: 1.2 V

(2) In this table the rise and fall times are calculated for 30% to 70% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(3) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

353

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-174. High-Speed USBB2 Timing Requirements—HSIC DDR Receive Mode—1.2 V(3)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

HSIC1

1 / tc(clk)

Frequency(1), usbb2_hsic_strobe period

240

MHz

HSIC2

tw(clkH)

Typical pulse duration, usbb2_hsic_strobe high

0.5*P(2)

ns

HSIC3

tw(clkL)

Typical pulse duration, usbb2_hsic_strobe low

0.5*P(2)

ns

HSIC5

tsu(strobe-dataV)

Setup time, usbb2_hsic_data valid before usbb2_hsic_strobe low/high

0.271

ns

HSIC6

th(strobe-dataV)

Hold time, usbb2_hsic_data valid after usbb2_hsic_strobe low/high

0.271

ns

(1) Related to the maximum USB HSIC frequency.

(2) P = input clock period in ns

(3) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-175. High-Speed USBB2 Switching Characteristics—HSIC DDR Transmit Mode—1.2 V(3)

NO.

PARAMETER

OPP100, OPP119

UNIT

MIN

MAX

HSIC1

1 / tc(clk)

Frequency(1), usbb2_hsic_strobe period

240

MHz

HSIC2

tw(clkH)

Typical pulse duration, usbb2_hsic_strobe high

0.5*P(2)

ns

HSIC3

tw(clkL)

Typical pulse duration, usbb2_hsic_strobe low

0.5*P(2)

ns

tdc(clk)

Duty cycle error, usbb2_hsic_strobe

–83

83

ps

tR(clk)

Rise time, usbb2_hsic_strobe

0.39

0.56

ns

tF(clk)

Fall time, usbb2_hsic_strobe

0.39

0.56

ns

HSIC4

td(clk-dataV)

Delay time, usbb2_hsic_strobe low/high to usbb2_hsic_data valid

–0.325

0.325

ns

tR(do)

Rise time, output data usbb2_hsic_data

0.39

0.56

ns

tF(do)

Falli ime, output data usbb2_hsic_data

0.39

0.56

ns

(1) Related to the maximum USB HSIC frequency.

(2) P = output clock period in ns

(3) See DM Operating Condition Addendum for CORE OPP voltages.

HSIC2

HSIC3

HSIC6

HSIC1

HSIC5

USBB2_HSIC_STROBE

HSIC4

USBB2_HSIC_DATA

0

1

0

SWPS045-014

Figure 5-103. High-Speed USBB2—HSIC DDR Receive And Transmit Modes—1.2 V

5.6.9

Inter-Integrated Circuit Interface (I2C)

NOTE

For more information, see the Serial Communication Interface / Multimaster High-Speed I2C

Controller / HS I2C Functional Description section of the OMAP4470 TRM.

The multi-master I2C peripheral provides an interface between two or more devices via an I2C serial bus.

The I2C controller supports the multi-master mode which allows more than one device capable of

controlling the bus to be connected to it. Each I2C device is recognized by a unique address and can

operates as either transmitter or receiver, according to the function of the device. In addition to being a

transmitter or receiver, a device connected to the I2C bus can also be considered as master or slave when

performing data transfers. This data transfer is carried out via two serial bidirectional wires:

354

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

•

An SDA data line

•

An SCL clock line

In Figure 5-104 and Figure 5-105 the data transfer is in master or slave configuration with 7-bit addressing format.

The I2C and SmartReflex interfaces are compliant with Philips I2C specification version 2.1. It supports

standard mode (up to 100K bits/s), fast mode (up to 400K bits/s), and high-speed mode (up to 3.4Mb/s).

5.6.9.1

I2C and SmartReflex—Standard and Fast Modes

NOTE

PCB conditions:

•

Far End Load is less than 30 pF: for more information regarding LB1, LB0 Far End Load

IO settings, see Control Module / Control Module Functional Description/ Functional

Register Description / I2Cx I/Os Group Pullupresx Controls and Load Range Settings

section of OMAP4470 TRM.

•

Maximum trace length is less than 20 cm.

•

Characteristic impedance is between 20 Ω to 70 Ω.

Table 5-176. I2C and SmartReflex—Standard and Fast Modes(6)

NO.

PARAMETER

STANDARD MODE

FAST MODE

UNIT

MIN

MAX

MIN

MAX

fscl

Frequency, clock i2cx_scl(4)

100

400

kHz

I1

tw(sclH)

Pulse duration, clock i2cx_scl(4) high

4.0

0.6

µs

I2

tw(sclL)

Pulse duration, clock i2cx_scl(4) low

4.7

1.3

µs

I3

tsu(sdaV-sclH)

Setup time, data i2cx_sda(4) valid before clock

250

100(1)

ns

i2cx_scl(4) active level

I4

th(sclH–sdaV)

Hold time, data i2cx_sda(4) valid after clock

0(2)

3.45(3)

0(2)

0.9(3)

µs

i2cx_scl(4) active level

I5

tsu(sclH–sdaL)

Setup time, clock i2cx_scl(4) high before data

4.7

0.6

µs

i2cx_sda(4) low (for a START(5) condition or a

repeated START condition)

I6

th(sdaL–sclH)

Hold time, clock i2cx_scl(4) high after data

4.0

0.6

µs

i2cx_sda(4) low (for a START(5) condition or a

repeated START condition)

I7

tsu(sclH–sdaH)

Setup time, clock i2cx_scl(4) high before data

4.0

0.6

µs

i2cx_sda(4) high (for a STOP condition)

I8

tw(sdaH)

Pulse duration, data i2cx_sda(4) high between

4.7

1.3

µs

STOP and START conditions

tR(scl)

Rise time, clock i2cx_scl(4)

1000

20 +

300

ns

0.1CB

tF(scl)

Fall time, clock i2cx_scl(4)

300

20 +

300

ns

0.1CB

tR(sda)

Rise time, data i2cx_sda(4)

1000

20 +

300

ns

0.1CB

tF(sda)

Fall time, data i2cx_sda(4)

300

20 +

300

ns

0.1CB

CB

Capacitive load for each bus line

400

400

pF

(1) A fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement tsu(SDAV-SCLH) ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the low period of the i2cx_scl(4). If such a device does stretch the low period of the i2cx_scl(4), it must output the next data bit to the i2cx_sda(4) line tR(SDA) MAX + tsu(SDAV-SCLH) = 1000 + 250 = 1250 ns (according to the standard-mode I2C-bus specification) before the i2cx_scl(4) line is released.

(2) The device provides (via the I2C bus) a minimum hold time (= I2C_FCLK period x (PSC+1) x 4) for the i2cx_sda(4) signal (refer to the fall and rise times of i2cx_scl(4)) to bridge the undefined region of the falling edge of i2cx_scl(4).

For more information, see the Serial Communication Interface / Multimaster High-Speed I2C Controller / HS I2C Functional Description /

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

355

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

HS I2C Clocks section of the OMAP4470 TRM.

(3) The maximum th(SCLH-SDA) has only to be met if the device does not stretch the low period of the i2cx_scl(4) signal.

(4) In i2cx, x is equal to 1, 2, 3, or 4, or sr for SmartReflex. sr (SmartReflex) is master transmitter only.

(5) After this time, the first clock is generated.

(6) In this table the rise and fall times are calculated for 30% to 70% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

START REPEAT

START

START

STOP

i2cX_sda

I5

I8

I6

I1

I2

I3

I4

I6

I7

i2cX_scl

SWPS040-061

Figure 5-104. I2C and SmartReflex—Standard and Fast Modes(1)

(1) In i2cX, X is equal to 1, 2, 3 or 4, or sr for SmartReflex.

5.6.9.2

I2C and SmartReflex—High-Speed Mode

NOTE

PCB conditions:

•

Far End Load is less than 30 pF: for more information regarding LB1, LB0 Far End Load

IO settings, see Control Module / Control Module Functional Description/ Functional

Register Description / I2Cx I/Os Group Pullupresx Controls and Load Range Settings

section of OMAP4470 TRM.

•

Maximum trace length is less than 20 cm.

•

Characteristic impedance is between 20 Ω to 70 Ω.

Table 5-177. I2C and SmartReflex—High-Speed Mode(6)

NO.

PARAMETER

MIN

MAX

UNIT

fscl

Frequency, clock i2cx_scl(3)

3.4(5)

MHz

IH1

tw(sclH)

Pulse duration, clock i2cx_scl(3) high

60(1)

ns

IH2

tw(sclL)

Pulse duration, clock i2cx_scl(3) low

160(1)

ns

IH3

tsu(sdaV-sclH)

Setup time, data i2cx_sda(3) valid before clock i2cx_scl(3) active

10

ns

level

IH4

th(sclH–sdaV)

Hold time, data i2cx_sda(3) valid after clock i2cx_scl(3) active

0(4)

70

ns

level

IH5

tsu(sclH–sdaL)

Setup time, clock i2cx_scl(3) high before data i2cx_sda(3) low (for

160

ns

a START(2) condition or a repeated START condition)

IH6

th(sdaL–sclH)

Hold time, clock i2cx_scl(3) high after data i2cx_sda(3) low (for a

160

ns

START(2) condition or a repeated START condition)

IH7

tsu(sclH–sdaH)

Setup time, clock i2cx_scl(3) high before data i2cx_sda(3) high

160

ns

(for a STOP condition)

tR(scl)

Rise time, clock i2cx_scl(3)

10

40

ns

tR(scl)

Rise time, clock i2cx_scl(3) after a repeated START condition

10

80

ns

and after a bit acknowledge

tF(scl)

Fall time, clock i2cx_scl(3)

10

40

ns

tR(sda)

Rise time, data i2cx_sda(3)

10

80

ns

tF(sda)

Fall time, data i2cx_sda(3)

10

80

ns

CB

Capacitive load for each bus line

100

pF

356

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) HS-mode master devices generate a serial clock signal with a high to low ratio of 1 to 2. tw(sclL) > 2 * tw(sclH).

(2) After this time, the first clock is generated.

(3) In i2cx, x is equal to 1, 2, 3, or 4 or sr for SmartReflex. sr (SmartReflex) is master transmitter only.

(4) The device provides (via the I2C bus) a minimum hold time (= I2C_FCLK period x 4) for the i2cx_sda(3) signal (refer to the fall and rise times of i2cx_scl(3)) to bridge the undefined region of the falling edge of i2cx_scl(3).

For more information, see the Serial Communication Interface / Multimaster High-Speed I2C Controller / HS I2C Functional Description /

HS I2C Clocks section of the OMAP4470 TRM.

(5) The maximum I2C5 (or SmartReflex) clock frequency in high-speed mode is equal to the SYS_CLK clock frequency (38.4 MHz

maximum) divided by 18, with LB[1:0] = 01 setting on sr_scl (ball AG9, load range = 12 pF to 25 pF and internal pullup resistance = 920

Ω). Therefore, the maximum I2C5 (or SmartReflex) clock frequency in high-speed mode is 2.13 MHz.

For more information about the I2C5 (or SmartReflex) timings constraints calculation and the corresponding I2C5 registers settings, see the Serial Communication Interface / Multimaster High-Speed I2C Controller / HS I2C Functional Description / HS I2C Clocks section of the OMAP4470 TRM.

For more information on the LB0[1:0] IO cell configuration, see the Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers With Pad Group Assignment section of the OMAP4470 TRM.

(6) In this table the rise and fall times are calculated for 30% to 70% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

START REPEAT

STOP

i2cX_sda

IH5

IH6

IH1

IH2

IH3

IH4

IH7

i2cX_scl

SWPS040-062

Figure 5-105. I2C and SmartReflex—High-Speed Mode(1)

(1) In i2cX, X is equal to 1, 2, 3 or 4, or sr for SmartReflex.

Table 5-178. I2C and SmartReflex Correspondence Standard vs Data Manual Timing References

TI-OMAP

STANDARD-I2C

Standard/Fast Modes

High-Speed Mode

fscl

FSCL

FSCLH

I1

tw(sclH)

THIGH

THIGH

I2

tw(sclL)

TLOW

TLOW

I3

tsu(sdaV-sclH)

TSU;DAT

TSU;DAT

I4

th(sclH-sdaV)

TSU;DAT

TSU;DAT

I5

tsu(sdaL-sclH)

TSU;STA

TSU;STA

I6

th(sclH-sdaH)

THD;STA

THD;STA

I7

th(sclH-RSTART)

TSU;STO

TSU;STO

I8

tw(sdaH)

TBUF

5.6.10 HDQ / 1-Wire Interface (HDQ/1-Wire)

NOTE

For more information, see the Serial Communication Interface section of the OMAP4470

TRM.

The module is intended to work with both HDQ and 1-Wire protocols. The protocols use a single wire to

communicate between the master and the slave. The protocols employ an asynchronous return to one

mechanism where, after any command, the line is pulled high.

5.6.10.1 HDQ / 1-Wire—HDQ Mode

Table 5-179 through Table 5-181 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-106 through Figure 5-110).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

357

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-179. HDQ/1-Wire Timing Requirements—HDQ Mode

PARAMETER

DESCRIPTION

MIN

TYP

MAX

UNIT

tCYCH

Read bit window timing

190

250

µs

tHW1

Read one data valid after HDQ low

32(2)

66(2)

tHW0

Read zero data hold after HDQ low

70(2)

145(2)

tRSPS

Response time from HDQ slave device(1)

190

320

(1) Defined by software.

(2) If HDQ slave device drives a logic-low state after tHW0 maximum, it can be interpreted as a break pulse. For more information see

Table 5-181 and the HDQ/1-Wire chapter of the OMAP4470 TRM.

Table 5-180. HDQ Sampling Cases(1)

CASES

FIRST SAMPLING (at 68 µs)

SECOND SAMPLING (at 180 µs)

1

L (logic-low state)

L (logic-low state)

2

L (logic-low state)

H (logic-high state)

3

H (logic-high state)

L (logic-low state)

4

H (logic-high state)

H (logic-high state)

(1) The different cases can be interpreted as follows:

–

Case 1: If a logic-low state is present at the first sampling time and also at the second sampling time, the receive data can be interpreted as a break pulse.

–

Case 2: If a logic-low state is present at the first sampling time and a logic-high state is present at the second sampling time, the receive data on the line is a zero (data).

–

Case 3: Undefined.

–

Case 4: If a logic-high state is present at the first sampling time and also at the second sampling time, the receive data on the line is a one (data).

Table 5-181. HDQ/1-Wire Switching Characteristics—HDQ Mode

PARAMETER

DESCRIPTION

MIN

TYP

MAX

UNIT

tB

Break timing

190

µs

tBR

Break recovery time

40

tCYCD

Write bit windows timing

190

tDW1

Write one data valid after HDQ low

0.5

50

tDW0

Write zero data hold after HDQ low

86

145

t

t

B

BR

HDQ

SWPS040-063

Figure 5-106. HDQ Break and Break Recovery Timing—OMAP HDQ Interface Writing to Slave

t

t

B

BR

HDQ

First sampling time

Second sampling time

tHW1

tHW0

SWPS040-064

Figure 5-107. HDQ Break Detection—OMAP HDQ Interface Reading to Slave

358

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

tCYCH

tHW0

tHW1

HDQ

SWPS040-065

Figure 5-108. OMAP HDQ Interface Bit Read Timing (Data)

tCYCD

tDW0

tDW1

HDQ

SWPS040-066

Figure 5-109. OMAP HDQ Interface Bit Write Timing (Command / Address or Data)

Command_byte_written

Data_byte_received

0_(LSB)

t

1

RSPS

Break

1

6

7_(MSB)

0_(LSB)

6

HDQ

SWPS040-067

Figure 5-110. HDQ Communication Timing

5.6.10.2 HDQ/1-Wire—1-Wire Mode

Table 5-182 and Table 5-183 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-111 through Figure 5-114).

Table 5-182. HDQ/1-Wire Timing Requirements—1-Wire Mode

PARAMETER

DESCRIPTION

MIN

TYP

MAX

UNIT

tPDH

Presence pulse delay high

15

60

µs

tPDL

Presence pulse delay low

60

240

tRDV

Read data valid time

tLOWR

15

tREL

Read data release time

0

45

Table 5-183. HDQ/1-Wire Switching Characteristics—1-Wire Mode

PARAMETER

DESCRIPTION

MIN

TYP

MAX

UNIT

tRSTL

Reset time low

480

960

µs

tRSTH

Reset time high

480

µs

tSLOT

Bit cycle time

60

120

µs

tLOW1

Write bit-one time

1

15

µs

tLOW0

Write bit-zero time(2)

60

120

µs

tREC

Recovery time

1

µs

tLOWR

Read bit strobe time(1)

1

15

µs

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

359

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) tLOWR (low pulse sent by the master) must be short as possible to maximize the master sampling window.

(2) tLOW0 must be less than tSLOT.

tRSTH

t

t

t

RTSL

PDH

PDL

1-WIRE

SWPS040-068

Figure 5-111. 1-Wire—Break (Reset)

t

t

SLOT

REC

t

t

RDV

REL

tLOWR

1-WIRE

SWPS040-069

Figure 5-112. 1-Wire—Read Bit (Data)

t

t

SLOT

REC

tLOW1

1-WIRE

SWPS040-070

Figure 5-113. 1-Wire—Write Bit-One Timing (Command / Address or Data)

t

t

SLOT

REC

tLOW0

1-WIRE

SWPS040-071

Figure 5-114. 1-Wire—Write Bit-Zero Timing (Command / Address or Data)

5.6.11 Universal Asynchronous Receiver Transmitter (UART)

NOTE

PCB conditions:

•

Far End Load is less than 5 pF: for more information on the UART IO Settings, see

Table 5-184.

•

Maximum trace length is less than 10 cm.

•

Characteristic impedance is between 20 Ω to 70 Ω.

360

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-184. UART IO Settings References

MULTIPLEXING

IO SETTINGS REFERENCES

MODES

IO SET 1

IO SET 2

IO SET 3

IO SET 4

IO SET 5

IO SET 6

UART1

Mode1

Balls: C26 / D26

Balls: AF23 / F27

Balls: AG23 /

Signals: uart2_rx,

Signals: uart1_rx,

AH23

uart1_tx

uart1_tx

Signals: uart1_cts,

For more

For more

uart1_rts

information

information

For more

regarding LB[1:0]

regarding LB[1:0]

information

Far End Load IO

and SC[1:0] Far

regarding MB[1:0]

settings, see

End Load IO

and LB0 Far End

Control Module /

settings, see

Load IO settings,

Control Module

Control Module /

see Control

Functional

Control Module

Module / Control

Description/

Functional

Module Functional

Functional

Description/

Description/

Register

Functional

Functional

Description / I2Cx

Register

Register

I/Os Group

Description / Low-

Description / 50-Ω

Pullupresx

Speed I/Os

Output Buffer I/Os

Controls and Load

Combined Slew

With Combined

Range Settings

Rate Versus TL

Mode and Load

section of

Length and Load

Settings section of

OMAP4470 TRM.

Settings section of

OMAP4470 TRM.

OMAP4470 TRM.

Mode2

Ball: E3

Ball: AA3

Signal: uart1_rx

Signal: uart1_rx

For more

For more

information on

information

SDMMC1_DR[2:0]

regarding DS0 Far

_SPEEDCTRL

End Load IO

registers see:

settings, see

Control Module /

Control Module /

Control Module

Control Module

Functional

Functional

Description /

Description/

Functional

Functional

Register

Register

Description /

Description / I/O

Signal Integrity

Cells With

Parameter Control

Configurable

Registers With

Output Driver

Pad Group

Impedance section

Assignment /

of OMAP4470

Device Interfaces

TRM.

Signal Group

Controls Mapping

section

or,

Control Module /

Control Module

Register Manual /

SYSCTRL_PADC

ONF_CORE

Register

Description section

of the OMAP4470

TRM.

UART2

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

361

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-184. UART IO Settings References (continued)

MULTIPLEXING

IO SETTINGS REFERENCES

MODES

IO SET 1

IO SET 2

IO SET 3

IO SET 4

IO SET 5

IO SET 6

Mode 0

Balls: AB26 /

AB27 / AA25 /

AA26

Signals: uart2_cts,

uart2_rts, uart2_rx,

uart2_tx

For more

information

regarding MB[1:0]

and LB0 Far End

Load IO settings,

see Control

Module / Control

Module Functional

Description/

Functional

Register

Description / 50-Ω

Output Buffer I/Os

With Combined

Mode and Load

Settings section of

OMAP4470 TRM.

Mode 2

Balls: B5 / B4

Signals:

uart2_rx,

uart2_tx

No IO settings

needed.

UART3

Mode 0

Balls: F27 / F28 /

G27 / G28

Signals:

uart3_cts_rctx,

uart3_rts_sd,

uart3_rx_irrx,

uart3_tx_irtx

For more

information

regarding LB[1:0]

and SC[1:0] Far

End Load IO

settings, see

Control Module /

Control Module

Functional

Description/

Functional

Register

Description / Low-

Speed I/Os

Combined Slew

Rate Versus TL

Length and Load

Settings section of

OMAP4470 TRM.

Mode 1

Balls: B5 / B4

Signals:

uart3_rx_irrx,

uart3_tx_irtx

No IO settings

needed.

362

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-184. UART IO Settings References (continued)

MULTIPLEXING

IO SETTINGS REFERENCES

MODES

IO SET 1

IO SET 2

IO SET 3

IO SET 4

IO SET 5

IO SET 6

Mode 2

Balls: W2 / W3 /

W4 / Y2

uart3_tx_irtx,

uart3_rx_irrx,

uart3_rts_sd,

uart3_cts_rctx

For more

information

regarding DS0 Far

End Load IO

settings, see

Control Module /

Control Module

Functional

Description/

Functional

Register

Description / I/O

Cells With

Configurable

Output Driver

Impedance section

of OMAP4470

TRM.

UART4

Mode 0

Balls: AG20 /

AH19

uart4_rx, uart4_tx

For more

information

regarding MB[1:0]

and LB0 Far End

Load IO settings,

see Control

Module / Control

Module Functional

Description/

Functional

Register

Description / 50-Ω

Output Buffer I/Os

With Combined

Mode and Load

Settings section of

OMAP4470 TRM.

Mode 5

Balls: AE24 / AF24

Signals: uart4_cts,

uart4_rts

For more

information

regarding MB[1:0]

and LB0 Far End

Load IO settings,

see Control

Module / Control

Module Functional

Description/

Functional

Register

Description / 50-Ω

Output Buffer I/Os

With Combined

Mode and Load

Settings section of

OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

363

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-185. UART Switching Characteristics

SIGNAL NAME

MUX MODE

DESCRIPTION

MIN

MAX

UNIT

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 (uart1_tx):

1

t

(1)

OT

10

ns

D26

CL, Output load

40

pF

UART1 (uart1_tx):

1

t

(1)

OT

SC[1:0] = 00

1

15

ns

F27

CL, Output load

4

60

pF

t

(1)

OT

SC[1:0] = 01

0.4

5

ns

CL, Output load

2

21

pF

t

(1)

OT

SC[1:0] = 10

0.6

7

ns

CL, Output load

7

33

pF

UART1 (uart1_rts):

1

t

(1)(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

AH23

maximum frequency = 24 MHz

CL, Output load(2)

20

25

pF

transmission line delay = 670 ps

t

(1)(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

4

ns

maximum frequency = 60 MHz

CL, Output load(2)

2

5

pF

transmission line delay = 335 ps

t

(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(4)

ns

maximum frequency = 25 MHz

CL, Output load(2)

14

17

pF

transmission line delay = 335 ps

t

(1)(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

ns

maximum frequency = 48 MHz

CL, Output load(2)

2

5

pF

transmission line delay = 536 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(4)

ns

maximum frequency = 20 MHz

CL, Output load(2)

23

28

pF

transmission line delay = 838 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

ns

maximum frequency = 24 MHz

CL, Output load(2)

16

20

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(4)

ns

maximum frequency = 4 MHz

CL, Output load(2)

16

20

pF

transmission line delay = 1675 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

10

ns

maximum frequency = 25 MHz

CL, Output load(2)

2

5

pF

transmission line delay = 670 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

ns

maximum frequency = 25 MHz

CL, Output load(2)

5

7

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

8(4)

ns

maximum frequency = 25 MHz

CL, Output load(2)

2

11

pF

transmission line delay = 536 ps

Universal Asynchronous Receiver/Transmitter (UART2)

364

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-185. UART Switching Characteristics (continued)

SIGNAL NAME

MUX MODE

DESCRIPTION

MIN

MAX

UNIT

UART2 (uart2_rts,

0

t

(1)(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

uart2_tx): AB27 /

maximum frequency = 24 MHz

CL, Output load

20

25

pF

AA26

transmission line delay = 670 ps

t

(1)(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

4

ns

maximum frequency = 60 MHz

CL, Output load

2

5

pF

transmission line delay = 335 ps

t

(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(4)

ns

maximum frequency = 25 MHz

CL, Output load

14

17

pF

transmission line delay = 335 ps

t

(1)(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

ns

maximum frequency = 48 MHz

CL, Output load

2

5

pF

transmission line delay = 536 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(4)

ns

maximum frequency = 20 MHz

CL, Output load

23

28

pF

transmission line delay = 838 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

ns

maximum frequency = 24 MHz

CL, Output load

16

20

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(4)

ns

maximum frequency = 4 MHz

CL, Output load

16

20

pF

transmission line delay = 1675 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

10

ns

maximum frequency = 25 MHz

CL, Output load

2

5

pF

transmission line delay = 670 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

ns

maximum frequency = 25 MHz

CL, Output load

5

7

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

8(4)

ns

maximum frequency = 25 MHz

CL, Output load

2

11

pF

transmission line delay = 536 ps

UART2 (uart2_rx,

2

t

(1)

OT

4

30

ns

uart2_tx) : B5 / B4

CL, Output load

0

50

pF

Universal Asynchronous Receiver/Transmitter (UART3)

UART3

0

t

(1)

OT

SC[1:0] = 00

1

15

ns

(uart3_cts_rctx,

CL, Output load

4

60

pF

uart3_rts_sd,

uart3_tx_irtx): F27

t

(1)

OT

SC[1:0] = 01

0.4

5

ns

/ F28 / G28

CL, Output load

2

21

pF

t

(1)

OT

SC[1:0] = 10

0.6

7

ns

CL, Output load

7

33

pF

UART3

1

t

(1)

OT

4

30

ns

(uart3_rx_irrx,

CL, Output load

0

50

pF

uart3_tx_irtx): B5 /

B4

UART3

2

tOT

DS0 = 0 (Mode2)

15(3)

ns

(uart3_tx_irtx,

maximum frequency = 20 MHz

CL, Output load

5

35

pF

uart3_rts_sd,

transmission line delay = 1340 ps

uart3_cts_rctx): W2

tOT

DS0 = 0 (Mode2)

3(3)

ns

/ W4 / Y2

maximum frequency = 48 MHz

CL, Output load

2

5

pF

transmission line delay = 670 ps

tOT

DS0 = 0 (Mode2)

3(4)

ns

maximum frequency = 60 MHz

CL, Output load

2

5

pF

transmission line delay = 335 ps

tOT

DS0 = 0 (Mode2)

4(1)

ns

maximum frequency = 75 MHz

CL, Output load

2

5

pF

transmission line delay = 402 ps

tOT

DS0 = 1 (Mode1)

2(1)

ns

maximum frequency = 100 MHz

CL, Output load

2

5

pF

transmission line delay = 203 ps

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

365

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-185. UART Switching Characteristics (continued)

SIGNAL NAME

MUX MODE

DESCRIPTION

MIN

MAX

UNIT

Universal Asynchronous Receiver/Transmitter (UART4)

UART4 (uart4_tx):

0

t

(1)(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

AH19

maximum frequency = 24 MHz

CL, Output load

20

25

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

4

ns

maximum frequency = 60 MHz

CL, Output load

2

5

pF

transmission line delay = 335 ps

t

(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(4)

ns

maximum frequency = 25 MHz

CL, Output load

14

17

pF

transmission line delay = 335 ps

t

(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

ns

maximum frequency = 48 MHz

CL, Output load

2

5

pF

transmission line delay = 536 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(4)

ns

maximum frequency = 20 MHz

CL, Output load

23

28

pF

transmission line delay = 838 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

ns

maximum frequency = 24 MHz

CL, Output load

16

20

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(4)

ns

maximum frequency = 4 MHz

CL, Output load

16

20

pF

transmission line delay = 1675 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

10

ns

maximum frequency = 25 MHz

CL, Output load

2

5

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

ns

maximum frequency = 25 MHz

CL, Output load

5

7

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

8(4)

ns

maximum frequency = 25 MHz

CL, Output load

2

11

pF

transmission line delay = 536 ps

366

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-185. UART Switching Characteristics (continued)

SIGNAL NAME

MUX MODE

DESCRIPTION

MIN

MAX

UNIT

UART4 (uart4_cts,

5

t

(1)(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

10

ns

uart4_rts): AE24 /

maximum frequency = 24 MHz

CL, Output load(2)

20

25

pF

AF24

transmission line delay = 670 ps

t

(1)(2)

OT

MB[1:0] = 11 LB0 = 1 (Mode1)

4

ns

maximum frequency = 60 MHz

CL, Output load(2)

2

5

pF

transmission line delay = 335 ps

t

(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

5.6(4)

ns

maximum frequency = 25 MHz

CL, Output load(2)

14

17

pF

transmission line delay = 335 ps

t

(1)(2)

OT

MB[1:0] = 01 LB0 = 0 (Mode2)

6.3

ns

maximum frequency = 48 MHz

CL, Output load(2)

2

5

pF

transmission line delay = 536 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

10.5(4)

ns

maximum frequency = 20 MHz

CL, Output load(2)

23

28

pF

transmission line delay = 838 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 1 (Mode3)

12.5

ns

maximum frequency = 24 MHz

CL, Output load(2)

16

20

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

16.8(4)

ns

maximum frequency = 4 MHz

CL, Output load(2)

16

20

pF

transmission line delay = 1675 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

10

ns

maximum frequency = 25 MHz

CL, Output load(2)

2

5

pF

transmission line delay = 670 ps

t

(1)(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

12.2

ns

maximum frequency = 25 MHz

CL, Output load(2)

5

7

pF

transmission line delay = 670 ps

t

(2)

OT

MB[1:0] = 10 LB0 = 0 (Mode4)

8(4)

ns

maximum frequency = 25 MHz

CL, Output load(2)

2

11

pF

transmission line delay = 536 ps

(1) Output transition time measured between 10% to 90% of PAD voltage

(2) Depending on the programming mode, different output load and transition time are available following the targeted maximum frequency, transmission line or output transition time.

(3) Output transition time measured between 20% to 70% of PAD voltage.

(4) Output transition time measured between 20% to 80% of PAD voltage.

5.6.11.1 UART3 IrDA

NOTE

For more information, see the Serial Communication Interface section of the OMAP4470

TRM.

The IrDA module can operate in three different modes:

•

Slow infrared (SIR) (≤ 115.2 Kbits/s)

•

Medium infrared (MIR) (0.576 Mbits/s and 1.152 Mbits/s)

•

Fast infrared (FIR) (4 Mbits/s)

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

367

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Pulse duration

90%

90%

50%

50%

10%

10%

tR

tF

SWPS040-072

Figure 5-115. UART IrDA Pulse Parameters

5.6.11.1.1 UART3 IrDA—Receive Mode

Table 5-186. UART3 IrDA Signaling Rate and Pulse Duration with 3/16th Encoding—Receive Mode

SIGNALING RATE

ELECTRICAL PULSE DURATION

UNIT

MIN

TYP

MAX

SIR

2.4 Kbit/s

52.17

78.13

208.33

µs

9.6 Kbit/s

13.10

19.53

52.08

µs

19.2 Kbit/s

6.59

9.77

26.04

µs

38.4 Kbit/s

3.34

4.88

13.02

µs

57.6 Kbit/s

2.25

3.26

8.68

µs

115.2 Kbit/s

1.17

1.63

4.34

µs

MIR

0.576 Mbit/s

300.55

416.67

867.86

ns

1.152 Mbit/s

192.04

208.33

433.83

ns

FIR

4.0 Mbit/s (Single pulse)

62.70

125.00

170.63

ns

4.0 Mbit/s (Double pulse)

208.53

250.00

291.47

ns

space

NOTE

In SIR receive mode, both the 3/16th and the 1.6-μs pulse duration methods are supported.

For more information, see the Serial Communication Interface / UART/IrDA/CIR section of

the OMAP4470 TRM.

Table 5-187. UART3 IrDA Rise and Fall Times—Receive Mode

PARAMETER

MIN

TYP

MAX

UNIT

tR

Rise time, input data uart3_rx_irrx

200

ns

tF

Fall time, input data uart3_rx_irrx

200

ns

368

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

5.6.11.1.2 UART3 IrDA—Transmit Mode

Table 5-188. UART3 IrDA Signaling Rate and Pulse Duration with 3/16th Encoding—Transmit Mode

SIGNALING RATE

ELECTRICAL PULSE DURATION

UNIT

MIN

TYP

MAX

SIR

2.4 Kbit/s

78.1

78.1

78.1

µs

9.6 Kbit/s

19.5

19.5

19.5

µs

19.2 Kbit/s

9.75

9.75

9.75

µs

38.4 Kbit/s

4.87

4.87

4.87

µs

57.6 Kbit/s

3.25

3.25

3.25

µs

115.2 Kbit/s

1.62

1.62

1.62

µs

MIR

0.576 Mbit/s

414

416

419

ns

1.152 Mbit/s

206

208

211

ns

FIR

4.0 Mbit/s (Single pulse)

123

125

128

ns

4.0 Mbit/s (Double pulse)

248

250

253

ns

space

NOTE

In SIR transmit mode, both the 3/16th and the 1.6-μs pulse duration methods are supported.

For more information, see the Serial Communication Interface / UART/IrDA/CIR section of

the OMAP4470 TRM.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

369

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.7

Removable Media Interfaces

NOTE

For more information, see the MMC/SD/SDIO section of the OMAP4470 TRM.

The MMC/SD/SDIO host controller provides an interface to MMC, SD memory cards or SDIO cards. The

MMC/SD/SDIO host controller deals with MMC/SD/SDIO protocol at transmission level, data packing,

adding cyclic redundancy checks (CRC), start/end bit, and checking for syntactical correctness.

There are five MMC/SD/SDIO host controllers inside the device:

•

MMC/SD/SDIO1:

–

1.8-V and 3-V support

–

1-bit, 4-bit, and 8-bit data transfers without external transceiver

•

MMC/SD/SDIO2:

–

Only 1.8-V support

–

1-bit, 4-bit, and 8-bit data transfers without external transceiver

–

8-bit with external transceiver allowing supporting 3-V peripherals

•

MMC/SD/SDIO3, MMC/SD/SDIO4, and MMC/SD/SDIO5:

–

Only 1.8-V support

–

1-bit and 4-bit data transfers without external transceiver

5.7.1

Multimedia Memory Card and Secure Digital IO Card (SDMMC)

5.7.1.1

MMC/SD/SDIO 1 Interface

5.7.1.1.1 MMC/SD/SDIO 1 Interface—SD Identification and Standard SD Mode

Table 5-190 and Table 5-191 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-116 and Figure 5-117).

Table 5-189. MMC/SD/SDIO 1 Interface Timing Conditions—SD Identification and Standard SD

Mode(1)(2)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

10

ns

tF

Input signal fall time

10

ns

PCB Conditions

Number of external peripherals

1

Far end load

40

pF

Trace length for SD car types

10

cm

Characteristic impedance

SanDisk Extreme III cards

45

55

Ω

Other card types

20

70

(1) IO settings: SPEEDCTRL = 0

For more information, see

–

The Control Module Functional Description / Extended-Drain I/O and PBIAS Cell / Extended-Drain I/O section or

–

The Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Device Interfaces Signal Group Controls Mapping section

of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(3) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

370

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-190. MMC/SD/SDIO 1 Interface Timing Requirements—SD Identification and Standard SD

Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SD Identification Mode

SD3

tsu(CMDV-CLKH)

Setup time, sdmmc1_cmd valid before

1198.2

1198.2

ns

sdmmc1_clk rising clock edge

SD4

th(clkH-CMDIV)

Hold time, sdmmc1_cmd valid after

1249.0

1249.0

ns

sdmmc1_clk rising clock edge

MMC/SD/SDIO 1 Interface (1.8-V IO) Standard SD Mode

SD3

tsu(CMDV-CLKH)

Setup time, sdmmc1_cmd valid before

3.1

3.1

ns

sdmmc1_clk rising clock edge

SD4

th(clkH-CMDIV)

Hold time, sdmmc1_cmd valid after

17.9

17.9

ns

sdmmc1_clk rising clock edge

SD7

tsu(datV-CLKH)

Setup time, sdmmc1_dat[n:0] valid before

3.1

3.1

ns

sdmmc1_clk rising clock edge

SD8

th(clkH-datIV)

Hold time, sdmmc1_dat[n:0] valid after

17.9

17.9

ns

sdmmc1_clk rising clock edge

MMC/SD/SDIO 1 Interface (3.3-V IO) Standard SD Mode

SD3

tsu(CMDV-CLKH)

Setup time, sdmmc1_cmd valid before

3.1

3.1

ns

sdmmc1_clk rising clock edge

SD4

th(clkH-CMDIV)

Hold time, sdmmc1_cmd valid after

17.9

17.9

ns

sdmmc1_clk rising clock edge

SD7

tsu(datV-CLKH)

Setup time, sdmmc1_dat[n:0] valid before

3.1

3.1

ns

sdmmc1_clk rising clock edge

SD8

th(clkH-datIV)

Hold time, sdmmc1_dat[n:0] valid after

17.9

17.9

ns

sdmmc1_clk rising clock edge

(1) In sdmmc1_dat[n:0], n up to 7

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-191. MMC/SD/SDIO 1 Interface Switching Characteristics—SD Identification and Standard SD

Mode(1)(3)(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SD Identification Mode

SD1

1 / tclk

Frequency, sdmmc1_clk

0.4

0.4

MHz

SD2

tw(clk)

Pulse duration, sdmmc1_clk high or low

0.45*P(2)

0.55*P(2)

0.45*P(2)

0.55*P(2)

ns

SD5

td(clkH-CMDT)

Delay time, sdmmc1_clk rising clock edge to

6.5

2492.5

6.5

2492.5

ns

sdmmc1_cmd transition

MMC/SD/SDIO 1 Interface (1.8-V IO) Standard SD Mode

SD1

1 / tclk

Frequency, sdmmc1_clk

24

24

MHz

SD2

tw(clk)

Pulse duration, sdmmc1_clk high or low

0.45*P(2)

0.55*P(2)

0.45*P(2)

0.55*P(2)

ns

SD5

td(clkH-CMD)

Delay time, sdmmc1_clk rising clock edge to

6.3

35.3

6.3

35.3

ns

sdmmc1_cmd transition

SD6

td(clkH-dat)

Delay time, sdmmc1_clk rising clock edge to

6.3

35.3

6.3

35.3

ns

sdmmc1_dat[n:0] transition

MMC/SD/SDIO 1 Interface (3.3-V IO) Standard SD Mode

SD1

1 / tclk

Frequency, sdmmc1_clk

24

24

MHz

SD2

tw(clk)

Pulse duration, sdmmc1_clk high or low

0.45*P(2)

0.55*P(2)

0.45*P(2)

0.55*P(2)

ns

SD5

td(clkH-CMD)

Delay time, sdmmc1_clk rising clock edge to

6.3

35.3

6.3

35.3

ns

sdmmc1_cmd transition

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

371

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-191. MMC/SD/SDIO 1 Interface Switching Characteristics—SD Identification and Standard SD

Mode(1)(3)(4) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

SD6

td(clkH-dat)

Delay time, sdmmc1_clk rising clock edge to

6.3

35.3

6.3

35.3

ns

sdmmc1_dat[n:0] transition

(1) Related to the output sdmmc1_clk maximum and minimum frequency.

(2) P = output sdmmc1_clk period in ns

(3) In sdmmc1_dat[n:0], n up to 7

(4) See DM Operating Condition Addendum for CORE OPP voltages.

SD1

SD2

SD2

SDMMC_CLK

SD5

SD5

SDMMC_CMD

SD6

SD6

SDMMC_DAT[3:0]

SWPS045-003

Figure 5-116. MMC/SD/SDIO 1 Interface—SD Identification and Standard SD—Transmitter Mode(1)

(1) In sdmmc1_dat[n:0], n up to 7

SD1

SD2

SD2

SDMMC1_CLK

SD4

SD3

SDMMC1_CMD

SD8

SD7

SDMMC1_DAT[3:0]

SWPS045-002

Figure 5-117. MMC/SD/SDIO 1 Interface—SD Identification and Standard SD—Receiver Mode(1)

(1) In sdmmc1_dat[n:0], n up to 7

5.7.1.1.2 MMC/SD/SDIO 1 Interface—High-Speed SD Mode

Table 5-193 and Table 5-194 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-118 and Figure 5-119).

Table 5-192. MMC/SD/SDIO 1 Interface Timing Conditions—High-Speed SD Mode(1)(2)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

MMC/SD/SDIO 1 Interface (1.8-V IO) High-Speed SD Mode

tR

Input signal rise time

1091

4284

ps

372

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-192. MMC/SD/SDIO 1 Interface Timing Conditions—High-Speed SD Mode(1)(2)(3)(4) (continued) TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

tF

Input signal fall time

1091

4284

ps

MMC/SD/SDIO 1 Interface (3.3-V IO) High-Speed SD Mode

tR

Input signal rise time

1345

5283

ps

tF

Input signal fall time

1345

5283

ps

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

SanDisk Extreme III cards

45

55

Ω

Other card types

20

70

(1) IO settings: SPEEDCTRL = 1

For more information, see

–

The Control Module Functional Description / Extended-Drain I/O and PBIAS Cell / Extended-Drain I/O section or

–

The Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Device Interfaces Signal Group Controls Mapping section

of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(3) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-193. MMC/SD/SDIO 1 Interface Timing Requirements—High-Speed SD Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC/SD/SDIO 1 Interface (1.8-V IO) High-Speed SD Mode

HSSDR253

tsu(CMDV-CLKH)

Setup time, sdmmc1_cmd valid before

4.6

4.6

ns

sdmmc1_clk rising clock edge

HSSDR254

th(clkH-CMDIV)

Hold time, sdmmc1_cmd valid after sdmmc1_clk

2.1

2.1

ns

rising clock edge

HSSDR257

tsu(datV-CLKH)

Setup time, sdmmc1_dat[n:0] valid before

4.6

4.6

ns

sdmmc1_clk rising clock edge

HSSDR258

th(clkH-datIV)

Hold time, sdmmc1_dat[n:0] valid after

2.1

2.1

ns

sdmmc1_clk rising clock edge

MMC/SD/SDIO 1 Interface (3.3-V IO) High-Speed SD Mode

HSSDR253

tsu(CMDV-CLKH)

Setup time, sdmmc1_cmd valid before

4.6

4.6

ns

sdmmc1_clk rising clock edge

HSSDR254

th(clkH-CMDIV)

Hold time, sdmmc1_cmd valid after sdmmc1_clk

2.1

2.1

ns

rising clock edge

HSSDR257

tsu(datV-CLKH)

Setup time, sdmmc1_dat[n:0] valid before

4.6

4.6

ns

sdmmc1_clk rising clock edge

HSSDR258

th(clkH-datIV)

Hold time, sdmmc1_dat[n:0] valid after

2.1

2.1

ns

sdmmc1_clk rising clock edge

(1) In sdmmc1_dat[n:0], n up to 7

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-194. MMC/SD/SDIO 1 Interface Switching Characteristics—High-Speed SD Mode(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC/SD/SDIO 1 Interface (1.8-V IO) High-Speed SD Mode

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

373

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-194. MMC/SD/SDIO 1 Interface Switching Characteristics—High-Speed SD Mode(4)(5) (continued) NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

HSSDR251

1 / tc(clk)

Frequency(1), output sdmmc1_clk

48

48

MHz

HSSDR252

tw(clkH)

Typical pulse duration, output sdmmc1_clk high

0.5*P(2)

0.5*P(2)

ns

HSSDR252

tw(clkL)

Typical pulse duration, output sdmmc1_clk low

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc1_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmc1_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmc1_clk

2750

2750

ps

tF(clk)

Fall time, output sdmmc1_clk

2750

2750

ps

HSSDR255

td(clkL-doV)

Delay time, sdmmc1_clk rising clock edge to

4.5

12.4

4.5

12.4

ns

sdmmc1_cmd transition

tR(do)

Rise time, output sdmmc1_cmd

2750

2750

ps

tF(do)

Fall time, output sdmmc1_cmd

2750

2750

ps

HSSDR256

td(clkL-doV)

Delay time, sdmmc1_clk rising clock edge to

4.5

12.4

4.5

12.4

ns

sdmmc1_daty transition

tR(do)

Rise time, output sdmmc1_dat[n:0]

2750

2750

ps

tF(do)

Fall time, output sdmmc1_dat[n:0]

2750

2750

ps

MMC/SD/SDIO 1 Interface (3.3-V IO) High-Speed SD Mode

HSSDR251

1 / tc(clk)

Frequency(1), output sdmmc1_clk

48

48

MHz

HSSDR252

tw(clkH)

Typical pulse duration, output sdmmc1_clk high

0.5*P(2)

0.5*P(2)

ns

HSSDR252

tw(clkL)

Typical pulse duration, output sdmmc1_clk low

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc1_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmc1_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmc1_clk

3012

3012

ps

tF(clk)

Fall time, output sdmmc1_clk

3012

3012

ps

HSSDR255

td(clkL-doV)

Delay time, sdmmc1_clk rising clock edge to

4.5

12.4

4.5

12.4

ns

sdmmc1_cmd transition

tR(do)

Rise time, output sdmmc1_cmd

3012

3012

ps

tF(do)

Fall time, output sdmmc1_cmd

3012

3012

ps

HSSDR256

td(clkL-doV)

Delay time, sdmmc1_clk rising clock edge to

4.5

12.4

4.5

12.4

ns

sdmmc1_daty transition

tR(do)

Rise time, output sdmmc1_dat[n:0]

3012

3012

ps

tF(do)

Fall time, output sdmmc1_dat[n:0]

3012

3012

ps

(1) Related to the output sdmmc1_clk maximum and minimum frequency.

(2) P = output sdmmc1_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In sdmmc1_dat[n:0], n up to 7

(5) See DM Operating Condition Addendum for CORE OPP voltages.

HSSDR251

HSSDR252

HSSDR252

sdmmc1_clk

HSSDR255

HSSDR255

sdmmc1_cmd

HSSDR256

HSSDR256

sdmmc1_dat[n:0]

SWPS040-075

Figure 5-118. MMC/SD/SDIO 1 Interface—High-Speed SD Mode—Transmitter Mode(1)

374

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) In sdmmc1_dat[n:0], n up to 7

HSSDR251

HSSDR252

HSSDR252

sdmmc1_clk

HSSDR253

HSSDR254

sdmmc1_cmd

HSSDR257

HSSDR258

sdmmc1_dat[n:0]

SWPS040-076

Figure 5-119. MMC/SD/SDIO 1 Interface—High-Speed SD Mode—Receiver Mode(1)

(1) In sdmmc1_dat[n:0], n up to 7

5.7.1.1.3 MMC/SD/SDIO 1 Interface—High-Speed SDR50 Mode

Table 5-196 and Table 5-197 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-120 through Figure 5-121).

Table 5-195. MMC/SD/SDIO 1 Interface Timing Conditions—High-Speed SDR50 Mode(1)(2)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

1091

4284

ps

tF

Input signal fall time

1091

4284

ps

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

SanDisk Extreme III cards

45

55

Ω

Other card types

20

70

(1) IO settings: SPEEDCTRL = 1

For more information, see

–

The Control Module Functional Description / Extended-Drain I/O and PBIAS Cell / Extended-Drain I/O section or

–

The Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Device Interfaces Signal Group Controls Mapping section

of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(3) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-196. MMC/SD/SDIO 1 Interface Timing Requirements—High-Speed SDR50 Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC/SD/SDIO 1 Interface (1.8-V IO)

HSSDR503

tsu(cmdV-clkH)

Setup time, sdmmc1_cmd valid before

6

21.6

ns

sdmmc1_clk rising clock edge

HSSDR504

th(clkH-cmdV)

Hold time, sdmmc1_cmd valid after sdmmc1_clk

1.2

1.2

ns

rising clock edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

375

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-196. MMC/SD/SDIO 1 Interface Timing Requirements—High-Speed SDR50 Mode(1)(2) (continued) NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

HSSDR507

tsu(dV-clkH)

Setup time, sdmmc1_dat[n:0] valid before

6

21.6

ns

sdmmc1_clk rising clock edge

HSSDR508

th(clkH-dV)

Hold time, sdmmc1_dat[n:0] valid after

1.2

1.2

ns

sdmmc1_clk rising clock edge

(1) In sdmmc1_dat[n:0], n up to 7

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-197. MMC/SD/SDIO 1 Interface Switching Characteristics—High-Speed SDR50 Mode(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC/SD/SDIO 1 Interface (1.8-V IO)

HSSDR501

1 / tc(clk)

Frequency(1) output sdmmc1_clk

64

32

MHz

HSSDR502

tw(clkL)

Pulse duration, output sdmmc1_clk low

0.5*P(2)

0.5*P(2)

ns

HSSDR502

tw(clkH)

Pulse duration, output sdmmc1_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc1_clk

–781

781

–1563

1563

ps

tj(clk)

Jitter standard deviation(3), output sdmmc1_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmc1_clk

2750

2750

ps

tF(clk)

Fall time, output sdmmc1_clk

2750

2750

ps

HSSDR505

td(clkH-cmdV)

Delay time, output sdmmc1_clk rising clock edge

2.7

10.8

2.7

26.4

ns

to output sdmmc1_cmd valid

HSSDR506

td(clkH-doV)

Delay time, output sdmmc1_clk rising clock edge

2.7

10.8

2.7

26.4

ns

to sdmmc1_dat[n:0] valid

tR(cmd)

Rise time, output sdmmc1_cmd

2750

2750

ps

tF(cmd)

Fall time, output sdmmc1_cmd

2750

2750

ps

tR(DO)

Rise time, output sdmmc1_dat[n:0]

2750

2750

ps

tF(do)

Fall time, output sdmmc1_dat[n:0]

2750

2750

ps

(1) Related to the output sdmmc1_clk maximum and minimum frequency.

(2) P = output sdmmc1_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In sdmmc1_dat[n:0], n up to 7

(5) See DM Operating Condition Addendum for CORE OPP voltages.

HSSDR501

HSSDR502

HSSDR502

sdmmc1_clk

HSSDR505

HSSDR505

sdmmc1_cmd

HSSDR506

HSSDR506

sdmmc1_dat[n:0]

SWPS040-077

Figure 5-120. MMC/SD/SDIO 1 Interface—High-Speed SDR50—Transmitter Mode(1)

(1) In sdmmc1_dat[n:0], n up to 7

376

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

HSSDR501

HSSDR502

HSSDR502

sdmmc1_clk

HSSDR503

HSSDR504

sdmmc1_cmd

HSSDR507

HSSDR508

sdmmc1_dat[n:0]

SWPS040-078

Figure 5-121. MMC/SD/SDIO 1 Interface—High-Speed SDR50—Receiver Mode(1)

(1) In sdmmc1_dat[n:0], n up to 7

5.7.1.1.4 MMC/SD/SDIO 1 Interface—High-Speed SD Mode—DDR50

Table 5-199 and Table 5-200 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-122 through Figure 5-123).

Table 5-198. MMC/SD/SDIO 1 Interface Timing Conditions—High-Speed SD Mode—DDR50(1)(2)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

700

2750

ps

tF

Input signal fall time

700

2750

ps

PCB Conditions

Number of external peripherals

1

Far end load

10

pF

Trace length

10

cm

Characteristic impedance

SanDisk Extreme III cards

45

55

Ω

Other card types

20

70

(1) IO settings: SPEEDCTRL = 1

For more information, see

–

The Control Module Functional Description / Extended-Drain I/O and PBIAS Cell / Extended-Drain I/O section or

–

The Control Module / Control Module Functional Description / Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / Device Interfaces Signal Group Controls Mapping section

of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(3) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-199. MMC/SD/SDIO 1 Interface Timing Requirements—High-Speed SD Mode—DDR50(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC/SD/SDIO 1 Interface (1.8-V IO)

HSSD3

tsu(cmdV-clkH)

Setup time, sdmmc1_cmd valid before

5

25.3

ns

sdmmc1_clk rising clock edge

HSSD4

th(clkH-cmdV)

Hold time, sdmmc1_cmd valid after

2

1.1

ns

sdmmc1_clk rising clock edge

HSSD7

tsu(dV-clkH)

Setup time, sdmmc1_dat[n:0] valid before

0.9

10.2

ns

sdmmc1_clk rising clock edge

HSSD8

th(clkH-dV)

Hold time, sdmmc1_dat[n:0] valid after

2

1.1

ns

sdmmc1_clk rising clock edge

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

377

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) In sdmmc1_dat[n:0], n up to 7

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-200. MMC/SD/SDIO 1 Interface Switching Characteristics—High-Speed SD Mode—DDR50(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC/SD/SDIO 1 Interface (1.8-V IO)

HSSD0

1 / tc(clk)

Frequency(1) output sdmmc1_clk

48

24

MHz

HSSD1

tw(clkL)

Pulse duration, output sdmmc1_clk low

0.5*P(2)

0.5*P(2)

ns

HSSD2

tw(clkH)

Pulse duration, output sdmmc1_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc1_clk

–521

521

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmc1_clk

65

65

ps

tR(clk)

Rise time, output sdmmc1_clk

2750

2750

ps

tF(clk)

Fall time, output sdmmc1_clk

2750

2750

ps

HSSD5

td(clkH-cmdV) Delay time, output sdmmc1_clk rising clock edge

2.3

14.1

3.3

33.9

ns

to output sdmmc1_cmd valid

HSSD6

td(clkH-doV)

Delay time, output sdmmc1_clk rising clock edge

2.3

6.3

3.3

15.2

ns

to sdmmc1_dat[n:0] valid

tR(cmd)

Rise time, output sdmmc1_cmd

2750

2750

ps

tF(cmd)

Fall time, output sdmmc1_cmd

2750

2750

ps

tR(DO)

Rise time, output sdmmc1_dat[n:0]

2750

2750

ps

tF(DO)

Fall time, output sdmmc1_dat[n:0]

2750

2750

ps

(1) Related to the output sdmmc1_clk maximum and minimum frequency.

(2) P = output sdmmc1_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In sdmmc1_dat[n:0], n up to 7

(5) See DM Operating Condition Addendum for CORE OPP voltages.

HSSD0

HSSD1

HSSD2

sdmmc1_clk

HSSD5(MAX)

HSSD5(MIN)

sdmmc1_cmd

HSSD6(MAX)

HSSD6(MAX)

HSSD6(MIN)

HSSD6(MIN)

sdmmc1_dat[n:0]

SWPS040-079

Figure 5-122. MMC/SD/SDIO 1 Interface—High-Speed SD—DDR50—Data/Command Transmit(1)(2)

(1) In sdmmc1_dat[n:0], n up to 7

(2) For further details about the registers used to configure SDMMC in DDR mode, please see the OMAP4470 TRM.

378

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

HSSD0

HSSD1

HSSD2

sdmmc1_clk

HSSD3

HSSD4

sdmmc1_cmd

HSSD7

HSSD7

HSSD8

HSSD8

sdmmc1_dat[n:0]

SWPS040-080

Figure 5-123. MMC/SD/SDIO 1 Interface—High-Speed SD—DDR50—Data/Command Receive(1)(2)

(1) In sdmmc1_dat[n:0], n up to 7

(2) For further details about the registers used to configure SDMMC in DDR mode, please see the OMAP4470 TRM.

5.7.1.2

MMC/SD/SDIO 2 Interface

5.7.1.2.1 MMC/SD/SDIO 2 Interface—eMMC—High-Speed SDR JC64 Mode

Table 5-202 and Table 5-203 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-124 and Figure 5-125).

Table 5-201. MMC/SD/SDIO 2 Interface Timing Conditions—High-Speed SDR JC64 Mode(1)(2)(3)(4)(5)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

For balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)

Input Conditions

tR

Input signal rise time

0.15

0.98

ns

tF

Input signal fall time

0.15

0.98

ns

For balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)

Input Conditions

tR

Input signal rise time

0.11

1.01

ns

tF

Input signal fall time

0.12

1.01

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

55

Ω

(1) IO settings (Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)): LB0 = 1 and MB[1:0] = 11.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) IO settings (Balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)): LB0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment section of the OMAP4470 TRM.

(3) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(4) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(5) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

379

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-202. MMC/SD/SDIO 2 Interface Timing Requirements—High-Speed SDR JC64 Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)

MMC3

tsu(cmdV-clkH)

Setup time, sdmmc2_cmd valid before

6

6

ns

sdmmc2_clk rising clock edge

MMC4

th(clkH-cmdV)

Hold time, sdmmc2_cmd valid after

1.6

1.6

ns

sdmmc2_clk rising clock edge

MMC7

tsu(dV-clkH)

Setup time, sdmmc2_dat[n:0] valid before

6

6

ns

sdmmc2_clk rising clock edge

MMC8

th(clkH-dV)

Hold time, sdmmc2_dat[n:0] valid after

1.6

1.6

ns

sdmmc2_clk rising clock edge

For balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)

MMC3

tsu(cmdV-clkH)

Setup time, sdmmc2_cmd valid before

5.6

5.6

ns

sdmmc2_clk rising clock edge

MMC4

th(clkH-cmdV)

Hold time, sdmmc2_cmd valid after

2.0

2.0

ns

sdmmc2_clk rising clock edge

MMC7

tsu(dV-clkH)

Setup time, sdmmc2_dat[n:0] valid before

5.6

5.6

ns

sdmmc2_clk rising clock edge

MMC8

th(clkH-dV)

Hold time, sdmmc2_dat[n:0] valid after

2.0

2.0

ns

sdmmc2_clk rising clock edge

(1) In sdmmc2_dat[n:0], n up to 7

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-203. MMC/SD/SDIO Interface 2 Switching Characteristics—High-Speed SDR JC64 Mode(4)(5)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)

MMC1

1 / tc(clk)

Frequency(1) output sdmmc2_clk

48

48

MHz

MMC2

tw(clkL)

Pulse duration, output sdmmc2_clk low

0.5*P(2)

0.5*P(2)

ns

MMC2

tw(clkH)

Pulse duration, output sdmmc2_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc2_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmc2_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmc2_clk

2263

2263

ps

tF(clk)

Fall time, output sdmmc2_clk

2136

2136

ps

MMC5

td(clkH-cmdV)

Delay time, sdmmc2_clk rising clock edge to

3.5

17

3.5

17

ns

sdmmc2_cmd transition

tR(cmd)

Rise time, output sdmmc2_cmd

2263

2263

ps

tF(cmd)

Fall time, output sdmmc2_cmd

2136

2136

ps

MMC6

td(clkH-doV)

Delay time, sdmmc2_clk rising clock edge to

3.5

17

3.5

17

ns

sdmmc2_dat[n:0] transition

tR(DO)

Rise time, output sdmmc2_dat[n:0]

2263

2263

ps

tF(do)

Fall time, output sdmmc2_dat[n:0]

2136

2136

ps

For balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)

MMC1

1 / tc(clk)

Frequency(1) output sdmmc2_clk

48

48

MHz

MMC2

tw(clkL)

Pulse duration, output sdmmc2_clk low

0.5*P(2)

0.5*P(2)

ns

MMC2

tw(clkH)

Pulse duration, output sdmmc2_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc2_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmc2_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmc2_clk

2263

2263

ps

tF(clk)

Fall time, output sdmmc2_clk

2136

2136

ps

380

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-203. MMC/SD/SDIO Interface 2 Switching Characteristics—High-Speed SDR JC64

Mode(4)(5)(6) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC5

td(clkH-cmdV)

Delay time, sdmmc2_clk rising clock edge to

3.5

16.9

3.5

16.9

ns

sdmmc2_cmd transition

tR(cmd)

Rise time, output sdmmc2_cmd

2263

2263

ps

tF(cmd)

Fall time, output sdmmc2_cmd

2136

2136

ps

MMC6

td(clkH-doV)

Delay time, sdmmc2_clk rising clock edge to

3.5

16.9

3.5

16.9

ns

sdmmc2_dat[n:0] transition

tR(DO)

Rise time, output sdmmc2_dat[n:0]

2263

2263

ps

tF(do)

Fall time, output sdmmc2_dat[n:0]

2136

2136

ps

(1) Related to the output sdmmcx_clk maximum and minimum frequency.

(2) P = output sdmmc2_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In sdmmc2_dat[n:0], n up to 7

(5) In this section, the MMC/SD/SDIO output data and command signals are driven on the falling clock edge.

In this case, the MMCHS_HCTL[2] HSPE bit is set to 0. The controller is by default in this mode to maximize hold timings.

For more information, see MMC/SD/SDIO / MMC/SD/SDIO Functional Description / Output Signals Generation / Generation on Falling Edge of MMC Clock section of the OMAP4470 TRM.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

MMC1

MMC2

MMC2

sdmmc2_clk

MMC5

MMC5

sdmmc2_cmd

MMC6

MMC6

sdmmc2_dat[n:0]

SWPS040-081

Figure 5-124. MMC/SD/SDIO 2 Interface—High-Speed SDR JC64—Transmitter Mode(1)(2)

(1) In sdmmc2_dat[n:0], n up to 7

(2) In this section, the MMC/SD/SDIO output data and command signals are driven on the falling clock edge.

In this case, the MMCHS_HCTL[2] HSPE bit is set to 0. The controller is by default in this mode to maximize hold timings.

For more information, see MMC/SD/SDIO / MMC/SD/SDIO Functional Description / Output Signals Generation / Generation on Falling Edge of MMC Clock section of the OMAP4470 TRM.

MMC1

MMC2

MMC2

sdmmc2_clk

MMC3

MMC4

sdmmc2_cmd

MMC7

MMC8

sdmmc2_dat[n:0]

SWPS040-082

Figure 5-125. MMC/SD/SDIO 2 Interface—High-Speed SDR JC64—Receiver Mode(1)

(1) In sdmmc2_dat[n:0], n up to 7

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

381

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

5.7.1.2.2 MMC/SD/SDIO 2 Interface—eMMC—High-Speed DDR JC64 Mode

Table 5-205 and Table 5-206 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-126 and Figure 5-127).

Table 5-204. MMC/SD/SDIO 2 Interface Timing Conditions—High-Speed DDR JC64 Mode(1)(2)(3)(4)(5)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

For Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)

Input Conditions

tR

Input command signal rise time

0.15

0.98

ns

tF

Input command signal fall time

0.15

0.98

ns

tR

Input data signal rise time

0.15

0.98

ns

tF

Input data signal fall time

0.15

0.98

ns

For Balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)

Input Conditions

tR

Input command signal rise time

0.11

1.01

ns

tF

Input command signal fall time

0.12

1.01

ns

tR

Input data signal rise time

0.11

1.01

ns

tF

Input data signal fall time

0.12

1.01

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

55

Ω

(1) IO settings (Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)): LB0 = 1 and MB[1:0] = 11.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) IO settings (Balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)): LB0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment section of the OMAP4470 TRM.

(3) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(4) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(5) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-205. MMC/SD/SDIO 2 Interface Timing Requirements—High-Speed DDR JC64 Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)

DDReMMC3

tsu(dV-clkH)

Setup time, input sdmmc2_cmd valid before

5.5

26

ns

sdmmc2_clk rising clock edge

DDReMMC4

th(clkH-dV)

Hold time, output sdmmc2_cmd valid after

2.4

1.9

ns

sdmmc2_clk rising clock edge

DDReMMC7

tsu(dV-clkH)

Setup time, input sdmmc2_dat[n:0] valid before

0.9

9.9

ns

sdmmc2_clk rising clock edge

DDReMMC8

th(clkH-dV)

Hold time, output sdmmc2_dat[n:0] valid after

1.4

0.9

ns

sdmmc2_clk rising clock edge

For balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)

DDReMMC3

tsu(dV-clkH)

Setup time, input sdmmc2_cmd valid before

5.5

5.5

ns

sdmmc2_clk rising clock edge

382

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-205. MMC/SD/SDIO 2 Interface Timing Requirements—High-Speed DDR JC64

Mode(1)(2) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

DDReMMC4

th(clkH-dV)

Hold time, output sdmmc2_cmd valid after

2.4

2.4

ns

sdmmc2_clk rising clock edge

DDReMMC7

tsu(dV-clkH)

Setup time, input sdmmc2_dat[n:0] valid before

1.4

1.4

ns

sdmmc2_clk rising clock edge

DDReMMC8

th(clkH-dV)

Hold time, output sdmmc2_dat[n:0] valid after

0.9

0.9

ns

sdmmc2_clk rising clock edge

(1) In sdmmc2_dat[n:0], n up to 7

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-206. MMC/SD/SDIO 2 Interface Switching Characteristics—High-Speed DDR JC64 Mode(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 / AD2 / AD3 / AD4 / AC2 (Mux Mode 5)

DDReMMC1

1 / tc(clk)

Frequency(1) output sdmmc2_clk

48

24

MHz

DDReMMC2

tw(clkL)

Pulse duration, output sdmmc2_clk low

0.5*P(2)

0.5*P(2)

ns

DDReMMC2

tw(clkH)

Pulse duration, output sdmmc2_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc2_clk

–1042

1042

–2083

2083

ps

tj(clk)

Jitter standard deviation(3), output sdmmc2_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmc2_clk

2263

2263

ps

tF(clk)

Fall time, output sdmmc2_clk

2136

2136

ps

DDReMMC5

td(clkH-cmdV)

Delay time, sdmmc2_clk rising clock edge to

3.6

16.9

4

37.3

ns

sdmmc2_cmd transition

tR(cmd)

Rise time, output sdmmc2_cmd

2263

2263

ps

tF(cmd)

Fall time, output sdmmc2_cmd

2136

2136

ps

DDReMMC6

td(clkH-doV)

Delay time, sdmmc2_clk rising clock edge to

3.1

6

3.5

15

ns

sdmmc2_dat[n:0] transition

tR(DO)

Rise time, output sdmmc2_dat[n:0]

2263

2263

ps

tF(do)

Fall time, output sdmmc2_dat[n:0]

2136

2136

ps

For balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)

DDReMMC1

1 / tc(clk)

Frequency(1) output sdmmc2_clk

48

48

MHz

DDReMMC2

tw(clkL)

Pulse duration, output sdmmc2_clk low

0.5*P(2)

0.5*P(2)

ns

DDReMMC2

tw(clkH)

Pulse duration, output sdmmc2_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc2_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmc2_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmc2_clk

2263

2263

ps

tF(clk)

Fall time, output sdmmc2_clk

2136

2136

ps

DDReMMC5

td(clkH-cmdV)

Delay time, sdmmc2_clk rising clock edge to

3.6

16.9

3.6

16.9

ns

sdmmc2_cmd transition

tR(cmd)

Rise time, output sdmmc2_cmd

2263

2263

ps

tF(cmd)

Fall time, output sdmmc2_cmd

2136

2136

ps

DDReMMC6

td(clkH-doV)

Delay time, sdmmc2_clk rising clock edge to

3.1

6

3.1

6

ns

sdmmc2_dat[n:0] transition

tR(DO)

Rise time, output sdmmc2_dat[n:0]

2263

2263

ps

tF(DO)

Fall time, output sdmmc2_dat[n:0]

2136

2136

ps

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

383

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) Related to the output sdmmc2_clk maximum and minimum frequency.

(2) P = output sdmmc2_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In sdmmc2_dat[n:0], n up to 7

(5) See DM Operating Condition Addendum for CORE OPP voltages.

DDReMMC1

DDReMMC2

DDReMMC2

sdmmc2_clk

DDReMMC3

DDReMMC4

sdmmc2_cmd

DDReMMC8

DDReMMC8

DDReMMC8

DDReMMC7

DDReMMC7

DDReMMC7

DDReMMC7

sdmmc2_dat[n:0]

SWPS040-083

Figure 5-126. MMC/SD/SDIO 2 Interface—High-Speed DDR JC64—Receiver Mode(1)

(1) In sdmmc2_dat[n:0], n up to 7

DDReMMC1

DDReMMC2

DDReMMC2

sdmmc2_clk

DDReMMC5

DDReMMC5

DDReMMC5

DDReMMC5

sdmmc2_cmd

DDReMMC6

DDReMMC6

DDReMMC6

DDReMMC6

DDReMMC6

DDReMMC6

sdmmc2_dat[n:0]

SWPS040-084

Figure 5-127. MMC/SD/SDIO 2 Interface—High-Speed DDR JC64—Transmitter Mode(1)

(1) In sdmmc2_dat[n:0], n up to 7

5.7.1.2.3 MMC/SD/SDIO 2 Interface—eMMC—Standard SDR JC64 Mode

Table 5-208 and Table 5-209 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-128 and Figure 5-129).

Table 5-207. MMC/SD/SDIO 2 Interface Timing Conditions—Standard SDR JC64 Mode(1)(2)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

0.2

10

ns

tF

Input signal fall time

0.2

10

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

Trace length

5

cm

Characteristic impedance

30

55

Ω

384

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) IO settings (Balls: C12 / D12 / C13 / D13 / C15 / D15 / A16 / B16 / B11 / B12 (Mux Mode 1)): LB0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment section of the OMAP4470 TRM.

(2) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(3) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-208. MMC/SD/SDIO 2 Interface Timing Requirements—Standard SDR JC64 Mode(1)(2)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC3

tsu(cmdV-clkH)

Setup time, sdmmc2_cmd valid before

3.5

3.5

ns

sdmmc2_clk rising clock edge

MMC4

th(clkH-cmdV)

Hold time, sdmmc2_cmd valid after

8

8

ns

sdmmc2_clk rising clock edge

MMC7

tsu(dV-clkH)

Setup time, sdmmc2_dat[n:0] valid before

3.5

3.5

ns

sdmmc2_clk rising clock edge

MMC8

th(clkH-dV)

Hold time, sdmmc2_dat[n:0] valid after

8

8

ns

sdmmc2_clk rising clock edge

(1) In sdmmc2_dat[n:0], n up to 7

(2) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-209. MMC/SD/SDIO 2 Interface Switching Characteristics—Standard SDR JC64 Mode(4)(5)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

MMC1

1 / tc(clk)

Frequency(1) output sdmmc2_clk

24

24

MHz

MMC2

tw(clkL)

Pulse duration, output sdmmc2_clk low

0.5*P(2)

0.5*P(2)

ns

MMC2

tw(clkH)

Pulse duration, output sdmmc2_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmc2_clk

–2083

2083

–2083

2083

ps

tj(clk)

Jitter standard deviation(3), output sdmmc2_clk

–400

400

–400

400

ps

tR(clk)

Rise time, output sdmmc2_clk

7000

7000

ps

tF(clk)

Fall time, output sdmmc2_clk

7000

7000

ps

MMC5

td(clkH-cmdV)

Delay time, sdmmc2_clk rising clock edge to

4.1

37.2

4.1

37.2

ns

sdmmc2_cmd transition

tR(cmd)

Rise time, output sdmmc2_cmd

7000

7000

ps

tF(cmd)

Fall time, output sdmmc2_cmd

7000

7000

ps

MMC6

td(clkH-doV)

Delay time, sdmmc2_clk rising clock edge to

4.1

37.2

4.1

37.2

ns

sdmmc2_dat[n:0] transition

tR(DO)

Rise time, output sdmmc2_dat[n:0]

7000

7000

ps

tF(do)

Fall time, output sdmmc2_dat[n:0]

7000

7000

ps

(1) Related to the output sdmmcx_clk maximum and minimum frequency.

(2) P = output sdmmcx_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In sdmmcx_dat[n:0], n up to 7

(5) In this section, the MMC/SD/SDIO output data and command signals are driven on the falling clock edge.

In this case, the MMCHS_HCTL[2] HSPE bit is set to 0. The controller is by default in this mode to maximize hold timings.

For more information, see MMC/SD/SDIO / MMC/SD/SDIO Functional Description / Output Signals Generation / Generation on Falling Edge of MMC Clock section of the OMAP4470 TRM.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

385

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

MMC1

MMC2

MMC2

sdmmc2_clk

MMC5

MMC5

sdmmc2_cmd

MMC6

MMC6

sdmmc2_dat[n:0]

SWPS040-085

Figure 5-128. MMC/SD/SDIO 2 Interface—Standard SDR JC64—Transmitter Mode(1)(2)

(1) In sdmmc2_dat[n:0], n up to 7

(2) In this section, the MMC/SD/SDIO output data and command signals are driven on the falling clock edge.

In this case, the MMCHS_HCTL[2] HSPE bit is set to 0. The controller is by default in this mode to maximize hold timings.

For more information, see MMC/SD/SDIO / MMC/SD/SDIO Functional Description / Output Signals Generation / Generation on Falling Edge of MMC Clock section of the OMAP4470 TRM.

MMC1

MMC2

MMC2

sdmmc2_clk

MMC3

MMC4

sdmmc2_cmd

MMC7

MMC8

sdmmc2_dat[n:0]

SWPS040-086

Figure 5-129. MMC/SD/SDIO 2 Interface—Standard SDR JC64—Receiver Mode(1)

(1) In sdmmc2_dat[n:0], n up to 7

5.7.1.3

MMC/SD/SDIO 3, 4, and 5 Interfaces

5.7.1.3.1 MMC/SD/SDIO 3, 4, and 5 Interfaces—High-Speed SDIO Mode

Table 5-211 and Table 5-212 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-130 and Figure 5-131).

Table 5-210. MMC/SD/SDIO 3, 4, and 5 Interface Timing Conditions—High-Speed SDIO Mode(1)(2)(3)(4)(5)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

For Balls: AB25 / AC27 / AB26 / AB27 / AA25 / AA26 (Mux Mode 1 – Interface 3)

For Balls: AE21 / AF20 / AF21 / AE20 / AG20 / AH19 (Mux Mode 1 – Interface 4)

For Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 (Mux Mode 0 – Interface 5)

Input Conditions

tR

Input signal rise time

0.14

1.18

ns

tF

Input signal fall time

0.11

1.18

ns

For balls: AG11 / AH11 / AE10 / AF10 / AG10 / AE9 (Mux Mode 2 – Interface 3)

For balls: AG12 / AF12 / AE12 / AG13 / AE11 / AF11 (Mux Mode 2 – Interface 4)

Input Conditions

tR

Input signal rise time

0.18

1.67

ns

tF

Input signal fall time

0.17

1.58

ns

PCB Conditions

Number of external peripherals

1

Far end load

5

pF

386

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-210. MMC/SD/SDIO 3, 4, and 5 Interface Timing Conditions—High-Speed SDIO

Mode(1)(2)(3)(4)(5) (continued)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Trace length

5

cm

Characteristic impedance

30

60

Ω

(1) IO settings (For balls: AB25 / AC27 / AB26 / AB27 / AA25 / AA26 (Mux Mode 1 – Interface 3)

For balls: AE21 / AF20 / AF21 / AE20 / AG20 / AH19 (Mux Mode 1 – Interface 4)

For balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 (Mux Mode 0 – Interface 5)): LB0 = 1 and MB[1:0] = 11.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / 50Ω Output Buffer I/Os with Combined Mode and Load Settings section of the OMAP4470 TRM.

(2) IO settings (For balls: AG11 / AH11 / AE10 / AF10 / AG10 / AE9 (Mux Mode 2 – Interface 3)

For balls: AG12 / AF12 / AE12 / AG13 / AE11 / AF11 (Mux Mode 2 – Interface 4)): DS0 = 0.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(3) In this table the rise and fall times are calculated for the VIL / VIH described in Section 3.3.11, MMC/SDIO DC Electrical Characteristics.

(4) For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD Implementation—MMC/SD/SDIO 1

Interface—SD Mode.

(5) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-211. MMC/SD/SDIO 3, 4, and 5 Interface Timing Requirements—High-Speed SDIO Mode(1)(2)(3)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For Balls: AB25 / AC27 / AB26 / AB27 / AA25 / AA26 (Mux Mode 1 – Interface 3)

For Balls: AE21 / AF20 / AF21 / AE20 / AG20 / AH19 (Mux Mode 1 – Interface 4)

For Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 (Mux Mode 0 – Interface 5)

HSSDIO3

tsu(cmdV-clkH)

Setup time,sdmmcx_cmd valid before

4.5

4.5

ns

sdmmcx_clk rising clock edge

HSSDIO4

th(clkH-cmdV)

Hold time,sdmmcx_cmd valid after

2.3

2.3

ns

sdmmcx_clk rising clock edge

HSSDIO7

tsu(dV-clkH)

Setup time,sdmmcx_dat[n:0] valid before

4.5

4.5

ns

sdmmcx_clk rising clock edge

HSSDIO8

th(clkH-dV)

Hold time, sdmmcx_dat[n:0] valid after

2.3

2.3

ns

sdmmcx_clk rising clock edge

For Balls: AG11 / AH11 / AE10 / AF10 / AG10 / AE9 (Mux Mode 2 – Interface 3)

For Balls: AG12 / AF12 / AE12 / AG13 / AE11 / AF11 (Mux Mode 2 – Interface 4)

HSSDIO3

tsu(cmdV-clkH)

Setup time,sdmmcx_cmd valid before

4.1

4.1

ns

sdmmcx_clk rising clock edge

HSSDIO4

th(clkH-cmdV)

Hold time,sdmmcx_cmd valid after

1.9

1.9

ns

sdmmcx_clk rising clock edge

HSSDIO7

tsu(dV-clkH)

Setup time,sdmmcx_dat[n:0] valid before

4.1

4.1

ns

sdmmcx_clk rising clock edge

HSSDIO8

th(clkH-dV)

Hold time, sdmmcx_dat[n:0] valid after

1.9

1.9

ns

sdmmcx_clk rising clock edge

(1) In sdmmcx, x is equal to 3, 4 or 5.

(2) In sdmmcx_dat[n:0], n up to 3.

(3) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-212. MMC/SD/SDIO 3, 4, and 5 Interface Switching Characteristics—High-Speed SDIO Mode(4)(5)(6)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For Balls: AB25 / AC27 / AB26 / AB27 / AA25 / AA26 (Mux Mode 1 – Interface 3)

For Balls: AE21 / AF20 / AF21 / AE20 / AG20 / AH19 (Mux Mode 1 – Interface 4)

For Balls: AE5 / AF5 / AE4 / AF4 / AG3 / AF3 (Mux Mode 0 – Interface 5)

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

387

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-212. MMC/SD/SDIO 3, 4, and 5 Interface Switching Characteristics—High-Speed SDIO

Mode(4)(5)(6) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

HSSDIO1

1 / tc(clk)

Frequency(1) output sdmmcx_clk

48

48

MHz

HSSDIO2

tw(clkL)

Pulse duration, output sdmmcx_clk low

0.5*P(2)

0.5*P(2)

ns

HSSDIO2

tw(clkH)

Pulse duration, output sdmmcx_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmcx_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmcx_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmcx_clk

2263

2263

ps

tF(clk)

Fall time, output sdmmcx_clk

2136

2136

ps

HSSDIO5

td(clkH-cmdV)

Delay time, sdmmcx_clk rising clock edge to

2.6

13.9

2.6

13.9

ns

sdmmcx_cmd transition

tR(cmd)

Rise time, output sdmmcx_cmd

2263

2263

ps

tF(cmd)

Fall time, output sdmmcx_cmd

2136

2136

ps

HSSDIO6

td(clkH-doV)

Delay time, sdmmcx_clk rising clock edge to

2.6

13.9

2.6

13.9

ns

sdmmcx_dat[n:0] transition

tR(DO)

Rise time, output sdmmcx_dat[n:0]

2263

2263

ps

tF(DO)

Fall time, output sdmmcx_dat[n:0]

2136

2136

ps

For Balls: AG11 / AH11 / AE10 / AF10 / AG10 / AE9 (Mux Mode 2 – Interface 3)

For Balls: AG12 / AF12 / AE12 / AG13 / AE11 / AF11 (Mux Mode 2 – Interface 4)

HSSDIO1

1 / tc(clk)

Frequency(1) output sdmmcx_clk

48

48

MHz

HSSDIO2

tw(clkL)

Pulse duration, output sdmmcx_clk low

0.5*P(2)

0.5*P(2)

ns

HSSDIO2

tw(clkH)

Pulse duration, output sdmmcx_clk high

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output sdmmcx_clk

–1042

1042

–1042

1042

ps

tj(clk)

Jitter standard deviation(3), output sdmmcx_clk

–65

65

–65

65

ps

tR(clk)

Rise time, output sdmmcx_clk

2263

2263

ps

tF(clk)

Fall time, output sdmmcx_clk

2136

2136

ps

HSSDIO5

td(clkH-cmdV)

Delay time, sdmmcx_clk rising clock edge to

2.5

13.9

2.5

13.9

ns

sdmmcx_cmd transition

tR(cmd)

Rise time, output sdmmcx_cmd

2263

2263

ps

tF(cmd)

Fall time, output sdmmcx_cmd

2136

2136

ps

HSSDIO6

td(clkH-doV)

Delay time, sdmmcx_clk rising clock edge to

2.5

13.9

2.5

13.9

ns

sdmmcx_dat[n:0] transition

tR(DO)

Rise time, output sdmmcx_dat[n:0]

2263

2263

ps

tF(DO)

Fall time, output sdmmcx_dat[n:0]

2136

2136

ps

(1) Related to the output sdmmcx_clk maximum and minimum frequency.

(2) P = output sdmmcx_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In sdmmcx, x is equal to 3, 4 or 5.

(5) In sdmmcx_dat[n:0], n up to 3.

(6) See DM Operating Condition Addendum for CORE OPP voltages.

388

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

HSSDIO1

HSSDIO2

HSSDIO2

sdmmcx_clk

HSSDIO5

HSSDIO5

sdmmcx_cmd

HSSDIO6

HSSDIO6

sdmmcx_dat[n:0]

SWPS040-087

Figure 5-130. MMC/SD/SDIO 3, 4, and 5 Interfaces—High-Speed SDIO—Transmitter Mode(1)

(1) In sdmmcx, x = 3, 4, or 5. In sdmmcx_dat[n:0], n up to 3.

HSSDIO1

HSSDIO2

HSSDIO2

sdmmcx_clk

HSSDIO3

HSSDIO4

sdmmcx_cmd

HSSDIO7

HSSDIO8

sdmmcx_dat[n:0]

SWPS040-088

Figure 5-131. MMC/SD/SDIO 3, 4, and 5 Interfaces—High-Speed SDIO—Receiver Mode(1)

(1) In sdmmcx, x = 3, 4, or 5. In sdmmcx_dat[n:0], n up to 3.

5.8

Test Interfaces

5.8.1

Digital Processing Manager Interface (DPM)

5.8.1.1

Trace Port Interface Unit (TPIU)

5.8.1.1.1 TPIU PLL DDR Mode – 160 MHz

Table 5-214 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-132).

Table 5-213. TPIU Timing Conditions—PLL DDR Transmit Mode(1)(2)(3)(8)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

PCB Conditions(6)(7)

Number of external peripherals

1

Far end load

10(4)

pF

Trace length

10(5)

cm

Characteristic impedance

40

60

Ω

(1) IO settings (balls: M2 / N2 / P2 / V1 / V2 / W1 / W2 / W3 / W4 / Y2 / Y3 / Y4 / AA1 / AA2 / AA3 / AA4 / AB2 / AB3 / AB4 / AC4): DS0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) For more information regarding the subsystem multiplexing, see Section 2.4.5.3, TPIU.

(3) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(4) Either use a far end load less than 10 pF or, add an external buffer in case of higher loads.

(5) Either use a maximum trace length equals to 10 cm or, a 5-cm cable and a 5-cm PCB.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

389

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(6) A series resistor of 15 Ω is recommended to be added to limit the overshoot and the undershoot on far end signals.

(7) It is also recommended to minimize the number of vias by layer transitions.

(8) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-214. TPIU Switching Characteristics—PLL DDR Transmit Mode(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

TPIU1

1 / tc(clk)

Frequency(1), output clock atpiu_clk

160

160

MHz

TPIU2

tw(clkH)

Pulse duration, output clock atpiu_clk high

0.5*P(2)

0.5*P(2)

ns

TPIU3

tw(clkL)

Pulse duration, output clock atpiu_clk low

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output clock atpiu_clk

–333

333

–333

333

ps

tj(clk)

Jitter standard deviation(3), output clock atpiu_clk

65

65

ps

tR(clk)

Rise time, output clock atpiu_clk

2.62

2.62

ns

tF(clk)

Fall time, output clock atpiu_clk

2

2

ns

TPIU4

td(clk-ctlV)

Delay time, output clock atpiu_clk low/high to

0.884

0.884

ns

output control atpiu_cntl transition

TPIU5

td(clk-dataV)

Delay time, output clock atpiu_clk low/high to

0.884

0.884

ns

output data atpiu_d[n:0](4) transition

tR(DO)

Rise time, output data atpiu_d[n:0](4) and output

2.62

2.62

ns

control atpiu_cntl

tF(DO)

Fall time, output data atpiu_d[n:0](4) and output

2

2

ns

control atpiu_cntl

(1) Related to the atpiu_clk maximum frequency.

(2) P = atpiu_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) In atpiu_d[n:0], n is equal to 15 or 17.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

TPIU1

TPIU2

TPIU3

atpiu_clk

TPIU4

TPIU4

atpiu_cntl

TPIU5

TPIU5

atpiu_d[X:0]

SWPS040-089

Figure 5-132. TPIU—PLL DDR Transmit Mode(1)

(1) In d[X:0], X is equal to 15 or 17.

5.8.1.2

System Trace Module Interface (STM)

The System Trace Module interface (STM) module provides real-time software tracing functionality to the

OMAP4470 device.

The trace interface has four trace data pins and a trace clock pin.

This interface is a dual edge interface:

•

The data are available on rising and falling edge of STM clock.

•

But can be also configured in single-edge mode where data are available on the falling edge of STM

clock.

390

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Serial interface operates in clock stop regime: serial clock is not free-running; when there is no trace data,

there is no trace clock.

5.8.1.2.1 STM – Lauterbach DDR Transmit Mode

Table 5-216 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-133).

Table 5-215. STM Timing Conditions—Lauterbach DDR Transmit Mode(1)(3)(8)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

PCB Conditions(6)(7)

Number of external peripherals

1

Far end load

10(4)

pF

Trace length

10(5)

cm

Characteristic impedance

45

60

Ω

(1) IO settings (Balls in Option 1: M2 / N2 / P2 / V1 / V2(2)

Balls in Option 2: AA4 / AB2 / AB3 / AB4 / AC4(2)

Balls in Option 3: M2 / N2(2)):

DS0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) For more information regarding the subsystem multiplexing, see Section 2.4.5.4, STM.

(3) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(4) Either use a far end load less than 10 pF or, add an external buffer in case of higher loads.

(5) Either use a maximum trace length equals to 10 cm or, a 5-cm cable and a 5-cm PCB.

(6) A series resistor of 15 Ω is recommended to be added to limit the overshoot and the undershoot on far end signals.

(7) It is also recommended to minimize the number of vias by layer transitions.

(8) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-216. STM Switching Characteristics—Lauterbach DDR Transmit Mode(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

STM1

1 / tc(clk)

Frequency(1), output clock astm_clk

100

100

MHz

STM2

tw(clkH)

Pulse duration, output clock astm_clk high

0.5*P(2)

0.5*P(2)

ns

STM3

tw(clkL)

Pulse duration, output clock astm_clk low

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output clock astm_clk

–625

625

–1000

1000

ps

tj(clk)

Jitter standard deviation(3), output clock astm_clk

65

129

ps

tR(clk)

Rise time, output clock astm_clk

1.74

3.45

ns

tF(clk)

Fall time, output clock astm_clk

1.74

3.45

ns

STM4

td(clk-dataV)

Delay time, output clock astm_clk low/high to

1.456

3.886

1.606

6.828

ns

output control astm_d[3:0] valid

tR(DO)

Rise time, output data astm_d[3:0]

1.74

3.45

ns

tF(DO)

Fall time, output data astm_d[3:0]

1.74

3.45

ns

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

391

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

(1) Related to the astm_clk maximum frequency.

(2) P = astm_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

STM1

STM2

STM3

astm_clk

STM4

STM4

STM4

STM4

astm_d[3:0]

SWPS040-090

Figure 5-133. STM—Lauterbach DDR Transmit Mode

5.8.1.2.2 STM—MIPI Transmit Mode

5.8.1.2.2.1 STM—MIPI Transmit—DDR Mode

Table 5-218 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-134).

Table 5-217. STM Timing Conditions—MIPI DDR Transmit Mode(1)(3)(8)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

PCB Conditions(6)(7)

Number of external peripherals

1

Far end load

10(4)

pF

Trace length

10(5)

cm

Characteristic impedance

45

60

Ω

(1) IO settings (Balls in Option 1: M2 / N2 / P2 / V1 / V2(2)

Balls in Option 2: AA4 / AB2 / AB3 / AB4 / AC4(2)

Balls in Option 3: M2 / N2(2)): DS0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) For more information regarding the subsystem multiplexing, see Section 2.4.5.4, STM.

(3) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(4) Either use a far end load less than 10 pF or, add an external buffer in case of higher loads.

(5) Either use a maximum trace length equals to 10 cm or, a 5-cm cable and a 5-cm PCB.

(6) A series resistor of 15 Ω is recommended to be added to limit the overshoot and the undershoot on far end signals.

(7) It is also recommended to minimize the number of vias by layer transitions.

(8) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-218. STM Switching Characteristics—MIPI DDR Transmit Mode(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

STM1

1 / tc(clk)

Frequency(1), output clock astm_clk

100

100

MHz

STM2

tw(clkH)

Pulse duration, output clock astm_clk high

0.5*P(2)

0.5*P(2)

ns

STM3

tw(clkL)

Pulse duration, output clock astm_clk low

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output clock astm_clk

–625

625

–625

625

ps

392

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-218. STM Switching Characteristics—MIPI DDR Transmit Mode(4) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

tj(clk)

Jitter standard deviation(3), output clock astm_clk

65

65

ps

tR(clk)

Rise time, output clock astm_clk

1.73

1.73

ns

tF(clk)

Fall time, output clock astm_clk

1.73

1.73

ns

STM4

td(clk-dataV)

Delay time, output clock astm_clk low/high to

1.955

3.387

1.955

3.387

ns

output control astm_d[3:0] valid

tR(DO)

Rise time, output data astm_d[3:0]

1.73

1.73

ns

tF(DO)

Fall time, output data astm_d[3:0]

1.73

1.73

ns

(1) Related to astm_clk maximum frequency.

(2) P = astm_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

393

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

STM1

STM2

STM3

astm_clk

STM4

STM4

STM4

STM4

astm_d[3:0]

SWPS040-091

Figure 5-134. STM—MIPI DDR Transmit Mode

5.8.1.2.2.2 STM—MIPI Transmit—SDR Mode

Table 5-220 assumes testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-135).

Table 5-219. STM Timing Conditions—MIPI SDR Transmit Mode(1)(3)(8)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

PCB Conditions(6)(7)

Number of external peripherals

1

Far end load

10(4)

pF

Trace length

10(5)

cm

Characteristic impedance

45

60

Ω

(1) IO settings (Balls in Option 1: M2 / N2 / P2 / V1 / V2(2)

Balls in Option 2: AA4 / AB2 / AB3 / AB4 / AC4(2)

Balls in Option 3: M2 / N2(2)): DS0 = 1.

For more information, see Control Module / Control Module Functional Description/ Functional Register Description / Signal Integrity Parameter Control Registers with Pad Group Assignment / I/O cells with Configurable Output Driver Impedance section of the

OMAP4470 TRM.

(2) For more information regarding the subsystem multiplexing, see Section 2.4.5.4, STM.

(3) In this table the rise and fall times are calculated for 20% to 80% of VDDS. For more information on the corresponding OMAP4 VDDS

power supply name, see Table 2-1, POWER [9] column with the ball name.

(4) Either use a far end load less than 10 pF or, add an external buffer in case of higher loads.

(5) Either use a maximum trace length equal to 10 cm or, a 5-cm cable and a 5-cm PCB.

(6) A series resistor of 15 Ω is recommended to be added to limit the overshoot and the undershoot on far end signals.

(7) It is also recommended to minimize the number of vias by layer transitions.

(8) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-220. STM Switching Characteristics—MIPI SDR Transmit Mode(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

STM1

1 / tc(clk)

Frequency(1), output clock astm_clk

100

100

MHz

STM2

tw(clkH)

Pulse duration, output clock astm_clk high

0.5*P(2)

0.5*P(2)

ns

STM3

tw(clkL)

Pulse duration, output clock astm_clk low

0.5*P(2)

0.5*P(2)

ns

tdc(clk)

Duty cycle error, output clock astm_clk

–500

500

–1000

1000

ps

tj(clk)

Jitter standard deviation(3), output clock astm_clk

65

129

ps

tR(clk)

Rise time, output clock astm_clk

1.73

6.90

ns

tF(clk)

Fall time, output clock astm_clk

1.73

6.90

ns

STM4

td(clk-dataV)

Delay time, output clock astm_clk low/high to

–2.296

2.296

–6.313

6.313

ns

output control astm_d[3:0] valid

tR(DO)

Rise time, output data astm_d[3:0]

1.73

6.90

ns

tF(DO)

Fall time, output data astm_d[3:0]

1.73

6.90

ns

394

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

(1) Related to the astm_clk maximum frequency.

(2) P = astm_clk period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

STM1

STM2

STM3

astm_clk

STM4

STM4

STM4

STM4

astm_d[3:0]

SWPS040-092

Figure 5-135. STM—MIPI SDR Transmit Mode

5.8.2

JTAG Interface (JTAG)

The JTAG TAP controller handles standard IEEE JTAG interfaces. The following section defines the

Timing requirements for several tools used to test the OMAP4470 as:

•

Free-running clock tool, like XDS560 and XDS510 tools

•

Adaptive clock tool, like RealView® ICE tool and LauterbachTM tool

5.8.2.1

JTAG—Free-Running Clock Mode

Table 5-222 and Table 5-223 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-136).

Table 5-221. JTAG Timing Conditions—Free-running Clock Mode(1)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

5

ns

tF

Input signal fall time

5

ns

PCB Conditions

Number of external peripherals

1

Far end load

30

pF

Trace length

See(2)

cm

Characteristic impedance

40

60

Ω

(1) Corresponding balls: AH2 / AG1 / AE3 / AH1 / AE1 / AE2

(2) Maximum PCB trace length = 5 cm and maximum cable = 15 cm

(3) For more information on JTAG ESD guideline example, see Section A.3.2.2.3, ESD Implementation—JTAG and cJTAG Interfaces.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

395

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-222. JTAG Timing Requirements—Free-running Clock Mode(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

JT4

1 / tc(tck)

Frequency(1), input clock jtag_tck

20

15

MHz

JT5

tw(tckL)

Pulse duration, input clock jtag_tck low

0.5*P(2)

0.5*P(2)

ns

JT6

tw(tckH)

Pulse duration, input clock jtag_tck high

0.5*P(2)

0.5*P(2)

ns

tdc(tck)

Duty cycle error, input clock jtag_tck

–2500.0

2500.0

–3333.0

3333.0

ps

tj(tck)

Cycle jitter(3), input clock jtag_tck

–2500.0

2500.0

–3333.0

3333.0

ps

JT7

tsu(tdiV-rtckH)

Setup time, input data jtag_tdi valid before

1.8

9.0

ns

output clock jtag_rtck high

JT8

th(tdiV-rtckH)

Hold time, input data jtag_tdi valid after output

1.5

2.0

ns

clock jtag_rtck high

JT9

tsu(tmsV-rtckH)

Setup time, input mode select jtag_tms_tmsc

1.8

9.0

ns

valid before output clock jtag_rtck high

JT10

th(tmsV-rtckH)

Hold time, input mode select jtag_tms_tmsc

1.5

2.0

ns

valid after output clock jtag_rtck high

(1) Related to the input maximum frequency supported by the JTAG module.

(2) P = jtag_tck period in ns

(3) Maximum cycle jitter supported by jtag_tck input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-223. JTAG Switching Characteristics—Free-running Clock Mode(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

JT1

1 / tc(rtck)

Frequency(1), output clock jtag_rtck

20

15

MHz

JT2

tw(rtckL)

Pulse duration, output clock jtag_rtck low

0.5*PO(2)

0.5*PO(2)

ns

JT3

tw(rtckH)

Pulse duration, output clock jtag_rtck high

0.5*PO(2)

0.5*PO(2)

ns

tdc(rtck)

Duty cycle error, output clock jtag_rtck

–2500.0

2500.0

–3333.0

3333.0

ps

tj(rtck)

Jitter standard deviation(3), output clock

33.3

33.3

ps

jtag_rtck

tR(rtck)

Rise time, output clock jtag_rtck

4.0

4.0

ns

tF(rtck)

Fall time, output clock jtag_rtck

4.0

4.0

ns

JT11

td(rtckL-tdoV)

Delay time, output clock jtag_rtck low to output

–9.3

12.1

–16.4

16.4

ns

data jtag_tdo valid

tR(tdo)

Rise time, output data jtag_tdo

4.0

4.0

ns

tF(tdo)

Fall time, output data jtag_tdo

4.0

4.0

ns

(1) Related to the jtag_rtck maximum frequency.

(2) PO = jtag_rtck period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

396

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

JT4

JT5

JT6

jtag_tck

JT1

JT2

JT3

jtag_rtck

JT7

JT8

jtag_tdi

JT9

JT10

jtag_tms_tmsc

JT11

jtag_tdo

SWPS040-98

Figure 5-136. JTAG Interface Timing—Free-running Clock Mode

5.8.2.2

JTAG—Adaptive Clock Mode

Table 5-225 and Table 5-226 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-137).

Table 5-224. JTAG Timing Conditions—Adaptive Clock Mode(1)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

5

ns

tF

Input signal fall time

5

ns

PCB Conditions

Number of external peripherals

1

Far end load

30

pF

Trace length

See(2)

cm

Characteristic impedance

40

60

Ω

(1) Corresponding balls: AH2 / AG1 / AE3 / AH1 / AE1 / AE2

(2) Maximum PCB trace length = 5 cm and maximum cable = 15 cm

(3) For more information on JTAG ESD guideline example, see Section A.3.2.2.3, ESD Implementation—JTAG and cJTAG Interfaces.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-225. JTAG Timing Requirements—Adaptive Clock Mode(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

JA4

1 / tc(tck)

Frequency(1), input clock jtag_tck

20

15

MHz

JA5

tw(tckL)

Pulse duration, input clock jtag_tck low

0.5*P(2)

0.5*P(2)

ns

JA6

tw(tckH)

Pulse duration, input clock jtag_tck high

0.5*P(2)

0.5*P(2)

ns

tdc(lclk)

Duty cycle error, input clock jtag_tck

–2500.0

2500.0

–3333.0

3333.0

ps

tj(lclk)

Cycle jitter(3), input clock jtag_tck

–1500.0

1500.0

–2000.0

2000.0

ps

JA7

tsu(tdiV-tckH)

Setup time, input data jtag_tdi valid before

13.8

18.4

ns

input clock jtag_tck high

JA8

th(tdiV-tckH)

Hold time, input data jtag_tdi valid after input

13.8

18.4

ns

clock jtag_tck high

JA9

tsu(tmsV-tckH)

Setup time, jtag_tms valid before jtag_tck high

13.8

18.4

ns

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

397

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-225. JTAG Timing Requirements—Adaptive Clock Mode(4)(5) (continued)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

JA10

th(tmsV-tckH)

Hold time, jtag_tms valid after jtag_tck high

13.8

18.4

ns

(1) Related to the input maximum frequency supported by the JTAG module.

(2) P = jtag_tck period in ns

(3) Maximum cycle jitter supported by jtag_tck input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

Table 5-226. JTAG Switching Characteristics—Adaptive Clock Mode(4)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

JA1

1 / tc(rtck)

Frequency(1), output clock jtag_rtck

20

15

MHz

JA2

tw(rtckL)

Pulse duration, output clock jtag_rtck low

0.5*PO(2)

0.5*PO(2)

ns

JA3

tw(rtckH)

Pulse duration, output clock jtag_rtck high

0.5*PO(2)

0.5*PO(2)

ns

tdc(rtck)

Duty cycle error, output clock jtag_rtck

–2500.0

2500.0

–3333.0

3333.0

ps

tj(rtck)

Jitter standard deviation(3), output clock jtag_rtck

33.3

33.3

ps

tR(rtck)

Rise time, output clock jtag_rtck

4.0

4.0

ns

tF(rtck)

Fall time, output clock jtag_rtck

4.0

4.0

ns

JA11

td(rtckL-tdoV)

Delay time, output clock jtag_rtck low to output

–14.6

14.6

–19.7

19.7

ns

data jtag_tdo valid

tR(tdo)

Rise time, output data jtag_tdo

4.0

4.0

ns

tF(tdo)

Fall time, output data jtag_tdo

4.0

4.0

ns

(1) Related to the jtag_rtck maximum frequency.

(2) PO = jtag_rtck period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) See DM Operating Condition Addendum for CORE OPP voltages.

JA4

JA5

JA6

jtag_tck

JA7

JA8

jtag_tdi

JA9

JA10

jtag_tms

JA1

JA2

JA3

jtag_rtck

JA11

jtag_tdo

SWPS040-099

Figure 5-137. JTAG Interface Timing—Adaptive Clock Mode

5.8.3

cJTAG Interface (cJTAG)

The cJTAG module is a component which can run a 2-pin communication protocol on top of an IEEE

1149.1 JTAG Test Access Port (TAP). The cJTAG logic serializes the IEEE 1149.1 transactions, using a

variety of compression formats, to reduce the number of pins needed to implement a JTAG debug and

boundary scan port. The OMAP4470 platform implements only a basic 3-pin scan configuration.

398

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 5-228 and Table 5-229 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-138).

Table 5-227. cJTAG Timing Conditions—Normal Mode(1)(3)(4)

TIMING CONDITION PARAMETER

VALUE

UNIT

MIN

MAX

Input Conditions

tR

Input signal rise time

2

ns

tF

Input signal fall time

2

ns

PCB Conditions

Number of external peripherals

1

Far end load

30

pF

Trace length

See(2)

cm

Characteristic impedance

40

60

Ω

(1) Corresponding balls: AH2 / AG1 / AE3 / AH1 / AE1 / AE2

(2) Maximum PCB trace length = 5 cm and maximum cable = 10 cm

(3) For more information on JTAG ESD guideline example, see Section A.3.2.2.3, ESD Implementation—JTAG and cJTAG Interfaces.

(4) To have an idea of the output OMAP4 ball load supported for this application, you can consider the following:

Output OMAP4 ball load = Far End load + 1.34 pF/cm (typical) x trace length (cm).

Table 5-228. cJTAG Timing Requirements—Normal Mode(4)(5)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For MMC PADs

CJ1

1 / tc(tck)

Frequency(1), input clock jtag_tck

17.5

14

MHz

CJ2

tw(tckL)

Pulse duration, input clock jtag_tck low

0.5*P(2)

0.5*P(2)

ns

CJ3

tw(tckH)

Pulse duration, input clock jtag_tck high

0.5*P(2)

0.5*P(2)

ns

tdc(tck)

Duty cycle error, input clock jtag_tck

–2857.0

2857.0

–3571.0

3571.0

ps

tj(tck)

Cycle jitter(3), input clock jtag_tck

–2714.0

2714.0

–3143.0

3143.0

ps

CJ4

tsu(tmscV-tckL)

Setup time, input mode select jtag_tms_tmsc

11.4

14.5

ns

valid before input clock jtag_tck low

CJ5

th(tmscV-tckL)

Hold time, input mode select jtag_tms_tmsc

4.4

5.5

ns

valid after input clock jtag_tck low

For JTAG PADs

CJ1

tc(tck)

Frequency(1), input clock jtag_tck

20

19

MHz

CJ2

tw(tckL)

Pulse duration, input clock jtag_tck low

0.5*P(2)

0.5*P(2)

ns

CJ3

tw(tckH)

Pulse duration, input clock jtag_tck high

0.5*P(2)

0.5*P(2)

ns

tdc(tck)

Duty cycle error, input clock jtag_tck

–2500.0

2500.0

–2632.0

2632.0

ps

tj(tck)

Cycle jitter(3), input clock jtag_tck

–2500.0

2500.0

–2579.0

2579.0

ps

CJ4

tsu(tmscV-tckL)

Setup time, input mode select jtag_tms_tmsc

9.8

10.4

ns

valid before input clock jtag_tck low

CJ5

th(tmscV-tckL)

Hold time, input mode select jtag_tms_tmsc

3.8

4.0

ns

valid after input clock jtag_tck low

(1) Related to the input maximum frequency supported by the JTAG module.

(2) P = jtag_tck period in ns

(3) Maximum cycle jitter supported by jtag_tck input clock.

(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.

(5) See DM Operating Condition Addendum for CORE OPP voltages.

Copyright © 2012–2013, Texas Instruments Incorporated

Timing Requirements and Switching Characteristics

399

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table 5-229. cJTAG Switching Characteristics—Normal Mode(1)

NO.

PARAMETER

OPP100, OPP119

OPP50

UNIT

MIN

MAX

MIN

MAX

For MMC PADs

CJ6

td(tckL-tmscV)

Delay time, input clock jtag_tck low to output

3.4

23.0

4.3

29.7

ns

mode select jtag_tms_tmsc valid

tR(tmsc)

Rise time, output mode select jtag_tms_tmsc

4.0

4.0

ns

tF(tmsc)

Fall time, output mode select jtag_tms_tmsc

4.0

4.0

ns

For JTAG PADs

CJ6

td(tckL-tmscV)

Delay time, input clock jtag_tck low to output

3.0

19.7

3.2

20.9

ns

mode select jtag_tms_tmsc valid

tR(tmsc)

Rise time, output mode select jtag_tms_tmsc

4.0

4.0

ns

tF(tmsc)

Fall time, output mode select jtag_tms_tmsc

4.0

4.0

ns

(1) See DM Operating Condition Addendum for CORE OPP voltages.

CJ1

CJ2

CJ3

jtag_tck

CJ4

CJ5

jtag_tms_tmsc(IN)

CJ6

jtag_tms_tmsc(OUT)

SWPS040-100

Figure 5-138. cJTAG Interface Timing—Normal Mode

400

Timing Requirements and Switching Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

6

Thermal Management

For reliability and operability concerns, the absolute maximum junction temperature of OMAP4470 has to

be below 125ºC and the maximum average junction temperature has to be below 110ºC.

Depending on the thermal mechanical design (Smartphone, Tablet, Personal Navigation Device, etc), the

system thermal management software and worst case thermal applications, the junction temperature

might be exposed to higher values than those specified above.

Therefore, it is recommended to perform thermal simulations at device level (Smartphone, Tablet,

Personal Navigation Device, etc) with the measured power of the worst case UC of the device.

Based on the results, if the temperature limits are exceeded, an OMAP level software thermal policy can

be set up; for detailed information, see SWPA188B, OMAP4470 Thermal Management application note.

The OMAP level thermal policy relies on a PCB sensor. Therefore, it is recommended to have such

sensors located on the PCB; for more information, see Section 6.2.1, PCB Sensor Recommendation. In addition, it is recommended to avoid having another significant thermal source near the OMAP4470.

The risks of not managing this junction temperature are hazardous heating, power supply clamping,

reliability issues, and malfunction.

6.1

Package Thermal Characteristics

Table 6-1 provides the thermal resistance characteristics for the package used on this device.

Table 6-1. Thermal Resistance Characteristics

PACKAGE

POWER (W)(4)

θJA(ºC/W)(2)

ΨJB(ºC/W)(3)(4)

BOARD TYPE

OMAP4470

2.6

22.6

9.5

2S2P(1)

(1) The board types are defined by JEDEC (reference JEDEC standard JESD51-9, Test Board for Array Surface Mount Package Thermal Measurements). The board temperature is measured at 1 mm from the package edge.

(2) ӨJA (Theta-JA) = Thermal Resistance Junction-to-Ambient, °C/W.

(3) ΨJB (Psi-JB) = Thermal Resistance Psi Junction-to-Board, °C/W derived from thermal simulation following JEDEC reference (JEDEC

standard JESD51-9, Test Board for Array Surface Mount Package Thermal Measurements).

(4) TJ = P * ΨJB + TB

With P is the dissipated power, TB = 85°C, TJ = 110°C, dissipated power P = 2.6 W.

CAUTION

ΨJB (Psi-JB) value is dependent on the board (PCB) and the power distribution related

to the power use case: 9.5ºC/W is given for a 2.6-W dissipated power in a JEDEC PCB.

Based in ΨJB JEDEC simulation, depending on the device power distribution, the ΨJB

(Psi-JB) could vary between 9ºC/W and 16ºC/W.

Copyright © 2012–2013, Texas Instruments Incorporated

Thermal Management

401

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

6.2

Temperature Sensor Recommendation

6.2.1

PCB Temperature Sensor

To manage the OMAP4470 junction temperature, an external PCB temperature sensor is required in

addition to the internal OMAP4470 thermal sensor.

The accuracy of the temperature sensor is critical to optimize the OMAP performance; the minimum

recommended accuracy is ±2ºC; see the TI TMP102 temperature sensor component. The temperature

sensor can be located at three different positions to correctly monitor the OMAP4470 junction

temperature:

•

pos 1: 1 mm of the package

•

pos 2: 1 mm of the package

•

pos 3: On the bottom layer of the PCB, underneath OMAP4470 (top layer) in the center of the package

pos 3

pos 2

PCB sensor 1 mm

M12 missing

away from OMAP

ball

package edge and

centered

pos 1

SWPS042-016

Figure 6-1. PCB Temperature Sensor Recommendation (Top View Package)

6.2.2

Junction Temperature Sensor

The OMAP4470 device supplies a temperature sensor feature which is in the band gap voltage and

temperature sensor (VBGAPTS) module. An analog-to-digital converter (ADC) converts the silicon

temperature into an 10-bit output decimal value.

NOTE

For more information, see Control Module / Control Module Functional Description / Band

Gap Voltage and Temperature Sensor / Temperature Sensor section of the OMAP4470

TRM.

Table 6-2 gives the temperature sensor characteristics.

402

Thermal Management

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Table 6-2. Temperature Sensor Characteristics

PARAMETER

MIN

TYP

MAX

UNIT

ADC resolution (DTEMP[9:0])

10

Bit

ADC temperature step

0.4

0.5

0.6

°C

ADC temperature accuracy for temperature range –40°C to 125°C

±2(1)

°C

ADC conversion time

50

µs

(1) The maximum accuracy ±2°C means the worst case of the ADC accuracy.

Copyright © 2012–2013, Texas Instruments Incorporated

Thermal Management

403

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

7

Package Characteristics

7.1

Device Nomenclature

7.1.1

Standard Package Symbolization

OMAP

TM

a4470rPPP

PIN ONE DESIGNATOR

YMLLLL S $

Yy zz

O

G1

SWPS045-001

Figure 7-1. Printed Device Reference

NOTE

•

Black: Static field

•

Blue: Variable field coded with letters and/or numbers

•

Green: Variable fields coded with numbers

The letters and numbers fields are interleaved to facilitate the parameters reading.

404

Package Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

7.1.2

Device Naming Convention

Table 7-1. Nomenclature Description

FIELD

DEFINITION

VALUE

DESCRIPTION

a

Device evolution stage(1)

X / Blank

Qualification Status: X – Prototype, Unqualified

Production

Blank – Production

ABCD

Device Name

4470

OMAP4470

r

Device revision

Blank / A / …

Blank for 1.0, A, B… for next revisions

ES1.0 for 4470

PPP

Package designator

CBL / CBS

CBL – POP/HIJI (prototype only)

CBS – TMV/(Amkor/TIPI) (prototype / production)

YM

Lot Trace Code (LTC): Y = Year, M = Month

LLLL

Lot Trace Code (LTC): Assembly lot number

S

Reserved

$

Reserved

O

Pin one designator

G1

ECAT –Green package designator

Yy

Device type

BLANK

General purpose (Prototype and Production)

XX

Reserved

Z

Device Speed

BLANK

OMAP4470-1300 (1300 MHz)

5

OMAP4470-1500 (1500 MHz)

(1) To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of OMAP4 processors. These prefixes represent evolutionary stages of product development from engineering prototypes through fully qualified production devices.

Device development indicator:

–

X: Experimental, preproduction, sample or prototype device. Device may not meet all product qualification conditions and may not fully comply with TI Specifications.

–

BLANK: Device is qualified and released to production. TI’s standard warranty applies to production devices.

Experimental / Prototype devices are shipped against the following disclaimer: “This product is still in development and is intended for internal evaluation purposes.” Notwithstanding any provision to the contrary, TI makes no warranty expressed, implied, or statutory, including any implied warranty of merchantability of fitness for a specific purpose, of this device

NOTE

BLANK in the symbol or part number is collapsed so there are no gaps between characters.

Copyright © 2012–2013, Texas Instruments Incorporated

Package Characteristics

405

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

7.1.3

SAP Part Number

The actual part number used in the system follows this syntax (SAP allows a maximum of 14 characters):

•

SAP part number in Tray: aABCDrZFYyPPP

•

SAP part number in Tape and Reel: aABCDrZFYyPPPR

406

Package Characteristics

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

7.2

Mechanical Data

Figure 7-2 shows the mechanical package.

SWPS040-227

Figure 7-2. Production Mechanical Package

Copyright © 2012–2013, Texas Instruments Incorporated

Package Characteristics

407

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A

OMAP4470 Processor Multimedia Device PCB Guideline

A.1

Introduction

NOTE

OMAP™ 4 processors are intended for manufacturers of Smartphones and other mobile

devices.

NOTE

Notwithstanding any provision to the contrary, TI makes no warranty expressed, implied, or

statutory, including any implied warranty of merchantability of fitness for a specific purpose,

for customer boards. The data described in this appendix are intended as guidelines only.

This appendix complements the OMAP4470 data manual. It provides:

•

Guidelines for the design of the PCB focusing first on power delivery network (PDN) implementation

that is essential to achieve desired level of performance on OMAP4470.

•

General principles and step-by-step approach for good PDN implementation and specific requirements

for the different power supplies of OMAP4.

•

Methodology and requirements to meet the PCB routing of OMAP4470 differential interfaces (MIPI CSI

and DSI, USB, and HDMI) and TV-OUT interface.

•

PCB requirements for the general-purpose interfaces using the CMOS driver to meet timing

requirements and minimize overshoot / undershoot at the far-end peripheral.

A.2

Initial Requirements and Guidelines

A.2.1 Introduction to the PCB Guidelines

The recommendation for board stackup is an 8-layer design in either 2+x+2 or 3+x+3 where x represents

the number of core layers with 2 or 3 build-up layers depending upon number of signals routed on PCB.

Table A-1. PCB Stackup—8 Layers

PCB STACK-UP 2+4+2

THICKNESS (µm)

PCB STACK-UP 3+2+3

THICKNESS (µm)

Layer 1 (top)

Signal

20

Layer 1 (top)

Signal

20

Dielectric

70

Dielectric

70

Layer 2

GND plane

20

Layer 2

GND plane

20

Dielectric

70

Dielectric

70

Layer 3

Signal

30

Layer 3

Signal

20

Dielectric

100

Dielectric

70

Layer 4

Signal

30

Layer 4

Signal

30

Dielectric

100

Dielectric

200

Layer 5

PWR plane

30

Layer 5

PWR plane

30

Dielectric

100

Dielectric

70

Layer 6

Signal / GND

30

Layer 6

Signal / GND

20

Dielectric

70

Dielectric

70

Layer 7

Signal

20

Layer 7

Signal

20

Dielectric

70

Dielectric

70

Layer 8

Signal / GND

20

Layer 8

Signal / GND

20

Total (µm)

780

Total (µm)

800

408

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

The 10-layer implementation can be considered as well in case of requirements for small PCB form

factors.

Table A-2. PCB Stackup—10 Layers

PCB STACK-UP 3+4+3

THICKNESS (µm)

Layer 1 (top)

Signal

20

Dielectric

70

Layer 2

GND plane

20

Dielectric

70

Layer 3

Signal

20

Dielectric

70

Layer 4

Signal

30

Dielectric

100

Layer 5

PWR plane

30

Dielectric

100

Layer 6

GND plane

30

Dielectric

100

Layer 7

Signal

30

Dielectric

70

Layer 8

Signal

20

Dielectric

70

Layer 9

Plane

20

Dielectric

70

Layer 8 (Bottom)

Signal

20

Total (µm)

960

•

The PDN must be optimized for low trace resistance and low trace inductance between the power

management IC (PMIC) and OMAP4 especially for vdd_mpu, vdd_iva_audio, and vdd_core power

supplies (ranked by order of criticality per their respective peak currents).

•

Optimize routing power routing between vdd_mpu and the PMIC.

•

OMAP4430-1000, OMAP4430-800, and OMAP4470 devices have different peak currents for vdd_mpu.

Hence, specific PDN must be designed for vdd_mpu. For more information on OMAP4430 PCB

guideline, see the OMAP4430 ES2.x data manual, Appendix A, OMAP4430 Processor Multimedia

Device PCB Guideline.

•

It is highly recommended to run board frequency domain analysis on vdd_mpu, vdd_iva_audio, and

vdd_core power supplies to check if proper board decoupling is implemented and confirm that

respective target impedances are met. For more information on target impedance, see Section 3.4,

External Capacitors.

•

Characteristic impedance for single-ended interfaces is recommended to be between 30 Ω and 60 Ω

and in some specific cases between 40 Ω and 55 Ω to minimize overshoot and undershoot on far-end

loads.

For more information see Section A.3, Single-Ended Interfaces.

•

Characteristic impedance for single-ended interfaces must meet 50-Ω (±10%) and 100-Ω differential

impedance.

For more information see Section A.4, Differential Interface PCB Guidelines.

•

External interface using connector must be protected following the IEC61000-4-2 level 4 system ESD

(±8 kV in contact mode or ±15 kV air discharge mode).

See also the respective sections of USBA0 PHY (Section A.4.4.3, ESD Implementation—USBA0

PHY), HDMI (Section A.4.5, HDMI Interface in OMAP4), SDMMC1 (Section A.3.2.2.1, ESD

Implementation—MMC/SD/SDIO

1

Interface—SD

Mode),

Keypad

(Section

A.3.2.2.2,

ESD

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

409

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Implementation—KeyPAD

Interface)

and

JTAG

or

cJTAG

(Section

A.3.2.2.3,

ESD

Implementation—JTAG and cJTAG Interfaces) interfaces for specific ESD requirements and

implementation proposals.

•

LPDDR2 memory:

–

OMAP4 supports two LPDDR2 channels. Each of these channels supports up to two chip selects.

Up to four LPDDR2 memory dies can be connected on top of OMAP4 package via Package-on-

Package implementation. Powers for LPDDR2 memory are connected via feedthrough in

OMAP4470 package.

–

The memory component LPDDR2-S4A and LPDDR2-S4B memory have different voltage

requirements. The S4B type needs a single 1.2-V source to supply vdd2 and vddq / vddca.

A.2.2 PCB Power General Routing Guidelines

In this section you will find the necessary steps for the PCB power general routing:

•

Section A.2.2.1, Step 1: Requirements and guidelines for PCB stack-up

•

Section A.2.2.2, Step 2: Physical layout guidelines of the PDN

•

Section A.2.2.3, Step 3: Static IR drop guidelines of PDN. Minimize resistance, avoid neck-down, and reduce current density.

A.2.2.1

Step 1: PCB Stack-up Guidelines

The PCB stack-up (layer assignment) is an important factor in determining the optimal performance of the

power distribution system. An optimized PCB stack-up for higher power integrity performance can be

achieved by following these requirements:

•

Power and ground plane pairs must be closely coupled together. The capacitance formed between the

planes can decouple the power supply at high frequencies. Whenever possible, the power and the

ground planes must be solid to provide continuous return path for return current.

•

Use a thin dielectric thickness between the power and ground plane pair. Capacitance is inversely

proportional to the separation of the plane pair. Minimizing the separation distance (the dielectric

thickness) will maximize the capacitance.

•

Keep the power and ground plane pair as close as possible to the top and bottom surfaces (see

Figure A-1). This will help in minimizing the decoupling capacitors mounting, via, and the power /

ground plane pair spreading loop inductance.

Capacitor

Trace

OMAP DIE

Via

OMAP Package

3

1

Power/Ground

2

Ground/Power

Note: 1. BGA via pair loop inductance

Loop inductance

2. Power/Ground net spreading inductance

3. Capacitor trace inductance

SWPS040-167

Figure A-1. Minimize Loop Inductance With Proper Layer Assignment

410

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

The placement of power and ground planes in the PCB stackup (determined by layer assignment) has a

significant impact on the parasitic inductances of power current path as shown in Figure A-1. For this reason, it is recommended to consider layer order in the early stages of the PCB PDN design cycle,

putting high priority supplies in the top half of the stackup and low-priority supplies in the bottom half of the

stackup as shown in the examples below (vias have parasitic inductances which impact the bottom layers

more, so it is advised to put the sensitive and high priority power supplies on the top layers).

Figure A-2 and Figure A-3 show examples of typical PCB stack-up designed with power integrity in mind.

Figure A-2. Layer PCB With High Density Interconnect (HDI) Vias(1)

(1) Recommendation:

–

GND on layer 2

–

The signal escape on layer 3 and layer 4, PWR on layer 5

Figure A-3. Layer PCB With Plated Though Holes (PTH) Vias(1)

(1) 2-4-2 PCB only possible if the interfaces number is reduced.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

411

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Recommendation:

–

GND on layer 2

–

Signal escape on layer 3 and layer 4, PWR on layer 5

A.2.2.2

Step 2: Physical Layout Guidelines of the PDN

A critical step in designing an optimized PDN is that proper care must be taken to ensure that the initial

layout is planned with good power integrity design guidelines in mind. The following points are important

requirements that will be needed to be implemented in the PCB PDN design:

•

External trace routing between components must be as wide as possible. The wider the traces the

lower the dc resistance and consequently the lower the static IR drop.

•

Whenever possible, try aiming for a ratio of 1:1 or better for component (for example, capacitors and

resistors) pins and vias. Do not share vias among multiple capacitors.

•

Placement of the vias must be as close as possible to the solder pad.

Figure A-4 shows an example of acceptable width for power net routing but with poor via placement.

Figure A-4. Poor Via Assignment for PDN

Figure A-5 shows an improved power net routing with appropriate via assignment and placement.

412

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Figure A-5. Improved Via Assignment for PDN

•

To avoid the maximum current carrying capacity of each transitional via, an evaluation must be

performed to determine the appropriate number of vias required to connect components.

Figure A-6 and Figure A-7 show examples of via starvation on a power net transitioning from top routing layer to internal layers and the improved layout, respectively.

Figure A-6. Via Starvation

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

413

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Figure A-7. Improved Layout With More Transitional Vias

•

It is also a good practice to perform static IR drop. This analysis can assess the appropriate number of

vias and geometrical trace width dimensions required for the expected IR drop requirement.

•

Whenever possible for the internal layers (routing and plane), wide traces and copper area fills are

preferred for the PDN layout. The routing power nets in plane provide for more interplane capacitance

and improve high frequency performance of the PDN.

•

Try to avoid different power nets (for example, VDD_MPU with VDD_CORE) coupling on the PCB by

using coplanar shielding whenever appropriate.

Figure A-8 represents an example of coplanar shielding for power nets.

Figure A-8. Coplanar Shielding of Power Net Using Ground Guard-band

•

Decoupling capacitors must be mounted with minimum impact to inductance. A real capacitor has

characteristics not only of capacitance but also inductance and resistance.

Figure A-9 shows the parasitic model of a real capacitor. A real capacitor must be treated as an RLC

circuit with effective series resistance (ESR) and effective series inductance (ESL).

414

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

C

ESL

ESR

SWPS040-175

Figure A-9. Characteristics of a Real Capacitor With ESL and ESR

The magnitude of the impedance of this series model is given as:

æ

2

1 ö

2

Z =

ESR +ωES

ω L

ESL -

ç

÷

è

ωC

è

ø

where :

w = 2π¦

SWPS040-e002

Figure A-10. Series Model Impedance Equation

Figure A-11 shows the resonant frequency response of a typical capacitor with self-resonant frequency of 55 MHz. The impedance of the capacitor is a combination of its series resistance and reactive capacitance

and inductance as shown in the equation above.

S-Parameter Magnitude

Job: GCM155R71E153KA55_15NF;

1.0e+01

1.0e+00

1.0e–01

1.0e–02

X =1/ C

C

ω

X = L

L ω

1.0e–03

Resonant frequency

(55 MHz) (minimum)

1.0e–04

1.00e–002

1.00e+000

1.00e+002

1.00e+004

1.00e+006

1.00e+008

Frequency (MHz)

SWPS040-176

Figure A-11. Typical Impedance Profile of a Capacitor

Because a capacitor has series inductance and resistance that will impact its effectiveness, it is important

that the following recommendations are adopted in placing them on the PDN. Whenever possible, please

mount the capacitor with the geometry that will minimize the mounting inductance and resistance. This

was shown earlier in Figure A-1. The capacitor mounting inductance and resistance includes the

inductance and resistance of the pads, trace, and vias.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

415

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

The length of a trace to connect a capacitor has a big impact on parasitic inductance and resistance of the

mounting. This trace must be as short and wide as possible. Wherever possible, minimize the trace by

locating vias near the solder pad landing. Further improvements can be made to the mounting by placing

vias to the side of capacitor lands or doubling the number of vias as shown in Figure A-12. If the PCB

manufacturing

processes

allow

and

if

cost-effective,

via-in-pad

(VIP)

geometries

are

strongly

recommended.

In addition to mounting inductance and resistance associated with placing a capacitor on the PCB, the

effectiveness of a decoupling capacitor also depends on the spreading inductance and resistance that the

capacitor sees with respect to the load. The spreading inductance and resistance is strongly dependent on

the layer assignment in the PCB stack-up (as shown in Figure A-2).

Via

Via-in-pad

Pad

Trace

Mounting geometry for reduced inductance

SWPS040-177

Figure A-12. Capacitor Placement Geometry for Improved Mounting Inductance

A.2.2.3

Step 3: Static IR Drop PDN Guidelines

Delivering reliable power to circuits is always of critical importance because IR drops can happen at every

level in a chip, package, and board system. Components that are distant from their associated power

source are particularly susceptible to IR drop. The designs that rely on battery power must minimize

voltage drop to avoid unacceptable power loss. Early dc assessments help determine power distribution

basics such as the best available entry point for power, layer stackup choices, and estimates for the

amount of copper needed to carry the current.

The resistance Rs of a plane conductor

for a unit length and unit width is called

the surface resistivity (ohms per square).

1

r

L

Rs =

=

σ × t

t

l

t

R = Rs ×

W

w

SWPS040-178

Figure A-13. Depiction of Sheet Resistivity and Resistance

416

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Ohm’s Law (V = I * R) relates conduction current to voltage drop and at dc the relation coefficient is a

constant representing the resistance of the conductor. Conductors also dissipate power due to their

resistance. Both voltage drop and power dissipation are proportional to the resistance of the conductor.

System-level IR drop budget is made up of three portions: on-chip, package and PCB board. Static IR or

dc analysis / design methodology consists of designing the power distribution network such that the

voltage drop (under dc operating conditions) across power and ground pads of the transistors of the

application processor device is within a specified value of the nominal voltage for proper functionality of

the device.

Figure A-14 shows the PCB-level static IR drop budget is defined between the pins of the power

management device PMIC / VRM and the BGA pads on the PCB to the application processor device to

which the PMIC is supplying power.

PCB

Static IR drop budget of

PMIC

< 30 mV (worst-case)

OMAP4470

SMPS/VRM

BGA pad on PCB

SWPS045-005

Figure A-14. Static IR Drop Budget for PCB Only

The total system-level margin allowed for proper device functionality is given, allowable voltage variation

at the BGA of the device is specified at 1.5% of the nominal voltage. For a 1.35-V supply, this must be

≤20 mV. It is highly recommended to connect the VRM or the PMIC as close as physically possible on the

PCB to the OMAP4470 device.

To accurately analyze PCB static IR drop, the actual geometry of the PDN must often be properly

modeled and simulated to accurately characterize long distribution paths, low weight copper, electro-

migration violations of current-carrying vias, and swiss-cheese effects. It is recommended to perform the

following analyses:

1. Lumped resistance / IR drop analysis

2. Distributed resistance / IR drop analysis

The requirements are present to perform both analyses and to show compliance. In the following sections

each methodology is described in detail and examples provided of analysis flow that can be used by the

PCB designer to validate compliance to the requirements on their PCB PDN design.

A.2.3 Lumped and Distributed Resistance/IR Drop Analysis Methodology

Lumped methodology consists of grouping all of the power / ground pins of the PMIC and the processor

device; this is followed by extracting the lumped resistance or dc voltage drop of the equivalent path by

applying a voltage source at the PMIC end and a current sink at the device end. Figure A-15 describes the pin-grouping concept.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

417

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Sources

Multiport net

Sources

Grouped Power/Ground

Branch

pins to create 1 equivalent

resistive branch

Port/Pin

Sinks

Sinks

SWPS040-179

Figure A-15. Pin-grouping Concept: Lumped and Distributed Methodologies

The lumped methodology consists of importing the PCB layout database (from Cadence Allegro tool or

any other layout design tool) into the static IR drop modeling and simulation tool of preference for the PCB

designer. This is followed by applying the correct PCB stack-up information (thickness, material

properties) of the PCB dielectric and metallization layers. The material properties of dielectric consist of

permittivity (Dk) and loss tangent (Df).

For the conductor layers, the correct conductivity needs to be programmed into the simulation tool. This is

followed by pin-grouping of the power and ground nets, and applying appropriate voltage / current

sources.

The current and voltage information can be obtained from the power and voltage specifications of the

device under different operating conditions / use-modes. After running the simulation, the lumped

resistance and lumped IR drop can be examined as shown in Figure A-15.

A.2.4 System ESD Generic Guidelines

NOTE

IEC61000-4-2: The ESD discharges described in this section apply only to HDMI, USBA0

PHY, SD/MMC card cage, composite video, JTAG, cJTAG, and points and surfaces of the

Equipment Under Test (EUT) that are accessible to the end-user during normal use.

The following exclusions apply (that is, discharges are not applied to these items):

•

In the case of the contacts of coaxial and multipin connectors which are provided with a metallic

connector shell, contact discharges are only applied to the metallic shell contacts. Falling into this

category:

HDMI/USB connectors, SD/MMC card cage, audio headset jack connector

•

Those points and surfaces that are only accessible under service by the end-user. Examples of these

rarely accessed points are battery contacts while changing batteries. Falling into this category:

Battery connector

•

Those points and surfaces that are only accessible under maintenance. In this case, special ESD

mitigation procedures are given in the accompanying documentation. Falling into this category:

JTAG test points

•

Those points and surfaces of equipment that are no longer accessible after fixed installation or after

following the instructions for use; for example, the bottom and/or wall side of equipment or areas

behind fitted connectors. Potentially falling into this category:

Audio speaker spring contacts

418

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

A.2.4.1

IEC61000-4-2 Standard Overview—System ESD

System ESD differs from the usual component level ESD tests such as HBM (ANSI/ESDA/JEDEC JS-001-

2010) or CDM (JESD22 C101) described in Table 3-1, Absolute Maximum Rating Over Junction

Temperature Range. HBM and CDM are tests to evaluate product robustness to ESD events in the

manufacturing environment. System ESD is designed to evaluate events that occur when the end-users

interact with the final product as they use it. IEC 61000-4-2 is one of the major system level standards

used to qualify products for human contact. Sometimes these events are referred to as EMC immunity

events.

The standard defines immunity requirements for ESD that can be coupled into the equipment directly

(contact discharge) or indirectly through radiation. The charging model is defined with a discharging 150-

pF capacitor through a 330-Ω resistor. Direct coupling includes any user accessible entry points such as

external connectors, keypad, panel displays, equipment housings, etc.

The ESD stress level is divided into four levels. Level 1 is considered the least severe while Level 4 is the

most severe. IEC 61000-4-2 also specifies the ESD current waveform and parameters shown in Figure A-

16 and Table A-3. The rise time is extremely fast, defined as 0.7 to 1 ns to reach the first peak, with a second peak at 30 ns and a total duration of only 60 ns.

I

Ipeak

100%

90%

I at 30 ns

I at 60 ns

10%

t

30 ns

60 ns

tr = 0.7 to 1 ns

SWPS040-218

Figure A-16. IEC61000-4-2 Waveform

Table A-3. Waveform Parameters

FIRST PEAK

RISE TIME, tR, WITH

INDICATED VOLTAGE

CURRENT (±30%) at

CURRENT (±30%) at

LEVEL

CURRENT of

DISCHARGE SWITCH

(kV)

30 ns

60 ns

DISCHARGE ±10% (A)

(ns)

1

2

7.5

0.7 to 1

4

2

2

4

15

0.7 to 1

8

4

3

6

22.5

0.7 to 1

12

6

4

8

30

0.7 to 1

16

8

Test results are classified in terms of the loss of function or degradation of performance for the system

under test. The recommended classification is as follows:

1. Normal performance within limits specified by the manufacturer

2. Temporary loss of function or degradation of performance which ceases after the disturbance ceases,

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

419

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

and the system recovers its normal performance without operator intervention

3. Temporary loss of function or degradation of performance, the correction of which requires operator

intervention

4. Loss of function or degradation of performance which is not recoverable, due to damage to hardware

or software, or loss of data

A.2.4.2

Objective and Limitation of the Protection Strategy

CAUTION

System level (IEC61000-4-2) ESD results are dependent on the product (Boards and

Mechanics) implementation and the components being used. Thus, the protection

strategy defined in this document, does not assure to meet IEC61000-4-2 compliance

requirement on any final product. Document suggestions must be considered as

guidance to help protecting OMAP4470 exposed interfaces against physical damage.

Soft failures cannot be simulated and are not accounted for in these recommendations.

The protection strategy is intended to protect against ±8 kV direct contact discharge.

The protection strategy is based upon simulations replicating a general board design

with an IEC ESD pulse exhibiting the current waveform as defined in Figure A-16,

IEC61000-4-2 Waveform, and Table A-3, Waveform Parameters. External protections, additional isolation resistors, and other passives have been selected or dimensioned

accordingly.

Part numbers that are different than the provided reference schematic are not assured

to meet system level ESD requirements.

A.2.4.3

Concept of Isolation Impedance

External protection on PCB

Internal protection on IC

IEC pulse

Stress

+/-8 kV

point

Isolation impedance

30 A

100%

Residual pulse current

90%

I at 30 ns

Connector

PCB tracks

Secondary

I at 60 ns

Primary

Bypass capacitors

clamp

10%

clamp

t

Common mode filter

(IC’s ESD

30 ns

(TVS)

60 ns

Chip ferrite beads

protection)

tr = 0.7 to 1 ns

SWPS040-219

Figure A-17. Simplified Current Distribution

Under an ESD event the external and internal ESD protection turns on and current is distributed between

internal and external ESD protection; the distribution ratio being defined, at first order, by the ratio

between the dynamic resistances RDYN of the two protections. To further minimize the current flowing into

the internal protection IC, whenever possible (signal integrity constraints), isolation impedance can be

increased by taking advantage of the PCB implementation:

•

PCB routing track length

•

Decoupling capacitor on power supply

•

Common mode filter on differential lines

420

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

•

Chip ferrite bead

•

Isolation resistors

A.2.4.4

System ESD Generic PCB Guideline

External interface using a connector must be protected by following the IEC61000-4-2 level 4 system ESD

(±8 kV in contact mode or ±15 kV air discharge mode).

Protection devices must be placed close to the ESD source which means close to the connector. This

allows the device to subtract the energy associated with ESD strike before it reaches the internal circuitry

of the application board.

To help minimize the residual voltage pulse that will be built-up at the protection device, due to its nonzero

turn-on impedance, it is mandatory to route the ESD device with minimum stub length so that the low-

resistive, low-inductive path from the signal to the ground is granted and not increasing the impedance

between signal and ground.

For ESD protection array being railed to a power supply when no decoupling capacitor is available in close

vicinity, consider using a decoupling capacitor (≥ 0.1 µF) tight to the VCC pin of the ESD protection. A

positive strike will be partially diverted to this capacitance resulting in a lower residual voltage pulse.

Ensure that there is enough metallization for the supply of signals at the interconnect side (VCC and GND

in Figure A-18) from connector to external protection because the interconnect may see between 15-A to 30-A current in a short period of time during the ESD event.

NOTE

System level ESD results (IEC61000-4-2 level 4) are dependent on the components being

connected to the product.

Part numbers that are different than the reference board specification are not assured to

meet system level ESD requirements.

Bypass

0.1 mf (minimum)

capacitor

Stub

inductance

Stub

inductance

vcc

VCC

Signal

Connector

Interconnection

VCC

Protected

inductance

circuit

Signal

Minimize such

Stub

ESD

inductance by

inductance

strike

optimizing layout

External

Ground

protection

inductance

Keep distance

between protected

Keep external

circuit and external

protection closed by

protection

connector

SWPS040-180

Figure A-18. Placement Recommendation for an ESD External Protection

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

421

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.2.4.5

Miscellaneous EMC Guidelines to Mitigate ESD Immunity

The miscellaneous EMC guidelines are:

•

Avoid running critical signal traces (clocks, resets, interrupts, control signals, etc.) near PCB edges.

•

Add high frequency filtering: Decoupling capacitors close to the receivers rather than close to the

drivers to minimize ESD coupling.

•

Put a ground (guard) ring around the entire periphery of the PCB to act as a lightning rod.

•

Connect the guard ring to the PCB ground plane to provide low impedance path for ESD-coupled

current on the ring.

•

Fill unused portions of the PCB with ground plane.

•

Minimize circuit loops between power and ground by using multilayer PCB with dedicated power and

ground planes.

•

Shield long line length (strip lines) to minimize radiated ESD.

•

Avoid running traces over split ground planes. It is better to use a bridge connecting the two planes in

one area.

BAD

BETTER

SWPS040-220

Figure A-19. Trace Examples

•

Always route signal traces and their associated ground returns as close to one another as possible to

minimize the loop area enclosed by current flow:

–

At high frequencies current follows the path of least inductance.

–

At low frequencies current flows through the path of least resistance.

A.3

Single-Ended Interfaces

A.3.1 General Routing Guidelines

The following paragraphs detail the routing guidelines that must be observed when routing the various

functional LVCMOS interfaces.

•

Line spacing:

–

For a line width equal to W, the spacing between two lines must be 2W, at least. This minimizes the

crosstalk between switching signals between the different lines. On the PCB, this is not achievable

everywhere (for example, when breaking signals out from the OMAP4470 package), but it is

recommended to follow this rule as much as possible. When violating this guideline, minimize the

length of the traces running parallel to each other (See Figure A-24).

•

Length matching:

–

For bus or traces at frequencies lesser than 10 MHz: the trace length matching (maximum length

difference between the longest and the shortest lines) must be less than 25 mm.

–

For bus or traces at frequencies greater than 10 MHz: the trace length matching (maximum length

difference between the longest and the shortest lines) must be less than 2.5 mm.

422

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

•

Characteristic impedance

–

Characteristic impedance for single-ended interfaces is recommended to be between 30 and 60 Ω

and in some specific cases between 40 and 55 Ω to minimize overshoot and undershoot on far-end

loads.

A.3.2 Single-Ended PCB Guideline in OMAP4

A.3.2.1

OMAP4470 Single-Ended Interfaces—PCB Guideline

The following interfaces follow the general guideline of single-ended interfaces.

A.3.2.1.1 OMAP4470 Single-Ended Interfaces—GPMC PCB Guideline

NOTE

GPMC: For more information on PCB guideline, see Section 5.4.1, General-Purpose Memory

Controller (GPMC), especially the timing condition tables, PCB Conditions part.

A.3.2.1.2 OMAP4470 Single-Ended Interfaces—DISPC PCB Guideline

NOTE

DISPC: For more information on PCB guideline, see Section 5.5.2.1.1, DSS—DISPC—Quad

eXtended Graphics Array (QXGA) Application—SDR Mode, especially the timing condition

tables, PCB Conditions part.

A.3.2.1.3 OMAP4470 Single-Ended Interfaces—RFBI LCD Panel PCB Guideline

NOTE

RFBI MIPI DBI 2.0: For more information on PCB guideline, see Section 5.5.2.2.1,

DSS—Remote Frame Buffer Interface (RFBI)—MIPI DBI2.0—LCD Panel, especially the

timing condition tables, PCB Conditions part.

A.3.2.1.4 OMAP4470 Single-Ended Interfaces—RFBI DLP Pico PCB Guideline

NOTE

RFBI MIPI Pico DLP: For more information on PCB guideline, see Section 5.5.2.2.2,

DSS—Remote Frame Buffer Interface (RFBI)—Pico DLP, especially the timing condition

tables, PCB Conditions part.

A.3.2.1.5 OMAP4470 Single-Ended Interfaces—McBSP PCB Guideline

NOTE

McBSP: For more information on PCB guideline, see Section 5.6.1, Multichannel Buffered

Serial Port (McBSP), especially the timing condition tables, PCB Conditions part.

A.3.2.1.6 OMAP4470 Single-Ended Interfaces—McASP PCB Guideline

NOTE

McASP: For more information on PCB guideline, see Section 5.6.2, Multichannel Buffered

Serial Port (McASP), especially the timing condition tables, PCB Conditions part.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

423

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.3.2.1.7 OMAP4470 Single-Ended Interfaces—McSPI PCB Guideline

NOTE

McSPI: For more information on PCB guideline, see Section 5.6.3, Multichannel Serial Port

Interface (McSPI), especially the timing condition tables, PCB Conditions part.

A.3.2.1.8 OMAP4470 Single-Ended Interfaces—DMIC PCB Guideline

NOTE

DMIC: For more information on PCB guideline, see Section 5.6.4, Digital Microphone

(DMIC), especially the timing condition tables, PCB Conditions part.

A.3.2.1.9 OMAP4470 Single-Ended Interfaces—McPDM PCB Guideline

NOTE

McPDM: For more information on PCB guideline, see Section 5.6.5, Multichannel Pulse

Density Modulation (McPDM), especially the timing condition tables, PCB Conditions part.

A.3.2.1.10 OMAP4470 Single-Ended Interfaces—SlimBus PCB Guideline

NOTE

SlimBus: For more information on PCB guideline, see Section 5.6.6, SlimBus, especially the timing condition tables, PCB Conditions part.

A.3.2.1.11 OMAP4470 Single-Ended Interfaces—HSI PCB Guideline

NOTE

HSI: For more information on PCB guideline, see Section 5.6.7, High-Speed Synchronous

Interface (HSI), especially the timing condition tables, PCB Conditions part.

A.3.2.1.12 OMAP4470 Single-Ended Interfaces—USB PCB Guideline

NOTE

USB: For more information on PCB guideline, see Section 5.6.8, Universal Serial Bus (USB), especially the timing condition tables, PCB Conditions part.

A.3.2.1.13 OMAP4470 Single-Ended Interfaces—I2C PCB Guideline

NOTE

I2C: For more information on PCB guideline, see Section 5.6.9, Inter-Integrated Circuit

Interface (I2C), especially the timing condition tables, PCB Conditions part.

A.3.2.1.14 OMAP4470 Single-Ended Interfaces—UART PCB Guideline

NOTE

UART: For more information on PCB guideline, see Section 5.6.11, Universal Asynchronous

Receiver Transmitter (UART), especially the timing condition tables, PCB Conditions part.

424

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

A.3.2.1.15 OMAP4470 Single-Ended Interfaces—SDMMC PCB Guideline

NOTE

SDMMC: For more information on PCB guideline, see Section 5.7.1, Multimedia Memory

Card and Secure Digital IO Card (SDMMC), especially the timing condition tables, PCB

Conditions part.

For more information on SDMMC ESD guideline examples, see Section A.3.2.2.1, ESD

Implementation—MMC/SD/SDIO 1 Interface—SD Mode.

A.3.2.1.16 OMAP4470 Single-Ended Interfaces—TPIU PCB Guideline

NOTE

TPIU: For more information on PCB guideline, see Section 5.8.1.1, Trace Port Interface Unit

(TPIU), especially the timing condition tables, PCB Conditions part.

A.3.2.1.17 OMAP4470 Single-Ended Interfaces—STM PCB Guideline

NOTE

STM: For more information on PCB guideline, see Section 5.8.1.2, System Trace Module

Interface (STM), especially the timing condition tables, PCB Conditions part.

A.3.2.1.18 OMAP4470 Single-Ended Interfaces—JTAG PCB Guideline

NOTE

JTAG: For more information on PCB guideline, see Section 5.8.2, JTAG Interface (JTAG),

especially the timing condition tables, PCB Conditions part.

A.3.2.1.19 OMAP4470 Single-Ended Interfaces—cJTAG PCB Guideline

NOTE

cJTAG: For more information on PCB guideline, see Section 5.8.3, cJTAG Interface

(cJTAG), especially the timing condition tables, PCB Conditions part.

A.3.2.1.20 OMAP4470 Single-Ended Interfaces—KeyPad PCB Guideline

NOTE

Here is the routing of the keypad row and column signals (for all keypad signals):

•

The trace impedance must be between 20 Ω and 70 Ω.

•

Maximum trace length is equal to 20 cm.

A.3.2.1.21 OMAP4470 Single-Ended Interfaces—DM Timer PCB Guideline

NOTE

Here is the routing for all DM timer signals:

•

The trace impedance must be between 20 Ω and 70 Ω.

•

Maximum trace length is equal to 7 cm.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

425

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.3.2.2

OMAP4470 Single-Ended Interfaces—OMAP4470 System ESD Guideline

A.3.2.2.1 ESD Implementation—MMC/SD/SDIO 1 Interface—SD Mode

NOTE

For more information on system ESD, see Section A.2.4, System ESD Generic Guideline.

NOTE

For more information on far-end load, trace length, and characteristic impedance for SD car

types, see Section 5.7.1.1, MMC/SD/SDIO 1 Interface.

Figure A-20 shows a proposal of SDMMC1 implementation with an external SD card configuration.

CardConnector – SDMM-X0-0011 – Configuration B

SDMM-X0-0011 connector

OMAP

SD/MMC Interface

33 Ω

SDMMC1

MC_CLK

I

MC_CLK

O

sdmmc1_ck

sdmmc1_clk

33 Ω

MC_CMD

I

MC_CMD

O

sdmmc1_cmd

33 Ω

MC_DAT0

IO

MC_DAT0

IO

sdmmc1_dat0

33 Ω

MC_DAT1

IO

MC_DAT1

IO

sdmmc1_dat1

33 Ω

memory card

MC_DAT2

IO

MC_DAT2

IO

sdmmc1_dat2

33 Ω

MC_DAT3

IO

MC_DAT3

IO

sdmmc1_dat3

33 Ω

MC_DAT4

IO

MC_DAT4

IO

sdmmc1_dat4

PUSH

33 Ω

MC_DAT5

IO

MC_DAT5

IO

sdmmc1_dat5

33 Ω

MC_DAT6

IO

MC_DAT6

IO

sdmmc1_dat6

33 Ω

MC_DAT7

IO

MC_DAT7

IO

sdmmc1_dat7

Power supply

Control lines

P

udds_sdmmc1

SD-WP

O

NC

CD

O

CD

TWL6032

Power supply

LDO

MC_VCC

P

MC_VCC

P

VMMC_OUT

CVCC_MMC

C

CVCC_MMC

VCC_MMC

GPIO

8.2 Ω

I

MMC

0.1 µF (minimum)

TPD6E001

TPD6E001

0.1 µF (minimum)

SWPS045-02x

Figure A-20. SDMMC1 Implementation Proposal With External SD Card

Some guidelines regarding system ESD:

•

It is recommended to use an ESD protection array in conjunction with series resistors placed between

the protection device and OMAP4470 SDMMC pins. The ESD protection has to be placed close to the

SD card connector and the series resistor has to be placed close to the OMAP device. The value

recommended for the series resistor is 33 Ω ±5%.

•

SD, MMC, or dual-support SD/MMC connectors may have card detect option and write protect pins. In

this case, it is recommended to use an ESD external protection device. In addition, for the CD

connector pin (for example attached to the TWL6032 MMC pin), a resistor needs to be placed between

the PMIC and the external protection.

•

ESD protection devices must have a low turn-on resistance (RDYN ≤ 1 Ω).

426

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

CAUTION

System level ESD results are dependent on the components being connected to the

product.

Part numbers that are different than the reference board specification (see Table A-4)

are not assured to meet system level ESD requirements.

Table A-4. SDMMC Component Reference

INTERFACE

DEVICE

SUPPLIER

PART NUMBER

TVS

TI

TPD6E001RSE

SDMMC

[0.1 uF/10V/0402]

C

Murata

GRM155R71A104KA0

A.3.2.2.2 ESD Implementation—KeyPAD Interface

NOTE

For more information on system ESD, see Section A.2.4, System ESD Generic Guideline.

To protect against electromagnetic interference (EMI), the ESD recommendation is to implement an EMI

filter array. An alternate solution is to use ESD protection array. To further enhance ESD robustness, 5-Ω

series resistors may be placed in between protection device and OMAP4470 keypad. ESD protection

device must exhibit a low turn-on resistance ( ≤ 1 Ω typical).

Table A-5. Keypad Components Reference

INTERFACE

DEVICE

SUPPLIER

PART NUMBER

Keypad

EMIF

TI

TPD6F003

A.3.2.2.3 ESD Implementation—JTAG and cJTAG Interfaces

NOTE

For more information on system ESD, see Section A.2.4, System ESD Generic Guideline.

NOTE

For more information on JTAG and cJTAG far end load, trace length and characteristic

impedance, see Section 5.8.2, JTAG Interface (JTAG), or Section 5.8.3, cJTAG Interface (cJTAG).

For a system having JTAG test points accessible to end users (example when located under battery pack

for handheld device), system ESD protection can be achieved using TPD6E001 to target 8 kV direct

contact. Additional resistors of 3.9 Ω could be used to strengthen ESD robustness.

ESD protection device must exhibit a low turn-on resistance (≤ 1 Ω typical).

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

427

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

TWL

power

V1V8_OUT

0.1 mF (minimum)

Vsupply

OMAP4470

jtag_ntrst

jtag_ntrst

jtag_tck

jtag_rtck

jtag_tck

jtag_tmsc

jtag_rtck

jtag_tdi

jtag_tdo

jtag_tmsc

jtag_tdi

jtag_tdo

TPD6E001

3.9 W

SWPS045-006

Figure A-21. JTAG ESD Protection Example

CAUTION

System level ESD results are dependent on the components being connected to the

product.

Part numbers that are different than the reference board specification (see Table A-6)

are not assured to meet system level ESD requirements.

Table A-6. JTAG Component Reference

INTERFACE

DEVICE

SUPPLIER

PART NUMBER

TVS

TI

TPD6E001RSE

JTAG

C

Murata

[0.1 uF/10V/0402] GRM155R71A104KA0

A.4

Differential Interface PCB Guidelines

A.4.1 General Routing Guidelines

The following general routing guidelines describe the routing guidelines for MIPI differential lanes.

Each guideline is depicted in detail in Section A.4.2, Three-step Design and Validation Methodology for OMAP Boards.

For more information, you can also refer to the MIPI D-PHY specification v1.00.

•

As much as possible, no other high frequency signals must be routed in close proximity to the

differential pair.

•

Must be routed as differential traces on the same layer. The trace width and spacing must be chosen

to yield a 100-Ω differential impedance, along with a 50-Ω single-ended impedance for each signal of

the pair.

•

Due to the fact that the MIPI signals are used for low-power, single-ended signaling in addition to their

high-speed differential implementation, the pairs must be loosely coupled.

•

The flight time for the signals must not exceed 2 ns, which assuming a PCB constructed from standard

FR-4 material, would imply a maximum trace length of approximately 10” (25.4 cm).

•

Minimize external components on differential lanes (like external ESD, probe points).

•

Through-hole pins are not recommended.

•

Differential lanes mustn’t cross image planes (ground planes).

428

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

•

No sharp bend on differential lanes.

•

Number of vias on the differential pairs must be minimized.

•

Shielded routing is to be promoted as much as possible (for instance, signals must be routed on

internal layers that are inside power and/or ground planes).

A.4.2 Three-step Design and Validation Methodology for OMAP Boards

A.4.2.1

Three-step Design and Validation Methodology—General Guidelines

The following requirements are not dependent on the IO names, such as CSI, DSI, HDMI, and USB,

because the differential interfaces basically have the same requirements for the PCB lines.

On the other hand, the PCB requirement is dependent on the operating speed of the circuits because the

length mismatch is given by the bit time (UI) of the signal.

The PCB guidelines for the OMAP differential interfaces are based on the three-step design and validation

methodology in Figure A-22.

The three-step methodology provides a guideline for the design of the PCB differential lines as well as a

validation methodology of the designed differential lines to ensure that the PCB differential lines are

designed well.

The first step is the general guidelines showing the ideal condition of the PCB differential lines. The first

step is important for the PCB designers because it shows the general requirements for the PCB

differential lines.

The second step is the length mismatch requirement to satisfy the system-level specification of the

differential interfaces along with the OMAP package. Step 1 and Step 2 comprise the design guideline.

As a validation methodology, the third step is the frequency-domain specification of the differential lines

that the lines need to satisfy in the frequency domain. If the PCB lines satisfy the frequency-domain

specification, the design is done. Otherwise, the lines need to be improved.

Step1: General guidelines

1) Draw transmission lines with Z = 50

0

W

2) Total conductor length < 100 mm

Design of

board

Step2: Length mismatch for each board

part of the Transmission line interconnect system

(TLIS) assuming no degradation through connector

or cable

1) Intralane length mismatch < UI/300

(between N and P lines of a differential pair)

2) Interlane length mismatch < UI/100

(between differential pairs)

S-parameter extraction

Step3: Frequency-domain specification guidelines

Validation of

1) A feasible specification is proposed

board

Improvements

SWPS040-183

Figure A-22. Summary of Three-step PCB Design and Validation Methodology for OMAP4 Differential

Interfaces

The differential interfaces are connected from the OMAP circuit to the device circuit through the OMAP

package, OMAP board, cable, device board, and device package.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

429

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

In this section, the guidelines for the OMAP PCB differential lines are presented.

The PCB guidelines are developed to align the OMAP board with the OMAP package since the

specification of the differential interfaces has one consolidated requirement for the package and board,

which can be tested by measurement equipment such as oscilloscopes.

Host board (OMAP)

Device board

Host package (OMAP)

cable

Device package

SWPS040-184

Figure A-23. Transmission Line Interconnect System (TLIS)

The ideal electrical condition of the PCB differential lines is basically the same for all the OMAP differential

interfaces, which are shown as:

•

Single-ended Z0 = 50 Ω, differential Z0 = 100 Ω

•

Negligible length mismatch among differential lines.

The loss of the differential lines is not a big concern because the loss causes intersymbol interference

(ISI) that can be compensated by equalization techniques. But, for the differential interfaces without

equalization techniques, the length is recommended to be kept at a minimum to have a smaller ISI. For

the OMAP board, we recommend that the length of the PCB differential lines be less than 100 mm.

In the above requirements, the length mismatch requirement is not clear. It is always better to have

smaller length mismatch. But, how small is good enough? To clarify the length mismatch requirement for

the OMAP board lines, we recommend using the below conditions:

•

Intralane length mismatch < (UI / 300)

•

Interlane length mismatch < (UI / 100)

UI is the bit time of the signal. The intralane length mismatch is the length mismatch between the N and P

lines of a differential pair, and the interlane length mismatch is between the differential pairs.

A.4.2.2

Step 1: General Guidelines for OMAP Boards

NOTE

The OMAP differential interfaces, such as CSI and DSI, require the PCB differential lines

with the following two conditions:

•

Single-ended Z0 = 50 Ω, differential Z0 = 100 Ω

•

Total conductor length < 100 mm

The total conductor length is limited for the PCB lines not to have too much intersymbol interference (ISI).

In general, the conductor length is recommended to be kept at a minimum to have a smaller ISI.

In Step 1, the general rule of thumb for the space S = 2 * W is not designated. It is because although the

S = 2 * W rule is a good rule of thumb, it is not always the best solution.

Sometimes, the lines with ground guard between the lines are better. It remains up to the PCB designers

whether the S = 2 * W rule is used or not.

However, the electrical performance needs to be better than the frequency-domain specification in Step 3.

The S = 2 * W rule is generally recommended.

430

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

W

D+

S = 2 W = 200 µm

SWPS040-185

Figure A-24. Ground Guard Illustration

A.4.2.3

Step 2: Length Mismatch Guidelines for OMAP Boards

NOTE

The guidelines for the length mismatch of the PCB differential lines are presented as:

•

Intralane skew between N and P < (UI / 300)

•

Interlane skew between differential pairs < (UI / 100)

UI is the bit time of the signal. The intralane length mismatch is the length mismatch between the N and P

lines of a differential pair, and the interlane length mismatch between the differential pairs.

The time skew can be converted to the physical length with the below equation as 500 µm for the

intralane skew and 1500 µm for the interlane skew for a speed of 1000 Mbps, based on the dielectric

material of Er = 4.0.

8

3 1

x 0 ( m/s)

Length

(time interval) [m

=

×

]

4.0

SWPS040-e003

The length mismatch requirement can be formatted in Table A-7 as (assuming operating speed is 1000

Mbps):

Table A-7. Length Mismatch Guidelines of Differential Lines(1)

PARAMETER

TYPICAL VALUE

UNIT

Operating Speed

1000

Mbps

UI (bit time)

1000

ps

Intralane skew (UI / 300)

3.3

ps

Length between N and P traces

0.5

mm

Interlane Skew (UI / 100)

10

ps

Length between pairs

1.5

mm

(1) The interlane skew is actually applied to data and clock lines.

Step 1 and Step 2 comprise the design guidelines for the PCB differential lines. The PCB designers can

draw the PCB differential lines satisfying the Step 1 and Step 2 requirements.

Then, Step 3 in Section A.4.2.4 is a validation methodology for the designed PCB differential lines checking whether the electrical performance of the differential lines is good enough.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

431

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.4.2.4

Step 3: Frequency-domain Specification Guidelines for OMAP Boards

Although the PCB designers will draw the lines carefully with the Step 1 and Step 2 guidelines, the lines

can have poor electrical performance due to many reasons.

The vertical connections such as vias and nonuniform line connection such as the escape traces can

degrade the electrical performance of the differential lines.

In addition, the ground design around the lines can also affect the electrical performance. So, to ensure

that the differential lines are good, the frequency-domain behavior of the lines needs to be checked and

compared to the frequency-domain specification given here.

Then, the S-parameters needs to be extracted with a 3D Maxwell Equations’ solver such as high-

frequency structure simulator (HFSS) or equivalent. The 2D and 2.5D Maxwell Equations' solvers are not

recommended to extract the S-parameter of the differential lines because they could not catch the effect of

the vias.

The frequency-domain specification is the frequency-domain behavior of a differential pair that has good

electrical performance.

The frequency-domain specification for the PCB differential lines is made up of the intralane frequency-

domain specification and the interlane frequency-domain specification, as shown below:

1. Intralane frequency-domain specification

–

Differential-mode characteristics: Sdd12, Sdd11 / Sdd22

–

Common-mode characteristics: Scc11 / Scc22

–

Mode-conversion characteristics: Scd11, Scd12, Scd21, Scd22, Sdc11, Sdc12, Sdc21, Sdc22

2. Interlane frequency-domain specification

–

Differential-mode characteristics: Sdd11 / Sdd22

–

Common-mode characteristics: Scc11 / Scc22

A.4.2.4.1 Intralane Frequency-domain Specification

The port assignment for the intralane frequency domain specification test is shown in Figure A-25. For the intralane specification test, the four ports are assigned to the N and P lines of a differential pair. The S-parameters can be extracted from dc to 5 GHz.

p1

p2

Differential pair 1

p3

p4

SWPS040-186

Figure A-25. Port Assignment for the Intralane Frequency-domain Specification

A.4.2.4.1.1 Sdd12

Sdd12 represents the differential-mode insertion loss of the differential line. Bigger Sdd12 indicates that

the transmission line has smaller loss. Since the insertion loss is proportional to the length of the lossy

transmission line, Sdd12 will be smaller as the length increases.

So for the OMAP board, we recommend that the total conductor length be smaller than 100 mm for the

PCB differential lines, whose electrical behavior is similar to that in Figure A-26. The ideal lossless differential line has Sdd12 = 1, which is 0 dB. The Sdd12 is recommended to be larger than the below line

from dc to 5 GHz. If the designed differential lines have lower Sdd12 than the specification, the lines can

be improved by reducing the length of the differential lines.

432

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Sdd11/Sdd22

0

–0.5

–1

–1.5

–2

–2.5

dB

–3

Frequency

Sdd12

–3.5

0.1 GHz

> –0.1 dB

1 GHz

> –0.5 dB

–4

5 GHz

> –2.5 dB

–4.5

–5

0

0.5

1

1.5

2

2.5

3

3.5

4

4.5

5

Frequency (GHz)

SWPS040-187

Figure A-26. Intralane Sdd12 Frequency-domain Specification

A.4.2.4.1.2 Sdd11 / Sdd22

Sdd11 / Sdd22 represents the differential-mode return loss of the differential line. Smaller Sdd11 / Sdd22

indicates that the transmission line has smaller return loss. The ideal differential line with Z0 = 50 Ω (Z0diff

= 100 Ω) has Sdd11 / Sdd22 = 0, which is –∞ dB. Sdd11 / Sdd22 is tightly related to the differential-mode

characteristic impedance of the differential line. Sdd11 / Sdd22 is recommended to be smaller than the

below line.

Sdd11/Sdd22

0

–10

–20

dB –30

–40

Frequency Sdd11/Sdd22

0.1 GHz

> –35 dB

–50

1 GHz

> –20 dB

5 GHz

> –5 dB

–60

102

103

Frequency (GHz)

SWPS040-188

Figure A-27. Sdd11/Sd22 Frequency-domain Specification

If the designed differential lines have higher Sdd11 / Sdd22 than the specification, the differential lines can

be improved by adjusting the space distance between the N and P lines of a differential pair. It is because

the differential-mode characteristic impedance is mostly affected by the space.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

433

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.4.2.4.1.3 Scc11 / Scc22

Scc11 / Scc22 represents the common-mode return loss of the differential transmission line. The smaller

of Scc11 / Scc22 indicates the transmission line has smaller return loss. Scc11 / Scc22 is tightly related to

the common-mode characteristic impedance of the differential line. The ideal differential line with Z0 = 50

Ω (Z0diff = 100 Ω) has Scc11 / Scc22 = 0, which is –∞ dB. Scc11 / Scc22 is recommended to be smaller

than the line below.

Intralane Scc11/Scc22

0

–10

–20

dB –30

–40

Frequency Scc 11/Scc22

0.1 GHz

> –40 dB

1 GHz

> –25 dB

–50

5 GHz

> –10 dB

–60 2

3

10

10

Frequency (GHz)

SWPS040-189

Figure A-28. Intralane Scc11/Scc22 Frequency-domain Specification

If the designed differential lines have higher Scc11 / Scc22 than the specification, the differential lines can

be improved by changing the power and ground nets around the lines. It is because the common-mode

characteristic impedance is mostly affected by the power and ground nets around.

A.4.2.4.1.4 Scd11, Scd12, Scd21, Scd22, Sdc11, Sdc12, Sdc21, Sdc22

Scd11, Scd12, Scd21, Scd22, Sdc11, Sdc12, Sdc21 and Sdc22 represent the mode-conversion factors

between the common-mode signal and the differential-mode signal. The lower number means that the

conversion is smaller. They are recommended to be smaller than the below line. If the designed

differential lines have higher mode-conversion factors than the specification, the differential lines can be

improved by improving the symmetry between the N and P lines of a differential pair. If the two lines are

perfectly symmetric, the mode-conversion factors will be 0, which is –∞ dB.

434

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Sdc12, Scd12, Scd11, Sdc11

0

–0.5

–1

–1.5

–2

–2.5

dB

–3

Frequency Sdc 11,Sdc 12, Sdc 21, Sdc 22

–3.5

Scd 11, Scd 12, Scd 21, Scd 22

0.1 GHz

>–35 dB

–4

1 GHz

>–35 dB

–4.5

5 GHz

> –20 dB

–5

0

0.5

1

1.5

2

2.5

3

3.5

4

4.5

5

Frequency (GHz)

SWPS040-190

Figure A-29. Intralane Scd11, Scd12, Sdc11, Sdc12 Frequency-domain Specification

A.4.2.4.2 Interlane Frequency-domain Specification

In this section, the interlane frequency-domain specification is described between differential lines. In the

interlane specification test, one line is chosen from a differential pair and the other line is chosen from

another differential pair, as shown in Figure A-30. Then, the S-parameters will be extracted from dc to 5

GHz with a 3D Maxwell Equation solver such as high-frequency structure simulator (HFSS) or equivalent,

and the frequency-domain behavior will be compared to the frequency-domain specification given here.

Since it is desired that the crosstalk between differential pairs be smaller, the differential-mode and

common-mode characteristics requirement is stricter than the intralane specification.

Differential pair 2

p1

p2

p3

p4

Differential pair 3

SWPS040-191

Figure A-30. Port Assignment for the Interlane Frequency-domain Specification

A.4.2.4.2.1 Sdd11 / Sdd22

Sdd11 / Sdd22 represents the differential-mode return loss of the two lines. The ideal condition for the

interlane specification is to place the two lines far away from each other not to have any crosstalk. Then,

the ideal interlane Sdd11 / Sdd22 = 0, which is –∞ dB. Sdd11 / Sdd22 is recommended to be smaller than

the below line.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

435

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Interlane Sdd11/Sdd22

0

–10

–20

dB –30

–40

Frequency Sdd 11/Sdd 22

0.1 GHz

> –40 dB

1 GHz

> –25 dB

–50

5 GHz

> –10 dB

–60 2

3

10

10

Frequency (GHz)

SWPS040-192

Figure A-31. Interlane Sdd11 / Sdd22 Frequency-domain Specification

If the designed differential lines have higher Sdd11 / Sdd22 than the specification, the differential lines can

be improved by two ways. One way is to adjust the space distance between the N and P lines of a

differential pair, and the other way is to put ground/power nets between the two lines to reduce the

crosstalk.

A.4.2.4.2.2 Scc11 / Scc22

Scc11 / Scc22 represents the common-mode return loss of the two lines. The ideal interlane Scc11 /

Scc22 =0, which is –∞ dB. Scc11 / Scc22 is recommended to be smaller than the below line. If the

designed differential lines have higher Scc11 / Scc22 than the specification, the differential lines can be

improved by putting ground/power nets between the two lines.

Interlane Scc11/Scc22

0

–10

–20

dB –30

–40

Frequency Scc11/Scc22

0.1 GHz

> –40 dB

1 GHz

> –25 dB

–50

5 GHz

> –10 dB

–60 2

3

10

10

Frequency (GHz)

SWPS040-193

Figure A-32. Interlane Scc11 / Scc22 Frequency-domain Specification

436

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

A.4.3 MIPI D-PHY PCB Guidelines in OMAP4

NOTE

The PCB general guidelines mentioned in this section are given for the transmission line

interconnect present on the OMAP board (between OMAP balls and a connector for

example).

For the PCB guidelines of the total interconnect (between TX balls and RX balls), you can

refer to the MIPI D-PHY specification v1.00.

The MIPI D-PHY signals include the CSI21, CSI22, DSI1_1, and DSI1_2 interfaces to or from the

OMAP4470. For more information regarding the MIPI-PHY signals and corresponding balls, see

Section 2.4, Signal Descriptions.

In next section, the PCB guidelines of the following six differential interfaces are presented.

•

CSI21 and CSI22 MIPI CSI-2 @ 1.0 Gbps

•

CSI21 and CSI22 MIPI CSI-2 @ 824 Mbps

•

CSI21 and CSI22 MIPI CSI-2 @ 800 Mbps

•

DSI1_1 and DSI1_2 MIPI DSI1 @ 900 Mbps

•

DSI1_1 and DSI1_2 MIPI DSI1 @ 824 Mbps

A.4.3.1

CSI21 and CSI22 MIPI CSI-2 @ 1 Gbps (Up to 3 Data Lanes, OPP100), @ 824 Mbps (Up to 4 Data

Lanes, OPP100), @ 800 Mbps (Up to 4 Data Lanes, OPP50) Device PCB Guidelines

CAUTION

If the skew degradation due to the interconnect (from the output transmitter ball to the

input receiver ball) between the clock and the data lanes is less than ±170 ps (instead of

±200 ps in the MIPI D-PHY specification), then 1 Gbps per data lane is achievable with

4 data lanes at OPP100 operating point. This must be met for an interconnect length

less than 10 cm.

NOTE

The CSI21 and CSI22 MIPI CSI-2 application timings are described in Section 5.5.1.1,

Camera Serial Interface (CSI2) (especially, the timing conditions are specified in the “Timing

Conditions” tables of this section).

First, the following PCB guidelines for CSI2 working up to 1.0 Gbps are presented based on the three-step

design and validation methodology described in Section A.4.2, Three-step Design and Validation Methodology for OMAP Boards.

For the design of the PCB differential lines on the OMAP board, the PCB designers need to keep in mind

the requirements of Step 1 and Step 2: the characteristic impedance must be 50 Ω, the total length must

be smaller than 100 mm, and the length mismatch requirements must be satisfied.

Then, after the PCB design is finished, the S-parameters of the PCB differential lines will be extracted with

a 3D Maxwell Equation Solver such as high-frequency structure simulator (HFSS) or equivalent, and

compared to the frequency-domain specification as outlined in Step 3 of design methodology. If the PCB

lines satisfy the frequency-domain spec, the design is done. Otherwise, the design needs to be improved.

A.4.3.1.1 Step 1: General Guidelines

The general guidelines for the PCB differential lines of CSI2 are given as:

•

Single-ended Z0 = 50 Ω

•

Total conductor length on OMAP board < 100 mm.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

437

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

In the step, the general rule of thumb for the space S = 2 * W is not designated (see Figure A-24). It is because although the S = 2 * W rule is a good rule of thumb, it is not always the best solution. The

electrical performance will be checked with the frequency-domain specification in Step 3. Even though the

designers does not follow the S = 2 * W rule, the differential lines are ok if the lines satisfy the frequency-

domain specification in Step 3.

A.4.3.1.2 Step 2: Length Mismatch Guidelines

A.4.3.1.2.1 Step 2: Length Mismatch Guidelines—CSI21 and CSI22 MIPI CSI-2 @ 1.0 Gbps

The guidelines of the length mismatch for CSI-2 are presented in Table A-8. The intralane length

mismatch must be less than 0.5 mm, and the interlane length mismatch must be less than 1.5 mm.

Table A-8. Length Mismatch Guidelines for CSI-2 @ 1.0 Gbps

PARAMETER

TYPICAL VALUE

UNIT

Operating speed

1000

Mbps

UI (bit time)

1000

ps

Intralane skew (UI / 300)

3

ps

Length between N and P traces

0.5

mm

Interlane skew (UI / 100)

10

ps

Length between pairs

1.5

mm

A.4.3.1.2.2 Step 2: Length Mismatch Guidelines—CSI21 and CSI22 MIPI CSI-2 @ 824 Mbps

The guidelines of the length mismatch for CSI-2 are presented in Table A-9.

Table A-9. Length Mismatch Guidelines for CSI-2 @ 824 Mbps

PARAMETER

TYPICAL VALUE

UNIT

Operating speed

824

Mbps

UI (bit time)

1213

ps

Intralane skew (UI / 300)

4

ps

Length between N and P traces

0.6

mm

Interlane skew (UI / 100)

12

ps

Length between pairs

1.8

mm

A.4.3.1.2.3 Step 2: Length Mismatch Guidelines—CSI21 and CSI22 MIPI CSI-2 @ 800 Mbps

The guidelines of the length mismatch for CSI-2 are presented in Table A-10. The intralane length mismatch must be less than 0.6 mm, and the interlane length mismatch must be less than 1.8 mm.

Table A-10. Length Mismatch Guidelines for CSI-2 @ 800 Mbps

PARAMETER

TYPICAL VALUE

UNIT

Operating speed

800

Mbps

UI (bit time)

1250

ps

Intralane skew (UI / 300)

4

ps

Length between N and P traces

0.6

mm

Interlane skew (UI / 100)

12

ps

Length between pairs

1.8

mm

438

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

A.4.3.1.3 Step 3: Frequency-domain Specification Guidelines

With the information in Step 1 and Step 2, the PCB designers can draw the PCB differential lines

satisfying the Step 1 and Step 2 requirements.

However, although the PCB designers draw the lines carefully, the lines can have poor electrical

performance due to many reasons.

The vertical connections such as vias and nonuniform line connection can degrade the electrical

performance of the differential lines. And the ground design around the lines can also affect the electrical

performance.

So, to ensure that the differential lines are well designed, the frequency-domain behavior must be

compared to the frequency-domain specification in Section A.4.2.4, Step 3: Frequency-domain

Specification Guidelines for OMAP Boards.

1. Intralane frequency-domain specification

–

Differential-mode characteristics: Sdd12, Sdd11 / Sdd22

–

Common-mode characteristics: Scc11/Scc22

–

Mode-conversion characteristics: Scd11, Scd12, Scd21, Scd22, Sdc11, Sdc12, Sdc21, Sdc22

2. Interlane frequency-domain specification

–

Differential-mode characteristics: Sdd11 / Sdd22

–

Common-mode characteristics: Scc11 / Scc22

A.4.3.2

DSI1_1 and DSI1_2 MIPI DSI1 @ 900 Mbps (Up to 3 Data Lanes), @ 824 Mbps (Up to 4 Data

Lanes) Device PCB Guideline

NOTE

The DSI1_1 and DSI1_2 MIPI DSI1 application timings are described in Section 5.5.2.3,

Display Serial Interface (DSI) (especially, the timing conditions specified in the “Timing

Conditions” tables of this section).

NOTE

If the skew degradation due to the total interconnect (from the transmitter ball to the receiver

ball) between the clock and the data lanes is less than ±192 ps (instead of ±222 ps in the

MIPI D-PHY specification) then 900 Mbps (450 MHz) per data lane is achievable with 4 data

lanes at OPP100 and OPP50 operating points.

In this section, the PCB guidelines for DSI1 working up to 900 Mbps are presented based on the three-

step design and validation methodology described on Section A.4.2, Three-step Design and Validation Methodology for OMAP Boards.

A.4.3.2.1 Step 1: General Guidelines

The general guidelines for the PCB differential lines of DSI1 are given as:

•

Single-ended Z0 = 50 Ω

•

Total conductor length on OMAP board < 100 mm.

In the step, the general rule of thumb for the space S = 2 * W is not designated (see Figure A-24). It is because although the S = 2 * W rule is a good rule of thumb, it is not always the best solution. The

electrical performance will be checked with the frequency-domain specification in Step 3. Even though the

designers does not follow the S = 2 * W rule, the differential lines are ok if the lines satisfy the frequency-

domain specification in Step 3.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

439

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.4.3.2.2 Step 2: Length Mismatch Guidelines

A.4.3.2.2.1 Step 2: Length Mismatch Guidelines—DSI1_1 and DSI1_2 MIPI DSI1 @ 900 Mbps

The guidelines of the length mismatch for DSI1 are presented in Table A-11.

Table A-11. Length Mismatch Guidelines for DSI1 @ 900 Mbps

PARAMETER

TYPICAL VALUE

UNIT

Operating speed

900

Mbps

UI (bit time)

1111

ps

Intralane skew (UI / 300)

3.7

ps

Length between N and P traces

0.55

mm

Interlane skew (UI / 100)

11.1

ps

Length between pairs

1.66

mm

A.4.3.2.2.2 Step 2: Length Mismatch Guidelines—DSI1_1 and DSI1_2 MIPI DSI1 @ 824 Mbps

The guidelines of the length mismatch for DSI1 are presented in Table A-12. The intralane length

mismatch must be less than 0.6 mm, and the interlane length mismatch must be less than 1.8 mm.

Table A-12. Length Mismatch Guidelines for DSI1 @ 824 Mbps

PARAMETER

TYPICAL VALUE

UNIT

Operating speed

824

Mbps

UI (bit time)

1213.59

ps

Intralane skew (UI / 300)

4

ps

Length between N and P traces

0.6

mm

Interlane skew (UI / 100)

12

ps

Length between pairs

1.8

mm

A.4.3.2.3 Step 3: Frequency-domain Specification Guidelines

The frequency-domain specification is given in Section A.4.2.4, Step 3: Frequency-domain Specification Guidelines for OMAP Boards.

A.4.4 USBA0 PHY Interface in OMAP4

The USBA0 interface DP and DM signals are the positive and negative signals from the USB transceiver

contained within the OMAP4470. These signals (DP or D+ (usba0_otg_dp) and DM or D–

(usba0_otg_dm)) are connected to the OMAP4470 on balls B5 and B4, respectively.

Section A.4.4.1 describes the USBA0 DP and DM PCB guidelines recommended for the OMAP4470

device.

A.4.4.1

USBA0 PHY PCB Guideline

The length of DP / DM traces measured between OMAP4 and the common mode choke must follow the

requirements detailed in Table A-13 to ensure that the reflections always hit the eye diagram at an optimum point in the unit interval.

440

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

NOTE

Distance between the common mode choke filter (ACM2012H in Figure A-33) and IEC ESD

protection (TPD4S012 in Figure A-33) device must be as short as possible: < 30 ps

Similarly, the distance between IEC ESD protection device (TPD4S012DRY in Figure A-33)

and the USB connector (Mini A-B receptacle in Figure A-33) must be as short as possible: <

30 ps

USB standard connector must be used (micro-AB or mini-AB)

USB grounds must be shorted to the board ground plane with minimum routing (only VIA

must be used to connect to ground plane to avoid loop creation and so to reduce

electromagnetic interference (EMI) effect.

Table A-13. USB Optimized Trace Length

PARAMETER

MIN

TYP

MAX

UNIT

DP and DM differential impedance

80

90

100

Ω

DP and DM individual impedance

45

49

Ω

Trace length delay for 1 mm

6.66

ps

Recommended intralane mismatch between DP

Distance

1

mm

and DM

Skew

6.66

ps

HS operating speed

480

Mbps

Unit interval (bit time)

2080

ps

Recommended board delay for optimum eye aperture between OMAP and CMF-ESD(1)

510

530

680

ps

Recommended distance between OMAP and CMF-ESD(2)

76.58

79.58

102.10

mm

(1) The board delay is the delay between DP and DM OMAP4 ball levels (usba0_otg_dp and usba0_otg_dm) and the common mode choke filter (CMF, ACM2012H).

For more information see Figure A-33, USB Implementation Proposal with TWL6032 PMIC.

(2) The board distance between the DP and DM OMAP ball level (usba0_otg_dp and usba0_otg_dm) and the common mode choke filter

(CMF, ACM2012H) is calculated based on the trace length delay for 1 mm (6.66 ps).

If the above recommended requirement are not possible on customer board, the following requirements

are also possible between the OMAP and the common mode choke. These values have been computed

to minimize the bad effect of the reflection on the eye diagram.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

441

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

Table A-14. USB Trace Length With N Multiple

PARAMETER

MIN

TYP

MAX

UNIT

Unit interval (480 Mbps)

2080

ps

Recommended board characteristics for optimum

N = 0

510

530

680

ps

eye aperture(1)(2)(3)

(Recommended Value)

N = 1

1550

1570

1720

ps

N = 2

2590

2610

2760

ps

N = 3

3630

3650

3800

ps

(1) The board delay is the delay between DP and DM OMAP ball levels (usba0_otg_dp and usba0_otg_dm) and the common mode choke

filter (CMF, ACM2012H). For more information see Figure A-33, USB Implementation Proposal with TWL6032 PMIC.

(2) The possible board delay value is calculated as follows:

N * ½ * UI + Optimum Board delay (530 ps), with N = 0, 1, 2, or 3.

(3) The board distance between the DP and DM OMAP ball level (usba0_otg_dp and usba0_otg_dm) and the common mode choke filter

(CMF, ACM2012H) is calculated based on the trace length delay for 1 mm (6.66 ps).

NOTE

Remember that the distance between the common mode choke filter (ACM2012H in

Figure A-33) and IEC ESD protection (TPD4S012 in Figure A-33) device must be as short as possible (< 30 ps).

Similarly, for the distance between IEC ESD protection device (TPD4S012DRY in Figure A-

33) and the USB connector (Mini A-B receptacle in Figure A-33) must be as short as possible (< 30 ps).

A.4.4.2

USBA0 PHY Implementation Example

Figure A-33 proposes an example of USBA0 PHY implementation with a TWL6032 PMIC and a

TPD4S012 component.

USB–OTG

OMAP

USB1 OTG

ACM2012H

DP

IO usba0_otg_dp

A-B

DN

IO usba0_otg_dm

Mini

receptacle

O

usba0_otg_ce

C

CFB_USB

CON_USB

120 Ø

4.7 µF

TWL6032

100 MHz

C

USB

EMI_USB

0.1 µF

P

VBUS_B[3:1]

I

ID

CHRG_DET_N_PROG

I

CH_EN

Power

TPD4S012

CVBUS_USB

VUSB PO

VUSB_3P3

P

vdda_usba0otg_3p3v

CHRG_SW_B[3:1]

PO

VBAT

LSW_USB

RSNS_USB

C

P

vssa_usba0otg_3p3v

CHRG_BOOT

BOOT_USB

PO

C

CHRG_CSIN

CSIN_USB

PI

CHRG_CSOUT PI

P

vdda_usba0otg_1p8v

CHRG_AUXPWR PI

P

CHRG_PMID_B[3:1]

C

P

vssa_usba0otg

AUXPWR_USB

C

P

CHRG_VREF

PMID_USB

CVREF_USB

LDO

VCXIO

P

VCXIO

BATTERY

O

VBAT

SWPS045-023

Figure A-33. USB Implementation Proposal with TWL6032 PMIC

442

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

A.4.4.3

ESD Implementation—USBA0 PHY

NOTE

For more information on system ESD, see Section A.2.4, System ESD Generic Guideline.

•

ESD: USB standard connector has 4 pins: DP and DM attached to OMAP4470 and ID and VBUS pins

attached to the TWL6032 PMIC IC device.

–

For DP and DM pins:

•

ESD protection device must be preferably an array with a low capacitance (≤ 1.0 pF typical) and

a low turn-on resistance (RDYN ≤ 1.2 Ω) while VBUS pin is designed to tolerate 20 V.

•

Common mode choke filter (CMF) must be placed between the ESD protection and the

OMAP4470 to minimize electromagnetic interference (EMI).

•

If CMF is implemented, no isolation resistor is required and system ESD is greatly strengthened.

•

DC series resistance of the CMF needs to be 1 Ω maximum. Common mode bandwidth (Scc21)

must not exceed 50 MHz.

–

For VBUS and ID pins:

•

For the VBUS pin, a broadband decoupling capacitor reduces noise in the VBUS power line. In

addition, a large decoupling capacitor will absorb the ESD pulse energy.

•

For the ID pin, a chip ferrite bead placed between the ESD protection and the PMIC is

recommended.

NOTE

System level ESD results (following IEC 61000-4-2 standard) are dependent on the

components being connected to the product.

Part numbers that are different than the reference board specification described in Table A-

15 are not assured to meet system level ESD requirements.

Table A-15. USB Component References

INTERFACE

DEVICE

SUPPLIER

PART NUMBER

USBPHY

TVS

TI

TPD4S012DRY

CMF

TDK

ACM2012H-900-2P

CFB

Murata

BLM15PD121SN1

C

Murata

[1 µF / 25V / 0603] GRM188R71E105KA12D

EMICAP

Murata

[0.1 µF / 16V ] NFM18PC104R1C3

A.4.5 HDMI Interface in OMAP4

NOTE

More information on HDMI is not available in the public domain.

NOTE

For more information on system ESD, see Section A.2.4, System ESD Generic Guideline.

A.5

Clock Guidelines

NOTE

For more information on system clocks, see Section 4, Clock Specifications.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

443

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.5.1 32-kHz Oscillator Routing

When designing the printed-circuit board:

•

Keep the crystal as close as possible to the crystal pins X1 and X2.

•

Keep the trace lengths short and small to reduce capacitor loading and prevent unwanted noise

pickup.

•

Place a guard ring around the crystal and tie the ring to ground to help isolate the crystal from

unwanted noise pickup.

•

Keep all signals out from beneath the crystal and the X1 and X2 pins to prevent noise coupling.

•

Finally, an additional local ground plane on an adjacent PCB layer can be added under the crystal to

shield it from unwanted pickup from traces on other layers of the board. This plane must be isolated

from the regular PCB ground plane and tied to the GND pin of the RTC. The plane mustn't be any

larger than the perimeter of the guard ring. Make sure that this ground plane doesn't contribute to

significant capacitance (a few pF) between the signal line and ground on the connections that run from

X1 and X2 to the crystal.

IC

Cap

X

Via to GND

1

Crystal

X

2

Cap

Local ground plane

SWPS040-196

Figure A-34. Slow Clock PCB Requirements

A.5.2 Oscillator Ground Connection

Although the impedance of a ground plane is low it is, of course, not zero. Therefore, any noise current in

the ground plane causes a voltage drop in the ground. If the two capacitors of the oscillator are connected

directly to the ground plane, the voltage drop in the red portion of the ground in Figure A-35 will be overlaid to the oscillator signals. If the noise related voltage drop is big enough, the oscillator may be

disturbed.

444

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

Device

Noise current

SWPS040-197

Figure A-35. Poor Oscillator Ground Connection

The overlay of ground noise may be avoided by providing an extra ground trace for the oscillator ground

as indicated in green in Figure A-36. Even in a multilayer PCB this is a powerful measure to improve the susceptibility of the oscillator.

Device

Noise current

SWPS040-198

Figure A-36. Optimized Oscillator Ground Connection

A.5.3 Electromagnetic Interference (EMI) Prevention in Clock Distribution

The following section gives a series of guidelines and methods to reduce EMI. Here are some of these

methods:

•

Place the clock drivers near the center of the PCB rather than at the periphery. A periphery location

increases the magnetic dipole moments.

•

For clock traces that are routed on the surface plane, to further reduce EMI, it is better to route parallel

ground traces on either side of the clock trace. However, it is even better to place the clock traces in

the layer in between ground and the Vcc plane.

•

Not use right angles or ‘T’ crosses. Right angles increase trace capacitance and also add an

impedance discontinuity that effect the signal degradation.

•

Impedance must be matched as closely as possible. Usually cases impedance mismatches cause

emissions. Signal integrity mainly depends on impedance matching.

•

Do not run long clock traces parallel to each other because they affect crosstalk that contributes to

EMI.

•

It is a good idea to ensure that the spacing between traces is at least equal to the trace width.

Copyright © 2012–2013, Texas Instruments Incorporated

OMAP4470 Processor Multimedia Device PCB Guideline

445

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

A.6

Ground Guidelines

A.6.1 Guard Ring on PCB Edges

The mayor advantage of a multilayer PCB with ground-plane is the ground return path below each and

every signal or power trace.

As shown in Figure A-37 the field lines of the signal return to PCB ground as long as an “infinite” ground is available.

Traces near the PCB-edges do not have this “infinite” ground and therefore may radiate more than others.

Thus signals (clocks) or power traces (core power) identified to be critical must not be routed in the vicinity

of PCB-edges, or, if not avoidable, must be accompanied by a guard ring on the PCB edge.

SWPS040-199

Figure A-37. Field Lines of a Signal Above Ground

Signal

Power

Ground

Signal

SWPS040-200

Figure A-38. Guard Ring Routing

The intention of the guard ring is that HF-energy, that otherwise would have been emitted from the PCB-

edge, is reflected back into the board where it partially will be absorbed. For this purpose ground traces on

the borders of all layers (including power layer) must be applied as shown in Figure A-38.

As these traces must have the same (HF–) potential as the ground plane they must be connected to the

ground plane at least every 10 mm.

A.6.2 Analog and Digital Ground

For the optimum solution, the AGND and the DGND planes must be connected together at the power

supply source in a same point. This ensures that both planes are at the same potential, while the transfer

of noise from the digital to the analog domain is minimized.

446

OMAP4470 Processor Multimedia Device PCB Guideline

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470





Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

B

Glossary

B.1

Glossary

AC or ac

Alternating Current

APLL

Analog Phase-Locked Loop

ARM

Advanced RISC Machine

ASIC

Application-Specific Integrated Circuit

BG

Bandgap

CAM

Parallel Camera Interface

CCP

Compact Camera Port

CDM

Charged Device Modem

cJTAG

Component Joint Test Action Group, IEEE 1149.1 Standard

CM

Clock Manager

CMOS

Complementary Metal Oxide Silicon

CSI

Camera Serial Interface

DAC

Digital-to-Analog Converter

DC or dc

Direct Current

DDR

Double Data Rate

DISPC

Display Controller

DLL

Delay-Locked Loop

DMA

Direct Memory Access

DMIC

Digital Microphone

DPLL

Digital Phase-Locked Loop

DSI

Display Serial Interface

DSS

Display Subsystem

eFuse

Electrical Fuse

EMIF

External Memory Interface

EMU

Emulation

ESD

Electrostatic Discharge

ESR

Equivalent series resistance

ETK

Embedded Trace kit

ETM

Embedded Trace Macrocell

FIR

Fast Infrared

FSR

Full-Scale Range

FSUSB

Full-Speed Universal Serial Bus

GP

General-Purpose

GPIN

General-Purpose Input

GPIO

General-Purpose Input Output

GPMC

General-Purpose Memory Controller

HBM

Human Body Model

HDMI

High-Definition Multimedia Interface

HDQ

High-Speed Data Queue

HDTV

High-Definition Television

HS

High speed or high security

HIS

High-speed Synchronous Interface

HSUSB

High-Speed Universal Serial Bus

HWDBG

Hardware Debug

HYS

Hysteresis

I2C

Inter-Integrated Circuit

Copyright © 2012–2013, Texas Instruments Incorporated

Glossary

447

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

www.ti.com

I2S

Inter IC Sound

IC

Integrated Circuit

ICE

In-Circuit Emulator

IEEE

Institute of Electrical and Electronics Engineers

IO

Input Output

IR

Infrared

IrDA

Infrared Data Association

ISP

Image Sensing Product

ITU

International Telecommunications Union

IVA

Image and Video Accelerator

JEDEC

Joint Electron Device Engineering Council

JPEG

Joint Photographic Experts Group (Image format)

JTAG

Joint Test Action Group, IEEE 1149.1 standard

LCD

Liquid-Crystal Display

LDO

Low Dropout

LJF

Left-Justified Format

LP

Low Power

LVCMOS

Low-Voltage CMOS

LVDS

Low-Voltage Differential Signaling

McBSP

Multichannel Buffered Serial Port

McSPI

Multichannel Serial Port Interface

MIPI®

Mobile Industry Processor Interface (MIPI® is a registered trademark of Mobile Industry Processor (MIPI)

Alliance.)

MIR

Medium Infrared

MMC

MultiMedia Card

MPU

Microprocessor Unit

MS-PRO

Memory Stick PRO

NA

Not Applicable

NAND

Not AND (Boolean Logic)

NOR

Not OR (Boolean Logic)

OMAP

Open Multimedia Applications Platform

PBGA

Plastic Ball Grid Array

PCB

Printed Circuit Board

PCM

Pulse Code Modulation

PDM

Pulse Density Modulation

PD

Pull Down

PHY

Physical Layer Controller

PLL

Phase-Locked Loop

PMIC

Power Management Integrated Circuit

POP

Package On Package

PU

Pull Up

QXGA

Quad eXtended Graphics Array

RAW

Raw (Image format)

RFBI

Remote Frame Buffer Interface

RGB

Red Green Blue (Image format)

RMS

Root Mean Square

RX

Receiver / Receive

SAP

TBD

SCL

Serial Clock: programmable serial clock used in the I2C interface (can be called also SCLK).

SDA

Serial Data: serial data bus in the I2C interface.

448

Glossary

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: OMAP4470

Public Version

OMAP4470

www.ti.com

SWPS048A – AUGUST 2012 – REVISED JANUARY 2013

SDI

Serial Display Interface

SDIO

Secure Digital Input Output

SDMMC

Secure Digital MultiMedia Card

SDR

Single Data Rate

SDRAM

Synchronous Dynamic Random Access Memory

SDRC

SDRAM Controller

SDTI

System Debug Trace Interface

SIM

Subscriber Identity Module

SIR

Slow Infrared

SMPS

Switching-Mode Power Supply

SPI

Serial Port Interface

SRAM

Synchronous Random Access Memory

SSI

Synchronous Serial Interface

STN

Super Twist Nematic (LCD Panel)

SYNC

Synchronous

SYS

System

TAP

Test Access Point

TBD

To Be Defined

TDM

Time Division Multiplexing

TFT

Thin Film Transistor (LCD Panel)

TLL

Transceiver-less Link Logic

TX

Transmitter / Transmit

UART

Universal Asynchronous Receiver Transmitter

ULPI

UTMI Low Pin Interface

USB

Universal Serial Bus

UTMI

USB2.0 Transceiver Macrocell Interface

WKUP

Wake-Up

YUV

Luminance + 2 Chrominance Difference Signals (PAL Y, Cr, Cb) Color Encoding

Copyright © 2012–2013, Texas Instruments Incorporated

Glossary

449

Submit Documentation Feedback

Product Folder Links: OMAP4470





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.

TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Applications

Audio

www.ti.com/audio

Automotive and Transportation

www.ti.com/automotive

Amplifiers

amplifier.ti.com

Communications and Telecom

www.ti.com/communications

Data Converters

dataconverter.ti.com

Computers and Peripherals

www.ti.com/computers

DLP® Products

www.dlp.com

Consumer Electronics

www.ti.com/consumer-apps

DSP

dsp.ti.com

Energy and Lighting

www.ti.com/energy

Clocks and Timers

www.ti.com/clocks

Industrial

www.ti.com/industrial

Interface

interface.ti.com

Medical

www.ti.com/medical

Logic

logic.ti.com

Security

www.ti.com/security

Power Mgmt

power.ti.com

Space, Avionics and Defense

www.ti.com/space-avionics-defense

Microcontrollers

microcontroller.ti.com

Video and Imaging

www.ti.com/video

RFID

www.ti-rfid.com

OMAP Applications Processors

www.ti.com/omap

TI E2E Community

e2e.ti.com

Wireless Connectivity

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2013, Texas Instruments Incorporated





Document Outline


WARNING: EXPORT NOTICE

Table of Contents

1  Introduction 1.1 About This Manual

1.2 OMAP4470 MIPI® Disclaimer

1.3 Trademarks

1.4 Community Resources

1.5 History





2 Terminal Description 2.1 Terminal Assignments

2.2 Ball Characteristics

2.3 Multiplexing Characteristics

2.4 Signal Descriptions 2.4.1 External Memory Interfaces 2.4.1.1 GPMC

2.4.1.2 LPDDR2





2.4.2 Video Interfaces 2.4.2.1 Camera

2.4.2.2 Display





2.4.3 Serial Communication Interfaces 2.4.3.1 HDQ/1-Wire

2.4.3.2 I2C

2.4.3.3 SmartReflex

2.4.3.4 McBSP

2.4.3.5 PDM

2.4.3.6 DMIC

2.4.3.7 McASP

2.4.3.8 SLIMbus

2.4.3.9 HSI

2.4.3.10 McSPI

2.4.3.11 UART

2.4.3.12 USB





2.4.4 Removable Media Interfaces 2.4.4.1 MMC/SDIO





2.4.5 Test Interfaces 2.4.5.1 JTAG

2.4.5.2 DPM

2.4.5.3 TPIU

2.4.5.4 STM

2.4.5.5 ATTILA





2.4.6 General-Purpose IOs

2.4.7 General-Purpose In

2.4.8 System and Miscellaneous 2.4.8.1 DM Timer

2.4.8.2 KeyPad

2.4.8.3 POP

2.4.8.4 System And Miscellaneous





2.4.9 Power Supplies





3 Electrical Characteristics 3.1 Absolute Maximum Ratings

3.2 Recommended Operating Conditions

3.3 DC Electrical Characteristics 3.3.1 GPMC DC Electrical Characteristics

3.3.2 LPDDR2 DC Electrical Characteristics

3.3.3 Camera DC Electrical Characteristics

3.3.4 Display DC Electrical Characteristics

3.3.5 HDQ/1-Wire DC Electrical Characteristics

3.3.6 I2C DC Electrical Characteristics

3.3.7 Audio McBSP / PDM / DMIC DC Electrical Characteristics

3.3.8 McSPI DC Electrical Characteristics

3.3.9 UART DC Electrical Characteristics

3.3.10 USB DC Electrical Characteristics

3.3.11 MMC/SDIO DC Electrical Characteristics

3.3.12 JTAG DC Electrical Characteristics

3.3.13 DPM DC Electrical Characteristics

3.3.14 Keypad DC Electrical Characteristics

3.3.15 System DC Electrical Characteristics





3.4 External Capacitors 3.4.1 Voltage Decoupling Capacitors 3.4.1.1 Core, MPU, IVA, Audio Voltage Decoupling

3.4.1.2 IO Voltage Decoupling

3.4.1.3 Analog Voltage Decoupling





3.4.2 Output Capacitors





3.5 Power-up, Power-down and Power-off Sequences 3.5.1 Power-Up Sequence

3.5.2 Power-Down Sequence

3.5.3 Power-Off Sequence





4 Clock Specifications 4.1 Input Clock Specifications 4.1.1 Input Clock Requirements

4.1.2 sys_32k CMOS Input Clock

4.1.3 fref_xtalin CMOS Input Clock 4.1.3.1 fref_xtal_in / fref_xtal_out External Crystal

4.1.3.2 fref_xtal_in Squarer Input Clock





4.1.4 fref_slicer_in Input Clock





4.2 Output Clocks Specifications 4.2.1 FREF Output Clocks





4.3 DPLLs, DLLs Specifications 4.3.1 DPLLs Characteristics

4.3.2 DLLs Characteristics

4.3.3 DPLLs and DLLs Noise Isolation





4.4 Internal 32-kHz Oscillator





5 Timing Requirements and Switching Characteristics 5.1 Timing Test Conditions

5.2 Interface Clock Specifications 5.2.1 Interface Clock Terminology

5.2.2 Interface Clock Frequency

5.2.3 Clock Jitter Specifications

5.2.4 Clock Duty Cycle Error





5.3 Timing Parameters

5.4 External Memory Interface 5.4.1 General-Purpose Memory Controller (GPMC) 5.4.1.1 GPMC/NOR Flash Interface—Synchronous Mode—58.25 MHz

5.4.1.2 GPMC/NOR Flash Interface—Synchronous Mode—100 MHz

5.4.1.3 GPMC/NOR Flash Interface—Synchronous Mode—66 MHz

5.4.1.4 GPMC/NOR Flash Interface—Asynchronous Mode

5.4.1.5 GPMC/NAND Flash Interface—Asynchronous Mode





5.4.2 External Memory Interface (EMIF) 5.4.2.1 EMIF—DDR Mode—400 MHz

5.4.2.2 EMIF—DDR Mode—466 MHz (Overdrive)





5.5 Multimedia Interfaces 5.5.1 Camera Interface 5.5.1.1 Camera Serial Interface (CSI2)

5.5.1.2 Camera Serial Interface (CCP2—CSI22)

5.5.1.3 Parallel Camera Interface (CPI)





5.5.2 Display Subsystem Interface 5.5.2.1 DSS—Display Controller (DISPC)

5.5.2.2 DSS—Remote Frame Buffer Interface (RFBI) Applications

5.5.2.3 Display Serial Interface (DSI1)

5.5.2.4 High Definition Multimedia Interface (HDMI)





5.6 Serial Communications Interfaces 5.6.1 Multichannel Buffered Serial Port (McBSP) 5.6.1.1 McBSP1, McBSP2, and McBSP3 Set#1

5.6.1.2 McBSP3—I2S/PCM

5.6.1.3 McBSP4—I2S/PCM





5.6.2 Multichannel Buffered Serial Port (McASP)

5.6.3 Multichannel Serial Port Interface (McSPI) 5.6.3.1 McSPI—MCSPI Interface in Transmit and Receive—Slave Mode

5.6.3.2 McSPI—McSPI Interface in Transmit and Receive—Master Mode





5.6.4 Digital Microphone (DMIC)

5.6.5 Multichannel Pulse Density Modulation (McPDM)

5.6.6 SlimBus 5.6.6.1 ABE SlimBus1, SlimBus2—SLIMBUS SDR 24.6 MHz

5.6.6.2 ABE SlimBus1, SlimBus2—SLIMBUS SDR 19.2 MHz





5.6.7 High-Speed Synchronous Interface (HSI) 5.6.7.1 High-Speed Synchronous Interface 1

5.6.7.2 High-Speed Synchronous Interface 2





5.6.8 Universal Serial Bus (USB) 5.6.8.1 Universal Serial Bus (USB)—USBA0

5.6.8.2 Universal Serial Bus (USB)—USBB1

5.6.8.3 Universal Serial Bus (USB)—USBB2





5.6.9 Inter-Integrated Circuit Interface (I2C) 5.6.9.1 I2C and SmartReflex—Standard and Fast Modes

5.6.9.2 I2C and SmartReflex—High-Speed Mode





5.6.10 HDQ / 1-Wire Interface (HDQ/1-Wire) 5.6.10.1 HDQ / 1-Wire—HDQ Mode

5.6.10.2 HDQ/1-Wire—1-Wire Mode





5.6.11 Universal Asynchronous Receiver Transmitter (UART) 5.6.11.1 UART3 IrDA





5.7 Removable Media Interfaces 5.7.1 Multimedia Memory Card and Secure Digital IO Card (SDMMC) 5.7.1.1 MMC/SD/SDIO 1 Interface

5.7.1.2 MMC/SD/SDIO 2 Interface

5.7.1.3 MMC/SD/SDIO 3, 4, and 5 Interfaces





5.8 Test Interfaces 5.8.1 Digital Processing Manager Interface (DPM) 5.8.1.1 Trace Port Interface Unit (TPIU)

5.8.1.2 System Trace Module Interface (STM)





5.8.2 JTAG Interface (JTAG) 5.8.2.1 JTAG—Free-Running Clock Mode

5.8.2.2 JTAG—Adaptive Clock Mode





5.8.3 cJTAG Interface (cJTAG)





6 Thermal Management 6.1 Package Thermal Characteristics

6.2 Temperature Sensor Recommendation 6.2.1 PCB Temperature Sensor

6.2.2 Junction Temperature Sensor





7 Package Characteristics 7.1 Device Nomenclature 7.1.1 Standard Package Symbolization

7.1.2 Device Naming Convention

7.1.3 SAP Part Number





7.2 Mechanical Data





A OMAP4470 Processor Multimedia Device PCB Guideline A.1 Introduction

A.2 Initial Requirements and Guidelines A.2.1 Introduction to the PCB Guidelines

A.2.2 PCB Power General Routing Guidelines A.2.2.1 Step 1: PCB Stack-up Guidelines

A.2.2.2 Step 2: Physical Layout Guidelines of the PDN

A.2.2.3 Step 3: Static IR Drop PDN Guidelines





A.2.3 Lumped and Distributed Resistance/IR Drop Analysis Methodology

A.2.4 System ESD Generic Guidelines A.2.4.1 IEC61000-4-2 Standard Overview—System ESD

A.2.4.2 Objective and Limitation of the Protection Strategy

A.2.4.3 Concept of Isolation Impedance

A.2.4.4 System ESD Generic PCB Guideline

A.2.4.5 Miscellaneous EMC Guidelines to Mitigate ESD Immunity





A.3 Single-Ended Interfaces A.3.1 General Routing Guidelines

A.3.2 Single-Ended PCB Guideline in OMAP4 A.3.2.1 OMAP4470 Single-Ended Interfaces—PCB Guideline

A.3.2.2 OMAP4470 Single-Ended Interfaces—OMAP4470 System ESD Guideline





A.4 Differential Interface PCB Guidelines A.4.1 General Routing Guidelines

A.4.2 Three-step Design and Validation Methodology for OMAP Boards A.4.2.1 Three-step Design and Validation Methodology—General Guidelines

A.4.2.2 Step 1: General Guidelines for OMAP Boards

A.4.2.3 Step 2: Length Mismatch Guidelines for OMAP Boards

A.4.2.4 Step 3: Frequency-domain Specification Guidelines for OMAP Boards





A.4.3 MIPI D-PHY PCB Guidelines in OMAP4 A.4.3.1 CSI21 and CSI22 MIPI CSI-2 @ 1 Gbps (Up to 3 Data Lanes, OPP100), @ 824 Mbps (Up to 4 Data Lanes, OPP100), @ 800 Mbps (Up to 4 Data Lanes, OPP50) Device PCB Guidelines

A.4.3.2 DSI1_1 and DSI1_2 MIPI DSI1 @ 900 Mbps (Up to 3 Data Lanes), @ 824 Mbps (Up to 4 Data Lanes) Device PCB Guideline





A.4.4 USBA0 PHY Interface in OMAP4 A.4.4.1 USBA0 PHY PCB Guideline

A.4.4.2 USBA0 PHY Implementation Example

A.4.4.3 ESD Implementation—USBA0 PHY





A.4.5 HDMI Interface in OMAP4





A.5 Clock Guidelines A.5.1 32-kHz Oscillator Routing

A.5.2 Oscillator Ground Connection

A.5.3 Electromagnetic Interference (EMI) Prevention in Clock Distribution





A.6 Ground Guidelines A.6.1 Guard Ring on PCB Edges

A.6.2 Analog and Digital Ground





B Glossary B.1 Glossary





Important Notices





