Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 24 09:14:09 2022
| Host         : DESKTOP-QFVTB2Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_AXIS_Interface_timing_summary_routed.rpt -pb UART_AXIS_Interface_timing_summary_routed.pb -rpx UART_AXIS_Interface_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_AXIS_Interface
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.330        0.000                      0                 4013        0.019        0.000                      0                 4013        4.020        0.000                       0                  1751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.330        0.000                      0                 4013        0.019        0.000                      0                 4013        4.020        0.000                       0                  1751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.122ns (21.135%)  route 4.187ns (78.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.176    10.634    ipBuff_dat
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[13]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.963    ipBuff_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.122ns (21.135%)  route 4.187ns (78.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.176    10.634    ipBuff_dat
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[21]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.963    ipBuff_dat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.122ns (21.135%)  route 4.187ns (78.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.176    10.634    ipBuff_dat
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[5]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.963    ipBuff_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.122ns (21.135%)  route 4.187ns (78.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.176    10.634    ipBuff_dat
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  ipBuff_dat_reg[6]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.963    ipBuff_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.122ns (21.746%)  route 4.038ns (78.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.027    10.484    ipBuff_dat
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[12]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.999    ipBuff_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.122ns (21.746%)  route 4.038ns (78.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.027    10.484    ipBuff_dat
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[14]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.999    ipBuff_dat_reg[14]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.122ns (21.746%)  route 4.038ns (78.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.027    10.484    ipBuff_dat
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[22]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.999    ipBuff_dat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.122ns (21.746%)  route 4.038ns (78.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          1.027    10.484    ipBuff_dat
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.522    14.945    ipClk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  ipBuff_dat_reg[4]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.169    14.999    ipBuff_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.122ns (21.902%)  route 4.001ns (78.098%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          0.990    10.448    ipBuff_dat
    SLICE_X9Y58          FDRE                                         r  ipBuff_dat_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.523    14.946    ipClk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  ipBuff_dat_reg[10]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.964    ipBuff_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Valid]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipBuff_dat_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.122ns (21.902%)  route 4.001ns (78.098%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.722     5.325    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  packetiser/opRxStream_reg[Valid]/Q
                         net (fo=40, routed)          1.554     7.396    packetiser/RxPkt[Valid]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  packetiser/byte_cnt[3]_i_10/O
                         net (fo=1, routed)           0.846     8.366    packetiser/byte_cnt[3]_i_10_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.153     8.519 r  packetiser/byte_cnt[3]_i_5/O
                         net (fo=2, routed)           0.611     9.131    packetiser/byte_cnt[3]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.327     9.458 r  packetiser/ipBuff_dat[31]_i_1/O
                         net (fo=32, routed)          0.990    10.448    ipBuff_dat
    SLICE_X9Y58          FDRE                                         r  ipBuff_dat_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.523    14.946    ipClk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  ipBuff_dat_reg[1]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.964    ipBuff_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.121%)  route 0.179ns (55.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.642     1.562    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X11Y48         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[3]/Q
                         net (fo=1, routed)           0.179     1.882    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/D[3]
    SLICE_X8Y53          SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.846     2.011    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/aclk
    SLICE_X8Y53          SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism             -0.250     1.760    
    SLICE_X8Y53          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.862    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.679%)  route 0.220ns (57.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.641     1.561    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X8Y44          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]/Q
                         net (fo=1, routed)           0.220     1.945    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X0Y8          RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.958     2.123    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.915    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.642     1.562    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X9Y47          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[22]/Q
                         net (fo=1, routed)           0.106     1.809    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/dina[22]
    RAMB18_X0Y18         RAMB18E1                                     r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.958     2.123    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.504     1.619    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.774    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.916%)  route 0.227ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.641     1.561    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X8Y44          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]/Q
                         net (fo=1, routed)           0.227     1.952    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X0Y8          RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.958     2.123    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.915    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.270%)  route 0.170ns (54.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.642     1.562    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X11Y49         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[24]/Q
                         net (fo=1, routed)           0.170     1.873    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[24]_0[24]
    SLICE_X9Y51          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.847     2.012    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/aclk
    SLICE_X9Y51          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[24]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.075     1.836    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.403%)  route 0.252ns (60.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.640     1.560    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X10Y42         FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]/Q
                         net (fo=1, routed)           0.252     1.976    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y7          RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.956     2.121    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.638    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.934    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.129%)  route 0.179ns (55.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.642     1.562    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X11Y49         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[3]/Q
                         net (fo=1, routed)           0.179     1.881    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[24]_0[3]
    SLICE_X9Y52          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.847     2.012    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/aclk
    SLICE_X9Y52          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[3]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.071     1.832    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/gated_incr_regs[3].ff/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.309ns (62.371%)  route 0.186ns (37.629%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.576     1.495    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/aclk
    SLICE_X10Y50         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=2, routed)           0.186     1.830    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.161     1.991 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.991    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/q_asy[3]
    SLICE_X9Y49          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/gated_incr_regs[3].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.917     2.082    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/aclk
    SLICE_X9Y49          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/gated_incr_regs[3].ff/C
                         clock pessimism             -0.250     1.831    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.105     1.936    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/has_rounding.rounder_imag/gated_incr_regs[3].ff
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.641     1.561    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/aclk
    SLICE_X9Y44          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[14]/Q
                         net (fo=1, routed)           0.113     1.815    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[40]
    SLICE_X8Y43          SRL16E                                       r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.916     2.081    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X8Y43          SRL16E                                       r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/CLK
                         clock pessimism             -0.504     1.577    
    SLICE_X8Y43          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.760    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.574     1.493    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/aclk
    SLICE_X15Y57         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[6]/Q
                         net (fo=1, routed)           0.056     1.690    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/D[6]
    SLICE_X14Y57         SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.845     2.010    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/aclk
    SLICE_X14Y57         SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X14Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.623    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ipClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23  input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23  input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y56   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packetiser/UART_Inst/opTx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opUART_Tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 4.073ns (38.482%)  route 6.512ns (61.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.899     5.502    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X2Y43          FDSE                                         r  packetiser/UART_Inst/opTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDSE (Prop_fdse_C_Q)         0.518     6.020 r  packetiser/UART_Inst/opTx_reg/Q
                         net (fo=1, routed)           6.512    12.531    opUART_Tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    16.087 r  opUART_Tx_OBUF_inst/O
                         net (fo=0)                   0.000    16.087    opUART_Tx
    D4                                                                r  opUART_Tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.009ns (50.650%)  route 3.906ns (49.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[2]/Q
                         net (fo=1, routed)           3.906     9.864    opLED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.417 r  opLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.417    opLED[2]
    J13                                                               r  opLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.991ns (54.550%)  route 3.325ns (45.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[1]/Q
                         net (fo=1, routed)           3.325     9.284    opLED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.819 r  opLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.819    opLED[1]
    K15                                                               r  opLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 3.976ns (55.885%)  route 3.139ns (44.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[0]/Q
                         net (fo=1, routed)           3.139     9.098    opLED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.618 r  opLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.618    opLED[0]
    H17                                                               r  opLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 4.008ns (58.551%)  route 2.837ns (41.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  opLED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[4]/Q
                         net (fo=1, routed)           2.837     8.796    opLED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.348 r  opLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.348    opLED[4]
    R18                                                               r  opLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 4.007ns (59.031%)  route 2.781ns (40.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  opLED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[3]/Q
                         net (fo=1, routed)           2.781     8.739    opLED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.290 r  opLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.290    opLED[3]
    N14                                                               r  opLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 4.010ns (62.003%)  route 2.458ns (37.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.899     5.502    ipClk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  opLED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  opLED_reg[9]/Q
                         net (fo=1, routed)           2.458     8.415    opLED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.970 r  opLED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.970    opLED[9]
    T15                                                               r  opLED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.420ns  (logic 4.149ns (64.628%)  route 2.271ns (35.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.419     5.922 r  opLED_reg[7]/Q
                         net (fo=1, routed)           2.271     8.193    opLED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.730    11.923 r  opLED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.923    opLED[7]
    U16                                                               r  opLED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.407ns  (logic 4.139ns (64.597%)  route 2.268ns (35.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.419     5.922 r  opLED_reg[8]/Q
                         net (fo=1, routed)           2.268     8.190    opLED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.720    11.909 r  opLED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.909    opLED[8]
    V16                                                               r  opLED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 4.011ns (63.957%)  route 2.260ns (36.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[6]/Q
                         net (fo=1, routed)           2.260     8.219    opLED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.774 r  opLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.774    opLED[6]
    U17                                                               r  opLED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opLED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.394ns (75.919%)  route 0.442ns (24.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  opLED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[10]/Q
                         net (fo=1, routed)           0.442     2.174    opLED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.427 r  opLED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.427    opLED[10]
    U14                                                               r  opLED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.410ns (74.624%)  route 0.480ns (25.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  opLED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[15]/Q
                         net (fo=1, routed)           0.480     2.212    opLED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.481 r  opLED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.481    opLED[15]
    V11                                                               r  opLED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.393ns (70.745%)  route 0.576ns (29.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.670     1.590    ipClk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  opLED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  opLED_reg[5]/Q
                         net (fo=1, routed)           0.576     2.307    opLED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.560 r  opLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.560    opLED[5]
    V17                                                               r  opLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.397ns (70.535%)  route 0.583ns (29.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[6]/Q
                         net (fo=1, routed)           0.583     2.315    opLED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.571 r  opLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.571    opLED[6]
    U17                                                               r  opLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.429ns (70.671%)  route 0.593ns (29.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     1.719 r  opLED_reg[8]/Q
                         net (fo=1, routed)           0.593     2.312    opLED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.301     3.613 r  opLED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.613    opLED[8]
    V16                                                               r  opLED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.438ns (71.011%)  route 0.587ns (28.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     1.719 r  opLED_reg[7]/Q
                         net (fo=1, routed)           0.587     2.306    opLED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.310     3.616 r  opLED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.616    opLED[7]
    U16                                                               r  opLED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.396ns (68.012%)  route 0.657ns (31.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.670     1.590    ipClk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  opLED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  opLED_reg[9]/Q
                         net (fo=1, routed)           0.657     2.387    opLED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.642 r  opLED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.642    opLED[9]
    T15                                                               r  opLED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.392ns (63.432%)  route 0.803ns (36.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  opLED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[3]/Q
                         net (fo=1, routed)           0.803     2.535    opLED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.786 r  opLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.786    opLED[3]
    N14                                                               r  opLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.393ns (63.234%)  route 0.810ns (36.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  opLED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[4]/Q
                         net (fo=1, routed)           0.810     2.542    opLED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.794 r  opLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.794    opLED[4]
    R18                                                               r  opLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.362ns (60.383%)  route 0.894ns (39.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[0]/Q
                         net (fo=1, routed)           0.894     2.626    opLED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.847 r  opLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.847    opLED[0]
    H17                                                               r  opLED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.151ns  (logic 1.659ns (16.343%)  route 8.492ns (83.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.714    10.151    packetiser_n_0
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.769     5.191    ipClk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[29]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.151ns  (logic 1.659ns (16.343%)  route 8.492ns (83.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.714    10.151    packetiser_n_0
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.769     5.191    ipClk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[37]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.151ns  (logic 1.659ns (16.343%)  route 8.492ns (83.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.714    10.151    packetiser_n_0
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.769     5.191    ipClk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[45]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.151ns  (logic 1.659ns (16.343%)  route 8.492ns (83.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.714    10.151    packetiser_n_0
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.769     5.191    ipClk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  tx_smpl_reg[53]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.659ns (16.519%)  route 8.384ns (83.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.606    10.043    packetiser_n_0
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.691     5.113    ipClk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[31]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.659ns (16.519%)  route 8.384ns (83.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.606    10.043    packetiser_n_0
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.691     5.113    ipClk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[39]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.659ns (16.519%)  route 8.384ns (83.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.606    10.043    packetiser_n_0
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.691     5.113    ipClk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[47]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.659ns (16.519%)  route 8.384ns (83.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.606    10.043    packetiser_n_0
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.691     5.113    ipClk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  tx_smpl_reg[55]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            opBuff_rd_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.659ns (16.568%)  route 8.354ns (83.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.576    10.013    packetiser_n_0
    SLICE_X6Y40          FDRE                                         r  opBuff_rd_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.768     5.190    ipClk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  opBuff_rd_addr_reg[2]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            tx_smpl_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.778ns  (logic 1.659ns (16.968%)  route 8.119ns (83.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          3.778     5.285    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.152     5.437 r  packetiser/UART_Inst/FSM_sequential_tx_packet[1]_i_1/O
                         net (fo=183, routed)         4.340     9.778    packetiser_n_0
    SLICE_X11Y40         FDRE                                         r  tx_smpl_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.691     5.113    ipClk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  tx_smpl_reg[32]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Valid]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.420%)  route 1.415ns (81.580%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.415     1.690    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.735 r  packetiser/UART_Inst/opRxStream[Valid]_i_1/O
                         net (fo=1, routed)           0.000     1.735    packetiser/UART_Inst_n_25
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.875     2.040    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[SoP]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.320ns (18.409%)  route 1.416ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.416     1.691    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.736 r  packetiser/UART_Inst/opRxStream[SoP]_i_1/O
                         net (fo=1, routed)           0.000     1.736    packetiser/UART_Inst_n_24
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[SoP]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.875     2.040    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  packetiser/opRxStream_reg[SoP]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.320ns (17.774%)  route 1.478ns (82.226%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.126     1.798    packetiser/UART_Inst_n_20
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[0]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.320ns (17.774%)  route 1.478ns (82.226%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.126     1.798    packetiser/UART_Inst_n_20
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[1]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.320ns (17.774%)  route 1.478ns (82.226%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.126     1.798    packetiser/UART_Inst_n_20
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[2]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.320ns (17.774%)  route 1.478ns (82.226%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.126     1.798    packetiser/UART_Inst_n_20
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  packetiser/rx_len_reg[5]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.764%)  route 1.479ns (82.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.127     1.799    packetiser/UART_Inst_n_20
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[3]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.764%)  route 1.479ns (82.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.127     1.799    packetiser/UART_Inst_n_20
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[4]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.764%)  route 1.479ns (82.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.127     1.799    packetiser/UART_Inst_n_20
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[6]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/rx_len_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.320ns (17.764%)  route 1.479ns (82.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.353     1.628    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.673 r  packetiser/UART_Inst/rx_len[7]_i_1/O
                         net (fo=8, routed)           0.127     1.799    packetiser/UART_Inst_n_20
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  packetiser/rx_len_reg[7]/C





