!PADS-POWERPCB-V2007.0-MILS!

*PART*
U15 5VSX95T@BGA1136C100P34X34_3500X3500X340
J14 10PIN_IOHEADER@J_10IO_TBD
J22 14-PIN_JTAG@CON7X2_87832_P2_H11_SMD
J24 14-PIN_JTAG@CON7X2_87832_P2_H11_SMD
R55 0402WGF0271TIE@RESC1005X40N
R304 0402WGF0271TIE@RESC1005X40N
R99 0402WGF499JT1E@RESC1005X40N
R100 0402WGF499JT1E@RESC1005X40N
R97 0402WGF0512T1E@RESC1005X40N
R98 0402WGF0512T1E@RESC1005X40N
U4 ADCMP605@QFN50P300X300X100-13N
U5 ADCMP605@QFN50P300X300X100-13N
U61 ADM3101E@QFN50P300X300X100-13N
U25 ADR03@SOIC127P600X175-8N
L5 BLM31PG330SN1PK@INDC3216X130N
L6 BLM31PG330SN1PK@INDC3216X130N
L7 BLM31PG330SN1PK@INDC3216X130N
L14 BLM31PG330SN1PK@INDC3216X130N
L15 BLM31PG330SN1PK@INDC3216X130N
L16 BLM31PG330SN1PK@INDC3216X130N
Q4 BSS138@SOT95P240X110-3N
Q5 BSS138@SOT95P240X110-3N
Q6 BSS138@SOT95P240X110-3N
Q7 BSS138@SOT95P240X110-3N
Q8 BSS138@SOT95P240X110-3N
C21 C@CAPC1005X55N
C22 C@CAPC1005X55N
C554 C@CAPC1005X55N
C555 C@CAPC1005X55N
C553 C@CAPC1608X90N
C7 C@CAPC2012X135N
C8 C@CAPC2012X135N
C9 C@CAPC2012X135N
C23 C@CAPC2012X135N
C24 C@CAPC2012X135N
C25 C@CAPC2012X135N
C26 C@CAPC2012X135N
C27 C@CAPC2012X135N
C28 C@CAPC2012X135N
C29 C@CAPC2012X135N
C30 C@CAPC2012X135N
C31 C@CAPC2012X135N
C120 C@CAPC2012X135N
C122 C@CAPC2012X135N
C124 C@CAPC2012X135N
C153 C@CAPC2012X135N
C154 C@CAPC2012X135N
C155 C@CAPC2012X135N
C156 C@CAPC2012X135N
C157 C@CAPC2012X135N
C163 C@CAPC2012X135N
C172 C@CAPC2012X135N
C174 C@CAPC2012X135N
C176 C@CAPC2012X135N
C180 C@CAPC2012X135N
C273 C@CAPC2012X135N
C274 C@CAPC2012X135N
C281 C@CAPC2012X135N
C282 C@CAPC2012X135N
C283 C@CAPC2012X135N
C284 C@CAPC2012X135N
C550 C@CAPC2012X140N
C117 C@CAPC3225X220N
C418 C@CAPC3225X220N
C421 C@CAPC3225X220N
C422 C@CAPC3225X220N
C425 C@CAPC3225X220N
C426 C@CAPC3225X220N
C549 C@CAPC3225X220N
C551 C@CAPC3225X220N
C552 C@CAPC3225X220N
C484 CAP0805_135@CAPC2012X130N
C485 CAP0805_135@CAPC2012X130N
C498 CAP0805_135@CAPC2012X130N
C499 CAP0805_135@CAPC2012X130N
C500 CAP0805_135@CAPC2012X130N
C547 CAP0805_135@CAPC2012X130N
C548 CAP0805_135@CAPC2012X130N
C58 CAP0805_135@CAPC2012X135N
C459 CAP0805_135@CAPC2012X135N
C467 CAP0805_135@CAPC2012X135N
C595 CAP0805_135@CAPC2012X135N
C59 CAP1210_220@CAPC3225X220N
C60 CAP1210_220@CAPC3225X220N
C84 CAP1210_220@CAPC3225X220N
C270 CAP1210_220@CAPC3225X220N
C271 CAP1210_220@CAPC3225X220N
C456 CAP1210_220@CAPC3225X220N
C457 CAP1210_220@CAPC3225X220N
C458 CAP1210_220@CAPC3225X220N
C464 CAP1210_220@CAPC3225X220N
C465 CAP1210_220@CAPC3225X220N
C466 CAP1210_220@CAPC3225X220N
C596 CAP1210_220@CAPC3225X220N
C597 CAP1210_220@CAPC3225X220N
C598 CAP1210_220@CAPC3225X220N
C539 CAPC1005X55N@CAPC1005X55N
CP1 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP2 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP3 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP4 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP5 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP6 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP7 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP8 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP9 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP10 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP11 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP12 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP13 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP14 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP15 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP16 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP17 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP18 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP19 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP20 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP21 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP22 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP23 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP24 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP25 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP26 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP27 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP28 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP29 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP30 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP31 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP32 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP33 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP34 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP35 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP36 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP37 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP38 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP39 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP40 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP41 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP42 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP43 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP44 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP45 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP46 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP47 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP48 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP49 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP50 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP51 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
CP52 CAPCAF50P125X200X100@CAPCAF50P125X200X100-8N
C501 CAPMP7343X4_30@CAPMP7343X430N
C502 CAPMP7343X4_30@CAPMP7343X430N
C503 CAPMP7343X4_30@CAPMP7343X430N
C538 CAPMP7343X310N@CAPMP7343X310N
C608 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C609 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C610 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C611 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C730 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C731 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C732 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C733 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C735 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C737 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C739 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C740 CAPT_100UF_3528_6R3V_10%_LXXXX@CAPMP3528X210N
C1 CAPT_220UF_D7343_10V_10%_L0050@CAPMP7343X310N
C47 CAP_2R2UF_0805_25V_10%_X7R@CAPC2012X140N
C148 CAP_10NF_0402_25V_10%_X7R@CAPC1005X55N
C616 CAP_10NF_0402_25V_10%_X7R@CAPC1005X55N
C617 CAP_10NF_0402_25V_10%_X7R@CAPC1005X55N
C618 CAP_10NF_0402_25V_10%_X7R@CAPC1005X55N
C619 CAP_10NF_0402_25V_10%_X7R@CAPC1005X55N
C48 CAP_18PF_0402_25V_10%_COG@CAPC1005X55N
C49 CAP_18PF_0402_25V_10%_COG@CAPC1005X55N
C51 CAP_18PF_0402_25V_10%_COG@CAPC1005X55N
C52 CAP_18PF_0402_25V_10%_COG@CAPC1005X55N
C2 CAP_22UF_1210_16V_10%_X5R@CAPC3225X279N
C3 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C4 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C53 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C54 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C149 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C150 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C151 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C152 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C192 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C193 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C194 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C195 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C196 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C197 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C198 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C199 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C604 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C605 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C606 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C607 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C615 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C621 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C622 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C623 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C624 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C625 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C626 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C627 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C629 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C630 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C631 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C632 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C634 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C636 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C637 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C638 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C639 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C640 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C641 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C642 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C643 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C644 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C645 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C647 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C648 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C649 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C650 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C651 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C652 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C653 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C654 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C655 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C656 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C657 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C658 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C659 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C660 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C661 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C662 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C664 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C665 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C666 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C667 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C668 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C669 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C670 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C671 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C672 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C673 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C674 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C675 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C677 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C678 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C679 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C680 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C681 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C682 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C683 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C684 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C686 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C687 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C688 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C689 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C690 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C691 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C692 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C693 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C694 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C695 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C696 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C697 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C698 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C699 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C700 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C702 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C704 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C705 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C706 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C707 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C708 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C709 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C710 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C711 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C712 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C713 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C714 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C715 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C716 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C717 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C718 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C719 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C720 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C722 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C723 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C724 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C725 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C726 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C729 CAP_100NF_0402_16V_10%_X7R@CAPC1005X55N
C744 CAP_470PF_0402_25V_10%_X7R@CAPC1005X55N
C745 CAP_470PF_0402_25V_10%_X7R@CAPC1005X55N
C746 CAP_470PF_0402_25V_10%_X7R@CAPC1005X55N
C747 CAP_470PF_0402_25V_10%_X7R@CAPC1005X55N
C401 CAP_POL@CAPAE1050X1270N
C403 CAP_POL@CAPAE1050X1270N
C404 CAP_POL@CAPAE1050X1270N
C409 CAP_POL@CAPAE1050X1270N
C412 CAP_POL@CAPAE1050X1270N
C545 CAP_POL@CAPMP7343X310N
C413 CAP_POL@CAPMP7343X410N
C104 CAP_POL@CAPMP7343X430N
C105 CAP_POL@CAPMP7343X430N
C400 CAP_POL@CAPMP7343X430N
C402 CAP_POL@CAPMP7343X430N
C405 CAP_POL@CAPMP7343X430N
C410 CAP_POL@CAPMP7343X430N
C455 CHIPCAP0402@CAPC1005X55N
C461 CHIPCAP0402@CAPC1005X55N
C462 CHIPCAP0402@CAPC1005X55N
C463 CHIPCAP0402@CAPC1005X55N
C10 CHIPCAP0402X0_5@CAPC1005X55N
C11 CHIPCAP0402X0_5@CAPC1005X55N
C12 CHIPCAP0402X0_5@CAPC1005X55N
C18 CHIPCAP0402X0_5@CAPC1005X55N
C19 CHIPCAP0402X0_5@CAPC1005X55N
C33 CHIPCAP0402X0_5@CAPC1005X55N
C34 CHIPCAP0402X0_5@CAPC1005X55N
C35 CHIPCAP0402X0_5@CAPC1005X55N
C36 CHIPCAP0402X0_5@CAPC1005X55N
C37 CHIPCAP0402X0_5@CAPC1005X55N
C38 CHIPCAP0402X0_5@CAPC1005X55N
C39 CHIPCAP0402X0_5@CAPC1005X55N
C40 CHIPCAP0402X0_5@CAPC1005X55N
C41 CHIPCAP0402X0_5@CAPC1005X55N
C42 CHIPCAP0402X0_5@CAPC1005X55N
C43 CHIPCAP0402X0_5@CAPC1005X55N
C44 CHIPCAP0402X0_5@CAPC1005X55N
C45 CHIPCAP0402X0_5@CAPC1005X55N
C61 CHIPCAP0402X0_5@CAPC1005X55N
C62 CHIPCAP0402X0_5@CAPC1005X55N
C63 CHIPCAP0402X0_5@CAPC1005X55N
C64 CHIPCAP0402X0_5@CAPC1005X55N
C65 CHIPCAP0402X0_5@CAPC1005X55N
C66 CHIPCAP0402X0_5@CAPC1005X55N
C67 CHIPCAP0402X0_5@CAPC1005X55N
C76 CHIPCAP0402X0_5@CAPC1005X55N
C77 CHIPCAP0402X0_5@CAPC1005X55N
C78 CHIPCAP0402X0_5@CAPC1005X55N
C79 CHIPCAP0402X0_5@CAPC1005X55N
C85 CHIPCAP0402X0_5@CAPC1005X55N
C86 CHIPCAP0402X0_5@CAPC1005X55N
C87 CHIPCAP0402X0_5@CAPC1005X55N
C92 CHIPCAP0402X0_5@CAPC1005X55N
C93 CHIPCAP0402X0_5@CAPC1005X55N
C94 CHIPCAP0402X0_5@CAPC1005X55N
C96 CHIPCAP0402X0_5@CAPC1005X55N
C98 CHIPCAP0402X0_5@CAPC1005X55N
C100 CHIPCAP0402X0_5@CAPC1005X55N
C101 CHIPCAP0402X0_5@CAPC1005X55N
C102 CHIPCAP0402X0_5@CAPC1005X55N
C114 CHIPCAP0402X0_5@CAPC1005X55N
C115 CHIPCAP0402X0_5@CAPC1005X55N
C116 CHIPCAP0402X0_5@CAPC1005X55N
C118 CHIPCAP0402X0_5@CAPC1005X55N
C119 CHIPCAP0402X0_5@CAPC1005X55N
C121 CHIPCAP0402X0_5@CAPC1005X55N
C123 CHIPCAP0402X0_5@CAPC1005X55N
C125 CHIPCAP0402X0_5@CAPC1005X55N
C126 CHIPCAP0402X0_5@CAPC1005X55N
C127 CHIPCAP0402X0_5@CAPC1005X55N
C128 CHIPCAP0402X0_5@CAPC1005X55N
C129 CHIPCAP0402X0_5@CAPC1005X55N
C130 CHIPCAP0402X0_5@CAPC1005X55N
C131 CHIPCAP0402X0_5@CAPC1005X55N
C132 CHIPCAP0402X0_5@CAPC1005X55N
C133 CHIPCAP0402X0_5@CAPC1005X55N
C134 CHIPCAP0402X0_5@CAPC1005X55N
C135 CHIPCAP0402X0_5@CAPC1005X55N
C136 CHIPCAP0402X0_5@CAPC1005X55N
C137 CHIPCAP0402X0_5@CAPC1005X55N
C158 CHIPCAP0402X0_5@CAPC1005X55N
C159 CHIPCAP0402X0_5@CAPC1005X55N
C160 CHIPCAP0402X0_5@CAPC1005X55N
C161 CHIPCAP0402X0_5@CAPC1005X55N
C162 CHIPCAP0402X0_5@CAPC1005X55N
C181 CHIPCAP0402X0_5@CAPC1005X55N
C182 CHIPCAP0402X0_5@CAPC1005X55N
C200 CHIPCAP0402X0_5@CAPC1005X55N
C201 CHIPCAP0402X0_5@CAPC1005X55N
C202 CHIPCAP0402X0_5@CAPC1005X55N
C203 CHIPCAP0402X0_5@CAPC1005X55N
C204 CHIPCAP0402X0_5@CAPC1005X55N
C205 CHIPCAP0402X0_5@CAPC1005X55N
C206 CHIPCAP0402X0_5@CAPC1005X55N
C207 CHIPCAP0402X0_5@CAPC1005X55N
C208 CHIPCAP0402X0_5@CAPC1005X55N
C209 CHIPCAP0402X0_5@CAPC1005X55N
C210 CHIPCAP0402X0_5@CAPC1005X55N
C211 CHIPCAP0402X0_5@CAPC1005X55N
C214 CHIPCAP0402X0_5@CAPC1005X55N
C216 CHIPCAP0402X0_5@CAPC1005X55N
C217 CHIPCAP0402X0_5@CAPC1005X55N
C218 CHIPCAP0402X0_5@CAPC1005X55N
C219 CHIPCAP0402X0_5@CAPC1005X55N
C221 CHIPCAP0402X0_5@CAPC1005X55N
C222 CHIPCAP0402X0_5@CAPC1005X55N
C224 CHIPCAP0402X0_5@CAPC1005X55N
C228 CHIPCAP0402X0_5@CAPC1005X55N
C229 CHIPCAP0402X0_5@CAPC1005X55N
C230 CHIPCAP0402X0_5@CAPC1005X55N
C231 CHIPCAP0402X0_5@CAPC1005X55N
C232 CHIPCAP0402X0_5@CAPC1005X55N
C233 CHIPCAP0402X0_5@CAPC1005X55N
C234 CHIPCAP0402X0_5@CAPC1005X55N
C235 CHIPCAP0402X0_5@CAPC1005X55N
C236 CHIPCAP0402X0_5@CAPC1005X55N
C237 CHIPCAP0402X0_5@CAPC1005X55N
C238 CHIPCAP0402X0_5@CAPC1005X55N
C257 CHIPCAP0402X0_5@CAPC1005X55N
C258 CHIPCAP0402X0_5@CAPC1005X55N
C259 CHIPCAP0402X0_5@CAPC1005X55N
C260 CHIPCAP0402X0_5@CAPC1005X55N
C261 CHIPCAP0402X0_5@CAPC1005X55N
C262 CHIPCAP0402X0_5@CAPC1005X55N
C263 CHIPCAP0402X0_5@CAPC1005X55N
C264 CHIPCAP0402X0_5@CAPC1005X55N
C265 CHIPCAP0402X0_5@CAPC1005X55N
C266 CHIPCAP0402X0_5@CAPC1005X55N
C267 CHIPCAP0402X0_5@CAPC1005X55N
C268 CHIPCAP0402X0_5@CAPC1005X55N
C269 CHIPCAP0402X0_5@CAPC1005X55N
C272 CHIPCAP0402X0_5@CAPC1005X55N
C275 CHIPCAP0402X0_5@CAPC1005X55N
C276 CHIPCAP0402X0_5@CAPC1005X55N
C277 CHIPCAP0402X0_5@CAPC1005X55N
C278 CHIPCAP0402X0_5@CAPC1005X55N
C279 CHIPCAP0402X0_5@CAPC1005X55N
C280 CHIPCAP0402X0_5@CAPC1005X55N
C285 CHIPCAP0402X0_5@CAPC1005X55N
C286 CHIPCAP0402X0_5@CAPC1005X55N
C287 CHIPCAP0402X0_5@CAPC1005X55N
C288 CHIPCAP0402X0_5@CAPC1005X55N
C289 CHIPCAP0402X0_5@CAPC1005X55N
C290 CHIPCAP0402X0_5@CAPC1005X55N
C291 CHIPCAP0402X0_5@CAPC1005X55N
C292 CHIPCAP0402X0_5@CAPC1005X55N
C293 CHIPCAP0402X0_5@CAPC1005X55N
C294 CHIPCAP0402X0_5@CAPC1005X55N
C295 CHIPCAP0402X0_5@CAPC1005X55N
C302 CHIPCAP0402X0_5@CAPC1005X55N
C303 CHIPCAP0402X0_5@CAPC1005X55N
C304 CHIPCAP0402X0_5@CAPC1005X55N
C322 CHIPCAP0402X0_5@CAPC1005X55N
C323 CHIPCAP0402X0_5@CAPC1005X55N
C324 CHIPCAP0402X0_5@CAPC1005X55N
C325 CHIPCAP0402X0_5@CAPC1005X55N
C330 CHIPCAP0402X0_5@CAPC1005X55N
C331 CHIPCAP0402X0_5@CAPC1005X55N
C332 CHIPCAP0402X0_5@CAPC1005X55N
C333 CHIPCAP0402X0_5@CAPC1005X55N
C344 CHIPCAP0402X0_5@CAPC1005X55N
C345 CHIPCAP0402X0_5@CAPC1005X55N
C346 CHIPCAP0402X0_5@CAPC1005X55N
C347 CHIPCAP0402X0_5@CAPC1005X55N
C361 CHIPCAP0402X0_5@CAPC1005X55N
C362 CHIPCAP0402X0_5@CAPC1005X55N
C363 CHIPCAP0402X0_5@CAPC1005X55N
C364 CHIPCAP0402X0_5@CAPC1005X55N
C365 CHIPCAP0402X0_5@CAPC1005X55N
C366 CHIPCAP0402X0_5@CAPC1005X55N
C367 CHIPCAP0402X0_5@CAPC1005X55N
C368 CHIPCAP0402X0_5@CAPC1005X55N
C369 CHIPCAP0402X0_5@CAPC1005X55N
C370 CHIPCAP0402X0_5@CAPC1005X55N
C371 CHIPCAP0402X0_5@CAPC1005X55N
C372 CHIPCAP0402X0_5@CAPC1005X55N
C373 CHIPCAP0402X0_5@CAPC1005X55N
C374 CHIPCAP0402X0_5@CAPC1005X55N
C375 CHIPCAP0402X0_5@CAPC1005X55N
C376 CHIPCAP0402X0_5@CAPC1005X55N
C377 CHIPCAP0402X0_5@CAPC1005X55N
C378 CHIPCAP0402X0_5@CAPC1005X55N
C379 CHIPCAP0402X0_5@CAPC1005X55N
C380 CHIPCAP0402X0_5@CAPC1005X55N
C381 CHIPCAP0402X0_5@CAPC1005X55N
C382 CHIPCAP0402X0_5@CAPC1005X55N
C383 CHIPCAP0402X0_5@CAPC1005X55N
C384 CHIPCAP0402X0_5@CAPC1005X55N
C385 CHIPCAP0402X0_5@CAPC1005X55N
C386 CHIPCAP0402X0_5@CAPC1005X55N
C387 CHIPCAP0402X0_5@CAPC1005X55N
C427 CHIPCAP0402X0_5@CAPC1005X55N
C428 CHIPCAP0402X0_5@CAPC1005X55N
C429 CHIPCAP0402X0_5@CAPC1005X55N
C468 CHIPCAP0402X0_5@CAPC1005X55N
C469 CHIPCAP0402X0_5@CAPC1005X55N
C470 CHIPCAP0402X0_5@CAPC1005X55N
C486 CHIPCAP0402X0_5@CAPC1005X55N
C487 CHIPCAP0402X0_5@CAPC1005X55N
C556 CHIPCAP0402X0_5@CAPC1005X55N
C557 CHIPCAP0402X0_5@CAPC1005X55N
C558 CHIPCAP0402X0_5@CAPC1005X55N
C559 CHIPCAP0402X0_5@CAPC1005X55N
C560 CHIPCAP0402X0_5@CAPC1005X55N
C561 CHIPCAP0402X0_5@CAPC1005X55N
C562 CHIPCAP0402X0_5@CAPC1005X55N
C563 CHIPCAP0402X0_5@CAPC1005X55N
C564 CHIPCAP0402X0_5@CAPC1005X55N
C568 CHIPCAP0402X0_5@CAPC1005X55N
C570 CHIPCAP0402X0_5@CAPC1005X55N
C571 CHIPCAP0402X0_5@CAPC1005X55N
C572 CHIPCAP0402X0_5@CAPC1005X55N
C573 CHIPCAP0402X0_5@CAPC1005X55N
C574 CHIPCAP0402X0_5@CAPC1005X55N
C575 CHIPCAP0402X0_5@CAPC1005X55N
C576 CHIPCAP0402X0_5@CAPC1005X55N
C577 CHIPCAP0402X0_5@CAPC1005X55N
C581 CHIPCAP0402X0_5@CAPC1005X55N
C582 CHIPCAP0402X0_5@CAPC1005X55N
C583 CHIPCAP0402X0_5@CAPC1005X55N
C584 CHIPCAP0402X0_5@CAPC1005X55N
C585 CHIPCAP0402X0_5@CAPC1005X55N
C586 CHIPCAP0402X0_5@CAPC1005X55N
C587 CHIPCAP0402X0_5@CAPC1005X55N
C588 CHIPCAP0402X0_5@CAPC1005X55N
C589 CHIPCAP0402X0_5@CAPC1005X55N
C599 CHIPCAP0402X0_5@CAPC1005X55N
C600 CHIPCAP0402X0_5@CAPC1005X55N
C601 CHIPCAP0402X0_5@CAPC1005X55N
C106 CHIPCAP0402X0_5@CAPC1005X55NCO
C107 CHIPCAP0402X0_5@CAPC1005X55NCO
C108 CHIPCAP0402X0_5@CAPC1005X55NCO
C109 CHIPCAP0402X0_5@CAPC1005X55NCO
C110 CHIPCAP0402X0_5@CAPC1005X55NCO
C111 CHIPCAP0402X0_5@CAPC1005X55NCO
C112 CHIPCAP0402X0_5@CAPC1005X55NCO
C113 CHIPCAP0402X0_5@CAPC1005X55NCO
C565 CHIPCAP0402X0_5@CAPC3225X220N
C566 CHIPCAP0402X0_5@CAPC3225X220N
C567 CHIPCAP0402X0_5@CAPC3225X220N
C569 CHIPCAP0402X0_5@CAPC3225X220N
C578 CHIPCAP0402X0_5@CAPC3225X220N
C579 CHIPCAP0402X0_5@CAPC3225X220N
C580 CHIPCAP0402X0_5@CAPC3225X220N
C68 CHIPCAP0402X0_55@CAPC1005X55N
C69 CHIPCAP0402X0_55@CAPC1005X55N
C70 CHIPCAP0402X0_55@CAPC1005X55N
C71 CHIPCAP0402X0_55@CAPC1005X55N
C72 CHIPCAP0402X0_55@CAPC1005X55N
C73 CHIPCAP0402X0_55@CAPC1005X55N
C74 CHIPCAP0402X0_55@CAPC1005X55N
C75 CHIPCAP0402X0_55@CAPC1005X55N
C80 CHIPCAP0402X0_55@CAPC1005X55N
C81 CHIPCAP0402X0_55@CAPC1005X55N
C82 CHIPCAP0402X0_55@CAPC1005X55N
C83 CHIPCAP0402X0_55@CAPC1005X55N
C95 CHIPCAP0402X0_55@CAPC1005X55N
C97 CHIPCAP0402X0_55@CAPC1005X55N
C99 CHIPCAP0402X0_55@CAPC1005X55N
C103 CHIPCAP0402X0_55@CAPC1005X55N
C169 CHIPCAP0402X0_55@CAPC1005X55N
C170 CHIPCAP0402X0_55@CAPC1005X55N
C171 CHIPCAP0402X0_55@CAPC1005X55N
C173 CHIPCAP0402X0_55@CAPC1005X55N
C175 CHIPCAP0402X0_55@CAPC1005X55N
C177 CHIPCAP0402X0_55@CAPC1005X55N
C178 CHIPCAP0402X0_55@CAPC1005X55N
C179 CHIPCAP0402X0_55@CAPC1005X55N
C191 CHIPCAP0402X0_55@CAPC1005X55N
C212 CHIPCAP0402X0_55@CAPC1005X55N
C213 CHIPCAP0402X0_55@CAPC1005X55N
C215 CHIPCAP0402X0_55@CAPC1005X55N
C220 CHIPCAP0402X0_55@CAPC1005X55N
C223 CHIPCAP0402X0_55@CAPC1005X55N
C225 CHIPCAP0402X0_55@CAPC1005X55N
C226 CHIPCAP0402X0_55@CAPC1005X55N
C227 CHIPCAP0402X0_55@CAPC1005X55N
C239 CHIPCAP0402X0_55@CAPC1005X55N
C240 CHIPCAP0402X0_55@CAPC1005X55N
C241 CHIPCAP0402X0_55@CAPC1005X55N
C242 CHIPCAP0402X0_55@CAPC1005X55N
C243 CHIPCAP0402X0_55@CAPC1005X55N
C244 CHIPCAP0402X0_55@CAPC1005X55N
C245 CHIPCAP0402X0_55@CAPC1005X55N
C246 CHIPCAP0402X0_55@CAPC1005X55N
C247 CHIPCAP0402X0_55@CAPC1005X55N
C248 CHIPCAP0402X0_55@CAPC1005X55N
C140 CHIPCAP0402X0_55@CAPC1005X55NCO
C141 CHIPCAP0402X0_55@CAPC1005X55NCO
C142 CHIPCAP0402X0_55@CAPC1005X55NCO
C143 CHIPCAP0402X0_55@CAPC1005X55NCO
C144 CHIPCAP0402X0_55@CAPC1005X55NCO
C145 CHIPCAP0402X0_55@CAPC1005X55NCO
C146 CHIPCAP0402X0_55@CAPC1005X55NCO
C147 CHIPCAP0402X0_55@CAPC1005X55NCO
C183 CHIPCAP0402X0_55@CAPC1005X55NCO
C184 CHIPCAP0402X0_55@CAPC1005X55NCO
C185 CHIPCAP0402X0_55@CAPC1005X55NCO
C186 CHIPCAP0402X0_55@CAPC1005X55NCO
C187 CHIPCAP0402X0_55@CAPC1005X55NCO
C188 CHIPCAP0402X0_55@CAPC1005X55NCO
C189 CHIPCAP0402X0_55@CAPC1005X55NCO
C190 CHIPCAP0402X0_55@CAPC1005X55NCO
C249 CHIPCAP0402X0_55@CAPC1005X55NCO
C250 CHIPCAP0402X0_55@CAPC1005X55NCO
C251 CHIPCAP0402X0_55@CAPC1005X55NCO
C252 CHIPCAP0402X0_55@CAPC1005X55NCO
C253 CHIPCAP0402X0_55@CAPC1005X55NCO
C254 CHIPCAP0402X0_55@CAPC1005X55NCO
C255 CHIPCAP0402X0_55@CAPC1005X55NCO
C256 CHIPCAP0402X0_55@CAPC1005X55NCO
C489 CHIPCAP0603X0_90@CAPC1608X90N
C490 CHIPCAP0603X0_90@CAPC1608X90N
C491 CHIPCAP0603X0_90@CAPC1608X90N
C504 CHIPCAP0603X0_90@CAPC1608X90N
C505 CHIPCAP0603X0_90@CAPC1608X90N
C506 CHIPCAP0603X0_90@CAPC1608X90N
C138 CHIPCAP0805X1_3@CAPC2012X130N
C139 CHIPCAP0805X1_3@CAPC2012X130N
C167 CHIPCAP1210X1_3@CAPC2012X130N
C168 CHIPCAP1210X1_3@CAPC2012X130N
C90 CHIPCAP1210X2_7@CAPC3225X270N
C91 CHIPCAP1210X2_7@CAPC3225X270N
C165 CHIPCAP1210X2_7@CAPC3225X270N
C166 CHIPCAP1210X2_7@CAPC3225X270N
C419 CHIPCAP1210X2_7@CAPC3225X270N
C420 CHIPCAP1210X2_7@CAPC3225X270N
C423 CHIPCAP1210X2_7@CAPC3225X270N
C424 CHIPCAP1210X2_7@CAPC3225X270N
C535 CHIPCAP1210X2_7@CAPC3225X270N
C536 CHIPCAP1210X2_7@CAPC3225X270N
C492 CHIPCAP1210X2_20@CAPC3225X220N
C493 CHIPCAP1210X2_20@CAPC3225X220N
C494 CHIPCAP1210X2_20@CAPC3225X220N
C495 CHIPCAP1210X2_20@CAPC3225X220N
C496 CHIPCAP1210X2_20@CAPC3225X220N
C497 CHIPCAP1210X2_20@CAPC3225X220N
C5 CHIP_CAPACITOR@CAPC1005X55N
C6 CHIP_CAPACITOR@CAPC1005X55N
C13 CHIP_CAPACITOR@CAPC1005X55N
C14 CHIP_CAPACITOR@CAPC1005X55N
C15 CHIP_CAPACITOR@CAPC1005X55N
C16 CHIP_CAPACITOR@CAPC1005X55N
C17 CHIP_CAPACITOR@CAPC1005X55N
C20 CHIP_CAPACITOR@CAPC1005X55N
C32 CHIP_CAPACITOR@CAPC1005X55N
C46 CHIP_CAPACITOR@CAPC1005X55N
C50 CHIP_CAPACITOR@CAPC1005X55N
C55 CHIP_CAPACITOR@CAPC1005X55N
C56 CHIP_CAPACITOR@CAPC1005X55N
C57 CHIP_CAPACITOR@CAPC1005X55N
C314 CHIP_CAPACITOR@CAPC1005X55N
C316 CHIP_CAPACITOR@CAPC1005X55N
C319 CHIP_CAPACITOR@CAPC1005X55N
C320 CHIP_CAPACITOR@CAPC1005X55N
C336 CHIP_CAPACITOR@CAPC1005X55N
C338 CHIP_CAPACITOR@CAPC1005X55N
C341 CHIP_CAPACITOR@CAPC1005X55N
C342 CHIP_CAPACITOR@CAPC1005X55N
C352 CHIP_CAPACITOR@CAPC1005X55N
C353 CHIP_CAPACITOR@CAPC1005X55N
C354 CHIP_CAPACITOR@CAPC1005X55N
C355 CHIP_CAPACITOR@CAPC1005X55N
C356 CHIP_CAPACITOR@CAPC1005X55N
C357 CHIP_CAPACITOR@CAPC1005X55N
C358 CHIP_CAPACITOR@CAPC1005X55N
C359 CHIP_CAPACITOR@CAPC1005X55N
C360 CHIP_CAPACITOR@CAPC1005X55N
C430 CHIP_CAPACITOR@CAPC1005X55N
C431 CHIP_CAPACITOR@CAPC1005X55N
C432 CHIP_CAPACITOR@CAPC1005X55N
C433 CHIP_CAPACITOR@CAPC1005X55N
C434 CHIP_CAPACITOR@CAPC1005X55N
C435 CHIP_CAPACITOR@CAPC1005X55N
C436 CHIP_CAPACITOR@CAPC1005X55N
C437 CHIP_CAPACITOR@CAPC1005X55N
C438 CHIP_CAPACITOR@CAPC1005X55N
C439 CHIP_CAPACITOR@CAPC1005X55N
C440 CHIP_CAPACITOR@CAPC1005X55N
C441 CHIP_CAPACITOR@CAPC1005X55N
C442 CHIP_CAPACITOR@CAPC1005X55N
C443 CHIP_CAPACITOR@CAPC1005X55N
C444 CHIP_CAPACITOR@CAPC1005X55N
C445 CHIP_CAPACITOR@CAPC1005X55N
C446 CHIP_CAPACITOR@CAPC1005X55N
C447 CHIP_CAPACITOR@CAPC1005X55N
C448 CHIP_CAPACITOR@CAPC1005X55N
C449 CHIP_CAPACITOR@CAPC1005X55N
C450 CHIP_CAPACITOR@CAPC1005X55N
C451 CHIP_CAPACITOR@CAPC1005X55N
C452 CHIP_CAPACITOR@CAPC1005X55N
C453 CHIP_CAPACITOR@CAPC1005X55N
C454 CHIP_CAPACITOR@CAPC1005X55N
C460 CHIP_CAPACITOR@CAPC1005X55N
C473 CHIP_CAPACITOR@CAPC1005X55N
C474 CHIP_CAPACITOR@CAPC1005X55N
C475 CHIP_CAPACITOR@CAPC1005X55N
C476 CHIP_CAPACITOR@CAPC1005X55N
C477 CHIP_CAPACITOR@CAPC1005X55N
C478 CHIP_CAPACITOR@CAPC1005X55N
C479 CHIP_CAPACITOR@CAPC1005X55N
C480 CHIP_CAPACITOR@CAPC1005X55N
C481 CHIP_CAPACITOR@CAPC1005X55N
C482 CHIP_CAPACITOR@CAPC1005X55N
C483 CHIP_CAPACITOR@CAPC1005X55N
C507 CHIP_CAPACITOR@CAPC1005X55N
C508 CHIP_CAPACITOR@CAPC1005X55N
C509 CHIP_CAPACITOR@CAPC1005X55N
C510 CHIP_CAPACITOR@CAPC1005X55N
C511 CHIP_CAPACITOR@CAPC1005X55N
C512 CHIP_CAPACITOR@CAPC1005X55N
C513 CHIP_CAPACITOR@CAPC1005X55N
C514 CHIP_CAPACITOR@CAPC1005X55N
C515 CHIP_CAPACITOR@CAPC1005X55N
C516 CHIP_CAPACITOR@CAPC1005X55N
C517 CHIP_CAPACITOR@CAPC1005X55N
C518 CHIP_CAPACITOR@CAPC1005X55N
C519 CHIP_CAPACITOR@CAPC1005X55N
C520 CHIP_CAPACITOR@CAPC1005X55N
C521 CHIP_CAPACITOR@CAPC1005X55N
C522 CHIP_CAPACITOR@CAPC1005X55N
C523 CHIP_CAPACITOR@CAPC1005X55N
C524 CHIP_CAPACITOR@CAPC1005X55N
C525 CHIP_CAPACITOR@CAPC1005X55N
C526 CHIP_CAPACITOR@CAPC1005X55N
C527 CHIP_CAPACITOR@CAPC1005X55N
C528 CHIP_CAPACITOR@CAPC1005X55N
C529 CHIP_CAPACITOR@CAPC1005X55N
C530 CHIP_CAPACITOR@CAPC1005X55N
C531 CHIP_CAPACITOR@CAPC1005X55N
C532 CHIP_CAPACITOR@CAPC1005X55N
C533 CHIP_CAPACITOR@CAPC1005X55N
C534 CHIP_CAPACITOR@CAPC1005X55N
C540 CHIP_CAPACITOR@CAPC1005X55N
C541 CHIP_CAPACITOR@CAPC1005X55N
C542 CHIP_CAPACITOR@CAPC1005X55N
C543 CHIP_CAPACITOR@CAPC1005X55N
C544 CHIP_CAPACITOR@CAPC1005X55N
C546 CHIP_CAPACITOR@CAPC1005X55N
C590 CHIP_CAPACITOR@CAPC1005X55N
C591 CHIP_CAPACITOR@CAPC1005X55N
C592 CHIP_CAPACITOR@CAPC1005X55N
C593 CHIP_CAPACITOR@CAPC1005X55N
C594 CHIP_CAPACITOR@CAPC1005X55N
C612 CHIP_CAPACITOR@CAPC1005X55N
C613 CHIP_CAPACITOR@CAPC1005X55N
C748 CHIP_CAPACITOR@CAPC1005X55N
C749 CHIP_CAPACITOR@CAPC1005X55N
C315 CHIP_CAPACITOR@CAPC2012X135N
C317 CHIP_CAPACITOR@CAPC2012X135N
C318 CHIP_CAPACITOR@CAPC2012X135N
C321 CHIP_CAPACITOR@CAPC2012X135N
C337 CHIP_CAPACITOR@CAPC2012X135N
C339 CHIP_CAPACITOR@CAPC2012X135N
C340 CHIP_CAPACITOR@CAPC2012X135N
C343 CHIP_CAPACITOR@CAPC2012X135N
P2 CON_DSUB_9_M_RA_TH@87203-6043
P4 CON_HDR_1X5_M_VT_0R1_SMT@TSM_5X1_SV
P11 CON_HDR_1X5_M_VT_0R1_SMT@TSM_5X1_SV
P1 CON_HDR_2X8_M_VT_0R1_SMT@TSM_8X2_DV
J1 CON_MICTOR_2X19_F_VT_0R25_SMT@767054-1
J25 CON_RJ45_1X8_F_RA_TH_2LEDGY@RJ45_8POS
P6 CON_USBA_1X4_F_RA_TH@787616_TH
J8 DDR2_240DIMM@MOLEX879160001
J15 DDR2_240DIMM@MOLEX879160001
V1 DIFFVIA@DIFFVIA
V2 DIFFVIA@DIFFVIA
V3 DIFFVIA@DIFFVIA
V4 DIFFVIA@DIFFVIA
V5 DIFFVIA@DIFFVIA
V6 DIFFVIA@DIFFVIA
V7 DIFFVIA@DIFFVIA
V8 DIFFVIA@DIFFVIA
V9 DIFFVIA@DIFFVIA
V18 DIFFVIA@DIFFVIA
V19 DIFFVIA@DIFFVIA
V20 DIFFVIA@DIFFVIA
V21 DIFFVIA@DIFFVIA
V22 DIFFVIA@DIFFVIA
V23 DIFFVIA@DIFFVIA
V24 DIFFVIA@DIFFVIA
V25 DIFFVIA@DIFFVIA
V34 DIFFVIA@DIFFVIA
V35 DIFFVIA@DIFFVIA
V36 DIFFVIA@DIFFVIA
V37 DIFFVIA@DIFFVIA
V38 DIFFVIA@DIFFVIA
V39 DIFFVIA@DIFFVIA
V40 DIFFVIA@DIFFVIA
V49 DIFFVIA@DIFFVIA
V50 DIFFVIA@DIFFVIA
V51 DIFFVIA@DIFFVIA
V52 DIFFVIA@DIFFVIA
V53 DIFFVIA@DIFFVIA
V54 DIFFVIA@DIFFVIA
V55 DIFFVIA@DIFFVIA
V56 DIFFVIA@DIFFVIA
D9 DIODE_ESD_PROT@SOT143B
CR1 DIODE_LED_0805_GRN@LEDC2012X120N
CR2 DIODE_LED_0805_GRN@LEDC2012X120N
CR3 DIODE_LED_0805_GRN@LEDC2012X120N
CR4 DIODE_LED_0805_GRN@LEDC2012X120N
CR7 DIODE_LED_0805_GRN@LEDC2012X120N
CR8 DIODE_LED_0805_GRN@LEDC2012X120N
CR9 DIODE_LED_0805_GRN@LEDC2012X120N
CR10 DIODE_LED_0805_GRN@LEDC2012X120N
CR5 DIODE_LED_0805_RED@LEDC2012X120N
CR6 DIODE_LED_0805_RED@LEDC2012X120N
D1 DIODE_SIG_SOT23_150MA_BAV70@SOT95P248X115-3N
X5 ECX-306@OSCL550P340X800X250-4N
Q12 FDS6675BZ@SO-8
Q13 FDS6675BZ@SO-8
Q14 FDS6675BZ@SO-8
FB1 FERRITE_BEAD0603X0_95@INDC1608X95N
FB3 FERRITE_BEAD0603X0_95@INDC1608X95N
FB4 FERRITE_BEAD0603X0_95@INDC1608X95N
FB5 FERRITE_BEAD0603X0_95@INDC1608X95N
FB8 FERRITE_BEAD0603X0_95@INDC1608X95N
FB9 FERRITE_BEAD0603X0_95@INDC1608X95N
FB10 FERRITE_BEAD0603X0_95@INDC1608X95N
FB11 FERRITE_BEAD0603X0_95@INDC1608X95N
FB14 FERRITE_BEAD0603X0_95@INDC1608X95N
FB15 FERRITE_BEAD0603X0_95@INDC1608X95N
FB16 FERRITE_BEAD0603X0_95@INDC1608X95N
FB17 FERRITE_BEAD0603X0_95@INDC1608X95N
FB19 FERRITE_BEAD0603X0_95@INDC1608X95N
FB22 FERRITE_BEAD0603X0_95@INDC1608X95N
FB23 FERRITE_BEAD0603X0_95@INDC1608X95N
FB24 FERRITE_BEAD0603X0_95@INDC1608X95N
FB25 FERRITE_BEAD0603X0_95@INDC1608X95N
FB26 FERRITE_BEAD0603X0_95@INDC1608X95N
FB27 FERRITE_BEAD0603X0_95@INDC1608X95N
FB28 FERRITE_BEAD0603X0_95@INDC1608X95N
FB30 FERRITE_BEAD0603X0_95@INDC1608X95N
FB31 FERRITE_BEAD0603X0_95@INDC1608X95N
FB32 FERRITE_BEAD0603X0_95@INDC1608X95N
FB35 FERRITE_BEAD0603X0_95@INDC1608X95N
FB36 FERRITE_BEAD0603X0_95@INDC1608X95N
FB37 FERRITE_BEAD0603X0_95@INDC1608X95N
FB38 FERRITE_BEAD0603X0_95@INDC1608X95N
FB41 FERRITE_BEAD0603X0_95@INDC1608X95N
FB42 FERRITE_BEAD0603X0_95@INDC1608X95N
FB43 FERRITE_BEAD0603X0_95@INDC1608X95N
FB44 FERRITE_BEAD0603X0_95@INDC1608X95N
FB46 FERRITE_BEAD0603X0_95@INDC1608X95N
FB49 FERRITE_BEAD0603X0_95@INDC1608X95N
FB50 FERRITE_BEAD0603X0_95@INDC1608X95N
FB51 FERRITE_BEAD0603X0_95@INDC1608X95N
FB52 FERRITE_BEAD0603X0_95@INDC1608X95N
Q11 FJD3076TM@DPAK-P950X240-3N
PTC1 FUSE_500MA_1206_SMT_PTC@FUSC3216X75N
C537 GRM32ER61C226KE20@CAPC3225X270N
J41 HD4X2@MOLEX15-91-2080
J32 HD5X2@3M2510_6002UB
J26 HD5X2@MOLEX15-91-2100
J7 HD7X2@MOLEX15-91-2140
J31 HD10X2@MOLEX15-91-2200
J2 HD10X2SHROUDED@3MN2520-6V0C-RB-WE
J9 HD10X2SHROUDED@3MN2520-6V0C-RB-WE
U3 HEATSINKHOLE@HEATSINKHOLE
U49 HEATSINKHOLE@HEATSINKHOLE
H1 HOLE150X288@HOLE150X288
H2 HOLE150X288@HOLE150X288
H3 HOLE150X288@HOLE150X288
H4 HOLE150X288@HOLE150X288
H5 HOLE150X288@HOLE150X288
H6 HOLE150X288@HOLE150X288
H7 HOLE150X288@HOLE150X288
H8 HOLE150X288@HOLE150X288
H9 HOLE150X288@HOLE150X288
U35 IC_AND_SC70_SINGLE_74LVC1G08@SOT65P210X110-5N
U45 IC_ANSW_ZDFN6_SPDT_XXX3157@TDFN_ZA-6
U46 IC_ANSW_ZDFN6_SPDT_XXX3157@TDFN_ZA-6
U47 IC_ANSW_ZDFN6_SPDT_XXX3157@TDFN_ZA-6
U48 IC_ANSW_ZDFN6_SPDT_XXX3157@TDFN_ZA-6
U9 IC_CLKGEN_SOIC8_0211P21@SOIC127P602X173-8N
U24 IC_CLKGEN_TSSOP16_0211P10@SOP65P640X110-16N
U1 IC_CPU_TE-PBGA680_440EPX-GRX@BGA680C100P34X34_3500X3500X265
U43 IC_RS232_SSOP20_3225_E3-5V@SOP65P778X200-20N
U44 IC_RS232_SSOP20_3225_E3-5V@SOP65P778X200-20N
U31 IC_RSTVM_SOT235_2774_THR2R93V@SOT95P280X145-5N
U41 IC_TEMP_SOT23-6_I2C_AD7414-0@SOT95P284X145-6N
L8 IND_BEAD_0603_180OHM_1R5A_25%@INDC1608X95N
L9 IND_BEAD_0603_180OHM_1R5A_25%@INDC1608X95N
L10 IND_BEAD_0603_180OHM_1R5A_25%@INDC1608X95N
L11 IND_BEAD_0603_180OHM_1R5A_25%@INDC1608X95N
L12 IND_BEAD_0603_180OHM_1R5A_25%@INDC1608X95N
L13 IND_BEAD_0603_180OHM_1R5A_25%@INDC1608X95N
L1 IND_BEAD_0805_600OHM_200MA@INDC2012X130N
L2 IND_BEAD_0805_600OHM_200MA@INDC2012X130N
L3 IND_BEAD_0805_600OHM_200MA@INDC2012X130N
L4 IND_BEAD_0805_600OHM_200MA@INDC2012X130N
J27 JTAG-10PIN@MOLEX15-91-2100
JP1 JUMPER3@RESC3P1505X40N
JP2 JUMPER3@RESC3P1505X40N
JP10 JUMPER3@RESC3P1505X40N
JP11 JUMPER3@RESC3P1505X40N
JP12 JUMPER3@RESC3P1505X40N
JP13 JUMPER3@RESC3P1505X40N
JP14 JUMPER3@RESC3P1505X40N
JP15 JUMPER3@RESC3P1505X40N
JP16 JUMPER3@RESC3P1505X40N
JP17 JUMPER3@RESC3P1505X40N
JP18 JUMPER3@RESC3P1505X40N
JP19 JUMPER3@RESC3P1505X40N
JP20 JUMPER3@RESC3P1505X40N
JP21 JUMPER3@RESC3P1505X40N
JP22 JUMPER3@RESC3P1505X40N
JP23 JUMPER3@RESC3P1505X40N
JP26 JUMPER3@RESC3P1505X40N
JP27 JUMPER3@RESC3P1505X40N
JP28 JUMPER3@RESC3P1505X40N
JP4 JUMPER0805@JUMPER
JP5 JUMPER0805@JUMPER
JP6 JUMPER0805@JUMPER
JP7 JUMPER0805@JUMPER
JP8 JUMPER0805@JUMPER
JP9 JUMPER0805@JUMPER
JP24 JUMPER0805@JUMPER
JP25 JUMPER0805@JUMPER
D2 LED1206X1_1@LEDC3216X120N
D3 LED1206X1_1@LEDC3216X120N
D4 LED1206X1_1@LEDC3216X120N
D5 LED1206X1_1@LEDC3216X120N
D6 LED1206X1_1@LEDC3216X120N
D7 LED1206X1_1@LEDC3216X120N
D8 LED1206X1_1@LEDC3216X120N
U6 MAX3370@SOT65P210X110-5N
U7 MAX3370@SOT65P210X110-5N
U21 MAX9032AKA@SOT80P330X140-8M
U34 MAX9032AKA@SOT80P330X140-8M
U20 MAX9032AKA@SOT80P330X140-8N
U30 MAX9032AKA@SOT80P330X140-8N
U38 MEMEE_512MBX8_SOIC8_100KHZ_I2C@SOIC127P600X175-8N
U39 MEMEE_512MBX8_SOIC8_100KHZ_I2C@SOIC127P600X175-8N
U40 MEMEE_512MBX8_SOIC8_100KHZ_I2C@SOIC127P600X175-8N
U42 MEMF_512MBX16_BGA64_MBIT_110NS@BGA64C100P8X8_1100X1300X140
J17 MMC_SD_MS@AMPHENOL_GMC05006XSEU
J18 MOLEX_44206-0007@MOLEX_44206-0007
J19 MOLEX_47053-1000@MOLEX_47053-1000
J20 MOLEX_47053-1000@MOLEX_47053-1000
J21 MOLEX_47053-1000@MOLEX_47053-1000
U58 NATSEMI_DP83865DVH@QFP50P1720X2320X290-128N
Q9 NDS331N@SOT95P241X112-3N
Q10 NDS331N@SOT95P241X112-3N
TP1 PAD_1MM_SMT@TP_SMT_1MM
U50 PTH05T210WAD@PTH08T210W_ECP
U27 PTH08T220WAD@PTH08T220W_EAS
U53 PTH08T230WAD@PTH08T230W_ECL
U51 PTH08T240WAD@PTH08T240W_EBS
U17 QDRIIP_X18_SA21_0@BGA165C100P11X15_1500X1700X140
U63 QDRIIP_X18_SA21_0@BGA165C100P11X15_1500X1700X140
P9 QSH040@QSH-040-01-X-D-DP-A
P3 QUAD_CX4_CONNECTOR@FUJITSU_FCN_268F036_G_3DB
R3 R@RESC1005X40N
R5 R@RESC1005X40N
R83 R@RESC1005X40N
R84 R@RESC1005X40N
R132 R@RESC1005X40N
R133 R@RESC1005X40N
R134 R@RESC1005X40N
R135 R@RESC1005X40N
R184 R@RESC1005X40N
R278 R@RESC1005X40N
R279 R@RESC1005X40N
R280 R@RESC1005X40N
R281 R@RESC1005X40N
R282 R@RESC1005X40N
R283 R@RESC1005X40N
R284 R@RESC1005X40N
R285 R@RESC1005X40N
R286 R@RESC1005X40N
R288 R@RESC1005X40N
R289 R@RESC1005X40N
R290 R@RESC1005X40N
R291 R@RESC1005X40N
R299 R@RESC1005X40N
R287 R@RESC5025X90N
R292 R@RESC5025X90N
R293 R@RESC5025X90N
R294 R@RESC5025X90N
R296 R@RESC5025X90N
R295 R@RESC6432X89N
R298 R@RESC6432X89N
R185 R@VISHAY_AC05
R187 R@VISHAY_AC05
R49 RES0402X0_35@RESC1005X40N
R50 RES0402X0_35@RESC1005X40N
R56 RES0402X0_35@RESC1005X40N
R57 RES0402X0_35@RESC1005X40N
R58 RES0402X0_35@RESC1005X40N
R59 RES0402X0_35@RESC1005X40N
R79 RES0402X0_35@RESC1005X40N
R90 RES0402X0_35@RESC1005X40N
R91 RES0402X0_35@RESC1005X40N
R92 RES0402X0_35@RESC1005X40N
R93 RES0402X0_35@RESC1005X40N
R94 RES0402X0_35@RESC1005X40N
R95 RES0402X0_35@RESC1005X40N
R96 RES0402X0_35@RESC1005X40N
R103 RES0402X0_35@RESC1005X40N
R104 RES0402X0_35@RESC1005X40N
R105 RES0402X0_35@RESC1005X40N
R106 RES0402X0_35@RESC1005X40N
R107 RES0402X0_35@RESC1005X40N
R108 RES0402X0_35@RESC1005X40N
R109 RES0402X0_35@RESC1005X40N
R110 RES0402X0_35@RESC1005X40N
R111 RES0402X0_35@RESC1005X40N
R112 RES0402X0_35@RESC1005X40N
R113 RES0402X0_35@RESC1005X40N
R114 RES0402X0_35@RESC1005X40N
R115 RES0402X0_35@RESC1005X40N
R116 RES0402X0_35@RESC1005X40N
R136 RES0402X0_35@RESC1005X40N
R137 RES0402X0_35@RESC1005X40N
R213 RES0402X0_40@RESC1005X40N
R214 RES0402X0_40@RESC1005X40N
R215 RES0402X0_40@RESC1005X40N
R216 RES0402X0_40@RESC1005X40N
R217 RES0402X0_40@RESC1005X40N
R218 RES0402X0_40@RESC1005X40N
R219 RES0402X0_40@RESC1005X40N
R220 RES0402X0_40@RESC1005X40N
R221 RES0402X0_40@RESC1005X40N
R117 RES0402X0_55@RESC1005X40N
R118 RES0402X0_55@RESC1005X40N
R119 RES0402X0_55@RESC1005X40N
R120 RES0402X0_55@RESC1005X40N
R121 RES0402X0_55@RESC1005X40N
R122 RES0402X0_55@RESC1005X40N
R123 RES0402X0_55@RESC1005X40N
R124 RES0402X0_55@RESC1005X40N
R125 RES0402X0_55@RESC1005X40N
R126 RES0402X0_55@RESC1005X40N
R127 RES0402X0_55@RESC1005X40N
R128 RES0402X0_55@RESC1005X40N
R129 RES0402X0_55@RESC1005X40N
R130 RES0402X0_55@RESC1005X40N
R131 RES0402X0_55@RESC1005X40N
R1 RES0402_55@RESC1005X40N
R2 RES0402_55@RESC1005X40N
R4 RES0402_55@RESC1005X40N
R6 RES0402_55@RESC1005X40N
R7 RES0402_55@RESC1005X40N
R8 RES0402_55@RESC1005X40N
R9 RES0402_55@RESC1005X40N
R10 RES0402_55@RESC1005X40N
R11 RES0402_55@RESC1005X40N
R12 RES0402_55@RESC1005X40N
R13 RES0402_55@RESC1005X40N
R14 RES0402_55@RESC1005X40N
R15 RES0402_55@RESC1005X40N
R16 RES0402_55@RESC1005X40N
R17 RES0402_55@RESC1005X40N
R18 RES0402_55@RESC1005X40N
R19 RES0402_55@RESC1005X40N
R20 RES0402_55@RESC1005X40N
R21 RES0402_55@RESC1005X40N
R22 RES0402_55@RESC1005X40N
R40 RES0402_55@RESC1005X40N
R43 RES0402_55@RESC1005X40N
R44 RES0402_55@RESC1005X40N
R45 RES0402_55@RESC1005X40N
R46 RES0402_55@RESC1005X40N
R47 RES0402_55@RESC1005X40N
R48 RES0402_55@RESC1005X40N
R51 RES0402_55@RESC1005X40N
R52 RES0402_55@RESC1005X40N
R53 RES0402_55@RESC1005X40N
R54 RES0402_55@RESC1005X40N
R101 RES0402_55@RESC1005X40N
R102 RES0402_55@RESC1005X40N
R138 RES0402_55@RESC1005X40N
R139 RES0402_55@RESC1005X40N
R140 RES0402_55@RESC1005X40N
R141 RES0402_55@RESC1005X40N
R142 RES0402_55@RESC1005X40N
R143 RES0402_55@RESC1005X40N
R144 RES0402_55@RESC1005X40N
R145 RES0402_55@RESC1005X40N
R146 RES0402_55@RESC1005X40N
R147 RES0402_55@RESC1005X40N
R148 RES0402_55@RESC1005X40N
R149 RES0402_55@RESC1005X40N
R150 RES0402_55@RESC1005X40N
R151 RES0402_55@RESC1005X40N
R152 RES0402_55@RESC1005X40N
R153 RES0402_55@RESC1005X40N
R154 RES0402_55@RESC1005X40N
R155 RES0402_55@RESC1005X40N
R156 RES0402_55@RESC1005X40N
R157 RES0402_55@RESC1005X40N
R158 RES0402_55@RESC1005X40N
R177 RES0402_55@RESC1005X40N
R179 RES0402_55@RESC1005X40N
R180 RES0402_55@RESC1005X40N
R181 RES0402_55@RESC1005X40N
R183 RES0402_55@RESC1005X40N
R192 RES0402_55@RESC1005X40N
R193 RES0402_55@RESC1005X40N
R207 RES0402_55@RESC1005X40N
R208 RES0402_55@RESC1005X40N
R209 RES0402_55@RESC1005X40N
R210 RES0402_55@RESC1005X40N
R211 RES0402_55@RESC1005X40N
R212 RES0402_55@RESC1005X40N
R222 RES0402_55@RESC1005X40N
R223 RES0402_55@RESC1005X40N
R224 RES0402_55@RESC1005X40N
R225 RES0402_55@RESC1005X40N
R226 RES0402_55@RESC1005X40N
R227 RES0402_55@RESC1005X40N
R228 RES0402_55@RESC1005X40N
R229 RES0402_55@RESC1005X40N
R230 RES0402_55@RESC1005X40N
R231 RES0402_55@RESC1005X40N
R232 RES0402_55@RESC1005X40N
R233 RES0402_55@RESC1005X40N
R234 RES0402_55@RESC1005X40N
R235 RES0402_55@RESC1005X40N
R236 RES0402_55@RESC1005X40N
R237 RES0402_55@RESC1005X40N
R238 RES0402_55@RESC1005X40N
R239 RES0402_55@RESC1005X40N
R240 RES0402_55@RESC1005X40N
R241 RES0402_55@RESC1005X40N
R242 RES0402_55@RESC1005X40N
R243 RES0402_55@RESC1005X40N
R244 RES0402_55@RESC1005X40N
R245 RES0402_55@RESC1005X40N
R246 RES0402_55@RESC1005X40N
R247 RES0402_55@RESC1005X40N
R248 RES0402_55@RESC1005X40N
R249 RES0402_55@RESC1005X40N
R250 RES0402_55@RESC1005X40N
R251 RES0402_55@RESC1005X40N
R252 RES0402_55@RESC1005X40N
R253 RES0402_55@RESC1005X40N
R254 RES0402_55@RESC1005X40N
R255 RES0402_55@RESC1005X40N
R256 RES0402_55@RESC1005X40N
R257 RES0402_55@RESC1005X40N
R258 RES0402_55@RESC1005X40N
R259 RES0402_55@RESC1005X40N
R260 RES0402_55@RESC1005X40N
R261 RES0402_55@RESC1005X40N
R262 RES0402_55@RESC1005X40N
R263 RES0402_55@RESC1005X40N
R264 RES0402_55@RESC1005X40N
R265 RES0402_55@RESC1005X40N
R266 RES0402_55@RESC1005X40N
R267 RES0402_55@RESC1005X40N
R268 RES0402_55@RESC1005X40N
R269 RES0402_55@RESC1005X40N
R270 RES0402_55@RESC1005X40N
R271 RES0402_55@RESC1005X40N
R272 RES0402_55@RESC1005X40N
R273 RES0402_55@RESC1005X40N
R274 RES0402_55@RESC1005X40N
R275 RES0402_55@RESC1005X40N
R276 RES0402_55@RESC1005X40N
R277 RES0402_55@RESC1005X40N
R300 RES0402_55@RESC1005X40N
R301 RES0402_55@RESC1005X40N
R302 RES0402_55@RESC1005X40N
R303 RES0402_55@RESC1005X40N
RP13 RESPACK4@RESCAV50P100X200X55-8N
RP14 RESPACK4@RESCAV50P100X200X55-8N
RP15 RESPACK4@RESCAV50P100X200X55-8N
RP16 RESPACK4@RESCAV50P100X200X55-8N
RP17 RESPACK4@RESCAV50P100X200X55-8N
RP18 RESPACK4@RESCAV50P100X200X55-8N
RP19 RESPACK4@RESCAV50P100X200X55-8N
RP20 RESPACK4@RESCAV50P100X200X55-8N
RP21 RESPACK4@RESCAV50P100X200X55-8N
RP22 RESPACK4@RESCAV50P100X200X55-8N
RP23 RESPACK4@RESCAV50P100X200X55-8N
RP24 RESPACK4@RESCAV50P100X200X55-8N
RP25 RESPACK4@RESCAV50P100X200X55-8N
RP26 RESPACK4@RESCAV50P100X200X55-8N
RP1 RESPACK51X4@RESCAV50P100X200X55-8N
RP2 RESPACK51X4@RESCAV50P100X200X55-8N
RP3 RESPACK51X4@RESCAV50P100X200X55-8N
RP4 RESPACK51X4@RESCAV50P100X200X55-8N
RP5 RESPACK51X4@RESCAV50P100X200X55-8N
RP6 RESPACK51X4@RESCAV50P100X200X55-8N
RP7 RESPACK51X4@RESCAV50P100X200X55-8N
RP8 RESPACK51X4@RESCAV50P100X200X55-8N
RP9 RESPACK51X4@RESCAV50P100X200X55-8N
RP10 RESPACK51X4@RESCAV50P100X200X55-8N
RP11 RESPACK51X4@RESCAV50P100X200X55-8N
RP12 RESPACK51X4@RESCAV50P100X200X55-8N
RP27 RESPACK51X4@RESCAV50P100X200X55-8N
RP28 RESPACK51X4@RESCAV50P100X200X55-8N
RP29 RESPACK51X4@RESCAV50P100X200X55-8N
RP30 RESPACK51X4@RESCAV50P100X200X55-8N
RP31 RESPACK51X4@RESCAV50P100X200X55-8N
RP32 RESPACK51X4@RESCAV50P100X200X55-8N
RP33 RESPACK51X4@RESCAV50P100X200X55-8N
RP34 RESPACK51X4@RESCAV50P100X200X55-8N
RP35 RESPACK51X4@RESCAV50P100X200X55-8N
RP36 RESPACK51X4@RESCAV50P100X200X55-8N
RP37 RESPACK51X4@RESCAV50P100X200X55-8N
RP38 RESPACK51X4@RESCAV50P100X200X55-8N
RO9 RES_0_0402_5%_OPT@RESC1005X40N
R23 RES_1K_0402_5%@RESC1005X40N
R24 RES_1K_0402_5%@RESC1005X40N
R25 RES_1K_0402_5%@RESC1005X40N
R85 RES_1K_0402_5%@RESC1005X40N
RO1 RES_1K_0402_5%_OPT@RESC1005X40N
RO2 RES_1K_0402_5%_OPT@RESC1005X40N
RO3 RES_1K_0402_5%_OPT@RESC1005X40N
RO4 RES_1K_0402_5%_OPT@RESC1005X40N
RO5 RES_1K_0402_5%_OPT@RESC1005X40N
R27 RES_3R3K_0402_5%@RESC1005X40N
R28 RES_3R3K_0402_5%@RESC1005X40N
R29 RES_3R3K_0402_5%@RESC1005X40N
R30 RES_3R3K_0402_5%@RESC1005X40N
R31 RES_3R3K_0402_5%@RESC1005X40N
R32 RES_3R3K_0402_5%@RESC1005X40N
R33 RES_3R3K_0402_5%@RESC1005X40N
R34 RES_3R3K_0402_5%@RESC1005X40N
R35 RES_3R3K_0402_5%@RESC1005X40N
R60 RES_3R3K_0402_5%@RESC1005X40N
R61 RES_3R3K_0402_5%@RESC1005X40N
R62 RES_3R3K_0402_5%@RESC1005X40N
R63 RES_3R3K_0402_5%@RESC1005X40N
R64 RES_3R3K_0402_5%@RESC1005X40N
R65 RES_3R3K_0402_5%@RESC1005X40N
R66 RES_3R3K_0402_5%@RESC1005X40N
R67 RES_3R3K_0402_5%@RESC1005X40N
R68 RES_3R3K_0402_5%@RESC1005X40N
R69 RES_3R3K_0402_5%@RESC1005X40N
R70 RES_3R3K_0402_5%@RESC1005X40N
R71 RES_3R3K_0402_5%@RESC1005X40N
R72 RES_3R3K_0402_5%@RESC1005X40N
R73 RES_3R3K_0402_5%@RESC1005X40N
R74 RES_3R3K_0402_5%@RESC1005X40N
R75 RES_3R3K_0402_5%@RESC1005X40N
R76 RES_3R3K_0402_5%@RESC1005X40N
R77 RES_3R3K_0402_5%@RESC1005X40N
R78 RES_3R3K_0402_5%@RESC1005X40N
R80 RES_3R3K_0402_5%@RESC1005X40N
R81 RES_3R3K_0402_5%@RESC1005X40N
R82 RES_3R3K_0402_5%@RESC1005X40N
R182 RES_3R40K_0402_1%@RESC1005X40N
R36 RES_10K_0402_5%@RESC1005X40N
R37 RES_10K_0402_5%@RESC1005X40N
R38 RES_10K_0402_5%@RESC1005X40N
R39 RES_10K_0402_5%@RESC1005X40N
R86 RES_10K_0402_5%@RESC1005X40N
R87 RES_10K_0402_5%@RESC1005X40N
R194 RES_10K_0402_5%@RESC1005X40N
R195 RES_10K_0402_5%@RESC1005X40N
R196 RES_10K_0402_5%@RESC1005X40N
R198 RES_10K_0402_5%@RESC1005X40N
R204 RES_10K_0402_5%@RESC1005X40N
R205 RES_10K_0402_5%@RESC1005X40N
R206 RES_10K_0402_5%@RESC1005X40N
RO10 RES_10K_0402_5%_OPT3P@RESC3P1505X40N
RO11 RES_10K_0402_5%_OPT3P@RESC3P1505X40N
RO14 RES_10K_0402_5%_OPT3P@RESC3P1505X40N
R41 RES_15K_0402_5%@RESC1005X40N
R88 RES_15K_0402_5%@RESC1005X40N
R89 RES_15K_0402_5%@RESC1005X40N
R26 RES_33_0402_5%@RESC1005X40N
RS1 RES_33_0402_5%@RESC1005X40N
RS2 RES_33_0402_5%@RESC1005X40N
RS3 RES_33_0402_5%@RESC1005X40N
RS7 RES_33_0402_5%@RESC1005X40N
RS9 RES_33_0402_5%@RESC1005X40N
RS10 RES_33_0402_5%@RESC1005X40N
R42 RES_180_0402_5%@RESC1005X40N
R197 RES_180_0402_5%@RESC1005X40N
R199 RES_180_0402_5%@RESC1005X40N
R200 RES_180_0402_5%@RESC1005X40N
R201 RES_180_0402_5%@RESC1005X40N
R202 RES_180_0402_5%@RESC1005X40N
R203 RES_180_0402_5%@RESC1005X40N
U60 ROACH_AFS600@BGA256C100P16X16_1700X1700X170
J10 SMA_PCBMOUNT_RECEPTACLE@AMPHENOL132136
J11 SMA_PCBMOUNT_RECEPTACLE@AMPHENOL132136
J12 SMA_PCBMOUNT_RECEPTACLE@AMPHENOL132136
J13 SMA_PCBMOUNT_RECEPTACLE@AMPHENOL132136
X1 SMDCLK@OSCSC254P525X720X180-6N
X2 SMDCLK@OSCSC254P525X720X180-6N
X3 SMDCLK@OSCSC254P525X720X180-6N
X4 SMDCLK@OSCSC254P525X720X180-6N
U22 SN74AHC1G08DCKR@SOT95P280X145-5N
U23 SN74AHC1G08DCKR@SOT95P280X145-5N
U36 SN74AHC1G08DCKR@SOT95P280X145-5N
U37 SN74AHC1G08DCKR@SOT95P280X145-5N
U2 SN74AHC1G125@SOT65P210X110-5N
U10 SN74AVCH4T245DGV@SOP40P640X120-16N
U11 SN74AVCH4T245DGV@SOP40P640X120-16N
U12 SN74AVCH4T245DGV@SOP40P640X120-16N
U13 SN74AVCH4T245DGV@SOP40P640X120-16N
U14 SN74AVCH4T245DGV@SOP40P640X120-16N
SP2 SUP_ESD_SOT23_1KV@SOT23-SC203P224X300X76-3N
SW2 SWITCH_DIP_4POLE_0R1_SMT8@90HB_SERIES
SW3 SWITCH_DIP_4POLE_0R1_SMT8@90HB_SERIES
SW4 SWITCH_DIP_4POLE_0R1_SMT8@DIPSW4
SW1 SWITCH_PB_SMT@BOURNS7914G
U8 SY89832U@QFN50P300X300X90-17N
U26 SY89832U@QFN50P300X300X90-17N
C88 TANT_CAP_B@CAPMP3528X210N
C89 TANT_CAP_B@CAPMP3528X210N
C164 TANT_CAP_B@CAPMP3528X210N
C311 TANT_CAP_B@CAPMP3528X210N
C312 TANT_CAP_B@CAPMP3528X210N
C326 TANT_CAP_B@CAPMP3528X210N
C327 TANT_CAP_B@CAPMP3528X210N
C328 TANT_CAP_B@CAPMP3528X210N
C334 TANT_CAP_B@CAPMP3528X210N
C335 TANT_CAP_B@CAPMP3528X210N
C348 TANT_CAP_B@CAPMP3528X210N
C349 TANT_CAP_B@CAPMP3528X210N
C350 TANT_CAP_B@CAPMP3528X210N
C388 TANT_CAP_B@CAPMP3528X210N
C389 TANT_CAP_B@CAPMP3528X210N
C390 TANT_CAP_B@CAPMP3528X210N
C391 TANT_CAP_B@CAPMP3528X210N
C392 TANT_CAP_B@CAPMP3528X210N
C393 TANT_CAP_B@CAPMP3528X210N
C394 TANT_CAP_B@CAPMP3528X210N
C395 TANT_CAP_B@CAPMP3528X210N
C488 TANT_CAP_B@CAPMP3528X210N
C602 TANT_CAP_B@CAPMP3528X210N
C603 TANT_CAP_B@CAPMP3528X210N
C309 TANT_CAP_B@CAPMP7343X190N
C310 TANT_CAP_B@CAPMP7343X190N
C614 TANT_CAP_X@CAPMP7343X430N
U55 TPS74X@QFN65P500X500X100-21AL
U56 TPS74X@QFN65P500X500X100-21AL
U57 TPS74X@QFN65P500X500X100-21AL
U59 TPS74X@QFN65P500X500X100-21AL
U18 TPS2031@SOIC127P600X175-8N
U19 TPS2031@SOIC127P600X175-8N
U28 TPS2031@SOIC127P600X175-8N
U29 TPS2031@SOIC127P600X175-8N
U16 TPS51100DGQ@SOP50P490X110-11N
U32 TPS51100DGQ@SOP50P490X110-11N
U33 TPS51100DGQ@SOP50P490X110-11N
U62 TPS51100DGQ@SOP50P490X110-11N
TP4 TP_ROUND100@TPR100
TP5 TP_ROUND100@TPR100
TP9 TP_ROUND100@TPR100
TP10 TP_ROUND100@TPR100
TP11 TP_ROUND100@TPR100
TP12 TP_ROUND100@TPR100
TP13 TP_ROUND100@TPR100
VR4 VAR_5R5V_0603_30A@VARC1608X90N
U54 XC2C256@QFP50P2200X2200X160-144N
J28 XPORT@XP100100X_03R
Y2 XTAL_12R00MHZ_SMT6X3_18PF_50PPM@FX532A
Y1 XTAL_22R1184MHZ_SMT6X3_18PF_50P@FX532A
P5 ZDOK40@TYCO6367550
P7 ZDOK40@TYCO6367550
*CONNECTION*
*SIGNAL* $1I967\XTAL2
U60.H3 C554.1
C554.1 X5.4
*SIGNAL* $1I967\XTAL1
U60.H4 C555.1
C555.1 X5.1
*SIGNAL* $1I967\XPORT_RESET
U60.C7 J28.3
*SIGNAL* $1I967\VPUMP
JP28.2 U60.M12
U60.M12 J27.7
*SIGNAL* $1I967\VCC_PLL_B
JP27.2 U60.B15
*SIGNAL* $1I967\VCC_PLL_A
JP26.2 U60.B2
*SIGNAL* $1I967\VCC33N
U60.T3 C548.1
*SIGNAL* $1I967\VCC33ACAP
C539.1 U60.T14
*SIGNAL* $1I967\VAREF
U60.T15 C549.1
*SIGNAL* $1I967\TRST
U60.M15 J27.8
*SIGNAL* $1I967\TMS
U60.M14 J27.5
*SIGNAL* $1I967\TDO
U60.L12 J27.3
*SIGNAL* $1I967\TDI
U60.N16 J27.9
*SIGNAL* $1I967\TD9
U60.R12 J31.20
*SIGNAL* $1I967\TD8
U60.T11 J31.18
*SIGNAL* $1I967\TD7
U60.R10 J31.16
*SIGNAL* $1I967\TD6
U60.T9 J31.14
*SIGNAL* $1I967\TD5
U60.R8 J31.12
*SIGNAL* $1I967\TD4
U60.T7 J31.10
*SIGNAL* $1I967\TD3
U60.T5 J31.6
*SIGNAL* $1I967\TD1
U60.R3 J31.2
*SIGNAL* $1I967\TCK
U60.N15 J27.1
*SIGNAL* $1I967\SERIAL_OUT
U60.D8 J28.5
*SIGNAL* $1I967\SERIAL_IN
U60.D9 J28.4
*SIGNAL* $1I967\SERIAL_CP3
U60.C6 J28.8
*SIGNAL* $1I967\SERIAL_CP2
U60.D6 J28.7
*SIGNAL* $1I967\SERIAL_CP1
U60.D7 J28.6
*SIGNAL* $1I967\PUSH_BUTTON
J7.2 U60.R15
*SIGNAL* $1I967\PTBASE
U60.P15 Q11.1
*SIGNAL* $1I967\PCAP
U60.R2 C547.1
*SIGNAL* $1I967\NCAP
U60.T2 C547.2
*SIGNAL* $1I967\MON_RESET#
R299.2 J7.12
J7.12 U60.C13
*SIGNAL* $1I967\DEBUG_SERIAL_OUT
U60.H16 U61.3
*SIGNAL* $1I967\DEBUG_SERIAL_IN
U60.G16 U61.2
*SIGNAL* $1I967\CHS_SWITCH
R285.1 J7.1
J7.1 U60.N1
*SIGNAL* $1I967\CHS_LED1
J7.13 U60.D1
*SIGNAL* $1I967\CHS_LED0
J7.9 U60.N2
*SIGNAL* $1I967\AV_SP1
J41.4 U60.P6
*SIGNAL* $1I967\AV_SP0
J41.2 U60.M6
*SIGNAL* $1I967\ATRTN4
U60.T12 J31.17
J31.17 J31.19
*SIGNAL* $1I967\ATRTN3
U60.T10 J31.13
J31.13 J31.15
*SIGNAL* $1I967\ATRTN2
U60.T8 J31.11
J31.11 J31.9
*SIGNAL* $1I967\AG_SP1
J41.8 U60.N10
*SIGNAL* $1I967\AG_SP0
J41.6 U60.N8
*SIGNAL* $1I967\5V_SW_ON
R279.2 U60.M8
U60.M8 Q13.4
*SIGNAL* $1I967\5V_IMON
R279.1 R292.2
R292.2 R142.1
R142.1 Q13.1
Q13.1 Q13.2
Q13.2 Q13.3
*SIGNAL* $1I967\3V3_SW_ON
R280.2 U60.P8
U60.P8 Q14.4
*SIGNAL* $1I967\3V3_IMON
R280.1 R293.2
R293.2 R150.1
R150.1 Q14.1
Q14.1 Q14.2
Q14.2 Q14.3
*SIGNAL* $1I967\3V3AUX_PG
R283.1 U59.9
U59.9 U60.M5
*SIGNAL* 3V3AUX
C538.1 JP28.3
JP28.3 J26.10
J26.10 R282.2
R282.2 R283.2
R283.2 R284.2
R284.2 R285.2
R285.2 R286.2
R286.2 R299.1
R299.1 C542.1
C542.1 C543.1
C543.1 U59.20
U59.20 U59.1
U59.1 U59.18
U59.18 U59.19
U59.19 U60.N13
U60.N13 U60.N4
U60.N4 U60.A2
U60.A2 U60.B7
U60.B7 U60.C4
U60.C4 U60.C5
U60.C5 U60.A15
U60.A15 U60.B10
U60.B10 U60.C12
U60.C12 U60.D12
U60.D12 U60.C14
U60.C14 U60.C16
U60.C16 U60.E13
U60.E13 U60.G15
U60.G15 U60.K15
U60.K15 U60.M13
U60.M13 U60.R16
U60.R16 U60.C1
U60.C1 U60.C3
U60.C3 U60.E4
U60.E4 U60.G2
U60.G2 U60.K2
U60.K2 U60.M4
U60.M4 U60.R1
U60.R1 U60.H6
U60.H6 U60.L13
U60.L13 J27.6
J27.6 Q11.2
Q11.2 J28.2
J28.2 U61.5
U61.5 C551.1
C551.1 C553.1
C553.1 C568.1
C568.1 C569.1
C569.1 C570.1
C570.1 C571.1
C571.1 C572.1
C572.1 C573.1
C573.1 C574.1
C574.1 C575.1
C575.1 C576.1
C576.1 C577.1
C577.1 C578.1
C578.1 C579.1
C579.1 C580.1
C580.1 C581.1
C581.1 C582.1
C582.1 C583.1
C583.1 C584.1
C584.1 C585.1
C585.1 C586.1
C586.1 C587.1
C587.1 C588.1
C588.1 C589.1
*SIGNAL* 1V5AUX
JP26.3 JP27.3
JP27.3 C545.1
C545.1 U60.L11
U60.L11 U60.N5
U60.N5 U60.N14
U60.N14 U60.P1
U60.P1 U60.G10
U60.G10 U60.G8
U60.G8 U60.H7
U60.H7 U60.H9
U60.H9 U60.J10
U60.J10 U60.J8
U60.J8 U60.K7
U60.K7 U60.K9
U60.K9 Q11.3
Q11.3 C556.1
C556.1 C557.1
C557.1 C558.1
C558.1 C559.1
C559.1 C560.1
C560.1 C561.1
C561.1 C562.1
C562.1 C563.1
C563.1 C564.1
C564.1 C565.1
C565.1 C566.1
C566.1 C567.1
*SIGNAL* $1I967\12V_SW_ON
R278.2 U60.P7
U60.P7 Q12.4
*SIGNAL* $1I967\12V_IMON
R288.2 R289.1
R289.1 U60.L8
*SIGNAL* $1I967\$1N695
R278.1 R287.2
R287.2 R289.2
R289.2 Q12.1
Q12.1 Q12.2
Q12.2 Q12.3
*SIGNAL* $1I967\$1N67
R286.1 J7.11
*SIGNAL* $1I967\$1N665
R284.1 J7.5
*SIGNAL* $1I967\$1N619
R281.2 R282.1
R282.1 U59.16
*SIGNAL* $1I967\$1N609
U59.15 C550.1
*SIGNAL* $1I967\$1N58
R290.2 R291.1
R291.1 U60.R5
*SIGNAL* $1I967\$1N51
U60.L10 R14.2
*SIGNAL* $1I967\$1N1215
U60.M9 R150.2
*SIGNAL* $1I967\$1N1213
U60.L9 R145.2
*SIGNAL* $1I967\$1N1211
U60.N7 R142.2
*SIGNAL* $1I967\$1N1209
U60.R7 R139.2
*SIGNAL* $1I967\$1N1195
U60.P10 R16.2
*SIGNAL* $1I967\$1N1193
U60.R11 R17.2
*SIGNAL* $1I967\$1N1189
U60.N11 R18.2
*SIGNAL* $1I967\$1N1187
U60.P11 R19.2
*SIGNAL* $1I967\$1N1185
U60.R14 R20.2
*SIGNAL* $1I967\$1N1183
U60.P13 R21.2
*SIGNAL* $1I967\$1N1172
U60.N9 R15.2
*SIGNAL* $1I967\$1N1073
J26.5 U61.8
*SIGNAL* $1I967\$1N1071
J26.3 U61.9
*SIGNAL* $1I967\$1N1064
C544.1 U61.7
*SIGNAL* $1I967\$1N1057
C542.2 U61.4
*SIGNAL* $1I967\$1N1049
C541.2 U61.10
*SIGNAL* $1I967\$1N1047
C541.1 U61.11
*SIGNAL* $1I967\$1N1045
C540.1 U61.1
*SIGNAL* $1I967\$1N1043
C540.2 U61.12
*SIGNAL* $1I863\X_UART2_TX
J14.3 U43.17
*SIGNAL* $1I863\X_UART2_RX
J14.2 U43.16
*SIGNAL* $1I863\X_UART2_RTS#
J14.7 U43.8
*SIGNAL* $1I863\X_UART2_CTS#
J14.8 U43.9
*SIGNAL* $1I863\X_UART1_TX
P2.3 U44.17
*SIGNAL* $1I863\X_UART1_RX
P2.2 U44.16
*SIGNAL* $1I863\X_UART1_RTS#
P2.7 U44.8
*SIGNAL* $1I863\X_UART1_CTS#
P2.8 U44.9
*SIGNAL* $1I863\UART2_TX
U43.13 U1.D28
*SIGNAL* $1I863\UART2_RX
U43.15 U1.B28
*SIGNAL* $1I863\UART2_RTS#
U43.12 U45.1
*SIGNAL* $1I863\UART2_CTS#
U43.10 U46.1
*SIGNAL* $1I863\UART1_TX
U44.13 U1.D27
*SIGNAL* $1I863\UART1_RX
U44.15 U1.C27
*SIGNAL* $1I863\UART1_CTS#
U44.10 U48.1
*SIGNAL* $1I863\PWBE_3#
U1.D15 R70.2
*SIGNAL* $1I863\PWBE_2#
U1.C15 R69.2
*SIGNAL* $1I863\PWBE_1#
U15.AF14 U1.B15
U1.B15 R68.2
*SIGNAL* $1I863\PREADY
U15.K12 U1.C17
U1.C17 R71.2
*SIGNAL* $1I863\PERPAR1_UART1_RTS#
U44.12 U1.B29
*SIGNAL* $1I863\PERPAR0_UART1_CTS#
U1.A29 U48.4
*SIGNAL* $1I863\PERERR
R85.1 U1.C7
*SIGNAL* $1I863\PCS_5_GPIO010
U1.A8 R64.2
*SIGNAL* $1I863\PCS_1
U15.K13 U1.B9
U1.B9 R61.2
*SIGNAL* $1I863\PCS_0
U42.F2 U1.D10
U1.D10 R60.2
*SIGNAL* $1I863\PBLAST#
U15.H23 U1.B7
U1.B7 R72.2
*SIGNAL* $1I863\N17929567
C194.2 U44.5
*SIGNAL* $1I863\N17929543
C192.1 U44.4
*SIGNAL* $1I863\N17929517
U44.14 U44.11
*SIGNAL* $1I863\N17929475
C195.1 U44.7
*SIGNAL* $1I863\N17929360
C193.1 U44.3
*SIGNAL* $1I863\N17929344
R86.1 U44.1
*SIGNAL* $1I863\N17929070
C198.2 U43.5
*SIGNAL* $1I863\N17929048
C196.1 U43.4
*SIGNAL* $1I863\N17929025
U43.14 U43.11
*SIGNAL* $1I863\N17929015
C199.1 U43.7
*SIGNAL* $1I863\N17928993
C197.1 U43.3
*SIGNAL* $1I863\N17928985
R87.1 U43.1
*SIGNAL* $1I863\N17928913
C198.1 U43.6
*SIGNAL* $1I863\N17928909
C196.2 U43.2
*SIGNAL* $1I863\N17928905
C194.1 U44.6
*SIGNAL* $1I863\N17928863
C192.2 U44.2
*SIGNAL* $1I863\I2C0_SDATA
U40.5 U41.6
U41.6 U1.AB33
U1.AB33 R73.2
R73.2 RO9.2
RO9.2 P11.3
P11.3 U47.4
*SIGNAL* $1I863\I2C0_66_DATA
U39.5 R89.1
R89.1 U47.1
*SIGNAL* $1I863\CPU_UART0_DSR#
U1.C29 U45.4
*SIGNAL* $1I863\CPU_UART0_DCD#
U1.C28 U46.4
*SIGNAL* $1I863\$PIN0
R81.2 R80.1
*SIGNAL* $1I863\$1N90
U1.D8 R78.2
*SIGNAL* $1I863\$1N881
R4.1 U1.A7
*SIGNAL* $1I863\$1N129
U1.A17 R77.2
*SIGNAL* $1I860\N28645819
C618.1 C693.1
C693.1 C716.1
C716.1 U1.L2
U1.L2 U1.L1
U1.L1 L2.1
L2.1 C745.1
*SIGNAL* $1I860\N28645813
C619.1 C686.1
C686.1 C705.1
C705.1 U1.J4
U1.J4 U1.L4
U1.L4 L3.1
L3.1 C746.1
*SIGNAL* $1I860\N28513723
C617.1 C631.1
C631.1 U1.AP28
U1.AP28 L4.1
L4.1 C744.1
*SIGNAL* $1I860\N14667223
C616.1 C623.1
C623.1 U1.AP24
U1.AP24 L1.2
L1.2 C747.1
*SIGNAL* 3V3_CPU
C624.1 C637.1
C637.1 C642.1
C642.1 C647.1
C647.1 C648.1
C648.1 C662.1
C662.1 C664.1
C664.1 C670.1
C670.1 C674.1
C674.1 C679.1
C679.1 C684.1
C684.1 C689.1
C689.1 C694.1
C694.1 C704.1
C704.1 C709.1
C709.1 C714.1
C714.1 C720.1
C720.1 C726.1
C726.1 C731.1
C731.1 C737.1
C737.1 L13.1
L13.1 U1.B5
U1.B5 U1.E26
U1.E26 U1.E28
U1.E28 U1.E29
U1.E29 U1.E33
U1.E33 U1.F5
U1.F5 U1.F30
U1.F30 U1.G5
U1.G5 U1.G30
U1.G30 U1.J5
U1.J5 U1.J30
U1.J30 U1.B12
U1.B12 U1.M2
U1.M2 U1.M33
U1.M33 U1.N14
U1.N14 U1.N21
U1.N21 U1.P13
U1.P13 U1.P22
U1.P22 U1.U30
U1.U30 U1.B23
U1.B23 U1.B30
U1.B30 U1.E2
U1.E2 U1.E6
U1.E6 U1.E7
U1.E7 U1.E9
U1.E9 U1.E17
*SIGNAL* 2V5_CPU
C622.1 C669.1
C669.1 C673.1
C673.1 C678.1
C678.1 C682.1
C682.1 C688.1
C688.1 C697.1
C697.1 C702.1
C702.1 C708.1
C708.1 C713.1
C713.1 C719.1
C719.1 C725.1
C725.1 C733.1
C733.1 C735.1
C735.1 L12.1
L12.1 U1.AA22
U1.AA22 U1.AK33
U1.AK33 U1.AN23
U1.AN23 U1.AN30
U1.AN30 U1.AB21
U1.AB21 U1.AC33
U1.AC33 U1.AF30
U1.AF30 U1.AH30
U1.AH30 U1.AJ30
U1.AJ30 U1.AK26
U1.AK26 U1.AK28
U1.AK28 U1.AK29
*SIGNAL* 1V8_CPU
C627.1 C636.1
C636.1 C640.1
C640.1 C645.1
C645.1 C660.1
C660.1 C668.1
C668.1 C672.1
C672.1 C677.1
C677.1 C681.1
C681.1 C692.1
C692.1 C696.1
C696.1 C700.1
C700.1 C707.1
C707.1 C712.1
C712.1 C730.1
C730.1 C740.1
C740.1 L11.1
L11.1 U1.V5
U1.V5 U1.AK7
U1.AK7 U1.AK9
U1.AK9 U1.AK18
U1.AK18 U1.AN5
U1.AN5 U1.AN12
U1.AN12 U1.AA13
U1.AA13 U1.AB14
U1.AB14 U1.AC2
U1.AC2 U1.AF5
U1.AF5 U1.AH5
U1.AH5 U1.AJ5
U1.AJ5 U1.AK2
U1.AK2 U1.AK6
*SIGNAL* 1V5_CPU
C621.1 C625.1
C625.1 C626.1
C626.1 C629.1
C629.1 C630.1
C630.1 C632.1
C632.1 C634.1
C634.1 C638.1
C638.1 C639.1
C639.1 C641.1
C641.1 C643.1
C643.1 C644.1
C644.1 C655.1
C655.1 C657.1
C657.1 C661.1
C661.1 C665.1
C665.1 C666.1
C666.1 C667.1
C667.1 C671.1
C671.1 C675.1
C675.1 C680.1
C680.1 C683.1
C683.1 C687.1
C687.1 C690.1
C690.1 C691.1
C691.1 C695.1
C695.1 C698.1
C698.1 C699.1
C699.1 C706.1
C706.1 C710.1
C710.1 C711.1
C711.1 C715.1
C715.1 C717.1
C717.1 C718.1
C718.1 C722.1
C722.1 C723.1
C723.1 C724.1
C724.1 C729.1
C729.1 C732.1
C732.1 C739.1
C739.1 L10.1
L10.1 L9.1
L9.1 L8.1
L8.1 U1.E11
U1.E11 U1.E24
U1.E24 U1.L5
U1.L5 U1.L30
U1.L30 U1.M5
U1.M5 U1.M30
U1.M30 U1.N5
U1.N5 U1.N16
U1.N16 U1.N19
U1.N19 U1.N30
U1.N30 U1.P5
U1.P5 U1.E12
U1.E12 U1.P16
U1.P16 U1.P19
U1.P19 U1.P30
U1.P30 U1.R5
U1.R5 U1.R30
U1.R30 U1.T13
U1.T13 U1.T14
U1.T14 U1.T21
U1.T21 U1.T22
U1.T22 U1.W13
U1.W13 U1.E13
U1.E13 U1.W14
U1.W14 U1.W21
U1.W21 U1.W22
U1.W22 U1.Y5
U1.Y5 U1.Y30
U1.Y30 U1.AA5
U1.AA5 U1.AA16
U1.AA16 U1.AA19
U1.AA19 U1.AA30
U1.AA30 U1.AB5
U1.AB5 U1.E14
U1.E14 U1.AB16
U1.AB16 U1.AB19
U1.AB19 U1.AB30
U1.AB30 U1.AC5
U1.AC5 U1.AC30
U1.AC30 U1.AD5
U1.AD5 U1.AD30
U1.AD30 U1.AK11
U1.AK11 U1.AK12
U1.AK12 U1.AK13
U1.AK13 U1.E15
U1.E15 U1.AK14
U1.AK14 U1.AK15
U1.AK15 U1.AK20
U1.AK20 U1.AK21
U1.AK21 U1.AK22
U1.AK22 U1.AK23
U1.AK23 U1.AK24
U1.AK24 U1.E20
U1.E20 U1.E21
U1.E21 U1.E22
U1.E22 U1.E23
*SIGNAL* $1I816\$1N558
R3.2 U1.AA32
*SIGNAL* $1I810\N27904376
R275.2 U58.44
*SIGNAL* $1I810\N27904256
R277.2 U58.85
*SIGNAL* $1I810\N27904117
R223.1 U1.AM27
*SIGNAL* $1I810\N27904104
R242.1 U1.AN24
*SIGNAL* $1I810\N27904057
R273.2 U58.52
*SIGNAL* $1I810\N27904052
R237.1 U1.AL25
*SIGNAL* $1I810\N27904007
R222.1 U1.AM25
*SIGNAL* $1I810\N27904001
R239.1 U1.AN25
*SIGNAL* $1I810\N27903945
R241.1 U1.AL24
*SIGNAL* $1I810\N27903704
R274.2 U58.51
*SIGNAL* $1I810\N27903625
R240.2 U58.56
*SIGNAL* $1I810\N27903590
R276.2 U58.57
*SIGNAL* $1I810\N27903366
R272.2 U58.55
*SIGNAL* $1I810\MDI0_3P
J25.7 R260.1
R260.1 U58.126
*SIGNAL* $1I810\MDI0_3N
J25.8 R261.1
R261.1 U58.127
*SIGNAL* $1I810\MDI0_2P
J25.4 R258.1
R258.1 U58.120
*SIGNAL* $1I810\MDI0_2N
J25.5 R259.1
R259.1 U58.121
*SIGNAL* $1I810\MDI0_1P
J25.3 R257.1
R257.1 U58.114
*SIGNAL* $1I810\MDI0_1N
J25.6 R256.1
R256.1 U58.115
*SIGNAL* $1I810\MDI0_0P
J25.1 R254.1
R254.1 U58.108
*SIGNAL* $1I810\MDI0_0N
J25.2 R255.1
R255.1 U58.109
*SIGNAL* $1I810\LED0_L1000
JP18.1 JP19.3
JP19.3 U58.10
*SIGNAL* $1I810\LED0_L100
JP16.3 JP17.1
JP17.1 U58.9
*SIGNAL* $1I810\LED0_L10
JP14.3 JP15.1
JP15.1 U58.8
*SIGNAL* $1I810\LED0_DUPLEX
JP10.3 JP11.1
JP11.1 U58.13
*SIGNAL* $1I810\LED0_ACT
JP12.3 JP13.1
JP13.1 U58.7
*SIGNAL* $1I810\GMCREFCLK_125MHZ
R277.1 U1.AJ33
*SIGNAL* $1I810\GMC0TXD3
R237.2 U58.71
*SIGNAL* $1I810\GMC0TXD2
R222.2 U58.72
*SIGNAL* $1I810\GMC0TXD1
R239.2 U58.75
*SIGNAL* $1I810\GMC0TXD0
R241.2 U58.76
*SIGNAL* $1I810\GMC0TXCTL
R242.2 U58.62
*SIGNAL* $1I810\GMC0TXCLK
R223.2 U58.79
*SIGNAL* $1I810\GMC0RXD3
R274.1 U1.AN29
*SIGNAL* $1I810\GMC0RXD2
R273.1 U1.AM28
*SIGNAL* $1I810\GMC0RXD1
R272.1 U1.AP29
*SIGNAL* $1I810\GMC0RXD0
R240.1 U1.AL28
*SIGNAL* $1I810\GMC0RXCTL
R275.1 U1.AJ31
*SIGNAL* $1I810\GMC0RXCLK
R276.1 U1.AN28
*SIGNAL* $1I810\$1N679
R238.1 U58.32
*SIGNAL* $1I810\$1N661
JP23.2 R271.1
*SIGNAL* $1I810\$1N658
JP22.2 R270.1
*SIGNAL* $1I810\$1N655
JP21.2 R269.1
*SIGNAL* $1I810\$1N652
JP20.2 R268.1
*SIGNAL* $1I810\$1N646
R271.2 U58.95
*SIGNAL* $1I810\$1N644
R270.2 U58.18
*SIGNAL* $1I810\$1N642
R269.2 U58.17
*SIGNAL* $1I810\$1N640
R268.2 U58.14
*SIGNAL* $1I810\$1N606
R266.2 U58.94
*SIGNAL* $1I810\$1N602
R265.2 U58.89
*SIGNAL* $1I810\$1N597
R264.2 U58.88
*SIGNAL* $1I810\$1N430
C512.1 R262.1
R262.1 U58.100
U58.100 C535.1
*SIGNAL* $1I810\$1N429
C511.1 R263.1
R263.1 U58.98
U58.98 C536.1
*SIGNAL* $1I810\$1N368
R253.2 U58.102
*SIGNAL* $1I810\$1N359
JP18.2 R251.2
R251.2 R252.2
*SIGNAL* $1I810\$1N358
J25.11 R251.1
*SIGNAL* $1I810\$1N357
JP19.2 J25.12
J25.12 R252.1
*SIGNAL* $1I810\$1N350
JP16.2 R249.1
R249.1 D8.2
*SIGNAL* $1I810\$1N349
R250.1 D8.1
*SIGNAL* $1I810\$1N348
JP17.2 R249.2
R249.2 R250.2
*SIGNAL* $1I810\$1N337
JP14.2 R247.1
R247.1 D7.2
*SIGNAL* $1I810\$1N336
R248.1 D7.1
*SIGNAL* $1I810\$1N335
JP15.2 R247.2
R247.2 R248.2
*SIGNAL* $1I810\$1N324
JP12.2 J25.14
J25.14 R245.1
*SIGNAL* $1I810\$1N323
J25.13 R246.1
*SIGNAL* $1I810\$1N322
JP13.2 R245.2
R245.2 R246.2
*SIGNAL* $1I810\$1N308
JP10.2 R243.1
R243.1 D6.2
*SIGNAL* $1I810\$1N307
R244.1 D6.1
*SIGNAL* $1I810\$1N304
JP11.2 R243.2
R243.2 R244.2
*SIGNAL* $1I810\$1N123
R267.2 U1.AL27
*SIGNAL* $1I803\$1N716
U57.15 C500.1
*SIGNAL* $1I803\$1N702
R220.2 R221.1
R221.1 U57.16
*SIGNAL* $1I803\$1N688
R216.1 R217.2
R217.2 U56.16
*SIGNAL* $1I803\$1N674
U56.15 C499.1
*SIGNAL* $1I803\$1N638
U55.15 C498.1
*SIGNAL* $1I803\$1N624
R214.2 R215.1
R215.1 U55.16
*SIGNAL* $1I790\SX95T_HSWAP_EN
R209.2 U15.M23
*SIGNAL* $1I747\USER_LED1
U54.101 R201.1
*SIGNAL* $1I747\USER_LED0
U54.102 R200.1
*SIGNAL* $1I747\USER_DIP3
U54.94 R196.1
R196.1 SW2.4
*SIGNAL* $1I747\USER_DIP2
U54.95 R195.1
R195.1 SW2.3
*SIGNAL* $1I747\USER_DIP1
U54.96 R194.1
R194.1 SW2.2
*SIGNAL* $1I747\USER_DIP0
U54.97 R198.1
R198.1 SW2.1
*SIGNAL* $1I747\SYSERR#
U54.100 R202.1
*SIGNAL* $1I747\RESET_BUFPOR#
U54.98 R203.1
*SIGNAL* $1I747\PER_CCLK_EN#
R135.1 U2.1
U2.1 U54.41
*SIGNAL* $1I747\DAT7
U54.118 J17.3
*SIGNAL* $1I747\DAT6
U54.117 J17.5
*SIGNAL* $1I747\DAT5
U54.115 J17.9
*SIGNAL* $1I747\DAT4
U54.113 J17.11
*SIGNAL* $1I747\DAT3
U54.112 J17.12
*SIGNAL* $1I747\DAT2
U54.111 J17.13
*SIGNAL* $1I747\DAT1
U54.120 J17.1
*SIGNAL* $1I747\DAT0_DO
U54.119 J17.2
*SIGNAL* $1I747\CPLD_TMS
R193.1 U54.65
U54.65 J22.11
*SIGNAL* $1I747\CPLD_TDI
U54.63 J22.5
*SIGNAL* $1I747\CPLD_TCK
R192.1 U54.67
U54.67 J22.9
*SIGNAL* $1I747\CMD_DI
U54.114 J17.10
*SIGNAL* $1I747\CLK_SCLK
U54.116 J17.6
*SIGNAL* $1I747\CFG_DIP2
U54.88 R206.1
R206.1 SW3.3
*SIGNAL* $1I747\CFG_DIP1
U54.91 R205.1
R205.1 SW3.2
*SIGNAL* $1I747\CFG_DIP0
U54.92 R204.1
R204.1 SW3.1
*SIGNAL* $1I747\$1N826
U54.121 J17.15
*SIGNAL* $1I747\$1N710
U54.110 J17.14
*SIGNAL* $1I747\$1N60
CR1.2 R197.2
*SIGNAL* $1I747\$1N58
CR4.2 R201.2
*SIGNAL* $1I747\$1N54
CR5.2 R202.2
*SIGNAL* $1I747\$1N42
CR2.2 R199.2
*SIGNAL* $1I747\$1N39
CR2.1 U35.4
*SIGNAL* $1I747\$1N34
CR3.2 R200.2
*SIGNAL* $1I747\$1N20
U54.122 J22.7
*SIGNAL* $1I747\$1N12
CR6.2 R203.2
*SIGNAL* $1I7\QSH_B_D_P9
U15.V25 P9.38
*SIGNAL* $1I7\QSH_B_D_P8
U15.W34 P9.34
*SIGNAL* $1I7\QSH_B_D_P7
U15.Y32 P9.30
*SIGNAL* $1I7\QSH_B_D_P6
U15.Y28 P9.26
*SIGNAL* $1I7\QSH_B_D_P5
U15.Y26 P9.22
*SIGNAL* $1I7\QSH_B_D_P4
U15.AA34 P9.18
*SIGNAL* $1I7\QSH_B_D_P3
U15.AB31 P9.14
*SIGNAL* $1I7\QSH_B_D_P2
U15.AB28 P9.10
*SIGNAL* $1I7\QSH_B_D_P18
U15.N24 P9.74
*SIGNAL* $1I7\QSH_B_D_P17
U15.P26 P9.70
*SIGNAL* $1I7\QSH_B_D_P16
U15.R26 P9.66
*SIGNAL* $1I7\QSH_B_D_P15
U15.T31 P9.62
*SIGNAL* $1I7\QSH_B_D_P14
U15.U33 P9.58
*SIGNAL* $1I7\QSH_B_D_P13
U15.U30 P9.54
*SIGNAL* $1I7\QSH_B_D_P12
U15.U27 P9.50
*SIGNAL* $1I7\QSH_B_D_P11
U15.U25 P9.46
*SIGNAL* $1I7\QSH_B_D_P10
U15.V30 P9.42
*SIGNAL* $1I7\QSH_B_D_P1
U15.AB25 P9.6
*SIGNAL* $1I7\QSH_B_D_P0
U15.AC32 P9.2
*SIGNAL* $1I7\QSH_B_D_N9
U15.W25 P9.40
*SIGNAL* $1I7\QSH_B_D_N8
U15.V34 P9.36
*SIGNAL* $1I7\QSH_B_D_N7
U15.W32 P9.32
*SIGNAL* $1I7\QSH_B_D_N6
U15.Y29 P9.28
*SIGNAL* $1I7\QSH_B_D_N5
U15.W26 P9.24
*SIGNAL* $1I7\QSH_B_D_N4
U15.Y34 P9.20
*SIGNAL* $1I7\QSH_B_D_N3
U15.AA31 P9.16
*SIGNAL* $1I7\QSH_B_D_N2
U15.AA28 P9.12
*SIGNAL* $1I7\QSH_B_D_N18
U15.P24 P9.76
*SIGNAL* $1I7\QSH_B_D_N17
U15.P27 P9.72
*SIGNAL* $1I7\QSH_B_D_N16
U15.R27 P9.68
*SIGNAL* $1I7\QSH_B_D_N15
U15.R31 P9.64
*SIGNAL* $1I7\QSH_B_D_N14
U15.T34 P9.60
*SIGNAL* $1I7\QSH_B_D_N13
U15.T30 P9.56
*SIGNAL* $1I7\QSH_B_D_N12
U15.U28 P9.52
*SIGNAL* $1I7\QSH_B_D_N11
U15.T25 P9.48
*SIGNAL* $1I7\QSH_B_D_N10
U15.W30 P9.44
*SIGNAL* $1I7\QSH_B_D_N1
U15.AB26 P9.8
*SIGNAL* $1I7\QSH_B_D_N0
U15.AB32 P9.4
*SIGNAL* $1I7\QSH_B_CLK_P
U15.K18 P9.78
*SIGNAL* $1I7\QSH_B_CLK_N
U15.J19 P9.80
*SIGNAL* $1I7\QSH_A_D_P9
U15.V28 P9.37
*SIGNAL* $1I7\QSH_A_D_P8
U15.W31 P9.33
*SIGNAL* $1I7\QSH_A_D_P7
U15.W29 P9.29
*SIGNAL* $1I7\QSH_A_D_P6
U15.W24 P9.25
*SIGNAL* $1I7\QSH_A_D_P5
U15.Y33 P9.21
*SIGNAL* $1I7\QSH_A_D_P4
U15.Y27 P9.17
*SIGNAL* $1I7\QSH_A_D_P3
U15.Y24 P9.13
*SIGNAL* $1I7\QSH_A_D_P2
U15.AA29 P9.9
*SIGNAL* $1I7\QSH_A_D_P18
U15.N29 P9.73
*SIGNAL* $1I7\QSH_A_D_P17
U15.P25 P9.69
*SIGNAL* $1I7\QSH_A_D_P16
U15.R28 P9.65
*SIGNAL* $1I7\QSH_A_D_P15
U15.R24 P9.61
*SIGNAL* $1I7\QSH_A_D_P14
U15.T33 P9.57
*SIGNAL* $1I7\QSH_A_D_P13
U15.T28 P9.53
*SIGNAL* $1I7\QSH_A_D_P12
U15.U32 P9.49
*SIGNAL* $1I7\QSH_A_D_P11
U15.U26 P9.45
*SIGNAL* $1I7\QSH_A_D_P10
U15.V32 P9.41
*SIGNAL* $1I7\QSH_A_D_P1
U15.AA25 P9.5
*SIGNAL* $1I7\QSH_A_D_P0
U15.AC33 P9.1
*SIGNAL* $1I7\QSH_A_D_N9
U15.V27 P9.39
*SIGNAL* $1I7\QSH_A_D_N8
U15.Y31 P9.35
*SIGNAL* $1I7\QSH_A_D_N7
U15.V29 P9.31
*SIGNAL* $1I7\QSH_A_D_N6
U15.V24 P9.27
*SIGNAL* $1I7\QSH_A_D_N5
U15.AA33 P9.23
*SIGNAL* $1I7\QSH_A_D_N4
U15.W27 P9.19
*SIGNAL* $1I7\QSH_A_D_N3
U15.AA24 P9.15
*SIGNAL* $1I7\QSH_A_D_N2
U15.AA30 P9.11
*SIGNAL* $1I7\QSH_A_D_N18
U15.P29 P9.75
*SIGNAL* $1I7\QSH_A_D_N17
U15.N25 P9.71
*SIGNAL* $1I7\QSH_A_D_N16
U15.R29 P9.67
*SIGNAL* $1I7\QSH_A_D_N15
U15.T24 P9.63
*SIGNAL* $1I7\QSH_A_D_N14
U15.R34 P9.59
*SIGNAL* $1I7\QSH_A_D_N13
U15.T29 P9.55
*SIGNAL* $1I7\QSH_A_D_N12
U15.U31 P9.51
*SIGNAL* $1I7\QSH_A_D_N11
U15.T26 P9.47
*SIGNAL* $1I7\QSH_A_D_N10
U15.V33 P9.43
*SIGNAL* $1I7\QSH_A_D_N1
U15.AA26 P9.7
*SIGNAL* $1I7\QSH_A_D_N0
U15.AB33 P9.3
*SIGNAL* $1I7\QSH_A_CLK_P
U15.H19 P9.77
*SIGNAL* $1I7\QSH_A_CLK_N
U15.H20 P9.79
*SIGNAL* N12V
J32.2 J18.14
*SIGNAL* 5VAUX
J32.10 R180.1
R180.1 J18.9
J18.9 U59.10
U59.10 U59.11
U59.11 U59.5
U59.5 U59.6
U59.6 U59.7
U59.7 U59.8
U59.8 C552.1
*SIGNAL* 12V
L7.1 L14.1
L14.1 L15.1
L15.1 Q12.5
Q12.5 Q12.6
Q12.6 Q12.7
Q12.7 Q12.8
*SIGNAL* $1I671\$1N490
U51.6 R146.2
R146.2 R12.2
*SIGNAL* $1I671\$1N454
U53.2 C412.1
C412.1 C424.1
C424.1 L15.2
*SIGNAL* $1I671\$1N450
C409.1 C423.1
C423.1 L14.2
L14.2 U27.2
*SIGNAL* $1I671\$1N370
Q8.3 R180.2
R180.2 Q9.1
Q9.1 Q10.1
*SIGNAL* $1I671\$1N361
R187.1 Q10.3
*SIGNAL* $1I671\$1N358
R185.1 Q9.3
*SIGNAL* $1I671\$1N346
U53.10 Q7.3
*SIGNAL* $1I671\$1N344
U53.7 R179.2
*SIGNAL* $1I671\$1N333
U53.8 R177.1
*SIGNAL* $1I671\$1N332
U53.9 R183.2
R183.2 C426.1
*SIGNAL* $1I671\$1N307
U53.5 R177.2
R177.2 R10.2
*SIGNAL* $1I671\$1N299
R149.2 R11.2
R11.2 U27.6
*SIGNAL* $1I671\$1N273
R149.1 U27.9
*SIGNAL* $1I671\$1N262
R148.2 U27.8
*SIGNAL* $1I671\$1N260
Q6.3 U27.11
*SIGNAL* $1I671\$1N237
C404.1 U51.2
U51.2 C420.1
C420.1 L7.2
*SIGNAL* $1I671\$1N236
Q5.3 U51.11
*SIGNAL* $1I671\$1N234
U51.8 R147.2
*SIGNAL* $1I671\$1N223
U51.9 R146.1
*SIGNAL* $1I671\$1N163
U50.10 R144.2
R144.2 R13.2
*SIGNAL* $1I671\$1N161
U50.13 R144.1
*SIGNAL* $1I671\$1N150
U50.12 R143.2
*SIGNAL* $1I671\$1N148
U50.1 Q4.3
*SIGNAL* $1I671\$1N147
U50.6 U50.2
U50.2 C401.1
C401.1 C403.1
C403.1 C419.1
C419.1 L6.2
L6.2 L5.2
L5.2 L16.2
*SIGNAL* VTT_0V9
R138.2 C465.1
C465.1 C466.1
C466.1 C270.1
C270.1 C271.1
C271.1 U33.3
U33.3 RP13.5
RP13.5 RP13.6
RP13.6 RP13.7
RP13.7 RP13.8
RP13.8 RP14.5
RP14.5 RP14.6
RP14.6 RP14.7
RP14.7 RP14.8
RP14.8 RP15.5
RP15.5 RP15.6
RP15.6 RP15.7
RP15.7 RP15.8
RP15.8 RP16.5
RP16.5 RP16.6
RP16.6 RP16.7
RP16.7 RP16.8
RP16.8 RP17.5
RP17.5 RP17.6
RP17.6 RP17.7
RP17.7 RP17.8
RP17.8 RP18.5
RP18.5 RP18.6
RP18.6 RP18.7
RP18.7 RP18.8
RP18.8 RP20.5
RP20.5 RP20.6
RP20.6 RP20.7
RP20.7 RP20.8
RP20.8 CP20.1
CP20.1 CP20.2
CP20.2 CP20.3
CP20.3 CP20.4
CP20.4 CP21.1
CP21.1 CP21.2
CP21.2 CP21.3
CP21.3 CP21.4
CP21.4 CP22.1
CP22.1 CP22.2
CP22.2 CP22.3
CP22.3 CP22.4
CP22.4 CP23.1
CP23.1 CP23.2
CP23.2 CP23.3
CP23.3 CP23.4
CP23.4 CP24.1
CP24.1 CP24.2
CP24.2 CP24.3
CP24.3 CP24.4
CP24.4 CP25.1
CP25.1 CP25.2
CP25.2 CP25.3
CP25.3 CP25.4
CP25.4 CP27.1
CP27.1 CP27.2
CP27.2 CP27.3
CP27.3 CP27.4
*SIGNAL* VREF_0V9
J15.1 C352.1
C352.1 C353.1
C353.1 C354.1
C354.1 C355.1
C355.1 C356.1
C356.1 C357.1
C357.1 C358.1
C358.1 C359.1
C359.1 C360.1
C360.1 C460.1
C460.1 U15.AF10
U15.AF10 U15.AG7
U15.AG7 U15.AL18
U15.AL18 U15.AL23
U15.AL23 U15.AL28
U15.AL28 U15.AM23
U15.AM23 U15.AN12
U15.AN12 U15.Y9
U15.Y9 U33.6
U33.6 C364.1
*SIGNAL* $1I6\DDR2_WE_N
J15.73 U15.AC5
U15.AC5 RP18.1
*SIGNAL* $1I6\DDR2_RESET_N
J15.18 U15.AM18
*SIGNAL* $1I6\DDR2_RAS_N
J15.192 U15.AD5
U15.AD5 RP17.3
*SIGNAL* $1I6\DDR2_PAR_OUT
J15.55 U15.AD7
*SIGNAL* $1I6\DDR2_PAR_IN
J15.68 U15.AN18
*SIGNAL* $1I6\DDR2_ODT_1
J15.77 R231.1
R231.1 U15.AM20
*SIGNAL* $1I6\DDR2_ODT_0
J15.195 R232.1
R232.1 U15.AN20
*SIGNAL* $1I6\DDR2_DQS_N_8
J15.45 U15.AJ15
*SIGNAL* $1I6\DDR2_DQS_N_7
J15.113 U15.V7
*SIGNAL* $1I6\DDR2_DQS_N_6
J15.104 U15.AD9
*SIGNAL* $1I6\DDR2_DQS_N_5
J15.92 U15.AD11
*SIGNAL* $1I6\DDR2_DQS_N_4
J15.83 U15.AJ11
*SIGNAL* $1I6\DDR2_DQS_N_3
J15.36 U15.AJ20
*SIGNAL* $1I6\DDR2_DQS_N_2
J15.27 U15.AK21
*SIGNAL* $1I6\DDR2_DQS_N_1
J15.15 U15.AM25
*SIGNAL* $1I6\DDR2_DQS_N_0
J15.6 U15.AL26
*SIGNAL* $1I6\DDR2_DQS_8
J15.46 U15.AJ16
*SIGNAL* $1I6\DDR2_DQS_7
J15.114 U15.W7
*SIGNAL* $1I6\DDR2_DQS_6
J15.105 U15.AE8
*SIGNAL* $1I6\DDR2_DQS_5
J15.93 U15.AD10
*SIGNAL* $1I6\DDR2_DQS_4
J15.84 U15.AK11
*SIGNAL* $1I6\DDR2_DQS_3
J15.37 U15.AJ21
*SIGNAL* $1I6\DDR2_DQS_2
J15.28 U15.AL21
*SIGNAL* $1I6\DDR2_DQS_1
J15.16 U15.AN25
*SIGNAL* $1I6\DDR2_DQS_0
J15.7 U15.AM26
*SIGNAL* $1I6\DDR2_DQ9
J15.13 U15.AP30
*SIGNAL* $1I6\DDR2_DQ8
J15.12 U15.AM28
*SIGNAL* $1I6\DDR2_DQ71
J15.168 U15.AL14
*SIGNAL* $1I6\DDR2_DQ70
J15.167 U15.AN15
*SIGNAL* $1I6\DDR2_DQ7
J15.129 U15.AM27
*SIGNAL* $1I6\DDR2_DQ69
J15.162 U15.AM16
*SIGNAL* $1I6\DDR2_DQ68
J15.161 U15.AL15
*SIGNAL* $1I6\DDR2_DQ67
J15.49 U15.AP15
*SIGNAL* $1I6\DDR2_DQ66
J15.48 U15.AL13
*SIGNAL* $1I6\DDR2_DQ65
J15.43 U15.AJ12
*SIGNAL* $1I6\DDR2_DQ64
J15.42 U15.AP16
*SIGNAL* $1I6\DDR2_DQ63
J15.236 U15.V8
*SIGNAL* $1I6\DDR2_DQ62
J15.235 U15.W10
*SIGNAL* $1I6\DDR2_DQ61
J15.230 U15.U8
*SIGNAL* $1I6\DDR2_DQ60
J15.229 U15.Y11
*SIGNAL* $1I6\DDR2_DQ6
J15.128 U15.AN29
*SIGNAL* $1I6\DDR2_DQ59
J15.117 U15.W9
*SIGNAL* $1I6\DDR2_DQ58
J15.116 U15.Y8
*SIGNAL* $1I6\DDR2_DQ57
J15.111 U15.V10
*SIGNAL* $1I6\DDR2_DQ56
J15.110 U15.W11
*SIGNAL* $1I6\DDR2_DQ55
J15.227 U15.AK9
*SIGNAL* $1I6\DDR2_DQ54
J15.226 U15.AH9
*SIGNAL* $1I6\DDR2_DQ53
J15.218 U15.AB8
*SIGNAL* $1I6\DDR2_DQ52
J15.217 U15.AJ10
*SIGNAL* $1I6\DDR2_DQ51
J15.108 U15.AA9
*SIGNAL* $1I6\DDR2_DQ50
J15.107 U15.AK8
*SIGNAL* $1I6\DDR2_DQ5
J15.123 U15.AL29
*SIGNAL* $1I6\DDR2_DQ49
J15.99 U15.AL10
*SIGNAL* $1I6\DDR2_DQ48
J15.98 U15.AC8
*SIGNAL* $1I6\DDR2_DQ47
J15.215 U15.AJ9
*SIGNAL* $1I6\DDR2_DQ46
J15.214 U15.AN13
*SIGNAL* $1I6\DDR2_DQ45
J15.209 U15.AC9
*SIGNAL* $1I6\DDR2_DQ44
J15.208 U15.AB10
*SIGNAL* $1I6\DDR2_DQ43
J15.96 U15.AM11
*SIGNAL* $1I6\DDR2_DQ42
J15.95 U15.AP12
*SIGNAL* $1I6\DDR2_DQ41
J15.90 U15.AH10
*SIGNAL* $1I6\DDR2_DQ40
J15.89 U15.AF9
*SIGNAL* $1I6\DDR2_DQ4
J15.122 U15.AM31
*SIGNAL* $1I6\DDR2_DQ39
J15.206 U15.AG11
*SIGNAL* $1I6\DDR2_DQ38
J15.205 U15.AP14
*SIGNAL* $1I6\DDR2_DQ37
J15.200 U15.AE11
*SIGNAL* $1I6\DDR2_DQ36
J15.199 U15.AN14
*SIGNAL* $1I6\DDR2_DQ35
J15.87 U15.AF11
*SIGNAL* $1I6\DDR2_DQ34
J15.86 U15.AC10
*SIGNAL* $1I6\DDR2_DQ33
J15.81 U15.AA10
*SIGNAL* $1I6\DDR2_DQ32
J15.80 U15.AM13
*SIGNAL* $1I6\DDR2_DQ31
J15.159 U15.AM15
*SIGNAL* $1I6\DDR2_DQ30
J15.158 U15.AK18
*SIGNAL* $1I6\DDR2_DQ3
J15.10 U15.AN30
*SIGNAL* $1I6\DDR2_DQ29
J15.153 U15.AP17
*SIGNAL* $1I6\DDR2_DQ28
J15.152 U15.AH23
*SIGNAL* $1I6\DDR2_DQ27
J15.40 U15.AK13
*SIGNAL* $1I6\DDR2_DQ26
J15.39 U15.AJ14
*SIGNAL* $1I6\DDR2_DQ25
J15.34 U15.AM17
*SIGNAL* $1I6\DDR2_DQ24
J15.33 U15.AL19
*SIGNAL* $1I6\DDR2_DQ23
J15.150 U15.AJ24
*SIGNAL* $1I6\DDR2_DQ22
J15.149 U15.AL20
*SIGNAL* $1I6\DDR2_DQ21
J15.144 U15.AK24
*SIGNAL* $1I6\DDR2_DQ20
J15.143 U15.AH24
*SIGNAL* $1I6\DDR2_DQ2
J15.9 U15.AP31
*SIGNAL* $1I6\DDR2_DQ19
J15.31 U15.AJ22
*SIGNAL* $1I6\DDR2_DQ18
J15.30 U15.AK22
*SIGNAL* $1I6\DDR2_DQ17
J15.25 U15.AK19
*SIGNAL* $1I6\DDR2_DQ16
J15.24 U15.AJ19
*SIGNAL* $1I6\DDR2_DQ15
J15.141 U15.AN23
*SIGNAL* $1I6\DDR2_DQ14
J15.140 U15.AP27
*SIGNAL* $1I6\DDR2_DQ13
J15.132 U15.AN28
*SIGNAL* $1I6\DDR2_DQ12
J15.131 U15.AP29
*SIGNAL* $1I6\DDR2_DQ11
J15.22 U15.AN22
*SIGNAL* $1I6\DDR2_DQ10
J15.21 U15.AM22
*SIGNAL* $1I6\DDR2_DQ1
J15.4 U15.AL31
*SIGNAL* $1I6\DDR2_DQ0
J15.3 U15.AL30
*SIGNAL* $1I6\DDR2_DM8
J15.164 U15.AN17
*SIGNAL* $1I6\DDR2_DM7
J15.232 U15.AM12
*SIGNAL* $1I6\DDR2_DM6
J15.223 U15.AG10
*SIGNAL* $1I6\DDR2_DM5
J15.211 U15.AA8
*SIGNAL* $1I6\DDR2_DM4
J15.202 U15.AK14
*SIGNAL* $1I6\DDR2_DM3
J15.155 U15.V9
*SIGNAL* $1I6\DDR2_DM2
J15.146 U15.AK23
*SIGNAL* $1I6\DDR2_DM1
J15.134 U15.AN27
*SIGNAL* $1I6\DDR2_DM0
J15.125 U15.AM30
*SIGNAL* $1I6\DDR2_DIMM_SDA
J15.119 R234.2
R234.2 U15.AP19
*SIGNAL* $1I6\DDR2_DIMM_SCL
J15.120 R233.2
R233.2 U15.AP20
*SIGNAL* $1I6\DDR2_CS_N_1
J15.76 U15.AN19
U15.AN19 RP18.4
*SIGNAL* $1I6\DDR2_CS_N_0
J15.193 U15.AM21
U15.AM21 RP17.4
*SIGNAL* $1I6\DDR2_CK_2_P
J15.220 C461.1
C461.1 U15.AG8
*SIGNAL* $1I6\DDR2_CK_2_N
J15.221 C461.2
C461.2 U15.AH8
*SIGNAL* $1I6\DDR2_CK_1_P
J15.137 C462.1
C462.1 U15.AK16
*SIGNAL* $1I6\DDR2_CK_1_N
J15.138 C462.2
C462.2 U15.AL16
*SIGNAL* $1I6\DDR2_CK_0_P
J15.185 C463.1
C463.1 U15.AG5
*SIGNAL* $1I6\DDR2_CK_0_N
J15.186 C463.2
C463.2 U15.AF5
*SIGNAL* $1I6\DDR2_CKE_1
J15.171 U15.AK12
U15.AK12 RP20.2
*SIGNAL* $1I6\DDR2_CKE_0
J15.52 U15.AL11
U15.AL11 RP20.3
*SIGNAL* $1I6\DDR2_CAS_N
J15.74 U15.AD4
U15.AD4 RP18.2
*SIGNAL* $1I6\DDR2_BA2
J15.54 U15.AB7
U15.AB7 RP13.3
*SIGNAL* $1I6\DDR2_BA1
J15.190 U15.AB5
U15.AB5 RP17.1
*SIGNAL* $1I6\DDR2_BA0
J15.71 U15.AA5
U15.AA5 RP17.2
*SIGNAL* $1I6\DDR2_A9
J15.177 U15.AK7
U15.AK7 RP14.2
*SIGNAL* $1I6\DDR2_A8
J15.179 U15.AK6
U15.AK6 RP14.4
*SIGNAL* $1I6\DDR2_A7
J15.58 U15.AC7
U15.AC7 RP14.3
*SIGNAL* $1I6\DDR2_A6
J15.180 U15.W6
U15.W6 RP15.1
*SIGNAL* $1I6\DDR2_A5
J15.60 U15.AA6
U15.AA6 RP15.2
*SIGNAL* $1I6\DDR2_A4
J15.61 U15.AE6
U15.AE6 RP15.3
*SIGNAL* $1I6\DDR2_A3
J15.182 U15.Y6
U15.Y6 RP15.4
*SIGNAL* $1I6\DDR2_A2
J15.63 U15.AF6
U15.AF6 RP16.2
*SIGNAL* $1I6\DDR2_A15
J15.173 U15.AE7
U15.AE7 RP13.1
*SIGNAL* $1I6\DDR2_A14
J15.174 U15.AH7
U15.AH7 RP13.2
*SIGNAL* $1I6\DDR2_A13
J15.196 U15.AC4
U15.AC4 RP18.3
*SIGNAL* $1I6\DDR2_A12
J15.176 U15.AJ7
U15.AJ7 RP13.4
*SIGNAL* $1I6\DDR2_A11
J15.57 U15.Y7
U15.Y7 RP14.1
*SIGNAL* $1I6\DDR2_A10
J15.70 U15.AD6
U15.AD6 RP16.4
*SIGNAL* $1I6\DDR2_A1
J15.183 U15.AB6
U15.AB6 RP16.1
*SIGNAL* $1I6\DDR2_A0
J15.188 U15.AJ6
U15.AJ6 RP16.3
*SIGNAL* $1I6\$1N2731
R158.2 U15.AP24
*SIGNAL* $1I6\$1N2729
R157.2 U15.AN24
*SIGNAL* $1I6\$1N2727
R154.2 U15.AE9
*SIGNAL* $1I6\$1N2725
R153.2 U15.AF8
*SIGNAL* $1I6\$1N2721
R156.2 U15.AJ17
*SIGNAL* $1I6\$1N2719
R155.2 U15.AK17
*SIGNAL* $1I6\$1N2418
R138.1 C22.1
C22.1 U33.5
*SIGNAL* $1I6\$1N2405
R236.2 U33.7
*SIGNAL* $1I6\$1N2403
R235.2 U33.9
*SIGNAL* $1I6\$1N2248
R141.2 U15.AH5
*SIGNAL* $1I6\$1N2246
R140.2 U15.AG6
*SIGNAL* $1I5\ZDOK1_DP_P9
U15.AC34 P7.A19
*SIGNAL* $1I5\ZDOK1_DP_P8
U15.AD32 P7.A17
*SIGNAL* $1I5\ZDOK1_DP_P7
U15.AF34 P7.A15
*SIGNAL* $1I5\ZDOK1_DP_P6
U15.AD26 P7.A13
*SIGNAL* $1I5\ZDOK1_DP_P5
U15.AE27 P7.A11
*SIGNAL* $1I5\ZDOK1_DP_P4
U15.AH34 P7.A9
*SIGNAL* $1I5\ZDOK1_DP_P37
U15.AD31 P7.F17
*SIGNAL* $1I5\ZDOK1_DP_P36
U15.AF33 P7.F15
*SIGNAL* $1I5\ZDOK1_DP_P35
U15.AF31 P7.F13
*SIGNAL* $1I5\ZDOK1_DP_P34
U15.AG32 P7.F11
*SIGNAL* $1I5\ZDOK1_DP_P33
U15.AG28 P7.F9
*SIGNAL* $1I5\ZDOK1_DP_P32
U15.AF24 P7.F7
*SIGNAL* $1I5\ZDOK1_DP_P31
U15.AJ30 P7.F5
*SIGNAL* $1I5\ZDOK1_DP_P30
U15.AK28 P7.F3
*SIGNAL* $1I5\ZDOK1_DP_P3
U15.AJ32 P7.A7
*SIGNAL* $1I5\ZDOK1_DP_P29
U15.AK26 P7.F1
*SIGNAL* $1I5\ZDOK1_DP_P28
U15.AB27 P7.C17
*SIGNAL* $1I5\ZDOK1_DP_P27
U15.AD30 P7.C15
*SIGNAL* $1I5\ZDOK1_DP_P26
U15.AE29 P7.C13
*SIGNAL* $1I5\ZDOK1_DP_P25
U15.AG33 P7.C11
*SIGNAL* $1I5\ZDOK1_DP_P24
U15.AF29 P7.C9
*SIGNAL* $1I5\ZDOK1_DP_P23
U15.AG27 P7.C7
*SIGNAL* $1I5\ZDOK1_DP_P22
U15.AK34 P7.C5
*SIGNAL* $1I5\ZDOK1_DP_P21
U15.AL34 P7.C3
*SIGNAL* $1I5\ZDOK1_DP_P20
U15.AJ25 P7.C1
*SIGNAL* $1I5\ZDOK1_DP_P2
U15.AJ31 P7.A5
*SIGNAL* $1I5\ZDOK1_DP_P19
U15.AB30 P7.D19
*SIGNAL* $1I5\ZDOK1_DP_P18
U15.AC28 P7.D17
*SIGNAL* $1I5\ZDOK1_DP_P17
U15.AC25 P7.D15
*SIGNAL* $1I5\ZDOK1_DP_P16
U15.AE28 P7.D13
*SIGNAL* $1I5\ZDOK1_DP_P15
U15.AD24 P7.D11
*SIGNAL* $1I5\ZDOK1_DP_P14
U15.AF25 P7.D9
*SIGNAL* $1I5\ZDOK1_DP_P13
U15.AH29 P7.D7
*SIGNAL* $1I5\ZDOK1_DP_P12
U15.AH27 P7.D5
*SIGNAL* $1I5\ZDOK1_DP_P11
U15.AM33 P7.D3
*SIGNAL* $1I5\ZDOK1_DP_P10
U15.AN32 P7.D1
*SIGNAL* $1I5\ZDOK1_DP_P1
U15.AK29 P7.A3
*SIGNAL* $1I5\ZDOK1_DP_P0
U15.AN34 P7.A1
*SIGNAL* $1I5\ZDOK1_DP_N9
U15.AD34 P7.A20
*SIGNAL* $1I5\ZDOK1_DP_N8
U15.AE32 P7.A18
*SIGNAL* $1I5\ZDOK1_DP_N7
U15.AE34 P7.A16
*SIGNAL* $1I5\ZDOK1_DP_N6
U15.AD25 P7.A14
*SIGNAL* $1I5\ZDOK1_DP_N5
U15.AE26 P7.A12
*SIGNAL* $1I5\ZDOK1_DP_N4
U15.AJ34 P7.A10
*SIGNAL* $1I5\ZDOK1_DP_N37
U15.AE31 P7.F18
*SIGNAL* $1I5\ZDOK1_DP_N36
U15.AE33 P7.F16
*SIGNAL* $1I5\ZDOK1_DP_N35
U15.AG31 P7.F14
*SIGNAL* $1I5\ZDOK1_DP_N34
U15.AH32 P7.F12
*SIGNAL* $1I5\ZDOK1_DP_N33
U15.AH28 P7.F10
*SIGNAL* $1I5\ZDOK1_DP_N32
U15.AG25 P7.F8
*SIGNAL* $1I5\ZDOK1_DP_N31
U15.AH30 P7.F6
*SIGNAL* $1I5\ZDOK1_DP_N30
U15.AK27 P7.F4
*SIGNAL* $1I5\ZDOK1_DP_N3
U15.AK32 P7.A8
*SIGNAL* $1I5\ZDOK1_DP_N29
U15.AJ27 P7.F2
*SIGNAL* $1I5\ZDOK1_DP_N28
U15.AC27 P7.C18
*SIGNAL* $1I5\ZDOK1_DP_N27
U15.AC29 P7.C16
*SIGNAL* $1I5\ZDOK1_DP_N26
U15.AD29 P7.C14
*SIGNAL* $1I5\ZDOK1_DP_N25
U15.AH33 P7.C12
*SIGNAL* $1I5\ZDOK1_DP_N24
U15.AF30 P7.C10
*SIGNAL* $1I5\ZDOK1_DP_N23
U15.AG26 P7.C8
*SIGNAL* $1I5\ZDOK1_DP_N22
U15.AK33 P7.C6
*SIGNAL* $1I5\ZDOK1_DP_N21
U15.AL33 P7.C4
*SIGNAL* $1I5\ZDOK1_DP_N20
U15.AH25 P7.C2
*SIGNAL* $1I5\ZDOK1_DP_N2
U15.AK31 P7.A6
*SIGNAL* $1I5\ZDOK1_DP_N19
U15.AC30 P7.D20
*SIGNAL* $1I5\ZDOK1_DP_N18
U15.AD27 P7.D18
*SIGNAL* $1I5\ZDOK1_DP_N17
U15.AC24 P7.D16
*SIGNAL* $1I5\ZDOK1_DP_N16
U15.AF28 P7.D14
*SIGNAL* $1I5\ZDOK1_DP_N15
U15.AE24 P7.D12
*SIGNAL* $1I5\ZDOK1_DP_N14
U15.AF26 P7.D10
*SIGNAL* $1I5\ZDOK1_DP_N13
U15.AG30 P7.D8
*SIGNAL* $1I5\ZDOK1_DP_N12
U15.AJ26 P7.D6
*SIGNAL* $1I5\ZDOK1_DP_N11
U15.AM32 P7.D4
*SIGNAL* $1I5\ZDOK1_DP_N10
U15.AP32 P7.D2
*SIGNAL* $1I5\ZDOK1_DP_N1
U15.AJ29 P7.A4
*SIGNAL* $1I5\ZDOK1_DP_N0
U15.AN33 P7.A2
*SIGNAL* $1I5\ZDOK1_CLK1_P
U15.H14 P7.F19
*SIGNAL* $1I5\ZDOK1_CLK1_N
U15.H15 P7.F20
*SIGNAL* $1I5\ZDOK1_CLK0_P
U15.J16 P7.C19
*SIGNAL* $1I5\ZDOK1_CLK0_N
U15.J17 P7.C20
*SIGNAL* $1I42\USB2_XCVR_D-
P6.2 U1.J1
U1.J1 SP2.1
*SIGNAL* $1I42\USB2_XCVR_D+
P6.3 U1.J2
U1.J2 SP2.2
*SIGNAL* $1I42\N29340527
R182.1 U1.L3
*SIGNAL* $1I42\$1N20
C612.1 C613.1
C613.1 P6.1
P6.1 C614.1
C614.1 PTC1.2
PTC1.2 VR4.1
*SIGNAL* $1I4\ZDOK0_DP_P9
U15.C32 P5.A19
*SIGNAL* $1I4\ZDOK0_DP_P8
U15.E28 P5.A17
*SIGNAL* $1I4\ZDOK0_DP_P7
U15.F31 P5.A15
*SIGNAL* $1I4\ZDOK0_DP_P6
U15.H28 P5.A13
*SIGNAL* $1I4\ZDOK0_DP_P5
U15.H29 P5.A11
*SIGNAL* $1I4\ZDOK0_DP_P4
U15.K24 P5.A9
*SIGNAL* $1I4\ZDOK0_DP_P37
U15.B33 P5.F17
*SIGNAL* $1I4\ZDOK0_DP_P36
U15.F25 P5.F15
*SIGNAL* $1I4\ZDOK0_DP_P35
U15.E32 P5.F13
*SIGNAL* $1I4\ZDOK0_DP_P34
U15.F33 P5.F11
*SIGNAL* $1I4\ZDOK0_DP_P33
U15.G32 P5.F9
*SIGNAL* $1I4\ZDOK0_DP_P32
U15.J27 P5.F7
*SIGNAL* $1I4\ZDOK0_DP_P31
U15.H34 P5.F5
*SIGNAL* $1I4\ZDOK0_DP_P30
U15.K31 P5.F3
*SIGNAL* $1I4\ZDOK0_DP_P3
U15.K28 P5.A7
*SIGNAL* $1I4\ZDOK0_DP_P29
U15.L30 P5.F1
*SIGNAL* $1I4\ZDOK0_DP_P28
U15.C34 P5.C17
*SIGNAL* $1I4\ZDOK0_DP_P27
U15.E29 P5.C15
*SIGNAL* $1I4\ZDOK0_DP_P26
U15.H25 P5.C13
*SIGNAL* $1I4\ZDOK0_DP_P25
U15.G30 P5.C11
*SIGNAL* $1I4\ZDOK0_DP_P24
U15.G33 P5.C9
*SIGNAL* $1I4\ZDOK0_DP_P23
U15.J30 P5.C7
*SIGNAL* $1I4\ZDOK0_DP_P22
U15.L25 P5.C5
*SIGNAL* $1I4\ZDOK0_DP_P21
U15.L29 P5.C3
*SIGNAL* $1I4\ZDOK0_DP_P20
U15.N27 P5.C1
*SIGNAL* $1I4\ZDOK0_DP_P2
U15.M25 P5.A5
*SIGNAL* $1I4\ZDOK0_DP_P19
U15.B32 P5.D19
*SIGNAL* $1I4\ZDOK0_DP_P18
U15.E26 P5.D17
*SIGNAL* $1I4\ZDOK0_DP_P17
U15.G25 P5.D15
*SIGNAL* $1I4\ZDOK0_DP_P16
U15.G27 P5.D13
*SIGNAL* $1I4\ZDOK0_DP_P15
U15.J24 P5.D11
*SIGNAL* $1I4\ZDOK0_DP_P14
U15.H30 P5.D9
*SIGNAL* $1I4\ZDOK0_DP_P13
U15.K27 P5.D7
*SIGNAL* $1I4\ZDOK0_DP_P12
U15.J32 P5.D5
*SIGNAL* $1I4\ZDOK0_DP_P11
U15.K33 P5.D3
*SIGNAL* $1I4\ZDOK0_DP_P10
U15.L34 P5.D1
*SIGNAL* $1I4\ZDOK0_DP_P1
U15.M28 P5.A3
*SIGNAL* $1I4\ZDOK0_DP_P0
U15.M31 P5.A1
*SIGNAL* $1I4\ZDOK0_DP_N9
U15.D32 P5.A20
*SIGNAL* $1I4\ZDOK0_DP_N8
U15.F28 P5.A18
*SIGNAL* $1I4\ZDOK0_DP_N7
U15.E31 P5.A16
*SIGNAL* $1I4\ZDOK0_DP_N6
U15.G28 P5.A14
*SIGNAL* $1I4\ZDOK0_DP_N5
U15.J29 P5.A12
*SIGNAL* $1I4\ZDOK0_DP_N4
U15.L24 P5.A10
*SIGNAL* $1I4\ZDOK0_DP_N37
U15.C33 P5.F18
*SIGNAL* $1I4\ZDOK0_DP_N36
U15.F26 P5.F16
*SIGNAL* $1I4\ZDOK0_DP_N35
U15.E33 P5.F14
*SIGNAL* $1I4\ZDOK0_DP_N34
U15.E34 P5.F12
*SIGNAL* $1I4\ZDOK0_DP_N33
U15.H32 P5.F10
*SIGNAL* $1I4\ZDOK0_DP_N32
U15.J26 P5.F8
*SIGNAL* $1I4\ZDOK0_DP_N31
U15.J34 P5.F6
*SIGNAL* $1I4\ZDOK0_DP_N30
U15.L31 P5.F4
*SIGNAL* $1I4\ZDOK0_DP_N3
U15.L28 P5.A8
*SIGNAL* $1I4\ZDOK0_DP_N29
U15.M30 P5.F2
*SIGNAL* $1I4\ZDOK0_DP_N28
U15.D34 P5.C18
*SIGNAL* $1I4\ZDOK0_DP_N27
U15.F29 P5.C16
*SIGNAL* $1I4\ZDOK0_DP_N26
U15.H24 P5.C14
*SIGNAL* $1I4\ZDOK0_DP_N25
U15.F30 P5.C12
*SIGNAL* $1I4\ZDOK0_DP_N24
U15.F34 P5.C10
*SIGNAL* $1I4\ZDOK0_DP_N23
U15.J31 P5.C8
*SIGNAL* $1I4\ZDOK0_DP_N22
U15.L26 P5.C6
*SIGNAL* $1I4\ZDOK0_DP_N21
U15.K29 P5.C4
*SIGNAL* $1I4\ZDOK0_DP_N20
U15.M27 P5.C2
*SIGNAL* $1I4\ZDOK0_DP_N2
U15.M26 P5.A6
*SIGNAL* $1I4\ZDOK0_DP_N19
U15.A33 P5.D20
*SIGNAL* $1I4\ZDOK0_DP_N18
U15.E27 P5.D18
*SIGNAL* $1I4\ZDOK0_DP_N17
U15.G26 P5.D16
*SIGNAL* $1I4\ZDOK0_DP_N16
U15.H27 P5.D14
*SIGNAL* $1I4\ZDOK0_DP_N15
U15.J25 P5.D12
*SIGNAL* $1I4\ZDOK0_DP_N14
U15.G31 P5.D10
*SIGNAL* $1I4\ZDOK0_DP_N13
U15.K26 P5.D8
*SIGNAL* $1I4\ZDOK0_DP_N12
U15.H33 P5.D6
*SIGNAL* $1I4\ZDOK0_DP_N11
U15.K32 P5.D4
*SIGNAL* $1I4\ZDOK0_DP_N10
U15.K34 P5.D2
*SIGNAL* $1I4\ZDOK0_DP_N1
U15.N28 P5.A4
*SIGNAL* $1I4\ZDOK0_DP_N0
U15.N30 P5.A2
*SIGNAL* $1I4\ZDOK0_CLK1_P
U15.L19 P5.F19
*SIGNAL* $1I4\ZDOK0_CLK1_N
U15.K19 P5.F20
*SIGNAL* $1I4\ZDOK0_CLK0_P
U15.J14 P5.C19
*SIGNAL* $1I4\ZDOK0_CLK0_N
U15.H13 P5.C20
*SIGNAL* 1V0
U15.AA12 U15.AA14
U15.AA14 U15.AC18
U15.AC18 U15.AC20
U15.AC20 U15.AD13
U15.AD13 U15.AD17
U15.AD17 U15.M13
U15.M13 U15.M17
U15.M17 U15.M19
U15.M19 U15.N12
U15.N12 U15.N16
U15.N16 U15.N18
U15.N18 U15.AA16
U15.AA16 U15.N20
U15.N20 U15.P13
U15.P13 U15.P17
U15.P17 U15.P19
U15.P19 U15.P21
U15.P21 U15.R12
U15.R12 U15.R14
U15.R14 U15.R16
U15.R16 U15.R18
U15.R18 U15.R20
U15.R20 U15.AA18
U15.AA18 U15.R22
U15.R22 U15.T13
U15.T13 U15.T15
U15.T15 U15.T19
U15.T19 U15.T21
U15.T21 U15.U12
U15.U12 U15.U14
U15.U14 U15.U16
U15.U16 U15.U20
U15.U20 U15.U22
U15.U22 U15.AA20
U15.AA20 U15.V13
U15.V13 U15.V15
U15.V15 U15.V19
U15.V19 U15.V21
U15.V21 U15.W12
U15.W12 U15.W14
U15.W14 U15.W16
U15.W16 U15.W20
U15.W20 U15.W22
U15.W22 U15.Y13
U15.Y13 U15.AB13
U15.AB13 U15.Y15
U15.Y15 U15.Y17
U15.Y17 U15.Y19
U15.Y19 U15.Y21
U15.Y21 U15.AB17
U15.AB17 U15.AB19
U15.AB19 U15.AB21
U15.AB21 U15.AC16
U15.AC16 C9.1
C9.1 C7.1
C7.1 C8.1
C8.1 C23.1
C23.1 C24.1
C24.1 C25.1
C25.1 C26.1
C26.1 C27.1
C27.1 C28.1
C28.1 C29.1
C29.1 C30.1
C30.1 C31.1
C31.1 C120.1
C120.1 C122.1
C122.1 C124.1
C124.1 C153.1
C153.1 C154.1
C154.1 C155.1
C155.1 C156.1
C156.1 C157.1
C157.1 C163.1
C163.1 C257.1
C257.1 C258.1
C258.1 C259.1
C259.1 C260.1
C260.1 C261.1
C261.1 C262.1
C262.1 C263.1
C263.1 C272.1
C272.1 C275.1
C275.1 C276.1
C276.1 C277.1
C277.1 C278.1
C278.1 C279.1
C279.1 C280.1
C280.1 C286.1
C286.1 C287.1
C287.1 C288.1
C288.1 C289.1
C289.1 C290.1
C290.1 C291.1
C291.1 C292.1
C292.1 C10.1
C10.1 C11.1
C11.1 C12.1
C12.1 C181.1
C181.1 C182.1
C182.1 C200.1
C200.1 C201.1
C201.1 C202.1
C202.1 C203.1
C203.1 C204.1
C204.1 C205.1
C205.1 C206.1
C206.1 C207.1
C207.1 C208.1
C208.1 C209.1
C209.1 C210.1
C210.1 C211.1
C211.1 C214.1
C214.1 C216.1
C216.1 C217.1
C217.1 C218.1
C218.1 C219.1
C219.1 C221.1
C221.1 C222.1
C222.1 C224.1
C224.1 C228.1
C228.1 C229.1
C229.1 C230.1
C230.1 C231.1
C231.1 C232.1
C232.1 C233.1
C233.1 C234.1
C234.1 C235.1
C235.1 C309.1
C309.1 C310.1
C310.1 R13.1
R13.1 R298.2
R298.2 R14.1
*SIGNAL* $1I3\ODIS3
P3.G30 R124.2
R124.2 JP8.2
JP8.2 C245.1
*SIGNAL* $1I3\ODIS2
P3.G21 R123.2
R123.2 JP7.2
JP7.2 C240.1
*SIGNAL* $1I3\MGT_REFCLK_Q2_P
X4.4 U26.12
*SIGNAL* $1I3\MGT_REFCLK_Q2_N
X4.5 U26.9
*SIGNAL* $1I3\MGT_REFCLK_Q2_3_P
U15.D8 C95.2
*SIGNAL* $1I3\MGT_REFCLK_Q2_3_N
U15.C8 C97.2
*SIGNAL* $1I3\MGT_REFCLK_Q2_2_P
U15.E4 C82.2
*SIGNAL* $1I3\MGT_REFCLK_Q2_2_N
U15.D4 C83.2
*SIGNAL* $1I3\MGT_REFCLK_Q2_1_P
U15.H4 C80.2
*SIGNAL* $1I3\MGT_REFCLK_Q2_1_N
U15.H3 C81.2
*SIGNAL* $1I3\MGT_REFCLK_Q2_0_P
U15.P4 C103.2
*SIGNAL* $1I3\MGT_REFCLK_Q2_0_N
U15.P3 C99.2
*SIGNAL* $1I3\MGTTX1_126_P
P3.S69 U15.B5
*SIGNAL* $1I3\MGTTX1_126_N
P3.S70 U15.B6
*SIGNAL* $1I3\MGTTX1_124_P
P3.S65 U15.E2
*SIGNAL* $1I3\MGTTX1_124_N
P3.S66 U15.D2
*SIGNAL* $1I3\MGTTX1_122_P
P3.S51 U15.L2
*SIGNAL* $1I3\MGTTX1_122_N
P3.S52 U15.K2
*SIGNAL* $1I3\MGTTX1_120_P
P3.S47 U15.U2
*SIGNAL* $1I3\MGTTX1_120_N
P3.S48 U15.T2
*SIGNAL* $1I3\MGTTX0_126_P
P3.S72 U15.B10
*SIGNAL* $1I3\MGTTX0_126_N
P3.S71 U15.B9
*SIGNAL* $1I3\MGTTX0_124_P
P3.S68 U15.B4
*SIGNAL* $1I3\MGTTX0_124_N
P3.S67 U15.B3
*SIGNAL* $1I3\MGTTX0_122_P
P3.S54 U15.F2
*SIGNAL* $1I3\MGTTX0_122_N
P3.S53 U15.G2
*SIGNAL* $1I3\MGTTX0_120_P
P3.S50 U15.M2
*SIGNAL* $1I3\MGTTX0_120_N
P3.S49 U15.N2
*SIGNAL* $1I3\MGTRX1_126_P
U15.A6 C254.2
*SIGNAL* $1I3\MGTRX1_126_N
U15.A7 C253.2
*SIGNAL* $1I3\MGTRX1_124_P
U15.D1 C189.2
*SIGNAL* $1I3\MGTRX1_124_N
U15.C1 C190.2
*SIGNAL* $1I3\MGTRX1_122_P
U15.K1 C250.2
*SIGNAL* $1I3\MGTRX1_122_N
U15.J1 C249.2
*SIGNAL* $1I3\MGTRX1_120_P
U15.T1 C186.2
*SIGNAL* $1I3\MGTRX1_120_N
U15.R1 C185.2
*SIGNAL* $1I3\MGTRX0_126_P
U15.A9 C256.2
*SIGNAL* $1I3\MGTRX0_126_N
U15.A8 C255.2
*SIGNAL* $1I3\MGTRX0_124_P
U15.A3 C187.2
*SIGNAL* $1I3\MGTRX0_124_N
U15.A2 C188.2
*SIGNAL* $1I3\MGTRX0_122_P
U15.G1 C251.2
*SIGNAL* $1I3\MGTRX0_122_N
U15.H1 C252.2
*SIGNAL* $1I3\MGTRX0_120_P
U15.N1 C183.2
*SIGNAL* $1I3\MGTRX0_120_N
U15.P1 C184.2
*SIGNAL* $1I3\MGTRREF
R56.1 U15.V4
*SIGNAL* $1I3\MGTAVTTTX_126
FB46.1 U15.C10
U15.C10 U15.C5
U15.C5 C223.1
*SIGNAL* $1I3\MGTAVTTTX_124
FB41.1 U15.C4
U15.C4 U15.E3
U15.E3 C213.1
*SIGNAL* $1I3\MGTAVTTTX_122
FB35.1 U15.F3
U15.F3 U15.L3
U15.L3 C175.1
*SIGNAL* $1I3\MGTAVTTTX_120
FB32.1 R56.2
R56.2 U15.M3
U15.M3 U15.U3
U15.U3 C173.1
*SIGNAL* $1I3\MGTAVTTRX_126
FB50.2 U15.C9
U15.C9 C226.1
*SIGNAL* $1I3\MGTAVTTRX_124
FB43.2 U15.C3
U15.C3 C212.1
*SIGNAL* $1I3\MGTAVTTRX_122
FB37.2 U15.G3
U15.G3 C177.1
*SIGNAL* $1I3\MGTAVTTRX_120
FB31.2 U15.N3
U15.N3 C169.1
*SIGNAL* $1I3\MGTAVTTRXC
FB25.1 U15.V5
U15.V5 C126.1
*SIGNAL* $1I3\MGTAVCC_126
FB49.2 U15.C7
U15.C7 U15.D7
U15.D7 C225.1
*SIGNAL* $1I3\MGTAVCC_124
FB44.2 U15.D5
U15.D5 U15.F4
U15.F4 C220.1
*SIGNAL* $1I3\MGTAVCC_122
FB38.2 U15.J3
U15.J3 U15.J4
U15.J4 C179.1
*SIGNAL* $1I3\MGTAVCC_120
FB28.2 U15.R3
U15.R3 U15.R4
U15.R4 C171.1
*SIGNAL* $1I3\MGTAVCCPLL_126
FB51.2 U15.C6
U15.C6 C191.1
*SIGNAL* $1I3\MGTAVCCPLL_124
FB42.2 U15.D3
U15.D3 C215.1
*SIGNAL* $1I3\MGTAVCCPLL_122
FB36.2 U15.K3
U15.K3 C178.1
*SIGNAL* $1I3\MGTAVCCPLL_120
FB30.2 U15.T3
U15.T3 C170.1
*SIGNAL* $1I3\FAULT3
P3.G34 D5.2
D5.2 C243.1
*SIGNAL* $1I3\FAULT2
P3.G25 D4.2
D4.2 C242.1
*SIGNAL* $1I3\$1N697
X4.1 R131.1
R131.1 JP9.1
JP9.1 U26.8
*SIGNAL* $1I3\$1N692
X4.6 FB52.2
FB52.2 R131.2
R131.2 U26.7
U26.7 U26.14
U26.14 C76.1
C76.1 C77.1
C77.1 C78.1
C78.1 C79.1
C79.1 C248.1
*SIGNAL* $1I3\$1N681
U29.6 U29.7
U29.7 U29.8
U29.8 P3.G32
P3.G32 P3.G36
P3.G36 C166.1
C166.1 C168.1
C168.1 C246.1
C246.1 C247.1
*SIGNAL* $1I3\$1N680
U29.4 R130.2
R130.2 U37.4
*SIGNAL* $1I3\$1N675
R125.1 D5.1
*SIGNAL* $1I3\$1N673
R128.1 R129.2
R129.2 U30.6
*SIGNAL* $1I3\$1N668
R127.1 R128.2
R128.2 U30.3
*SIGNAL* $1I3\$1N667
U30.7 U37.2
*SIGNAL* $1I3\$1N666
U30.1 U37.1
*SIGNAL* $1I3\$1N665
P3.G35 R126.1
R126.1 U30.2
U30.2 U30.5
U30.5 C244.1
*SIGNAL* $1I3\$1N64
V53.1 V54.1
V54.1 P3.S64
P3.S64 C256.1
*SIGNAL* $1I3\$1N63
V53.2 V54.2
V54.2 P3.S63
P3.S63 C255.1
*SIGNAL* $1I3\$1N618
P3.G26 R121.1
R121.1 U34.2
U34.2 U34.5
U34.5 C241.1
*SIGNAL* $1I3\$1N610
U34.1 U36.1
*SIGNAL* $1I3\$1N609
U34.7 U36.2
*SIGNAL* $1I3\$1N607
R119.2 R120.1
R120.1 U34.3
*SIGNAL* $1I3\$1N60
V55.1 V56.1
V56.1 P3.S61
P3.S61 C254.1
*SIGNAL* $1I3\$1N597
R118.2 R119.1
R119.1 U34.6
*SIGNAL* $1I3\$1N594
R122.1 D4.1
*SIGNAL* $1I3\$1N59
V55.2 V56.2
V56.2 P3.S62
P3.S62 C253.1
*SIGNAL* $1I3\$1N589
U28.4 R117.2
R117.2 U36.4
*SIGNAL* $1I3\$1N588
U28.6 U28.7
U28.7 U28.8
U28.8 P3.G23
P3.G23 P3.G27
P3.G27 C165.1
C165.1 C167.1
C167.1 C227.1
C227.1 C239.1
*SIGNAL* $1I3\$1N491
V51.2 V52.2
V52.2 P3.S58
P3.S58 C190.1
*SIGNAL* $1I3\$1N457
V51.1 V52.1
V52.1 P3.S57
P3.S57 C189.1
*SIGNAL* $1I3\$1N456
V49.2 V50.2
V50.2 P3.S59
P3.S59 C188.1
*SIGNAL* $1I3\$1N455
V49.1 V50.1
V50.1 P3.S60
P3.S60 C187.1
*SIGNAL* $1I3\$1N29
V1.1 V34.1
V34.1 P3.S46
P3.S46 C251.1
*SIGNAL* $1I3\$1N28
V1.2 V34.2
V34.2 P3.S45
P3.S45 C252.1
*SIGNAL* $1I3\$1N27
V35.1 V36.1
V36.1 P3.S43
P3.S43 C250.1
*SIGNAL* $1I3\$1N268
V37.2 V38.2
V38.2 P3.S40
P3.S40 C185.1
*SIGNAL* $1I3\$1N267
V37.1 V38.1
V38.1 P3.S39
P3.S39 C186.1
*SIGNAL* $1I3\$1N266
V39.2 V40.2
V40.2 P3.S41
P3.S41 C184.1
*SIGNAL* $1I3\$1N265
V39.1 V40.1
V40.1 P3.S42
P3.S42 C183.1
*SIGNAL* $1I3\$1N26
V35.2 V36.2
V36.2 P3.S44
P3.S44 C249.1
*SIGNAL* $1I3\$1N1036
U26.15 C103.1
*SIGNAL* $1I3\$1N1034
U26.16 C99.1
*SIGNAL* $1I3\$1N1032
U26.1 C80.1
*SIGNAL* $1I3\$1N1030
U26.2 C81.1
*SIGNAL* $1I3\$1N1028
U26.3 C82.1
*SIGNAL* $1I3\$1N1026
U26.4 C83.1
*SIGNAL* $1I3\$1N1024
U26.5 C95.1
*SIGNAL* $1I3\$1N1022
U26.6 C97.1
*SIGNAL* $1I291\SYS_CLK_P
X2.4 U15.J20
*SIGNAL* $1I291\SYS_CLK_N
X2.5 U15.J21
*SIGNAL* $1I291\SX95T_AVSS
U25.4 FB27.1
FB27.1 U15.T17
U15.T17 U15.V17
U15.V17 U15.U18
U15.U18 U15.U17
U15.U17 C158.2
C158.2 C159.2
*SIGNAL* $1I291\SX95T_AVDD
U25.6 U15.T18
U15.T18 U15.V18
U15.V18 C159.1
*SIGNAL* $1I291\GPIO_CLK1_P
U5.10 U15.G15
*SIGNAL* $1I291\GPIO_CLK1_N
U5.12 U15.G16
*SIGNAL* $1I291\GPIO_CLK0_P
U4.10 U15.H17
*SIGNAL* $1I291\GPIO_CLK0_N
U4.12 U15.H18
*SIGNAL* $1I291\DLY_CLK_200_P
X3.5 U15.K17
*SIGNAL* $1I291\DLY_CLK_200_N
X3.4 U15.L18
*SIGNAL* $1I291\$1N56
X3.1 R110.1
*SIGNAL* $1I291\$1N42
X2.1 R109.1
*SIGNAL* $1I291\$1N375
U4.4 C5.2
C5.2 R116.2
R116.2 R136.1
R136.1 R111.2
R111.2 D9.2
*SIGNAL* $1I291\$1N373
U5.4 C15.2
C15.2 R107.1
R107.1 R115.2
R115.2 R112.2
R112.2 D9.3
*SIGNAL* $1I291\$1N349
U5.6 C20.1
C20.1 R108.2
R108.2 R103.1
*SIGNAL* $1I291\$1N347
U5.8 R113.2
*SIGNAL* $1I291\$1N343
U5.7 R114.1
*SIGNAL* $1I291\$1N327
C15.1 R112.1
R112.1 J13.1
*SIGNAL* $1I291\$1N311
U4.6 C32.1
C32.1 R104.2
R104.2 R137.1
*SIGNAL* $1I291\$1N299
U4.8 R106.2
*SIGNAL* $1I291\$1N291
U4.7 R105.1
*SIGNAL* $1I291\$1N128
C5.1 R111.1
R111.1 J12.1
*SIGNAL* $1I289\PPC_ECC7
J8.168 U1.AP9
*SIGNAL* $1I289\PPC_ECC6
J8.167 U1.AM10
*SIGNAL* $1I289\PPC_ECC5
J8.162 U1.AN11
*SIGNAL* $1I289\PPC_ECC4
J8.161 U1.AP11
*SIGNAL* $1I289\PPC_ECC3
J8.49 U1.AL9
*SIGNAL* $1I289\PPC_ECC2
J8.48 U1.AM9
*SIGNAL* $1I289\PPC_ECC1
J8.43 U1.AL11
*SIGNAL* $1I289\PPC_ECC0
J8.42 U1.AM11
*SIGNAL* $1I289\PPC_DDR2_ERROR
TP4.1 J8.55
*SIGNAL* $1I289\PPC_DDR2_DIMM_SDA
J8.119 R227.2
*SIGNAL* $1I289\PPC_DDR2_DIMM_SCL
J8.120 R228.2
*SIGNAL* $1I289\PAR_IN
TP5.1 J8.68
*SIGNAL* DDR_VTT
R6.2 C457.1
C457.1 C458.1
C458.1 U32.3
U32.3 RP19.5
RP19.5 RP19.6
RP19.6 RP19.7
RP19.7 RP19.8
RP19.8 RP21.5
RP21.5 RP21.6
RP21.6 RP21.7
RP21.7 RP21.8
RP21.8 RP22.5
RP22.5 RP22.6
RP22.6 RP22.7
RP22.7 RP22.8
RP22.8 RP23.5
RP23.5 RP23.6
RP23.6 RP23.7
RP23.7 RP23.8
RP23.8 RP24.5
RP24.5 RP24.6
RP24.6 RP24.7
RP24.7 RP24.8
RP24.8 RP25.5
RP25.5 RP25.6
RP25.6 RP25.7
RP25.7 RP25.8
RP25.8 RP26.5
RP26.5 RP26.6
RP26.6 RP26.7
RP26.7 RP26.8
RP26.8 CP26.1
CP26.1 CP26.2
CP26.2 CP26.3
CP26.3 CP26.4
CP26.4 CP28.1
CP28.1 CP28.2
CP28.2 CP28.3
CP28.3 CP28.4
CP28.4 CP29.1
CP29.1 CP29.2
CP29.2 CP29.3
CP29.3 CP29.4
CP29.4 CP30.1
CP30.1 CP30.2
CP30.2 CP30.3
CP30.3 CP30.4
CP30.4 CP31.1
CP31.1 CP31.2
CP31.2 CP31.3
CP31.3 CP31.4
CP31.4 CP32.1
CP32.1 CP32.2
CP32.2 CP32.3
CP32.3 CP32.4
CP32.4 CP33.1
CP33.1 CP33.2
CP33.2 CP33.3
CP33.3 CP33.4
*SIGNAL* DDR_VREF_0V9
C148.1 J8.1
J8.1 C432.1
C432.1 C433.1
C433.1 C453.1
C453.1 C149.1
C149.1 C150.2
C150.2 C151.1
C151.1 C152.1
C152.1 U1.Y4
U1.Y4 U1.AL10
U1.AL10 U1.AF4
U1.AF4 U1.AL19
U1.AL19 U32.6
*SIGNAL* $1I289\DDR_PWE#
J8.73 U1.AJ2
U1.AJ2 RP26.2
*SIGNAL* $1I289\DDR_PRAS#
J8.192 U1.AJ4
U1.AJ4 RP26.1
*SIGNAL* $1I289\DDR_PODT1
J8.77 R226.1
R226.1 U1.AG1
U1.AG1 RP19.4
*SIGNAL* $1I289\DDR_PODT0
J8.195 R225.1
R225.1 U1.AH3
U1.AH3 RP19.2
*SIGNAL* $1I289\DDR_PDQS8
J8.46 U1.AP10
*SIGNAL* $1I289\DDR_PDQS7
J8.114 U1.U4
*SIGNAL* $1I289\DDR_PDQS6
J8.105 U1.W4
*SIGNAL* $1I289\DDR_PDQS5
J8.93 U1.AB4
*SIGNAL* $1I289\DDR_PDQS4
J8.84 U1.AE3
*SIGNAL* $1I289\DDR_PDQS3
J8.37 U1.AM13
*SIGNAL* $1I289\DDR_PDQS2
J8.28 U1.AL16
*SIGNAL* $1I289\DDR_PDQS1
J8.16 U1.AM19
*SIGNAL* $1I289\DDR_PDQS0
J8.7 U1.AM21
*SIGNAL* $1I289\DDR_PDQ9
J8.13 U1.AL18
*SIGNAL* $1I289\DDR_PDQ8
J8.12 U1.AP20
*SIGNAL* $1I289\DDR_PDQ7
J8.129 U1.AP21
*SIGNAL* $1I289\DDR_PDQ63
J8.236 U1.T3
*SIGNAL* $1I289\DDR_PDQ62
J8.235 U1.T1
*SIGNAL* $1I289\DDR_PDQ61
J8.230 U1.V1
*SIGNAL* $1I289\DDR_PDQ60
J8.229 U1.V2
*SIGNAL* $1I289\DDR_PDQ6
J8.128 U1.AN21
*SIGNAL* $1I289\DDR_PDQ59
J8.117 U1.R1
*SIGNAL* $1I289\DDR_PDQ58
J8.116 U1.T4
*SIGNAL* $1I289\DDR_PDQ57
J8.111 U1.U2
*SIGNAL* $1I289\DDR_PDQ56
J8.110 U1.U1
*SIGNAL* $1I289\DDR_PDQ55
J8.227 U1.W1
*SIGNAL* $1I289\DDR_PDQ54
J8.226 U1.W3
*SIGNAL* $1I289\DDR_PDQ53
J8.218 U1.AA1
*SIGNAL* $1I289\DDR_PDQ52
J8.217 U1.AA2
*SIGNAL* $1I289\DDR_PDQ51
J8.108 U1.V3
*SIGNAL* $1I289\DDR_PDQ50
J8.107 U1.V4
*SIGNAL* $1I289\DDR_PDQ5
J8.123 U1.AM22
*SIGNAL* $1I289\DDR_PDQ49
J8.99 U1.Y2
*SIGNAL* $1I289\DDR_PDQ48
J8.98 U1.Y3
*SIGNAL* $1I289\DDR_PDQ47
J8.215 U1.AB2
*SIGNAL* $1I289\DDR_PDQ46
J8.214 U1.AB1
*SIGNAL* $1I289\DDR_PDQ45
J8.209 U1.AC4
*SIGNAL* $1I289\DDR_PDQ44
J8.208 U1.AD2
*SIGNAL* $1I289\DDR_PDQ43
J8.96 U1.AA3
*SIGNAL* $1I289\DDR_PDQ42
J8.95 U1.AA4
*SIGNAL* $1I289\DDR_PDQ41
J8.90 U1.AC1
*SIGNAL* $1I289\DDR_PDQ40
J8.89 U1.AC3
*SIGNAL* $1I289\DDR_PDQ4
J8.122 U1.AL22
*SIGNAL* $1I289\DDR_PDQ39
J8.206 U1.AE1
*SIGNAL* $1I289\DDR_PDQ38
J8.205 U1.AE2
*SIGNAL* $1I289\DDR_PDQ37
J8.200 U1.AF2
*SIGNAL* $1I289\DDR_PDQ36
J8.199 U1.AG3
*SIGNAL* $1I289\DDR_PDQ35
J8.87 U1.AD3
*SIGNAL* $1I289\DDR_PDQ34
J8.86 U1.AD4
*SIGNAL* $1I289\DDR_PDQ33
J8.81 U1.AF1
*SIGNAL* $1I289\DDR_PDQ32
J8.80 U1.AF3
*SIGNAL* $1I289\DDR_PDQ31
J8.159 U1.AM12
*SIGNAL* $1I289\DDR_PDQ30
J8.158 U1.AL13
*SIGNAL* $1I289\DDR_PDQ3
J8.10 U1.AL20
*SIGNAL* $1I289\DDR_PDQ29
J8.153 U1.AN14
*SIGNAL* $1I289\DDR_PDQ28
J8.152 U1.AM14
*SIGNAL* $1I289\DDR_PDQ27
J8.40 U1.AL12
*SIGNAL* $1I289\DDR_PDQ26
J8.39 U1.AP12
*SIGNAL* $1I289\DDR_PDQ25
J8.34 U1.AN13
*SIGNAL* $1I289\DDR_PDQ24
J8.33 U1.AP13
*SIGNAL* $1I289\DDR_PDQ23
J8.150 U1.AM15
*SIGNAL* $1I289\DDR_PDQ22
J8.149 U1.AN15
*SIGNAL* $1I289\DDR_PDQ21
J8.144 U1.AM17
*SIGNAL* $1I289\DDR_PDQ20
J8.143 U1.AL17
*SIGNAL* $1I289\DDR_PDQ2
J8.9 U1.AM20
*SIGNAL* $1I289\DDR_PDQ19
J8.31 U1.AP14
*SIGNAL* $1I289\DDR_PDQ18
J8.30 U1.AL15
*SIGNAL* $1I289\DDR_PDQ17
J8.25 U1.AP16
*SIGNAL* $1I289\DDR_PDQ16
J8.24 U1.AM16
*SIGNAL* $1I289\DDR_PDQ15
J8.141 U1.AP18
*SIGNAL* $1I289\DDR_PDQ14
J8.140 U1.AN18
*SIGNAL* $1I289\DDR_PDQ13
J8.132 U1.AP19
*SIGNAL* $1I289\DDR_PDQ12
J8.131 U1.AN20
*SIGNAL* $1I289\DDR_PDQ11
J8.22 U1.AP17
*SIGNAL* $1I289\DDR_PDQ10
J8.21 U1.AN17
*SIGNAL* $1I289\DDR_PDQ1
J8.4 U1.AP22
*SIGNAL* $1I289\DDR_PDQ0
J8.3 U1.AN22
*SIGNAL* $1I289\DDR_PDM8
J8.164 U1.AN10
*SIGNAL* $1I289\DDR_PDM7
J8.232 U1.U3
*SIGNAL* $1I289\DDR_PDM6
J8.223 U1.Y1
*SIGNAL* $1I289\DDR_PDM5
J8.211 U1.AB3
*SIGNAL* $1I289\DDR_PDM4
J8.202 U1.AE4
*SIGNAL* $1I289\DDR_PDM3
J8.155 U1.AL14
*SIGNAL* $1I289\DDR_PDM2
J8.146 U1.AP15
*SIGNAL* $1I289\DDR_PDM1
J8.134 U1.AM18
*SIGNAL* $1I289\DDR_PDM0
J8.125 U1.AL21
*SIGNAL* $1I289\DDR_PCS1#
J8.76 U1.AH1
U1.AH1 RP19.1
*SIGNAL* $1I289\DDR_PCS0#
J8.193 U1.AH2
U1.AH2 RP26.3
*SIGNAL* $1I289\DDR_PCKE
J8.52 U1.AN9
U1.AN9 RP24.1
*SIGNAL* $1I289\DDR_PCAS#
J8.74 U1.AH4
U1.AH4 RP26.4
*SIGNAL* $1I289\DDR_PBA2
J8.190 U1.AP8
U1.AP8 RP25.2
*SIGNAL* $1I289\DDR_PBA1
J8.54 U1.AK3
U1.AK3 RP24.4
*SIGNAL* $1I289\DDR_PBA0
J8.71 U1.AJ3
U1.AJ3 RP25.4
*SIGNAL* $1I289\DDR_PA9
J8.177 U1.AP7
U1.AP7 RP23.3
*SIGNAL* $1I289\DDR_PA8
J8.179 U1.AM7
U1.AM7 RP22.2
*SIGNAL* $1I289\DDR_PA7
J8.58 U1.AN7
U1.AN7 RP22.1
*SIGNAL* $1I289\DDR_PA6
J8.180 U1.AL7
U1.AL7 RP22.3
*SIGNAL* $1I289\DDR_PA5
J8.60 U1.AN6
U1.AN6 RP22.4
*SIGNAL* $1I289\DDR_PA4
J8.61 U1.AP6
U1.AP6 RP21.1
*SIGNAL* $1I289\DDR_PA3
J8.182 U1.AM6
U1.AM6 RP21.2
*SIGNAL* $1I289\DDR_PA2
J8.63 U1.AP5
U1.AP5 RP21.4
*SIGNAL* $1I289\DDR_PA15
J8.173 RP24.2
*SIGNAL* $1I289\DDR_PA14
J8.174 RP24.3
*SIGNAL* $1I289\DDR_PA13
J8.196 U1.AG4
U1.AG4 RP19.3
*SIGNAL* $1I289\DDR_PA12
J8.176 U1.AM8
U1.AM8 RP23.1
*SIGNAL* $1I289\DDR_PA11
J8.57 U1.AL8
U1.AL8 RP23.2
*SIGNAL* $1I289\DDR_PA10
J8.70 U1.AL2
U1.AL2 RP25.3
*SIGNAL* $1I289\DDR_PA1
J8.183 U1.AP4
U1.AP4 RP21.3
*SIGNAL* $1I289\DDR_PA0
J8.188 U1.AM5
U1.AM5 RP25.1
*SIGNAL* $1I289\DDR_CLKOUT#
J8.186 C455.2
C455.2 U1.AK1
*SIGNAL* $1I289\DDR_CLKOUT
J8.185 C455.1
C455.1 U1.AL1
*SIGNAL* $1I289\$1N1385
R6.1 C21.1
C21.1 U32.5
*SIGNAL* $1I289\$1N1372
R230.2 U32.7
*SIGNAL* $1I289\$1N1370
R229.2 U32.9
*SIGNAL* $1I2\ODIS1
R91.2 P3.G11
P3.G11 JP5.2
JP5.2 C134.1
*SIGNAL* $1I2\ODIS0
R90.2 P3.G2
P3.G2 JP4.2
JP4.2 C130.1
*SIGNAL* $1I2\MGT_REFCLK_Q1_P
X1.4 U8.12
*SIGNAL* $1I2\MGT_REFCLK_Q1_N
X1.5 U8.9
*SIGNAL* $1I2\MGT_REFCLK_Q1_3_P
U15.Y4 C71.2
*SIGNAL* $1I2\MGT_REFCLK_Q1_3_N
U15.Y3 C70.2
*SIGNAL* $1I2\MGT_REFCLK_Q1_2_P
U15.AF4 C73.2
*SIGNAL* $1I2\MGT_REFCLK_Q1_2_N
U15.AF3 C72.2
*SIGNAL* $1I2\MGT_REFCLK_Q1_1_P
U15.AL5 C75.2
*SIGNAL* $1I2\MGT_REFCLK_Q1_1_N
U15.AL4 C74.2
*SIGNAL* $1I2\MGT_REFCLK_Q1_0_P
U15.AL7 C68.2
*SIGNAL* $1I2\MGT_REFCLK_Q1_0_N
U15.AM7 C69.2
*SIGNAL* MGT_AVTT
FB4.1 FB5.2
FB5.2 FB8.2
FB8.2 FB10.1
FB10.1 FB14.2
FB14.2 FB16.1
FB16.1 FB19.2
FB19.2 FB23.1
FB23.1 FB25.2
FB25.2 FB31.1
FB31.1 FB32.2
FB32.2 FB35.2
FB35.2 FB37.1
FB37.1 FB41.2
FB41.2 FB43.1
FB43.1 FB46.2
FB46.2 FB50.1
FB50.1 R216.2
R216.2 C490.1
C490.1 U56.20
U56.20 U56.1
U56.1 U56.18
U56.18 U56.19
U56.19 C495.1
C495.1 C502.1
*SIGNAL* MGT_AVCCPLL
FB3.1 FB9.1
FB9.1 FB15.1
FB15.1 FB24.1
FB24.1 FB30.1
FB30.1 FB36.1
FB36.1 FB42.1
FB42.1 FB51.1
FB51.1 R215.2
R215.2 C489.1
C489.1 U55.20
U55.20 U55.1
U55.1 U55.18
U55.18 U55.19
U55.19 C492.1
C492.1 C501.1
*SIGNAL* MGT_AVCC
FB1.1 FB11.1
FB11.1 FB17.1
FB17.1 FB22.1
FB22.1 FB28.1
FB28.1 FB38.1
FB38.1 FB44.1
FB44.1 FB49.1
FB49.1 R221.2
R221.2 C491.1
C491.1 U57.20
U57.20 U57.1
U57.1 U57.18
U57.18 U57.19
U57.19 C496.1
C496.1 C503.1
*SIGNAL* $1I2\MGTTX1_118_P
P3.S31 U15.AC2
*SIGNAL* $1I2\MGTTX1_118_N
P3.S32 U15.AB2
*SIGNAL* $1I2\MGTTX1_116_P
P3.S27 U15.AJ2
*SIGNAL* $1I2\MGTTX1_116_N
P3.S28 U15.AH2
*SIGNAL* $1I2\MGTTX1_114_P
P3.S13 U15.AN4
*SIGNAL* $1I2\MGTTX1_114_N
P3.S14 U15.AN3
*SIGNAL* $1I2\MGTTX1_112_P
P3.S9 U15.AN10
*SIGNAL* $1I2\MGTTX1_112_N
P3.S10 U15.AN9
*SIGNAL* $1I2\MGTTX0_118_P
P3.S34 U15.V2
*SIGNAL* $1I2\MGTTX0_118_N
P3.S33 U15.W2
*SIGNAL* $1I2\MGTTX0_116_P
P3.S30 U15.AD2
*SIGNAL* $1I2\MGTTX0_116_N
P3.S29 U15.AE2
*SIGNAL* $1I2\MGTTX0_114_P
P3.S16 U15.AK2
*SIGNAL* $1I2\MGTTX0_114_N
P3.S15 U15.AL2
*SIGNAL* $1I2\MGTTX0_112_P
P3.S12 U15.AN5
*SIGNAL* $1I2\MGTTX0_112_N
P3.S11 U15.AN6
*SIGNAL* $1I2\MGTRX1_118_P
U15.AB1 C146.2
*SIGNAL* $1I2\MGTRX1_118_N
U15.AA1 C147.2
*SIGNAL* $1I2\MGTRX1_116_P
U15.AH1 C112.2
*SIGNAL* $1I2\MGTRX1_116_N
U15.AG1 C113.2
*SIGNAL* $1I2\MGTRX1_114_P
U15.AP3 C142.2
*SIGNAL* $1I2\MGTRX1_114_N
U15.AP2 C143.2
*SIGNAL* $1I2\MGTRX1_112_P
U15.AP9 C109.2
*SIGNAL* $1I2\MGTRX1_112_N
U15.AP8 C108.2
*SIGNAL* $1I2\MGTRX0_118_P
U15.W1 C144.2
*SIGNAL* $1I2\MGTRX0_118_N
U15.Y1 C145.2
*SIGNAL* $1I2\MGTRX0_116_P
U15.AE1 C110.2
*SIGNAL* $1I2\MGTRX0_116_N
U15.AF1 C111.2
*SIGNAL* $1I2\MGTRX0_114_P
U15.AL1 C140.2
*SIGNAL* $1I2\MGTRX0_114_N
U15.AM1 C141.2
*SIGNAL* $1I2\MGTRX0_112_P
U15.AP6 C106.2
*SIGNAL* $1I2\MGTRX0_112_N
U15.AP7 C107.2
*SIGNAL* $1I2\MGTAVTTTX_118
FB19.1 U15.AC3
U15.AC3 U15.V3
U15.V3 C121.1
*SIGNAL* $1I2\MGTAVTTTX_116
FB14.1 U15.AD3
U15.AD3 U15.AJ3
U15.AJ3 C116.1
*SIGNAL* $1I2\MGTAVTTTX_114
FB8.1 U15.AK3
U15.AK3 U15.AM3
U15.AM3 C98.1
*SIGNAL* $1I2\MGTAVTTTX_112
FB5.1 U15.AM10
U15.AM10 U15.AM5
U15.AM5 C96.1
*SIGNAL* $1I2\MGTAVTTRX_118
FB23.2 U15.W3
U15.W3 C125.1
*SIGNAL* $1I2\MGTAVTTRX_116
FB16.2 U15.AE3
U15.AE3 C115.1
*SIGNAL* $1I2\MGTAVTTRX_114
FB10.2 U15.AL3
U15.AL3 C100.1
*SIGNAL* $1I2\MGTAVTTRX_112
FB4.2 U15.AM6
U15.AM6 C92.1
*SIGNAL* $1I2\MGTAVCC_118
FB22.2 U15.AA3
U15.AA3 U15.AA4
U15.AA4 C123.1
*SIGNAL* $1I2\MGTAVCC_116
FB17.2 U15.AG3
U15.AG3 U15.AG4
U15.AG4 C119.1
*SIGNAL* $1I2\MGTAVCC_114
FB11.2 U15.AJ4
U15.AJ4 U15.AK5
U15.AK5 C102.1
*SIGNAL* $1I2\MGTAVCC_112
FB1.2 U15.AL8
U15.AL8 U15.AM8
U15.AM8 C94.1
*SIGNAL* $1I2\MGTAVCCPLL_118
FB24.2 U15.AB3
U15.AB3 C114.1
*SIGNAL* $1I2\MGTAVCCPLL_116
FB15.2 U15.AH3
U15.AH3 C118.1
*SIGNAL* $1I2\MGTAVCCPLL_114
FB9.2 U15.AM4
U15.AM4 C101.1
*SIGNAL* $1I2\MGTAVCCPLL_112
FB3.2 U15.AM9
U15.AM9 C93.1
*SIGNAL* $1I2\FAULT1
P3.G15 C132.1
C132.1 D3.2
*SIGNAL* $1I2\FAULT0
P3.G6 C131.1
C131.1 D2.2
*SIGNAL* $1I2\$1N919
V24.2 V25.2
V25.2 P3.S24
P3.S24 C147.1
*SIGNAL* $1I2\$1N917
V22.2 V23.2
V23.2 P3.S25
P3.S25 C145.1
*SIGNAL* $1I2\$1N905
V2.2 V3.2
V3.2 P3.S6
P3.S6 C143.1
*SIGNAL* $1I2\$1N904
V2.1 V3.1
V3.1 P3.S5
P3.S5 C142.1
*SIGNAL* $1I2\$1N903
V4.2 V5.2
V5.2 P3.S7
P3.S7 C141.1
*SIGNAL* $1I2\$1N902
V4.1 V5.1
V5.1 P3.S8
P3.S8 C140.1
*SIGNAL* $1I2\$1N894
X1.6 FB26.2
FB26.2 R96.2
R96.2 U8.7
U8.7 U8.14
U8.14 C64.1
C64.1 C65.1
C65.1 C66.1
C66.1 C67.1
C67.1 C137.1
*SIGNAL* $1I2\$1N889
X1.1 R96.1
R96.1 JP6.1
JP6.1 U8.8
*SIGNAL* $1I2\$1N859
U19.6 U19.7
U19.7 U19.8
U19.8 P3.G13
P3.G13 P3.G17
P3.G17 C91.1
C91.1 C135.1
C135.1 C136.1
C136.1 C139.1
*SIGNAL* $1I2\$1N858
U19.4 R100.2
R100.2 U23.4
*SIGNAL* $1I2\$1N853
R92.1 D3.1
*SIGNAL* $1I2\$1N850
R94.1 R95.2
R95.2 U20.6
*SIGNAL* $1I2\$1N840
R93.1 R94.2
R94.2 U20.3
*SIGNAL* $1I2\$1N838
U20.7 U23.2
*SIGNAL* $1I2\$1N837
U20.1 U23.1
*SIGNAL* $1I2\$1N829
P3.G16 R98.1
R98.1 C133.1
C133.1 U20.2
U20.2 U20.5
*SIGNAL* $1I2\$1N799
R79.1 D2.1
*SIGNAL* $1I2\$1N684
U18.4 R99.2
R99.2 U22.4
*SIGNAL* $1I2\$1N660
U21.7 U22.2
*SIGNAL* $1I2\$1N659
U21.1 U22.1
*SIGNAL* $1I2\$1N651
U18.6 U18.7
U18.7 U18.8
U18.8 P3.G4
P3.G4 P3.G8
P3.G8 C90.1
C90.1 C128.1
C128.1 C129.1
C129.1 C138.1
*SIGNAL* $1I2\$1N64
V22.1 V23.1
V23.1 P3.S26
P3.S26 C144.1
*SIGNAL* $1I2\$1N60
V24.1 V25.1
V25.1 P3.S23
P3.S23 C146.1
*SIGNAL* $1I2\$1N584
R57.1 R59.2
R59.2 U21.3
*SIGNAL* $1I2\$1N583
R58.2 R59.1
R59.1 U21.6
*SIGNAL* $1I2\$1N579
P3.G7 R97.1
R97.1 C127.1
C127.1 U21.2
U21.2 U21.5
*SIGNAL* $1I2\$1N491
V20.2 V21.2
V21.2 P3.S20
P3.S20 C113.1
*SIGNAL* $1I2\$1N457
V20.1 V21.1
V21.1 P3.S19
P3.S19 C112.1
*SIGNAL* $1I2\$1N456
V18.2 V19.2
V19.2 P3.S21
P3.S21 C111.1
*SIGNAL* $1I2\$1N268
V6.2 V7.2
V7.2 P3.S2
P3.S2 C108.1
*SIGNAL* $1I2\$1N267
V6.1 V7.1
V7.1 P3.S1
P3.S1 C109.1
*SIGNAL* $1I2\$1N266
V8.2 V9.2
V9.2 P3.S3
P3.S3 C107.1
*SIGNAL* $1I2\$1N265
V8.1 V9.1
V9.1 P3.S4
P3.S4 C106.1
*SIGNAL* $1I2\$1N1177
V18.1 V19.1
V19.1 P3.S22
P3.S22 C110.1
*SIGNAL* $1I2\$1N1151
U8.15 C68.1
*SIGNAL* $1I2\$1N1149
U8.16 C69.1
*SIGNAL* $1I2\$1N1147
U8.1 C75.1
*SIGNAL* $1I2\$1N1145
U8.2 C74.1
*SIGNAL* $1I2\$1N1143
U8.3 C73.1
*SIGNAL* $1I2\$1N1141
U8.4 C72.1
*SIGNAL* $1I2\$1N1139
U8.5 C71.1
*SIGNAL* $1I2\$1N1137
U8.6 C70.1
*SIGNAL* $1I144\GPIOLVC334
U13.13 U15.AE14
*SIGNAL* $1I144\GPIOLVC333
U13.12 U15.AE18
*SIGNAL* $1I144\GPIOLVC332
U13.11 U15.AG17
*SIGNAL* $1I144\GPIOLVC331
U13.10 U15.AH18
*SIGNAL* $1I144\GPIOLVC153
U14.13 U15.B27
*SIGNAL* $1I144\GPIOLVC152
U14.12 U15.D24
*SIGNAL* $1I144\GPIOLVC151
U14.11 U15.E24
*SIGNAL* $1I144\GPIOLVC150
U14.10 U15.A26
*SIGNAL* 2V5
JP1.3 JP2.3
JP2.3 U10.16
U10.16 U11.16
U11.16 U6.1
U6.1 C40.1
C40.1 C41.1
C41.1 C63.1
C63.1 FB26.1
FB26.1 U4.1
U4.1 U5.1
U5.1 X2.6
X2.6 X3.6
X3.6 C14.1
C14.1 C17.1
C17.1 R105.2
R105.2 R114.2
R114.2 R109.2
R109.2 R110.2
R110.2 U15.D23
U15.D23 U15.E20
U15.E20 C18.1
C18.1 C160.1
C160.1 C19.1
C19.1 C161.1
C161.1 C162.1
C162.1 C164.1
C164.1 FB52.1
FB52.1 U15.AB11
U15.AB11 U15.AC12
U15.AC12 U15.V23
U15.V23 U15.Y23
U15.Y23 U15.L12
U15.L12 U15.M11
U15.M11 U15.M21
U15.M21 U15.P11
U15.P11 U15.P23
U15.P23 U15.T23
U15.T23 U15.U24
U15.U24 U15.V11
U15.V11 U15.AA32
U15.AA32 U15.AB29
U15.AB29 U15.J28
U15.J28 U15.L32
U15.L32 U15.M29
U15.M29 U15.P33
U15.P33 U15.R30
U15.R30 U15.T27
U15.T27 U15.V31
U15.V31 U15.W28
U15.W28 U15.AD33
U15.AD33 U15.AE30
U15.AE30 U15.AH31
U15.AH31 U15.AJ28
U15.AJ28 U15.AL32
U15.AL32 U15.AM29
U15.AM29 U15.E30
U15.E30 U15.H31
U15.H31 C273.1
C273.1 C274.1
C274.1 C281.1
C281.1 C282.1
C282.1 C283.1
C283.1 C284.1
C284.1 C172.1
C172.1 C174.1
C174.1 C176.1
C176.1 C180.1
C180.1 C345.1
C345.1 C346.1
C346.1 C347.1
C347.1 C344.1
C344.1 C322.1
C322.1 C323.1
C323.1 C324.1
C324.1 C325.1
C325.1 C470.1
C470.1 C469.1
C469.1 C468.1
C468.1 C427.1
C427.1 C428.1
C428.1 C429.1
C429.1 C285.1
C285.1 C293.1
C293.1 C294.1
C294.1 C295.1
C295.1 C302.1
C302.1 C303.1
C303.1 C304.1
C304.1 C236.1
C236.1 C237.1
C237.1 C238.1
C238.1 C264.1
C264.1 C265.1
C265.1 C266.1
C266.1 C267.1
C267.1 C268.1
C268.1 C269.1
C269.1 C326.1
C326.1 C327.1
C327.1 C328.1
C328.1 C350.1
C350.1 C349.1
C349.1 C348.1
C348.1 C311.1
C311.1 C312.1
C312.1 C318.1
C318.1 C319.1
C319.1 P5.W4
P5.W4 P5.X4
P5.X4 P5.Y4
P5.Y4 P5.Z4
P5.Z4 C340.1
C340.1 C341.1
C341.1 P7.W4
P7.W4 P7.X4
P7.X4 P7.Y4
P7.Y4 P7.Z4
P7.Z4 R10.1
R10.1 U27.10
U27.10 JP11.3
JP11.3 JP13.3
JP13.3 JP15.3
JP15.3 JP17.3
JP17.3 JP18.3
JP18.3 JP20.1
JP20.1 JP21.1
JP21.1 JP22.1
JP22.1 JP23.1
JP23.1 C507.1
C507.1 C508.1
C508.1 C509.1
C509.1 C510.1
C510.1 C513.1
C513.1 C514.1
C514.1 C515.1
C515.1 C516.1
C516.1 C517.1
C517.1 C518.1
C518.1 C519.1
C519.1 C520.1
C520.1 C521.1
C521.1 C522.1
C522.1 C523.1
C523.1 C524.1
C524.1 C533.1
C533.1 C534.1
C534.1 J25.9
J25.9 C537.1
C537.1 R224.1
R224.1 R254.2
R254.2 R255.2
R255.2 R256.2
R256.2 R257.2
R257.2 R258.2
R258.2 R259.2
R259.2 R260.2
R260.2 R261.2
R261.2 R266.1
R266.1 U58.96
U58.96 U58.101
U58.101 U58.4
U58.4 U58.77
U58.77 U58.83
U58.83 U58.90
U58.90 U58.15
U58.15 U58.21
U58.21 U58.29
U58.29 U58.37
U58.37 U58.42
U58.42 U58.53
U58.53 U58.58
U58.58 U58.69
U58.69 L12.2
L12.2 R294.2
R294.2 R20.1
*SIGNAL* $1I144\$1N94
U14.15 U14.14
U14.14 R48.1
*SIGNAL* $1I144\$1N67
U13.15 U13.14
U13.14 R47.1
*SIGNAL* $1I144\$1N61
J2.1 JP2.2
JP2.2 U13.1
U13.1 U14.1
U14.1 U7.5
U7.5 C35.1
C35.1 C36.1
C36.1 C38.1
C38.1 C33.1
*SIGNAL* $1I144\$1N55
U12.6 U15.AL25
*SIGNAL* $1I144\$1N52
U12.5 U15.AP25
*SIGNAL* $1I144\$1N51
U12.4 U15.AP26
*SIGNAL* $1I144\$1N50
U11.10 U15.N32
*SIGNAL* $1I144\$1N49
U11.11 U15.P32
*SIGNAL* $1I144\$1N48
U11.12 U15.L33
*SIGNAL* $1I144\$1N47
U11.13 U15.M33
*SIGNAL* $1I144\$1N46
U10.10 U15.R33
*SIGNAL* $1I144\$1N45
U10.11 U15.P34
*SIGNAL* $1I144\$1N44
U10.12 U15.N34
*SIGNAL* $1I144\$1N43
U10.13 U15.N33
*SIGNAL* $1I144\$1N42
U10.2 U10.3
U10.3 U11.2
U11.2 U11.3
U11.3 R2.2
R2.2 U6.4
U6.4 C62.2
*SIGNAL* $1I144\$1N417
U7.3 U15.AP22
*SIGNAL* $1I144\$1N41
U12.7 U15.AL24
*SIGNAL* $1I144\$1N350
U6.3 U15.M32
*SIGNAL* $1I144\$1N349
U13.2 U13.3
U13.3 U14.2
U14.2 U14.3
U14.3 R1.1
R1.1 U7.4
U7.4 C33.2
*SIGNAL* $1I144\$1N305
R50.2 J11.1
*SIGNAL* $1I144\$1N291
R49.2 J10.1
*SIGNAL* $1I144\$1N281
CR10.1 R46.1
*SIGNAL* $1I144\$1N279
CR9.1 R45.1
*SIGNAL* $1I144\$1N277
CR8.1 R43.1
*SIGNAL* $1I144\$1N276
CR7.1 R44.1
*SIGNAL* $1I144\$1N270
CR10.2 U12.10
*SIGNAL* $1I144\$1N268
CR9.2 U12.11
*SIGNAL* $1I144\$1N266
CR8.2 U12.12
*SIGNAL* $1I144\$1N264
CR7.2 U12.13
*SIGNAL* $1I144\$1N241
U12.15 U12.14
U12.14 R9.1
*SIGNAL* $1I144\$1N178
J9.17 U11.4
U11.4 R49.1
*SIGNAL* $1I144\$1N176
J9.15 U11.5
U11.5 R50.1
*SIGNAL* $1I144\$1N174
J9.13 U11.6
*SIGNAL* $1I144\$1N172
J9.11 U11.7
*SIGNAL* $1I144\$1N169
J9.3 U10.7
*SIGNAL* $1I144\$1N167
J9.5 U10.6
*SIGNAL* $1I144\$1N165
J9.7 U10.5
*SIGNAL* $1I144\$1N163
J9.9 U10.4
*SIGNAL* $1I144\$1N153
U11.15 U11.14
U11.14 R8.1
*SIGNAL* $1I144\$1N144
U10.15 U10.14
U10.14 R7.1
*SIGNAL* $1I144\$1N128
J9.1 JP1.2
JP1.2 U10.1
U10.1 U11.1
U11.1 U6.5
U6.5 C39.1
C39.1 C42.1
C42.1 C43.1
C43.1 C62.1
*SIGNAL* $1I144\$1N119
J2.13 U14.6
*SIGNAL* $1I144\$1N117
J2.11 U14.7
*SIGNAL* $1I144\$1N115
J2.15 U14.5
*SIGNAL* $1I144\$1N113
J2.17 U14.4
*SIGNAL* $1I144\$1N111
J2.3 U13.7
*SIGNAL* $1I144\$1N109
J2.5 U13.6
*SIGNAL* $1I144\$1N107
J2.7 U13.5
*SIGNAL* $1I144\$1N105
J2.9 U13.4
*SIGNAL* VTT_QDR_BY2_3
RP1.5 RP1.6
RP1.6 RP1.7
RP1.7 RP1.8
RP1.8 RP2.5
RP2.5 RP2.6
RP2.6 RP2.7
RP2.7 RP2.8
RP2.8 RP3.5
RP3.5 RP3.6
RP3.6 RP3.7
RP3.7 RP3.8
RP3.8 RP4.5
RP4.5 RP4.6
RP4.6 RP4.7
RP4.7 RP4.8
RP4.8 RP5.5
RP5.5 RP5.6
RP5.6 RP5.7
RP5.7 RP5.8
RP5.8 RP6.5
RP6.5 RP6.6
RP6.6 RP6.7
RP6.7 RP6.8
RP6.8 RP7.5
RP7.5 RP7.6
RP7.6 RP7.7
RP7.7 RP7.8
RP7.8 RP8.5
RP8.5 RP8.6
RP8.6 RP8.7
RP8.7 RP8.8
RP8.8 RP9.5
RP9.5 RP9.6
RP9.6 RP9.7
RP9.7 RP9.8
RP9.8 RP10.5
RP10.5 RP10.6
RP10.6 RP10.7
RP10.7 RP10.8
RP10.8 RP11.5
RP11.5 RP11.6
RP11.6 RP11.7
RP11.7 RP11.8
RP11.8 RP12.5
RP12.5 RP12.6
RP12.6 RP12.7
RP12.7 RP12.8
RP12.8 C60.1
C60.1 C84.1
C84.1 U16.3
U16.3 U16.5
U16.5 CP8.1
CP8.1 CP8.2
CP8.2 CP8.3
CP8.3 CP8.4
CP8.4 CP9.1
CP9.1 CP9.2
CP9.2 CP9.3
CP9.3 CP9.4
CP9.4 CP10.1
CP10.1 CP10.2
CP10.2 CP10.3
CP10.3 CP10.4
CP10.4 CP11.1
CP11.1 CP11.2
CP11.2 CP11.3
CP11.3 CP11.4
CP11.4 CP12.1
CP12.1 CP12.2
CP12.2 CP12.3
CP12.3 CP12.4
CP12.4 CP13.1
CP13.1 CP13.2
CP13.2 CP13.3
CP13.3 CP13.4
CP13.4 CP14.1
CP14.1 CP14.2
CP14.2 CP14.3
CP14.3 CP14.4
CP14.4 CP15.1
CP15.1 CP15.2
CP15.2 CP15.3
CP15.3 CP15.4
CP15.4 CP16.1
CP16.1 CP16.2
CP16.2 CP16.3
CP16.3 CP16.4
CP16.4 CP17.1
CP17.1 CP17.2
CP17.2 CP17.3
CP17.3 CP17.4
CP17.4 CP18.1
CP18.1 CP18.2
CP18.2 CP18.3
CP18.3 CP18.4
CP18.4 CP19.1
CP19.1 CP19.2
CP19.2 CP19.3
CP19.3 CP19.4
*SIGNAL* VREF_QDR_BY2_3
C46.1 C50.1
C50.1 C55.1
C55.1 C56.1
C56.1 C57.1
C57.1 U15.A18
U15.A18 U15.A28
U15.A28 U15.F19
U15.F19 U15.G18
U15.G18 U16.6
U16.6 U17.H10
U17.H10 U17.H2
*SIGNAL* $1I1038\QDR2_BY3_BW
RP2.3 U15.D16
U15.D16 U17.A5
*SIGNAL* $1I1038\QDR2_BY2_BW
RP2.2 U15.D15
U15.D15 U17.B7
*SIGNAL* $1I1038\QDR2_BY2_3_W
RP1.1 U15.F15
U15.F15 U17.A4
*SIGNAL* $1I1038\QDR2_BY2_3_SA9
RP11.3 U15.A31
U15.A31 U17.P4
*SIGNAL* $1I1038\QDR2_BY2_3_SA8
RP12.4 U15.G17
U15.G17 U17.N7
*SIGNAL* $1I1038\QDR2_BY2_3_SA7
RP12.3 U15.C27
U15.C27 U17.N6
*SIGNAL* $1I1038\QDR2_BY2_3_SA6
RP8.4 U15.C28
U15.C28 U17.N5
*SIGNAL* $1I1038\QDR2_BY2_3_SA5
RP4.3 U15.E16
U15.E16 U17.C7
*SIGNAL* $1I1038\QDR2_BY2_3_SA4
RP3.1 U15.E17
U15.E17 U17.C5
*SIGNAL* $1I1038\QDR2_BY2_3_SA3
RP3.4 U15.A15
U15.A15 U17.B8
*SIGNAL* $1I1038\QDR2_BY2_3_SA21
RP8.1 U15.D31
*SIGNAL* $1I1038\QDR2_BY2_3_SA20
RP1.4 U15.F14
U15.F14 U17.A2
*SIGNAL* $1I1038\QDR2_BY2_3_SA2
RP2.4 U15.B15
U15.B15 U17.B4
*SIGNAL* $1I1038\QDR2_BY2_3_SA19
RP3.2 U15.A14
U15.A14 U17.A10
*SIGNAL* $1I1038\QDR2_BY2_3_SA18
RP9.3 U15.D27
U15.D27 U17.R9
*SIGNAL* $1I1038\QDR2_BY2_3_SA17
RP9.1 U15.A30
U15.A30 U17.R8
*SIGNAL* $1I1038\QDR2_BY2_3_SA16
RP10.3 U15.B30
U15.B30 U17.R7
*SIGNAL* $1I1038\QDR2_BY2_3_SA15
RP11.4 U15.C30
U15.C30 U17.R5
*SIGNAL* $1I1038\QDR2_BY2_3_SA14
RP11.2 U15.B31
U15.B31 U17.R4
*SIGNAL* $1I1038\QDR2_BY2_3_SA13
RP11.1 U15.D30
U15.D30 U17.R3
*SIGNAL* $1I1038\QDR2_BY2_3_SA12
RP9.2 U15.B26
U15.B26 U17.P8
*SIGNAL* $1I1038\QDR2_BY2_3_SA11
RP10.4 U15.A29
U15.A29 U17.P7
*SIGNAL* $1I1038\QDR2_BY2_3_SA10
RP10.1 U15.D29
U15.D29 U17.P5
*SIGNAL* $1I1038\QDR2_BY2_3_SA1
RP3.3 U15.C14
U15.C14 U17.A9
*SIGNAL* $1I1038\QDR2_BY2_3_SA0
RP1.3 U15.B16
U15.B16 U17.A3
*SIGNAL* $1I1038\QDR2_BY2_3_R
RP2.1 U15.C15
U15.C15 U17.A8
*SIGNAL* $1I1038\QDR2_BY2_3_QVLD
RP10.2 U15.A25
U15.A25 U17.P6
*SIGNAL* $1I1038\QDR2_BY2_3_Q9
U15.C19 U17.B2
*SIGNAL* $1I1038\QDR2_BY2_3_Q8
U15.B18 U17.B11
*SIGNAL* $1I1038\QDR2_BY2_3_Q7
U15.A19 U17.C10
*SIGNAL* $1I1038\QDR2_BY2_3_Q6
U15.C18 U17.E11
*SIGNAL* $1I1038\QDR2_BY2_3_Q5
U15.A20 U17.F11
*SIGNAL* $1I1038\QDR2_BY2_3_Q4
U15.A21 U17.J10
*SIGNAL* $1I1038\QDR2_BY2_3_Q3
U15.B21 U17.K11
*SIGNAL* $1I1038\QDR2_BY2_3_Q2
U15.B22 U17.L11
*SIGNAL* $1I1038\QDR2_BY2_3_Q17
U15.D26 U17.P3
*SIGNAL* $1I1038\QDR2_BY2_3_Q16
U15.C25 U17.N3
*SIGNAL* $1I1038\QDR2_BY2_3_Q15
U15.B25 U17.L2
*SIGNAL* $1I1038\QDR2_BY2_3_Q14
U15.C23 U17.K3
*SIGNAL* $1I1038\QDR2_BY2_3_Q13
U15.C22 U17.G3
*SIGNAL* $1I1038\QDR2_BY2_3_Q12
U15.A23 U17.F2
*SIGNAL* $1I1038\QDR2_BY2_3_Q11
U15.C20 U17.E3
*SIGNAL* $1I1038\QDR2_BY2_3_Q10
U15.B20 U17.D3
*SIGNAL* $1I1038\QDR2_BY2_3_Q1
U15.B23 U17.M10
*SIGNAL* $1I1038\QDR2_BY2_3_Q0
U15.A24 U17.P11
*SIGNAL* $1I1038\QDR2_BY2_3_K_P
U15.D14 U17.B6
*SIGNAL* $1I1038\QDR2_BY2_3_K_N
U15.E14 U17.A6
*SIGNAL* $1I1038\QDR2_BY2_3_DLL_OFF
R102.2 U15.D20
U15.D20 U17.H1
*SIGNAL* $1I1038\QDR2_BY2_3_D9
RP1.2 U15.A16
U15.A16 U17.B3
*SIGNAL* $1I1038\QDR2_BY2_3_D8
RP4.4 U15.B17
U15.B17 U17.C11
*SIGNAL* $1I1038\QDR2_BY2_3_D7
RP4.1 U15.C17
U15.C17 U17.D11
*SIGNAL* $1I1038\QDR2_BY2_3_D6
RP5.3 U15.D17
U15.D17 U17.E10
*SIGNAL* $1I1038\QDR2_BY2_3_D5
RP5.1 U15.F16
U15.F16 U17.G11
*SIGNAL* $1I1038\QDR2_BY2_3_D4
RP6.3 U15.E19
U15.E19 U17.J11
*SIGNAL* $1I1038\QDR2_BY2_3_D3
RP6.1 U15.F20
U15.F20 U17.K10
*SIGNAL* $1I1038\QDR2_BY2_3_D2
RP7.2 U15.G20
U15.G20 U17.M11
*SIGNAL* $1I1038\QDR2_BY2_3_D17
RP8.3 U15.F24
U15.F24 U17.N2
*SIGNAL* $1I1038\QDR2_BY2_3_D16
RP7.3 U15.F23
U15.F23 U17.M3
*SIGNAL* $1I1038\QDR2_BY2_3_D15
RP7.4 U15.E23
U15.E23 U17.L3
*SIGNAL* $1I1038\QDR2_BY2_3_D14
RP6.2 U15.E22
U15.E22 U17.J3
*SIGNAL* $1I1038\QDR2_BY2_3_D13
RP6.4 U15.D22
U15.D22 U17.G2
*SIGNAL* $1I1038\QDR2_BY2_3_D12
RP5.2 U15.E21
U15.E21 U17.F3
*SIGNAL* $1I1038\QDR2_BY2_3_D11
RP5.4 U15.D21
U15.D21 U17.D2
*SIGNAL* $1I1038\QDR2_BY2_3_D10
RP4.2 U15.F18
U15.F18 U17.C3
*SIGNAL* $1I1038\QDR2_BY2_3_D1
RP7.1 U15.F21
U15.F21 U17.N11
*SIGNAL* $1I1038\QDR2_BY2_3_D0
RP9.4 U15.G21
U15.G21 U17.P10
*SIGNAL* $1I1038\QDR2_BY2_3_CQ_P
U15.C24 U17.A11
*SIGNAL* $1I1038\QDR2_BY2_3_CQ_N
U15.D25 U17.A1
*SIGNAL* $1I1038\$1N2135
R52.1 U15.E18
*SIGNAL* $1I1038\$1N2134
R51.1 U15.D19
*SIGNAL* $1I1038\$1N2132
R151.1 U15.B28
*SIGNAL* $1I1038\$1N2130
R152.1 U15.C29
*SIGNAL* $1I1038\$1N1874
R54.2 U16.9
*SIGNAL* $1I1038\$1N1872
R53.2 U16.7
*SIGNAL* $1I1038\$1N1236
R55.2 U17.H11
*SIGNAL* VTT_QDR_BY0_1
RP27.5 RP27.6
RP27.6 RP27.7
RP27.7 RP27.8
RP27.8 RP28.5
RP28.5 RP28.6
RP28.6 RP28.7
RP28.7 RP28.8
RP28.8 RP29.5
RP29.5 RP29.6
RP29.6 RP29.7
RP29.7 RP29.8
RP29.8 RP30.5
RP30.5 RP30.6
RP30.6 RP30.7
RP30.7 RP30.8
RP30.8 RP31.5
RP31.5 RP31.6
RP31.6 RP31.7
RP31.7 RP31.8
RP31.8 RP32.5
RP32.5 RP32.6
RP32.6 RP32.7
RP32.7 RP32.8
RP32.8 RP33.5
RP33.5 RP33.6
RP33.6 RP33.7
RP33.7 RP33.8
RP33.8 RP34.5
RP34.5 RP34.6
RP34.6 RP34.7
RP34.7 RP34.8
RP34.8 RP35.5
RP35.5 RP35.6
RP35.6 RP35.7
RP35.7 RP35.8
RP35.8 RP36.5
RP36.5 RP36.6
RP36.6 RP36.7
RP36.7 RP36.8
RP36.8 RP37.5
RP37.5 RP37.6
RP37.6 RP37.7
RP37.7 RP37.8
RP37.8 RP38.5
RP38.5 RP38.6
RP38.6 RP38.7
RP38.7 RP38.8
RP38.8 C597.1
C597.1 C598.1
C598.1 U62.3
U62.3 U62.5
U62.5 CP41.1
CP41.1 CP41.2
CP41.2 CP41.3
CP41.3 CP41.4
CP41.4 CP42.1
CP42.1 CP42.2
CP42.2 CP42.3
CP42.3 CP42.4
CP42.4 CP43.1
CP43.1 CP43.2
CP43.2 CP43.3
CP43.3 CP43.4
CP43.4 CP44.1
CP44.1 CP44.2
CP44.2 CP44.3
CP44.3 CP44.4
CP44.4 CP45.1
CP45.1 CP45.2
CP45.2 CP45.3
CP45.3 CP45.4
CP45.4 CP46.1
CP46.1 CP46.2
CP46.2 CP46.3
CP46.3 CP46.4
CP46.4 CP47.1
CP47.1 CP47.2
CP47.2 CP47.3
CP47.3 CP47.4
CP47.4 CP48.1
CP48.1 CP48.2
CP48.2 CP48.3
CP48.3 CP48.4
CP48.4 CP49.1
CP49.1 CP49.2
CP49.2 CP49.3
CP49.3 CP49.4
CP49.4 CP50.1
CP50.1 CP50.2
CP50.2 CP50.3
CP50.3 CP50.4
CP50.4 CP51.1
CP51.1 CP51.2
CP51.2 CP51.3
CP51.3 CP51.4
CP51.4 CP52.1
CP52.1 CP52.2
CP52.2 CP52.3
CP52.3 CP52.4
*SIGNAL* VREF_QDR_BY0_1
C590.1 C591.1
C591.1 C592.1
C592.1 C593.1
C593.1 C594.1
C594.1 U15.D10
U15.D10 U15.L5
U15.L5 U15.L8
U15.L8 U15.P10
U15.P10 U62.6
U62.6 U63.H10
U63.H10 U63.H2
*SIGNAL* $1I1032\QDR2_BY1_BW
RP28.3 U15.L6
U15.L6 U63.A5
*SIGNAL* $1I1032\QDR2_BY0_BW
RP28.2 U15.F5
U15.F5 U63.B7
*SIGNAL* $1I1032\QDR2_BY0_1_W
RP27.1 U15.M5
U15.M5 U63.A4
*SIGNAL* $1I1032\QDR2_BY0_1_SA9
RP35.3 U15.D12
U15.D12 U63.P4
*SIGNAL* $1I1032\QDR2_BY0_1_SA8
RP34.4 U15.F6
U15.F6 U63.N7
*SIGNAL* $1I1032\QDR2_BY0_1_SA7
RP34.3 U15.G6
U15.G6 U63.N6
*SIGNAL* $1I1032\QDR2_BY0_1_SA6
RP38.4 U15.D11
U15.D11 U63.N5
*SIGNAL* $1I1032\QDR2_BY0_1_SA5
RP30.1 U15.U10
U15.U10 U63.C7
*SIGNAL* $1I1032\QDR2_BY0_1_SA4
RP30.3 U15.R6
U15.R6 U63.C5
*SIGNAL* $1I1032\QDR2_BY0_1_SA3
RP29.4 U15.K6
U15.K6 U63.B8
*SIGNAL* $1I1032\QDR2_BY0_1_SA21
RP38.1 U15.G12
*SIGNAL* $1I1032\QDR2_BY0_1_SA20
RP27.4 U15.P5
U15.P5 U63.A2
*SIGNAL* $1I1032\QDR2_BY0_1_SA2
RP28.4 U15.L4
U15.L4 U63.B4
*SIGNAL* $1I1032\QDR2_BY0_1_SA19
RP29.2 U15.M6
U15.M6 U63.A10
*SIGNAL* $1I1032\QDR2_BY0_1_SA18
RP37.3 U15.A13
U15.A13 U63.R9
*SIGNAL* $1I1032\QDR2_BY0_1_SA17
RP37.1 U15.C13
U15.C13 U63.R8
*SIGNAL* $1I1032\QDR2_BY0_1_SA16
RP36.3 U15.B12
U15.B12 U63.R7
*SIGNAL* $1I1032\QDR2_BY0_1_SA15
RP35.4 U15.F13
U15.F13 U63.R5
*SIGNAL* $1I1032\QDR2_BY0_1_SA14
RP35.2 U15.G13
U15.G13 U63.R4
*SIGNAL* $1I1032\QDR2_BY0_1_SA13
RP35.1 U15.E12
U15.E12 U63.R3
*SIGNAL* $1I1032\QDR2_BY0_1_SA12
RP37.2 U15.B13
U15.B13 U63.P8
*SIGNAL* $1I1032\QDR2_BY0_1_SA11
RP36.4 U15.E13
U15.E13 U63.P7
*SIGNAL* $1I1032\QDR2_BY0_1_SA10
RP36.1 U15.C12
U15.C12 U63.P5
*SIGNAL* $1I1032\QDR2_BY0_1_SA1
RP29.3 U15.N5
U15.N5 U63.A9
*SIGNAL* $1I1032\QDR2_BY0_1_SA0
RP27.3 U15.T6
U15.T6 U63.A3
*SIGNAL* $1I1032\QDR2_BY0_1_R
RP28.1 U15.J5
U15.J5 U63.A8
*SIGNAL* $1I1032\QDR2_BY0_1_QVLD
RP36.2 U15.F11
U15.F11 U63.P6
*SIGNAL* $1I1032\QDR2_BY0_1_Q9
U15.M8 U63.B2
*SIGNAL* $1I1032\QDR2_BY0_1_Q8
U15.H8 U63.B11
*SIGNAL* $1I1032\QDR2_BY0_1_Q7
U15.M10 U63.C10
*SIGNAL* $1I1032\QDR2_BY0_1_Q6
U15.F8 U63.E11
*SIGNAL* $1I1032\QDR2_BY0_1_Q5
U15.H9 U63.F11
*SIGNAL* $1I1032\QDR2_BY0_1_Q4
U15.H10 U63.J10
*SIGNAL* $1I1032\QDR2_BY0_1_Q3
U15.G10 U63.K11
*SIGNAL* $1I1032\QDR2_BY0_1_Q2
U15.F10 U63.L11
*SIGNAL* $1I1032\QDR2_BY0_1_Q17
U15.J11 U63.P3
*SIGNAL* $1I1032\QDR2_BY0_1_Q16
U15.K11 U63.N3
*SIGNAL* $1I1032\QDR2_BY0_1_Q15
U15.F9 U63.L2
*SIGNAL* $1I1032\QDR2_BY0_1_Q14
U15.E8 U63.K3
*SIGNAL* $1I1032\QDR2_BY0_1_Q13
U15.G8 U63.G3
*SIGNAL* $1I1032\QDR2_BY0_1_Q12
U15.N10 U63.F2
*SIGNAL* $1I1032\QDR2_BY0_1_Q11
U15.L9 U63.E3
*SIGNAL* $1I1032\QDR2_BY0_1_Q10
U15.N9 U63.D3
*SIGNAL* $1I1032\QDR2_BY0_1_Q1
U15.G11 U63.M10
*SIGNAL* $1I1032\QDR2_BY0_1_Q0
U15.E11 U63.P11
*SIGNAL* $1I1032\QDR2_BY0_1_K_P
U15.H5 U63.B6
*SIGNAL* $1I1032\QDR2_BY0_1_K_N
U15.G5 U63.A6
*SIGNAL* $1I1032\QDR2_BY0_1_DLL_OFF
R101.2 U15.E9
U15.E9 U63.H1
*SIGNAL* $1I1032\QDR2_BY0_1_D9
RP27.2 U15.U7
U15.U7 U63.B3
*SIGNAL* $1I1032\QDR2_BY0_1_D8
RP29.1 U15.T8
U15.T8 U63.C11
*SIGNAL* $1I1032\QDR2_BY0_1_D7
RP30.2 U15.R8
U15.R8 U63.D11
*SIGNAL* $1I1032\QDR2_BY0_1_D6
RP31.3 U15.M7
U15.M7 U63.E10
*SIGNAL* $1I1032\QDR2_BY0_1_D5
RP31.1 U15.T9
U15.T9 U63.G11
*SIGNAL* $1I1032\QDR2_BY0_1_D4
RP32.3 U15.T10
U15.T10 U63.J11
*SIGNAL* $1I1032\QDR2_BY0_1_D3
RP32.1 U15.E6
U15.E6 U63.K10
*SIGNAL* $1I1032\QDR2_BY0_1_D2
RP33.3 U15.G7
U15.G7 U63.M11
*SIGNAL* $1I1032\QDR2_BY0_1_D17
RP38.3 U15.E7
U15.E7 U63.N2
*SIGNAL* $1I1032\QDR2_BY0_1_D16
RP33.2 U15.K7
U15.K7 U63.M3
*SIGNAL* $1I1032\QDR2_BY0_1_D15
RP33.4 U15.N8
U15.N8 U63.L3
*SIGNAL* $1I1032\QDR2_BY0_1_D14
RP32.2 U15.J6
U15.J6 U63.J3
*SIGNAL* $1I1032\QDR2_BY0_1_D13
RP32.4 U15.N7
U15.N7 U63.G2
*SIGNAL* $1I1032\QDR2_BY0_1_D12
RP31.2 U15.P7
U15.P7 U63.F3
*SIGNAL* $1I1032\QDR2_BY0_1_D11
RP31.4 U15.R7
U15.R7 U63.D2
*SIGNAL* $1I1032\QDR2_BY0_1_D10
RP30.4 U15.P6
U15.P6 U63.C3
*SIGNAL* $1I1032\QDR2_BY0_1_D1
RP33.1 U15.T11
U15.T11 U63.N11
*SIGNAL* $1I1032\QDR2_BY0_1_D0
RP37.4 U15.R11
U15.R11 U63.P10
*SIGNAL* $1I1032\QDR2_BY0_1_CQ_P
U15.K8 U63.A11
*SIGNAL* $1I1032\QDR2_BY0_1_CQ_N
U15.K9 U63.A1
*SIGNAL* 5V
R302.1 R303.1
R303.1 C595.1
C595.1 U62.10
U62.10 R53.1
R53.1 R54.1
R54.1 C58.1
C58.1 U16.10
U16.10 R229.1
R229.1 R230.1
R230.1 C459.1
C459.1 U32.10
U32.10 U4.2
U4.2 U5.2
U5.2 U25.2
U25.2 C6.1
C6.1 C16.1
C16.1 R103.2
R103.2 R107.2
R107.2 R136.2
R136.2 R137.2
R137.2 C158.1
C158.1 D9.4
D9.4 C314.1
C314.1 C315.1
C315.1 P5.W2
P5.W2 P5.X2
P5.X2 P5.Y2
P5.Y2 P5.Z2
P5.Z2 PTC1.1
PTC1.1 C336.1
C336.1 C337.1
C337.1 P7.W2
P7.W2 P7.X2
P7.X2 P7.Y2
P7.Y2 P7.Z2
P7.Z2 R235.1
R235.1 R236.1
R236.1 C467.1
C467.1 U33.10
U33.10 L6.1
L6.1 L5.1
L5.1 L16.1
L16.1 CR1.1
CR1.1 C2.1
C2.1 C1.1
C1.1 C3.1
C3.1 C4.1
C4.1 J14.4
J14.4 P2.4
P2.4 Q13.5
Q13.5 Q13.6
Q13.6 Q13.7
Q13.7 Q13.8
*SIGNAL* 1V8
U63.F5 U63.F7
U63.F7 U63.G5
U63.G5 U63.G7
U63.G7 U63.H5
U63.H5 U63.H7
U63.H7 U63.J5
U63.J5 U63.J7
U63.J7 U63.K5
U63.K5 U63.K7
U63.K7 CP38.1
CP38.1 CP38.2
CP38.2 CP38.3
CP38.3 CP38.4
CP38.4 CP39.1
CP39.1 CP39.2
CP39.2 CP39.3
CP39.3 CP39.4
CP39.4 CP40.1
CP40.1 CP40.2
CP40.2 CP40.3
CP40.3 CP40.4
CP40.4 U17.F5
U17.F5 U17.F7
U17.F7 U17.G5
U17.G5 U17.G7
U17.G7 U17.H5
U17.H5 U17.H7
U17.H7 U17.J5
U17.J5 U17.J7
U17.J7 U17.K5
U17.K5 U17.K7
U17.K7 CP5.1
CP5.1 CP5.2
CP5.2 CP5.3
CP5.3 CP5.4
CP5.4 CP6.1
CP6.1 CP6.2
CP6.2 CP6.3
CP6.3 CP6.4
CP6.4 CP7.1
CP7.1 CP7.2
CP7.2 CP7.3
CP7.3 CP7.4
CP7.4 U12.1
U12.1 U7.1
U7.1 C44.1
C44.1 C61.1
C61.1 J8.51
J8.51 J8.191
J8.191 J8.194
J8.194 J8.56
J8.56 J8.62
J8.62 J8.72
J8.72 J8.75
J8.75 J8.78
J8.78 J8.170
J8.170 J8.175
J8.175 J8.181
J8.181 J8.238
J8.238 J8.53
J8.53 J8.189
J8.189 J8.197
J8.197 J8.59
J8.59 J8.64
J8.64 J8.67
J8.67 J8.69
J8.69 J8.172
J8.172 J8.178
J8.178 J8.184
J8.184 J8.187
J8.187 C430.1
C430.1 C431.1
C431.1 C434.1
C434.1 C435.1
C435.1 C436.1
C436.1 C437.1
C437.1 C438.1
C438.1 C439.1
C439.1 C440.1
C440.1 C441.1
C441.1 C442.1
C442.1 C443.1
C443.1 C444.1
C444.1 C445.1
C445.1 C446.1
C446.1 C447.1
C447.1 C448.1
C448.1 C449.1
C449.1 C450.1
C450.1 C451.1
C451.1 C452.1
C452.1 C454.1
C454.1 C150.1
C150.1 R227.1
R227.1 R228.1
R228.1 C456.1
C456.1 U32.1
U32.1 U32.2
U32.2 C320.1
C320.1 C321.1
C321.1 P5.W5
P5.W5 P5.X5
P5.X5 P5.Y5
P5.Y5 P5.Z5
P5.Z5 C342.1
C342.1 C343.1
C343.1 P7.W5
P7.W5 P7.X5
P7.X5 P7.Y5
P7.Y5 P7.Z5
P7.Z5 J15.51
J15.51 J15.191
J15.191 J15.194
J15.194 J15.56
J15.56 J15.62
J15.62 J15.72
J15.72 J15.75
J15.75 J15.78
J15.78 J15.170
J15.170 J15.175
J15.175 J15.181
J15.181 J15.238
J15.238 J15.53
J15.53 J15.189
J15.189 J15.197
J15.197 J15.59
J15.59 J15.64
J15.64 J15.67
J15.67 J15.69
J15.69 J15.172
J15.172 J15.178
J15.178 J15.184
J15.184 J15.187
J15.187 R141.1
R141.1 R233.1
R233.1 R234.1
R234.1 R153.1
R153.1 R155.1
R155.1 R157.1
R157.1 U15.AB9
U15.AB9 U15.AC6
U15.AC6 U15.W8
U15.W8 U15.AF7
U15.AF7 U15.AH11
U15.AH11 U15.AJ8
U15.AJ8 U15.AK25
U15.AK25 U15.AL22
U15.AL22 U15.AN26
U15.AN26 U15.AJ18
U15.AJ18 U15.AK15
U15.AK15 U15.AN16
U15.AN16 C464.1
C464.1 U33.1
U33.1 U33.2
U33.2 C361.1
C361.1 C362.1
C362.1 C363.1
C363.1 C365.1
C365.1 C366.1
C366.1 C367.1
C367.1 C368.1
C368.1 C369.1
C369.1 C370.1
C370.1 C371.1
C371.1 C372.1
C372.1 C373.1
C373.1 C374.1
C374.1 C375.1
C375.1 C376.1
C376.1 C377.1
C377.1 C378.1
C378.1 C379.1
C379.1 C380.1
C380.1 C381.1
C381.1 C382.1
C382.1 C383.1
C383.1 C384.1
C384.1 C385.1
C385.1 C386.1
C386.1 C387.1
C387.1 C388.1
C388.1 C389.1
C389.1 C390.1
C390.1 C391.1
C391.1 C392.1
C392.1 C393.1
C393.1 C394.1
C394.1 C395.1
C395.1 U51.10
U51.10 R11.1
R11.1 U54.1
U54.1 U54.37
U54.37 U54.84
U54.84 C504.1
C504.1 C505.1
C505.1 C506.1
C506.1 C546.1
C546.1 C748.1
C748.1 C749.1
C749.1 U55.5
U55.5 U55.6
U55.6 U55.7
U55.7 U55.8
U55.8 U56.5
U56.5 U56.6
U56.6 U56.7
U56.7 U56.8
U56.8 U57.5
U57.5 U57.6
U57.6 U57.7
U57.7 U57.8
U57.8 C493.1
C493.1 C494.1
C494.1 C497.1
C497.1 C525.1
C525.1 C526.1
C526.1 C527.1
C527.1 C528.1
C528.1 C529.1
C529.1 C530.1
C530.1 C531.1
C531.1 C532.1
C532.1 R262.2
R262.2 R263.2
R263.2 U58.11
U58.11 U58.19
U58.19 U58.25
U58.25 U58.35
U58.35 U58.48
U58.48 U58.63
U58.63 U58.73
U58.73 U58.92
U58.92 U58.103
U58.103 U58.105
U58.105 U58.111
U58.111 U58.117
U58.117 U58.123
U58.123 L11.2
L11.2 R295.2
R295.2 R18.1
*SIGNAL* 1V5
R300.2 R40.2
R40.2 U15.M9
U15.M9 U15.N6
U15.N6 U15.T7
U15.T7 U15.E10
U15.E10 U15.H11
U15.H11 U15.J8
U15.J8 C596.1
C596.1 U62.1
U62.1 U62.2
U62.2 C599.1
C599.1 C600.1
C600.1 C601.1
C601.1 U63.E4
U63.E4 U63.E8
U63.E8 U63.J4
U63.J4 U63.J8
U63.J8 U63.K4
U63.K4 U63.K8
U63.K8 U63.L4
U63.L4 U63.L8
U63.L8 U63.F4
U63.F4 U63.F8
U63.F8 U63.G4
U63.G4 U63.G8
U63.G8 U63.H3
U63.H3 U63.H4
U63.H4 U63.H8
U63.H8 U63.H9
U63.H9 CP34.1
CP34.1 CP34.2
CP34.2 CP34.3
CP34.3 CP34.4
CP34.4 CP35.1
CP35.1 CP35.2
CP35.2 CP35.3
CP35.3 CP35.4
CP35.4 CP36.1
CP36.1 CP36.2
CP36.2 CP36.3
CP36.3 CP36.4
CP36.4 CP37.1
CP37.1 CP37.2
CP37.2 CP37.3
CP37.3 CP37.4
CP37.4 C602.1
C602.1 C603.1
C603.1 R52.2
R52.2 R152.2
R152.2 U15.C26
U15.C26 U15.F27
U15.F27 U15.G24
U15.G24 U15.B19
U15.B19 U15.C16
U15.C16 U15.F17
U15.F17 C59.1
C59.1 U16.1
U16.1 U16.2
U16.2 C85.1
C85.1 C86.1
C86.1 C87.1
C87.1 U17.E4
U17.E4 U17.E8
U17.E8 U17.J4
U17.J4 U17.J8
U17.J8 U17.K4
U17.K4 U17.K8
U17.K8 U17.L4
U17.L4 U17.L8
U17.L8 U17.F4
U17.F4 U17.F8
U17.F8 U17.G4
U17.G4 U17.G8
U17.G8 U17.H3
U17.H3 U17.H4
U17.H4 U17.H8
U17.H8 U17.H9
U17.H9 CP1.1
CP1.1 CP1.2
CP1.2 CP1.3
CP1.3 CP1.4
CP1.4 CP2.1
CP2.1 CP2.2
CP2.2 CP2.3
CP2.3 CP2.4
CP2.4 CP3.1
CP3.1 CP3.2
CP3.2 CP3.3
CP3.3 CP3.4
CP3.4 CP4.1
CP4.1 CP4.2
CP4.2 CP4.3
CP4.3 CP4.4
CP4.4 C88.1
C88.1 C89.1
C89.1 U14.16
U14.16 C37.1
C37.1 U50.14
U50.14 R12.1
R12.1 L10.2
L10.2 L9.2
L9.2 L8.2
L8.2 L4.2
L4.2 L1.1
L1.1 R296.2
R296.2 R16.1
*SIGNAL* $1I1032\$1N2143
R301.1 U15.P9
*SIGNAL* $1I1032\$1N2142
R300.1 U15.R9
*SIGNAL* $1I1032\$1N2140
R40.1 U15.L10
*SIGNAL* $1I1032\$1N2138
R22.1 U15.L11
*SIGNAL* $1I1032\$1N1874
R303.2 U62.9
*SIGNAL* $1I1032\$1N1872
R302.2 U62.7
*SIGNAL* $1I1032\$1N1236
R304.2 U63.H11
*SIGNAL* VCC_JTAG
C53.1 R26.1
R26.1 J1.12
J1.12 P1.6
*SIGNAL* $1I1002\TRC_CLK
J1.6 U1.AG32
*SIGNAL* $1I1002\TRCTS6
J1.38 U1.AH31
*SIGNAL* $1I1002\TRCTS5
J1.36 U1.AJ34
*SIGNAL* $1I1002\TRCTS4
J1.34 U1.AH32
*SIGNAL* $1I1002\TRCTS3
J1.32 U1.AH34
*SIGNAL* $1I1002\TRCTS2
J1.30 U1.AH33
*SIGNAL* $1I1002\TRCTS1
J1.28 U1.AG31
*SIGNAL* $1I1002\TRCTS0
J1.26 U1.AG34
*SIGNAL* $1I1002\TRCES4
J1.24 U1.AF31
*SIGNAL* $1I1002\TRCES3
J1.37 U1.AF32
*SIGNAL* $1I1002\TRCES2
J1.35 U1.AF33
*SIGNAL* $1I1002\TRCES1
J1.33 U1.AF34
*SIGNAL* $1I1002\TRCES0
J1.31 U1.AE31
*SIGNAL* $1I1002\TRCBS2
J1.29 U1.AE33
*SIGNAL* $1I1002\TRCBS1
J1.27 U1.AE32
*SIGNAL* $1I1002\TRCBS0
J1.25 U1.AE34
*SIGNAL* $1I1002\CPU_TMS
J1.17 R39.2
R39.2 U1.K2
U1.K2 P1.9
*SIGNAL* $1I1002\CPU_TDO
J1.11 U1.B22
U1.B22 P1.1
*SIGNAL* $1I1002\CPU_TDI
J1.19 R37.2
R37.2 U1.K3
U1.K3 P1.3
*SIGNAL* $1I1002\CPU_TCK
J1.15 R38.2
R38.2 U1.P2
U1.P2 P1.7
*SIGNAL* $1I1002\CPU_HALT#
J1.7 U1.E32
U1.E32 R27.2
R27.2 P1.11
*SIGNAL* $1I1002\CLK_SYS_33MHZ
RS2.2 U1.AP23
*SIGNAL* $1I1002\CLK_8
RS10.1 U24.1
*SIGNAL* $1I1002\CLK_7
RS9.1 U24.9
*SIGNAL* $1I1002\CLK_6
RS7.1 U24.10
*SIGNAL* $1I1002\CLK_3
U9.6 RS3.1
*SIGNAL* $1I1002\CLK_2
U9.5 RS2.1
*SIGNAL* $1I1002\CLK_1
U9.1 RS1.1
*SIGNAL* 3V3
U9.7 R41.1
R41.1 C604.1
C604.1 C605.1
C605.1 C606.1
C606.1 C607.1
C607.1 R26.2
R26.2 R38.1
R38.1 R39.1
R39.1 R36.2
R36.2 R37.1
R37.1 R29.1
R29.1 R33.1
R33.1 R35.1
R35.1 R30.1
R30.1 R34.1
R34.1 R32.1
R32.1 R27.1
R27.1 R31.1
R31.1 R28.1
R28.1 U31.5
U31.5 U24.2
U24.2 U24.14
U24.14 C608.1
C608.1 C609.1
C609.1 C610.1
C610.1 C611.1
C611.1 JP1.1
JP1.1 JP2.1
JP2.1 U12.2
U12.2 U12.3
U12.3 U12.16
U12.16 U13.16
U13.16 R43.2
R43.2 R44.2
R44.2 R45.2
R45.2 R46.2
R46.2 C34.1
C34.1 C45.1
C45.1 U18.2
U18.2 U18.3
U18.3 U19.2
U19.2 U19.3
U19.3 R57.2
R57.2 R79.2
R79.2 R92.2
R92.2 R93.2
R93.2 R97.2
R97.2 R98.2
R98.2 JP4.1
JP4.1 JP5.1
JP5.1 U20.8
U20.8 U21.8
U21.8 U22.5
U22.5 U23.5
U23.5 U28.2
U28.2 U28.3
U28.3 U29.2
U29.2 U29.3
U29.3 R120.2
R120.2 R121.2
R121.2 R122.2
R122.2 R125.2
R125.2 R126.2
R126.2 R127.2
R127.2 JP7.1
JP7.1 JP8.1
JP8.1 U30.8
U30.8 U34.8
U34.8 U36.5
U36.5 U37.5
U37.5 C316.1
C316.1 C317.1
C317.1 P5.W3
P5.W3 P5.X3
P5.X3 P5.Y3
P5.Y3 P5.Z3
P5.Z3 C338.1
C338.1 C339.1
C339.1 P7.W3
P7.W3 P7.X3
P7.X3 P7.Y3
P7.Y3 P7.Z3
P7.Z3 R135.2
R135.2 CR3.1
CR3.1 CR4.1
CR4.1 U2.5
U2.5 C473.1
C473.1 C474.1
C474.1 C475.1
C475.1 C476.1
C476.1 C477.1
C477.1 C478.1
C478.1 C479.1
C479.1 C480.1
C480.1 C481.1
C481.1 C482.1
C482.1 C483.1
C483.1 C13.1
C13.1 U35.5
U35.5 C615.1
C615.1 RO10.3
RO10.3 RO11.1
RO11.1 RO14.3
RO14.3 R192.2
R192.2 R193.2
R193.2 U54.8
U54.8 U54.109
U54.109 U54.127
U54.127 U54.141
U54.141 U54.27
U54.27 U54.55
U54.55 U54.73
U54.73 U54.93
U54.93 R194.2
R194.2 R195.2
R195.2 R196.2
R196.2 R198.2
R198.2 R204.2
R204.2 R205.2
R205.2 R206.2
R206.2 C484.1
C484.1 CR6.1
CR6.1 CR5.1
CR5.1 J17.7
J17.7 J22.13
J22.13 R207.2
R207.2 R208.2
R208.2 U15.AA22
U15.AA22 U15.AD23
U15.AD23 SW4.8
SW4.8 SW4.7
SW4.7 SW4.6
SW4.6 SW4.5
SW4.5 C485.1
C485.1 C486.1
C486.1 C487.1
C487.1 J24.13
J24.13 C488.1
C488.1 R213.2
R213.2 R218.2
R218.2 R219.2
R219.2 U55.10
U55.10 U56.10
U56.10 U57.10
U57.10 L13.2
L13.2 L3.2
L3.2 L2.2
L2.2 U38.2
U38.2 U38.8
U38.8 U39.2
U39.2 U39.8
U39.8 U40.3
U40.3 U40.8
U40.8 R5.1
R5.1 R83.1
R83.1 R84.1
R84.1 R132.1
R132.1 R133.1
R133.1 R134.1
R134.1 U41.3
U41.3 R89.2
R89.2 R88.2
R88.2 U42.F7
U42.F7 U42.G5
U42.G5 U42.F1
U42.F1 U42.D8
U42.D8 C649.1
C649.1 C650.1
C650.1 C651.1
C651.1 C652.1
C652.1 C653.1
C653.1 C654.1
C654.1 C656.1
C656.1 C658.1
C658.1 C659.1
C659.1 U15.D13
U15.D13 U15.G14
U15.G14 U15.AH21
U15.AH21 U15.AM19
U15.AM19 U15.AG14
U15.AG14 U15.AL12
U15.AL12 U43.20
U43.20 U43.19
U43.19 U44.20
U44.20 U44.19
U44.19 R78.1
R78.1 R64.1
R64.1 R76.1
R76.1 R68.1
R68.1 R72.1
R72.1 R75.1
R75.1 R63.1
R63.1 R77.1
R77.1 R60.1
R60.1 R67.1
R67.1 R71.1
R71.1 R73.1
R73.1 R62.1
R62.1 R66.1
R66.1 R70.1
R70.1 R74.1
R74.1 R61.1
R61.1 R65.1
R65.1 R69.1
R69.1 C330.1
C330.1 C331.1
C331.1 C332.1
C332.1 C333.1
C333.1 P11.2
P11.2 P4.2
P4.2 U45.5
U45.5 U46.5
U46.5 U47.5
U47.5 U48.5
U48.5 C334.1
C334.1 C335.1
C335.1 Q14.5
Q14.5 Q14.6
Q14.6 Q14.7
Q14.7 Q14.8
*SIGNAL* $1I1002\$1N8
U9.4 C49.2
C49.2 Y1.2
*SIGNAL* $1I1002\$1N75
R34.2 U24.16
*SIGNAL* $1I1002\$1N63
Y2.1 U24.4
U24.4 C51.2
*SIGNAL* $1I1002\$1N60
C54.2 J1.1
*SIGNAL* $1I1002\$1N57
Y2.2 U24.5
U24.5 C52.2
*SIGNAL* $1I1002\$1N49
R23.1 U1.W34
*SIGNAL* $1I1002\$1N48
U9.3 C48.2
C48.2 Y1.1
*SIGNAL* $1I1002\$1N38
R24.2 U1.C9
*SIGNAL* $1I1002\$1N36
SW1.2 SW1.4
SW1.4 D1.1
D1.1 R42.1
*SIGNAL* $1I1002\$1N30
TP1.1 R25.1
R25.1 U1.A20
*SIGNAL* V5_INT#
U1.AD34 R33.2
R33.2 U15.G23
*SIGNAL* TD0
U15.W18 U60.R4
U60.R4 J31.4
*SIGNAL* SYS_CONFIG7
U54.66 U60.B6
*SIGNAL* SYS_CONFIG6
U54.64 U60.B8
*SIGNAL* SYS_CONFIG5
U54.61 U60.B9
*SIGNAL* SYS_CONFIG4
U54.60 U60.B11
*SIGNAL* SYS_CONFIG3
U54.59 U60.B12
*SIGNAL* SYS_CONFIG2
U54.58 U60.B13
*SIGNAL* SYS_CONFIG1
U54.57 U60.B14
*SIGNAL* SYS_CONFIG0
U54.56 U60.C8
*SIGNAL* SYSERR
U1.AD32 U54.10
*SIGNAL* SX95T_TMS
RO2.1 U1.T34
U1.T34 R207.1
R207.1 U15.AC14
U15.AC14 J24.11
*SIGNAL* SX95T_TDO
RO1.1 U1.T32
U1.T32 U15.AD14
U15.AD14 J24.7
*SIGNAL* SX95T_TDI
RO4.1 U1.U33
U1.U33 U15.AC15
U15.AC15 J24.5
*SIGNAL* SX95T_TCK
RO3.1 U1.U32
U1.U32 R208.1
R208.1 U15.AB15
U15.AB15 J24.9
*SIGNAL* SX95T_RDWR_B_0
U54.35 U15.N23
*SIGNAL* SX95T_PROGRAM_B_0
U1.C5 U54.12
U54.12 U15.M22
*SIGNAL* SX95T_M2_0
U1.R4 U54.107
U54.107 R210.2
R210.2 U15.AD22
U15.AD22 SW4.2
*SIGNAL* SX95T_M1_0
U1.R3 U54.106
U54.106 R211.2
R211.2 U15.AC22
U15.AC22 SW4.3
*SIGNAL* SX95T_M0_0
U1.P4 U54.105
U54.105 R212.2
R212.2 U15.AD21
U15.AD21 SW4.4
*SIGNAL* SX95T_INIT_B_0
U1.M3 U54.131
U54.131 U15.N14
*SIGNAL* SX95T_D_OUT_BUSY_0
U1.C6 U54.40
U54.40 U15.AD15
*SIGNAL* SX95T_D_IN_0
U54.38 U15.P15
*SIGNAL* SX95T_DONE_0
U1.A4 U54.13
U54.13 U15.M15
*SIGNAL* SX95T_CS_B_0
U54.52 U15.N22
*SIGNAL* SX95T_CCLK_0
U2.4 U54.43
U54.43 U15.N15
*SIGNAL* STTM_AS
U54.49 U41.1
*SIGNAL* STTM_ALERT
U1.U34 R35.2
R35.2 U41.5
*SIGNAL* SEL_SYSCLK
U9.8 R30.2
R30.2 U54.136
*SIGNAL* SELECTMAP_CS
U54.50 U1.A9
U1.A9 R63.2
*SIGNAL* SCPDO
U1.AB31 P4.5
*SIGNAL* SCPDI
U1.AC32 R76.2
R76.2 P4.3
*SIGNAL* SCPCLK
U1.AC34 R75.2
R75.2 P4.1
*SIGNAL* RESET_POR#
U1.AD31 R29.2
R29.2 U31.1
U31.1 U54.104
U54.104 U42.B5
*SIGNAL* RESET_PB_POR#
R41.2 U31.3
U31.3 D1.3
D1.3 C47.1
C47.1 R42.2
R42.2 U54.103
*SIGNAL* RESET_CPLD#
U54.71 R82.1
R82.1 U45.6
U45.6 U46.6
U46.6 U48.6
*SIGNAL* QDR2_TMS
U63.R10 TP11.1
TP11.1 U17.R10
*SIGNAL* QDR2_TDI
TP9.1 U63.R11
*SIGNAL* QDR2_TCK
R184.2 U63.R2
U63.R2 TP12.1
TP12.1 U17.R2
*SIGNAL* QDR2_BY2_3_TDO
TP13.1 U17.R1
*SIGNAL* QDR2_BY0_1_TDO
U63.R1 TP10.1
TP10.1 U17.R11
*SIGNAL* PWR_OK
J18.8 U60.F8
*SIGNAL* PWR_GOOD
R28.2 U31.4
U31.4 U35.1
U35.1 U35.2
*SIGNAL* PWBE_0#
U54.18 U15.AF18
U15.AF18 U1.A15
U1.A15 R67.2
*SIGNAL* PS_ON#
J18.16 U60.E8
*SIGNAL* PR_W#
U54.15 U42.A5
U42.A5 U15.AF20
U15.AF20 U1.A14
U1.A14 R66.2
*SIGNAL* PPC_THERMONB
U1.D16 U60.T6
U60.T6 J31.5
J31.5 J31.7
*SIGNAL* PPC_THERMONA
U1.C16 U60.R6
U60.R6 J31.8
*SIGNAL* PPC_RESET
U54.54 U60.J1
*SIGNAL* PPC_DDR2_RESET_N
J8.18 U54.138
*SIGNAL* POE#
U54.34 U42.G2
U42.G2 U15.AF21
U15.AF21 U1.B14
U1.B14 R65.2
*SIGNAL* PDATA9
U42.H6 U15.AH20
U15.AH20 U1.D12
*SIGNAL* PDATA8
U42.E6 U15.AH12
U15.AH12 U1.A11
*SIGNAL* PDATA7
U54.31 U42.F3
U42.F3 U15.AE17
U15.AE17 U1.C12
*SIGNAL* PDATA6
U54.32 U42.G3
U42.G3 U15.AD20
U15.AD20 U1.A12
*SIGNAL* PDATA5
U54.33 U42.F4
U42.F4 U15.AF16
U15.AF16 U1.D13
*SIGNAL* PDATA4
U54.30 U42.G4
U42.G4 U15.AH19
U15.AH19 U1.C13
*SIGNAL* PDATA3
U54.28 U42.F5
U42.F5 U15.AE16
U15.AE16 U1.B13
*SIGNAL* PDATA2
U54.26 U42.G6
U42.G6 U15.AE19
U15.AE19 U1.A13
*SIGNAL* PDATA15
U42.E3 U15.AH14
U15.AH14 U1.C10
*SIGNAL* PDATA14
U42.H3 U15.AH22
U15.AH22 U1.B10
*SIGNAL* PDATA13
U42.E4 U15.AH13
U15.AH13 U1.A10
*SIGNAL* PDATA12
U42.H4 U15.AG22
U15.AG22 U1.D11
*SIGNAL* PDATA11
U42.H5 U15.AE21
U15.AE21 U1.C11
*SIGNAL* PDATA10
U42.E5 U15.AG13
U15.AG13 U1.B11
*SIGNAL* PDATA1
U54.25 U42.F6
U42.F6 U15.AF15
U15.AF15 U1.D14
*SIGNAL* PDATA0
U54.24 U42.G7
U42.G7 U15.AD19
U15.AD19 U1.C14
*SIGNAL* PCS_2
U54.14 U1.D9
U1.D9 R62.2
*SIGNAL* PADD9
U42.C5 U15.K16
U15.K16 U1.C24
*SIGNAL* PADD8
U42.B8 U15.J15
U15.J15 U1.A25
*SIGNAL* PADD7
R5.2 U42.C8
U42.C8 U15.L21
U15.L21 U1.B25
*SIGNAL* PADD6
R83.2 U42.F8
U42.F8 U15.G22
U15.G22 U1.C25
*SIGNAL* PADD5
R84.2 U42.G8
U42.G8 U15.K23
U15.K23 U1.D25
*SIGNAL* PADD4
R132.2 U42.B1
U42.B1 U15.K14
U15.K14 U1.A26
*SIGNAL* PADD31
U54.23 U1.B18
*SIGNAL* PADD30
U54.22 U42.E2
U42.E2 U15.AE23
U15.AE23 U1.C18
*SIGNAL* PADD3
R133.2 U15.L14
U15.L14 U1.D26
*SIGNAL* PADD29
U54.21 U42.D2
U42.D2 U15.AE22
U15.AE22 U1.D18
*SIGNAL* PADD28
U54.20 U42.C2
U42.C2 U15.AG18
U15.AG18 U1.A19
*SIGNAL* PADD27
U54.19 U42.A2
U42.A2 U15.AG12
U15.AG12 U1.C19
*SIGNAL* PADD26
U42.B2 U15.AG15
U15.AG15 U1.D19
*SIGNAL* PADD25
U42.D3 U15.AG23
U15.AG23 U1.B20
*SIGNAL* PADD24
U42.C3 U15.AF19
U15.AF19 U1.C20
*SIGNAL* PADD23
U42.A3 U15.AE12
U15.AE12 U1.D20
*SIGNAL* PADD22
U42.B6 U15.AG16
U15.AG16 U1.A21
*SIGNAL* PADD21
U42.A6 U15.AF13
U15.AF13 U1.B21
*SIGNAL* PADD20
U42.C6 U15.AG20
U15.AG20 U1.C21
*SIGNAL* PADD2
R134.2 U15.J12
U15.J12 U1.C26
*SIGNAL* PADD19
U42.D6 U15.AF23
U15.AF23 U1.D21
*SIGNAL* PADD18
U42.B7 U15.AH17
U15.AH17 U1.A22
*SIGNAL* PADD17
U42.A7 U15.AH15
U15.AH15 U1.C22
*SIGNAL* PADD16
U42.C7 U15.L20
U15.L20 U1.D22
*SIGNAL* PADD15
U42.D7 U15.J22
U15.J22 U1.A23
*SIGNAL* PADD14
U42.E7 U15.H22
U15.H22 U1.C23
*SIGNAL* PADD13
U42.B3 U15.L15
U15.L15 U1.A24
*SIGNAL* PADD12
U42.C4 U15.L16
U15.L16 U1.D23
*SIGNAL* PADD11
U42.D5 U15.K22
U15.K22 U1.B24
*SIGNAL* PADD10
U42.D4 U15.K21
U15.K21 U1.D24
*SIGNAL* MONITOR_INT
U1.AC31 R32.2
R32.2 U60.F2
*SIGNAL* MGT_AVTTX_PG
R218.1 U56.9
U56.9 U60.B3
*SIGNAL* MGT_AVTTX_EN
U56.11 U60.B4
*SIGNAL* MGT_AVCC_PG
R219.1 U57.9
U57.9 U60.A6
*SIGNAL* MGT_AVCC_EN
U57.11 U60.A7
*SIGNAL* MGT_AVCCPLL_PG
R213.1 U55.9
U55.9 U60.A3
*SIGNAL* MGT_AVCCPLL_EN
U55.11 U60.A4
*SIGNAL* M66EN
U54.87 SW3.4
SW3.4 U47.6
*SIGNAL* LOAD_RES_OFF
Q8.1 R181.2
R181.2 U60.D16
*SIGNAL* I2V5
U53.4 C413.1
C413.1 C425.1
C425.1 R294.1
R294.1 R21.1
*SIGNAL* I2C0_SCLK
U38.6 U39.6
U39.6 U40.6
U40.6 U41.4
U41.4 U1.AB32
U1.AB32 R74.2
R74.2 P11.1
P11.1 U60.G1
*SIGNAL* I2C0_33_DATA
U38.5 R88.1
R88.1 RO9.1
RO9.1 U47.3
U47.3 U60.F1
*SIGNAL* I1V8
C410.1 C422.1
C422.1 U27.5
U27.5 R295.1
R295.1 R19.1
*SIGNAL* I1V5
C405.1 U51.5
U51.5 C421.1
C421.1 R296.1
R296.1 R17.1
*SIGNAL* I1V0
U50.5 U50.9
U50.9 C400.1
C400.1 C402.1
C402.1 C104.1
C104.1 C105.1
C105.1 C418.1
C418.1 C117.1
C117.1 R298.1
R298.1 R15.1
*SIGNAL* GPIO44
RO5.1 U1.V32
*SIGNAL* GND
H1.1 H2.1
H2.1 H3.1
H3.1 H4.1
H4.1 H5.1
H5.1 H6.1
H6.1 H7.1
H7.1 H8.1
H8.1 H9.1
H9.1 U9.2
U9.2 C53.2
C53.2 C54.1
C54.1 C604.2
C604.2 C605.2
C605.2 C606.2
C606.2 C607.2
C607.2 SW1.1
SW1.1 SW1.3
SW1.3 RO4.2
RO4.2 RO5.2
RO5.2 RO2.2
RO2.2 RO1.2
RO1.2 RO3.2
RO3.2 J1.10
J1.10 J1.13
J1.13 J1.14
J1.14 J1.16
J1.16 J1.18
J1.18 J1.2
J1.2 J1.20
J1.20 J1.22
J1.22 J1.23
J1.23 J1.3
J1.3 J1.39
J1.39 J1.4
J1.4 J1.40
J1.40 J1.41
J1.41 J1.42
J1.42 J1.43
J1.43 J1.5
J1.5 J1.8
J1.8 J1.9
J1.9 R23.2
R23.2 R24.1
R24.1 R25.2
R25.2 U31.2
U31.2 U24.3
U24.3 U24.11
U24.11 C49.1
C49.1 C51.1
C51.1 C48.1
C48.1 C52.1
C52.1 C47.2
C47.2 P1.16
P1.16 R184.1
R184.1 C590.2
C590.2 C591.2
C591.2 C592.2
C592.2 C593.2
C593.2 C594.2
C594.2 R301.2
R301.2 R101.1
R101.1 R22.2
R22.2 R304.1
R304.1 C595.2
C595.2 C596.2
C596.2 C597.2
C597.2 C598.2
C598.2 U62.8
U62.8 U62.4
U62.4 C599.2
C599.2 C600.2
C600.2 C601.2
C601.2 U63.C4
U63.C4 U63.C8
U63.C8 U63.F6
U63.F6 U63.G6
U63.G6 U63.H6
U63.H6 U63.J6
U63.J6 U63.K6
U63.K6 U63.L5
U63.L5 U63.L6
U63.L6 U63.L7
U63.L7 U63.M4
U63.M4 U63.M5
U63.M5 U63.D4
U63.D4 U63.M6
U63.M6 U63.M7
U63.M7 U63.M8
U63.M8 U63.N4
U63.N4 U63.N8
U63.N8 U63.D5
U63.D5 U63.D6
U63.D6 U63.D7
U63.D7 U63.D8
U63.D8 U63.E5
U63.E5 U63.E6
U63.E6 U63.E7
U63.E7 CP34.5
CP34.5 CP34.6
CP34.6 CP34.7
CP34.7 CP34.8
CP34.8 CP35.5
CP35.5 CP35.6
CP35.6 CP35.7
CP35.7 CP35.8
CP35.8 CP36.5
CP36.5 CP36.6
CP36.6 CP36.7
CP36.7 CP36.8
CP36.8 CP37.5
CP37.5 CP37.6
CP37.6 CP37.7
CP37.7 CP37.8
CP37.8 CP38.5
CP38.5 CP38.6
CP38.6 CP38.7
CP38.7 CP38.8
CP38.8 CP39.5
CP39.5 CP39.6
CP39.6 CP39.7
CP39.7 CP39.8
CP39.8 CP40.5
CP40.5 CP40.6
CP40.6 CP40.7
CP40.7 CP40.8
CP40.8 CP41.5
CP41.5 CP41.6
CP41.6 CP41.7
CP41.7 CP41.8
CP41.8 CP42.5
CP42.5 CP42.6
CP42.6 CP42.7
CP42.7 CP42.8
CP42.8 CP43.5
CP43.5 CP43.6
CP43.6 CP43.7
CP43.7 CP43.8
CP43.8 CP44.5
CP44.5 CP44.6
CP44.6 CP44.7
CP44.7 CP44.8
CP44.8 CP45.5
CP45.5 CP45.6
CP45.6 CP45.7
CP45.7 CP45.8
CP45.8 CP46.5
CP46.5 CP46.6
CP46.6 CP46.7
CP46.7 CP46.8
CP46.8 CP47.5
CP47.5 CP47.6
CP47.6 CP47.7
CP47.7 CP47.8
CP47.8 CP48.5
CP48.5 CP48.6
CP48.6 CP48.7
CP48.7 CP48.8
CP48.8 CP49.5
CP49.5 CP49.6
CP49.6 CP49.7
CP49.7 CP49.8
CP49.8 CP50.5
CP50.5 CP50.6
CP50.6 CP50.7
CP50.7 CP50.8
CP50.8 CP51.5
CP51.5 CP51.6
CP51.6 CP51.7
CP51.7 CP51.8
CP51.8 CP52.5
CP52.5 CP52.6
CP52.6 CP52.7
CP52.7 CP52.8
CP52.8 C602.2
C602.2 C603.2
C603.2 C46.2
C46.2 C50.2
C50.2 C55.2
C55.2 C56.2
C56.2 C57.2
C57.2 R51.2
R51.2 R102.1
R102.1 R151.2
R151.2 R55.1
R55.1 C58.2
C58.2 C59.2
C59.2 C60.2
C60.2 C84.2
C84.2 U16.8
U16.8 U16.4
U16.4 C85.2
C85.2 C86.2
C86.2 C87.2
C87.2 U17.C4
U17.C4 U17.C8
U17.C8 U17.F6
U17.F6 U17.G6
U17.G6 U17.H6
U17.H6 U17.J6
U17.J6 U17.K6
U17.K6 U17.L5
U17.L5 U17.L6
U17.L6 U17.L7
U17.L7 U17.M4
U17.M4 U17.M5
U17.M5 U17.D4
U17.D4 U17.M6
U17.M6 U17.M7
U17.M7 U17.M8
U17.M8 U17.N4
U17.N4 U17.N8
U17.N8 U17.D5
U17.D5 U17.D6
U17.D6 U17.D7
U17.D7 U17.D8
U17.D8 U17.E5
U17.E5 U17.E6
U17.E6 U17.E7
U17.E7 CP1.5
CP1.5 CP1.6
CP1.6 CP1.7
CP1.7 CP1.8
CP1.8 CP2.5
CP2.5 CP2.6
CP2.6 CP2.7
CP2.7 CP2.8
CP2.8 CP3.5
CP3.5 CP3.6
CP3.6 CP3.7
CP3.7 CP3.8
CP3.8 CP4.5
CP4.5 CP4.6
CP4.6 CP4.7
CP4.7 CP4.8
CP4.8 CP5.5
CP5.5 CP5.6
CP5.6 CP5.7
CP5.7 CP5.8
CP5.8 CP6.5
CP6.5 CP6.6
CP6.6 CP6.7
CP6.7 CP6.8
CP6.8 CP7.5
CP7.5 CP7.6
CP7.6 CP7.7
CP7.7 CP7.8
CP7.8 CP8.5
CP8.5 CP8.6
CP8.6 CP8.7
CP8.7 CP8.8
CP8.8 CP9.5
CP9.5 CP9.6
CP9.6 CP9.7
CP9.7 CP9.8
CP9.8 CP10.5
CP10.5 CP10.6
CP10.6 CP10.7
CP10.7 CP10.8
CP10.8 CP11.5
CP11.5 CP11.6
CP11.6 CP11.7
CP11.7 CP11.8
CP11.8 CP12.5
CP12.5 CP12.6
CP12.6 CP12.7
CP12.7 CP12.8
CP12.8 CP13.5
CP13.5 CP13.6
CP13.6 CP13.7
CP13.7 CP13.8
CP13.8 CP14.5
CP14.5 CP14.6
CP14.6 CP14.7
CP14.7 CP14.8
CP14.8 CP15.5
CP15.5 CP15.6
CP15.6 CP15.7
CP15.7 CP15.8
CP15.8 CP16.5
CP16.5 CP16.6
CP16.6 CP16.7
CP16.7 CP16.8
CP16.8 CP17.5
CP17.5 CP17.6
CP17.6 CP17.7
CP17.7 CP17.8
CP17.8 CP18.5
CP18.5 CP18.6
CP18.6 CP18.7
CP18.7 CP18.8
CP18.8 CP19.5
CP19.5 CP19.6
CP19.6 CP19.7
CP19.7 CP19.8
CP19.8 C88.2
C88.2 C89.2
C89.2 C608.2
C608.2 C609.2
C609.2 C610.2
C610.2 C611.2
C611.2 J2.10
J2.10 J2.12
J2.12 J2.14
J2.14 J2.16
J2.16 J2.18
J2.18 J2.19
J2.19 J2.2
J2.2 J2.20
J2.20 J2.4
J2.4 J2.6
J2.6 J2.8
J2.8 J9.10
J9.10 J9.12
J9.12 J9.14
J9.14 J9.16
J9.16 J9.18
J9.18 J9.19
J9.19 J9.2
J9.2 J9.20
J9.20 J9.4
J9.4 J9.6
J9.6 J9.8
J9.8 U10.8
U10.8 U10.9
U10.9 U11.8
U11.8 U11.9
U11.9 U12.8
U12.8 U12.9
U12.9 U13.8
U13.8 U13.9
U13.9 U14.8
U14.8 U14.9
U14.9 R7.2
R7.2 R8.2
R8.2 R9.2
R9.2 R1.2
R1.2 R2.1
R2.1 R47.2
R47.2 R48.2
R48.2 U6.2
U6.2 U7.2
U7.2 C34.2
C34.2 C35.2
C35.2 C36.2
C36.2 C37.2
C37.2 C38.2
C38.2 C39.2
C39.2 C40.2
C40.2 C41.2
C41.2 C42.2
C42.2 C43.2
C43.2 C44.2
C44.2 C45.2
C45.2 C61.2
C61.2 C63.2
C63.2 J10.2
J10.2 J10.3
J10.3 J10.4
J10.4 J10.5
J10.5 J11.2
J11.2 J11.3
J11.3 J11.4
J11.4 J11.5
J11.5 X1.3
X1.3 V2.3
V2.3 V2.4
V2.4 V3.3
V3.3 V3.4
V3.4 V4.3
V4.3 V4.4
V4.4 V5.3
V5.3 V5.4
V5.4 V6.3
V6.3 V6.4
V6.4 V7.3
V7.3 V7.4
V7.4 V8.3
V8.3 V8.4
V8.4 V9.3
V9.3 V9.4
V9.4 V18.3
V18.3 V18.4
V18.4 V19.3
V19.3 V19.4
V19.4 V20.3
V20.3 V20.4
V20.4 V21.3
V21.3 V21.4
V21.4 V22.3
V22.3 V22.4
V22.4 V23.3
V23.3 V23.4
V23.4 V24.3
V24.3 V24.4
V24.4 V25.3
V25.3 V25.4
V25.4 U18.1
U18.1 U19.1
U19.1 R58.1
R58.1 R90.1
R90.1 R91.1
R91.1 R95.1
R95.1 P3.G1
P3.G1 P3.G3
P3.G3 P3.G5
P3.G5 P3.G9
P3.G9 P3.G10
P3.G10 P3.G12
P3.G12 P3.G14
P3.G14 P3.G18
P3.G18 C90.2
C90.2 C91.2
C91.2 JP6.2
JP6.2 U8.17
U8.17 U8.13
U8.13 C64.2
C64.2 C65.2
C65.2 C66.2
C66.2 C67.2
C67.2 C92.2
C92.2 C93.2
C93.2 C94.2
C94.2 C96.2
C96.2 C98.2
C98.2 C100.2
C100.2 C101.2
C101.2 C102.2
C102.2 C114.2
C114.2 C115.2
C115.2 C116.2
C116.2 C118.2
C118.2 C119.2
C119.2 C121.2
C121.2 C123.2
C123.2 C125.2
C125.2 C127.2
C127.2 C128.2
C128.2 C129.2
C129.2 C130.2
C130.2 C131.2
C131.2 C132.2
C132.2 C133.2
C133.2 C134.2
C134.2 C135.2
C135.2 C136.2
C136.2 C137.2
C137.2 R99.1
R99.1 R100.1
R100.1 C138.2
C138.2 C139.2
C139.2 U20.4
U20.4 U21.4
U21.4 U22.3
U22.3 U23.3
U23.3 C148.2
C148.2 J8.2
J8.2 J8.29
J8.29 J8.32
J8.32 J8.35
J8.35 J8.38
J8.38 J8.41
J8.41 J8.44
J8.44 J8.47
J8.47 J8.50
J8.50 J8.65
J8.65 J8.66
J8.66 J8.5
J8.5 J8.79
J8.79 J8.82
J8.82 J8.85
J8.85 J8.88
J8.88 J8.91
J8.91 J8.94
J8.94 J8.97
J8.97 J8.100
J8.100 J8.103
J8.103 J8.106
J8.106 J8.8
J8.8 J8.109
J8.109 J8.112
J8.112 J8.115
J8.115 J8.118
J8.118 J8.121
J8.121 J8.124
J8.124 J8.127
J8.127 J8.130
J8.130 J8.133
J8.133 J8.136
J8.136 J8.11
J8.11 J8.139
J8.139 J8.142
J8.142 J8.145
J8.145 J8.148
J8.148 J8.151
J8.151 J8.154
J8.154 J8.157
J8.157 J8.160
J8.160 J8.163
J8.163 J8.166
J8.166 J8.14
J8.14 J8.169
J8.169 J8.198
J8.198 J8.201
J8.201 J8.204
J8.204 J8.207
J8.207 J8.210
J8.210 J8.213
J8.213 J8.216
J8.216 J8.219
J8.219 J8.222
J8.222 J8.17
J8.17 J8.225
J8.225 J8.228
J8.228 J8.231
J8.231 J8.234
J8.234 J8.237
J8.237 J8.20
J8.20 J8.23
J8.23 J8.26
J8.26 J8.239
J8.239 J8.240
J8.240 J8.101
J8.101 C430.2
C430.2 C431.2
C431.2 C432.2
C432.2 C433.2
C433.2 C434.2
C434.2 C435.2
C435.2 C436.2
C436.2 C437.2
C437.2 C438.2
C438.2 C439.2
C439.2 C440.2
C440.2 C441.2
C441.2 C442.2
C442.2 C443.2
C443.2 C444.2
C444.2 C445.2
C445.2 C446.2
C446.2 C447.2
C447.2 C448.2
C448.2 C449.2
C449.2 C450.2
C450.2 C451.2
C451.2 C452.2
C452.2 C453.2
C453.2 C454.2
C454.2 C149.2
C149.2 C151.2
C151.2 C152.2
C152.2 R225.2
R225.2 R226.2
R226.2 C21.2
C21.2 C459.2
C459.2 C456.2
C456.2 C457.2
C457.2 C458.2
C458.2 U32.8
U32.8 U32.4
U32.4 CP26.5
CP26.5 CP26.6
CP26.6 CP26.7
CP26.7 CP26.8
CP26.8 CP28.5
CP28.5 CP28.6
CP28.6 CP28.7
CP28.7 CP28.8
CP28.8 CP29.5
CP29.5 CP29.6
CP29.6 CP29.7
CP29.7 CP29.8
CP29.8 CP30.5
CP30.5 CP30.6
CP30.6 CP30.7
CP30.7 CP30.8
CP30.8 CP31.5
CP31.5 CP31.6
CP31.6 CP31.7
CP31.7 CP31.8
CP31.8 CP32.5
CP32.5 CP32.6
CP32.6 CP32.7
CP32.7 CP32.8
CP32.8 CP33.5
CP33.5 CP33.6
CP33.6 CP33.7
CP33.7 CP33.8
CP33.8 U4.3
U4.3 U4.5
U4.5 U4.9
U4.9 U4.11
U4.11 U4.13
U4.13 U5.3
U5.3 U5.5
U5.5 U5.9
U5.9 U5.11
U5.11 U5.13
U5.13 X2.3
X2.3 X3.3
X3.3 C6.2
C6.2 C14.2
C14.2 C16.2
C16.2 C17.2
C17.2 C20.2
C20.2 C32.2
C32.2 FB27.2
FB27.2 R104.1
R104.1 R106.1
R106.1 R108.1
R108.1 R113.1
R113.1 R115.1
R115.1 R116.1
R116.1 C18.2
C18.2 C160.2
C160.2 C19.2
C19.2 C161.2
C161.2 C162.2
C162.2 J12.2
J12.2 J12.3
J12.3 J12.4
J12.4 J12.5
J12.5 J13.2
J13.2 J13.3
J13.3 J13.4
J13.4 J13.5
J13.5 D9.1
D9.1 C164.2
C164.2 X4.3
X4.3 V1.3
V1.3 V1.4
V1.4 V34.3
V34.3 V34.4
V34.4 V35.3
V35.3 V35.4
V35.4 V36.3
V36.3 V36.4
V36.4 V37.3
V37.3 V37.4
V37.4 V38.3
V38.3 V38.4
V38.4 V39.3
V39.3 V39.4
V39.4 V40.3
V40.3 V40.4
V40.4 V49.3
V49.3 V49.4
V49.4 V50.3
V50.3 V50.4
V50.4 V51.3
V51.3 V51.4
V51.4 V52.3
V52.3 V52.4
V52.4 V53.3
V53.3 V53.4
V53.4 V54.3
V54.3 V54.4
V54.4 V55.3
V55.3 V55.4
V55.4 V56.3
V56.3 V56.4
V56.4 U28.1
U28.1 U29.1
U29.1 P3.G20
P3.G20 P3.G22
P3.G22 P3.G24
P3.G24 P3.G28
P3.G28 P3.G29
P3.G29 P3.G31
P3.G31 P3.G33
P3.G33 P3.G37
P3.G37 C165.2
C165.2 C166.2
C166.2 R117.1
R117.1 R118.1
R118.1 R123.1
R123.1 R124.1
R124.1 R129.1
R129.1 R130.1
R130.1 JP9.2
JP9.2 U26.17
U26.17 U26.13
U26.13 C76.2
C76.2 C77.2
C77.2 C126.2
C126.2 C78.2
C78.2 C79.2
C79.2 C167.2
C167.2 C168.2
C168.2 U30.4
U30.4 U34.4
U34.4 U36.3
U36.3 U37.3
U37.3 C169.2
C169.2 C170.2
C170.2 C171.2
C171.2 C173.2
C173.2 C175.2
C175.2 C177.2
C177.2 C178.2
C178.2 C179.2
C179.2 C191.2
C191.2 C212.2
C212.2 C213.2
C213.2 C215.2
C215.2 C220.2
C220.2 C223.2
C223.2 C225.2
C225.2 C226.2
C226.2 C227.2
C227.2 C239.2
C239.2 C240.2
C240.2 C241.2
C241.2 C242.2
C242.2 C243.2
C243.2 C244.2
C244.2 C245.2
C245.2 C246.2
C246.2 C247.2
C247.2 C248.2
C248.2 U15.A11
U15.A11 U15.A12
U15.A12 U15.AA19
U15.AA19 U15.C31
U15.C31 U15.D18
U15.D18 U15.D28
U15.D28 U15.D33
U15.D33 U15.D6
U15.D6 U15.D9
U15.D9 U15.E15
U15.E15 U15.E25
U15.E25 U15.E5
U15.E5 U15.F12
U15.F12 U15.AA2
U15.AA2 U15.F22
U15.F22 U15.F32
U15.F32 U15.F7
U15.F7 U15.G19
U15.G19 U15.G29
U15.G29 U15.G34
U15.G34 U15.G4
U15.G4 U15.G9
U15.G9 U15.H16
U15.H16 U15.H2
U15.H2 U15.AA21
U15.AA21 U15.H21
U15.H21 U15.H26
U15.H26 U15.H6
U15.H6 U15.J13
U15.J13 U15.J18
U15.J18 U15.J2
U15.J2 U15.J23
U15.J23 U15.J33
U15.J33 U15.K10
U15.K10 U15.K15
U15.K15 U15.AA23
U15.AA23 U15.K20
U15.K20 U15.K25
U15.K25 U15.K30
U15.K30 U15.K4
U15.K4 U15.K5
U15.K5 U15.L13
U15.L13 U15.L17
U15.L17 U15.L22
U15.L22 U15.L27
U15.L27 U15.L7
U15.L7 U15.AA27
U15.AA27 U15.M12
U15.M12 U15.M14
U15.M14 U15.M16
U15.M16 U15.M18
U15.M18 U15.M20
U15.M20 U15.M24
U15.M24 U15.M34
U15.M34 U15.M4
U15.M4 U15.N11
U15.N11 U15.N13
U15.N13 U15.AA7
U15.AA7 U15.N17
U15.N17 U15.N19
U15.N19 U15.N21
U15.N21 U15.N26
U15.N26 U15.N31
U15.N31 U15.N4
U15.N4 U15.P12
U15.P12 U15.P14
U15.P14 U15.P16
U15.P16 U15.P18
U15.P18 U15.AB12
U15.AB12 U15.P2
U15.P2 U15.P20
U15.P20 U15.P22
U15.P22 U15.P28
U15.P28 U15.P8
U15.P8 U15.R10
U15.R10 U15.R13
U15.R13 U15.R15
U15.R15 U15.R17
U15.R17 U15.R19
U15.R19 U15.AB14
U15.AB14 U15.R2
U15.R2 U15.R21
U15.R21 U15.R23
U15.R23 U15.R25
U15.R25 U15.R5
U15.R5 U15.T12
U15.T12 U15.T14
U15.T14 U15.T16
U15.T16 U15.T20
U15.T20 U15.T22
U15.T22 U15.AB16
U15.AB16 U15.T32
U15.T32 U15.T4
U15.T4 U15.T5
U15.T5 U15.U11
U15.U11 U15.U13
U15.U13 U15.U15
U15.U15 U15.U19
U15.U19 U15.U21
U15.U21 U15.U23
U15.U23 U15.U29
U15.U29 U15.AB18
U15.AB18 U15.U34
U15.U34 U15.U6
U15.U6 U15.U9
U15.U9 U15.V12
U15.V12 U15.V14
U15.V14 U15.V16
U15.V16 U15.V20
U15.V20 U15.V22
U15.V22 U15.V26
U15.V26 U15.V6
U15.V6 U15.A17
U15.A17 U15.AB20
U15.AB20 U15.W13
U15.W13 U15.W15
U15.W15 U15.W19
U15.W19 U15.W21
U15.W21 U15.W23
U15.W23 U15.W33
U15.W33 U15.W4
U15.W4 U15.W5
U15.W5 U15.Y10
U15.Y10 U15.Y12
U15.Y12 U15.AB22
U15.AB22 U15.Y14
U15.Y14 U15.Y16
U15.Y16 U15.Y18
U15.Y18 U15.Y2
U15.Y2 U15.Y20
U15.Y20 U15.Y22
U15.Y22 U15.Y25
U15.Y25 U15.Y30
U15.Y30 U15.Y5
U15.Y5 U15.AB24
U15.AB24 U15.AB34
U15.AB34 U15.AB4
U15.AB4 U15.AC11
U15.AC11 U15.AC13
U15.AC13 U15.AC17
U15.AC17 U15.AC19
U15.AC19 U15.AC21
U15.AC21 U15.A22
U15.A22 U15.AC26
U15.AC26 U15.AC31
U15.AC31 U15.AD12
U15.AD12 U15.AD16
U15.AD16 U15.AD18
U15.AD18 U15.AD28
U15.AD28 U15.AD8
U15.AD8 U15.AE10
U15.AE10 U15.AE15
U15.AE15 U15.AE20
U15.AE20 U15.A27
U15.A27 U15.AE25
U15.AE25 U15.AE4
U15.AE4 U15.AE5
U15.AE5 U15.AF12
U15.AF12 U15.AF17
U15.AF17 U15.AF2
U15.AF2 U15.AF22
U15.AF22 U15.AF27
U15.AF27 U15.AF32
U15.AF32 U15.AG19
U15.AG19 U15.A32
U15.A32 U15.AG2
U15.AG2 U15.AG24
U15.AG24 U15.AG29
U15.AG29 U15.AG34
U15.AG34 U15.AG9
U15.AG9 U15.AH16
U15.AH16 U15.AH26
U15.AH26 U15.AH4
U15.AH4 U15.AH6
U15.AH6 U15.AJ13
U15.AJ13 U15.AA11
U15.AA11 U15.AJ23
U15.AJ23 U15.AJ33
U15.AJ33 U15.AJ5
U15.AJ5 U15.AK10
U15.AK10 U15.AK20
U15.AK20 U15.AK30
U15.AK30 U15.AK4
U15.AK4 U15.AL17
U15.AL17 U15.AL27
U15.AL27 U15.AL6
U15.AL6 U15.AA13
U15.AA13 U15.AL9
U15.AL9 U15.AM14
U15.AM14 U15.AM2
U15.AM2 U15.AM24
U15.AM24 U15.AM34
U15.AM34 U15.AN1
U15.AN1 U15.AN11
U15.AN11 U15.AN2
U15.AN2 U15.AN21
U15.AN21 U15.AN31
U15.AN31 U15.AA15
U15.AA15 U15.AN7
U15.AN7 U15.AN8
U15.AN8 U15.AP11
U15.AP11 U15.AP13
U15.AP13 U15.AP18
U15.AP18 U15.AP23
U15.AP23 U15.AP28
U15.AP28 U15.AP33
U15.AP33 U15.B1
U15.B1 U15.B11
U15.B11 U15.AA17
U15.AA17 U15.B14
U15.B14 U15.B2
U15.B2 U15.B24
U15.B24 U15.B29
U15.B29 U15.B34
U15.B34 U15.B7
U15.B7 U15.B8
U15.B8 U15.C11
U15.C11 U15.C2
U15.C2 U15.C21
U15.C21 C273.2
C273.2 C274.2
C274.2 C281.2
C281.2 C282.2
C282.2 C283.2
C283.2 C284.2
C284.2 C9.2
C9.2 C7.2
C7.2 C8.2
C8.2 C23.2
C23.2 C24.2
C24.2 C25.2
C25.2 C26.2
C26.2 C27.2
C27.2 C28.2
C28.2 C29.2
C29.2 C30.2
C30.2 C31.2
C31.2 C120.2
C120.2 C122.2
C122.2 C124.2
C124.2 C153.2
C153.2 C154.2
C154.2 C155.2
C155.2 C156.2
C156.2 C157.2
C157.2 C163.2
C163.2 C172.2
C172.2 C174.2
C174.2 C176.2
C176.2 C180.2
C180.2 C345.2
C345.2 C346.2
C346.2 C347.2
C347.2 C344.2
C344.2 C322.2
C322.2 C323.2
C323.2 C324.2
C324.2 C325.2
C325.2 C470.2
C470.2 C469.2
C469.2 C468.2
C468.2 C427.2
C427.2 C428.2
C428.2 C429.2
C429.2 C285.2
C285.2 C293.2
C293.2 C294.2
C294.2 C295.2
C295.2 C257.2
C257.2 C258.2
C258.2 C259.2
C259.2 C260.2
C260.2 C261.2
C261.2 C262.2
C262.2 C263.2
C263.2 C272.2
C272.2 C275.2
C275.2 C276.2
C276.2 C277.2
C277.2 C278.2
C278.2 C279.2
C279.2 C280.2
C280.2 C286.2
C286.2 C287.2
C287.2 C288.2
C288.2 C289.2
C289.2 C290.2
C290.2 C291.2
C291.2 C292.2
C292.2 C302.2
C302.2 C303.2
C303.2 C304.2
C304.2 C10.2
C10.2 C11.2
C11.2 C12.2
C12.2 C181.2
C181.2 C182.2
C182.2 C200.2
C200.2 C201.2
C201.2 C202.2
C202.2 C203.2
C203.2 C204.2
C204.2 C205.2
C205.2 C206.2
C206.2 C207.2
C207.2 C208.2
C208.2 C209.2
C209.2 C210.2
C210.2 C211.2
C211.2 C214.2
C214.2 C216.2
C216.2 C217.2
C217.2 C218.2
C218.2 C219.2
C219.2 C221.2
C221.2 C222.2
C222.2 C224.2
C224.2 C228.2
C228.2 C229.2
C229.2 C230.2
C230.2 C231.2
C231.2 C232.2
C232.2 C233.2
C233.2 C234.2
C234.2 C235.2
C235.2 C236.2
C236.2 C237.2
C237.2 C238.2
C238.2 C264.2
C264.2 C265.2
C265.2 C266.2
C266.2 C267.2
C267.2 C268.2
C268.2 C269.2
C269.2 C326.2
C326.2 C327.2
C327.2 C328.2
C328.2 C350.2
C350.2 C349.2
C349.2 C348.2
C348.2 C309.2
C309.2 C310.2
C310.2 C311.2
C311.2 C312.2
C312.2 C314.2
C314.2 C315.2
C315.2 C316.2
C316.2 C317.2
C317.2 C318.2
C318.2 C319.2
C319.2 C320.2
C320.2 C321.2
C321.2 P5.B1
P5.B1 P5.B10
P5.B10 P5.B11
P5.B11 P5.B12
P5.B12 P5.B13
P5.B13 P5.B14
P5.B14 P5.B15
P5.B15 P5.B16
P5.B16 P5.B17
P5.B17 P5.B18
P5.B18 P5.B19
P5.B19 P5.B2
P5.B2 P5.B20
P5.B20 P5.B3
P5.B3 P5.B4
P5.B4 P5.B5
P5.B5 P5.B6
P5.B6 P5.B7
P5.B7 P5.B8
P5.B8 P5.B9
P5.B9 P5.E1
P5.E1 P5.E10
P5.E10 P5.E11
P5.E11 P5.E12
P5.E12 P5.E13
P5.E13 P5.E14
P5.E14 P5.E15
P5.E15 P5.E16
P5.E16 P5.E17
P5.E17 P5.E18
P5.E18 P5.E19
P5.E19 P5.E2
P5.E2 P5.E20
P5.E20 P5.E3
P5.E3 P5.E4
P5.E4 P5.E5
P5.E5 P5.E6
P5.E6 P5.E7
P5.E7 P5.E8
P5.E8 P5.E9
P5.E9 P5.W1
P5.W1 P5.W6
P5.W6 P5.X1
P5.X1 P5.X6
P5.X6 P5.Y1
P5.Y1 P5.Y6
P5.Y6 P5.Z1
P5.Z1 P5.Z6
P5.Z6 C612.2
C612.2 C613.2
C613.2 P6.5
P6.5 P6.6
P6.6 P6.4
P6.4 C614.2
C614.2 R182.2
R182.2 VR4.2
VR4.2 U1.N2
U1.N2 SP2.3
SP2.3 C336.2
C336.2 C337.2
C337.2 C338.2
C338.2 C339.2
C339.2 C340.2
C340.2 C341.2
C341.2 C342.2
C342.2 C343.2
C343.2 P7.B1
P7.B1 P7.B10
P7.B10 P7.B11
P7.B11 P7.B12
P7.B12 P7.B13
P7.B13 P7.B14
P7.B14 P7.B15
P7.B15 P7.B16
P7.B16 P7.B17
P7.B17 P7.B18
P7.B18 P7.B19
P7.B19 P7.B2
P7.B2 P7.B20
P7.B20 P7.B3
P7.B3 P7.B4
P7.B4 P7.B5
P7.B5 P7.B6
P7.B6 P7.B7
P7.B7 P7.B8
P7.B8 P7.B9
P7.B9 P7.E1
P7.E1 P7.E10
P7.E10 P7.E11
P7.E11 P7.E12
P7.E12 P7.E13
P7.E13 P7.E14
P7.E14 P7.E15
P7.E15 P7.E16
P7.E16 P7.E17
P7.E17 P7.E18
P7.E18 P7.E19
P7.E19 P7.E2
P7.E2 P7.E20
P7.E20 P7.E3
P7.E3 P7.E4
P7.E4 P7.E5
P7.E5 P7.E6
P7.E6 P7.E7
P7.E7 P7.E8
P7.E8 P7.E9
P7.E9 P7.W1
P7.W1 P7.W6
P7.W6 P7.X1
P7.X1 P7.X6
P7.X6 P7.Y1
P7.Y1 P7.Y6
P7.Y6 P7.Z1
P7.Z1 P7.Z6
P7.Z6 J15.239
J15.239 J15.240
J15.240 J15.101
J15.101 J15.2
J15.2 J15.29
J15.29 J15.32
J15.32 J15.35
J15.35 J15.38
J15.38 J15.41
J15.41 J15.44
J15.44 J15.47
J15.47 J15.50
J15.50 J15.65
J15.65 J15.66
J15.66 J15.5
J15.5 J15.79
J15.79 J15.82
J15.82 J15.85
J15.85 J15.88
J15.88 J15.91
J15.91 J15.94
J15.94 J15.97
J15.97 J15.100
J15.100 J15.103
J15.103 J15.106
J15.106 J15.8
J15.8 J15.109
J15.109 J15.112
J15.112 J15.115
J15.115 J15.118
J15.118 J15.121
J15.121 J15.124
J15.124 J15.127
J15.127 J15.130
J15.130 J15.133
J15.133 J15.136
J15.136 J15.11
J15.11 J15.139
J15.139 J15.142
J15.142 J15.145
J15.145 J15.148
J15.148 J15.151
J15.151 J15.154
J15.154 J15.157
J15.157 J15.160
J15.160 J15.163
J15.163 J15.166
J15.166 J15.14
J15.14 J15.169
J15.169 J15.198
J15.198 J15.201
J15.201 J15.204
J15.204 J15.207
J15.207 J15.210
J15.210 J15.213
J15.213 J15.216
J15.216 J15.219
J15.219 J15.222
J15.222 J15.17
J15.17 J15.225
J15.225 J15.228
J15.228 J15.231
J15.231 J15.234
J15.234 J15.237
J15.237 J15.20
J15.20 J15.23
J15.23 J15.26
J15.26 C352.2
C352.2 C353.2
C353.2 C354.2
C354.2 C355.2
C355.2 C356.2
C356.2 C357.2
C357.2 C358.2
C358.2 C359.2
C359.2 C360.2
C360.2 C460.2
C460.2 R140.1
R140.1 R231.2
R231.2 R232.2
R232.2 R154.1
R154.1 R156.1
R156.1 R158.1
R158.1 C22.2
C22.2 C467.2
C467.2 C464.2
C464.2 C465.2
C465.2 C466.2
C466.2 C270.2
C270.2 C271.2
C271.2 U33.8
U33.8 U33.4
U33.4 C361.2
C361.2 C362.2
C362.2 C363.2
C363.2 C364.2
C364.2 C365.2
C365.2 C366.2
C366.2 C367.2
C367.2 C368.2
C368.2 C369.2
C369.2 C370.2
C370.2 C371.2
C371.2 C372.2
C372.2 C373.2
C373.2 C374.2
C374.2 C375.2
C375.2 C376.2
C376.2 C377.2
C377.2 C378.2
C378.2 C379.2
C379.2 C380.2
C380.2 C381.2
C381.2 C382.2
C382.2 C383.2
C383.2 C384.2
C384.2 C385.2
C385.2 C386.2
C386.2 C387.2
C387.2 CP20.5
CP20.5 CP20.6
CP20.6 CP20.7
CP20.7 CP20.8
CP20.8 CP21.5
CP21.5 CP21.6
CP21.6 CP21.7
CP21.7 CP21.8
CP21.8 CP22.5
CP22.5 CP22.6
CP22.6 CP22.7
CP22.7 CP22.8
CP22.8 CP23.5
CP23.5 CP23.6
CP23.6 CP23.7
CP23.7 CP23.8
CP23.8 CP24.5
CP24.5 CP24.6
CP24.6 CP24.7
CP24.7 CP24.8
CP24.8 CP25.5
CP25.5 CP25.6
CP25.6 CP25.7
CP25.7 CP25.8
CP25.8 CP27.5
CP27.5 CP27.6
CP27.6 CP27.7
CP27.7 CP27.8
CP27.8 C388.2
C388.2 C389.2
C389.2 C390.2
C390.2 C391.2
C391.2 C392.2
C392.2 C393.2
C393.2 C394.2
C394.2 C395.2
C395.2 J32.1
J32.1 J32.3
J32.3 J32.5
J32.5 J32.7
J32.7 J32.9
J32.9 U50.3
U50.3 U50.8
U50.8 U50.7
U50.7 U50.4
U50.4 U50.11
U50.11 U53.3
U53.3 U53.6
U53.6 U53.1
U53.1 C400.2
C400.2 C401.2
C401.2 C402.2
C402.2 C403.2
C403.2 C404.2
C404.2 C405.2
C405.2 C409.2
C409.2 C410.2
C410.2 C412.2
C412.2 C413.2
C413.2 C104.2
C104.2 C105.2
C105.2 Q4.2
Q4.2 Q5.2
Q5.2 Q6.2
Q6.2 Q7.2
Q7.2 Q8.2
Q8.2 U51.3
U51.3 U51.4
U51.4 U51.7
U51.7 U51.1
U51.1 R143.1
R143.1 R147.1
R147.1 R148.1
R148.1 R179.1
R179.1 R181.1
R181.1 Q9.2
Q9.2 Q10.2
Q10.2 C423.2
C423.2 C424.2
C424.2 C420.2
C420.2 C419.2
C419.2 C418.2
C418.2 C421.2
C421.2 C422.2
C422.2 C425.2
C425.2 C426.2
C426.2 C117.2
C117.2 J18.3
J18.3 J18.5
J18.5 J18.7
J18.7 U27.3
U27.3 U27.4
U27.4 U27.7
U27.7 U27.1
U27.1 J19.1
J19.1 J20.1
J20.1 J21.1
J21.1 P9.81
P9.81 P9.82
P9.82 P9.83
P9.83 P9.84
P9.84 P9.85
P9.85 P9.86
P9.86 P9.87
P9.87 P9.88
P9.88 U2.3
U2.3 C473.2
C473.2 C474.2
C474.2 C475.2
C475.2 C476.2
C476.2 C477.2
C477.2 C478.2
C478.2 C479.2
C479.2 C480.2
C480.2 C481.2
C481.2 C482.2
C482.2 C483.2
C483.2 C13.2
C13.2 U35.3
U35.3 C615.2
C615.2 RO10.1
RO10.1 RO11.3
RO11.3 RO14.1
RO14.1 U54.108
U54.108 U54.123
U54.123 U54.99
U54.99 U54.144
U54.144 U54.29
U54.29 U54.36
U54.36 U54.47
U54.47 U54.62
U54.62 U54.72
U54.72 U54.89
U54.89 U54.90
U54.90 SW2.8
SW2.8 SW2.7
SW2.7 SW2.6
SW2.6 SW2.5
SW2.5 SW3.8
SW3.8 SW3.7
SW3.7 SW3.6
SW3.6 SW3.5
SW3.5 C484.2
C484.2 J17.16
J17.16 J17.17
J17.17 J17.8
J17.8 J17.4
J17.4 J22.2
J22.2 J22.4
J22.4 J22.6
J22.6 J22.8
J22.8 J22.10
J22.10 J22.14
J22.14 J22.12
J22.12 R197.1
R197.1 R199.1
R199.1 R209.1
R209.1 R210.1
R210.1 R211.1
R211.1 R212.1
R212.1 U15.AC23
U15.AC23 U15.AB23
U15.AB23 U15.L23
U15.L23 C485.2
C485.2 C486.2
C486.2 C487.2
C487.2 J24.2
J24.2 J24.4
J24.4 J24.6
J24.6 J24.8
J24.8 J24.10
J24.10 J24.14
J24.14 J24.12
J24.12 C488.2
C488.2 R214.1
R214.1 R217.1
R217.1 R220.1
R220.1 C489.2
C489.2 C490.2
C490.2 C491.2
C491.2 C504.2
C504.2 C505.2
C505.2 C506.2
C506.2 C546.2
C546.2 C748.2
C748.2 C749.2
C749.2 U55.12
U55.12 U55.14
U55.14 U55.2
U55.2 U55.3
U55.3 U55.4
U55.4 U55.13
U55.13 U55.17
U55.17 U55.21
U55.21 U56.12
U56.12 U56.14
U56.14 U56.2
U56.2 U56.3
U56.3 U56.4
U56.4 U56.13
U56.13 U56.17
U56.17 U56.21
U56.21 U57.12
U57.12 U57.14
U57.14 U57.2
U57.2 U57.3
U57.3 U57.4
U57.4 U57.13
U57.13 U57.17
U57.17 U57.21
U57.21 C492.2
C492.2 C493.2
C493.2 C494.2
C494.2 C495.2
C495.2 C496.2
C496.2 C497.2
C497.2 P3.G19
P3.G19 P3.G56
P3.G56 P3.G38
P3.G38 P3.G47
P3.G47 P3.G57
P3.G57 P3.G66
P3.G66 P3.G40
P3.G40 P3.G49
P3.G49 P3.G59
P3.G59 P3.G68
P3.G68 P3.G42
P3.G42 P3.G51
P3.G51 P3.G61
P3.G61 P3.G70
P3.G70 P3.G46
P3.G46 P3.G55
P3.G55 P3.G65
P3.G65 P3.G74
P3.G74 C498.2
C498.2 C499.2
C499.2 C500.2
C500.2 C501.2
C501.2 C502.2
C502.2 C503.2
C503.2 JP10.1
JP10.1 JP12.1
JP12.1 JP14.1
JP14.1 JP16.1
JP16.1 JP19.1
JP19.1 JP20.3
JP20.3 JP21.3
JP21.3 JP22.3
JP22.3 JP23.3
JP23.3 C507.2
C507.2 C508.2
C508.2 C509.2
C509.2 C510.2
C510.2 C511.2
C511.2 C512.2
C512.2 C513.2
C513.2 C514.2
C514.2 C515.2
C515.2 C516.2
C516.2 C517.2
C517.2 C518.2
C518.2 C519.2
C519.2 C520.2
C520.2 C521.2
C521.2 C522.2
C522.2 C523.2
C523.2 C524.2
C524.2 C525.2
C525.2 C526.2
C526.2 C527.2
C527.2 C528.2
C528.2 C529.2
C529.2 C530.2
C530.2 C531.2
C531.2 C532.2
C532.2 C533.2
C533.2 C534.2
C534.2 J25.17
J25.17 J25.18
J25.18 J25.10
J25.10 C537.2
C537.2 R238.2
R238.2 R253.1
R253.1 R264.1
R264.1 R265.1
R265.1 R267.1
R267.1 U58.68
U58.68 U58.67
U58.67 U58.66
U58.66 U58.65
U58.65 U58.61
U58.61 U58.34
U58.34 U58.5
U58.5 U58.43
U58.43 U58.49
U58.49 U58.54
U58.54 U58.59
U58.59 U58.64
U58.64 U58.70
U58.70 U58.74
U58.74 U58.78
U58.78 U58.82
U58.82 U58.91
U58.91 U58.12
U58.12 U58.93
U58.93 U58.97
U58.97 U58.99
U58.99 U58.104
U58.104 U58.106
U58.106 U58.107
U58.107 U58.110
U58.110 U58.112
U58.112 U58.113
U58.113 U58.116
U58.116 U58.16
U58.16 U58.118
U58.118 U58.119
U58.119 U58.122
U58.122 U58.124
U58.124 U58.125
U58.125 U58.128
U58.128 U58.20
U58.20 U58.22
U58.22 U58.26
U58.26 U58.30
U58.30 U58.36
U58.36 U58.38
U58.38 C535.2
C535.2 C536.2
C536.2 JP24.1
JP24.1 JP25.1
JP25.1 R3.1
R3.1 C616.2
C616.2 C617.2
C617.2 C618.2
C618.2 C619.2
C619.2 C2.2
C2.2 C1.2
C1.2 C621.2
C621.2 C622.2
C622.2 C623.2
C623.2 C624.2
C624.2 C3.2
C3.2 C625.2
C625.2 C626.2
C626.2 C627.2
C627.2 C629.2
C629.2 C630.2
C630.2 C631.2
C631.2 C632.2
C632.2 C634.2
C634.2 C636.2
C636.2 C637.2
C637.2 C638.2
C638.2 C639.2
C639.2 C640.2
C640.2 C641.2
C641.2 C642.2
C642.2 C643.2
C643.2 C644.2
C644.2 C645.2
C645.2 C647.2
C647.2 C648.2
C648.2 C655.2
C655.2 C657.2
C657.2 C660.2
C660.2 C661.2
C661.2 C662.2
C662.2 C664.2
C664.2 C665.2
C665.2 C666.2
C666.2 C667.2
C667.2 C668.2
C668.2 C669.2
C669.2 C670.2
C670.2 C671.2
C671.2 C672.2
C672.2 C673.2
C673.2 C674.2
C674.2 C675.2
C675.2 C677.2
C677.2 C678.2
C678.2 C679.2
C679.2 C680.2
C680.2 C681.2
C681.2 C682.2
C682.2 C683.2
C683.2 C684.2
C684.2 C686.2
C686.2 C687.2
C687.2 C688.2
C688.2 C689.2
C689.2 C4.2
C4.2 C690.2
C690.2 C691.2
C691.2 C692.2
C692.2 C693.2
C693.2 C694.2
C694.2 C695.2
C695.2 C696.2
C696.2 C697.2
C697.2 C698.2
C698.2 C699.2
C699.2 C700.2
C700.2 C702.2
C702.2 C704.2
C704.2 C705.2
C705.2 C706.2
C706.2 C707.2
C707.2 C708.2
C708.2 C709.2
C709.2 C710.2
C710.2 C711.2
C711.2 C712.2
C712.2 C713.2
C713.2 C714.2
C714.2 C715.2
C715.2 C716.2
C716.2 C717.2
C717.2 C718.2
C718.2 C719.2
C719.2 C720.2
C720.2 C722.2
C722.2 C723.2
C723.2 C724.2
C724.2 C725.2
C725.2 C726.2
C726.2 C729.2
C729.2 C730.2
C730.2 C731.2
C731.2 C732.2
C732.2 C733.2
C733.2 C735.2
C735.2 C737.2
C737.2 C739.2
C739.2 C740.2
C740.2 U1.AP25
U1.AP25 U1.AP27
U1.AP27 U1.A1
U1.A1 U1.B3
U1.B3 U1.V16
U1.V16 U1.V17
U1.V17 U1.V18
U1.V18 U1.V19
U1.V19 U1.V20
U1.V20 U1.V21
U1.V21 U1.V22
U1.V22 U1.V30
U1.V30 U1.W2
U1.W2 U1.W5
U1.W5 U1.B4
U1.B4 U1.W15
U1.W15 U1.W16
U1.W16 U1.W17
U1.W17 U1.W18
U1.W18 U1.W19
U1.W19 U1.W20
U1.W20 U1.W30
U1.W30 U1.W33
U1.W33 U1.Y13
U1.Y13 U1.Y14
U1.Y14 U1.B8
U1.B8 U1.Y15
U1.Y15 U1.Y16
U1.Y16 U1.Y17
U1.Y17 U1.Y18
U1.Y18 U1.Y19
U1.Y19 U1.Y20
U1.Y20 U1.Y21
U1.Y21 U1.Y22
U1.Y22 U1.AA14
U1.AA14 U1.AA15
U1.AA15 U1.B16
U1.B16 U1.AA17
U1.AA17 U1.AA18
U1.AA18 U1.AA20
U1.AA20 U1.AA21
U1.AA21 U1.AB13
U1.AB13 U1.AB15
U1.AB15 U1.AB17
U1.AB17 U1.AB18
U1.AB18 U1.AB20
U1.AB20 U1.AB22
U1.AB22 U1.B19
U1.B19 U1.AD1
U1.AD1 U1.AE5
U1.AE5 U1.AE30
U1.AE30 U1.AG2
U1.AG2 U1.AG5
U1.AG5 U1.AG30
U1.AG30 U1.AG33
U1.AG33 U1.AJ1
U1.AJ1 U1.AK4
U1.AK4 U1.AK5
U1.AK5 U1.B26
U1.B26 U1.AK8
U1.AK8 U1.AK10
U1.AK10 U1.AK16
U1.AK16 U1.AK17
U1.AK17 U1.AK19
U1.AK19 U1.AK25
U1.AK25 U1.AK27
U1.AK27 U1.AK30
U1.AK30 U1.AK31
U1.AK31 U1.AL3
U1.AL3 U1.B27
U1.B27 U1.AL4
U1.AL4 U1.AL5
U1.AL5 U1.AL6
U1.AL6 U1.AL29
U1.AL29 U1.AL30
U1.AL30 U1.AL31
U1.AL31 U1.AL32
U1.AL32 U1.AM1
U1.AM1 U1.AM2
U1.AM2 U1.AM3
U1.AM3 U1.B31
U1.B31 U1.AM4
U1.AM4 U1.AM31
U1.AM31 U1.AM32
U1.AM32 U1.AM33
U1.AM33 U1.AM34
U1.AM34 U1.AN1
U1.AN1 U1.AN2
U1.AN2 U1.AN3
U1.AN3 U1.AN4
U1.AN4 U1.AN8
U1.AN8 U1.B32
U1.B32 U1.AN16
U1.AN16 U1.AN19
U1.AN19 U1.AN27
U1.AN27 U1.AN31
U1.AN31 U1.AN32
U1.AN32 U1.AN33
U1.AN33 U1.AN34
U1.AN34 U1.AP1
U1.AP1 U1.AP2
U1.AP2 U1.AP3
U1.AP3 U1.B33
U1.B33 U1.AP32
U1.AP32 U1.AP33
U1.AP33 U1.AP34
U1.AP34 U1.A2
U1.A2 U1.B34
U1.B34 U1.C2
U1.C2 U1.C3
U1.C3 U1.C4
U1.C4 U1.C31
U1.C31 U1.C32
U1.C32 U1.C33
U1.C33 U1.C34
U1.C34 U1.D3
U1.D3 U1.D4
U1.D4 U1.A3
U1.A3 U1.D5
U1.D5 U1.D30
U1.D30 U1.D31
U1.D31 U1.D32
U1.D32 U1.D33
U1.D33 U1.E5
U1.E5 U1.E8
U1.E8 U1.E10
U1.E10 U1.E16
U1.E16 U1.E18
U1.E18 U1.A28
U1.A28 U1.E19
U1.E19 U1.E25
U1.E25 U1.E27
U1.E27 U1.E30
U1.E30 U1.E31
U1.E31 U1.H1
U1.H1 U1.H2
U1.H2 U1.H5
U1.H5 U1.H30
U1.H30 U1.H33
U1.H33 U1.A32
U1.A32 U1.K5
U1.K5 U1.K30
U1.K30 U1.N1
U1.N1 U1.N4
U1.N4 U1.N13
U1.N13 U1.N15
U1.N15 U1.N17
U1.N17 U1.N18
U1.N18 U1.N20
U1.N20 U1.N22
U1.N22 U1.A33
U1.A33 U1.P14
U1.P14 U1.P15
U1.P15 U1.P17
U1.P17 U1.P18
U1.P18 U1.P20
U1.P20 U1.P21
U1.P21 U1.R13
U1.R13 U1.R14
U1.R14 U1.R15
U1.R15 U1.R16
U1.R16 U1.A34
U1.A34 U1.R17
U1.R17 U1.R18
U1.R18 U1.R19
U1.R19 U1.R20
U1.R20 U1.R21
U1.R21 U1.R22
U1.R22 U1.T2
U1.T2 U1.T5
U1.T5 U1.T15
U1.T15 U1.T16
U1.T16 U1.B1
U1.B1 U1.T17
U1.T17 U1.T18
U1.T18 U1.T19
U1.T19 U1.T20
U1.T20 U1.T30
U1.T30 U1.T33
U1.T33 U1.U5
U1.U5 U1.U13
U1.U13 U1.U14
U1.U14 U1.U15
U1.U15 U1.B2
U1.B2 U1.U16
U1.U16 U1.U17
U1.U17 U1.U18
U1.U18 U1.U19
U1.U19 U1.U20
U1.U20 U1.U21
U1.U21 U1.U22
U1.U22 U1.V13
U1.V13 U1.V14
U1.V14 U1.V15
U1.V15 U1.M4
U1.M4 U1.M1
U1.M1 U1.J3
U1.J3 U1.K4
U1.K4 U1.K1
U1.K1 C744.2
C744.2 C745.2
C745.2 C746.2
C746.2 C747.2
C747.2 U38.1
U38.1 U38.3
U38.3 U38.4
U38.4 U39.1
U39.1 U39.3
U39.3 U39.4
U39.4 U40.1
U40.1 U40.2
U40.2 U40.4
U40.4 U41.2
U41.2 J14.5
J14.5 P2.5
P2.5 P2.10
P2.10 P2.11
P2.11 U42.E8
U42.E8 U42.H2
U42.H2 U42.H7
U42.H7 C649.2
C649.2 C650.2
C650.2 C651.2
C651.2 C197.2
C197.2 C652.2
C652.2 C199.2
C199.2 C653.2
C653.2 C654.2
C654.2 C193.2
C193.2 C656.2
C656.2 C195.2
C195.2 C658.2
C658.2 C659.2
C659.2 R86.2
R86.2 R87.2
R87.2 U43.18
U43.18 U44.18
U44.18 R85.2
R85.2 R82.2
R82.2 C330.2
C330.2 C331.2
C331.2 C332.2
C332.2 C333.2
C333.2 P11.4
P11.4 P4.4
P4.4 U45.2
U45.2 U46.2
U46.2 U47.2
U47.2 U48.2
U48.2 C334.2
C334.2 C335.2
C335.2 C538.2
C538.2 J41.1
J41.1 J41.3
J41.3 J41.5
J41.5 J41.7
J41.7 JP26.1
JP26.1 JP27.1
JP27.1 JP28.1
JP28.1 J26.9
J26.9 R281.1
R281.1 R288.1
R288.1 R290.1
R290.1 C545.2
C545.2 J7.14
J7.14 J7.3
J7.3 J7.4
J7.4 C543.2
C543.2 C544.2
C544.2 C539.2
C539.2 U59.12
U59.12 U59.14
U59.14 U59.2
U59.2 U59.3
U59.3 U59.4
U59.4 U59.13
U59.13 U59.17
U59.17 U59.21
U59.21 U60.A1
U60.A1 U60.L7
U60.L7 U60.N12
U60.N12 U60.P14
U60.P14 U60.P3
U60.P3 U60.P9
U60.P9 U60.T13
U60.T13 U60.H5
U60.H5 U60.A12
U60.A12 U60.G12
U60.G12 U60.G5
U60.G5 U60.G7
U60.G7 U60.G9
U60.G9 U60.H10
U60.H10 U60.H8
U60.H8 U60.J7
U60.J7 U60.J9
U60.J9 U60.K10
U60.K10 U60.K12
U60.K12 U60.A16
U60.A16 U60.K5
U60.K5 U60.K8
U60.K8 U60.M1
U60.M1 U60.M16
U60.M16 U60.P16
U60.P16 U60.P2
U60.P2 U60.T1
U60.T1 U60.T16
U60.T16 U60.A5
U60.A5 U60.C15
U60.C15 U60.C2
U60.C2 U60.E1
U60.E1 U60.E10
U60.E10 U60.E16
U60.E16 U60.E7
U60.E7 U60.B1
U60.B1 U60.B16
U60.B16 J27.2
J27.2 J27.10
J27.10 J28.1
J28.1 J28.9
J28.9 J28.10
J28.10 U61.6
U61.6 C549.2
C549.2 C550.2
C550.2 C551.2
C551.2 C552.2
C552.2 C553.2
C553.2 C554.2
C554.2 C555.2
C555.2 C548.2
C548.2 C556.2
C556.2 C557.2
C557.2 C558.2
C558.2 C559.2
C559.2 C560.2
C560.2 C561.2
C561.2 C562.2
C562.2 C563.2
C563.2 C564.2
C564.2 C565.2
C565.2 C566.2
C566.2 C567.2
C567.2 C568.2
C568.2 C569.2
C569.2 C570.2
C570.2 C571.2
C571.2 C572.2
C572.2 C573.2
C573.2 C574.2
C574.2 C575.2
C575.2 C576.2
C576.2 C577.2
C577.2 C578.2
C578.2 C579.2
C579.2 C580.2
C580.2 C581.2
C581.2 C582.2
C582.2 C583.2
C583.2 C584.2
C584.2 C585.2
C585.2 C586.2
C586.2 C587.2
C587.2 C588.2
C588.2 C589.2
*SIGNAL* GMCMDIO
R224.2 U58.80
U58.80 JP24.2
JP24.2 U1.AK34
*SIGNAL* GMCMDCLK
U58.81 JP25.2
JP25.2 U1.AL34
*SIGNAL* GETH0_RST#
U54.139 U58.33
*SIGNAL* GETH0_INT#
U1.AD33 R31.2
R31.2 U58.3
*SIGNAL* FWP#
U54.45 U42.B4
U42.B4 R80.2
*SIGNAL* FRY_BY#
U54.44 U42.A4
U42.A4 R81.1
*SIGNAL* FAN3_SENSE
J19.3 U60.L15
*SIGNAL* FAN3_CONTROL
J19.4 U60.L14
*SIGNAL* FAN2_SENSE
J20.3 U60.L16
*SIGNAL* FAN2_CONTROL
J20.4 U60.J16
*SIGNAL* FAN1_SENSE
J21.3 U60.J15
*SIGNAL* FAN1_CONTROL
J21.4 U60.H15
*SIGNAL* EXT_RESET#
U54.11 U1.D6
*SIGNAL* EE2_BOOT_WP
U54.48 U38.7
U38.7 U39.7
*SIGNAL* EE1_WP
U54.46 U40.7
*SIGNAL* DEBUG_TRST#
J1.21 R36.1
R36.1 P1.4
P1.4 U54.16
*SIGNAL* CPU_TRST#
U1.A6 U54.17
*SIGNAL* CLK_USB2_48MHZ
RS9.2 U1.N3
*SIGNAL* CLK_UART_11_0592MHZ
RS1.2 U1.A27
*SIGNAL* CLK_TMRCLK
U1.P3 U54.9
*SIGNAL* CLK_SEL_M66EN
U24.12 U24.13
U24.13 U24.15
U24.15 U54.137
*SIGNAL* CLK_PERCLK
U2.2 U54.42
U54.42 R4.2
R4.2 U15.H12
*SIGNAL* CLK_GETH0_25MHZ
RS7.2 U58.86
*SIGNAL* CLK_CPLD_50MHZ
RS10.2 U54.142
*SIGNAL* CLK_CPLD_33MHZ
RS3.2 U54.140
*SIGNAL* BOOT_CFG2
RO14.2 U54.126
U54.126 U46.3
*SIGNAL* BOOT_CFG1
RO11.2 U54.128
U54.128 U45.3
*SIGNAL* BOOT_CFG0
RO10.2 U54.129
U54.129 U48.3
*SIGNAL* ATRTN0
U15.W17 U60.T4
U60.T4 J31.1
J31.1 J31.3
*SIGNAL* 5V_ATX
J32.6 R185.2
R185.2 J18.4
J18.4 J18.6
J18.6 J18.21
J18.21 J18.22
J18.22 J18.23
J18.23 J18.15
J18.15 J18.17
J18.17 J18.18
J18.18 J18.19
J18.19 J18.24
J18.24 R292.1
R292.1 R139.1
*SIGNAL* 3V3_ATX
J32.8 J18.1
J18.1 J18.2
J18.2 J18.12
J18.12 J18.13
J18.13 R293.1
R293.1 R145.1
*SIGNAL* 2V5_TRACK
R183.1 U60.H1
*SIGNAL* 2V5_INHIBIT
Q7.1 U60.J4
*SIGNAL* 1V8_INHIBIT
Q6.1 U60.A8
*SIGNAL* 1V5_INHIBIT
Q5.1 U60.C11
*SIGNAL* 1V0_INHIBIT
Q4.1 U60.A9
*SIGNAL* 12V_ATX
J32.4 R187.2
R187.2 J18.10
J18.10 J18.11
J18.11 J19.2
J19.2 J20.2
J20.2 J21.2
J21.2 R287.1
R287.1 R291.2



*MISC*
RULES_SECTION MILS
{
NET_CLASS DATA
{
NET_CLASS QDR1
{
NET $1I1032\QDR2_BY1_BW
NET $1I1032\QDR2_BY0_BW
NET $1I1032\QDR2_BY0_1_W
NET $1I1032\QDR2_BY0_1_SA9
NET $1I1032\QDR2_BY0_1_SA8
NET $1I1032\QDR2_BY0_1_SA7
NET $1I1032\QDR2_BY0_1_SA6
NET $1I1032\QDR2_BY0_1_SA5
NET $1I1032\QDR2_BY0_1_SA4
NET $1I1032\QDR2_BY0_1_SA3
NET $1I1032\QDR2_BY0_1_SA20
NET $1I1032\QDR2_BY0_1_SA2
NET $1I1032\QDR2_BY0_1_SA19
NET $1I1032\QDR2_BY0_1_SA18
NET $1I1032\QDR2_BY0_1_SA17
NET $1I1032\QDR2_BY0_1_SA16
NET $1I1032\QDR2_BY0_1_SA15
NET $1I1032\QDR2_BY0_1_SA14
NET $1I1032\QDR2_BY0_1_SA13
NET $1I1032\QDR2_BY0_1_SA12
NET $1I1032\QDR2_BY0_1_SA11
NET $1I1032\QDR2_BY0_1_SA10
NET $1I1032\QDR2_BY0_1_SA1
NET $1I1032\QDR2_BY0_1_SA0
NET $1I1032\QDR2_BY0_1_R
NET $1I1032\QDR2_BY0_1_QVLD
NET $1I1032\QDR2_BY0_1_Q9
NET $1I1032\QDR2_BY0_1_Q8
NET $1I1032\QDR2_BY0_1_Q7
NET $1I1032\QDR2_BY0_1_Q6
NET $1I1032\QDR2_BY0_1_Q5
NET $1I1032\QDR2_BY0_1_Q4
NET $1I1032\QDR2_BY0_1_Q3
NET $1I1032\QDR2_BY0_1_Q2
NET $1I1032\QDR2_BY0_1_Q17
NET $1I1032\QDR2_BY0_1_Q16
NET $1I1032\QDR2_BY0_1_Q15
NET $1I1032\QDR2_BY0_1_Q14
NET $1I1032\QDR2_BY0_1_Q13
NET $1I1032\QDR2_BY0_1_Q12
NET $1I1032\QDR2_BY0_1_Q11
NET $1I1032\QDR2_BY0_1_Q10
NET $1I1032\QDR2_BY0_1_Q1
NET $1I1032\QDR2_BY0_1_Q0
NET $1I1032\QDR2_BY0_1_K_P
NET $1I1032\QDR2_BY0_1_K_N
NET $1I1032\QDR2_BY0_1_DLL_OFF
NET $1I1032\QDR2_BY0_1_D9
NET $1I1032\QDR2_BY0_1_D8
NET $1I1032\QDR2_BY0_1_D7
NET $1I1032\QDR2_BY0_1_D6
NET $1I1032\QDR2_BY0_1_D5
NET $1I1032\QDR2_BY0_1_D4
NET $1I1032\QDR2_BY0_1_D3
NET $1I1032\QDR2_BY0_1_D2
NET $1I1032\QDR2_BY0_1_D17
NET $1I1032\QDR2_BY0_1_D16
NET $1I1032\QDR2_BY0_1_D15
NET $1I1032\QDR2_BY0_1_D14
NET $1I1032\QDR2_BY0_1_D13
NET $1I1032\QDR2_BY0_1_D12
NET $1I1032\QDR2_BY0_1_D11
NET $1I1032\QDR2_BY0_1_D10
NET $1I1032\QDR2_BY0_1_D1
NET $1I1032\QDR2_BY0_1_D0
NET $1I1032\QDR2_BY0_1_CQ_P
NET $1I1032\QDR2_BY0_1_CQ_N
}
NET_CLASS DIFF
{
NET $1I3\MGT_REFCLK_Q2_3_P
NET $1I3\MGT_REFCLK_Q2_3_N
NET $1I3\MGT_REFCLK_Q2_2_P
NET $1I3\MGT_REFCLK_Q2_2_N
NET $1I3\MGT_REFCLK_Q2_1_P
NET $1I3\MGT_REFCLK_Q2_1_N
NET $1I3\MGT_REFCLK_Q2_0_P
NET $1I3\MGT_REFCLK_Q2_0_N
NET $1I3\MGTTX1_126_P
NET $1I3\MGTTX1_126_N
NET $1I3\MGTTX1_124_P
NET $1I3\MGTTX1_124_N
NET $1I3\MGTTX1_122_P
NET $1I3\MGTTX1_122_N
NET $1I3\MGTTX1_120_P
NET $1I3\MGTTX1_120_N
NET $1I3\MGTTX0_126_P
NET $1I3\MGTTX0_126_N
NET $1I3\MGTTX0_124_P
NET $1I3\MGTTX0_124_N
NET $1I3\MGTTX0_122_P
NET $1I3\MGTTX0_122_N
NET $1I3\MGTTX0_120_P
NET $1I3\MGTTX0_120_N
NET $1I3\MGTRX1_126_P
NET $1I3\MGTRX1_126_N
NET $1I3\MGTRX1_124_P
NET $1I3\MGTRX1_124_N
NET $1I3\MGTRX1_122_P
NET $1I3\MGTRX1_122_N
NET $1I3\MGTRX1_120_P
NET $1I3\MGTRX1_120_N
NET $1I3\MGTRX0_126_P
NET $1I3\MGTRX0_126_N
NET $1I3\MGTRX0_124_P
NET $1I3\MGTRX0_124_N
NET $1I3\MGTRX0_122_P
NET $1I3\MGTRX0_122_N
NET $1I3\MGTRX0_120_P
NET $1I3\MGTRX0_120_N
NET $1I3\$1N64
NET $1I3\$1N63
NET $1I3\$1N60
NET $1I3\$1N59
NET $1I3\$1N491
NET $1I3\$1N457
NET $1I3\$1N456
NET $1I3\$1N455
NET $1I3\$1N29
NET $1I3\$1N28
NET $1I3\$1N27
NET $1I3\$1N268
NET $1I3\$1N267
NET $1I3\$1N266
NET $1I3\$1N265
NET $1I3\$1N26
NET $1I3\$1N1036
NET $1I3\$1N1034
NET $1I3\$1N1032
NET $1I3\$1N1030
NET $1I3\$1N1028
NET $1I3\$1N1026
NET $1I3\$1N1024
NET $1I3\$1N1022
NET $1I291\SYS_CLK_P
NET $1I291\SYS_CLK_N
NET $1I291\GPIO_CLK1_P
NET $1I291\GPIO_CLK1_N
NET $1I291\GPIO_CLK0_P
NET $1I291\GPIO_CLK0_N
NET $1I291\DLY_CLK_200_P
NET $1I291\DLY_CLK_200_N
NET $1I2\MGT_REFCLK_Q1_P
NET $1I2\MGT_REFCLK_Q1_N
NET $1I2\MGT_REFCLK_Q1_3_P
NET $1I2\MGT_REFCLK_Q1_3_N
NET $1I2\MGT_REFCLK_Q1_2_P
NET $1I2\MGT_REFCLK_Q1_2_N
NET $1I2\MGT_REFCLK_Q1_1_P
NET $1I2\MGT_REFCLK_Q1_1_N
NET $1I2\MGT_REFCLK_Q1_0_P
NET $1I2\MGT_REFCLK_Q1_0_N
NET $1I2\MGTTX1_118_P
NET $1I2\MGTTX1_118_N
NET $1I2\MGTTX1_116_P
NET $1I2\MGTTX1_116_N
NET $1I2\MGTTX1_114_P
NET $1I2\MGTTX1_114_N
NET $1I2\MGTTX1_112_P
NET $1I2\MGTTX1_112_N
NET $1I2\MGTTX0_118_P
NET $1I2\MGTTX0_118_N
NET $1I2\MGTTX0_116_P
NET $1I2\MGTTX0_116_N
NET $1I2\MGTTX0_114_P
NET $1I2\MGTTX0_114_N
NET $1I2\MGTTX0_112_P
NET $1I2\MGTTX0_112_N
NET $1I2\MGTRX1_118_P
NET $1I2\MGTRX1_118_N
NET $1I2\MGTRX1_116_P
NET $1I2\MGTRX1_116_N
NET $1I2\MGTRX1_114_P
NET $1I2\MGTRX1_114_N
NET $1I2\MGTRX1_112_P
NET $1I2\MGTRX1_112_N
NET $1I2\MGTRX0_118_P
NET $1I2\MGTRX0_118_N
NET $1I2\MGTRX0_116_P
NET $1I2\MGTRX0_116_N
NET $1I2\MGTRX0_114_P
NET $1I2\MGTRX0_114_N
NET $1I2\MGTRX0_112_P
NET $1I2\MGTRX0_112_N
NET $1I2\$1N919
NET $1I2\$1N917
NET $1I2\$1N905
NET $1I2\$1N904
NET $1I2\$1N903
NET $1I2\$1N902
NET $1I2\$1N64
NET $1I2\$1N60
NET $1I2\$1N491
NET $1I2\$1N457
NET $1I2\$1N456
NET $1I2\$1N268
NET $1I2\$1N267
NET $1I2\$1N266
NET $1I2\$1N265
NET $1I2\$1N1177
NET $1I2\$1N1151
NET $1I2\$1N1149
NET $1I2\$1N1147
NET $1I2\$1N1145
NET $1I2\$1N1143
NET $1I2\$1N1141
NET $1I2\$1N1139
NET $1I2\$1N1137
}
NET_CLASS FPGADDR
{
NET $1I6\DDR2_WE_N
NET $1I6\DDR2_RAS_N
NET $1I6\DDR2_ODT_1
NET $1I6\DDR2_ODT_0
NET $1I6\DDR2_DQS_N_8
NET $1I6\DDR2_DQS_N_7
NET $1I6\DDR2_DQS_N_6
NET $1I6\DDR2_DQS_N_5
NET $1I6\DDR2_DQS_N_4
NET $1I6\DDR2_DQS_N_3
NET $1I6\DDR2_DQS_N_2
NET $1I6\DDR2_DQS_N_1
NET $1I6\DDR2_DQS_N_0
NET $1I6\DDR2_DQS_8
NET $1I6\DDR2_DQS_7
NET $1I6\DDR2_DQS_6
NET $1I6\DDR2_DQS_5
NET $1I6\DDR2_DQS_4
NET $1I6\DDR2_DQS_3
NET $1I6\DDR2_DQS_2
NET $1I6\DDR2_DQS_1
NET $1I6\DDR2_DQS_0
NET $1I6\DDR2_DQ9
NET $1I6\DDR2_DQ8
NET $1I6\DDR2_DQ71
NET $1I6\DDR2_DQ70
NET $1I6\DDR2_DQ7
NET $1I6\DDR2_DQ69
NET $1I6\DDR2_DQ68
NET $1I6\DDR2_DQ67
NET $1I6\DDR2_DQ66
NET $1I6\DDR2_DQ65
NET $1I6\DDR2_DQ64
NET $1I6\DDR2_DQ63
NET $1I6\DDR2_DQ62
NET $1I6\DDR2_DQ61
NET $1I6\DDR2_DQ60
NET $1I6\DDR2_DQ6
NET $1I6\DDR2_DQ59
NET $1I6\DDR2_DQ58
NET $1I6\DDR2_DQ57
NET $1I6\DDR2_DQ56
NET $1I6\DDR2_DQ55
NET $1I6\DDR2_DQ54
NET $1I6\DDR2_DQ53
NET $1I6\DDR2_DQ52
NET $1I6\DDR2_DQ51
NET $1I6\DDR2_DQ50
NET $1I6\DDR2_DQ5
NET $1I6\DDR2_DQ49
NET $1I6\DDR2_DQ48
NET $1I6\DDR2_DQ47
NET $1I6\DDR2_DQ46
NET $1I6\DDR2_DQ45
NET $1I6\DDR2_DQ44
NET $1I6\DDR2_DQ43
NET $1I6\DDR2_DQ42
NET $1I6\DDR2_DQ41
NET $1I6\DDR2_DQ40
NET $1I6\DDR2_DQ4
NET $1I6\DDR2_DQ39
NET $1I6\DDR2_DQ38
NET $1I6\DDR2_DQ37
NET $1I6\DDR2_DQ36
NET $1I6\DDR2_DQ35
NET $1I6\DDR2_DQ34
NET $1I6\DDR2_DQ33
NET $1I6\DDR2_DQ32
NET $1I6\DDR2_DQ31
NET $1I6\DDR2_DQ30
NET $1I6\DDR2_DQ3
NET $1I6\DDR2_DQ29
NET $1I6\DDR2_DQ28
NET $1I6\DDR2_DQ27
NET $1I6\DDR2_DQ26
NET $1I6\DDR2_DQ25
NET $1I6\DDR2_DQ24
NET $1I6\DDR2_DQ23
NET $1I6\DDR2_DQ22
NET $1I6\DDR2_DQ21
NET $1I6\DDR2_DQ20
NET $1I6\DDR2_DQ2
NET $1I6\DDR2_DQ19
NET $1I6\DDR2_DQ18
NET $1I6\DDR2_DQ17
NET $1I6\DDR2_DQ16
NET $1I6\DDR2_DQ15
NET $1I6\DDR2_DQ14
NET $1I6\DDR2_DQ13
NET $1I6\DDR2_DQ12
NET $1I6\DDR2_DQ11
NET $1I6\DDR2_DQ10
NET $1I6\DDR2_DQ1
NET $1I6\DDR2_DQ0
NET $1I6\DDR2_DM8
NET $1I6\DDR2_DM7
NET $1I6\DDR2_DM6
NET $1I6\DDR2_DM5
NET $1I6\DDR2_DM4
NET $1I6\DDR2_DM3
NET $1I6\DDR2_DM2
NET $1I6\DDR2_DM1
NET $1I6\DDR2_DM0
NET $1I6\DDR2_CS_N_1
NET $1I6\DDR2_CS_N_0
NET $1I6\DDR2_CK_2_P
NET $1I6\DDR2_CK_2_N
NET $1I6\DDR2_CK_1_P
NET $1I6\DDR2_CK_1_N
NET $1I6\DDR2_CK_0_P
NET $1I6\DDR2_CK_0_N
NET $1I6\DDR2_CKE_1
NET $1I6\DDR2_CKE_0
NET $1I6\DDR2_CAS_N
NET $1I6\DDR2_BA2
NET $1I6\DDR2_BA1
NET $1I6\DDR2_BA0
NET $1I6\DDR2_A9
NET $1I6\DDR2_A8
NET $1I6\DDR2_A7
NET $1I6\DDR2_A6
NET $1I6\DDR2_A5
NET $1I6\DDR2_A4
NET $1I6\DDR2_A3
NET $1I6\DDR2_A2
NET $1I6\DDR2_A15
NET $1I6\DDR2_A14
NET $1I6\DDR2_A13
NET $1I6\DDR2_A12
NET $1I6\DDR2_A11
NET $1I6\DDR2_A10
NET $1I6\DDR2_A1
NET $1I6\DDR2_A0
}
NET_CLASS QDR3
{
NET $1I1038\QDR2_BY3_BW
NET $1I1038\QDR2_BY2_BW
NET $1I1038\QDR2_BY2_3_W
NET $1I1038\QDR2_BY2_3_SA9
NET $1I1038\QDR2_BY2_3_SA8
NET $1I1038\QDR2_BY2_3_SA7
NET $1I1038\QDR2_BY2_3_SA6
NET $1I1038\QDR2_BY2_3_SA5
NET $1I1038\QDR2_BY2_3_SA4
NET $1I1038\QDR2_BY2_3_SA3
NET $1I1038\QDR2_BY2_3_SA20
NET $1I1038\QDR2_BY2_3_SA2
NET $1I1038\QDR2_BY2_3_SA19
NET $1I1038\QDR2_BY2_3_SA18
NET $1I1038\QDR2_BY2_3_SA17
NET $1I1038\QDR2_BY2_3_SA16
NET $1I1038\QDR2_BY2_3_SA15
NET $1I1038\QDR2_BY2_3_SA14
NET $1I1038\QDR2_BY2_3_SA13
NET $1I1038\QDR2_BY2_3_SA12
NET $1I1038\QDR2_BY2_3_SA11
NET $1I1038\QDR2_BY2_3_SA10
NET $1I1038\QDR2_BY2_3_SA1
NET $1I1038\QDR2_BY2_3_SA0
NET $1I1038\QDR2_BY2_3_R
NET $1I1038\QDR2_BY2_3_QVLD
NET $1I1038\QDR2_BY2_3_Q9
NET $1I1038\QDR2_BY2_3_Q8
NET $1I1038\QDR2_BY2_3_Q7
NET $1I1038\QDR2_BY2_3_Q6
NET $1I1038\QDR2_BY2_3_Q5
NET $1I1038\QDR2_BY2_3_Q4
NET $1I1038\QDR2_BY2_3_Q3
NET $1I1038\QDR2_BY2_3_Q2
NET $1I1038\QDR2_BY2_3_Q17
NET $1I1038\QDR2_BY2_3_Q16
NET $1I1038\QDR2_BY2_3_Q15
NET $1I1038\QDR2_BY2_3_Q14
NET $1I1038\QDR2_BY2_3_Q13
NET $1I1038\QDR2_BY2_3_Q12
NET $1I1038\QDR2_BY2_3_Q11
NET $1I1038\QDR2_BY2_3_Q10
NET $1I1038\QDR2_BY2_3_Q1
NET $1I1038\QDR2_BY2_3_Q0
NET $1I1038\QDR2_BY2_3_K_P
NET $1I1038\QDR2_BY2_3_K_N
NET $1I1038\QDR2_BY2_3_DLL_OFF
NET $1I1038\QDR2_BY2_3_D9
NET $1I1038\QDR2_BY2_3_D8
NET $1I1038\QDR2_BY2_3_D7
NET $1I1038\QDR2_BY2_3_D6
NET $1I1038\QDR2_BY2_3_D5
NET $1I1038\QDR2_BY2_3_D4
NET $1I1038\QDR2_BY2_3_D3
NET $1I1038\QDR2_BY2_3_D2
NET $1I1038\QDR2_BY2_3_D17
NET $1I1038\QDR2_BY2_3_D16
NET $1I1038\QDR2_BY2_3_D15
NET $1I1038\QDR2_BY2_3_D14
NET $1I1038\QDR2_BY2_3_D13
NET $1I1038\QDR2_BY2_3_D12
NET $1I1038\QDR2_BY2_3_D11
NET $1I1038\QDR2_BY2_3_D10
NET $1I1038\QDR2_BY2_3_D1
NET $1I1038\QDR2_BY2_3_D0
NET $1I1038\QDR2_BY2_3_CQ_P
NET $1I1038\QDR2_BY2_3_CQ_N
}
NET_CLASS ZDOK1A
{
NET $1I5\ZDOK1_DP_P9
NET $1I5\ZDOK1_DP_P8
NET $1I5\ZDOK1_DP_P7
NET $1I5\ZDOK1_DP_P6
NET $1I5\ZDOK1_DP_P5
NET $1I5\ZDOK1_DP_P4
NET $1I5\ZDOK1_DP_P37
NET $1I5\ZDOK1_DP_P36
NET $1I5\ZDOK1_DP_P35
NET $1I5\ZDOK1_DP_P34
NET $1I5\ZDOK1_DP_P33
NET $1I5\ZDOK1_DP_P32
NET $1I5\ZDOK1_DP_P31
NET $1I5\ZDOK1_DP_P30
NET $1I5\ZDOK1_DP_P3
NET $1I5\ZDOK1_DP_P29
NET $1I5\ZDOK1_DP_P28
NET $1I5\ZDOK1_DP_P27
NET $1I5\ZDOK1_DP_P26
NET $1I5\ZDOK1_DP_P25
NET $1I5\ZDOK1_DP_P24
NET $1I5\ZDOK1_DP_P23
NET $1I5\ZDOK1_DP_P22
NET $1I5\ZDOK1_DP_P21
NET $1I5\ZDOK1_DP_P20
NET $1I5\ZDOK1_DP_P2
NET $1I5\ZDOK1_DP_P19
NET $1I5\ZDOK1_DP_P18
NET $1I5\ZDOK1_DP_P17
NET $1I5\ZDOK1_DP_P16
NET $1I5\ZDOK1_DP_P15
NET $1I5\ZDOK1_DP_P14
NET $1I5\ZDOK1_DP_P13
NET $1I5\ZDOK1_DP_P12
NET $1I5\ZDOK1_DP_P11
NET $1I5\ZDOK1_DP_P10
NET $1I5\ZDOK1_DP_P1
NET $1I5\ZDOK1_DP_P0
NET $1I5\ZDOK1_DP_N9
NET $1I5\ZDOK1_DP_N8
NET $1I5\ZDOK1_DP_N7
NET $1I5\ZDOK1_DP_N6
NET $1I5\ZDOK1_DP_N5
NET $1I5\ZDOK1_DP_N4
NET $1I5\ZDOK1_DP_N37
NET $1I5\ZDOK1_DP_N36
NET $1I5\ZDOK1_DP_N35
NET $1I5\ZDOK1_DP_N34
NET $1I5\ZDOK1_DP_N33
NET $1I5\ZDOK1_DP_N32
NET $1I5\ZDOK1_DP_N31
NET $1I5\ZDOK1_DP_N30
NET $1I5\ZDOK1_DP_N3
NET $1I5\ZDOK1_DP_N29
NET $1I5\ZDOK1_DP_N28
NET $1I5\ZDOK1_DP_N27
NET $1I5\ZDOK1_DP_N26
NET $1I5\ZDOK1_DP_N25
NET $1I5\ZDOK1_DP_N24
NET $1I5\ZDOK1_DP_N23
NET $1I5\ZDOK1_DP_N22
NET $1I5\ZDOK1_DP_N21
NET $1I5\ZDOK1_DP_N20
NET $1I5\ZDOK1_DP_N2
NET $1I5\ZDOK1_DP_N19
NET $1I5\ZDOK1_DP_N18
NET $1I5\ZDOK1_DP_N17
NET $1I5\ZDOK1_DP_N16
NET $1I5\ZDOK1_DP_N15
NET $1I5\ZDOK1_DP_N14
NET $1I5\ZDOK1_DP_N13
NET $1I5\ZDOK1_DP_N12
NET $1I5\ZDOK1_DP_N11
NET $1I5\ZDOK1_DP_N10
NET $1I5\ZDOK1_DP_N1
NET $1I5\ZDOK1_DP_N0
NET $1I5\ZDOK1_CLK1_P
NET $1I5\ZDOK1_CLK1_N
NET $1I5\ZDOK1_CLK0_P
NET $1I5\ZDOK1_CLK0_N
}
NET_CLASS ZDOK0A
{
NET $1I4\ZDOK0_DP_P9
NET $1I4\ZDOK0_DP_P8
NET $1I4\ZDOK0_DP_P7
NET $1I4\ZDOK0_DP_P6
NET $1I4\ZDOK0_DP_P5
NET $1I4\ZDOK0_DP_P4
NET $1I4\ZDOK0_DP_P37
NET $1I4\ZDOK0_DP_P36
NET $1I4\ZDOK0_DP_P35
NET $1I4\ZDOK0_DP_P34
NET $1I4\ZDOK0_DP_P33
NET $1I4\ZDOK0_DP_P32
NET $1I4\ZDOK0_DP_P31
NET $1I4\ZDOK0_DP_P30
NET $1I4\ZDOK0_DP_P3
NET $1I4\ZDOK0_DP_P29
NET $1I4\ZDOK0_DP_P28
NET $1I4\ZDOK0_DP_P27
NET $1I4\ZDOK0_DP_P26
NET $1I4\ZDOK0_DP_P25
NET $1I4\ZDOK0_DP_P24
NET $1I4\ZDOK0_DP_P23
NET $1I4\ZDOK0_DP_P22
NET $1I4\ZDOK0_DP_P21
NET $1I4\ZDOK0_DP_P20
NET $1I4\ZDOK0_DP_P2
NET $1I4\ZDOK0_DP_P19
NET $1I4\ZDOK0_DP_P18
NET $1I4\ZDOK0_DP_P17
NET $1I4\ZDOK0_DP_P16
NET $1I4\ZDOK0_DP_P15
NET $1I4\ZDOK0_DP_P14
NET $1I4\ZDOK0_DP_P13
NET $1I4\ZDOK0_DP_P12
NET $1I4\ZDOK0_DP_P11
NET $1I4\ZDOK0_DP_P10
NET $1I4\ZDOK0_DP_P1
NET $1I4\ZDOK0_DP_P0
NET $1I4\ZDOK0_DP_N9
NET $1I4\ZDOK0_DP_N8
NET $1I4\ZDOK0_DP_N7
NET $1I4\ZDOK0_DP_N6
NET $1I4\ZDOK0_DP_N5
NET $1I4\ZDOK0_DP_N4
NET $1I4\ZDOK0_DP_N37
NET $1I4\ZDOK0_DP_N36
NET $1I4\ZDOK0_DP_N35
NET $1I4\ZDOK0_DP_N34
NET $1I4\ZDOK0_DP_N33
NET $1I4\ZDOK0_DP_N32
NET $1I4\ZDOK0_DP_N31
NET $1I4\ZDOK0_DP_N30
NET $1I4\ZDOK0_DP_N3
NET $1I4\ZDOK0_DP_N29
NET $1I4\ZDOK0_DP_N28
NET $1I4\ZDOK0_DP_N27
NET $1I4\ZDOK0_DP_N26
NET $1I4\ZDOK0_DP_N25
NET $1I4\ZDOK0_DP_N24
NET $1I4\ZDOK0_DP_N23
NET $1I4\ZDOK0_DP_N22
NET $1I4\ZDOK0_DP_N21
NET $1I4\ZDOK0_DP_N20
NET $1I4\ZDOK0_DP_N2
NET $1I4\ZDOK0_DP_N19
NET $1I4\ZDOK0_DP_N18
NET $1I4\ZDOK0_DP_N17
NET $1I4\ZDOK0_DP_N16
NET $1I4\ZDOK0_DP_N15
NET $1I4\ZDOK0_DP_N14
NET $1I4\ZDOK0_DP_N13
NET $1I4\ZDOK0_DP_N12
NET $1I4\ZDOK0_DP_N11
NET $1I4\ZDOK0_DP_N10
NET $1I4\ZDOK0_DP_N1
NET $1I4\ZDOK0_DP_N0
NET $1I4\ZDOK0_CLK1_P
NET $1I4\ZDOK0_CLK1_N
NET $1I4\ZDOK0_CLK0_P
NET $1I4\ZDOK0_CLK0_N
}
NET_CLASS PPCPBUS
{
NET $1I863\PWBE_1#
NET $1I863\PREADY
NET $1I863\PCS_1
NET $1I863\PBLAST#
NET V5_INT#
NET PWBE_0#
NET PR_W#
NET POE#
NET PDATA9
NET PDATA8
NET PDATA7
NET PDATA6
NET PDATA5
NET PDATA4
NET PDATA3
NET PDATA2
NET PDATA15
NET PDATA14
NET PDATA13
NET PDATA12
NET PDATA11
NET PDATA10
NET PDATA1
NET PDATA0
NET PADD9
NET PADD8
NET PADD7
NET PADD6
NET PADD5
NET PADD4
NET PADD30
NET PADD3
NET PADD29
NET PADD28
NET PADD27
NET PADD26
NET PADD25
NET PADD24
NET PADD23
NET PADD22
NET PADD21
NET PADD20
NET PADD2
NET PADD19
NET PADD18
NET PADD17
NET PADD16
NET PADD15
NET PADD14
NET PADD13
NET PADD12
NET PADD11
NET PADD10
NET CLK_PERCLK
}
NET_CLASS QSHA
{
NET $1I7\QSH_A_D_P9
NET $1I7\QSH_A_D_P8
NET $1I7\QSH_A_D_P7
NET $1I7\QSH_A_D_P6
NET $1I7\QSH_A_D_P5
NET $1I7\QSH_A_D_P4
NET $1I7\QSH_A_D_P3
NET $1I7\QSH_A_D_P2
NET $1I7\QSH_A_D_P18
NET $1I7\QSH_A_D_P17
NET $1I7\QSH_A_D_P16
NET $1I7\QSH_A_D_P15
NET $1I7\QSH_A_D_P14
NET $1I7\QSH_A_D_P13
NET $1I7\QSH_A_D_P12
NET $1I7\QSH_A_D_P11
NET $1I7\QSH_A_D_P10
NET $1I7\QSH_A_D_P1
NET $1I7\QSH_A_D_P0
NET $1I7\QSH_A_D_N9
NET $1I7\QSH_A_D_N8
NET $1I7\QSH_A_D_N7
NET $1I7\QSH_A_D_N6
NET $1I7\QSH_A_D_N5
NET $1I7\QSH_A_D_N4
NET $1I7\QSH_A_D_N3
NET $1I7\QSH_A_D_N2
NET $1I7\QSH_A_D_N18
NET $1I7\QSH_A_D_N17
NET $1I7\QSH_A_D_N16
NET $1I7\QSH_A_D_N15
NET $1I7\QSH_A_D_N14
NET $1I7\QSH_A_D_N13
NET $1I7\QSH_A_D_N12
NET $1I7\QSH_A_D_N11
NET $1I7\QSH_A_D_N10
NET $1I7\QSH_A_D_N1
NET $1I7\QSH_A_D_N0
NET $1I7\QSH_A_CLK_P
NET $1I7\QSH_A_CLK_N
}
NET_CLASS QSHB
{
NET $1I7\QSH_B_D_P9
NET $1I7\QSH_B_D_P8
NET $1I7\QSH_B_D_P7
NET $1I7\QSH_B_D_P6
NET $1I7\QSH_B_D_P5
NET $1I7\QSH_B_D_P4
NET $1I7\QSH_B_D_P3
NET $1I7\QSH_B_D_P2
NET $1I7\QSH_B_D_P18
NET $1I7\QSH_B_D_P17
NET $1I7\QSH_B_D_P16
NET $1I7\QSH_B_D_P15
NET $1I7\QSH_B_D_P14
NET $1I7\QSH_B_D_P13
NET $1I7\QSH_B_D_P12
NET $1I7\QSH_B_D_P11
NET $1I7\QSH_B_D_P10
NET $1I7\QSH_B_D_P1
NET $1I7\QSH_B_D_P0
NET $1I7\QSH_B_D_N9
NET $1I7\QSH_B_D_N8
NET $1I7\QSH_B_D_N7
NET $1I7\QSH_B_D_N6
NET $1I7\QSH_B_D_N5
NET $1I7\QSH_B_D_N4
NET $1I7\QSH_B_D_N3
NET $1I7\QSH_B_D_N2
NET $1I7\QSH_B_D_N18
NET $1I7\QSH_B_D_N17
NET $1I7\QSH_B_D_N16
NET $1I7\QSH_B_D_N15
NET $1I7\QSH_B_D_N14
NET $1I7\QSH_B_D_N13
NET $1I7\QSH_B_D_N12
NET $1I7\QSH_B_D_N11
NET $1I7\QSH_B_D_N10
NET $1I7\QSH_B_D_N1
NET $1I7\QSH_B_D_N0
NET $1I7\QSH_B_CLK_P
NET $1I7\QSH_B_CLK_N
}
NET_CLASS PPCDDR
{
NET $1I289\PPC_ECC7
NET $1I289\PPC_ECC6
NET $1I289\PPC_ECC5
NET $1I289\PPC_ECC4
NET $1I289\PPC_ECC3
NET $1I289\PPC_ECC2
NET $1I289\PPC_ECC1
NET $1I289\PPC_ECC0
NET $1I289\DDR_PWE#
NET $1I289\DDR_PRAS#
NET $1I289\DDR_PODT1
NET $1I289\DDR_PODT0
NET $1I289\DDR_PDQS8
NET $1I289\DDR_PDQS7
NET $1I289\DDR_PDQS6
NET $1I289\DDR_PDQS5
NET $1I289\DDR_PDQS4
NET $1I289\DDR_PDQS3
NET $1I289\DDR_PDQS2
NET $1I289\DDR_PDQS1
NET $1I289\DDR_PDQS0
NET $1I289\DDR_PDQ9
NET $1I289\DDR_PDQ8
NET $1I289\DDR_PDQ7
NET $1I289\DDR_PDQ63
NET $1I289\DDR_PDQ62
NET $1I289\DDR_PDQ61
NET $1I289\DDR_PDQ60
NET $1I289\DDR_PDQ6
NET $1I289\DDR_PDQ59
NET $1I289\DDR_PDQ58
NET $1I289\DDR_PDQ57
NET $1I289\DDR_PDQ56
NET $1I289\DDR_PDQ55
NET $1I289\DDR_PDQ54
NET $1I289\DDR_PDQ53
NET $1I289\DDR_PDQ52
NET $1I289\DDR_PDQ51
NET $1I289\DDR_PDQ50
NET $1I289\DDR_PDQ5
NET $1I289\DDR_PDQ49
NET $1I289\DDR_PDQ48
NET $1I289\DDR_PDQ47
NET $1I289\DDR_PDQ46
NET $1I289\DDR_PDQ45
NET $1I289\DDR_PDQ44
NET $1I289\DDR_PDQ43
NET $1I289\DDR_PDQ42
NET $1I289\DDR_PDQ41
NET $1I289\DDR_PDQ40
NET $1I289\DDR_PDQ4
NET $1I289\DDR_PDQ39
NET $1I289\DDR_PDQ38
NET $1I289\DDR_PDQ37
NET $1I289\DDR_PDQ36
NET $1I289\DDR_PDQ35
NET $1I289\DDR_PDQ34
NET $1I289\DDR_PDQ33
NET $1I289\DDR_PDQ32
NET $1I289\DDR_PDQ31
NET $1I289\DDR_PDQ30
NET $1I289\DDR_PDQ3
NET $1I289\DDR_PDQ29
NET $1I289\DDR_PDQ28
NET $1I289\DDR_PDQ27
NET $1I289\DDR_PDQ26
NET $1I289\DDR_PDQ25
NET $1I289\DDR_PDQ24
NET $1I289\DDR_PDQ23
NET $1I289\DDR_PDQ22
NET $1I289\DDR_PDQ21
NET $1I289\DDR_PDQ20
NET $1I289\DDR_PDQ2
NET $1I289\DDR_PDQ19
NET $1I289\DDR_PDQ18
NET $1I289\DDR_PDQ17
NET $1I289\DDR_PDQ16
NET $1I289\DDR_PDQ15
NET $1I289\DDR_PDQ14
NET $1I289\DDR_PDQ13
NET $1I289\DDR_PDQ12
NET $1I289\DDR_PDQ11
NET $1I289\DDR_PDQ10
NET $1I289\DDR_PDQ1
NET $1I289\DDR_PDQ0
NET $1I289\DDR_PDM8
NET $1I289\DDR_PDM7
NET $1I289\DDR_PDM6
NET $1I289\DDR_PDM5
NET $1I289\DDR_PDM4
NET $1I289\DDR_PDM3
NET $1I289\DDR_PDM2
NET $1I289\DDR_PDM1
NET $1I289\DDR_PDM0
NET $1I289\DDR_PCS1#
NET $1I289\DDR_PCS0#
NET $1I289\DDR_PCKE
NET $1I289\DDR_PCAS#
NET $1I289\DDR_PBA2
NET $1I289\DDR_PBA1
NET $1I289\DDR_PBA0
NET $1I289\DDR_PA9
NET $1I289\DDR_PA8
NET $1I289\DDR_PA7
NET $1I289\DDR_PA6
NET $1I289\DDR_PA5
NET $1I289\DDR_PA4
NET $1I289\DDR_PA3
NET $1I289\DDR_PA2
NET $1I289\DDR_PA13
NET $1I289\DDR_PA12
NET $1I289\DDR_PA11
NET $1I289\DDR_PA10
NET $1I289\DDR_PA1
NET $1I289\DDR_PA0
}
}
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE POWERVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 200.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (4)
{
FOR :
{
NET_CLASS QDR1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (5)
{
FOR :
{
NET_CLASS QDR1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (6)
{
FOR :
{
NET_CLASS QDR1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 4.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (7)
{
FOR :
{
NET_CLASS DIFF
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (8)
{
FOR :
{
NET_CLASS DIFF
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (9)
{
FOR :
{
NET_CLASS DIFF
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (10)
{
FOR :
{
NET_CLASS FPGADDR
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (11)
{
FOR :
{
NET_CLASS FPGADDR
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (12)
{
FOR :
{
NET_CLASS FPGADDR
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 4.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (13)
{
FOR :
{
NET_CLASS QDR3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (14)
{
FOR :
{
NET_CLASS QDR3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (15)
{
FOR :
{
NET_CLASS QDR3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 4.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (16)
{
FOR :
{
NET_CLASS ZDOK1A
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (17)
{
FOR :
{
NET_CLASS ZDOK1A
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (18)
{
FOR :
{
NET_CLASS ZDOK1A
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (19)
{
FOR :
{
NET_CLASS ZDOK0A
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (20)
{
FOR :
{
NET_CLASS ZDOK0A
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (21)
{
FOR :
{
NET_CLASS ZDOK0A
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (22)
{
FOR :
{
NET_CLASS PPCPBUS
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (23)
{
FOR :
{
NET_CLASS PPCPBUS
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (24)
{
FOR :
{
NET_CLASS PPCPBUS
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 200.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (25)
{
FOR :
{
NET_CLASS QSHA
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (26)
{
FOR :
{
NET_CLASS QSHA
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (27)
{
FOR :
{
NET_CLASS QSHA
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (28)
{
FOR :
{
NET_CLASS QSHB
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (29)
{
FOR :
{
NET_CLASS QSHB
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (30)
{
FOR :
{
NET_CLASS QSHB
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (31)
{
FOR :
{
NET_CLASS PPCDDR
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (32)
{
FOR :
{
NET_CLASS PPCDDR
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (33)
{
FOR :
{
NET_CLASS PPCDDR
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 4.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (34)
{
FOR :
{
NET $1I7\QSH_B_D_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (35)
{
FOR :
{
NET $1I7\QSH_B_D_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (36)
{
FOR :
{
NET $1I7\QSH_B_D_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (37)
{
FOR :
{
NET $1I7\QSH_B_D_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (38)
{
FOR :
{
NET $1I7\QSH_B_D_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (39)
{
FOR :
{
NET $1I7\QSH_B_D_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (40)
{
FOR :
{
NET $1I7\QSH_B_D_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (41)
{
FOR :
{
NET $1I7\QSH_B_D_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (42)
{
FOR :
{
NET $1I7\QSH_B_D_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (43)
{
FOR :
{
NET $1I7\QSH_B_D_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (44)
{
FOR :
{
NET $1I7\QSH_B_D_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (45)
{
FOR :
{
NET $1I7\QSH_B_D_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (46)
{
FOR :
{
NET $1I7\QSH_B_D_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (47)
{
FOR :
{
NET $1I7\QSH_B_D_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (48)
{
FOR :
{
NET $1I7\QSH_B_D_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (49)
{
FOR :
{
NET $1I7\QSH_B_D_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (50)
{
FOR :
{
NET $1I7\QSH_B_D_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (51)
{
FOR :
{
NET $1I7\QSH_B_D_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (52)
{
FOR :
{
NET $1I7\QSH_B_D_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (53)
{
FOR :
{
NET $1I7\QSH_B_D_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (54)
{
FOR :
{
NET $1I7\QSH_B_D_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (55)
{
FOR :
{
NET $1I7\QSH_B_D_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (56)
{
FOR :
{
NET $1I7\QSH_B_D_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (57)
{
FOR :
{
NET $1I7\QSH_B_D_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (58)
{
FOR :
{
NET $1I7\QSH_B_D_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (59)
{
FOR :
{
NET $1I7\QSH_B_D_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (60)
{
FOR :
{
NET $1I7\QSH_B_D_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (61)
{
FOR :
{
NET $1I7\QSH_B_D_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (62)
{
FOR :
{
NET $1I7\QSH_B_D_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (63)
{
FOR :
{
NET $1I7\QSH_B_D_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (64)
{
FOR :
{
NET $1I7\QSH_B_D_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (65)
{
FOR :
{
NET $1I7\QSH_B_D_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (66)
{
FOR :
{
NET $1I7\QSH_B_D_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (67)
{
FOR :
{
NET $1I7\QSH_B_D_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (68)
{
FOR :
{
NET $1I7\QSH_B_D_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (69)
{
FOR :
{
NET $1I7\QSH_B_D_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (70)
{
FOR :
{
NET $1I7\QSH_B_D_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (71)
{
FOR :
{
NET $1I7\QSH_B_D_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (72)
{
FOR :
{
NET $1I7\QSH_B_D_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (73)
{
FOR :
{
NET $1I7\QSH_B_D_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (74)
{
FOR :
{
NET $1I7\QSH_B_D_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (75)
{
FOR :
{
NET $1I7\QSH_B_D_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (76)
{
FOR :
{
NET $1I7\QSH_B_D_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (77)
{
FOR :
{
NET $1I7\QSH_B_D_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (78)
{
FOR :
{
NET $1I7\QSH_B_D_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (79)
{
FOR :
{
NET $1I7\QSH_B_D_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (80)
{
FOR :
{
NET $1I7\QSH_B_D_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (81)
{
FOR :
{
NET $1I7\QSH_B_D_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (82)
{
FOR :
{
NET $1I7\QSH_B_D_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (83)
{
FOR :
{
NET $1I7\QSH_B_D_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (84)
{
FOR :
{
NET $1I7\QSH_B_D_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (85)
{
FOR :
{
NET $1I7\QSH_B_D_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (86)
{
FOR :
{
NET $1I7\QSH_B_D_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (87)
{
FOR :
{
NET $1I7\QSH_B_D_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (88)
{
FOR :
{
NET $1I7\QSH_B_D_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (89)
{
FOR :
{
NET $1I7\QSH_B_D_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (90)
{
FOR :
{
NET $1I7\QSH_B_D_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (91)
{
FOR :
{
NET $1I7\QSH_B_D_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (92)
{
FOR :
{
NET $1I7\QSH_B_D_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (93)
{
FOR :
{
NET $1I7\QSH_B_D_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (94)
{
FOR :
{
NET $1I7\QSH_B_D_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (95)
{
FOR :
{
NET $1I7\QSH_B_D_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (96)
{
FOR :
{
NET $1I7\QSH_B_D_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (97)
{
FOR :
{
NET $1I7\QSH_B_D_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (98)
{
FOR :
{
NET $1I7\QSH_B_D_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (99)
{
FOR :
{
NET $1I7\QSH_B_D_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (100)
{
FOR :
{
NET $1I7\QSH_B_D_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (101)
{
FOR :
{
NET $1I7\QSH_B_D_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (102)
{
FOR :
{
NET $1I7\QSH_B_D_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (103)
{
FOR :
{
NET $1I7\QSH_B_D_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (104)
{
FOR :
{
NET $1I7\QSH_B_D_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (105)
{
FOR :
{
NET $1I7\QSH_B_D_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (106)
{
FOR :
{
NET $1I7\QSH_B_D_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (107)
{
FOR :
{
NET $1I7\QSH_B_D_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (108)
{
FOR :
{
NET $1I7\QSH_B_D_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (109)
{
FOR :
{
NET $1I7\QSH_B_D_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (110)
{
FOR :
{
NET $1I7\QSH_B_D_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (111)
{
FOR :
{
NET $1I7\QSH_B_D_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (112)
{
FOR :
{
NET $1I7\QSH_B_D_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (113)
{
FOR :
{
NET $1I7\QSH_B_D_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (114)
{
FOR :
{
NET $1I7\QSH_B_D_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (115)
{
FOR :
{
NET $1I7\QSH_B_D_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (116)
{
FOR :
{
NET $1I7\QSH_B_D_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (117)
{
FOR :
{
NET $1I7\QSH_B_D_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (118)
{
FOR :
{
NET $1I7\QSH_B_D_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (119)
{
FOR :
{
NET $1I7\QSH_B_D_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (120)
{
FOR :
{
NET $1I7\QSH_B_D_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (121)
{
FOR :
{
NET $1I7\QSH_B_D_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (122)
{
FOR :
{
NET $1I7\QSH_B_D_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (123)
{
FOR :
{
NET $1I7\QSH_B_D_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (124)
{
FOR :
{
NET $1I7\QSH_B_D_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (125)
{
FOR :
{
NET $1I7\QSH_B_D_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (126)
{
FOR :
{
NET $1I7\QSH_B_D_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (127)
{
FOR :
{
NET $1I7\QSH_B_D_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (128)
{
FOR :
{
NET $1I7\QSH_B_D_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (129)
{
FOR :
{
NET $1I7\QSH_B_D_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (130)
{
FOR :
{
NET $1I7\QSH_B_D_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (131)
{
FOR :
{
NET $1I7\QSH_B_D_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (132)
{
FOR :
{
NET $1I7\QSH_B_D_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (133)
{
FOR :
{
NET $1I7\QSH_B_D_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (134)
{
FOR :
{
NET $1I7\QSH_B_D_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (135)
{
FOR :
{
NET $1I7\QSH_B_D_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (136)
{
FOR :
{
NET $1I7\QSH_B_D_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (137)
{
FOR :
{
NET $1I7\QSH_B_D_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (138)
{
FOR :
{
NET $1I7\QSH_B_D_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (139)
{
FOR :
{
NET $1I7\QSH_B_D_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (140)
{
FOR :
{
NET $1I7\QSH_B_D_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (141)
{
FOR :
{
NET $1I7\QSH_B_D_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
}
}
RULE_SET (142)
{
FOR :
{
NET $1I7\QSH_B_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (143)
{
FOR :
{
NET $1I7\QSH_B_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (144)
{
FOR :
{
NET $1I7\QSH_B_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (145)
{
FOR :
{
NET $1I7\QSH_B_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (146)
{
FOR :
{
NET $1I7\QSH_B_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (147)
{
FOR :
{
NET $1I7\QSH_B_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (148)
{
FOR :
{
NET $1I7\QSH_A_D_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (149)
{
FOR :
{
NET $1I7\QSH_A_D_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (150)
{
FOR :
{
NET $1I7\QSH_A_D_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (151)
{
FOR :
{
NET $1I7\QSH_A_D_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (152)
{
FOR :
{
NET $1I7\QSH_A_D_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (153)
{
FOR :
{
NET $1I7\QSH_A_D_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (154)
{
FOR :
{
NET $1I7\QSH_A_D_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (155)
{
FOR :
{
NET $1I7\QSH_A_D_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (156)
{
FOR :
{
NET $1I7\QSH_A_D_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (157)
{
FOR :
{
NET $1I7\QSH_A_D_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (158)
{
FOR :
{
NET $1I7\QSH_A_D_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (159)
{
FOR :
{
NET $1I7\QSH_A_D_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (160)
{
FOR :
{
NET $1I7\QSH_A_D_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (161)
{
FOR :
{
NET $1I7\QSH_A_D_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (162)
{
FOR :
{
NET $1I7\QSH_A_D_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (163)
{
FOR :
{
NET $1I7\QSH_A_D_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (164)
{
FOR :
{
NET $1I7\QSH_A_D_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (165)
{
FOR :
{
NET $1I7\QSH_A_D_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (166)
{
FOR :
{
NET $1I7\QSH_A_D_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (167)
{
FOR :
{
NET $1I7\QSH_A_D_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (168)
{
FOR :
{
NET $1I7\QSH_A_D_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (169)
{
FOR :
{
NET $1I7\QSH_A_D_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (170)
{
FOR :
{
NET $1I7\QSH_A_D_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (171)
{
FOR :
{
NET $1I7\QSH_A_D_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (172)
{
FOR :
{
NET $1I7\QSH_A_D_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (173)
{
FOR :
{
NET $1I7\QSH_A_D_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (174)
{
FOR :
{
NET $1I7\QSH_A_D_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (175)
{
FOR :
{
NET $1I7\QSH_A_D_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (176)
{
FOR :
{
NET $1I7\QSH_A_D_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (177)
{
FOR :
{
NET $1I7\QSH_A_D_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (178)
{
FOR :
{
NET $1I7\QSH_A_D_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (179)
{
FOR :
{
NET $1I7\QSH_A_D_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (180)
{
FOR :
{
NET $1I7\QSH_A_D_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (181)
{
FOR :
{
NET $1I7\QSH_A_D_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (182)
{
FOR :
{
NET $1I7\QSH_A_D_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (183)
{
FOR :
{
NET $1I7\QSH_A_D_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (184)
{
FOR :
{
NET $1I7\QSH_A_D_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (185)
{
FOR :
{
NET $1I7\QSH_A_D_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (186)
{
FOR :
{
NET $1I7\QSH_A_D_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (187)
{
FOR :
{
NET $1I7\QSH_A_D_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (188)
{
FOR :
{
NET $1I7\QSH_A_D_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (189)
{
FOR :
{
NET $1I7\QSH_A_D_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (190)
{
FOR :
{
NET $1I7\QSH_A_D_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (191)
{
FOR :
{
NET $1I7\QSH_A_D_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (192)
{
FOR :
{
NET $1I7\QSH_A_D_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (193)
{
FOR :
{
NET $1I7\QSH_A_D_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (194)
{
FOR :
{
NET $1I7\QSH_A_D_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (195)
{
FOR :
{
NET $1I7\QSH_A_D_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (196)
{
FOR :
{
NET $1I7\QSH_A_D_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (197)
{
FOR :
{
NET $1I7\QSH_A_D_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (198)
{
FOR :
{
NET $1I7\QSH_A_D_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (199)
{
FOR :
{
NET $1I7\QSH_A_D_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (200)
{
FOR :
{
NET $1I7\QSH_A_D_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (201)
{
FOR :
{
NET $1I7\QSH_A_D_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (202)
{
FOR :
{
NET $1I7\QSH_A_D_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (203)
{
FOR :
{
NET $1I7\QSH_A_D_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (204)
{
FOR :
{
NET $1I7\QSH_A_D_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (205)
{
FOR :
{
NET $1I7\QSH_A_D_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (206)
{
FOR :
{
NET $1I7\QSH_A_D_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (207)
{
FOR :
{
NET $1I7\QSH_A_D_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (208)
{
FOR :
{
NET $1I7\QSH_A_D_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (209)
{
FOR :
{
NET $1I7\QSH_A_D_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (210)
{
FOR :
{
NET $1I7\QSH_A_D_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (211)
{
FOR :
{
NET $1I7\QSH_A_D_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (212)
{
FOR :
{
NET $1I7\QSH_A_D_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (213)
{
FOR :
{
NET $1I7\QSH_A_D_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (214)
{
FOR :
{
NET $1I7\QSH_A_D_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (215)
{
FOR :
{
NET $1I7\QSH_A_D_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (216)
{
FOR :
{
NET $1I7\QSH_A_D_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (217)
{
FOR :
{
NET $1I7\QSH_A_D_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (218)
{
FOR :
{
NET $1I7\QSH_A_D_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (219)
{
FOR :
{
NET $1I7\QSH_A_D_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (220)
{
FOR :
{
NET $1I7\QSH_A_D_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (221)
{
FOR :
{
NET $1I7\QSH_A_D_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (222)
{
FOR :
{
NET $1I7\QSH_A_D_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (223)
{
FOR :
{
NET $1I7\QSH_A_D_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (224)
{
FOR :
{
NET $1I7\QSH_A_D_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (225)
{
FOR :
{
NET $1I7\QSH_A_D_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (226)
{
FOR :
{
NET $1I7\QSH_A_D_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (227)
{
FOR :
{
NET $1I7\QSH_A_D_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (228)
{
FOR :
{
NET $1I7\QSH_A_D_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (229)
{
FOR :
{
NET $1I7\QSH_A_D_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (230)
{
FOR :
{
NET $1I7\QSH_A_D_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (231)
{
FOR :
{
NET $1I7\QSH_A_D_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (232)
{
FOR :
{
NET $1I7\QSH_A_D_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (233)
{
FOR :
{
NET $1I7\QSH_A_D_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (234)
{
FOR :
{
NET $1I7\QSH_A_D_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (235)
{
FOR :
{
NET $1I7\QSH_A_D_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (236)
{
FOR :
{
NET $1I7\QSH_A_D_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (237)
{
FOR :
{
NET $1I7\QSH_A_D_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (238)
{
FOR :
{
NET $1I7\QSH_A_D_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (239)
{
FOR :
{
NET $1I7\QSH_A_D_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (240)
{
FOR :
{
NET $1I7\QSH_A_D_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (241)
{
FOR :
{
NET $1I7\QSH_A_D_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (242)
{
FOR :
{
NET $1I7\QSH_A_D_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (243)
{
FOR :
{
NET $1I7\QSH_A_D_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (244)
{
FOR :
{
NET $1I7\QSH_A_D_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (245)
{
FOR :
{
NET $1I7\QSH_A_D_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (246)
{
FOR :
{
NET $1I7\QSH_A_D_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (247)
{
FOR :
{
NET $1I7\QSH_A_D_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (248)
{
FOR :
{
NET $1I7\QSH_A_D_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (249)
{
FOR :
{
NET $1I7\QSH_A_D_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (250)
{
FOR :
{
NET $1I7\QSH_A_D_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (251)
{
FOR :
{
NET $1I7\QSH_A_D_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (252)
{
FOR :
{
NET $1I7\QSH_A_D_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (253)
{
FOR :
{
NET $1I7\QSH_A_D_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (254)
{
FOR :
{
NET $1I7\QSH_A_D_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (255)
{
FOR :
{
NET $1I7\QSH_A_D_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (256)
{
FOR :
{
NET $1I7\QSH_A_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (257)
{
FOR :
{
NET $1I7\QSH_A_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (258)
{
FOR :
{
NET $1I7\QSH_A_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (259)
{
FOR :
{
NET $1I7\QSH_A_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (260)
{
FOR :
{
NET $1I7\QSH_A_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (261)
{
FOR :
{
NET $1I7\QSH_A_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (262)
{
FOR :
{
NET $1I6\DDR2_A15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (263)
{
FOR :
{
NET $1I6\DDR2_A15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 4.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (264)
{
FOR :
{
NET $1I5\ZDOK1_DP_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (265)
{
FOR :
{
NET $1I5\ZDOK1_DP_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (266)
{
FOR :
{
NET $1I5\ZDOK1_DP_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (267)
{
FOR :
{
NET $1I5\ZDOK1_DP_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (268)
{
FOR :
{
NET $1I5\ZDOK1_DP_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (269)
{
FOR :
{
NET $1I5\ZDOK1_DP_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (270)
{
FOR :
{
NET $1I5\ZDOK1_DP_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (271)
{
FOR :
{
NET $1I5\ZDOK1_DP_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (272)
{
FOR :
{
NET $1I5\ZDOK1_DP_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (273)
{
FOR :
{
NET $1I5\ZDOK1_DP_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (274)
{
FOR :
{
NET $1I5\ZDOK1_DP_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (275)
{
FOR :
{
NET $1I5\ZDOK1_DP_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (276)
{
FOR :
{
NET $1I5\ZDOK1_DP_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (277)
{
FOR :
{
NET $1I5\ZDOK1_DP_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (278)
{
FOR :
{
NET $1I5\ZDOK1_DP_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (279)
{
FOR :
{
NET $1I5\ZDOK1_DP_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (280)
{
FOR :
{
NET $1I5\ZDOK1_DP_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (281)
{
FOR :
{
NET $1I5\ZDOK1_DP_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (282)
{
FOR :
{
NET $1I5\ZDOK1_DP_P36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (283)
{
FOR :
{
NET $1I5\ZDOK1_DP_P36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (284)
{
FOR :
{
NET $1I5\ZDOK1_DP_P36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (285)
{
FOR :
{
NET $1I5\ZDOK1_DP_P35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (286)
{
FOR :
{
NET $1I5\ZDOK1_DP_P35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (287)
{
FOR :
{
NET $1I5\ZDOK1_DP_P35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (288)
{
FOR :
{
NET $1I5\ZDOK1_DP_P34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (289)
{
FOR :
{
NET $1I5\ZDOK1_DP_P34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (290)
{
FOR :
{
NET $1I5\ZDOK1_DP_P34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (291)
{
FOR :
{
NET $1I5\ZDOK1_DP_P33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (292)
{
FOR :
{
NET $1I5\ZDOK1_DP_P33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (293)
{
FOR :
{
NET $1I5\ZDOK1_DP_P33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (294)
{
FOR :
{
NET $1I5\ZDOK1_DP_P32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (295)
{
FOR :
{
NET $1I5\ZDOK1_DP_P32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (296)
{
FOR :
{
NET $1I5\ZDOK1_DP_P32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (297)
{
FOR :
{
NET $1I5\ZDOK1_DP_P31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (298)
{
FOR :
{
NET $1I5\ZDOK1_DP_P31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (299)
{
FOR :
{
NET $1I5\ZDOK1_DP_P31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (300)
{
FOR :
{
NET $1I5\ZDOK1_DP_P30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (301)
{
FOR :
{
NET $1I5\ZDOK1_DP_P30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (302)
{
FOR :
{
NET $1I5\ZDOK1_DP_P30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (303)
{
FOR :
{
NET $1I5\ZDOK1_DP_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (304)
{
FOR :
{
NET $1I5\ZDOK1_DP_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (305)
{
FOR :
{
NET $1I5\ZDOK1_DP_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (306)
{
FOR :
{
NET $1I5\ZDOK1_DP_P29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (307)
{
FOR :
{
NET $1I5\ZDOK1_DP_P29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (308)
{
FOR :
{
NET $1I5\ZDOK1_DP_P29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (309)
{
FOR :
{
NET $1I5\ZDOK1_DP_P28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (310)
{
FOR :
{
NET $1I5\ZDOK1_DP_P28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (311)
{
FOR :
{
NET $1I5\ZDOK1_DP_P28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (312)
{
FOR :
{
NET $1I5\ZDOK1_DP_P27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (313)
{
FOR :
{
NET $1I5\ZDOK1_DP_P27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (314)
{
FOR :
{
NET $1I5\ZDOK1_DP_P27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (315)
{
FOR :
{
NET $1I5\ZDOK1_DP_P26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (316)
{
FOR :
{
NET $1I5\ZDOK1_DP_P26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (317)
{
FOR :
{
NET $1I5\ZDOK1_DP_P26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (318)
{
FOR :
{
NET $1I5\ZDOK1_DP_P25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (319)
{
FOR :
{
NET $1I5\ZDOK1_DP_P25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (320)
{
FOR :
{
NET $1I5\ZDOK1_DP_P25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (321)
{
FOR :
{
NET $1I5\ZDOK1_DP_P24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (322)
{
FOR :
{
NET $1I5\ZDOK1_DP_P24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (323)
{
FOR :
{
NET $1I5\ZDOK1_DP_P24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (324)
{
FOR :
{
NET $1I5\ZDOK1_DP_P23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (325)
{
FOR :
{
NET $1I5\ZDOK1_DP_P23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (326)
{
FOR :
{
NET $1I5\ZDOK1_DP_P23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (327)
{
FOR :
{
NET $1I5\ZDOK1_DP_P22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (328)
{
FOR :
{
NET $1I5\ZDOK1_DP_P22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (329)
{
FOR :
{
NET $1I5\ZDOK1_DP_P22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (330)
{
FOR :
{
NET $1I5\ZDOK1_DP_P21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (331)
{
FOR :
{
NET $1I5\ZDOK1_DP_P21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (332)
{
FOR :
{
NET $1I5\ZDOK1_DP_P21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (333)
{
FOR :
{
NET $1I5\ZDOK1_DP_P20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (334)
{
FOR :
{
NET $1I5\ZDOK1_DP_P20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (335)
{
FOR :
{
NET $1I5\ZDOK1_DP_P20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (336)
{
FOR :
{
NET $1I5\ZDOK1_DP_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (337)
{
FOR :
{
NET $1I5\ZDOK1_DP_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (338)
{
FOR :
{
NET $1I5\ZDOK1_DP_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (339)
{
FOR :
{
NET $1I5\ZDOK1_DP_P19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (340)
{
FOR :
{
NET $1I5\ZDOK1_DP_P19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (341)
{
FOR :
{
NET $1I5\ZDOK1_DP_P19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (342)
{
FOR :
{
NET $1I5\ZDOK1_DP_P18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (343)
{
FOR :
{
NET $1I5\ZDOK1_DP_P18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (344)
{
FOR :
{
NET $1I5\ZDOK1_DP_P18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (345)
{
FOR :
{
NET $1I5\ZDOK1_DP_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (346)
{
FOR :
{
NET $1I5\ZDOK1_DP_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (347)
{
FOR :
{
NET $1I5\ZDOK1_DP_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (348)
{
FOR :
{
NET $1I5\ZDOK1_DP_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (349)
{
FOR :
{
NET $1I5\ZDOK1_DP_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (350)
{
FOR :
{
NET $1I5\ZDOK1_DP_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (351)
{
FOR :
{
NET $1I5\ZDOK1_DP_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (352)
{
FOR :
{
NET $1I5\ZDOK1_DP_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (353)
{
FOR :
{
NET $1I5\ZDOK1_DP_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (354)
{
FOR :
{
NET $1I5\ZDOK1_DP_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (355)
{
FOR :
{
NET $1I5\ZDOK1_DP_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (356)
{
FOR :
{
NET $1I5\ZDOK1_DP_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (357)
{
FOR :
{
NET $1I5\ZDOK1_DP_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (358)
{
FOR :
{
NET $1I5\ZDOK1_DP_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (359)
{
FOR :
{
NET $1I5\ZDOK1_DP_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (360)
{
FOR :
{
NET $1I5\ZDOK1_DP_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (361)
{
FOR :
{
NET $1I5\ZDOK1_DP_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (362)
{
FOR :
{
NET $1I5\ZDOK1_DP_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (363)
{
FOR :
{
NET $1I5\ZDOK1_DP_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (364)
{
FOR :
{
NET $1I5\ZDOK1_DP_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (365)
{
FOR :
{
NET $1I5\ZDOK1_DP_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (366)
{
FOR :
{
NET $1I5\ZDOK1_DP_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (367)
{
FOR :
{
NET $1I5\ZDOK1_DP_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (368)
{
FOR :
{
NET $1I5\ZDOK1_DP_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (369)
{
FOR :
{
NET $1I5\ZDOK1_DP_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (370)
{
FOR :
{
NET $1I5\ZDOK1_DP_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (371)
{
FOR :
{
NET $1I5\ZDOK1_DP_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (372)
{
FOR :
{
NET $1I5\ZDOK1_DP_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (373)
{
FOR :
{
NET $1I5\ZDOK1_DP_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (374)
{
FOR :
{
NET $1I5\ZDOK1_DP_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (375)
{
FOR :
{
NET $1I5\ZDOK1_DP_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (376)
{
FOR :
{
NET $1I5\ZDOK1_DP_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (377)
{
FOR :
{
NET $1I5\ZDOK1_DP_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (378)
{
FOR :
{
NET $1I5\ZDOK1_DP_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (379)
{
FOR :
{
NET $1I5\ZDOK1_DP_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (380)
{
FOR :
{
NET $1I5\ZDOK1_DP_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (381)
{
FOR :
{
NET $1I5\ZDOK1_DP_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (382)
{
FOR :
{
NET $1I5\ZDOK1_DP_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (383)
{
FOR :
{
NET $1I5\ZDOK1_DP_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (384)
{
FOR :
{
NET $1I5\ZDOK1_DP_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (385)
{
FOR :
{
NET $1I5\ZDOK1_DP_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (386)
{
FOR :
{
NET $1I5\ZDOK1_DP_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (387)
{
FOR :
{
NET $1I5\ZDOK1_DP_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (388)
{
FOR :
{
NET $1I5\ZDOK1_DP_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (389)
{
FOR :
{
NET $1I5\ZDOK1_DP_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (390)
{
FOR :
{
NET $1I5\ZDOK1_DP_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (391)
{
FOR :
{
NET $1I5\ZDOK1_DP_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (392)
{
FOR :
{
NET $1I5\ZDOK1_DP_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (393)
{
FOR :
{
NET $1I5\ZDOK1_DP_N36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (394)
{
FOR :
{
NET $1I5\ZDOK1_DP_N36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (395)
{
FOR :
{
NET $1I5\ZDOK1_DP_N36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (396)
{
FOR :
{
NET $1I5\ZDOK1_DP_N35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (397)
{
FOR :
{
NET $1I5\ZDOK1_DP_N35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (398)
{
FOR :
{
NET $1I5\ZDOK1_DP_N35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (399)
{
FOR :
{
NET $1I5\ZDOK1_DP_N34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (400)
{
FOR :
{
NET $1I5\ZDOK1_DP_N34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (401)
{
FOR :
{
NET $1I5\ZDOK1_DP_N34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (402)
{
FOR :
{
NET $1I5\ZDOK1_DP_N33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (403)
{
FOR :
{
NET $1I5\ZDOK1_DP_N33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (404)
{
FOR :
{
NET $1I5\ZDOK1_DP_N33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (405)
{
FOR :
{
NET $1I5\ZDOK1_DP_N32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (406)
{
FOR :
{
NET $1I5\ZDOK1_DP_N32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (407)
{
FOR :
{
NET $1I5\ZDOK1_DP_N32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (408)
{
FOR :
{
NET $1I5\ZDOK1_DP_N31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (409)
{
FOR :
{
NET $1I5\ZDOK1_DP_N31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (410)
{
FOR :
{
NET $1I5\ZDOK1_DP_N31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (411)
{
FOR :
{
NET $1I5\ZDOK1_DP_N30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (412)
{
FOR :
{
NET $1I5\ZDOK1_DP_N30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (413)
{
FOR :
{
NET $1I5\ZDOK1_DP_N30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (414)
{
FOR :
{
NET $1I5\ZDOK1_DP_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (415)
{
FOR :
{
NET $1I5\ZDOK1_DP_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (416)
{
FOR :
{
NET $1I5\ZDOK1_DP_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (417)
{
FOR :
{
NET $1I5\ZDOK1_DP_N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (418)
{
FOR :
{
NET $1I5\ZDOK1_DP_N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (419)
{
FOR :
{
NET $1I5\ZDOK1_DP_N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (420)
{
FOR :
{
NET $1I5\ZDOK1_DP_N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (421)
{
FOR :
{
NET $1I5\ZDOK1_DP_N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (422)
{
FOR :
{
NET $1I5\ZDOK1_DP_N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (423)
{
FOR :
{
NET $1I5\ZDOK1_DP_N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (424)
{
FOR :
{
NET $1I5\ZDOK1_DP_N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (425)
{
FOR :
{
NET $1I5\ZDOK1_DP_N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (426)
{
FOR :
{
NET $1I5\ZDOK1_DP_N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (427)
{
FOR :
{
NET $1I5\ZDOK1_DP_N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (428)
{
FOR :
{
NET $1I5\ZDOK1_DP_N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (429)
{
FOR :
{
NET $1I5\ZDOK1_DP_N25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (430)
{
FOR :
{
NET $1I5\ZDOK1_DP_N25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (431)
{
FOR :
{
NET $1I5\ZDOK1_DP_N25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (432)
{
FOR :
{
NET $1I5\ZDOK1_DP_N24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (433)
{
FOR :
{
NET $1I5\ZDOK1_DP_N24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (434)
{
FOR :
{
NET $1I5\ZDOK1_DP_N24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (435)
{
FOR :
{
NET $1I5\ZDOK1_DP_N23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (436)
{
FOR :
{
NET $1I5\ZDOK1_DP_N23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (437)
{
FOR :
{
NET $1I5\ZDOK1_DP_N23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (438)
{
FOR :
{
NET $1I5\ZDOK1_DP_N22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (439)
{
FOR :
{
NET $1I5\ZDOK1_DP_N22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (440)
{
FOR :
{
NET $1I5\ZDOK1_DP_N22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (441)
{
FOR :
{
NET $1I5\ZDOK1_DP_N21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (442)
{
FOR :
{
NET $1I5\ZDOK1_DP_N21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (443)
{
FOR :
{
NET $1I5\ZDOK1_DP_N21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (444)
{
FOR :
{
NET $1I5\ZDOK1_DP_N20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (445)
{
FOR :
{
NET $1I5\ZDOK1_DP_N20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (446)
{
FOR :
{
NET $1I5\ZDOK1_DP_N20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (447)
{
FOR :
{
NET $1I5\ZDOK1_DP_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (448)
{
FOR :
{
NET $1I5\ZDOK1_DP_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (449)
{
FOR :
{
NET $1I5\ZDOK1_DP_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (450)
{
FOR :
{
NET $1I5\ZDOK1_DP_N19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (451)
{
FOR :
{
NET $1I5\ZDOK1_DP_N19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (452)
{
FOR :
{
NET $1I5\ZDOK1_DP_N19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (453)
{
FOR :
{
NET $1I5\ZDOK1_DP_N18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (454)
{
FOR :
{
NET $1I5\ZDOK1_DP_N18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (455)
{
FOR :
{
NET $1I5\ZDOK1_DP_N18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (456)
{
FOR :
{
NET $1I5\ZDOK1_DP_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (457)
{
FOR :
{
NET $1I5\ZDOK1_DP_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (458)
{
FOR :
{
NET $1I5\ZDOK1_DP_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (459)
{
FOR :
{
NET $1I5\ZDOK1_DP_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (460)
{
FOR :
{
NET $1I5\ZDOK1_DP_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (461)
{
FOR :
{
NET $1I5\ZDOK1_DP_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (462)
{
FOR :
{
NET $1I5\ZDOK1_DP_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (463)
{
FOR :
{
NET $1I5\ZDOK1_DP_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (464)
{
FOR :
{
NET $1I5\ZDOK1_DP_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (465)
{
FOR :
{
NET $1I5\ZDOK1_DP_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (466)
{
FOR :
{
NET $1I5\ZDOK1_DP_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (467)
{
FOR :
{
NET $1I5\ZDOK1_DP_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (468)
{
FOR :
{
NET $1I5\ZDOK1_DP_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (469)
{
FOR :
{
NET $1I5\ZDOK1_DP_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (470)
{
FOR :
{
NET $1I5\ZDOK1_DP_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (471)
{
FOR :
{
NET $1I5\ZDOK1_DP_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (472)
{
FOR :
{
NET $1I5\ZDOK1_DP_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (473)
{
FOR :
{
NET $1I5\ZDOK1_DP_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (474)
{
FOR :
{
NET $1I5\ZDOK1_DP_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (475)
{
FOR :
{
NET $1I5\ZDOK1_DP_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (476)
{
FOR :
{
NET $1I5\ZDOK1_DP_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (477)
{
FOR :
{
NET $1I5\ZDOK1_DP_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (478)
{
FOR :
{
NET $1I5\ZDOK1_DP_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (479)
{
FOR :
{
NET $1I5\ZDOK1_DP_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (480)
{
FOR :
{
NET $1I5\ZDOK1_DP_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (481)
{
FOR :
{
NET $1I5\ZDOK1_DP_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (482)
{
FOR :
{
NET $1I5\ZDOK1_DP_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (483)
{
FOR :
{
NET $1I5\ZDOK1_DP_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (484)
{
FOR :
{
NET $1I5\ZDOK1_DP_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (485)
{
FOR :
{
NET $1I5\ZDOK1_DP_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (486)
{
FOR :
{
NET $1I5\ZDOK1_CLK1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (487)
{
FOR :
{
NET $1I5\ZDOK1_CLK1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (488)
{
FOR :
{
NET $1I5\ZDOK1_CLK1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (489)
{
FOR :
{
NET $1I5\ZDOK1_CLK1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (490)
{
FOR :
{
NET $1I5\ZDOK1_CLK1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (491)
{
FOR :
{
NET $1I5\ZDOK1_CLK1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (492)
{
FOR :
{
NET $1I5\ZDOK1_CLK0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (493)
{
FOR :
{
NET $1I5\ZDOK1_CLK0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (494)
{
FOR :
{
NET $1I5\ZDOK1_CLK0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (495)
{
FOR :
{
NET $1I5\ZDOK1_CLK0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (496)
{
FOR :
{
NET $1I5\ZDOK1_CLK0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (497)
{
FOR :
{
NET $1I5\ZDOK1_CLK0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (498)
{
FOR :
{
NET $1I4\ZDOK0_DP_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (499)
{
FOR :
{
NET $1I4\ZDOK0_DP_P9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (500)
{
FOR :
{
NET $1I4\ZDOK0_DP_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (501)
{
FOR :
{
NET $1I4\ZDOK0_DP_P8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (502)
{
FOR :
{
NET $1I4\ZDOK0_DP_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (503)
{
FOR :
{
NET $1I4\ZDOK0_DP_P7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (504)
{
FOR :
{
NET $1I4\ZDOK0_DP_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (505)
{
FOR :
{
NET $1I4\ZDOK0_DP_P6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (506)
{
FOR :
{
NET $1I4\ZDOK0_DP_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (507)
{
FOR :
{
NET $1I4\ZDOK0_DP_P5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (508)
{
FOR :
{
NET $1I4\ZDOK0_DP_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (509)
{
FOR :
{
NET $1I4\ZDOK0_DP_P4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (510)
{
FOR :
{
NET $1I4\ZDOK0_DP_P36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (511)
{
FOR :
{
NET $1I4\ZDOK0_DP_P36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (512)
{
FOR :
{
NET $1I4\ZDOK0_DP_P35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (513)
{
FOR :
{
NET $1I4\ZDOK0_DP_P35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (514)
{
FOR :
{
NET $1I4\ZDOK0_DP_P34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (515)
{
FOR :
{
NET $1I4\ZDOK0_DP_P34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (516)
{
FOR :
{
NET $1I4\ZDOK0_DP_P33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (517)
{
FOR :
{
NET $1I4\ZDOK0_DP_P33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (518)
{
FOR :
{
NET $1I4\ZDOK0_DP_P32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (519)
{
FOR :
{
NET $1I4\ZDOK0_DP_P32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (520)
{
FOR :
{
NET $1I4\ZDOK0_DP_P31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (521)
{
FOR :
{
NET $1I4\ZDOK0_DP_P31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (522)
{
FOR :
{
NET $1I4\ZDOK0_DP_P30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (523)
{
FOR :
{
NET $1I4\ZDOK0_DP_P30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (524)
{
FOR :
{
NET $1I4\ZDOK0_DP_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (525)
{
FOR :
{
NET $1I4\ZDOK0_DP_P3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (526)
{
FOR :
{
NET $1I4\ZDOK0_DP_P29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (527)
{
FOR :
{
NET $1I4\ZDOK0_DP_P29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (528)
{
FOR :
{
NET $1I4\ZDOK0_DP_P28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (529)
{
FOR :
{
NET $1I4\ZDOK0_DP_P28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (530)
{
FOR :
{
NET $1I4\ZDOK0_DP_P27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (531)
{
FOR :
{
NET $1I4\ZDOK0_DP_P27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (532)
{
FOR :
{
NET $1I4\ZDOK0_DP_P26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (533)
{
FOR :
{
NET $1I4\ZDOK0_DP_P26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (534)
{
FOR :
{
NET $1I4\ZDOK0_DP_P25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (535)
{
FOR :
{
NET $1I4\ZDOK0_DP_P25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (536)
{
FOR :
{
NET $1I4\ZDOK0_DP_P24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (537)
{
FOR :
{
NET $1I4\ZDOK0_DP_P24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (538)
{
FOR :
{
NET $1I4\ZDOK0_DP_P23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (539)
{
FOR :
{
NET $1I4\ZDOK0_DP_P23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (540)
{
FOR :
{
NET $1I4\ZDOK0_DP_P22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (541)
{
FOR :
{
NET $1I4\ZDOK0_DP_P22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (542)
{
FOR :
{
NET $1I4\ZDOK0_DP_P21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (543)
{
FOR :
{
NET $1I4\ZDOK0_DP_P21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (544)
{
FOR :
{
NET $1I4\ZDOK0_DP_P20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (545)
{
FOR :
{
NET $1I4\ZDOK0_DP_P20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (546)
{
FOR :
{
NET $1I4\ZDOK0_DP_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (547)
{
FOR :
{
NET $1I4\ZDOK0_DP_P2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (548)
{
FOR :
{
NET $1I4\ZDOK0_DP_P19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (549)
{
FOR :
{
NET $1I4\ZDOK0_DP_P19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (550)
{
FOR :
{
NET $1I4\ZDOK0_DP_P18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (551)
{
FOR :
{
NET $1I4\ZDOK0_DP_P18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (552)
{
FOR :
{
NET $1I4\ZDOK0_DP_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (553)
{
FOR :
{
NET $1I4\ZDOK0_DP_P17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (554)
{
FOR :
{
NET $1I4\ZDOK0_DP_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (555)
{
FOR :
{
NET $1I4\ZDOK0_DP_P16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (556)
{
FOR :
{
NET $1I4\ZDOK0_DP_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (557)
{
FOR :
{
NET $1I4\ZDOK0_DP_P15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (558)
{
FOR :
{
NET $1I4\ZDOK0_DP_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (559)
{
FOR :
{
NET $1I4\ZDOK0_DP_P14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (560)
{
FOR :
{
NET $1I4\ZDOK0_DP_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (561)
{
FOR :
{
NET $1I4\ZDOK0_DP_P13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (562)
{
FOR :
{
NET $1I4\ZDOK0_DP_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (563)
{
FOR :
{
NET $1I4\ZDOK0_DP_P12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (564)
{
FOR :
{
NET $1I4\ZDOK0_DP_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (565)
{
FOR :
{
NET $1I4\ZDOK0_DP_P11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (566)
{
FOR :
{
NET $1I4\ZDOK0_DP_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (567)
{
FOR :
{
NET $1I4\ZDOK0_DP_P10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (568)
{
FOR :
{
NET $1I4\ZDOK0_DP_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (569)
{
FOR :
{
NET $1I4\ZDOK0_DP_P1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (570)
{
FOR :
{
NET $1I4\ZDOK0_DP_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (571)
{
FOR :
{
NET $1I4\ZDOK0_DP_P0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (572)
{
FOR :
{
NET $1I4\ZDOK0_DP_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (573)
{
FOR :
{
NET $1I4\ZDOK0_DP_N9
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (574)
{
FOR :
{
NET $1I4\ZDOK0_DP_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (575)
{
FOR :
{
NET $1I4\ZDOK0_DP_N8
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (576)
{
FOR :
{
NET $1I4\ZDOK0_DP_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (577)
{
FOR :
{
NET $1I4\ZDOK0_DP_N7
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (578)
{
FOR :
{
NET $1I4\ZDOK0_DP_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (579)
{
FOR :
{
NET $1I4\ZDOK0_DP_N6
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (580)
{
FOR :
{
NET $1I4\ZDOK0_DP_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (581)
{
FOR :
{
NET $1I4\ZDOK0_DP_N5
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (582)
{
FOR :
{
NET $1I4\ZDOK0_DP_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (583)
{
FOR :
{
NET $1I4\ZDOK0_DP_N4
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (584)
{
FOR :
{
NET $1I4\ZDOK0_DP_N36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (585)
{
FOR :
{
NET $1I4\ZDOK0_DP_N36
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (586)
{
FOR :
{
NET $1I4\ZDOK0_DP_N35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (587)
{
FOR :
{
NET $1I4\ZDOK0_DP_N35
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (588)
{
FOR :
{
NET $1I4\ZDOK0_DP_N34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (589)
{
FOR :
{
NET $1I4\ZDOK0_DP_N34
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (590)
{
FOR :
{
NET $1I4\ZDOK0_DP_N33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (591)
{
FOR :
{
NET $1I4\ZDOK0_DP_N33
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (592)
{
FOR :
{
NET $1I4\ZDOK0_DP_N32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (593)
{
FOR :
{
NET $1I4\ZDOK0_DP_N32
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (594)
{
FOR :
{
NET $1I4\ZDOK0_DP_N31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (595)
{
FOR :
{
NET $1I4\ZDOK0_DP_N31
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (596)
{
FOR :
{
NET $1I4\ZDOK0_DP_N30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (597)
{
FOR :
{
NET $1I4\ZDOK0_DP_N30
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (598)
{
FOR :
{
NET $1I4\ZDOK0_DP_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (599)
{
FOR :
{
NET $1I4\ZDOK0_DP_N3
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (600)
{
FOR :
{
NET $1I4\ZDOK0_DP_N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (601)
{
FOR :
{
NET $1I4\ZDOK0_DP_N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (602)
{
FOR :
{
NET $1I4\ZDOK0_DP_N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (603)
{
FOR :
{
NET $1I4\ZDOK0_DP_N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (604)
{
FOR :
{
NET $1I4\ZDOK0_DP_N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (605)
{
FOR :
{
NET $1I4\ZDOK0_DP_N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (606)
{
FOR :
{
NET $1I4\ZDOK0_DP_N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (607)
{
FOR :
{
NET $1I4\ZDOK0_DP_N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (608)
{
FOR :
{
NET $1I4\ZDOK0_DP_N25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (609)
{
FOR :
{
NET $1I4\ZDOK0_DP_N25
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (610)
{
FOR :
{
NET $1I4\ZDOK0_DP_N24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (611)
{
FOR :
{
NET $1I4\ZDOK0_DP_N24
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (612)
{
FOR :
{
NET $1I4\ZDOK0_DP_N23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (613)
{
FOR :
{
NET $1I4\ZDOK0_DP_N23
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (614)
{
FOR :
{
NET $1I4\ZDOK0_DP_N22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (615)
{
FOR :
{
NET $1I4\ZDOK0_DP_N22
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (616)
{
FOR :
{
NET $1I4\ZDOK0_DP_N21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (617)
{
FOR :
{
NET $1I4\ZDOK0_DP_N21
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (618)
{
FOR :
{
NET $1I4\ZDOK0_DP_N20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (619)
{
FOR :
{
NET $1I4\ZDOK0_DP_N20
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (620)
{
FOR :
{
NET $1I4\ZDOK0_DP_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (621)
{
FOR :
{
NET $1I4\ZDOK0_DP_N2
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (622)
{
FOR :
{
NET $1I4\ZDOK0_DP_N19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (623)
{
FOR :
{
NET $1I4\ZDOK0_DP_N19
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (624)
{
FOR :
{
NET $1I4\ZDOK0_DP_N18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (625)
{
FOR :
{
NET $1I4\ZDOK0_DP_N18
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (626)
{
FOR :
{
NET $1I4\ZDOK0_DP_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (627)
{
FOR :
{
NET $1I4\ZDOK0_DP_N17
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (628)
{
FOR :
{
NET $1I4\ZDOK0_DP_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (629)
{
FOR :
{
NET $1I4\ZDOK0_DP_N16
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (630)
{
FOR :
{
NET $1I4\ZDOK0_DP_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (631)
{
FOR :
{
NET $1I4\ZDOK0_DP_N15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (632)
{
FOR :
{
NET $1I4\ZDOK0_DP_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (633)
{
FOR :
{
NET $1I4\ZDOK0_DP_N14
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (634)
{
FOR :
{
NET $1I4\ZDOK0_DP_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (635)
{
FOR :
{
NET $1I4\ZDOK0_DP_N13
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (636)
{
FOR :
{
NET $1I4\ZDOK0_DP_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (637)
{
FOR :
{
NET $1I4\ZDOK0_DP_N12
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (638)
{
FOR :
{
NET $1I4\ZDOK0_DP_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (639)
{
FOR :
{
NET $1I4\ZDOK0_DP_N11
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (640)
{
FOR :
{
NET $1I4\ZDOK0_DP_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (641)
{
FOR :
{
NET $1I4\ZDOK0_DP_N10
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (642)
{
FOR :
{
NET $1I4\ZDOK0_DP_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (643)
{
FOR :
{
NET $1I4\ZDOK0_DP_N1
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
MAX_TRACK_WIDTH 3.94
}
}
RULE_SET (644)
{
FOR :
{
NET $1I4\ZDOK0_DP_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
}
}
RULE_SET (645)
{
FOR :
{
NET $1I4\ZDOK0_DP_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (646)
{
FOR :
{
NET $1I3\MGTTX1_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (647)
{
FOR :
{
NET $1I3\MGTTX1_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (648)
{
FOR :
{
NET $1I3\MGTTX1_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (649)
{
FOR :
{
NET $1I3\MGTTX1_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (650)
{
FOR :
{
NET $1I3\MGTTX1_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (651)
{
FOR :
{
NET $1I3\MGTTX1_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (652)
{
FOR :
{
NET $1I3\MGTTX1_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (653)
{
FOR :
{
NET $1I3\MGTTX1_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (654)
{
FOR :
{
NET $1I3\MGTTX1_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (655)
{
FOR :
{
NET $1I3\MGTTX1_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (656)
{
FOR :
{
NET $1I3\MGTTX1_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (657)
{
FOR :
{
NET $1I3\MGTTX1_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (658)
{
FOR :
{
NET $1I3\MGTTX1_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (659)
{
FOR :
{
NET $1I3\MGTTX1_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (660)
{
FOR :
{
NET $1I3\MGTTX1_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (661)
{
FOR :
{
NET $1I3\MGTTX1_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (662)
{
FOR :
{
NET $1I3\MGTTX1_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (663)
{
FOR :
{
NET $1I3\MGTTX1_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (664)
{
FOR :
{
NET $1I3\MGTTX1_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (665)
{
FOR :
{
NET $1I3\MGTTX1_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (666)
{
FOR :
{
NET $1I3\MGTTX1_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (667)
{
FOR :
{
NET $1I3\MGTTX1_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (668)
{
FOR :
{
NET $1I3\MGTTX1_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (669)
{
FOR :
{
NET $1I3\MGTTX1_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (670)
{
FOR :
{
NET $1I3\MGTTX0_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (671)
{
FOR :
{
NET $1I3\MGTTX0_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (672)
{
FOR :
{
NET $1I3\MGTTX0_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (673)
{
FOR :
{
NET $1I3\MGTTX0_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (674)
{
FOR :
{
NET $1I3\MGTTX0_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (675)
{
FOR :
{
NET $1I3\MGTTX0_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (676)
{
FOR :
{
NET $1I3\MGTTX0_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (677)
{
FOR :
{
NET $1I3\MGTTX0_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (678)
{
FOR :
{
NET $1I3\MGTTX0_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (679)
{
FOR :
{
NET $1I3\MGTTX0_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (680)
{
FOR :
{
NET $1I3\MGTTX0_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (681)
{
FOR :
{
NET $1I3\MGTTX0_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (682)
{
FOR :
{
NET $1I3\MGTTX0_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (683)
{
FOR :
{
NET $1I3\MGTTX0_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (684)
{
FOR :
{
NET $1I3\MGTTX0_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (685)
{
FOR :
{
NET $1I3\MGTTX0_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (686)
{
FOR :
{
NET $1I3\MGTTX0_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (687)
{
FOR :
{
NET $1I3\MGTTX0_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (688)
{
FOR :
{
NET $1I3\MGTTX0_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (689)
{
FOR :
{
NET $1I3\MGTTX0_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (690)
{
FOR :
{
NET $1I3\MGTTX0_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (691)
{
FOR :
{
NET $1I3\MGTTX0_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (692)
{
FOR :
{
NET $1I3\MGTTX0_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (693)
{
FOR :
{
NET $1I3\MGTTX0_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (694)
{
FOR :
{
NET $1I3\MGTRX1_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (695)
{
FOR :
{
NET $1I3\MGTRX1_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (696)
{
FOR :
{
NET $1I3\MGTRX1_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (697)
{
FOR :
{
NET $1I3\MGTRX1_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (698)
{
FOR :
{
NET $1I3\MGTRX1_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (699)
{
FOR :
{
NET $1I3\MGTRX1_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (700)
{
FOR :
{
NET $1I3\MGTRX1_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (701)
{
FOR :
{
NET $1I3\MGTRX1_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (702)
{
FOR :
{
NET $1I3\MGTRX1_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (703)
{
FOR :
{
NET $1I3\MGTRX1_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (704)
{
FOR :
{
NET $1I3\MGTRX1_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (705)
{
FOR :
{
NET $1I3\MGTRX1_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (706)
{
FOR :
{
NET $1I3\MGTRX1_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (707)
{
FOR :
{
NET $1I3\MGTRX1_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (708)
{
FOR :
{
NET $1I3\MGTRX1_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (709)
{
FOR :
{
NET $1I3\MGTRX1_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (710)
{
FOR :
{
NET $1I3\MGTRX1_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (711)
{
FOR :
{
NET $1I3\MGTRX1_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (712)
{
FOR :
{
NET $1I3\MGTRX1_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (713)
{
FOR :
{
NET $1I3\MGTRX1_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (714)
{
FOR :
{
NET $1I3\MGTRX1_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (715)
{
FOR :
{
NET $1I3\MGTRX1_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (716)
{
FOR :
{
NET $1I3\MGTRX1_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (717)
{
FOR :
{
NET $1I3\MGTRX1_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (718)
{
FOR :
{
NET $1I3\MGTRX0_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (719)
{
FOR :
{
NET $1I3\MGTRX0_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (720)
{
FOR :
{
NET $1I3\MGTRX0_126_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (721)
{
FOR :
{
NET $1I3\MGTRX0_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (722)
{
FOR :
{
NET $1I3\MGTRX0_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (723)
{
FOR :
{
NET $1I3\MGTRX0_126_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (724)
{
FOR :
{
NET $1I3\MGTRX0_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (725)
{
FOR :
{
NET $1I3\MGTRX0_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (726)
{
FOR :
{
NET $1I3\MGTRX0_124_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (727)
{
FOR :
{
NET $1I3\MGTRX0_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (728)
{
FOR :
{
NET $1I3\MGTRX0_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (729)
{
FOR :
{
NET $1I3\MGTRX0_124_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (730)
{
FOR :
{
NET $1I3\MGTRX0_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (731)
{
FOR :
{
NET $1I3\MGTRX0_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (732)
{
FOR :
{
NET $1I3\MGTRX0_122_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (733)
{
FOR :
{
NET $1I3\MGTRX0_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (734)
{
FOR :
{
NET $1I3\MGTRX0_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (735)
{
FOR :
{
NET $1I3\MGTRX0_122_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (736)
{
FOR :
{
NET $1I3\MGTRX0_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (737)
{
FOR :
{
NET $1I3\MGTRX0_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (738)
{
FOR :
{
NET $1I3\MGTRX0_120_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (739)
{
FOR :
{
NET $1I3\MGTRX0_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (740)
{
FOR :
{
NET $1I3\MGTRX0_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (741)
{
FOR :
{
NET $1I3\MGTRX0_120_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (742)
{
FOR :
{
NET $1I3\$1N64
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (743)
{
FOR :
{
NET $1I3\$1N64
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (744)
{
FOR :
{
NET $1I3\$1N64
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (745)
{
FOR :
{
NET $1I3\$1N63
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (746)
{
FOR :
{
NET $1I3\$1N63
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (747)
{
FOR :
{
NET $1I3\$1N63
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (748)
{
FOR :
{
NET $1I3\$1N60
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (749)
{
FOR :
{
NET $1I3\$1N60
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (750)
{
FOR :
{
NET $1I3\$1N60
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (751)
{
FOR :
{
NET $1I3\$1N59
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (752)
{
FOR :
{
NET $1I3\$1N59
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (753)
{
FOR :
{
NET $1I3\$1N59
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (754)
{
FOR :
{
NET $1I3\$1N491
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (755)
{
FOR :
{
NET $1I3\$1N491
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (756)
{
FOR :
{
NET $1I3\$1N491
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (757)
{
FOR :
{
NET $1I3\$1N457
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (758)
{
FOR :
{
NET $1I3\$1N457
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (759)
{
FOR :
{
NET $1I3\$1N457
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (760)
{
FOR :
{
NET $1I3\$1N456
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (761)
{
FOR :
{
NET $1I3\$1N456
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (762)
{
FOR :
{
NET $1I3\$1N456
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (763)
{
FOR :
{
NET $1I3\$1N455
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (764)
{
FOR :
{
NET $1I3\$1N455
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (765)
{
FOR :
{
NET $1I3\$1N455
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (766)
{
FOR :
{
NET $1I3\$1N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (767)
{
FOR :
{
NET $1I3\$1N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (768)
{
FOR :
{
NET $1I3\$1N29
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (769)
{
FOR :
{
NET $1I3\$1N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (770)
{
FOR :
{
NET $1I3\$1N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (771)
{
FOR :
{
NET $1I3\$1N28
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (772)
{
FOR :
{
NET $1I3\$1N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (773)
{
FOR :
{
NET $1I3\$1N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (774)
{
FOR :
{
NET $1I3\$1N27
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (775)
{
FOR :
{
NET $1I3\$1N268
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (776)
{
FOR :
{
NET $1I3\$1N268
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (777)
{
FOR :
{
NET $1I3\$1N268
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (778)
{
FOR :
{
NET $1I3\$1N267
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (779)
{
FOR :
{
NET $1I3\$1N267
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (780)
{
FOR :
{
NET $1I3\$1N267
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (781)
{
FOR :
{
NET $1I3\$1N266
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (782)
{
FOR :
{
NET $1I3\$1N266
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (783)
{
FOR :
{
NET $1I3\$1N266
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (784)
{
FOR :
{
NET $1I3\$1N265
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (785)
{
FOR :
{
NET $1I3\$1N265
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (786)
{
FOR :
{
NET $1I3\$1N265
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (787)
{
FOR :
{
NET $1I3\$1N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (788)
{
FOR :
{
NET $1I3\$1N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (789)
{
FOR :
{
NET $1I3\$1N26
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (790)
{
FOR :
{
NET $1I291\SYS_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (791)
{
FOR :
{
NET $1I291\SYS_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (792)
{
FOR :
{
NET $1I291\SYS_CLK_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (793)
{
FOR :
{
NET $1I291\SYS_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (794)
{
FOR :
{
NET $1I291\SYS_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (795)
{
FOR :
{
NET $1I291\SYS_CLK_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (796)
{
FOR :
{
NET $1I291\GPIO_CLK1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (797)
{
FOR :
{
NET $1I291\GPIO_CLK1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (798)
{
FOR :
{
NET $1I291\GPIO_CLK1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (799)
{
FOR :
{
NET $1I291\GPIO_CLK1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (800)
{
FOR :
{
NET $1I291\GPIO_CLK1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (801)
{
FOR :
{
NET $1I291\GPIO_CLK1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (802)
{
FOR :
{
NET $1I291\GPIO_CLK0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (803)
{
FOR :
{
NET $1I291\GPIO_CLK0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (804)
{
FOR :
{
NET $1I291\GPIO_CLK0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (805)
{
FOR :
{
NET $1I291\GPIO_CLK0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (806)
{
FOR :
{
NET $1I291\GPIO_CLK0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (807)
{
FOR :
{
NET $1I291\GPIO_CLK0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (808)
{
FOR :
{
NET $1I291\DLY_CLK_200_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (809)
{
FOR :
{
NET $1I291\DLY_CLK_200_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (810)
{
FOR :
{
NET $1I291\DLY_CLK_200_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (811)
{
FOR :
{
NET $1I291\DLY_CLK_200_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (812)
{
FOR :
{
NET $1I291\DLY_CLK_200_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (813)
{
FOR :
{
NET $1I291\DLY_CLK_200_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (814)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (815)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (816)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (817)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (818)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (819)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (820)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_3_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (821)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_3_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (822)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_3_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (823)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_3_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (824)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_3_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (825)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_3_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (826)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_2_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (827)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_2_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (828)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_2_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (829)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_2_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (830)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_2_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (831)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_2_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (832)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (833)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (834)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_1_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (835)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (836)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (837)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_1_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (838)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (839)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (840)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_0_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (841)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (842)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (843)
{
FOR :
{
NET $1I2\MGT_REFCLK_Q1_0_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (844)
{
FOR :
{
NET $1I2\MGTTX1_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (845)
{
FOR :
{
NET $1I2\MGTTX1_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (846)
{
FOR :
{
NET $1I2\MGTTX1_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (847)
{
FOR :
{
NET $1I2\MGTTX1_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (848)
{
FOR :
{
NET $1I2\MGTTX1_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (849)
{
FOR :
{
NET $1I2\MGTTX1_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (850)
{
FOR :
{
NET $1I2\MGTTX1_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (851)
{
FOR :
{
NET $1I2\MGTTX1_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (852)
{
FOR :
{
NET $1I2\MGTTX1_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (853)
{
FOR :
{
NET $1I2\MGTTX1_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (854)
{
FOR :
{
NET $1I2\MGTTX1_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (855)
{
FOR :
{
NET $1I2\MGTTX1_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (856)
{
FOR :
{
NET $1I2\MGTTX1_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (857)
{
FOR :
{
NET $1I2\MGTTX1_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (858)
{
FOR :
{
NET $1I2\MGTTX1_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (859)
{
FOR :
{
NET $1I2\MGTTX1_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (860)
{
FOR :
{
NET $1I2\MGTTX1_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (861)
{
FOR :
{
NET $1I2\MGTTX1_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (862)
{
FOR :
{
NET $1I2\MGTTX1_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (863)
{
FOR :
{
NET $1I2\MGTTX1_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (864)
{
FOR :
{
NET $1I2\MGTTX1_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (865)
{
FOR :
{
NET $1I2\MGTTX1_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (866)
{
FOR :
{
NET $1I2\MGTTX1_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (867)
{
FOR :
{
NET $1I2\MGTTX1_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (868)
{
FOR :
{
NET $1I2\MGTTX0_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (869)
{
FOR :
{
NET $1I2\MGTTX0_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (870)
{
FOR :
{
NET $1I2\MGTTX0_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (871)
{
FOR :
{
NET $1I2\MGTTX0_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (872)
{
FOR :
{
NET $1I2\MGTTX0_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (873)
{
FOR :
{
NET $1I2\MGTTX0_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (874)
{
FOR :
{
NET $1I2\MGTTX0_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (875)
{
FOR :
{
NET $1I2\MGTTX0_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (876)
{
FOR :
{
NET $1I2\MGTTX0_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (877)
{
FOR :
{
NET $1I2\MGTTX0_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (878)
{
FOR :
{
NET $1I2\MGTTX0_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (879)
{
FOR :
{
NET $1I2\MGTTX0_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (880)
{
FOR :
{
NET $1I2\MGTTX0_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (881)
{
FOR :
{
NET $1I2\MGTTX0_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (882)
{
FOR :
{
NET $1I2\MGTTX0_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (883)
{
FOR :
{
NET $1I2\MGTTX0_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (884)
{
FOR :
{
NET $1I2\MGTTX0_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (885)
{
FOR :
{
NET $1I2\MGTTX0_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (886)
{
FOR :
{
NET $1I2\MGTTX0_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (887)
{
FOR :
{
NET $1I2\MGTTX0_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (888)
{
FOR :
{
NET $1I2\MGTTX0_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (889)
{
FOR :
{
NET $1I2\MGTTX0_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (890)
{
FOR :
{
NET $1I2\MGTTX0_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (891)
{
FOR :
{
NET $1I2\MGTTX0_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (892)
{
FOR :
{
NET $1I2\MGTRX1_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (893)
{
FOR :
{
NET $1I2\MGTRX1_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (894)
{
FOR :
{
NET $1I2\MGTRX1_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (895)
{
FOR :
{
NET $1I2\MGTRX1_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (896)
{
FOR :
{
NET $1I2\MGTRX1_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (897)
{
FOR :
{
NET $1I2\MGTRX1_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (898)
{
FOR :
{
NET $1I2\MGTRX1_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (899)
{
FOR :
{
NET $1I2\MGTRX1_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (900)
{
FOR :
{
NET $1I2\MGTRX1_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (901)
{
FOR :
{
NET $1I2\MGTRX1_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (902)
{
FOR :
{
NET $1I2\MGTRX1_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (903)
{
FOR :
{
NET $1I2\MGTRX1_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (904)
{
FOR :
{
NET $1I2\MGTRX1_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (905)
{
FOR :
{
NET $1I2\MGTRX1_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (906)
{
FOR :
{
NET $1I2\MGTRX1_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (907)
{
FOR :
{
NET $1I2\MGTRX1_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (908)
{
FOR :
{
NET $1I2\MGTRX1_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (909)
{
FOR :
{
NET $1I2\MGTRX1_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (910)
{
FOR :
{
NET $1I2\MGTRX1_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (911)
{
FOR :
{
NET $1I2\MGTRX1_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (912)
{
FOR :
{
NET $1I2\MGTRX1_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (913)
{
FOR :
{
NET $1I2\MGTRX1_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (914)
{
FOR :
{
NET $1I2\MGTRX1_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (915)
{
FOR :
{
NET $1I2\MGTRX1_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (916)
{
FOR :
{
NET $1I2\MGTRX0_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (917)
{
FOR :
{
NET $1I2\MGTRX0_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (918)
{
FOR :
{
NET $1I2\MGTRX0_118_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (919)
{
FOR :
{
NET $1I2\MGTRX0_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (920)
{
FOR :
{
NET $1I2\MGTRX0_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (921)
{
FOR :
{
NET $1I2\MGTRX0_118_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (922)
{
FOR :
{
NET $1I2\MGTRX0_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (923)
{
FOR :
{
NET $1I2\MGTRX0_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (924)
{
FOR :
{
NET $1I2\MGTRX0_116_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (925)
{
FOR :
{
NET $1I2\MGTRX0_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (926)
{
FOR :
{
NET $1I2\MGTRX0_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (927)
{
FOR :
{
NET $1I2\MGTRX0_116_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (928)
{
FOR :
{
NET $1I2\MGTRX0_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (929)
{
FOR :
{
NET $1I2\MGTRX0_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (930)
{
FOR :
{
NET $1I2\MGTRX0_114_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (931)
{
FOR :
{
NET $1I2\MGTRX0_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (932)
{
FOR :
{
NET $1I2\MGTRX0_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (933)
{
FOR :
{
NET $1I2\MGTRX0_114_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (934)
{
FOR :
{
NET $1I2\MGTRX0_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (935)
{
FOR :
{
NET $1I2\MGTRX0_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (936)
{
FOR :
{
NET $1I2\MGTRX0_112_P
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (937)
{
FOR :
{
NET $1I2\MGTRX0_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (938)
{
FOR :
{
NET $1I2\MGTRX0_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (939)
{
FOR :
{
NET $1I2\MGTRX0_112_N
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (940)
{
FOR :
{
NET $1I2\$1N919
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (941)
{
FOR :
{
NET $1I2\$1N919
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (942)
{
FOR :
{
NET $1I2\$1N919
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (943)
{
FOR :
{
NET $1I2\$1N917
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (944)
{
FOR :
{
NET $1I2\$1N917
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (945)
{
FOR :
{
NET $1I2\$1N917
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (946)
{
FOR :
{
NET $1I2\$1N905
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (947)
{
FOR :
{
NET $1I2\$1N905
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (948)
{
FOR :
{
NET $1I2\$1N905
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (949)
{
FOR :
{
NET $1I2\$1N904
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (950)
{
FOR :
{
NET $1I2\$1N904
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (951)
{
FOR :
{
NET $1I2\$1N904
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (952)
{
FOR :
{
NET $1I2\$1N903
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (953)
{
FOR :
{
NET $1I2\$1N903
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (954)
{
FOR :
{
NET $1I2\$1N903
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (955)
{
FOR :
{
NET $1I2\$1N902
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (956)
{
FOR :
{
NET $1I2\$1N902
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (957)
{
FOR :
{
NET $1I2\$1N902
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (958)
{
FOR :
{
NET $1I2\$1N64
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (959)
{
FOR :
{
NET $1I2\$1N64
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (960)
{
FOR :
{
NET $1I2\$1N64
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (961)
{
FOR :
{
NET $1I2\$1N60
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (962)
{
FOR :
{
NET $1I2\$1N60
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (963)
{
FOR :
{
NET $1I2\$1N60
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (964)
{
FOR :
{
NET $1I2\$1N491
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (965)
{
FOR :
{
NET $1I2\$1N491
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (966)
{
FOR :
{
NET $1I2\$1N491
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (967)
{
FOR :
{
NET $1I2\$1N457
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (968)
{
FOR :
{
NET $1I2\$1N457
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (969)
{
FOR :
{
NET $1I2\$1N457
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (970)
{
FOR :
{
NET $1I2\$1N456
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (971)
{
FOR :
{
NET $1I2\$1N456
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (972)
{
FOR :
{
NET $1I2\$1N456
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (973)
{
FOR :
{
NET $1I2\$1N268
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (974)
{
FOR :
{
NET $1I2\$1N268
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (975)
{
FOR :
{
NET $1I2\$1N268
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (976)
{
FOR :
{
NET $1I2\$1N267
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (977)
{
FOR :
{
NET $1I2\$1N267
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (978)
{
FOR :
{
NET $1I2\$1N267
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (979)
{
FOR :
{
NET $1I2\$1N266
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (980)
{
FOR :
{
NET $1I2\$1N266
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (981)
{
FOR :
{
NET $1I2\$1N266
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (982)
{
FOR :
{
NET $1I2\$1N265
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (983)
{
FOR :
{
NET $1I2\$1N265
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (984)
{
FOR :
{
NET $1I2\$1N265
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (985)
{
FOR :
{
NET $1I2\$1N1177
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (986)
{
FOR :
{
NET $1I2\$1N1177
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
}
}
RULE_SET (987)
{
FOR :
{
NET $1I2\$1N1177
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 3.940000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (988)
{
FOR :
{
NET CLK_PERCLK
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (989)
{
FOR :
{
NET CLK_PERCLK
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 3
VALID_LAYER 5
VALID_LAYER 7
VALID_LAYER 10
VALID_LAYER 12
VALID_LAYER 14
VALID_LAYER 16
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE BGA
LENGTH_MINIMIZATION_TYPE 4
}
}
RULE_SET (990)
{
FOR :
{
NET CLK_PERCLK
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 3.930000
VIA_TO_TRACK 3.930000
VIA_TO_VIA 3.930000
PAD_TO_TRACK 3.930000
PAD_TO_VIA 3.930000
PAD_TO_PAD 3.930000
SMD_TO_TRACK 3.930000
SMD_TO_VIA 3.930000
SMD_TO_PAD 3.930000
SMD_TO_SMD 3.930000
COPPER_TO_TRACK 3.930000
COPPER_TO_VIA 3.930000
COPPER_TO_PAD 3.930000
COPPER_TO_SMD 3.930000
COPPER_TO_COPPER 3.930000
TEXT_TO_TRACK 3.930000
TEXT_TO_VIA 3.930000
TEXT_TO_PAD 3.930000
TEXT_TO_SMD 3.930000
OUTLINE_TO_TRACK 3.930000
OUTLINE_TO_VIA 3.930000
OUTLINE_TO_PAD 3.930000
OUTLINE_TO_SMD 3.930000
OUTLINE_TO_COPPER 3.930000
DRILL_TO_TRACK 3.930000
DRILL_TO_VIA 3.930000
DRILL_TO_PAD 3.930000
DRILL_TO_SMD 3.930000
DRILL_TO_COPPER 3.930000
SAME_NET_SMD_TO_VIA 3.930000
SAME_NET_SMD_TO_CRN 3.930000
SAME_NET_VIA_TO_VIA 3.930000
SAME_NET_PAD_TO_CRN 3.930000
SAME_NET_TRACK_TO_CRN 3.930000
MIN_TRACK_WIDTH 3.930000
REC_TRACK_WIDTH 3.940000
MAX_TRACK_WIDTH 200.000000
DRILL_TO_DRILL 3.930000
BODY_TO_BODY 3.930000
}
}
RULE_SET (991)
{
FOR :
{
NET $1I6\DDR2_A15
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
RULE_SET (992)
{
FOR :
{
NET $1I4\ZDOK0_DP_P9
NET $1I4\ZDOK0_DP_P8
NET $1I4\ZDOK0_DP_P7
NET $1I4\ZDOK0_DP_P6
NET $1I4\ZDOK0_DP_P5
NET $1I4\ZDOK0_DP_P4
NET $1I4\ZDOK0_DP_P36
NET $1I4\ZDOK0_DP_P35
NET $1I4\ZDOK0_DP_P34
NET $1I4\ZDOK0_DP_P33
NET $1I4\ZDOK0_DP_P32
NET $1I4\ZDOK0_DP_P31
NET $1I4\ZDOK0_DP_P30
NET $1I4\ZDOK0_DP_P3
NET $1I4\ZDOK0_DP_P29
NET $1I4\ZDOK0_DP_P28
NET $1I4\ZDOK0_DP_P27
NET $1I4\ZDOK0_DP_P26
NET $1I4\ZDOK0_DP_P25
NET $1I4\ZDOK0_DP_P24
NET $1I4\ZDOK0_DP_P23
NET $1I4\ZDOK0_DP_P22
NET $1I4\ZDOK0_DP_P21
NET $1I4\ZDOK0_DP_P20
NET $1I4\ZDOK0_DP_P2
NET $1I4\ZDOK0_DP_P19
NET $1I4\ZDOK0_DP_P18
NET $1I4\ZDOK0_DP_P17
NET $1I4\ZDOK0_DP_P16
NET $1I4\ZDOK0_DP_P15
NET $1I4\ZDOK0_DP_P14
NET $1I4\ZDOK0_DP_P13
NET $1I4\ZDOK0_DP_P12
NET $1I4\ZDOK0_DP_P11
NET $1I4\ZDOK0_DP_P10
NET $1I4\ZDOK0_DP_P1
NET $1I4\ZDOK0_DP_P0
NET $1I4\ZDOK0_DP_N9
NET $1I4\ZDOK0_DP_N8
NET $1I4\ZDOK0_DP_N7
NET $1I4\ZDOK0_DP_N6
NET $1I4\ZDOK0_DP_N5
NET $1I4\ZDOK0_DP_N4
NET $1I4\ZDOK0_DP_N36
NET $1I4\ZDOK0_DP_N35
NET $1I4\ZDOK0_DP_N34
NET $1I4\ZDOK0_DP_N33
NET $1I4\ZDOK0_DP_N32
NET $1I4\ZDOK0_DP_N31
NET $1I4\ZDOK0_DP_N30
NET $1I4\ZDOK0_DP_N3
NET $1I4\ZDOK0_DP_N29
NET $1I4\ZDOK0_DP_N28
NET $1I4\ZDOK0_DP_N27
NET $1I4\ZDOK0_DP_N26
NET $1I4\ZDOK0_DP_N25
NET $1I4\ZDOK0_DP_N24
NET $1I4\ZDOK0_DP_N23
NET $1I4\ZDOK0_DP_N22
NET $1I4\ZDOK0_DP_N21
NET $1I4\ZDOK0_DP_N20
NET $1I4\ZDOK0_DP_N2
NET $1I4\ZDOK0_DP_N19
NET $1I4\ZDOK0_DP_N18
NET $1I4\ZDOK0_DP_N17
NET $1I4\ZDOK0_DP_N16
NET $1I4\ZDOK0_DP_N15
NET $1I4\ZDOK0_DP_N14
NET $1I4\ZDOK0_DP_N13
NET $1I4\ZDOK0_DP_N12
NET $1I4\ZDOK0_DP_N11
NET $1I4\ZDOK0_DP_N10
NET $1I4\ZDOK0_DP_N1
NET $1I4\ZDOK0_DP_N0
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
MATCH_LENGTH Y
}
}
DIF_PAIR $1I2\$1N60,$1I2\$1N919
{
NET $1I2\$1N919
NET $1I2\$1N60
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX1_116_N,$1I2\MGTRX1_116_P
{
NET $1I2\MGTRX1_116_P
NET $1I2\MGTRX1_116_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX1_126_N,$1I3\MGTRX1_126_P
{
NET $1I3\MGTRX1_126_P
NET $1I3\MGTRX1_126_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N29,$1I4\ZDOK0_DP_P29
{
NET $1I4\ZDOK0_DP_P29
NET $1I4\ZDOK0_DP_N29
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N1,$1I5\ZDOK1_DP_P1
{
NET $1I5\ZDOK1_DP_P1
NET $1I5\ZDOK1_DP_N1
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N28,$1I5\ZDOK1_DP_P28
{
NET $1I5\ZDOK1_DP_P28
NET $1I5\ZDOK1_DP_N28
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N29,$1I5\ZDOK1_DP_P29
{
NET $1I5\ZDOK1_DP_P29
NET $1I5\ZDOK1_DP_N29
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N5,$1I7\QSH_A_D_P5
{
NET $1I7\QSH_A_D_P5
NET $1I7\QSH_A_D_N5
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N7,$1I7\QSH_B_D_P7
{
NET $1I7\QSH_B_D_P7
NET $1I7\QSH_B_D_N7
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX1_118_N,$1I2\MGTTX1_118_P
{
NET $1I2\MGTTX1_118_P
NET $1I2\MGTTX1_118_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N455,$1I3\$1N456
{
NET $1I3\$1N456
NET $1I3\$1N455
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N6,$1I4\ZDOK0_DP_P6
{
NET $1I4\ZDOK0_DP_P6
NET $1I4\ZDOK0_DP_N6
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I7\QSH_A_D_N1,$1I7\QSH_A_D_P1
{
NET $1I7\QSH_A_D_P1
NET $1I7\QSH_A_D_N1
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N28,$1I3\$1N29
{
NET $1I3\$1N29
NET $1I3\$1N28
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX0_120_N,$1I3\MGTTX0_120_P
{
NET $1I3\MGTTX0_120_P
NET $1I3\MGTTX0_120_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N2,$1I4\ZDOK0_DP_P2
{
NET $1I4\ZDOK0_DP_P2
NET $1I4\ZDOK0_DP_N2
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I7\QSH_A_D_N18,$1I7\QSH_A_D_P18
{
NET $1I7\QSH_A_D_P18
NET $1I7\QSH_A_D_N18
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I7\QSH_B_D_N18,$1I7\QSH_B_D_P18
{
NET $1I7\QSH_B_D_P18
NET $1I7\QSH_B_D_N18
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I7\QSH_B_D_N3,$1I7\QSH_B_D_P3
{
NET $1I7\QSH_B_D_P3
NET $1I7\QSH_B_D_N3
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\$1N457,$1I2\$1N491
{
NET $1I2\$1N491
NET $1I2\$1N457
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX0_118_N,$1I2\MGTRX0_118_P
{
NET $1I2\MGTRX0_118_P
NET $1I2\MGTRX0_118_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N457,$1I3\$1N491
{
NET $1I3\$1N491
NET $1I3\$1N457
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX1_120_N,$1I3\MGTRX1_120_P
{
NET $1I3\MGTRX1_120_P
NET $1I3\MGTRX1_120_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX1_122_N,$1I3\MGTTX1_122_P
{
NET $1I3\MGTTX1_122_P
NET $1I3\MGTTX1_122_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N6,$1I5\ZDOK1_DP_P6
{
NET $1I5\ZDOK1_DP_P6
NET $1I5\ZDOK1_DP_N6
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N10,$1I7\QSH_A_D_P10
{
NET $1I7\QSH_A_D_P10
NET $1I7\QSH_A_D_N10
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N14,$1I7\QSH_A_D_P14
{
NET $1I7\QSH_A_D_P14
NET $1I7\QSH_A_D_N14
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N8,$1I7\QSH_A_D_P8
{
NET $1I7\QSH_A_D_P8
NET $1I7\QSH_A_D_N8
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N10,$1I7\QSH_B_D_P10
{
NET $1I7\QSH_B_D_P10
NET $1I7\QSH_B_D_N10
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N14,$1I7\QSH_B_D_P14
{
NET $1I7\QSH_B_D_P14
NET $1I7\QSH_B_D_N14
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\$1N64,$1I2\$1N917
{
NET $1I2\$1N917
NET $1I2\$1N64
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX1_112_N,$1I2\MGTTX1_112_P
{
NET $1I2\MGTTX1_112_P
NET $1I2\MGTTX1_112_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGT_REFCLK_Q1_1_N,$1I2\MGT_REFCLK_Q1_1_P
{
NET $1I2\MGT_REFCLK_Q1_1_P
NET $1I2\MGT_REFCLK_Q1_1_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I291\GPIO_CLK1_N,$1I291\GPIO_CLK1_P
{
NET $1I291\GPIO_CLK1_P
NET $1I291\GPIO_CLK1_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.937000
GAP 3.937000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N10,$1I4\ZDOK0_DP_P10
{
NET $1I4\ZDOK0_DP_P10
NET $1I4\ZDOK0_DP_N10
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N11,$1I4\ZDOK0_DP_P11
{
NET $1I4\ZDOK0_DP_P11
NET $1I4\ZDOK0_DP_N11
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N12,$1I4\ZDOK0_DP_P12
{
NET $1I4\ZDOK0_DP_P12
NET $1I4\ZDOK0_DP_N12
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N10,$1I5\ZDOK1_DP_P10
{
NET $1I5\ZDOK1_DP_P10
NET $1I5\ZDOK1_DP_N10
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N11,$1I5\ZDOK1_DP_P11
{
NET $1I5\ZDOK1_DP_P11
NET $1I5\ZDOK1_DP_N11
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N2,$1I5\ZDOK1_DP_P2
{
NET $1I5\ZDOK1_DP_P2
NET $1I5\ZDOK1_DP_N2
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N4,$1I7\QSH_A_D_P4
{
NET $1I7\QSH_A_D_P4
NET $1I7\QSH_A_D_N4
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N13,$1I4\ZDOK0_DP_P13
{
NET $1I4\ZDOK0_DP_P13
NET $1I4\ZDOK0_DP_N13
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N14,$1I4\ZDOK0_DP_P14
{
NET $1I4\ZDOK0_DP_P14
NET $1I4\ZDOK0_DP_N14
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N15,$1I4\ZDOK0_DP_P15
{
NET $1I4\ZDOK0_DP_P15
NET $1I4\ZDOK0_DP_N15
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N7,$1I4\ZDOK0_DP_P7
{
NET $1I4\ZDOK0_DP_P7
NET $1I4\ZDOK0_DP_N7
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N12,$1I5\ZDOK1_DP_P12
{
NET $1I5\ZDOK1_DP_P12
NET $1I5\ZDOK1_DP_N12
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N13,$1I5\ZDOK1_DP_P13
{
NET $1I5\ZDOK1_DP_P13
NET $1I5\ZDOK1_DP_N13
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N14,$1I5\ZDOK1_DP_P14
{
NET $1I5\ZDOK1_DP_P14
NET $1I5\ZDOK1_DP_N14
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N6,$1I7\QSH_B_D_P6
{
NET $1I7\QSH_B_D_P6
NET $1I7\QSH_B_D_N6
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX0_112_N,$1I2\MGTRX0_112_P
{
NET $1I2\MGTRX0_112_P
NET $1I2\MGTRX0_112_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX0_114_N,$1I2\MGTTX0_114_P
{
NET $1I2\MGTTX0_114_P
NET $1I2\MGTTX0_114_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGT_REFCLK_Q1_N,$1I2\MGT_REFCLK_Q1_P
{
NET $1I2\MGT_REFCLK_Q1_P
NET $1I2\MGT_REFCLK_Q1_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX0_122_N,$1I3\MGTRX0_122_P
{
NET $1I3\MGTRX0_122_P
NET $1I3\MGTRX0_122_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX0_124_N,$1I3\MGTTX0_124_P
{
NET $1I3\MGTTX0_124_P
NET $1I3\MGTTX0_124_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N16,$1I4\ZDOK0_DP_P16
{
NET $1I4\ZDOK0_DP_P16
NET $1I4\ZDOK0_DP_N16
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N17,$1I4\ZDOK0_DP_P17
{
NET $1I4\ZDOK0_DP_P17
NET $1I4\ZDOK0_DP_N17
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N18,$1I4\ZDOK0_DP_P18
{
NET $1I4\ZDOK0_DP_P18
NET $1I4\ZDOK0_DP_N18
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N3,$1I4\ZDOK0_DP_P3
{
NET $1I4\ZDOK0_DP_P3
NET $1I4\ZDOK0_DP_N3
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N15,$1I5\ZDOK1_DP_P15
{
NET $1I5\ZDOK1_DP_P15
NET $1I5\ZDOK1_DP_N15
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N16,$1I5\ZDOK1_DP_P16
{
NET $1I5\ZDOK1_DP_P16
NET $1I5\ZDOK1_DP_N16
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N17,$1I5\ZDOK1_DP_P17
{
NET $1I5\ZDOK1_DP_P17
NET $1I5\ZDOK1_DP_N17
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N0,$1I7\QSH_A_D_P0
{
NET $1I7\QSH_A_D_P0
NET $1I7\QSH_A_D_N0
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N2,$1I7\QSH_B_D_P2
{
NET $1I7\QSH_B_D_P2
NET $1I7\QSH_B_D_N2
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX1_114_N,$1I2\MGTRX1_114_P
{
NET $1I2\MGTRX1_114_P
NET $1I2\MGTRX1_114_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX1_116_N,$1I2\MGTTX1_116_P
{
NET $1I2\MGTTX1_116_P
NET $1I2\MGTTX1_116_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N26,$1I3\$1N27
{
NET $1I3\$1N27
NET $1I3\$1N26
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX1_124_N,$1I3\MGTRX1_124_P
{
NET $1I3\MGTRX1_124_P
NET $1I3\MGTRX1_124_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX1_126_N,$1I3\MGTTX1_126_P
{
NET $1I3\MGTTX1_126_P
NET $1I3\MGTTX1_126_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N19,$1I4\ZDOK0_DP_P19
{
NET $1I4\ZDOK0_DP_P19
NET $1I4\ZDOK0_DP_N19
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N30,$1I4\ZDOK0_DP_P30
{
NET $1I4\ZDOK0_DP_P30
NET $1I4\ZDOK0_DP_N30
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N31,$1I4\ZDOK0_DP_P31
{
NET $1I4\ZDOK0_DP_P31
NET $1I4\ZDOK0_DP_N31
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N18,$1I5\ZDOK1_DP_P18
{
NET $1I5\ZDOK1_DP_P18
NET $1I5\ZDOK1_DP_N18
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N19,$1I5\ZDOK1_DP_P19
{
NET $1I5\ZDOK1_DP_P19
NET $1I5\ZDOK1_DP_N19
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N30,$1I5\ZDOK1_DP_P30
{
NET $1I5\ZDOK1_DP_P30
NET $1I5\ZDOK1_DP_N30
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N7,$1I5\ZDOK1_DP_P7
{
NET $1I5\ZDOK1_DP_P7
NET $1I5\ZDOK1_DP_N7
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N11,$1I7\QSH_A_D_P11
{
NET $1I7\QSH_A_D_P11
NET $1I7\QSH_A_D_N11
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N15,$1I7\QSH_A_D_P15
{
NET $1I7\QSH_A_D_P15
NET $1I7\QSH_A_D_N15
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N11,$1I7\QSH_B_D_P11
{
NET $1I7\QSH_B_D_P11
NET $1I7\QSH_B_D_N11
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N15,$1I7\QSH_B_D_P15
{
NET $1I7\QSH_B_D_P15
NET $1I7\QSH_B_D_N15
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\$1N904,$1I2\$1N905
{
NET $1I2\$1N905
NET $1I2\$1N904
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N32,$1I4\ZDOK0_DP_P32
{
NET $1I4\ZDOK0_DP_P32
NET $1I4\ZDOK0_DP_N32
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N33,$1I4\ZDOK0_DP_P33
{
NET $1I4\ZDOK0_DP_P33
NET $1I4\ZDOK0_DP_N33
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N34,$1I4\ZDOK0_DP_P34
{
NET $1I4\ZDOK0_DP_P34
NET $1I4\ZDOK0_DP_N34
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N3,$1I5\ZDOK1_DP_P3
{
NET $1I5\ZDOK1_DP_P3
NET $1I5\ZDOK1_DP_N3
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N31,$1I5\ZDOK1_DP_P31
{
NET $1I5\ZDOK1_DP_P31
NET $1I5\ZDOK1_DP_N31
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N32,$1I5\ZDOK1_DP_P32
{
NET $1I5\ZDOK1_DP_P32
NET $1I5\ZDOK1_DP_N32
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N33,$1I5\ZDOK1_DP_P33
{
NET $1I5\ZDOK1_DP_P33
NET $1I5\ZDOK1_DP_N33
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N7,$1I7\QSH_A_D_P7
{
NET $1I7\QSH_A_D_P7
NET $1I7\QSH_A_D_N7
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N9,$1I7\QSH_B_D_P9
{
NET $1I7\QSH_B_D_P9
NET $1I7\QSH_B_D_N9
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX0_116_N,$1I2\MGTRX0_116_P
{
NET $1I2\MGTRX0_116_P
NET $1I2\MGTRX0_116_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGT_REFCLK_Q1_2_N,$1I2\MGT_REFCLK_Q1_2_P
{
NET $1I2\MGT_REFCLK_Q1_2_P
NET $1I2\MGT_REFCLK_Q1_2_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I291\GPIO_CLK0_N,$1I291\GPIO_CLK0_P
{
NET $1I291\GPIO_CLK0_P
NET $1I291\GPIO_CLK0_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.937000
GAP 3.937000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I291\SYS_CLK_N,$1I291\SYS_CLK_P
{
NET $1I291\SYS_CLK_P
NET $1I291\SYS_CLK_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N63,$1I3\$1N64
{
NET $1I3\$1N64
NET $1I3\$1N63
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX0_126_N,$1I3\MGTRX0_126_P
{
NET $1I3\MGTRX0_126_P
NET $1I3\MGTRX0_126_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N35,$1I4\ZDOK0_DP_P35
{
NET $1I4\ZDOK0_DP_P35
NET $1I4\ZDOK0_DP_N35
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N36,$1I4\ZDOK0_DP_P36
{
NET $1I4\ZDOK0_DP_P36
NET $1I4\ZDOK0_DP_N36
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N37,$1I4\ZDOK0_DP_P37
{
NET $1I4\ZDOK0_DP_P37
NET $1I4\ZDOK0_DP_N37
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N8,$1I4\ZDOK0_DP_P8
{
NET $1I4\ZDOK0_DP_P8
NET $1I4\ZDOK0_DP_N8
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N34,$1I5\ZDOK1_DP_P34
{
NET $1I5\ZDOK1_DP_P34
NET $1I5\ZDOK1_DP_N34
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N35,$1I5\ZDOK1_DP_P35
{
NET $1I5\ZDOK1_DP_P35
NET $1I5\ZDOK1_DP_N35
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N36,$1I5\ZDOK1_DP_P36
{
NET $1I5\ZDOK1_DP_P36
NET $1I5\ZDOK1_DP_N36
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N3,$1I7\QSH_A_D_P3
{
NET $1I7\QSH_A_D_P3
NET $1I7\QSH_A_D_N3
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N5,$1I7\QSH_B_D_P5
{
NET $1I7\QSH_B_D_P5
NET $1I7\QSH_B_D_N5
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX0_118_N,$1I2\MGTTX0_118_P
{
NET $1I2\MGTTX0_118_P
NET $1I2\MGTTX0_118_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX1_120_N,$1I3\MGTTX1_120_P
{
NET $1I3\MGTTX1_120_P
NET $1I3\MGTTX1_120_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N4,$1I4\ZDOK0_DP_P4
{
NET $1I4\ZDOK0_DP_P4
NET $1I4\ZDOK0_DP_N4
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N37,$1I5\ZDOK1_DP_P37
{
NET $1I5\ZDOK1_DP_P37
NET $1I5\ZDOK1_DP_N37
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I2\$1N1177,$1I2\$1N456
{
NET $1I2\$1N456
NET $1I2\$1N1177
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\$1N902,$1I2\$1N903
{
NET $1I2\$1N903
NET $1I2\$1N902
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX1_118_N,$1I2\MGTRX1_118_P
{
NET $1I2\MGTRX1_118_P
NET $1I2\MGTRX1_118_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N59,$1I3\$1N60
{
NET $1I3\$1N60
NET $1I3\$1N59
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N0,$1I4\ZDOK0_DP_P0
{
NET $1I4\ZDOK0_DP_P0
NET $1I4\ZDOK0_DP_N0
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N8,$1I5\ZDOK1_DP_P8
{
NET $1I5\ZDOK1_DP_P8
NET $1I5\ZDOK1_DP_N8
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N16,$1I7\QSH_A_D_P16
{
NET $1I7\QSH_A_D_P16
NET $1I7\QSH_A_D_N16
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N1,$1I7\QSH_B_D_P1
{
NET $1I7\QSH_B_D_P1
NET $1I7\QSH_B_D_N1
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N12,$1I7\QSH_B_D_P12
{
NET $1I7\QSH_B_D_P12
NET $1I7\QSH_B_D_N12
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N16,$1I7\QSH_B_D_P16
{
NET $1I7\QSH_B_D_P16
NET $1I7\QSH_B_D_N16
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\$1N267,$1I2\$1N268
{
NET $1I2\$1N268
NET $1I2\$1N267
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N267,$1I3\$1N268
{
NET $1I3\$1N268
NET $1I3\$1N267
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX0_120_N,$1I3\MGTRX0_120_P
{
NET $1I3\MGTRX0_120_P
NET $1I3\MGTRX0_120_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX0_122_N,$1I3\MGTTX0_122_P
{
NET $1I3\MGTTX0_122_P
NET $1I3\MGTTX0_122_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGT_REFCLK_Q2_N,$1I3\MGT_REFCLK_Q2_P
{
NET $1I3\MGT_REFCLK_Q2_P
NET $1I3\MGT_REFCLK_Q2_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
}
DIF_PAIR $1I4\ZDOK0_CLK1_N,$1I4\ZDOK0_CLK1_P
{
NET $1I4\ZDOK0_CLK1_P
NET $1I4\ZDOK0_CLK1_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N4,$1I5\ZDOK1_DP_P4
{
NET $1I5\ZDOK1_DP_P4
NET $1I5\ZDOK1_DP_N4
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N12,$1I7\QSH_A_D_P12
{
NET $1I7\QSH_A_D_P12
NET $1I7\QSH_A_D_N12
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N6,$1I7\QSH_A_D_P6
{
NET $1I7\QSH_A_D_P6
NET $1I7\QSH_A_D_N6
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX0_112_N,$1I2\MGTTX0_112_P
{
NET $1I2\MGTTX0_112_P
NET $1I2\MGTTX0_112_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGT_REFCLK_Q1_3_N,$1I2\MGT_REFCLK_Q1_3_P
{
NET $1I2\MGT_REFCLK_Q1_3_P
NET $1I2\MGT_REFCLK_Q1_3_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I291\DLY_CLK_200_N,$1I291\DLY_CLK_200_P
{
NET $1I291\DLY_CLK_200_P
NET $1I291\DLY_CLK_200_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N9,$1I4\ZDOK0_DP_P9
{
NET $1I4\ZDOK0_DP_P9
NET $1I4\ZDOK0_DP_N9
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I42\USB2_XCVR_D+,$1I42\USB2_XCVR_D-
{
NET $1I42\USB2_XCVR_D-
NET $1I42\USB2_XCVR_D+
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
}
DIF_PAIR $1I5\ZDOK1_CLK1_N,$1I5\ZDOK1_CLK1_P
{
NET $1I5\ZDOK1_CLK1_P
NET $1I5\ZDOK1_CLK1_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N0,$1I5\ZDOK1_DP_P0
{
NET $1I5\ZDOK1_DP_P0
NET $1I5\ZDOK1_DP_N0
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I7\QSH_B_D_N8,$1I7\QSH_B_D_P8
{
NET $1I7\QSH_B_D_P8
NET $1I7\QSH_B_D_N8
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX1_112_N,$1I2\MGTRX1_112_P
{
NET $1I2\MGTRX1_112_P
NET $1I2\MGTRX1_112_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX1_114_N,$1I2\MGTTX1_114_P
{
NET $1I2\MGTTX1_114_P
NET $1I2\MGTTX1_114_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX1_122_N,$1I3\MGTRX1_122_P
{
NET $1I3\MGTRX1_122_P
NET $1I3\MGTRX1_122_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX1_124_N,$1I3\MGTTX1_124_P
{
NET $1I3\MGTTX1_124_P
NET $1I3\MGTTX1_124_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N20,$1I4\ZDOK0_DP_P20
{
NET $1I4\ZDOK0_DP_P20
NET $1I4\ZDOK0_DP_N20
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N21,$1I4\ZDOK0_DP_P21
{
NET $1I4\ZDOK0_DP_P21
NET $1I4\ZDOK0_DP_N21
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N5,$1I4\ZDOK0_DP_P5
{
NET $1I4\ZDOK0_DP_P5
NET $1I4\ZDOK0_DP_N5
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N20,$1I5\ZDOK1_DP_P20
{
NET $1I5\ZDOK1_DP_P20
NET $1I5\ZDOK1_DP_N20
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N2,$1I7\QSH_A_D_P2
{
NET $1I7\QSH_A_D_P2
NET $1I7\QSH_A_D_N2
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N4,$1I7\QSH_B_D_P4
{
NET $1I7\QSH_B_D_P4
NET $1I7\QSH_B_D_N4
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\$1N265,$1I2\$1N266
{
NET $1I2\$1N266
NET $1I2\$1N265
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_DP_N1,$1I4\ZDOK0_DP_P1
{
NET $1I4\ZDOK0_DP_P1
NET $1I4\ZDOK0_DP_N1
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N22,$1I4\ZDOK0_DP_P22
{
NET $1I4\ZDOK0_DP_P22
NET $1I4\ZDOK0_DP_N22
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N23,$1I4\ZDOK0_DP_P23
{
NET $1I4\ZDOK0_DP_P23
NET $1I4\ZDOK0_DP_N23
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N24,$1I4\ZDOK0_DP_P24
{
NET $1I4\ZDOK0_DP_P24
NET $1I4\ZDOK0_DP_N24
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_DP_N21,$1I5\ZDOK1_DP_P21
{
NET $1I5\ZDOK1_DP_P21
NET $1I5\ZDOK1_DP_N21
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N22,$1I5\ZDOK1_DP_P22
{
NET $1I5\ZDOK1_DP_P22
NET $1I5\ZDOK1_DP_N22
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N23,$1I5\ZDOK1_DP_P23
{
NET $1I5\ZDOK1_DP_P23
NET $1I5\ZDOK1_DP_N23
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N24,$1I5\ZDOK1_DP_P24
{
NET $1I5\ZDOK1_DP_P24
NET $1I5\ZDOK1_DP_N24
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N9,$1I5\ZDOK1_DP_P9
{
NET $1I5\ZDOK1_DP_P9
NET $1I5\ZDOK1_DP_N9
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N17,$1I7\QSH_A_D_P17
{
NET $1I7\QSH_A_D_P17
NET $1I7\QSH_A_D_N17
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_CLK_N,$1I7\QSH_B_CLK_P
{
NET $1I7\QSH_B_CLK_P
NET $1I7\QSH_B_CLK_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N0,$1I7\QSH_B_D_P0
{
NET $1I7\QSH_B_D_P0
NET $1I7\QSH_B_D_N0
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N13,$1I7\QSH_B_D_P13
{
NET $1I7\QSH_B_D_P13
NET $1I7\QSH_B_D_N13
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_B_D_N17,$1I7\QSH_B_D_P17
{
NET $1I7\QSH_B_D_P17
NET $1I7\QSH_B_D_N17
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTRX0_114_N,$1I2\MGTRX0_114_P
{
NET $1I2\MGTRX0_114_P
NET $1I2\MGTRX0_114_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGTTX0_116_N,$1I2\MGTTX0_116_P
{
NET $1I2\MGTTX0_116_P
NET $1I2\MGTTX0_116_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I2\MGT_REFCLK_Q1_0_N,$1I2\MGT_REFCLK_Q1_0_P
{
NET $1I2\MGT_REFCLK_Q1_0_P
NET $1I2\MGT_REFCLK_Q1_0_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\$1N265,$1I3\$1N266
{
NET $1I3\$1N266
NET $1I3\$1N265
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTRX0_124_N,$1I3\MGTRX0_124_P
{
NET $1I3\MGTRX0_124_P
NET $1I3\MGTRX0_124_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I3\MGTTX0_126_N,$1I3\MGTTX0_126_P
{
NET $1I3\MGTTX0_126_P
NET $1I3\MGTTX0_126_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
RESTRICT_LAYER_CHANGE N
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I4\ZDOK0_CLK0_N,$1I4\ZDOK0_CLK0_P
{
NET $1I4\ZDOK0_CLK0_P
NET $1I4\ZDOK0_CLK0_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N25,$1I4\ZDOK0_DP_P25
{
NET $1I4\ZDOK0_DP_P25
NET $1I4\ZDOK0_DP_N25
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N26,$1I4\ZDOK0_DP_P26
{
NET $1I4\ZDOK0_DP_P26
NET $1I4\ZDOK0_DP_N26
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N27,$1I4\ZDOK0_DP_P27
{
NET $1I4\ZDOK0_DP_P27
NET $1I4\ZDOK0_DP_N27
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I4\ZDOK0_DP_N28,$1I4\ZDOK0_DP_P28
{
NET $1I4\ZDOK0_DP_P28
NET $1I4\ZDOK0_DP_N28
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
WIDTH 3.930000
GAP 3.930000
RESTRICT_LAYER_CHANGE Y
}
DIF_PAIR $1I5\ZDOK1_CLK0_N,$1I5\ZDOK1_CLK0_P
{
NET $1I5\ZDOK1_CLK0_P
NET $1I5\ZDOK1_CLK0_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N25,$1I5\ZDOK1_DP_P25
{
NET $1I5\ZDOK1_DP_P25
NET $1I5\ZDOK1_DP_N25
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N26,$1I5\ZDOK1_DP_P26
{
NET $1I5\ZDOK1_DP_P26
NET $1I5\ZDOK1_DP_N26
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N27,$1I5\ZDOK1_DP_P27
{
NET $1I5\ZDOK1_DP_P27
NET $1I5\ZDOK1_DP_N27
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I5\ZDOK1_DP_N5,$1I5\ZDOK1_DP_P5
{
NET $1I5\ZDOK1_DP_P5
NET $1I5\ZDOK1_DP_N5
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_CLK_N,$1I7\QSH_A_CLK_P
{
NET $1I7\QSH_A_CLK_P
NET $1I7\QSH_A_CLK_N
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N13,$1I7\QSH_A_D_P13
{
NET $1I7\QSH_A_D_P13
NET $1I7\QSH_A_D_N13
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
DIF_PAIR $1I7\QSH_A_D_N9,$1I7\QSH_A_D_P9
{
NET $1I7\QSH_A_D_P9
NET $1I7\QSH_A_D_N9
MIN_LENGTH 0.000000
MAX_LENGTH 448000.000000
MAX_OBSTACLE_SIZE 25.000000
MAX_OBSTACLE_NUMBER 3
ALLOW_SPLIT_AROUND_OBSTACLES N
RESTRICT_LAYER_CHANGE Y
WIDTH 3.940000
GAP 3.940000
}
}
}
ATTRIBUTE VALUES
{
PART C1
{
Rules.Clearance.Drill.Pad 3.94
Rules.Clearance.Drill.SMD 3.94
Rules.Clearance.Drill.Trace 3.94
Rules.Clearance.Drill.Via 3.94
Rules.Width.Maximum 12.00
Rules.Width.Minimum 7.87
Rules.Clearance.Board.Pad 3.94
Rules.Clearance.Board.SMD 3.94
Rules.Clearance.Pad.Pad 3.94
Rules.Clearance.Pad.Trace 3.94
Rules.Clearance.Pad.Via 3.94
Rules.Width.Recommended 7.87
Rules.SameNet.Pad.Crn 3.94
Rules.SameNet.SMD.Crn 3.94
Rules.SameNet.SMD.Via 3.94
Rules.Clearance.SMD.Pad 3.94
Rules.Clearance.SMD.SMD 3.94
Rules.Clearance.SMD.Trace 3.94
Rules.Clearance.SMD.Via 3.94
Rules.Clearance.Text.Pad 3.94
Rules.Clearance.Text.SMD 3.94
Rules.Clearance.Text.Trace 3.94
Rules.Clearance.Text.Via 3.94
Rules.Clearance.Trace.Trace 3.94
Rules.Clearance.Via.Trace 3.94
Rules.Clearance.Via.Via 3.94
}
PART C2
{
Rules.Clearance.Drill.Pad 3.94
Rules.Clearance.Drill.SMD 3.94
Rules.Clearance.Drill.Trace 3.94
Rules.Clearance.Drill.Via 3.94
Rules.Width.Maximum 12.00
Rules.Width.Minimum 7.87
Rules.Clearance.Board.Pad 3.94
Rules.Clearance.Board.SMD 3.94
Rules.Clearance.Pad.Pad 3.94
Rules.Clearance.Pad.Trace 3.94
Rules.Clearance.Pad.Via 3.94
Rules.Width.Recommended 7.87
Rules.SameNet.Pad.Crn 3.94
Rules.SameNet.SMD.Crn 3.94
Rules.SameNet.SMD.Via 3.94
Rules.Clearance.SMD.Pad 3.94
Rules.Clearance.SMD.SMD 3.94
Rules.Clearance.SMD.Trace 3.94
Rules.Clearance.SMD.Via 3.94
Rules.Clearance.Text.Pad 3.94
Rules.Clearance.Text.SMD 3.94
Rules.Clearance.Text.Trace 3.94
Rules.Clearance.Text.Via 3.94
Rules.Clearance.Trace.Trace 3.94
Rules.Clearance.Via.Trace 3.94
Rules.Clearance.Via.Via 3.94
}
PART X5
{
VALUE 32.768KHZ
}
PART C589
{
VALUE 10NF
}
PART C588
{
VALUE 10NF
}
PART C587
{
VALUE 10NF
}
PART C586
{
VALUE 10NF
}
PART C585
{
VALUE 10NF
}
PART C584
{
VALUE 10NF
}
PART C583
{
VALUE 10NF
}
PART C582
{
VALUE 10NF
}
PART C581
{
VALUE 10NF
}
PART C580
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C579
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C578
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C577
{
VALUE 10NF
}
PART C576
{
VALUE 10NF
}
PART C575
{
VALUE 10NF
}
PART C574
{
VALUE 10NF
}
PART C573
{
VALUE 10NF
}
PART C572
{
VALUE 10NF
}
PART C571
{
VALUE 10NF
}
PART C570
{
VALUE 10NF
}
PART C569
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C568
{
VALUE 10NF
}
PART C567
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C566
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C565
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C564
{
VALUE 10NF
}
PART C563
{
VALUE 10NF
}
PART C562
{
VALUE 10NF
}
PART C561
{
VALUE 10NF
}
PART C560
{
VALUE 10NF
}
PART C559
{
VALUE 10NF
}
PART C558
{
VALUE 10NF
}
PART C557
{
VALUE 10NF
}
PART C556
{
VALUE 10NF
}
PART J31
{
Description HEADER 10X2
}
PART C548
{
TOLERANCE 10%
VALUE 2U2
}
PART C547
{
TOLERANCE 10%
VALUE 2U2
}
PART C555
{
TOLERANCE 5%
VALUE 22PF
}
PART C554
{
TOLERANCE 5%
VALUE 22PF
}
PART C553
{
TOLERANCE 10%
VALUE 1UF
}
PART C552
{
TOLERANCE 10%
VALUE 10UF
}
PART C551
{
TOLERANCE 10%
VALUE 10UF
}
PART C550
{
TOLERANCE +-5%
VALUE 15NF
}
PART C549
{
Description CER CAP
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART R150
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R145
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R142
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R139
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R21
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R20
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R19
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R18
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R17
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R16
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R15
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R14
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART Q11
{
Description NPN TRANSISTOR
}
PART U59
{
VALUE TPS74401RGWT
}
PART C539
{
TOLERANCE 10%
VALUE 100PF
}
PART C544
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C543
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C542
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C541
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C540
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART J7
{
Description HEADER 7X2
}
PART C545
{
VALUE 330UF
}
PART R299
{
TOLERANCE 1%
VALUE 10K
}
PART R298
{
TOLERANCE 1%
VALUE 0R001
}
PART R296
{
TOLERANCE 1%
VALUE 0R0047
}
PART R295
{
TOLERANCE 1%
VALUE 0R0022
}
PART R294
{
TOLERANCE 1%
VALUE 0R01
}
PART R293
{
TOLERANCE 1%
VALUE 0R01
}
PART R292
{
TOLERANCE 1%
VALUE 0R0047
}
PART R291
{
TOLERANCE 1%
VALUE 10K
}
PART R290
{
TOLERANCE 1%
VALUE 10K
}
PART R289
{
TOLERANCE 1%
VALUE 10K
}
PART R288
{
TOLERANCE 1%
VALUE 10K
}
PART R287
{
TOLERANCE 1%
VALUE 0R01
}
PART R286
{
TOLERANCE 1%
VALUE 180R
}
PART R285
{
TOLERANCE 1%
VALUE 100K
}
PART R284
{
TOLERANCE 1%
VALUE 180R
}
PART R283
{
TOLERANCE 1%
VALUE 100K
}
PART R282
{
TOLERANCE 1%
VALUE 3K57
}
PART R281
{
TOLERANCE 1%
VALUE 1K15
}
PART R280
{
TOLERANCE 1%
VALUE 100K
}
PART R279
{
TOLERANCE 1%
VALUE 100K
}
PART R278
{
TOLERANCE 1%
VALUE 100K
}
PART J26
{
Description HEADER 5X2
}
PART JP28
{
Description 3 WAY JUMPER
}
PART JP27
{
Description 3 WAY JUMPER
}
PART JP26
{
Description 3 WAY JUMPER
}
PART J41
{
Description HEADER 4X2
}
PART C538
{
VALUE 330UF
}
PART C335
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C334
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART U48
{
VALUE PI5A3157
}
PART U47
{
VALUE PI5A3157
}
PART U46
{
VALUE PI5A3157
}
PART U45
{
VALUE PI5A3157
}
PART P4
{
VALUE 0.1IN M SMT
}
PART P11
{
VALUE 0.1IN M SMT
}
PART C333
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C332
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C331
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C330
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART RO9
{
VALUE 0R
}
PART R80
{
VALUE 3K3
}
PART R69
{
VALUE 3K3
}
PART R65
{
VALUE 3K3
}
PART R61
{
VALUE 3K3
}
PART R82
{
VALUE 3K3
}
PART R74
{
VALUE 3K3
}
PART R70
{
VALUE 3K3
}
PART R66
{
VALUE 3K3
}
PART R62
{
VALUE 3K3
}
PART R73
{
VALUE 3K3
}
PART R71
{
VALUE 3K3
}
PART R67
{
VALUE 3K3
}
PART R60
{
VALUE 3K3
}
PART R77
{
VALUE 3K3
}
PART R63
{
VALUE 3K3
}
PART R75
{
VALUE 3K3
}
PART R72
{
VALUE 3K3
}
PART R68
{
VALUE 3K3
}
PART R81
{
VALUE 3K3
}
PART R76
{
VALUE 3K3
}
PART R64
{
VALUE 3K3
}
PART R78
{
VALUE 3K3
}
PART R85
{
VALUE 1K
}
PART U44
{
Cost 1.99
VALUE ICL3225ECA
}
PART U43
{
Cost 1.99
VALUE ICL3225ECA
}
PART R87
{
VALUE 10K
}
PART R86
{
VALUE 10K
}
PART R4
{
Geometry.Height 0.35
VALUE 22R
}
PART C659
{
VALUE 0.1UF
}
PART C658
{
VALUE 0.1UF
}
PART C195
{
VALUE 0.1UF
}
PART C198
{
VALUE 0.1UF
}
PART C656
{
VALUE 0.1UF
}
PART C193
{
VALUE 0.1UF
}
PART C654
{
VALUE 0.1UF
}
PART C196
{
VALUE 0.1UF
}
PART C653
{
VALUE 0.1UF
}
PART C199
{
VALUE 0.1UF
}
PART C192
{
VALUE 0.1UF
}
PART C652
{
VALUE 0.1UF
}
PART C194
{
VALUE 0.1UF
}
PART C197
{
VALUE 0.1UF
}
PART C651
{
VALUE 0.1UF
}
PART C650
{
VALUE 0.1UF
}
PART C649
{
VALUE 0.1UF
}
PART U42
{
Hyperlynx.Model LAA064
VALUE 32MX16 MIRROR BIT
}
PART P2
{
VALUE 9P DSUB MALE
}
PART R88
{
VALUE 15K
}
PART R89
{
VALUE 15K
}
PART U41
{
VALUE AD7414-0
}
PART R134
{
TOLERANCE 1%
VALUE 3K3
}
PART R133
{
TOLERANCE 1%
VALUE 3K3
}
PART R132
{
TOLERANCE 1%
VALUE 3K3
}
PART R84
{
TOLERANCE 1%
VALUE 3K3
}
PART R83
{
TOLERANCE 1%
VALUE 3K3
}
PART R5
{
TOLERANCE 1%
VALUE 3K3
}
PART U40
{
VALUE AT24C04
}
PART U39
{
VALUE AT24C04
}
PART U38
{
VALUE AT24C04
}
PART C747
{
Geometry.Height 1
VALUE 470PF
}
PART C746
{
Geometry.Height 1
VALUE 470PF
}
PART C745
{
Geometry.Height 1
VALUE 470PF
}
PART C744
{
Geometry.Height 1
VALUE 470PF
}
PART L1
{
Geometry.Height 1
VALUE 600OHM 200MA
}
PART L2
{
Geometry.Height 1
VALUE 600OHM 200MA
}
PART L3
{
Geometry.Height 1
VALUE 600OHM 200MA
}
PART L4
{
Geometry.Height 1
VALUE 600OHM 200MA
}
PART L8
{
Geometry.Height 0.95
VALUE 180OHM 1.5A
}
PART L9
{
Geometry.Height 0.95
VALUE 180OHM 1.5A
}
PART L10
{
Geometry.Height 0.95
VALUE 180OHM 1.5A
}
PART L11
{
Geometry.Height 0.95
VALUE 180OHM 1.5A
}
PART L12
{
Geometry.Height 0.95
VALUE 180OHM 1.5A
}
PART L13
{
Geometry.Height 0.95
VALUE 180OHM 1.5A
}
PART C740
{
Geometry.Height 1
VALUE 100UF
}
PART C739
{
Geometry.Height 1
VALUE 100UF
}
PART C737
{
Geometry.Height 1
VALUE 100UF
}
PART C735
{
Geometry.Height 1
VALUE 100UF
}
PART C733
{
Geometry.Height 1
VALUE 100UF
}
PART C732
{
VALUE 100UF
}
PART C731
{
Geometry.Height 1
VALUE 100UF
}
PART C730
{
Geometry.Height 1
VALUE 100UF
}
PART C729
{
Geometry.Height 1
VALUE 0.1UF
}
PART C726
{
Geometry.Height 1
VALUE 0.1UF
}
PART C725
{
Geometry.Height 1
VALUE 0.1UF
}
PART C724
{
Geometry.Height 1
VALUE 0.1UF
}
PART C723
{
Geometry.Height 1
VALUE 0.1UF
}
PART C722
{
Geometry.Height 1
VALUE 0.1UF
}
PART C720
{
Geometry.Height 1
VALUE 0.1UF
}
PART C719
{
Geometry.Height 1
VALUE 0.1UF
}
PART C718
{
Geometry.Height 1
VALUE 0.1UF
}
PART C717
{
Geometry.Height 1
VALUE 0.1UF
}
PART C716
{
Geometry.Height 1
VALUE 0.1UF
}
PART C715
{
Geometry.Height 1
VALUE 0.1UF
}
PART C714
{
Geometry.Height 1
VALUE 0.1UF
}
PART C713
{
Geometry.Height 1
VALUE 0.1UF
}
PART C712
{
Geometry.Height 1
VALUE 0.1UF
}
PART C711
{
Geometry.Height 1
VALUE 0.1UF
}
PART C710
{
Geometry.Height 1
VALUE 0.1UF
}
PART C709
{
Geometry.Height 1
VALUE 0.1UF
}
PART C708
{
Geometry.Height 1
VALUE 0.1UF
}
PART C707
{
Geometry.Height 1
VALUE 0.1UF
}
PART C706
{
Geometry.Height 1
VALUE 0.1UF
}
PART C705
{
Geometry.Height 1
VALUE 0.1UF
}
PART C704
{
Geometry.Height 1
VALUE 0.1UF
}
PART C702
{
Geometry.Height 1
VALUE 0.1UF
}
PART C700
{
Geometry.Height 1
VALUE 0.1UF
}
PART C699
{
Geometry.Height 1
VALUE 0.1UF
}
PART C698
{
Geometry.Height 1
VALUE 0.1UF
}
PART C697
{
Geometry.Height 1
VALUE 0.1UF
}
PART C696
{
Geometry.Height 1
VALUE 0.1UF
}
PART C695
{
Geometry.Height 1
VALUE 0.1UF
}
PART C694
{
Geometry.Height 1
VALUE 0.1UF
}
PART C693
{
VALUE 0.1UF
}
PART C692
{
Geometry.Height 1
VALUE 0.1UF
}
PART C691
{
VALUE 0.1UF
}
PART C690
{
VALUE 0.1UF
}
PART C4
{
VALUE 0.1UF
}
PART C689
{
Geometry.Height 1
VALUE 0.1UF
}
PART C688
{
Geometry.Height 1
VALUE 0.1UF
}
PART C687
{
VALUE 0.1UF
}
PART C686
{
Geometry.Height 1
VALUE 0.1UF
}
PART C684
{
Geometry.Height 1
VALUE 0.1UF
}
PART C683
{
VALUE 0.1UF
}
PART C682
{
Geometry.Height 1
VALUE 0.1UF
}
PART C681
{
Geometry.Height 1
VALUE 0.1UF
}
PART C680
{
VALUE 0.1UF
}
PART C679
{
Geometry.Height 1
VALUE 0.1UF
}
PART C678
{
Geometry.Height 1
VALUE 0.1UF
}
PART C677
{
Geometry.Height 1
VALUE 0.1UF
}
PART C675
{
VALUE 0.1UF
}
PART C674
{
Geometry.Height 1
VALUE 0.1UF
}
PART C673
{
Geometry.Height 1
VALUE 0.1UF
}
PART C672
{
Geometry.Height 1
VALUE 0.1UF
}
PART C671
{
VALUE 0.1UF
}
PART C670
{
Geometry.Height 1
VALUE 0.1UF
}
PART C669
{
Geometry.Height 1
VALUE 0.1UF
}
PART C668
{
Geometry.Height 1
VALUE 0.1UF
}
PART C667
{
VALUE 0.1UF
}
PART C666
{
VALUE 0.1UF
}
PART C665
{
VALUE 0.1UF
}
PART C664
{
Geometry.Height 1
VALUE 0.1UF
}
PART C662
{
Geometry.Height 1
VALUE 0.1UF
}
PART C661
{
VALUE 0.1UF
}
PART C660
{
Geometry.Height 1
VALUE 0.1UF
}
PART C657
{
VALUE 0.1UF
}
PART C655
{
VALUE 0.1UF
}
PART C648
{
Geometry.Height 1
VALUE 0.1UF
}
PART C647
{
Geometry.Height 1
VALUE 0.1UF
}
PART C645
{
Geometry.Height 1
VALUE 0.1UF
}
PART C644
{
VALUE 0.1UF
}
PART C643
{
VALUE 0.1UF
}
PART C642
{
Geometry.Height 1
VALUE 0.1UF
}
PART C641
{
VALUE 0.1UF
}
PART C640
{
Geometry.Height 1
VALUE 0.1UF
}
PART C639
{
VALUE 0.1UF
}
PART C638
{
VALUE 0.1UF
}
PART C637
{
Geometry.Height 1
VALUE 0.1UF
}
PART C636
{
Geometry.Height 1
VALUE 0.1UF
}
PART C634
{
VALUE 0.1UF
}
PART C632
{
VALUE 0.1UF
}
PART C631
{
Geometry.Height 1
VALUE 0.1UF
}
PART C630
{
VALUE 0.1UF
}
PART C629
{
VALUE 0.1UF
}
PART C627
{
Geometry.Height 1
VALUE 0.1UF
}
PART C626
{
VALUE 0.1UF
}
PART C625
{
Geometry.Height 1
VALUE 0.1UF
}
PART C3
{
VALUE 0.1UF
}
PART C624
{
Geometry.Height 1
VALUE 0.1UF
}
PART C623
{
VALUE 0.1UF
}
PART C622
{
Geometry.Height 1
VALUE 0.1UF
}
PART C621
{
VALUE 0.1UF
}
PART C1
{
VALUE 220UF
}
PART C2
{
Geometry.Height 2.79
VALUE 22UF
}
PART C619
{
Geometry.Height 0.55
VALUE 10NF
}
PART C618
{
Geometry.Height 0.55
VALUE 10NF
}
PART C617
{
Geometry.Height 0.55
VALUE 10NF
}
PART C616
{
Geometry.Height 0.55
VALUE 10NF
}
PART R3
{
TOLERANCE 1%
VALUE 1K
}
PART D8
{
VALUE L100 LED
}
PART D7
{
VALUE L10 LED
}
PART D6
{
VALUE DUPLEX LED
}
PART JP25
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART JP24
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART C536
{
TOLERANCE +-10%
VALUE 22UF
}
PART C535
{
TOLERANCE +-10%
VALUE 22UF
}
PART U58
{
Geometry.Height 1
}
PART R277
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R276
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R275
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R274
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R273
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R272
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R271
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R270
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R269
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R268
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R267
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 1K
}
PART R266
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R265
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R264
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R263
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 18
}
PART R262
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10
}
PART R261
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R260
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R259
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R258
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R257
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R256
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R255
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R254
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R253
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 9K76
}
PART R252
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R251
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 330R
}
PART R250
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 330R
}
PART R249
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R248
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 330R
}
PART R247
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R246
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 330R
}
PART R245
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R244
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 330R
}
PART R243
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 2K2
}
PART R242
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R241
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R240
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R239
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R238
{
Geometry.Height 1
TOLERANCE 5%
VALUE 2K2
}
PART R237
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R224
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 4K7
}
PART R223
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R222
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART C537
{
TOLERANCE +-10%
VALUE 22UF
}
PART J25
{
Geometry.Height 1
Description RJ45, INTEGRATED MAGNETICS, 2 LEDS
}
PART C534
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C533
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C532
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C531
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C530
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C529
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C528
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C527
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C526
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C525
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C524
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C523
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C522
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C521
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C520
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C519
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C518
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C517
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C516
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C515
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C514
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C513
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C512
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C511
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C510
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C509
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C508
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C507
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART JP23
{
Description 3 WAY JUMPER
}
PART JP22
{
Description 3 WAY JUMPER
}
PART JP21
{
Description 3 WAY JUMPER
}
PART JP20
{
Description 3 WAY JUMPER
}
PART JP19
{
Description 3 WAY JUMPER
}
PART JP18
{
Description 3 WAY JUMPER
}
PART JP17
{
Description 3 WAY JUMPER
}
PART JP16
{
Description 3 WAY JUMPER
}
PART JP15
{
Description 3 WAY JUMPER
}
PART JP14
{
Description 3 WAY JUMPER
}
PART JP13
{
Description 3 WAY JUMPER
}
PART JP12
{
Description 3 WAY JUMPER
}
PART JP11
{
Description 3 WAY JUMPER
}
PART JP10
{
Description 3 WAY JUMPER
}
PART C503
{
TOLERANCE 20%
VALUE 330UF
}
PART C502
{
TOLERANCE 20%
VALUE 330UF
}
PART C501
{
TOLERANCE 20%
VALUE 330UF
}
PART C500
{
TOLERANCE +-5%
VALUE 15NF
}
PART C499
{
TOLERANCE +-5%
VALUE 15NF
}
PART C498
{
TOLERANCE +-5%
VALUE 15NF
}
PART C497
{
TOLERANCE 10%
VALUE 10UF
}
PART C496
{
TOLERANCE 10%
VALUE 10UF
}
PART C495
{
TOLERANCE 10%
VALUE 10UF
}
PART C494
{
TOLERANCE 10%
VALUE 10UF
}
PART C493
{
TOLERANCE 10%
VALUE 10UF
}
PART C492
{
TOLERANCE 10%
VALUE 10UF
}
PART U57
{
VALUE TPS74401RGWT
}
PART U56
{
VALUE TPS74401RGWT
}
PART U55
{
VALUE TPS74401RGWT
}
PART C749
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C748
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C546
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C506
{
TOLERANCE 10%
VALUE 1UF
}
PART C505
{
TOLERANCE 10%
VALUE 1UF
}
PART C504
{
TOLERANCE 10%
VALUE 1UF
}
PART C491
{
TOLERANCE 10%
VALUE 1UF
}
PART C490
{
TOLERANCE 10%
VALUE 1UF
}
PART C489
{
TOLERANCE 10%
VALUE 1UF
}
PART R221
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 1K1
}
PART R220
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 4K42
}
PART R219
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100K
}
PART R218
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100K
}
PART R217
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 3K6
}
PART R216
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 1K8
}
PART R215
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 1K8
}
PART R214
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 3K6
}
PART R213
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100K
}
PART C488
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C487
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C486
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C485
{
TOLERANCE 10%
VALUE 2U2
}
PART SW4
{
VALUE SW4P
}
PART R212
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 4K7
}
PART R211
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 4K7
}
PART R210
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 4K7
}
PART R209
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 4K7
}
PART R208
{
TOLERANCE 1%
VALUE 1K
}
PART R207
{
TOLERANCE 1%
VALUE 1K
}
PART R199
{
VALUE 180R
}
PART R200
{
VALUE 180R
}
PART R201
{
VALUE 180R
}
PART R202
{
VALUE 180R
}
PART R203
{
VALUE 180R
}
PART R197
{
VALUE 180R
}
PART CR5
{
VALUE RED
}
PART CR6
{
VALUE RED
}
PART C484
{
TOLERANCE 10%
VALUE 2U2
}
PART SW3
{
VALUE 4POLE
}
PART SW2
{
VALUE 4POLE
}
PART R206
{
VALUE 10K
}
PART R205
{
VALUE 10K
}
PART R204
{
VALUE 10K
}
PART R198
{
VALUE 10K
}
PART R196
{
VALUE 10K
}
PART R195
{
VALUE 10K
}
PART R194
{
VALUE 10K
}
PART R193
{
TOLERANCE 1%
VALUE 1K
}
PART R192
{
TOLERANCE 1%
VALUE 1K
}
PART RO14
{
VALUE 10K
}
PART RO11
{
VALUE 10K
}
PART RO10
{
VALUE 10K
}
PART C615
{
VALUE 0.1UF
}
PART U35
{
VALUE 74LVC1G08
}
PART C13
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C483
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C482
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C481
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C480
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C479
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C478
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C477
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C476
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C475
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C474
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C473
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART U2
{
Hyperlynx.Model AHC1G125_DCK
}
PART CR4
{
VALUE GRN
}
PART CR3
{
VALUE GRN
}
PART CR2
{
VALUE GRN
}
PART CR1
{
VALUE GRN
}
PART R135
{
TOLERANCE 1%
VALUE 10K
}
PART J21
{
Description ATX 4 WIRE FAN CONNECTOR
}
PART J20
{
Description ATX 4 WIRE FAN CONNECTOR
}
PART J19
{
Description ATX 4 WIRE FAN CONNECTOR
}
PART U27
{
Geometry.Height 8.5
}
PART J18
{
Description ATX MAIN POWER CONNECTOR 24 PIN
}
PART C117
{
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C426
{
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C425
{
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C422
{
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C421
{
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART C418
{
Geometry.Height 2.2
TOLERANCE 10%
VALUE 10UF
}
PART L16
{
Geometry.Height 1.12
TOLERANCE 25%
VALUE BLM31PG121SN1B
}
PART L5
{
Geometry.Height 1.12
TOLERANCE 25%
VALUE BLM31PG121SN1B
}
PART L15
{
Geometry.Height 1.12
TOLERANCE 25%
VALUE BLM31PG121SN1B
}
PART L14
{
Geometry.Height 1.12
TOLERANCE 25%
VALUE BLM31PG121SN1B
}
PART L7
{
Geometry.Height 1.12
TOLERANCE 25%
VALUE BLM31PG121SN1B
}
PART L6
{
Geometry.Height 1.12
TOLERANCE 25%
VALUE BLM31PG121SN1B
}
PART C419
{
Geometry.Height 2.7
TOLERANCE +-10%
VALUE 22UF
}
PART C420
{
Geometry.Height 2.7
TOLERANCE +-10%
VALUE 22UF
}
PART C424
{
Geometry.Height 2.7
TOLERANCE +-10%
VALUE 22UF
}
PART C423
{
Geometry.Height 2.7
TOLERANCE +-10%
VALUE 22UF
}
PART Q10
{
Geometry.Height 1.11
VALUE NDS331N
}
PART Q9
{
Geometry.Height 1.11
VALUE NDS331N
}
PART R13
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R12
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R11
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R10
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 22R
}
PART R183
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 1K
}
PART R181
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 10K
}
PART R180
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 10K
}
PART R179
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 2K37
}
PART R177
{
Geometry.Height 0.4
TOLERANCE 5%
VALUE 5K36
}
PART R149
{
Geometry.Height 0.4
TOLERANCE 5%
VALUE 1K02
}
PART R148
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 4K75
}
PART R147
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 6K98
}
PART R146
{
Geometry.Height 0.4
TOLERANCE 5%
VALUE 1K58
}
PART R144
{
Geometry.Height 0.4
TOLERANCE 5%
VALUE 0R
}
PART R143
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 63K4
}
PART U51
{
VALUE PTH08T240WAD
}
PART Q8
{
Geometry.Height 1.11
VALUE BSS138
}
PART Q7
{
Geometry.Height 1.11
VALUE BSS138
}
PART Q6
{
Geometry.Height 1.11
VALUE BSS138
}
PART Q5
{
Geometry.Height 1.11
VALUE BSS138
}
PART Q4
{
Geometry.Height 1.11
VALUE BSS138
}
PART C105
{
Geometry.Height 4.3
TOLERANCE 20%
VALUE 1000UF
}
PART C104
{
Geometry.Height 4.3
TOLERANCE 20%
VALUE 1000UF
}
PART C413
{
Geometry.Height 4.0
TOLERANCE 20%
VALUE 680UF
}
PART C412
{
Geometry.Height 12.7
TOLERANCE 20%
VALUE 330UF
}
PART C410
{
Geometry.Height 4.3
TOLERANCE 20%
VALUE 1000UF
}
PART C409
{
Geometry.Height 12.7
TOLERANCE 20%
VALUE 330UF
}
PART C405
{
Geometry.Height 4.3
TOLERANCE 20%
VALUE 1000UF
}
PART C404
{
Geometry.Height 12.7
TOLERANCE 20%
VALUE 330UF
}
PART C403
{
Geometry.Height 12.7
TOLERANCE 20%
VALUE 330UF
}
PART C402
{
Geometry.Height 4.3
TOLERANCE 20%
VALUE 1000UF
}
PART C401
{
Geometry.Height 12.7
TOLERANCE 20%
VALUE 330UF
}
PART C400
{
Geometry.Height 4.3
TOLERANCE 20%
VALUE 1000UF
}
PART U53
{
Geometry.Height 8.5
}
PART R187
{
VALUE 56R
}
PART R185
{
VALUE 10R
}
PART U50
{
Geometry.Height 8.5
VALUE PTH05T210WAD
}
PART J32
{
Description HEADER 5X2 FEMALE
}
PART C395
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C394
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C393
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C392
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C391
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C390
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C389
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C388
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART CP27
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP25
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP24
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP23
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP22
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP21
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP20
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART C387
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C386
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C385
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C384
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C383
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C382
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C381
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C380
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C379
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C378
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C377
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C376
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C375
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C374
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C373
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C372
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C371
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C370
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C369
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C368
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C367
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C366
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C365
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C364
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C363
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C362
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C361
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART RP20
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP18
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP17
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP16
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP15
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP14
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP13
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART U33
{
VALUE TPS51100DGQ
}
PART C271
{
TOLERANCE 10%
VALUE 10UF
}
PART C270
{
TOLERANCE 10%
VALUE 10UF
}
PART C466
{
TOLERANCE 10%
VALUE 10UF
}
PART C465
{
TOLERANCE 10%
VALUE 10UF
}
PART C464
{
TOLERANCE 10%
VALUE 10UF
}
PART C467
{
TOLERANCE 10%
VALUE 4U7F
}
PART C22
{
TOLERANCE 5%
VALUE 22PF
}
PART C463
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 5PF
}
PART C462
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 5PF
}
PART C461
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 5PF
}
PART R158
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R157
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R156
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R155
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R154
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R153
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R138
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 120R
}
PART R236
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R235
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R234
{
Geometry.Height 0.35
VALUE 4K7
}
PART R233
{
Geometry.Height 0.35
VALUE 4K7
}
PART R232
{
Geometry.Height 0.35
VALUE 4K7
}
PART R231
{
Geometry.Height 0.35
VALUE 4K7
}
PART R141
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R140
{
Geometry.Height 0.35
VALUE 49.9R
}
PART C460
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C360
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C359
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C358
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C357
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C356
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C355
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C354
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C353
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C352
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART P7
{
VALUE ZDOK40
}
PART C343
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C342
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C341
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C340
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C339
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C338
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C337
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C336
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART SP2
{
VALUE PGB102ST23WR
}
PART VR4
{
VALUE 5.5V 20A
}
PART PTC1
{
VALUE 500MA
}
PART R182
{
Geometry.Height 0.4
TOLERANCE 1%
VALUE 3K4
}
PART C614
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 220UF
}
PART P6
{
VALUE NONE
}
PART C613
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 15%
VALUE 1NF
}
PART C612
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART P5
{
VALUE ZDOK40
}
PART C321
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C320
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C319
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C318
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C317
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C316
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C315
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 1.25
TOLERANCE 10%
VALUE 1UF
}
PART C314
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C312
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 33UF
}
PART C311
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 33UF
}
PART C310
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 330UF
}
PART C309
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 330UF
}
PART C348
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C349
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C350
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C328
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C327
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C326
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C269
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C268
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C267
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C266
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C265
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C264
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C238
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C237
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C236
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C235
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C234
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C233
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C232
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C231
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C230
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C229
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C228
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C224
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C222
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C221
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C219
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C218
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C217
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C216
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C214
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C211
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C210
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C209
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C208
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C207
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C206
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C205
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C204
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C203
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C202
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C201
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C200
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C182
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C181
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C12
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C11
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C10
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C304
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C303
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C302
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C292
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C291
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C290
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C289
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C288
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C287
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C286
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C280
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C279
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C278
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C277
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C276
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C275
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C272
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C263
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C262
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C261
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C260
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C259
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C258
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C257
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C295
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C294
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C293
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C285
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C429
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C428
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C427
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C468
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C469
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C470
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C325
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C324
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C323
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C322
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C344
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C347
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C346
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C345
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C180
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C176
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C174
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C172
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C163
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C157
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C156
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C155
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C154
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C153
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C124
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C122
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C120
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C31
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C30
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C29
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C28
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C27
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C26
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C25
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C24
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C23
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C8
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C7
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C9
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C284
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C283
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C282
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C281
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C274
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C273
{
Geometry.Height 1.35
TOLERANCE 10%
VALUE 10UF
}
PART C256
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C255
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C254
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C253
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C252
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C251
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C250
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C249
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C248
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C247
{
VALUE 100NF
}
PART C246
{
VALUE 10NF
}
PART C245
{
VALUE 10NF
}
PART C244
{
VALUE 10NF
}
PART C243
{
VALUE 10NF
}
PART C242
{
VALUE 10NF
}
PART C241
{
VALUE 10NF
}
PART C240
{
VALUE 10NF
}
PART C239
{
VALUE 10NF
}
PART C227
{
VALUE 100NF
}
PART C226
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C225
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C223
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C220
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C215
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C213
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C212
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C191
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C190
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C189
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C188
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C187
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C186
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C185
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C184
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C183
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C179
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C178
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C177
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C175
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C173
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C171
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C170
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C169
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C103
{
VALUE 100NF
}
PART C99
{
VALUE 100NF
}
PART C97
{
VALUE 100NF
}
PART C95
{
VALUE 100NF
}
PART C83
{
VALUE 100NF
}
PART C82
{
VALUE 100NF
}
PART C81
{
VALUE 100NF
}
PART C80
{
VALUE 100NF
}
PART D5
{
VALUE OPTICAL MODULE FAULT - RED LED
}
PART D4
{
VALUE OPTICAL MODULE FAULT - RED LED
}
PART C168
{
TOLERANCE +-10%
VALUE 4.7UF
}
PART C167
{
TOLERANCE +-10%
VALUE 4.7UF
}
PART C79
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C78
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C126
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C77
{
VALUE 10NF
}
PART C76
{
VALUE 10NF
}
PART JP9
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART JP8
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART JP7
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART R131
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R130
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 10K
}
PART R129
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART R128
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 6K8
}
PART R127
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART R126
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 5K1
}
PART R125
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 150R
}
PART R124
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R123
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R122
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 150R
}
PART R121
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 5K1
}
PART R120
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART R119
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 6K8
}
PART R118
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART R117
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 10K
}
PART C166
{
TOLERANCE +-10%
VALUE 22UF
}
PART C165
{
TOLERANCE +-10%
VALUE 22UF
}
PART R56
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 49.9R
}
PART FB52
{
VALUE 220@100M
}
PART FB51
{
VALUE 220@100M
}
PART FB50
{
VALUE 220@100M
}
PART FB49
{
VALUE 220@100M
}
PART FB46
{
VALUE 220@100M
}
PART FB44
{
VALUE 220@100M
}
PART FB43
{
VALUE 220@100M
}
PART FB42
{
VALUE 220@100M
}
PART FB41
{
VALUE 220@100M
}
PART FB38
{
VALUE 220@100M
}
PART FB37
{
VALUE 220@100M
}
PART FB36
{
VALUE 220@100M
}
PART FB35
{
VALUE 220@100M
}
PART FB32
{
VALUE 220@100M
}
PART FB31
{
VALUE 220@100M
}
PART FB30
{
VALUE 220@100M
}
PART FB28
{
VALUE 220@100M
}
PART FB25
{
VALUE 220@100M
}
PART X4
{
VALUE 156.25MHZ
}
PART C164
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART D9
{
VALUE NONE
}
PART J13
{
VALUE SMA
}
PART J12
{
VALUE SMA
}
PART C162
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C161
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C19
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C160
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C18
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C159
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C158
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART R110
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R109
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R112
{
Geometry.Height 0.35
TOLERANCE N/A
VALUE 0R
}
PART R111
{
Geometry.Height 0.35
TOLERANCE N/A
VALUE 0R
}
PART R137
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART R136
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART R116
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART R115
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART R107
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART R103
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART R114
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 10K
}
PART R113
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 82K
}
PART R108
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART R106
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 82K
}
PART R105
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 10K
}
PART R104
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 100R
}
PART FB27
{
VALUE 220@100M
}
PART C32
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C20
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C17
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C16
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C15
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C14
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C6
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C5
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART X3
{
VALUE 200.00MHZ
}
PART X2
{
VALUE 100.00MHZ
}
PART CP33
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP32
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP31
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP30
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP29
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP28
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP26
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART RP26
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP25
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP24
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP23
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP22
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP21
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART RP19
{
Geometry.Height 0.55
TOLERANCE 1%
VALUE 49.9R
}
PART U32
{
VALUE TPS51100DGQ
}
PART C458
{
TOLERANCE 10%
VALUE 10UF
}
PART C457
{
TOLERANCE 10%
VALUE 10UF
}
PART C456
{
TOLERANCE 10%
VALUE 10UF
}
PART C459
{
TOLERANCE 10%
VALUE 4U7F
}
PART C21
{
TOLERANCE 5%
VALUE 22PF
}
PART C455
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 5PF
}
PART R6
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 120R
}
PART R230
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R229
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R228
{
Geometry.Height 0.35
VALUE 4K7
}
PART R227
{
Geometry.Height 0.35
VALUE 4K7
}
PART R226
{
Geometry.Height 0.35
VALUE 4K7
}
PART R225
{
Geometry.Height 0.35
VALUE 4K7
}
PART C152
{
VALUE 0.1UF
}
PART C151
{
VALUE 0.1UF
}
PART C150
{
VALUE 0.1UF
}
PART C149
{
VALUE 0.1UF
}
PART C454
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C453
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C452
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C451
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C450
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C449
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C448
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C447
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C446
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C445
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C444
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C443
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C442
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C441
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C440
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C439
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C438
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C437
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C436
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C435
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C434
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C433
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C432
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C431
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C430
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C148
{
Geometry.Height 0.55
VALUE 10NF
}
PART TP5
{
Description TEST POINT
}
PART TP4
{
Description TEST POINT
}
PART C147
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C146
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C145
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C144
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C143
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C142
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C141
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C140
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C75
{
VALUE 100NF
}
PART C74
{
VALUE 100NF
}
PART C73
{
VALUE 100NF
}
PART C72
{
VALUE 100NF
}
PART C71
{
VALUE 100NF
}
PART C70
{
VALUE 100NF
}
PART C69
{
VALUE 100NF
}
PART C68
{
VALUE 100NF
}
PART D3
{
VALUE OPTICAL MODULE FAULT - RED LED
}
PART D2
{
VALUE OPTICAL MODULE FAULT - RED LED
}
PART C139
{
TOLERANCE +-10%
VALUE 4.7UF
}
PART C138
{
TOLERANCE +-10%
VALUE 4.7UF
}
PART R100
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 10K
}
PART R99
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 10K
}
PART C137
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C136
{
VALUE 100NF
}
PART C135
{
VALUE 10NF
}
PART C134
{
VALUE 10NF
}
PART C133
{
VALUE 10NF
}
PART C132
{
VALUE 10NF
}
PART C131
{
VALUE 10NF
}
PART C130
{
VALUE 10NF
}
PART C129
{
VALUE 10NF
}
PART C128
{
VALUE 100NF
}
PART C127
{
VALUE 10NF
}
PART C125
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C123
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C121
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C119
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C118
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C116
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C115
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C114
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C113
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C112
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C111
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C110
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C109
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C108
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C107
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C106
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C102
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C101
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C100
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C98
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C96
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C94
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C93
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C92
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C67
{
VALUE 10NF
}
PART C66
{
VALUE 10NF
}
PART C65
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C64
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART JP6
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART JP5
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART JP4
{
Geometry.Height 0
Description STANDARD JUMPER
}
PART R98
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 5K1
}
PART R97
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 5K1
}
PART C91
{
TOLERANCE +-10%
VALUE 22UF
}
PART C90
{
TOLERANCE +-10%
VALUE 22UF
}
PART P3
{
Description FUJITSU 2X2 CX4 CONNECTOR MODULE
}
PART R96
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R95
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART R94
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 6K8
}
PART R93
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART R92
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 150R
}
PART R91
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R90
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R79
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 150R
}
PART R59
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 6K8
}
PART R58
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART R57
{
Geometry.Height 0.35
TOLERANCE +-1%
VALUE 3K9
}
PART FB26
{
VALUE 220@100M
}
PART FB24
{
VALUE 220@100M
}
PART FB23
{
VALUE 220@100M
}
PART FB22
{
VALUE 220@100M
}
PART FB19
{
VALUE 220@100M
}
PART FB17
{
VALUE 220@100M
}
PART FB16
{
VALUE 220@100M
}
PART FB15
{
VALUE 220@100M
}
PART FB14
{
VALUE 220@100M
}
PART FB11
{
VALUE 220@100M
}
PART FB10
{
VALUE 220@100M
}
PART FB9
{
VALUE 220@100M
}
PART FB8
{
VALUE 220@100M
}
PART FB5
{
VALUE 220@100M
}
PART FB4
{
VALUE 220@100M
}
PART FB3
{
VALUE 220@100M
}
PART FB1
{
VALUE 220@100M
}
PART X1
{
VALUE 156.25MHZ
}
PART J11
{
VALUE SMA
}
PART J10
{
VALUE SMA
}
PART C63
{
VALUE 10NF
}
PART C62
{
VALUE 10NF
}
PART C61
{
VALUE 10NF
}
PART C33
{
VALUE 10NF
}
PART C45
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C44
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C43
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C42
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C41
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C40
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C39
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C38
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C37
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C36
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C35
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C34
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART R50
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 49R9
}
PART R49
{
Geometry.Height 0.35
TOLERANCE 1%
VALUE 49R9
}
PART R48
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R47
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R2
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R1
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R46
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 100R
}
PART R45
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 100R
}
PART R44
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 100R
}
PART R43
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 100R
}
PART R9
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R8
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R7
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART CR10
{
VALUE GRN
}
PART CR9
{
VALUE GRN
}
PART CR8
{
VALUE GRN
}
PART CR7
{
VALUE GRN
}
PART JP2
{
Description 3 WAY JUMPER
}
PART JP1
{
Description 3 WAY JUMPER
}
PART J9
{
Description HEADER 10X2 SHROUDED
}
PART J2
{
Description HEADER 10X2 SHROUDED
}
PART C611
{
VALUE 100UF
}
PART C610
{
VALUE 100UF
}
PART C609
{
VALUE 100UF
}
PART C608
{
VALUE 100UF
}
PART C89
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C88
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART CP19
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP18
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP17
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP16
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP15
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP14
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP13
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP12
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP11
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP10
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP9
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP8
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP7
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP6
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP5
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP4
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP3
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP2
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP1
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART U17
{
Description QDRII+ X18 CONFIGURATION
}
PART C87
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C86
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C85
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART U16
{
VALUE TPS51100DGQ
}
PART C84
{
TOLERANCE 10%
VALUE 10UF
}
PART C60
{
TOLERANCE 10%
VALUE 10UF
}
PART C59
{
TOLERANCE 10%
VALUE 10UF
}
PART C58
{
TOLERANCE 10%
VALUE 4U7F
}
PART R55
{
TOLERANCE 1%
VALUE 249R
}
PART R152
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R151
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R102
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R54
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R53
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R52
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R51
{
Geometry.Height 0.35
VALUE 49.9R
}
PART RP12
{
TOLERANCE 5%
VALUE 51R
}
PART RP11
{
TOLERANCE 5%
VALUE 51R
}
PART RP10
{
TOLERANCE 5%
VALUE 51R
}
PART RP9
{
TOLERANCE 5%
VALUE 51R
}
PART RP8
{
TOLERANCE 5%
VALUE 51R
}
PART RP7
{
TOLERANCE 5%
VALUE 51R
}
PART RP6
{
TOLERANCE 5%
VALUE 51R
}
PART RP5
{
TOLERANCE 5%
VALUE 51R
}
PART RP4
{
TOLERANCE 5%
VALUE 51R
}
PART RP3
{
TOLERANCE 5%
VALUE 51R
}
PART RP2
{
TOLERANCE 5%
VALUE 51R
}
PART RP1
{
TOLERANCE 5%
VALUE 51R
}
PART C57
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C56
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C55
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C50
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C46
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART TP13
{
Description TEST POINT
}
PART TP12
{
Description TEST POINT
}
PART TP11
{
Description TEST POINT
}
PART TP10
{
Description TEST POINT
}
PART C603
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART C602
{
Geometry.Height 1.9
TOLERANCE 20%
VALUE 47UF
}
PART CP52
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP51
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP50
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP49
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP48
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP47
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP46
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP45
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP44
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP43
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP42
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP41
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP40
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP39
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP38
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP37
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP36
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP35
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART CP34
{
Description CAPACITOR,CHIP ARRAY,0.5MM PITCH,8 PIN,1.25MM L X 2.00MM W X 1.00MM H
VALUE 100NF
}
PART U63
{
Description QDRII+ X18 CONFIGURATION
}
PART C601
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C600
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART C599
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 220NF
}
PART U62
{
VALUE TPS51100DGQ
}
PART C598
{
TOLERANCE 10%
VALUE 10UF
}
PART C597
{
TOLERANCE 10%
VALUE 10UF
}
PART C596
{
TOLERANCE 10%
VALUE 10UF
}
PART C595
{
TOLERANCE 10%
VALUE 4U7F
}
PART U15
{
Hyperlynx.Model FF1136
}
PART R304
{
TOLERANCE 1%
VALUE 249R
}
PART R40
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R22
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R101
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R303
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R302
{
Geometry.Height 0.35
TOLERANCE 5%
VALUE 10K
}
PART R301
{
Geometry.Height 0.35
VALUE 49.9R
}
PART R300
{
Geometry.Height 0.35
VALUE 49.9R
}
PART RP38
{
TOLERANCE 5%
VALUE 51R
}
PART RP37
{
TOLERANCE 5%
VALUE 51R
}
PART RP36
{
TOLERANCE 5%
VALUE 51R
}
PART RP35
{
TOLERANCE 5%
VALUE 51R
}
PART RP34
{
TOLERANCE 5%
VALUE 51R
}
PART RP33
{
TOLERANCE 5%
VALUE 51R
}
PART RP32
{
TOLERANCE 5%
VALUE 51R
}
PART RP31
{
TOLERANCE 5%
VALUE 51R
}
PART RP30
{
TOLERANCE 5%
VALUE 51R
}
PART RP29
{
TOLERANCE 5%
VALUE 51R
}
PART RP28
{
TOLERANCE 5%
VALUE 51R
}
PART RP27
{
TOLERANCE 5%
VALUE 51R
}
PART C594
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 100NF
}
PART C593
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C592
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C591
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART C590
{
Description CERAMIC CHIP CAPACITOR - 0402
Geometry.Height 0.5
TOLERANCE 10%
VALUE 10NF
}
PART R184
{
TOLERANCE 1%
VALUE 10K
}
PART TP9
{
Description TEST POINT
}
PART P1
{
VALUE .1IN M SMT
}
PART R42
{
VALUE 180R
}
PART Y1
{
VALUE 22.1184MHZ
}
PART C47
{
VALUE 2.2UF
}
PART C52
{
VALUE 18PF
}
PART C48
{
VALUE 18PF
}
PART C51
{
VALUE 18PF
}
PART C49
{
VALUE 18PF
}
PART D1
{
VALUE BAV70
}
PART U24
{
VALUE CY2292FZX_0211
}
PART U31
{
VALUE MIC2774N-29
}
PART R28
{
VALUE 3K3
}
PART R31
{
VALUE 3K3
}
PART R27
{
VALUE 3K3
}
PART R32
{
VALUE 3K3
}
PART R34
{
VALUE 3K3
}
PART R30
{
VALUE 3K3
}
PART R35
{
VALUE 3K3
}
PART R33
{
VALUE 3K3
}
PART R29
{
VALUE 3K3
}
PART U1
{
Hyperlynx.Model PPC440EPX-NTA400T
VALUE 440EPX
}
PART R25
{
VALUE 1K
}
PART R24
{
VALUE 1K
}
PART R23
{
VALUE 1K
}
PART R37
{
VALUE 10K
}
PART R36
{
VALUE 10K
}
PART R39
{
VALUE 10K
}
PART R38
{
VALUE 10K
}
PART J1
{
VALUE .25IN F SMT
}
PART RO3
{
VALUE 1K
}
PART RO1
{
VALUE 1K
}
PART RO2
{
VALUE 1K
}
PART RO5
{
VALUE 1K
}
PART RO4
{
VALUE 1K
}
PART RS10
{
VALUE 33
}
PART R26
{
VALUE 33
}
PART RS9
{
VALUE 33
}
PART RS3
{
VALUE 33
}
PART RS7
{
VALUE 33
}
PART RS2
{
VALUE 33
}
PART RS1
{
VALUE 33
}
PART SW1
{
VALUE SPST
}
PART C607
{
VALUE 0.1UF
}
PART C606
{
VALUE 0.1UF
}
PART C605
{
VALUE 0.1UF
}
PART C604
{
VALUE 0.1UF
}
PART C54
{
VALUE 0.1UF
}
PART C53
{
VALUE 0.1UF
}
PART TP1
{
VALUE TEST POINT
}
PART Y2
{
VALUE 12.00 MHZ
}
PART R41
{
VALUE 15K
}
PART U9
{
VALUE CY22381FX_0211
}
}

*END*
