Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: xtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xtop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xtop"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : xtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rtl/src/xregf.v" in library work
Compiling verilog include file "xdefs.vh"
Compiling verilog file "rtl/src/xram.v" in library work
Compiling verilog include file "xdefs.vh"
Module <xregf> compiled
Compiling verilog file "rtl/src/xled.v" in library work
Compiling verilog include file "xdefs.vh"
Module <xram> compiled
Compiling verilog file "rtl/src/xdispDecoder.v" in library work
Module <xleds> compiled
Compiling verilog file "rtl/src/xctrl.v" in library work
Compiling verilog include file "xdefs.vh"
Module <xdispDecoder> compiled
Compiling verilog file "rtl/src/xaddr_decoder.v" in library work
Compiling verilog include file "xdefs.vh"
Module <xctrl> compiled
Compiling verilog file "rtl/src/xtop.v" in library work
Compiling verilog include file "xdefs.vh"
Module <xaddr_decoder> compiled
Module <xtop> compiled
No errors in compilation
Analysis of file <"xtop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <xtop> in library <work>.

Analyzing hierarchy for module <xctrl> in library <work>.

Analyzing hierarchy for module <xram> in library <work>.

Analyzing hierarchy for module <xregf> in library <work>.

Analyzing hierarchy for module <xaddr_decoder> in library <work>.

Analyzing hierarchy for module <xdispDecoder> in library <work>.

Analyzing hierarchy for module <xleds> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <xtop>.
Module <xtop> is correct for synthesis.
 
Analyzing module <xctrl> in library <work>.
Module <xctrl> is correct for synthesis.
 
Analyzing module <xram> in library <work>.
INFO:Xst:2546 - "rtl/src/xram.v" line 63: reading initialization file "program.hex".
Module <xram> is correct for synthesis.
 
Analyzing module <xregf> in library <work>.
Module <xregf> is correct for synthesis.
 
Analyzing module <xaddr_decoder> in library <work>.
Module <xaddr_decoder> is correct for synthesis.
 
Analyzing module <xdispDecoder> in library <work>.
WARNING:Xst:905 - "rtl/src/xdispDecoder.v" line 55: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <disp_dot>
Module <xdispDecoder> is correct for synthesis.
 
Analyzing module <xleds> in library <work>.
Module <xleds> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <xctrl>.
    Related source file is "rtl/src/xctrl.v".
    Found 9-bit register for signal <pc>.
    Found 32-bit addsub for signal <adder_res>.
    Found 32-bit adder for signal <adder_res$addsub0000>.
    Found 1-bit xor2 for signal <alu_overflow$xor0000> created at line 212.
    Found 1-bit xor2 for signal <alu_overflow$xor0001> created at line 218.
    Found 32-bit 4-to-1 multiplexer for signal <alu_result>.
    Found 1-bit adder for signal <carry_res_n$addsub0000> created at line 188.
    Found 1-bit adder for signal <carry_res_n$addsub0001> created at line 190.
    Found 1-bit xor2 for signal <carry_res_n$xor0000> created at line 188.
    Found 1-bit xor2 for signal <carry_res_n$xor0001> created at line 190.
    Found 32-bit addsub for signal <carry_res_n_1>.
    Found 32-bit 4-to-1 multiplexer for signal <operand$mux0000>.
    Found 9-bit adder for signal <pc$addsub0000> created at line 122.
    Found 32-bit register for signal <regA>.
    Found 32-bit subtractor for signal <regA$addsub0000> created at line 153.
    Found 32-bit 4-to-1 multiplexer for signal <regA$mux0000>.
    Found 32-bit register for signal <regB>.
    Found 3-bit register for signal <regC>.
    Found 32-bit xor2 for signal <xor_res>.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  96 Multiplexer(s).
Unit <xctrl> synthesized.


Synthesizing Unit <xram>.
    Related source file is "rtl/src/xram.v".
    Found 512x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <data_out_int>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <xram> synthesized.


Synthesizing Unit <xregf>.
    Related source file is "rtl/src/xregf.v".
    Found 16x32-bit single-port RAM <Mram_regf> for signal <regf>.
    Summary:
	inferred   1 RAM(s).
Unit <xregf> synthesized.


Synthesizing Unit <xaddr_decoder>.
    Related source file is "rtl/src/xaddr_decoder.v".
    Found 32-bit 4-to-1 multiplexer for signal <data_to_rd>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <xaddr_decoder> synthesized.


Synthesizing Unit <xdispDecoder>.
    Related source file is "rtl/src/xdispDecoder.v".
    Using one-hot encoding for signal <disp_dot>.
    Found 4x2-bit ROM for signal <disp_dot>.
    Found 1-of-4 decoder for signal <disp_select>.
    Found 4-bit adder for signal <$add0000> created at line 43.
    Found 4-bit adder for signal <$add0001> created at line 43.
    Found 4-bit adder for signal <$add0002> created at line 43.
    Found 4-bit adder for signal <$add0003> created at line 43.
    Found 4-bit adder for signal <$add0004> created at line 45.
    Found 4-bit adder for signal <$add0005> created at line 43.
    Found 4-bit adder for signal <$add0006> created at line 45.
    Found 5-bit 4-to-1 multiplexer for signal <aux>.
    Found 4-bit comparator greater for signal <bcd$cmp_gt0000> created at line 42.
    Found 4-bit comparator greater for signal <bcd$cmp_gt0001> created at line 42.
    Found 4-bit comparator greater for signal <bcd$cmp_gt0002> created at line 42.
    Found 4-bit comparator greater for signal <bcd$cmp_gt0003> created at line 44.
    Found 4-bit comparator greater for signal <bcd$cmp_gt0004> created at line 42.
    Found 4-bit comparator greater for signal <bcd$cmp_gt0005> created at line 44.
    Found 4-bit comparator greater for signal <bcd$cmp_gt0006> created at line 42.
    Found 20-bit up counter for signal <refresh_counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <xdispDecoder> synthesized.


Synthesizing Unit <xleds>.
    Related source file is "rtl/src/xled.v".
    Found 8-bit register for signal <led>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <xleds> synthesized.


Synthesizing Unit <xtop>.
    Related source file is "rtl/src/xtop.v".
WARNING:Xst:647 - Input <Btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xtop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port RAM                             : 1
 512x32-bit dual-port RAM                              : 1
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 14
 1-bit adder                                           : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 9-bit adder                                           : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 7
 3-bit register                                        : 1
 32-bit register                                       : 4
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 7
 4-bit comparator greater                              : 7
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 4
 5-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <xram>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_int> <instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <data_sel>      | high     |
    |     weA            | connected to signal <data_we>       | high     |
    |     addrA          | connected to signal <data_addr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out_int>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <pc>            |          |
    |     doB            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xram> synthesized (advanced).

Synthesizing (advanced) Unit <xregf>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <xregf> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port distributed RAM                 : 1
 512x32-bit dual-port block RAM                        : 1
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 14
 1-bit adder                                           : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 9-bit adder                                           : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 84
 Flip-Flops                                            : 84
# Comparators                                          : 7
 4-bit comparator greater                              : 7
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 4
 5-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <xtop> ...

Optimizing unit <xctrl> ...

Optimizing unit <xregf> ...

Optimizing unit <xdispDecoder> ...

Optimizing unit <xleds> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xtop, actual ratio is 43.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : xtop.ngr
Top Level Output File Name         : xtop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 1171
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 28
#      LUT2                        : 54
#      LUT2_L                      : 1
#      LUT3                        : 117
#      LUT3_D                      : 11
#      LUT3_L                      : 26
#      LUT4                        : 450
#      LUT4_D                      : 64
#      LUT4_L                      : 85
#      MUXCY                       : 128
#      MUXF5                       : 47
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 104
#      FDC                         : 29
#      FDCE                        : 75
# RAMS                             : 33
#      RAM16X1S                    : 32
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 9
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      469  out of    960    48%  
 Number of Slice Flip Flops:            104  out of   1920     5%  
 Number of 4 input LUTs:                901  out of   1920    46%  
    Number used as logic:               869
    Number used as RAMs:                 32
 Number of IOs:                          35
 Number of bonded IOBs:                  31  out of     83    37%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 137   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 104   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.531ns (Maximum Frequency: 48.707MHz)
   Minimum input arrival time before clock: 2.611ns
   Maximum output required time after clock: 16.354ns
   Maximum combinational path delay: 17.267ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 20.531ns (frequency: 48.707MHz)
  Total number of paths / destination ports: 6027536 / 415
-------------------------------------------------------------------------
Delay:               20.531ns (Levels of Logic = 42)
  Source:            ram/Mram_mem (RAM)
  Destination:       controller/regC_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ram/Mram_mem to controller/regC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB30   93   2.800   1.456  ram/Mram_mem (instruction<30>)
     LUT4_D:I0->O          4   0.704   0.622  controller/imm_cmp_eq00001_1 (controller/imm_cmp_eq00001)
     LUT3_D:I2->O          2   0.704   0.526  controller/mem_addr<5>1_SW0 (N138)
     LUT4:I1->O            1   0.704   0.000  controller/mem_sel121_SW0_F (N632)
     MUXF5:I0->O           5   0.321   0.637  controller/mem_sel121_SW0 (N56)
     LUT4_D:I3->O          5   0.704   0.637  controller/mem_sel121_1 (controller/mem_sel121)
     LUT4:I3->O           36   0.704   1.267  controller/mem_sel (data_sel)
     LUT4:I3->O            2   0.704   0.451  controller/operand<1>13 (controller/operand<1>13)
     LUT4:I3->O            1   0.704   0.000  controller/Maddsub_carry_res_n_1_lut<1> (controller/Maddsub_carry_res_n_1_lut<1>)
     MUXCY:S->O            1   0.464   0.000  controller/Maddsub_carry_res_n_1_cy<1> (controller/Maddsub_carry_res_n_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<2> (controller/Maddsub_carry_res_n_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<3> (controller/Maddsub_carry_res_n_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<4> (controller/Maddsub_carry_res_n_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<5> (controller/Maddsub_carry_res_n_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<6> (controller/Maddsub_carry_res_n_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<7> (controller/Maddsub_carry_res_n_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<8> (controller/Maddsub_carry_res_n_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<9> (controller/Maddsub_carry_res_n_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<10> (controller/Maddsub_carry_res_n_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<11> (controller/Maddsub_carry_res_n_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<12> (controller/Maddsub_carry_res_n_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<13> (controller/Maddsub_carry_res_n_1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<14> (controller/Maddsub_carry_res_n_1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<15> (controller/Maddsub_carry_res_n_1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<16> (controller/Maddsub_carry_res_n_1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<17> (controller/Maddsub_carry_res_n_1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<18> (controller/Maddsub_carry_res_n_1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<19> (controller/Maddsub_carry_res_n_1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<20> (controller/Maddsub_carry_res_n_1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<21> (controller/Maddsub_carry_res_n_1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<22> (controller/Maddsub_carry_res_n_1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<23> (controller/Maddsub_carry_res_n_1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<24> (controller/Maddsub_carry_res_n_1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<25> (controller/Maddsub_carry_res_n_1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<26> (controller/Maddsub_carry_res_n_1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<27> (controller/Maddsub_carry_res_n_1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<28> (controller/Maddsub_carry_res_n_1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<29> (controller/Maddsub_carry_res_n_1_cy<29>)
     XORCY:CI->O           1   0.804   0.499  controller/Maddsub_carry_res_n_1_xor<30> (controller/carry_res_n_1<30>)
     LUT2:I1->O            1   0.704   0.000  controller/Maddsub_adder_res_lut<30> (controller/Maddsub_adder_res_lut<30>)
     MUXCY:S->O            0   0.464   0.000  controller/Maddsub_adder_res_cy<30> (controller/Maddsub_adder_res_cy<30>)
     XORCY:CI->O           2   0.804   0.482  controller/Maddsub_adder_res_xor<31> (controller/adder_res<31>)
     LUT3:I2->O            1   0.704   0.000  controller/alu_negative31 (controller/alu_negative)
     FDCE:D                    0.308          controller/regC_2
    ----------------------------------------
    Total                     20.531ns (13.953ns logic, 6.578ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.611ns (Levels of Logic = 1)
  Source:            Sw<6> (PAD)
  Destination:       leds/led_6 (FF)
  Destination Clock: clk rising

  Data Path: Sw<6> to leds/led_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.218   1.085  Sw_6_IBUF (Sw_6_IBUF)
     FDCE:D                    0.308          leds/led_6
    ----------------------------------------
    Total                      2.611ns (1.526ns logic, 1.085ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 391 / 21
-------------------------------------------------------------------------
Offset:              16.354ns (Levels of Logic = 8)
  Source:            ram/Mram_mem (RAM)
  Destination:       trap (PAD)
  Source Clock:      clk rising

  Data Path: ram/Mram_mem to trap
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB30   93   2.800   1.456  ram/Mram_mem (instruction<30>)
     LUT4_D:I0->O          4   0.704   0.622  controller/imm_cmp_eq00001_1 (controller/imm_cmp_eq00001)
     LUT3_D:I2->O          2   0.704   0.526  controller/mem_addr<5>1_SW0 (N138)
     LUT4:I1->O            1   0.704   0.000  controller/mem_sel121_SW0_F (N632)
     MUXF5:I0->O           5   0.321   0.637  controller/mem_sel121_SW0 (N56)
     LUT4_D:I3->O          5   0.704   0.637  controller/mem_sel121_1 (controller/mem_sel121)
     LUT4:I3->O           36   0.704   1.438  controller/mem_sel (data_sel)
     LUT3:I0->O            1   0.704   0.420  addr_decoder/trap_sel67 (trap_OBUF)
     OBUF:I->O                 3.272          trap_OBUF (trap)
    ----------------------------------------
    Total                     16.354ns (10.617ns logic, 5.737ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6822 / 7
-------------------------------------------------------------------------
Delay:               17.267ns (Levels of Logic = 13)
  Source:            Sw<7> (PAD)
  Destination:       Disp<4> (PAD)

  Data Path: Sw<7> to Disp<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.243  Sw_7_IBUF (Sw_7_IBUF)
     LUT4:I0->O            1   0.704   0.000  displayDecoder/Mmux_aux41_G (N603)
     MUXF5:I1->O          11   0.321   1.108  displayDecoder/Mmux_aux41 (displayDecoder/N0)
     LUT2:I0->O            2   0.704   0.451  displayDecoder/bcd_mux001611 (displayDecoder/N26)
     LUT4:I3->O            1   0.704   0.499  displayDecoder/Mmux_aux758_SW0 (N520)
     LUT4:I1->O            1   0.704   0.000  displayDecoder/Mmux_aux7178_SW0_F (N626)
     MUXF5:I0->O           1   0.321   0.455  displayDecoder/Mmux_aux7178_SW0 (N504)
     LUT4:I2->O            1   0.704   0.000  displayDecoder/Mmux_aux7178_G (N629)
     MUXF5:I1->O           7   0.321   0.743  displayDecoder/Mmux_aux7178 (displayDecoder/Mmux_aux3)
     LUT3:I2->O            5   0.704   0.808  displayDecoder/disp_value_1_or000011 (displayDecoder/N11)
     LUT4:I0->O            1   0.704   0.455  displayDecoder/disp_value_1_or0000_SW2 (N500)
     LUT4:I2->O            1   0.704   0.420  displayDecoder/disp_value_1_or0000 (Disp_1_OBUF)
     OBUF:I->O                 3.272          Disp_1_OBUF (Disp<1>)
    ----------------------------------------
    Total                     17.267ns (11.085ns logic, 6.182ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.38 secs
 
--> 


Total memory usage is 522860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

