#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr 30 16:28:40 2022
# Process ID: 2660
# Current directory: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8824 C:\Users\Hamza\Desktop\riscv-single-cycle\riscv_single_cycle\riscv_single_cycle.xpr
# Log file: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/vivado.log
# Journal file: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg
source tb_Processor.tcl
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
run 150 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/CTRL/mem_mode}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/CTRL/funct}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/DC/type}} 
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
export_ip_user_files -of_objects  [get_files C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg
add_wave {{/tb_Processor/UUT/DP/DM/data_mem}} 
current_wave_config {Untitled 2}
add_wave {{/tb_Processor/UUT/DP/RF/register_mem}} 
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav_memories.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav_memories.wcfg
set_property xsim.view {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav_memories.wcfg} [get_filesets sim_1]
