# MIPSprocessor
This is a MIPS (Microprocessor without interlocked pipeline stages) made with VHDL in Quartus version 20.1 Lite Edition and ModelSim-Altera.
