

================================================================
== Vivado HLS Report for 'bitreverse'
================================================================
* Date:           Tue Dec 29 12:29:52 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        SpecAnalv2
* Solution:       soln_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35| 0.350 us | 0.350 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bitreversal_label1  |       33|       33|         3|          1|          1|    32|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|       5|      3|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      27|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      32|     92|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |rev_32_U  |bitreverse_rev_32  |        0|  5|   3|    0|    32|    5|     1|          160|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                   |        0|  5|   3|    0|    32|    5|     1|          160|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_124_p2              |     +    |      0|  0|  15|           6|           1|
    |icmp_ln43_fu_118_p2      |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  32|          16|          12|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_i_reg_107            |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  3|   0|    3|          0|
    |ap_done_reg                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |i_0_i_reg_107                    |  6|   0|    6|          0|
    |icmp_ln43_reg_141                |  1|   0|    1|          0|
    |icmp_ln43_reg_141_pp0_iter1_reg  |  1|   0|    1|          0|
    |zext_ln45_reg_150                |  6|   0|   64|         58|
    |zext_ln45_reg_150_pp0_iter1_reg  |  6|   0|   64|         58|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 27|   0|  143|        116|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|xin_M_real_address0        | out |    5|  ap_memory |    xin_M_real    |     array    |
|xin_M_real_ce0             | out |    1|  ap_memory |    xin_M_real    |     array    |
|xin_M_real_q0              |  in |   32|  ap_memory |    xin_M_real    |     array    |
|data_OUT0_M_real_address0  | out |    5|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_ce0       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_we0       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_d0        | out |   32|  ap_memory | data_OUT0_M_real |     array    |
|xin_M_imag_address0        | out |    5|  ap_memory |    xin_M_imag    |     array    |
|xin_M_imag_ce0             | out |    1|  ap_memory |    xin_M_imag    |     array    |
|xin_M_imag_q0              |  in |   32|  ap_memory |    xin_M_imag    |     array    |
|data_OUT0_M_imag_address0  | out |    5|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_ce0       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_we0       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_d0        | out |   32|  ap_memory | data_OUT0_M_imag |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:43]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %entry ], [ %i, %bitreversal_label1 ]"   --->   Operation 7 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.42ns)   --->   "%icmp_ln43 = icmp eq i6 %i_0_i, -32" [teach-fpga/01-fft/vhls/fixed/fft.cpp:43]   --->   Operation 8 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:43]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %bitreverse.exit, label %bitreversal_label1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:43]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %i_0_i to i64" [teach-fpga/01-fft/vhls/fixed/fft.cpp:45]   --->   Operation 12 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%rev_32_addr = getelementptr [32 x i5]* @rev_32, i64 0, i64 %zext_ln45" [teach-fpga/01-fft/vhls/fixed/fft.cpp:45]   --->   Operation 13 'getelementptr' 'rev_32_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:45]   --->   Operation 14 'load' 'index' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 15 [1/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:45]   --->   Operation 15 'load' 'index' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %index to i64" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 16 'zext' 'zext_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%xin_M_real_addr = getelementptr [32 x float]* @xin_M_real, i64 0, i64 %zext_ln46" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 17 'getelementptr' 'xin_M_real_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (3.25ns)   --->   "%xin_M_real_load = load float* %xin_M_real_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 18 'load' 'xin_M_real_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%xin_M_imag_addr = getelementptr [32 x float]* @xin_M_imag, i64 0, i64 %zext_ln46" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 19 'getelementptr' 'xin_M_imag_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (3.25ns)   --->   "%xin_M_imag_load = load float* %xin_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 20 'load' 'xin_M_imag_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:43]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:43]   --->   Operation 22 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:44]   --->   Operation 23 'specpipeline' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%data_OUT0_M_real_ad = getelementptr [32 x float]* @data_OUT0_M_real, i64 0, i64 %zext_ln45" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 24 'getelementptr' 'data_OUT0_M_real_ad' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (3.25ns)   --->   "%xin_M_real_load = load float* %xin_M_real_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 25 'load' 'xin_M_real_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 26 [1/1] (3.25ns)   --->   "store float %xin_M_real_load, float* %data_OUT0_M_real_ad, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 26 'store' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%data_OUT0_M_imag_ad = getelementptr [32 x float]* @data_OUT0_M_imag, i64 0, i64 %zext_ln45" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 27 'getelementptr' 'data_OUT0_M_imag_ad' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (3.25ns)   --->   "%xin_M_imag_load = load float* %xin_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 28 'load' 'xin_M_imag_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 29 [1/1] (3.25ns)   --->   "store float %xin_M_imag_load, float* %data_OUT0_M_imag_ad, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:46]   --->   Operation 29 'store' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str, i32 %tmp_i)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:47]   --->   Operation 30 'specregionend' 'empty_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:43]   --->   Operation 31 'br' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rev_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xin_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xin_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln43             (br               ) [ 011110]
i_0_i               (phi              ) [ 001000]
icmp_ln43           (icmp             ) [ 001110]
empty               (speclooptripcount) [ 000000]
i                   (add              ) [ 011110]
br_ln43             (br               ) [ 000000]
zext_ln45           (zext             ) [ 001110]
rev_32_addr         (getelementptr    ) [ 001100]
index               (load             ) [ 000000]
zext_ln46           (zext             ) [ 000000]
xin_M_real_addr     (getelementptr    ) [ 001010]
xin_M_imag_addr     (getelementptr    ) [ 001010]
specloopname_ln43   (specloopname     ) [ 000000]
tmp_i               (specregionbegin  ) [ 000000]
specpipeline_ln44   (specpipeline     ) [ 000000]
data_OUT0_M_real_ad (getelementptr    ) [ 000000]
xin_M_real_load     (load             ) [ 000000]
store_ln46          (store            ) [ 000000]
data_OUT0_M_imag_ad (getelementptr    ) [ 000000]
xin_M_imag_load     (load             ) [ 000000]
store_ln46          (store            ) [ 000000]
empty_2             (specregionend    ) [ 000000]
br_ln43             (br               ) [ 011110]
ret_ln31            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rev_32">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xin_M_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_OUT0_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xin_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_OUT0_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="rev_32_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="5" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rev_32_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="5" slack="0"/>
<pin id="49" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="xin_M_real_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="5" slack="0"/>
<pin id="57" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_addr/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xin_M_real_load/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="xin_M_imag_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xin_M_imag_load/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="data_OUT0_M_real_ad_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="2"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_real_ad/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln46_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="data_OUT0_M_imag_ad_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="2"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_imag_ad/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln46_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/4 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_0_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="1"/>
<pin id="109" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln43_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln45_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln46_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="icmp_ln43_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="zext_ln45_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="2"/>
<pin id="152" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="156" class="1005" name="rev_32_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rev_32_addr "/>
</bind>
</comp>

<comp id="161" class="1005" name="xin_M_real_addr_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_addr "/>
</bind>
</comp>

<comp id="166" class="1005" name="xin_M_imag_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="60" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="73" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="111" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="111" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="111" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="138"><net_src comp="47" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="124" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="153"><net_src comp="130" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="159"><net_src comp="40" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="164"><net_src comp="53" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="169"><net_src comp="66" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rev_32 | {}
	Port: xin_M_real | {}
	Port: data_OUT0_M_real | {4 }
	Port: xin_M_imag | {}
	Port: data_OUT0_M_imag | {4 }
 - Input state : 
	Port: bitreverse : rev_32 | {2 3 }
	Port: bitreverse : xin_M_real | {3 4 }
	Port: bitreverse : data_OUT0_M_real | {}
	Port: bitreverse : xin_M_imag | {3 4 }
	Port: bitreverse : data_OUT0_M_imag | {}
  - Chain level:
	State 1
	State 2
		icmp_ln43 : 1
		i : 1
		br_ln43 : 2
		zext_ln45 : 1
		rev_32_addr : 2
		index : 3
	State 3
		zext_ln46 : 1
		xin_M_real_addr : 2
		xin_M_real_load : 3
		xin_M_imag_addr : 2
		xin_M_imag_load : 3
	State 4
		store_ln46 : 1
		store_ln46 : 1
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |     i_fu_124     |    0    |    15   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln43_fu_118 |    0    |    11   |
|----------|------------------|---------|---------|
|   zext   | zext_ln45_fu_130 |    0    |    0    |
|          | zext_ln46_fu_135 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    26   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     i_0_i_reg_107     |    6   |
|       i_reg_145       |    6   |
|   icmp_ln43_reg_141   |    1   |
|  rev_32_addr_reg_156  |    5   |
|xin_M_imag_addr_reg_166|    5   |
|xin_M_real_addr_reg_161|    5   |
|   zext_ln45_reg_150   |   64   |
+-----------------------+--------+
|         Total         |   92   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_60 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_73 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   92   |   53   |
+-----------+--------+--------+--------+
