{"schemaVersion":{"major":0,"patch":0,"minor":3},"kind":"symbol","abstract":[{"type":"text","text":"Define a type alias to a primitive type."}],"sections":[],"metadata":{"externalID":"s:11VHDLParsing14TypeDefinitionO5aliasyAcA12VariableNameV_AA06SignalB0OtcACmF","title":"TypeDefinition.alias(name:type:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"alias","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"type","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"modules":[{"name":"VHDLParsing"}],"roleHeading":"Case","role":"symbol","symbolKind":"case"},"variants":[{"paths":["\/documentation\/vhdlparsing\/typedefinition\/alias(name:type:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition\/alias(name:type:)","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition"]]},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"alias"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"type"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier","text":"SignalType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType"},{"kind":"text","text":")"}]}],"kind":"declarations"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"},"doc://VHDLParsing/documentation/VHDLParsing/TypeDefinition/alias(name:type:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition\/alias(name:type:)","url":"\/documentation\/vhdlparsing\/typedefinition\/alias(name:type:)","kind":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"alias"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"type"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier","text":"SignalType"},{"kind":"text","text":")"}],"abstract":[{"type":"text","text":"Define a type alias to a primitive type."}],"role":"symbol","type":"topic","title":"TypeDefinition.alias(name:type:)"},"doc://VHDLParsing/documentation/VHDLParsing/TypeDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/typedefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition","abstract":[{"type":"text","text":"A definition of a custom type."}],"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TypeDefinition"}],"type":"topic","title":"TypeDefinition","navigatorTitle":[{"kind":"identifier","text":"TypeDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}