name: parameter_port_list
description: parameter port list tests
should_fail: 0
tags: 6.20.2
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.20.2--parameter_port_list.sv
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.20.2--parameter_port_list.sv:7: syntax error
