\hypertarget{cs40l25_8c}{}\doxysection{cs40l25.\+c File Reference}
\label{cs40l25_8c}\index{cs40l25.c@{cs40l25.c}}


The C\+S40\+L25 Driver module.  


{\ttfamily \#include $<$stddef.\+h$>$}\newline
{\ttfamily \#include \char`\"{}cs40l25.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bsp\+\_\+driver\+\_\+if.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}string.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{cs40l25_8c_aca3225a72ce522d487d35e3c71b3488c}{C\+S40\+L25\+\_\+\+I\+N\+T1\+\_\+\+M\+A\+S\+K\+\_\+\+D\+E\+F\+A\+U\+LT}}
\begin{DoxyCompactList}\small\item\em Default Interrupt Mask for I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{cs40l25_8c_a1022b4940bf480d42a80beaaba407d6e}{C\+S40\+L25\+\_\+\+I\+N\+T1\+\_\+\+S\+P\+E\+A\+K\+E\+R\+\_\+\+S\+A\+F\+E\+\_\+\+M\+O\+D\+E\+\_\+\+I\+R\+Q\+\_\+\+M\+A\+SK}}
\begin{DoxyCompactList}\small\item\em I\+R\+Q1 Status Bits for Speaker Safe Mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{cs40l25_8c_ab63ad03191431a6eb38acea856ab762b}{C\+S40\+L25\+\_\+\+I\+N\+T1\+\_\+\+B\+O\+O\+S\+T\+\_\+\+I\+R\+Q\+\_\+\+M\+A\+SK}}
\begin{DoxyCompactList}\small\item\em I\+R\+Q1 Status Bits for Speaker Safe Mode Boost-\/related Events. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{cs40l25_8c_a7605030b53d24262ff0e2f2356dc6bc1}{C\+S40\+L25\+\_\+\+E\+R\+R\+\_\+\+R\+L\+S\+\_\+\+S\+P\+E\+A\+K\+E\+R\+\_\+\+S\+A\+F\+E\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+SK}}
\begin{DoxyCompactList}\small\item\em Toggle Mask for M\+S\+M\+\_\+\+E\+R\+R\+O\+R\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+EG to Release from Speaker Safe Mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{cs40l25_8c_a520858372717dbfeb4618d8fa2f53802}{C\+S40\+L25\+\_\+\+F\+S\+\_\+\+M\+O\+N0\+\_\+\+B\+E\+TA}}
\begin{DoxyCompactList}\small\item\em Beta value used to calculate value for C\+C\+M\+\_\+\+F\+S\+\_\+\+M\+O\+N\+\_\+0\+\_\+\+R\+EG. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{cs40l25_8c_a9bd07f8802af3bafd4831fdd43b164a7}{C\+S40\+L25\+\_\+\+C\+A\+L\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+A\+L\+I\+B\+\_\+\+S\+U\+C\+C\+E\+SS}}
\begin{DoxyCompactList}\small\item\em Value of C\+S40\+L25\+\_\+\+C\+A\+L\+\_\+\+S\+T\+A\+T\+US that indicates Calibration success. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{cs40l25_8c_af4343ee4dd986c46bec90f77e2e9cff6}{C\+S40\+L25\+\_\+\+S\+Y\+N\+C\+\_\+\+C\+T\+R\+L\+S\+\_\+\+T\+O\+T\+AL}}
\begin{DoxyCompactList}\small\item\em Total number of H\+A\+LO FW controls to cache before C\+S40\+L25 Power Up. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static void \mbox{\hyperlink{cs40l25_8c_a6e37dd2068c0fa0302c76d65dcd3dc44}{cs40l25\+\_\+timer\+\_\+callback}} (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the B\+SP Timer expires. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{cs40l25_8c_a28f473fe02f9c979de4f03cbc2551d01}{cs40l25\+\_\+cp\+\_\+read\+\_\+callback}} (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the B\+SP Control Port (cp) read transaction completes. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{cs40l25_8c_af4f6f24613fe2b8b8821d143757b2fb4}{cs40l25\+\_\+cp\+\_\+write\+\_\+callback}} (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the B\+SP Control Port (cp) write transaction completes. \end{DoxyCompactList}\item 
static void \mbox{\hyperlink{cs40l25_8c_a6df10658c812b9f522847084498daa18}{cs40l25\+\_\+irq\+\_\+callback}} (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the C\+S40\+L25 I\+N\+Tb G\+P\+IO drops low. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a5b2b58e090e6448fc5afb3628ec5359b}{cs40l25\+\_\+read\+\_\+reg}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t $\ast$val, bool is\+\_\+blocking)
\begin{DoxyCompactList}\small\item\em Reads the contents of a single register/memory address. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a7d3a3065f854f36c321032ad18e1a5d5}{cs40l25\+\_\+write\+\_\+reg}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t val, bool is\+\_\+blocking)
\begin{DoxyCompactList}\small\item\em Writes the contents of a single register/memory address. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a81bdd57190507f52de594bcf0ccf8b1e}{cs40l25\+\_\+reset\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Reset State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a63914dff3a54b0b7576ab4dac0e7e86c}{cs40l25\+\_\+boot\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Boot State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a2d1c7a4ff088d78f7aa3c1d1c99a2c6f}{cs40l25\+\_\+power\+\_\+up\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Power Up State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a6f886fb3fb7fb9ac1d2350b000bbbe65}{cs40l25\+\_\+power\+\_\+down\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Power Down State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_abd3915609dd52d342954e5b8b1494007}{cs40l25\+\_\+configure\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Configure State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a58178be4903f006b076478933fc626e1}{cs40l25\+\_\+field\+\_\+access\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Field Access State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_ad6909486b366aa643e528be1b9d55d32}{cs40l25\+\_\+calibration\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Calibration State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_aa1f69047b2889cba63e1ddb9706092ae}{cs40l25\+\_\+get\+\_\+dsp\+\_\+status\+\_\+sm}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Get D\+SP Status State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a603b0a9382e11f1d024a76516a06b2b4}{cs40l25\+\_\+event\+\_\+sm}} (void $\ast$driver)
\begin{DoxyCompactList}\small\item\em Event Handler State Machine. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a7ecef69f4473cccc4d3ee36335084c92}{cs40l25\+\_\+get\+\_\+errata}} (uint32\+\_\+t devid, uint32\+\_\+t revid, const uint32\+\_\+t $\ast$$\ast$errata)
\begin{DoxyCompactList}\small\item\em Gets pointer to correct errata based on D\+E\+V\+I\+D/\+R\+E\+V\+ID. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a19c39e6ea2df1381a767dc55d97df301}{cs40l25\+\_\+cp\+\_\+bulk\+\_\+read}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t length)
\begin{DoxyCompactList}\small\item\em Reads contents from a consecutive number of memory addresses. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_ae3eb6e010b6fec8d48a5a22b43d998a1}{cs40l25\+\_\+validate\+\_\+boot\+\_\+config}} (\mbox{\hyperlink{structcs40l25__boot__config__t}{cs40l25\+\_\+boot\+\_\+config\+\_\+t}} $\ast$config, bool is\+\_\+fw\+\_\+boot, bool is\+\_\+coeff\+\_\+boot, bool is\+\_\+cal\+\_\+boot)
\begin{DoxyCompactList}\small\item\em Validates the boot configuration provided by the B\+SP. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_ab28de24cfeaed9a1a8a359d5b728fcb0}{cs40l25\+\_\+cp\+\_\+bulk\+\_\+write}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint8\+\_\+t $\ast$bytes, uint32\+\_\+t length)
\begin{DoxyCompactList}\small\item\em Writes from byte array to consecutive number of Control Port memory addresses. \end{DoxyCompactList}\item 
static bool \mbox{\hyperlink{cs40l25_8c_a62ce0e8b5098d2b1c8dcc347ff9b7a35}{cs40l25\+\_\+control\+\_\+q\+\_\+copy}} (void $\ast$from, void $\ast$to)
\begin{DoxyCompactList}\small\item\em Implements \textquotesingle{}copy\textquotesingle{} method for Control Request Queue contents. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a529a40f50ba7ecaa65b1d93a0862db17}{cs40l25\+\_\+is\+\_\+control\+\_\+valid}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Check that the currently processed Control Request is valid for the current state of the driver. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a284a728e4a1f1b4167be81e14557d464}{cs40l25\+\_\+load\+\_\+control}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Load new Control Request to be processed. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_abae948a2c6251ab5a76575167bc14362}{cs40l25\+\_\+irq\+\_\+to\+\_\+event\+\_\+id}} (uint32\+\_\+t $\ast$\mbox{\hyperlink{cs40l25_8c_a93ed7ca914fe1948b5d02bdf1b1c0083}{irq\+\_\+statuses}})
\begin{DoxyCompactList}\small\item\em Maps I\+RQ Flag to Event ID passed to B\+SP. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_ad00cd13ec44b93734adf6d4c9a482065}{cs40l25\+\_\+apply\+\_\+configs}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Apply all driver one-\/time configurations to corresponding Control Port register/memory addresses. \end{DoxyCompactList}\item 
static bool \mbox{\hyperlink{cs40l25_8c_a3dd956b76bcad5d58295f1d7239a5690}{cs40l25\+\_\+is\+\_\+mixer\+\_\+source\+\_\+used}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint8\+\_\+t source)
\begin{DoxyCompactList}\small\item\em Checks all hardware mixer source selections for a specific source. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a113efe44144337eedc6face02d229392}{cs40l25\+\_\+initialize}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Initialize driver state/handle. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a05fc5fc13a6a72d720bcb8a68331999d}{cs40l25\+\_\+configure}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{structcs40l25__config__t}{cs40l25\+\_\+config\+\_\+t}} $\ast$config)
\begin{DoxyCompactList}\small\item\em Configures driver state/handle. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a72628faf4f0b3cfbd93b110f99ab6e3e}{cs40l25\+\_\+process}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Processes driver state machines. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_ab63dfa4940a49def70239119be181305}{cs40l25\+\_\+control}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}} req)
\begin{DoxyCompactList}\small\item\em Submit a Control Request to the driver. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_aa7842a715a6ca3682087eee1aee19018}{cs40l25\+\_\+reset}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Reset the C\+S40\+L25. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a9c55f3e0b312e2fe7d500e136347e4fd}{cs40l25\+\_\+boot}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, bool cal\+\_\+boot, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Boot the C\+S40\+L25. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a151e4afa176347acd6c49eee1a6364f5}{cs40l25\+\_\+power}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t power\+\_\+state, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Change the power state. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a86e51299af55dcee8e83a1a49a59cff7}{cs40l25\+\_\+calibrate}} (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t calib\+\_\+type, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Calibrate the H\+A\+LO D\+SP Protection Algorithm. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a61beb3b243f3899575f612e1eb041882}{cs40l25\+\_\+revb0\+\_\+errata\+\_\+patch}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em C\+S40\+L25 Rev\+B0 Register Patch Errata. \end{DoxyCompactList}\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a80e06a9bb9368c42c6f9394ed793956e}{cs40l25\+\_\+post\+\_\+boot\+\_\+config}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Register configuration after H\+A\+LO FW is loaded in Boot SM. \end{DoxyCompactList}\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a08e2d5548c4ba57fbd93f9f45f8f91b7}{cs40l25\+\_\+pup\+\_\+patch}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Register configuration to send just before the C\+S40\+L25 is powered up in Power Up SM. \end{DoxyCompactList}\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a4e170d9dddaf940c88dbf1f74f68a5ce}{cs40l25\+\_\+bhm\+\_\+revert\+\_\+patch}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Register configuration to send during B\+HM disable. \end{DoxyCompactList}\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a6a56d1dd89285b9237f141eb69830cfd}{cs40l25\+\_\+pdn\+\_\+patch}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Register configuration to send just after the C\+S40\+L25 is powered down in Power Down SM. \end{DoxyCompactList}\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a7bc5a1ac8f17a461bb099fc35006771b}{cs40l25\+\_\+frame\+\_\+sync\+\_\+regs}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Register addresses to set all H\+A\+LO sample rates to the same value. \end{DoxyCompactList}\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a1c80a057647b9badd02acf3815307b59}{cs40l25\+\_\+config\+\_\+register\+\_\+addresses}} \mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf109aac045b99206a6c2b5ba98331885}{C\+S40\+L25\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+T\+O\+T\+AL}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Register addresses to modify during Configure SM. \end{DoxyCompactList}\item 
static const uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a89c7d1ec218cc70c9f2ce06ff4c9a996}{cs40l25\+\_\+dsp\+\_\+status\+\_\+addresses}} \mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5bef175dd06efddb80992ccbb7c2ad69}{C\+S40\+L25\+\_\+\+D\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+W\+O\+R\+D\+S\+\_\+\+T\+O\+T\+AL}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Register/\+D\+SP Memory addresses to read during Get D\+SP Status SM. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_a93ed7ca914fe1948b5d02bdf1b1c0083}{irq\+\_\+statuses}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em Cache for contents of I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+$\ast$\+\_\+\+R\+EG interrupt flag registers. \end{DoxyCompactList}\item 
static uint32\+\_\+t \mbox{\hyperlink{cs40l25_8c_ac503fe04b98cb8063ca6a6d184d0b2c3}{irq\+\_\+masks}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em Cache for contents of I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+$\ast$\+\_\+\+R\+EG interrupt mask registers. \end{DoxyCompactList}\item 
static \mbox{\hyperlink{structcs40l25__private__functions__t}{cs40l25\+\_\+private\+\_\+functions\+\_\+t}} \mbox{\hyperlink{cs40l25_8c_afd906d1ccb706ef17819000c84dcdb20}{cs40l25\+\_\+private\+\_\+functions\+\_\+s}}
\begin{DoxyCompactList}\small\item\em Function pointer table for Private A\+PI implementation. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structcs40l25__private__functions__t}{cs40l25\+\_\+private\+\_\+functions\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga10ee8273b1a1db5e556e889ad14322c0}{cs40l25\+\_\+private\+\_\+functions\+\_\+g}}
\begin{DoxyCompactList}\small\item\em Pointer to Private A\+PI implementation. \end{DoxyCompactList}\item 
static \mbox{\hyperlink{structcs40l25__functions__t}{cs40l25\+\_\+functions\+\_\+t}} \mbox{\hyperlink{cs40l25_8c_a24d21209e87a58c8e685465f4c60fed1}{cs40l25\+\_\+functions\+\_\+s}}
\begin{DoxyCompactList}\small\item\em Function pointer table for Public A\+PI implementation. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structcs40l25__functions__t}{cs40l25\+\_\+functions\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf021d5fceee29eeabf9ff5ea1d40dd33}{cs40l25\+\_\+functions\+\_\+g}}
\begin{DoxyCompactList}\small\item\em Pointer to Public A\+PI implementation. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
The C\+S40\+L25 Driver module. 

\begin{DoxyCopyright}{Copyright}
Copyright (c) Cirrus Logic 2019 All Rights Reserved, \href{http://www.cirrus.com/}{\texttt{ http\+://www.\+cirrus.\+com/}}
\end{DoxyCopyright}
This code and information are provided \textquotesingle{}as-\/is\textquotesingle{} without warranty of any kind, either expressed or implied, including but not limited to the implied warranties of merchantability and/or fitness for a particular purpose. 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{cs40l25_8c_a9bd07f8802af3bafd4831fdd43b164a7}\label{cs40l25_8c_a9bd07f8802af3bafd4831fdd43b164a7}} 
\index{cs40l25.c@{cs40l25.c}!CS40L25\_CAL\_STATUS\_CALIB\_SUCCESS@{CS40L25\_CAL\_STATUS\_CALIB\_SUCCESS}}
\index{CS40L25\_CAL\_STATUS\_CALIB\_SUCCESS@{CS40L25\_CAL\_STATUS\_CALIB\_SUCCESS}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{CS40L25\_CAL\_STATUS\_CALIB\_SUCCESS}{CS40L25\_CAL\_STATUS\_CALIB\_SUCCESS}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+C\+A\+L\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+A\+L\+I\+B\+\_\+\+S\+U\+C\+C\+E\+SS}



Value of C\+S40\+L25\+\_\+\+C\+A\+L\+\_\+\+S\+T\+A\+T\+US that indicates Calibration success. 

\begin{DoxySeeAlso}{See also}
C\+S40\+L25\+\_\+\+C\+A\+L\+\_\+\+S\+T\+A\+T\+US 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a7605030b53d24262ff0e2f2356dc6bc1}\label{cs40l25_8c_a7605030b53d24262ff0e2f2356dc6bc1}} 
\index{cs40l25.c@{cs40l25.c}!CS40L25\_ERR\_RLS\_SPEAKER\_SAFE\_MODE\_MASK@{CS40L25\_ERR\_RLS\_SPEAKER\_SAFE\_MODE\_MASK}}
\index{CS40L25\_ERR\_RLS\_SPEAKER\_SAFE\_MODE\_MASK@{CS40L25\_ERR\_RLS\_SPEAKER\_SAFE\_MODE\_MASK}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{CS40L25\_ERR\_RLS\_SPEAKER\_SAFE\_MODE\_MASK}{CS40L25\_ERR\_RLS\_SPEAKER\_SAFE\_MODE\_MASK}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+E\+R\+R\+\_\+\+R\+L\+S\+\_\+\+S\+P\+E\+A\+K\+E\+R\+\_\+\+S\+A\+F\+E\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+SK}



Toggle Mask for M\+S\+M\+\_\+\+E\+R\+R\+O\+R\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+EG to Release from Speaker Safe Mode. 

The relevant fields in M\+S\+M\+\_\+\+E\+R\+R\+O\+R\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+EG that require release sequence are\+:
\begin{DoxyItemize}
\item b6 -\/ T\+E\+M\+P\+\_\+\+E\+RR
\item b5 -\/ T\+E\+M\+P\+\_\+\+W\+A\+RN
\item b4 -\/ B\+S\+T\+\_\+\+U\+VP
\item b3 -\/ B\+S\+T\+\_\+\+O\+VP
\item b2 -\/ B\+S\+T\+\_\+\+S\+H\+O\+RT
\item b1 -\/ A\+M\+P\+\_\+\+S\+H\+O\+RT
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__5___m_s_m_gacd0b1f4cee9ecad48d2a9786c4d66bb0}{M\+S\+M\+\_\+\+E\+R\+R\+O\+R\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+EG}} 

Datasheet Section 4.\+16.\+1.\+1 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a520858372717dbfeb4618d8fa2f53802}\label{cs40l25_8c_a520858372717dbfeb4618d8fa2f53802}} 
\index{cs40l25.c@{cs40l25.c}!CS40L25\_FS\_MON0\_BETA@{CS40L25\_FS\_MON0\_BETA}}
\index{CS40L25\_FS\_MON0\_BETA@{CS40L25\_FS\_MON0\_BETA}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{CS40L25\_FS\_MON0\_BETA}{CS40L25\_FS\_MON0\_BETA}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+F\+S\+\_\+\+M\+O\+N0\+\_\+\+B\+E\+TA}



Beta value used to calculate value for C\+C\+M\+\_\+\+F\+S\+\_\+\+M\+O\+N\+\_\+0\+\_\+\+R\+EG. 

\begin{DoxySeeAlso}{See also}
Datasheet Section 4.\+13.\+9 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_ab63ad03191431a6eb38acea856ab762b}\label{cs40l25_8c_ab63ad03191431a6eb38acea856ab762b}} 
\index{cs40l25.c@{cs40l25.c}!CS40L25\_INT1\_BOOST\_IRQ\_MASK@{CS40L25\_INT1\_BOOST\_IRQ\_MASK}}
\index{CS40L25\_INT1\_BOOST\_IRQ\_MASK@{CS40L25\_INT1\_BOOST\_IRQ\_MASK}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{CS40L25\_INT1\_BOOST\_IRQ\_MASK}{CS40L25\_INT1\_BOOST\_IRQ\_MASK}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+I\+N\+T1\+\_\+\+B\+O\+O\+S\+T\+\_\+\+I\+R\+Q\+\_\+\+M\+A\+SK}



I\+R\+Q1 Status Bits for Speaker Safe Mode Boost-\/related Events. 

If any of the bits in the mask below are set in I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+1, the amplifier will have entered Speaker Safe Mode and will require additional steps to release from Speaker Safe Mode.
\begin{DoxyItemize}
\item b8 -\/ B\+S\+T\+\_\+\+S\+H\+O\+R\+T\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b7 -\/ B\+S\+T\+\_\+\+D\+C\+M\+\_\+\+U\+V\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b6 -\/ B\+S\+T\+\_\+\+O\+V\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+1 

Datasheet Section 4.\+16.\+1.\+1 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_aca3225a72ce522d487d35e3c71b3488c}\label{cs40l25_8c_aca3225a72ce522d487d35e3c71b3488c}} 
\index{cs40l25.c@{cs40l25.c}!CS40L25\_INT1\_MASK\_DEFAULT@{CS40L25\_INT1\_MASK\_DEFAULT}}
\index{CS40L25\_INT1\_MASK\_DEFAULT@{CS40L25\_INT1\_MASK\_DEFAULT}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{CS40L25\_INT1\_MASK\_DEFAULT}{CS40L25\_INT1\_MASK\_DEFAULT}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+I\+N\+T1\+\_\+\+M\+A\+S\+K\+\_\+\+D\+E\+F\+A\+U\+LT}



Default Interrupt Mask for I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+1 register. 

The interrupts that are unmasked in Interrupt Status and Mask Control (I\+R\+Q1) are\+:
\begin{DoxyItemize}
\item b31 -\/ A\+M\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b17 -\/ T\+E\+M\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b15 -\/ T\+E\+M\+P\+\_\+\+W\+A\+R\+N\+\_\+\+R\+I\+S\+E\+\_\+\+M\+A\+S\+K1
\item b8 -\/ B\+S\+T\+\_\+\+S\+H\+O\+R\+T\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b7 -\/ B\+S\+T\+\_\+\+D\+C\+M\+\_\+\+U\+V\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b6 -\/ B\+S\+T\+\_\+\+O\+V\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__23___i_r_q1_gaf3694b5f989ff3a9094c1d7a3f6af2e4}{I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+1\+\_\+\+R\+EG}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a1022b4940bf480d42a80beaaba407d6e}\label{cs40l25_8c_a1022b4940bf480d42a80beaaba407d6e}} 
\index{cs40l25.c@{cs40l25.c}!CS40L25\_INT1\_SPEAKER\_SAFE\_MODE\_IRQ\_MASK@{CS40L25\_INT1\_SPEAKER\_SAFE\_MODE\_IRQ\_MASK}}
\index{CS40L25\_INT1\_SPEAKER\_SAFE\_MODE\_IRQ\_MASK@{CS40L25\_INT1\_SPEAKER\_SAFE\_MODE\_IRQ\_MASK}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{CS40L25\_INT1\_SPEAKER\_SAFE\_MODE\_IRQ\_MASK}{CS40L25\_INT1\_SPEAKER\_SAFE\_MODE\_IRQ\_MASK}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+I\+N\+T1\+\_\+\+S\+P\+E\+A\+K\+E\+R\+\_\+\+S\+A\+F\+E\+\_\+\+M\+O\+D\+E\+\_\+\+I\+R\+Q\+\_\+\+M\+A\+SK}



I\+R\+Q1 Status Bits for Speaker Safe Mode. 

If any of the bits in the mask below are set in I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+1, the amplifier will have entered Speaker Safe Mode.
\begin{DoxyItemize}
\item b31 -\/ A\+M\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b17 -\/ T\+E\+M\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b8 -\/ B\+S\+T\+\_\+\+S\+H\+O\+R\+T\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b7 -\/ B\+S\+T\+\_\+\+D\+C\+M\+\_\+\+U\+V\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\item b6 -\/ B\+S\+T\+\_\+\+O\+V\+P\+\_\+\+E\+R\+R\+\_\+\+M\+A\+S\+K1
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+1 

Datasheet Section 4.\+16.\+1.\+1 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_af4343ee4dd986c46bec90f77e2e9cff6}\label{cs40l25_8c_af4343ee4dd986c46bec90f77e2e9cff6}} 
\index{cs40l25.c@{cs40l25.c}!CS40L25\_SYNC\_CTRLS\_TOTAL@{CS40L25\_SYNC\_CTRLS\_TOTAL}}
\index{CS40L25\_SYNC\_CTRLS\_TOTAL@{CS40L25\_SYNC\_CTRLS\_TOTAL}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{CS40L25\_SYNC\_CTRLS\_TOTAL}{CS40L25\_SYNC\_CTRLS\_TOTAL}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+S\+Y\+N\+C\+\_\+\+C\+T\+R\+L\+S\+\_\+\+T\+O\+T\+AL}



Total number of H\+A\+LO FW controls to cache before C\+S40\+L25 Power Up. 

Currently, there are no H\+A\+LO FW controls that are cached in the driver.

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{cs40l25_8c_a2d1c7a4ff088d78f7aa3c1d1c99a2c6f}{cs40l25\+\_\+power\+\_\+up\+\_\+sm}} 
\end{DoxySeeAlso}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{cs40l25_8c_ad00cd13ec44b93734adf6d4c9a482065}\label{cs40l25_8c_ad00cd13ec44b93734adf6d4c9a482065}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_apply\_configs@{cs40l25\_apply\_configs}}
\index{cs40l25\_apply\_configs@{cs40l25\_apply\_configs}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_apply\_configs()}{cs40l25\_apply\_configs()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+apply\+\_\+configs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Apply all driver one-\/time configurations to corresponding Control Port register/memory addresses. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44c55755dadfd90ef7290ee04867b336}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+apply\+\_\+configs}} \mbox{\Hypertarget{cs40l25_8c_a9c55f3e0b312e2fe7d500e136347e4fd}\label{cs40l25_8c_a9c55f3e0b312e2fe7d500e136347e4fd}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_boot@{cs40l25\_boot}}
\index{cs40l25\_boot@{cs40l25\_boot}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_boot()}{cs40l25\_boot()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+boot (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{bool}]{cal\+\_\+boot,  }\item[{\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}}}]{cb,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})}



Boot the C\+S40\+L25. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacf3acbe80b123d357c9c7a48e69f3208}{cs40l25\+\_\+functions\+\_\+t.\+boot}} \mbox{\Hypertarget{cs40l25_8c_a63914dff3a54b0b7576ab4dac0e7e86c}\label{cs40l25_8c_a63914dff3a54b0b7576ab4dac0e7e86c}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_boot\_sm@{cs40l25\_boot\_sm}}
\index{cs40l25\_boot\_sm@{cs40l25\_boot\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_boot\_sm()}{cs40l25\_boot\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+boot\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Boot State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gad398817f3d0a2fe76784fefe707d7d98}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+boot\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_a86e51299af55dcee8e83a1a49a59cff7}\label{cs40l25_8c_a86e51299af55dcee8e83a1a49a59cff7}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_calibrate@{cs40l25\_calibrate}}
\index{cs40l25\_calibrate@{cs40l25\_calibrate}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_calibrate()}{cs40l25\_calibrate()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+calibrate (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{uint32\+\_\+t}]{calib\+\_\+type,  }\item[{\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}}}]{cb,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})}



Calibrate the H\+A\+LO D\+SP Protection Algorithm. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gab2b2830798a2cd2da8c82af686d516fd}{cs40l25\+\_\+functions\+\_\+t.\+calibrate}} \mbox{\Hypertarget{cs40l25_8c_ad6909486b366aa643e528be1b9d55d32}\label{cs40l25_8c_ad6909486b366aa643e528be1b9d55d32}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_calibration\_sm@{cs40l25\_calibration\_sm}}
\index{cs40l25\_calibration\_sm@{cs40l25\_calibration\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_calibration\_sm()}{cs40l25\_calibration\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+calibration\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Calibration State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacb339b75e75d9ebc71ff38a5e57f9df1}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+calibration\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_a05fc5fc13a6a72d720bcb8a68331999d}\label{cs40l25_8c_a05fc5fc13a6a72d720bcb8a68331999d}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_configure@{cs40l25\_configure}}
\index{cs40l25\_configure@{cs40l25\_configure}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_configure()}{cs40l25\_configure()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+configure (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{\mbox{\hyperlink{structcs40l25__config__t}{cs40l25\+\_\+config\+\_\+t}} $\ast$}]{config }\end{DoxyParamCaption})}



Configures driver state/handle. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga63d523c9c110048551ac56e6b8f20c4c}{cs40l25\+\_\+functions\+\_\+t.\+configure}} \mbox{\Hypertarget{cs40l25_8c_abd3915609dd52d342954e5b8b1494007}\label{cs40l25_8c_abd3915609dd52d342954e5b8b1494007}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_configure\_sm@{cs40l25\_configure\_sm}}
\index{cs40l25\_configure\_sm@{cs40l25\_configure\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_configure\_sm()}{cs40l25\_configure\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+configure\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Configure State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gabdc204ba869f6d3704a03bcc889c9ad2}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+configure\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_ab63dfa4940a49def70239119be181305}\label{cs40l25_8c_ab63dfa4940a49def70239119be181305}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_control@{cs40l25\_control}}
\index{cs40l25\_control@{cs40l25\_control}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_control()}{cs40l25\_control()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+control (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{\mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}}}]{req }\end{DoxyParamCaption})}



Submit a Control Request to the driver. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa2f1a666e1c4a785ed0b3bbdfd9d189a}{cs40l25\+\_\+functions\+\_\+t.\+control}} \mbox{\Hypertarget{cs40l25_8c_a62ce0e8b5098d2b1c8dcc347ff9b7a35}\label{cs40l25_8c_a62ce0e8b5098d2b1c8dcc347ff9b7a35}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_control\_q\_copy@{cs40l25\_control\_q\_copy}}
\index{cs40l25\_control\_q\_copy@{cs40l25\_control\_q\_copy}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_control\_q\_copy()}{cs40l25\_control\_q\_copy()}}
{\footnotesize\ttfamily static bool cs40l25\+\_\+control\+\_\+q\+\_\+copy (\begin{DoxyParamCaption}\item[{void $\ast$}]{from,  }\item[{void $\ast$}]{to }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Implements \textquotesingle{}copy\textquotesingle{} method for Control Request Queue contents. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7aeda5eada72b4d3e59872505543f706}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+control\+\_\+q\+\_\+copy}} \mbox{\Hypertarget{cs40l25_8c_a19c39e6ea2df1381a767dc55d97df301}\label{cs40l25_8c_a19c39e6ea2df1381a767dc55d97df301}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_cp\_bulk\_read@{cs40l25\_cp\_bulk\_read}}
\index{cs40l25\_cp\_bulk\_read@{cs40l25\_cp\_bulk\_read}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_cp\_bulk\_read()}{cs40l25\_cp\_bulk\_read()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+cp\+\_\+bulk\+\_\+read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{uint32\+\_\+t}]{addr,  }\item[{uint32\+\_\+t}]{length }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Reads contents from a consecutive number of memory addresses. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa8cfaf2f3974a4e7e40f9506bbefff5b}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+cp\+\_\+bulk\+\_\+read}} \mbox{\Hypertarget{cs40l25_8c_ab28de24cfeaed9a1a8a359d5b728fcb0}\label{cs40l25_8c_ab28de24cfeaed9a1a8a359d5b728fcb0}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_cp\_bulk\_write@{cs40l25\_cp\_bulk\_write}}
\index{cs40l25\_cp\_bulk\_write@{cs40l25\_cp\_bulk\_write}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_cp\_bulk\_write()}{cs40l25\_cp\_bulk\_write()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+cp\+\_\+bulk\+\_\+write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{uint32\+\_\+t}]{addr,  }\item[{uint8\+\_\+t $\ast$}]{bytes,  }\item[{uint32\+\_\+t}]{length }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Writes from byte array to consecutive number of Control Port memory addresses. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3787ab6aede0d1ea32755b2aacb45bff}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+cp\+\_\+bulk\+\_\+write}} \mbox{\Hypertarget{cs40l25_8c_a28f473fe02f9c979de4f03cbc2551d01}\label{cs40l25_8c_a28f473fe02f9c979de4f03cbc2551d01}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_cp\_read\_callback@{cs40l25\_cp\_read\_callback}}
\index{cs40l25\_cp\_read\_callback@{cs40l25\_cp\_read\_callback}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_cp\_read\_callback()}{cs40l25\_cp\_read\_callback()}}
{\footnotesize\ttfamily static void cs40l25\+\_\+cp\+\_\+read\+\_\+callback (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{status,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Notify the driver when the B\+SP Control Port (cp) read transaction completes. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaaf971a22da1b6145717662b82e91a8cf}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+cp\+\_\+read\+\_\+callback}} \mbox{\Hypertarget{cs40l25_8c_af4f6f24613fe2b8b8821d143757b2fb4}\label{cs40l25_8c_af4f6f24613fe2b8b8821d143757b2fb4}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_cp\_write\_callback@{cs40l25\_cp\_write\_callback}}
\index{cs40l25\_cp\_write\_callback@{cs40l25\_cp\_write\_callback}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_cp\_write\_callback()}{cs40l25\_cp\_write\_callback()}}
{\footnotesize\ttfamily static void cs40l25\+\_\+cp\+\_\+write\+\_\+callback (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{status,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Notify the driver when the B\+SP Control Port (cp) write transaction completes. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3729e80758b35ee2a2224a62a43c99f8}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+cp\+\_\+write\+\_\+callback}} \mbox{\Hypertarget{cs40l25_8c_a603b0a9382e11f1d024a76516a06b2b4}\label{cs40l25_8c_a603b0a9382e11f1d024a76516a06b2b4}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_event\_sm@{cs40l25\_event\_sm}}
\index{cs40l25\_event\_sm@{cs40l25\_event\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_event\_sm()}{cs40l25\_event\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+event\+\_\+sm (\begin{DoxyParamCaption}\item[{void $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Event Handler State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaad4520b12543853d586c7b11436044c9}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+event\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_a58178be4903f006b076478933fc626e1}\label{cs40l25_8c_a58178be4903f006b076478933fc626e1}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_field\_access\_sm@{cs40l25\_field\_access\_sm}}
\index{cs40l25\_field\_access\_sm@{cs40l25\_field\_access\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_field\_access\_sm()}{cs40l25\_field\_access\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+field\+\_\+access\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Field Access State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaece73e35801079d40049a54f5f6e4cfb}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+field\+\_\+access\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_aa1f69047b2889cba63e1ddb9706092ae}\label{cs40l25_8c_aa1f69047b2889cba63e1ddb9706092ae}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_get\_dsp\_status\_sm@{cs40l25\_get\_dsp\_status\_sm}}
\index{cs40l25\_get\_dsp\_status\_sm@{cs40l25\_get\_dsp\_status\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_get\_dsp\_status\_sm()}{cs40l25\_get\_dsp\_status\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+get\+\_\+dsp\+\_\+status\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Get D\+SP Status State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga6c9d85d7b5700cb6edb7664f172486cc}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+get\+\_\+dsp\+\_\+status\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_a7ecef69f4473cccc4d3ee36335084c92}\label{cs40l25_8c_a7ecef69f4473cccc4d3ee36335084c92}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_get\_errata@{cs40l25\_get\_errata}}
\index{cs40l25\_get\_errata@{cs40l25\_get\_errata}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_get\_errata()}{cs40l25\_get\_errata()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+get\+\_\+errata (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{devid,  }\item[{uint32\+\_\+t}]{revid,  }\item[{const uint32\+\_\+t $\ast$$\ast$}]{errata }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Gets pointer to correct errata based on D\+E\+V\+I\+D/\+R\+E\+V\+ID. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga48729a8fb53697de8a3b2901449e5181}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+get\+\_\+errata}} \mbox{\Hypertarget{cs40l25_8c_a113efe44144337eedc6face02d229392}\label{cs40l25_8c_a113efe44144337eedc6face02d229392}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_initialize@{cs40l25\_initialize}}
\index{cs40l25\_initialize@{cs40l25\_initialize}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_initialize()}{cs40l25\_initialize()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+initialize (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})}



Initialize driver state/handle. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gabe90b157dc3e0351bbd034e6bdca36d4}{cs40l25\+\_\+functions\+\_\+t.\+initialize}} \mbox{\Hypertarget{cs40l25_8c_a6df10658c812b9f522847084498daa18}\label{cs40l25_8c_a6df10658c812b9f522847084498daa18}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_irq\_callback@{cs40l25\_irq\_callback}}
\index{cs40l25\_irq\_callback@{cs40l25\_irq\_callback}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_irq\_callback()}{cs40l25\_irq\_callback()}}
{\footnotesize\ttfamily static void cs40l25\+\_\+irq\+\_\+callback (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{status,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Notify the driver when the C\+S40\+L25 I\+N\+Tb G\+P\+IO drops low. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga9ecb0de55d96200881e7c30999b3aee4}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+irq\+\_\+callback}} \mbox{\Hypertarget{cs40l25_8c_abae948a2c6251ab5a76575167bc14362}\label{cs40l25_8c_abae948a2c6251ab5a76575167bc14362}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_irq\_to\_event\_id@{cs40l25\_irq\_to\_event\_id}}
\index{cs40l25\_irq\_to\_event\_id@{cs40l25\_irq\_to\_event\_id}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_irq\_to\_event\_id()}{cs40l25\_irq\_to\_event\_id()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+irq\+\_\+to\+\_\+event\+\_\+id (\begin{DoxyParamCaption}\item[{uint32\+\_\+t $\ast$}]{irq\+\_\+statuses }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Maps I\+RQ Flag to Event ID passed to B\+SP. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gafd4b833b750e811a9da3add8d9e10cc0}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+irq\+\_\+to\+\_\+event\+\_\+id}} \mbox{\Hypertarget{cs40l25_8c_a529a40f50ba7ecaa65b1d93a0862db17}\label{cs40l25_8c_a529a40f50ba7ecaa65b1d93a0862db17}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_is\_control\_valid@{cs40l25\_is\_control\_valid}}
\index{cs40l25\_is\_control\_valid@{cs40l25\_is\_control\_valid}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_is\_control\_valid()}{cs40l25\_is\_control\_valid()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+is\+\_\+control\+\_\+valid (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Check that the currently processed Control Request is valid for the current state of the driver. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gadf841d40a07cb97ab15037ff964226bd}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+is\+\_\+control\+\_\+valid}} \mbox{\Hypertarget{cs40l25_8c_a3dd956b76bcad5d58295f1d7239a5690}\label{cs40l25_8c_a3dd956b76bcad5d58295f1d7239a5690}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_is\_mixer\_source\_used@{cs40l25\_is\_mixer\_source\_used}}
\index{cs40l25\_is\_mixer\_source\_used@{cs40l25\_is\_mixer\_source\_used}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_is\_mixer\_source\_used()}{cs40l25\_is\_mixer\_source\_used()}}
{\footnotesize\ttfamily static bool cs40l25\+\_\+is\+\_\+mixer\+\_\+source\+\_\+used (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{uint8\+\_\+t}]{source }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Checks all hardware mixer source selections for a specific source. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacdea562b30695ece7ea7ad2283b034c4}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+is\+\_\+mixer\+\_\+source\+\_\+used}} \mbox{\Hypertarget{cs40l25_8c_a284a728e4a1f1b4167be81e14557d464}\label{cs40l25_8c_a284a728e4a1f1b4167be81e14557d464}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_load\_control@{cs40l25\_load\_control}}
\index{cs40l25\_load\_control@{cs40l25\_load\_control}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_load\_control()}{cs40l25\_load\_control()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+load\+\_\+control (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Load new Control Request to be processed. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7e3821dab7d2277e65e7fda6b452b9a7}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+load\+\_\+control}} \mbox{\Hypertarget{cs40l25_8c_a151e4afa176347acd6c49eee1a6364f5}\label{cs40l25_8c_a151e4afa176347acd6c49eee1a6364f5}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_power@{cs40l25\_power}}
\index{cs40l25\_power@{cs40l25\_power}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_power()}{cs40l25\_power()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+power (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{uint32\+\_\+t}]{power\+\_\+state,  }\item[{\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}}}]{cb,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})}



Change the power state. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga37fa8d396ac536e9780fc567370ddddc}{cs40l25\+\_\+functions\+\_\+t.\+power}} \mbox{\Hypertarget{cs40l25_8c_a6f886fb3fb7fb9ac1d2350b000bbbe65}\label{cs40l25_8c_a6f886fb3fb7fb9ac1d2350b000bbbe65}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_power\_down\_sm@{cs40l25\_power\_down\_sm}}
\index{cs40l25\_power\_down\_sm@{cs40l25\_power\_down\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_power\_down\_sm()}{cs40l25\_power\_down\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+power\+\_\+down\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Power Down State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gafb4e736ee4fe8a367b0e856a6e1f44b7}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+power\+\_\+down\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_a2d1c7a4ff088d78f7aa3c1d1c99a2c6f}\label{cs40l25_8c_a2d1c7a4ff088d78f7aa3c1d1c99a2c6f}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_power\_up\_sm@{cs40l25\_power\_up\_sm}}
\index{cs40l25\_power\_up\_sm@{cs40l25\_power\_up\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_power\_up\_sm()}{cs40l25\_power\_up\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+power\+\_\+up\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Power Up State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gad1cd49b58c58500e76bc60dac3c8091b}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+power\+\_\+up\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_a72628faf4f0b3cfbd93b110f99ab6e3e}\label{cs40l25_8c_a72628faf4f0b3cfbd93b110f99ab6e3e}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_process@{cs40l25\_process}}
\index{cs40l25\_process@{cs40l25\_process}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_process()}{cs40l25\_process()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})}



Processes driver state machines. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga1ea0a047dcf2a0b103d4c0607eba04fb}{cs40l25\+\_\+functions\+\_\+t.\+process}} \mbox{\Hypertarget{cs40l25_8c_a5b2b58e090e6448fc5afb3628ec5359b}\label{cs40l25_8c_a5b2b58e090e6448fc5afb3628ec5359b}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_read\_reg@{cs40l25\_read\_reg}}
\index{cs40l25\_read\_reg@{cs40l25\_read\_reg}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_read\_reg()}{cs40l25\_read\_reg()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+read\+\_\+reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{uint32\+\_\+t}]{addr,  }\item[{uint32\+\_\+t $\ast$}]{val,  }\item[{bool}]{is\+\_\+blocking }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Reads the contents of a single register/memory address. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7bde41f4c248d03a08ed8882e7031659}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+read\+\_\+reg}} \mbox{\Hypertarget{cs40l25_8c_aa7842a715a6ca3682087eee1aee19018}\label{cs40l25_8c_aa7842a715a6ca3682087eee1aee19018}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_reset@{cs40l25\_reset}}
\index{cs40l25\_reset@{cs40l25\_reset}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_reset()}{cs40l25\_reset()}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+reset (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}}}]{cb,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})}



Reset the C\+S40\+L25. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga35c203ed780b02fd7331c0f3ce86c603}{cs40l25\+\_\+functions\+\_\+t.\+reset}} \mbox{\Hypertarget{cs40l25_8c_a81bdd57190507f52de594bcf0ccf8b1e}\label{cs40l25_8c_a81bdd57190507f52de594bcf0ccf8b1e}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_reset\_sm@{cs40l25\_reset\_sm}}
\index{cs40l25\_reset\_sm@{cs40l25\_reset\_sm}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_reset\_sm()}{cs40l25\_reset\_sm()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+reset\+\_\+sm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Reset State Machine. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga02bce945e25f52164a2ec1d956755c12}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+reset\+\_\+sm}} \mbox{\Hypertarget{cs40l25_8c_a6e37dd2068c0fa0302c76d65dcd3dc44}\label{cs40l25_8c_a6e37dd2068c0fa0302c76d65dcd3dc44}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_timer\_callback@{cs40l25\_timer\_callback}}
\index{cs40l25\_timer\_callback@{cs40l25\_timer\_callback}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_timer\_callback()}{cs40l25\_timer\_callback()}}
{\footnotesize\ttfamily static void cs40l25\+\_\+timer\+\_\+callback (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{status,  }\item[{void $\ast$}]{cb\+\_\+arg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Notify the driver when the B\+SP Timer expires. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga9507f9288e1030310c30486d45c52547}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+timer\+\_\+callback}} \mbox{\Hypertarget{cs40l25_8c_ae3eb6e010b6fec8d48a5a22b43d998a1}\label{cs40l25_8c_ae3eb6e010b6fec8d48a5a22b43d998a1}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_validate\_boot\_config@{cs40l25\_validate\_boot\_config}}
\index{cs40l25\_validate\_boot\_config@{cs40l25\_validate\_boot\_config}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_validate\_boot\_config()}{cs40l25\_validate\_boot\_config()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+validate\+\_\+boot\+\_\+config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__boot__config__t}{cs40l25\+\_\+boot\+\_\+config\+\_\+t}} $\ast$}]{config,  }\item[{bool}]{is\+\_\+fw\+\_\+boot,  }\item[{bool}]{is\+\_\+coeff\+\_\+boot,  }\item[{bool}]{is\+\_\+cal\+\_\+boot }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Validates the boot configuration provided by the B\+SP. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaac55bb0ebae20fb002fc8858ee80be8f}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+validate\+\_\+boot\+\_\+config}} \mbox{\Hypertarget{cs40l25_8c_a7d3a3065f854f36c321032ad18e1a5d5}\label{cs40l25_8c_a7d3a3065f854f36c321032ad18e1a5d5}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_write\_reg@{cs40l25\_write\_reg}}
\index{cs40l25\_write\_reg@{cs40l25\_write\_reg}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_write\_reg()}{cs40l25\_write\_reg()}}
{\footnotesize\ttfamily static uint32\+\_\+t cs40l25\+\_\+write\+\_\+reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$}]{driver,  }\item[{uint32\+\_\+t}]{addr,  }\item[{uint32\+\_\+t}]{val,  }\item[{bool}]{is\+\_\+blocking }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Writes the contents of a single register/memory address. 

Implementation of \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0c6a4e5a9344c10243f78eb07cf59e6f}{cs40l25\+\_\+private\+\_\+functions\+\_\+t.\+write\+\_\+reg}} 

\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{cs40l25_8c_a4e170d9dddaf940c88dbf1f74f68a5ce}\label{cs40l25_8c_a4e170d9dddaf940c88dbf1f74f68a5ce}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_bhm\_revert\_patch@{cs40l25\_bhm\_revert\_patch}}
\index{cs40l25\_bhm\_revert\_patch@{cs40l25\_bhm\_revert\_patch}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_bhm\_revert\_patch}{cs40l25\_bhm\_revert\_patch}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+bhm\+\_\+revert\+\_\+patch\mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Register configuration to send during B\+HM disable. 

List is in the form\+:
\begin{DoxyItemize}
\item word1 -\/ Address of first configuration register
\item word2 -\/ Value of first configuration register
\item word3 -\/ Address of second configuration register
\item word4 -\/ Value of second configuration register
\item ...
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{cs40l25_8c_a6f886fb3fb7fb9ac1d2350b000bbbe65}{cs40l25\+\_\+power\+\_\+down\+\_\+sm}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a1c80a057647b9badd02acf3815307b59}\label{cs40l25_8c_a1c80a057647b9badd02acf3815307b59}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_config\_register\_addresses@{cs40l25\_config\_register\_addresses}}
\index{cs40l25\_config\_register\_addresses@{cs40l25\_config\_register\_addresses}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_config\_register\_addresses}{cs40l25\_config\_register\_addresses}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+config\+\_\+register\+\_\+addresses\mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf109aac045b99206a6c2b5ba98331885}{C\+S40\+L25\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+T\+O\+T\+AL}}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Register addresses to modify during Configure SM. 

Sent after the C\+S40\+L25 has been reset and, if firmware is available, has been booted.

List is in the form\+:
\begin{DoxyItemize}
\item word0 -\/ Address of first configuration register
\item word1 -\/ Address of second configuration register
\item ...
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{cs40l25_8c_abd3915609dd52d342954e5b8b1494007}{cs40l25\+\_\+configure\+\_\+sm}} 

\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} member config\+\_\+regs 

\mbox{\hyperlink{unioncs40l25__config__registers__t}{cs40l25\+\_\+config\+\_\+registers\+\_\+t}}
\end{DoxySeeAlso}
\begin{DoxyWarning}{Warning}
The list of registers M\+U\+ST correspond to the union of structs in in \mbox{\hyperlink{unioncs40l25__config__registers__t}{cs40l25\+\_\+config\+\_\+registers\+\_\+t}}. 
\end{DoxyWarning}
\mbox{\Hypertarget{cs40l25_8c_a89c7d1ec218cc70c9f2ce06ff4c9a996}\label{cs40l25_8c_a89c7d1ec218cc70c9f2ce06ff4c9a996}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_dsp\_status\_addresses@{cs40l25\_dsp\_status\_addresses}}
\index{cs40l25\_dsp\_status\_addresses@{cs40l25\_dsp\_status\_addresses}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_dsp\_status\_addresses}{cs40l25\_dsp\_status\_addresses}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+dsp\+\_\+status\+\_\+addresses\mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5bef175dd06efddb80992ccbb7c2ad69}{C\+S40\+L25\+\_\+\+D\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+W\+O\+R\+D\+S\+\_\+\+T\+O\+T\+AL}}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Register/\+D\+SP Memory addresses to read during Get D\+SP Status SM. 

List is in the form\+:
\begin{DoxyItemize}
\item word0 -\/ Address of first status register
\item word1 -\/ Address of second status register
\item ...
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{cs40l25_8c_aa1f69047b2889cba63e1ddb9706092ae}{cs40l25\+\_\+get\+\_\+dsp\+\_\+status\+\_\+sm}} 

\mbox{\hyperlink{structcs40l25__dsp__status__t}{cs40l25\+\_\+dsp\+\_\+status\+\_\+t}}
\end{DoxySeeAlso}
\begin{DoxyWarning}{Warning}
The list of registers M\+U\+ST correspond to the union of structs in in \mbox{\hyperlink{structcs40l25__dsp__status__t}{cs40l25\+\_\+dsp\+\_\+status\+\_\+t}}. 
\end{DoxyWarning}
\mbox{\Hypertarget{cs40l25_8c_a7bc5a1ac8f17a461bb099fc35006771b}\label{cs40l25_8c_a7bc5a1ac8f17a461bb099fc35006771b}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_frame\_sync\_regs@{cs40l25\_frame\_sync\_regs}}
\index{cs40l25\_frame\_sync\_regs@{cs40l25\_frame\_sync\_regs}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_frame\_sync\_regs}{cs40l25\_frame\_sync\_regs}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+frame\+\_\+sync\+\_\+regs\mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Register addresses to set all H\+A\+LO sample rates to the same value. 

Sent just before the C\+S40\+L25 is powered up in Power Up SM. All register values will be set to C\+S40\+L25\+\_\+\+D\+S\+P1\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+G1\+R2.

List is in the form\+:
\begin{DoxyItemize}
\item word0 -\/ Address of first configuration register
\item word1 -\/ Address of second configuration register
\item ...
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{cs40l25_8c_a2d1c7a4ff088d78f7aa3c1d1c99a2c6f}{cs40l25\+\_\+power\+\_\+up\+\_\+sm}} 

\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__36___x_m___u_n_p_a_c_k_e_d24_ga098d594df05537c9a4641b86fb7d5b15}{C\+S40\+L25\+\_\+\+D\+S\+P1\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+G1\+R2}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a24d21209e87a58c8e685465f4c60fed1}\label{cs40l25_8c_a24d21209e87a58c8e685465f4c60fed1}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_functions\_s@{cs40l25\_functions\_s}}
\index{cs40l25\_functions\_s@{cs40l25\_functions\_s}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_functions\_s}{cs40l25\_functions\_s}}
{\footnotesize\ttfamily \mbox{\hyperlink{structcs40l25__functions__t}{cs40l25\+\_\+functions\+\_\+t}} cs40l25\+\_\+functions\+\_\+s\hspace{0.3cm}{\ttfamily [static]}}



Function pointer table for Public A\+PI implementation. 

\begin{DoxyAttention}{Attention}
Although not const, this should never be changed run-\/time in an end-\/product. It is implemented this way to facilitate unit testing. 
\end{DoxyAttention}
\mbox{\Hypertarget{cs40l25_8c_a6a56d1dd89285b9237f141eb69830cfd}\label{cs40l25_8c_a6a56d1dd89285b9237f141eb69830cfd}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_pdn\_patch@{cs40l25\_pdn\_patch}}
\index{cs40l25\_pdn\_patch@{cs40l25\_pdn\_patch}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_pdn\_patch}{cs40l25\_pdn\_patch}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+pdn\+\_\+patch\mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Register configuration to send just after the C\+S40\+L25 is powered down in Power Down SM. 

List is in the form\+:
\begin{DoxyItemize}
\item word1 -\/ address of T\+E\+S\+T\+\_\+\+K\+E\+Y\+\_\+\+C\+T\+RL
\item word2 -\/ 1st unlock value
\item word3 -\/ address of T\+E\+S\+T\+\_\+\+K\+E\+Y\+\_\+\+C\+T\+RL
\item word4 -\/ 2nd unlock value
\item word5 -\/ Address of first configuration register
\item word6 -\/ Value of first configuration register
\item word7 -\/ Address of second configuration register
\item word8 -\/ Value of second configuration register
\item ...
\item wordx -\/ address of T\+E\+S\+T\+\_\+\+K\+E\+Y\+\_\+\+C\+T\+RL
\item wordx -\/ 1st lock value
\item wordx -\/ address of T\+E\+S\+T\+\_\+\+K\+E\+Y\+\_\+\+C\+T\+RL
\item wordx -\/ 2nd lock value
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{cs40l25_8c_a6f886fb3fb7fb9ac1d2350b000bbbe65}{cs40l25\+\_\+power\+\_\+down\+\_\+sm}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a80e06a9bb9368c42c6f9394ed793956e}\label{cs40l25_8c_a80e06a9bb9368c42c6f9394ed793956e}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_post\_boot\_config@{cs40l25\_post\_boot\_config}}
\index{cs40l25\_post\_boot\_config@{cs40l25\_post\_boot\_config}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_post\_boot\_config}{cs40l25\_post\_boot\_config}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+post\+\_\+boot\+\_\+config\mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Register configuration after H\+A\+LO FW is loaded in Boot SM. 

List is in the form\+:
\begin{DoxyItemize}
\item word0 -\/ Address of first configuration register
\item word1 -\/ Value of first configuration register
\item word2 -\/ Address of second configuration register
\item word3 -\/ Value of second configuration register
\item ... 
\end{DoxyItemize}\mbox{\Hypertarget{cs40l25_8c_afd906d1ccb706ef17819000c84dcdb20}\label{cs40l25_8c_afd906d1ccb706ef17819000c84dcdb20}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_private\_functions\_s@{cs40l25\_private\_functions\_s}}
\index{cs40l25\_private\_functions\_s@{cs40l25\_private\_functions\_s}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_private\_functions\_s}{cs40l25\_private\_functions\_s}}
{\footnotesize\ttfamily \mbox{\hyperlink{structcs40l25__private__functions__t}{cs40l25\+\_\+private\+\_\+functions\+\_\+t}} cs40l25\+\_\+private\+\_\+functions\+\_\+s\hspace{0.3cm}{\ttfamily [static]}}



Function pointer table for Private A\+PI implementation. 

\begin{DoxyAttention}{Attention}
Although not const, this should never be changed run-\/time in an end-\/product. It is implemented this way to facilitate unit testing. 
\end{DoxyAttention}
\mbox{\Hypertarget{cs40l25_8c_a08e2d5548c4ba57fbd93f9f45f8f91b7}\label{cs40l25_8c_a08e2d5548c4ba57fbd93f9f45f8f91b7}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_pup\_patch@{cs40l25\_pup\_patch}}
\index{cs40l25\_pup\_patch@{cs40l25\_pup\_patch}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_pup\_patch}{cs40l25\_pup\_patch}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+pup\+\_\+patch\mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Register configuration to send just before the C\+S40\+L25 is powered up in Power Up SM. 

List is in the form\+:
\begin{DoxyItemize}
\item word1 -\/ Address of first configuration register
\item word2 -\/ Value of first configuration register
\item word3 -\/ Address of second configuration register
\item word4 -\/ Value of second configuration register
\item ...
\end{DoxyItemize}

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{cs40l25_8c_a2d1c7a4ff088d78f7aa3c1d1c99a2c6f}{cs40l25\+\_\+power\+\_\+up\+\_\+sm}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a61beb3b243f3899575f612e1eb041882}\label{cs40l25_8c_a61beb3b243f3899575f612e1eb041882}} 
\index{cs40l25.c@{cs40l25.c}!cs40l25\_revb0\_errata\_patch@{cs40l25\_revb0\_errata\_patch}}
\index{cs40l25\_revb0\_errata\_patch@{cs40l25\_revb0\_errata\_patch}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{cs40l25\_revb0\_errata\_patch}{cs40l25\_revb0\_errata\_patch}}
{\footnotesize\ttfamily const uint32\+\_\+t cs40l25\+\_\+revb0\+\_\+errata\+\_\+patch\mbox{[}$\,$\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



C\+S40\+L25 Rev\+B0 Register Patch Errata. 

The array is in the form\+:
\begin{DoxyItemize}
\item word0 -\/ Length of rest of patch in words (i.\+e. N\+OT including this word)
\item word1 -\/ 1st register address to patch
\item word2 -\/ 1st register value
\item word3 -\/ 2nd register address to patch
\item word4 -\/ 2nd register value
\item ...
\end{DoxyItemize}

\begin{DoxyNote}{Note}
To simplify the Reset SM, this includes the configuration for I\+R\+Q1 and I\+N\+Tb G\+P\+IO 
\end{DoxyNote}
\mbox{\Hypertarget{cs40l25_8c_ac503fe04b98cb8063ca6a6d184d0b2c3}\label{cs40l25_8c_ac503fe04b98cb8063ca6a6d184d0b2c3}} 
\index{cs40l25.c@{cs40l25.c}!irq\_masks@{irq\_masks}}
\index{irq\_masks@{irq\_masks}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{irq\_masks}{irq\_masks}}
{\footnotesize\ttfamily uint32\+\_\+t irq\+\_\+masks\mbox{[}4\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Cache for contents of I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+$\ast$\+\_\+\+R\+EG interrupt mask registers. 

Currently, the following registers are cached\+:
\begin{DoxyItemize}
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+1\+\_\+\+R\+EG
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+2\+\_\+\+R\+EG
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+3\+\_\+\+R\+EG
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+4\+\_\+\+R\+EG
\end{DoxyItemize}

This cache is required for cs40l25\+\_\+event\+\_\+sm. It is used along with irq\+\_\+statuses\mbox{[}\mbox{]} to determine what unmasked interrupts have occurred. The cache currently is not allocated as part of \mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}}, but it should either be allocated there or have another means to cache the contents.

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__23___i_r_q1_gaf3694b5f989ff3a9094c1d7a3f6af2e4}{I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+1\+\_\+\+R\+EG}} 

I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+2\+\_\+\+R\+EG 

I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+3\+\_\+\+R\+EG 

I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+M\+A\+S\+K\+\_\+4\+\_\+\+R\+EG 

\mbox{\hyperlink{cs40l25_8c_a603b0a9382e11f1d024a76516a06b2b4}{cs40l25\+\_\+event\+\_\+sm}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{cs40l25_8c_a93ed7ca914fe1948b5d02bdf1b1c0083}\label{cs40l25_8c_a93ed7ca914fe1948b5d02bdf1b1c0083}} 
\index{cs40l25.c@{cs40l25.c}!irq\_statuses@{irq\_statuses}}
\index{irq\_statuses@{irq\_statuses}!cs40l25.c@{cs40l25.c}}
\doxysubsubsection{\texorpdfstring{irq\_statuses}{irq\_statuses}}
{\footnotesize\ttfamily uint32\+\_\+t irq\+\_\+statuses\mbox{[}4\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Cache for contents of I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+$\ast$\+\_\+\+R\+EG interrupt flag registers. 

Currently, the following registers are cached\+:
\begin{DoxyItemize}
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+1\+\_\+\+R\+EG
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+2\+\_\+\+R\+EG
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+3\+\_\+\+R\+EG
\item I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+4\+\_\+\+R\+EG
\end{DoxyItemize}

This cache is required for cs40l25\+\_\+event\+\_\+sm. It is used along with irq\+\_\+masks\mbox{[}\mbox{]} to determine what unmasked interrupts have occurred. This cache is required for cs40l25\+\_\+event\+\_\+sm. The cache currently is not allocated as part of \mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}}, but it should either be allocated there or have another means to cache the contents.

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__23___i_r_q1_gab23ec53b518785be0666c6447331dcdb}{I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+1\+\_\+\+R\+EG}} 

\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__23___i_r_q1_ga1ef32b2954f3526f6215a2d4d14d3b84}{I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+2\+\_\+\+R\+EG}} 

\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__23___i_r_q1_ga35d2a425dfcadd86e9199903902275aa}{I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+3\+\_\+\+R\+EG}} 

\mbox{\hyperlink{group___s_e_c_t_i_o_n__7__23___i_r_q1_gaff0891c99dadeefce41311e8c9b5c507}{I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+4\+\_\+\+R\+EG}} 

\mbox{\hyperlink{cs40l25_8c_a603b0a9382e11f1d024a76516a06b2b4}{cs40l25\+\_\+event\+\_\+sm}} 
\end{DoxySeeAlso}
