/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire [20:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [19:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [31:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_14z[1] | 1'h0);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_41z = ~((celloutsig_0_14z | celloutsig_0_2z[2]) & celloutsig_0_37z);
  assign celloutsig_1_0z = ~((in_data[176] | in_data[117]) & in_data[106]);
  assign celloutsig_1_13z = ~((celloutsig_1_11z | celloutsig_1_12z) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_16z[4] | celloutsig_1_12z) & celloutsig_1_0z);
  assign celloutsig_0_10z = ~((_00_ | celloutsig_0_4z) & celloutsig_0_5z[5]);
  assign celloutsig_0_20z = ~((celloutsig_0_14z | _01_) & celloutsig_0_5z[5]);
  assign celloutsig_0_28z = ~((celloutsig_0_25z[17] | celloutsig_0_14z) & celloutsig_0_16z[2]);
  assign celloutsig_0_34z = celloutsig_0_27z | ~(celloutsig_0_14z);
  assign celloutsig_1_12z = 1'h0 | ~(celloutsig_1_1z[4]);
  assign celloutsig_0_40z = { celloutsig_0_18z[9:0], celloutsig_0_30z, celloutsig_0_30z } + { celloutsig_0_5z[4:1], celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_13z, _02_[3:1], celloutsig_0_34z };
  assign celloutsig_1_10z = celloutsig_1_4z + { celloutsig_1_3z[1], celloutsig_1_6z[0], celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_14z[4:2], celloutsig_1_3z, 1'h0, celloutsig_1_10z, celloutsig_1_8z } + in_data[156:145];
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z } + in_data[28:24];
  assign celloutsig_0_18z = { celloutsig_0_9z[14:13], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_5z } + { in_data[13:7], _03_[5:4], _00_, _01_, celloutsig_0_0z, celloutsig_0_1z };
  reg [2:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_31z[5:4], celloutsig_0_33z };
  assign _02_[3:1] = _20_;
  reg [3:0] _21_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_2z[4:2], celloutsig_0_1z };
  assign { _03_[5:4], _00_, _01_ } = _21_;
  assign celloutsig_0_4z = in_data[62:43] == { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_27z } == celloutsig_0_32z[8:6];
  assign celloutsig_0_12z = in_data[82:69] == { in_data[68:67], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_0z = & in_data[83:71];
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_3z[3:1], celloutsig_1_0z };
  assign celloutsig_1_8z = & { celloutsig_1_7z[8], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z = & celloutsig_1_7z[19:16];
  assign celloutsig_0_1z = & { in_data[83:71], in_data[28:27] };
  assign celloutsig_0_30z = & { celloutsig_0_24z, celloutsig_0_21z[18:6] };
  assign celloutsig_0_27z = celloutsig_0_19z[3] & celloutsig_0_18z[10];
  assign celloutsig_1_2z = { celloutsig_1_1z[4:3], 3'h0 } << { celloutsig_1_1z[4:3], 3'h0 };
  assign celloutsig_1_14z = { celloutsig_1_6z[4], celloutsig_1_3z[3:1], celloutsig_1_6z[0] } << { celloutsig_1_1z[4:3], celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_9z[5:4], celloutsig_0_10z } << celloutsig_0_8z[2:0];
  assign celloutsig_0_15z = { in_data[76:73], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z } << { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_9z[15:5], celloutsig_0_4z } - { celloutsig_0_9z[13:4], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[77:73] ~^ { in_data[91:88], celloutsig_0_1z };
  assign celloutsig_0_24z = { _03_[4], _00_, _01_ } ~^ celloutsig_0_15z[4:2];
  assign celloutsig_0_5z = in_data[73:66] ^ { in_data[57:51], celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:1] ^ in_data[162:159];
  assign celloutsig_1_4z = { in_data[139:138], celloutsig_1_0z } ^ in_data[130:128];
  assign celloutsig_1_7z = in_data[190:159] ^ { in_data[158:130], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[31:17], celloutsig_0_4z } ^ { in_data[20:6], celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[85:77], celloutsig_0_3z, celloutsig_0_5z } ^ { celloutsig_0_8z[11:3], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_16z[4:2], celloutsig_0_6z } ^ { celloutsig_0_15z[6], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_21z = in_data[65:46] ^ { celloutsig_0_15z[8:2], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_5z[6:0], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_19z } ^ { celloutsig_0_9z[5:3], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_8z[13:0], celloutsig_0_12z, celloutsig_0_13z, _03_[5:4], _00_, _01_ } ^ { in_data[92:74], celloutsig_0_13z };
  assign celloutsig_0_33z = ~((celloutsig_0_27z & celloutsig_0_9z[4]) | celloutsig_0_11z[1]);
  assign celloutsig_0_6z = ~((in_data[38] & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_1_18z = ~((celloutsig_1_13z & celloutsig_1_10z[1]) | celloutsig_1_17z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_2z[3]) | celloutsig_0_1z);
  assign celloutsig_0_14z = ~((celloutsig_0_3z & celloutsig_0_6z) | in_data[41]);
  assign { celloutsig_0_31z[1], celloutsig_0_31z[5:2] } = { celloutsig_0_27z, celloutsig_0_5z[7:4] } ^ { celloutsig_0_23z[11], celloutsig_0_23z[15:12] };
  assign celloutsig_1_1z[4:3] = in_data[184:183] ^ in_data[181:180];
  assign { celloutsig_1_6z[4], celloutsig_1_6z[0], celloutsig_1_6z[7:5] } = { celloutsig_1_5z, celloutsig_1_3z[0], in_data[136:134] } ^ { celloutsig_1_1z[3], celloutsig_1_5z, in_data[107], celloutsig_1_5z, celloutsig_1_1z[4] };
  assign { celloutsig_1_16z[8:4], celloutsig_1_16z[0] } = { celloutsig_1_7z[30:26], celloutsig_1_7z[22] } ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_1z[4:3], celloutsig_1_0z };
  assign { _02_[11:4], _02_[0] } = { celloutsig_0_5z[4:1], celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_34z };
  assign { _03_[12:6], _03_[3:0] } = { in_data[13:7], _00_, _01_, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_31z[0] = 1'h0;
  assign celloutsig_1_1z[2:0] = 3'h0;
  assign celloutsig_1_6z[3:1] = celloutsig_1_3z[3:1];
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
