

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2'
================================================================
* Date:           Mon Aug 12 18:54:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2087|     2087|  13.173 us|  13.173 us|  2087|  2087|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1_VITIS_LOOP_70_2  |     2085|     2085|        40|          2|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 2, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 43 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv11_i6574 = alloca i32 1"   --->   Operation 44 'alloca' 'conv11_i6574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 45 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 46 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 0, i6 %i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 48 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %conv11_i6574"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln70 = store i6 0, i6 %j" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 50 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 52 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.63ns)   --->   "%icmp_ln69 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 53 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.63ns)   --->   "%add_ln69 = add i11 %indvar_flatten_load, i11 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 54 'add' 'add_ln69' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc43, void %VITIS_LOOP_84_4.preheader.exitStub" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 55 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv11_i6574_load = load i16 %conv11_i6574" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 56 'load' 'conv11_i6574_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_2)   --->   "%trunc_ln16 = trunc i16 %conv11_i6574_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 57 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i6574_load, i32 3" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 58 'bitselect' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i6574_load, i32 2" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 59 'bitselect' 'tmp_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i6574_load, i32 5" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 60 'bitselect' 'tmp_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln16_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i6574_load, i32 1, i32 15" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 61 'partselect' 'lshr_ln16_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_2)   --->   "%xor_ln16 = xor i1 %tmp, i1 %trunc_ln16" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 62 'xor' 'xor_ln16' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_2)   --->   "%xor_ln16_1 = xor i1 %tmp_3, i1 %tmp_4" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 63 'xor' 'xor_ln16_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln16_2 = xor i1 %xor_ln16_1, i1 %xor_ln16" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 64 'xor' 'xor_ln16_2' <Predicate = (!icmp_ln69)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i6574_load, i32 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:73]   --->   Operation 65 'bitselect' 'tmp_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i6574_load, i32 6" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:73]   --->   Operation 66 'bitselect' 'tmp_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i6574_load, i32 4" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:73]   --->   Operation 67 'bitselect' 'tmp_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_5)   --->   "%xor_ln16_3 = xor i1 %tmp_6, i1 %tmp_5" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:73]   --->   Operation 68 'xor' 'xor_ln16_3' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_5)   --->   "%xor_ln16_4 = xor i1 %tmp_7, i1 %tmp" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:73]   --->   Operation 69 'xor' 'xor_ln16_4' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln16_5 = xor i1 %xor_ln16_4, i1 %xor_ln16_3" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:73]   --->   Operation 70 'xor' 'xor_ln16_5' <Predicate = (!icmp_ln69)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_8)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i6574_load, i32 7" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 71 'bitselect' 'tmp_8' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %conv11_i6574_load, i32 3, i32 15" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 72 'partselect' 'tmp_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_8)   --->   "%xor_ln16_6 = xor i1 %tmp_4, i1 %tmp_8" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 73 'xor' 'xor_ln16_6' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_8)   --->   "%xor_ln16_7 = xor i1 %tmp_7, i1 %tmp_3" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 74 'xor' 'xor_ln16_7' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln16_8 = xor i1 %xor_ln16_7, i1 %xor_ln16_6" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 75 'xor' 'xor_ln16_8' <Predicate = (!icmp_ln69)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln69 = store i11 %add_ln69, i11 %indvar_flatten" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 76 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln16_2, i15 %lshr_ln16_3" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 77 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i16 %or_ln" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 78 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 79 [7/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln71_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 79 'uitofp' 'conv' <Predicate = (!icmp_ln69)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln16_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i13, i1 %xor_ln16_8, i1 %xor_ln16_5, i1 %xor_ln16_2, i13 %tmp_2" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 80 'bitconcatenate' 'or_ln16_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln16 = store i16 %or_ln16_2, i16 %conv11_i6574" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:16->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 81 'store' 'store_ln16' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 82 [6/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln71_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 82 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i16 %or_ln16_2" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 83 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [7/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln75" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 84 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 85 [5/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln71_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 85 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 86 [6/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln75" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 86 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 87 [4/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln71_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 87 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 88 [5/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln75" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 88 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 89 [3/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln71_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 89 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 90 [4/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln75" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 90 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 91 [2/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln71_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 91 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 92 [3/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln75" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 92 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 93 [1/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln71_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 93 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 94 [2/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln75" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 94 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.31>
ST_9 : Operation 95 [30/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 95 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln75" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 96 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.37>
ST_10 : Operation 97 [29/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 97 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [30/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 98 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.37>
ST_11 : Operation 99 [28/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 99 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [29/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 100 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.37>
ST_12 : Operation 101 [27/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 101 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [28/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 102 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.37>
ST_13 : Operation 103 [26/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 103 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [27/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 104 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 105 [25/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 105 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [26/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 106 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.37>
ST_15 : Operation 107 [24/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 107 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [25/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 108 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 109 [23/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 109 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [24/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 110 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.37>
ST_17 : Operation 111 [22/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 111 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [23/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 112 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.37>
ST_18 : Operation 113 [21/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 113 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [22/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 114 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.37>
ST_19 : Operation 115 [20/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 115 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [21/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 116 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.37>
ST_20 : Operation 117 [19/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 117 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 118 [20/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 118 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.37>
ST_21 : Operation 119 [18/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 119 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 120 [19/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 120 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.37>
ST_22 : Operation 121 [17/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 121 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [18/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 122 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.37>
ST_23 : Operation 123 [16/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 123 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 124 [17/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 124 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.37>
ST_24 : Operation 125 [15/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 125 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [16/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 126 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.37>
ST_25 : Operation 127 [14/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 127 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [15/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 128 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.37>
ST_26 : Operation 129 [13/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 129 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [14/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 130 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.37>
ST_27 : Operation 131 [12/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 131 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 132 [13/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 132 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.37>
ST_28 : Operation 133 [11/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 133 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 134 [12/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 134 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.37>
ST_29 : Operation 135 [10/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 135 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 136 [11/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 136 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.37>
ST_30 : Operation 137 [9/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 137 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 138 [10/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 138 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.37>
ST_31 : Operation 139 [8/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 139 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 140 [9/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 140 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.37>
ST_32 : Operation 141 [7/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 141 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 142 [8/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 142 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.37>
ST_33 : Operation 143 [6/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 143 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 144 [7/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 144 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.37>
ST_34 : Operation 145 [5/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 145 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 146 [6/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 146 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.37>
ST_35 : Operation 147 [4/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 147 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 148 [5/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 148 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.37>
ST_36 : Operation 149 [3/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 149 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 150 [4/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 150 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.37>
ST_37 : Operation 151 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 151 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 152 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 152 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 153 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_eq  i6 %j_load, i6 32" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 153 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 154 [1/1] (1.18ns)   --->   "%select_ln69 = select i1 %icmp_ln70, i6 0, i6 %j_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 154 'select' 'select_ln69' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 155 [1/1] (1.82ns)   --->   "%add_ln69_1 = add i6 %i_load, i6 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 155 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 156 [2/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 156 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 157 [3/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 157 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.41>
ST_38 : Operation 158 [1/1] (1.18ns)   --->   "%select_ln69_1 = select i1 %icmp_ln70, i6 %add_ln69_1, i6 %i_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 158 'select' 'select_ln69_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 159 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln69_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 159 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 160 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %select_ln69" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 161 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 162 [1/30] (3.37ns)   --->   "%div = fdiv i32 %conv, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 162 'fdiv' 'div' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 163 [1/1] (1.73ns)   --->   "%add_ln71 = add i10 %zext_ln70, i10 %tmp_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 163 'add' 'add_ln71' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 164 [2/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 164 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 165 [1/1] (1.82ns)   --->   "%add_ln70 = add i6 %select_ln69, i6 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 165 'add' 'add_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %select_ln69_1, i6 %i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69]   --->   Operation 166 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln70 = store i6 %add_ln70, i6 %j" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 167 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.37>
ST_39 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %add_ln71" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 168 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 169 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln71" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 169 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln71 = store i32 %div, i10 %a_addr" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71]   --->   Operation 170 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 171 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr i32 %a_s, i64 0, i64 %zext_ln71" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:72]   --->   Operation 171 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div, i10 %a_addr_16" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:72]   --->   Operation 172 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 173 [1/30] (3.37ns)   --->   "%div1 = fdiv i32 %conv1, i32 1000" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 173 'fdiv' 'div1' <Predicate = true> <Delay = 3.37> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_1_VITIS_LOOP_70_2_str"   --->   Operation 174 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 176 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i32 %q, i64 0, i64 %zext_ln71" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 177 'getelementptr' 'q_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln75 = store i32 %div1, i10 %q_addr" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75]   --->   Operation 178 'store' 'store_ln75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%q_addr_17 = getelementptr i32 %q_s, i64 0, i64 %zext_ln71" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:76]   --->   Operation 179 'getelementptr' 'q_addr_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln76 = store i32 %div1, i10 %q_addr_17" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:76]   --->   Operation 180 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70]   --->   Operation 181 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.815ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [9]  (1.588 ns)
	'load' operation 11 bit ('indvar_flatten_load', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69) on local variable 'indvar_flatten' [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln69', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69) [16]  (1.639 ns)
	'store' operation 0 bit ('store_ln69', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69) of variable 'add_ln69', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69 on local variable 'indvar_flatten' [71]  (1.588 ns)

 <State 2>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)

 <State 3>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)

 <State 4>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)

 <State 5>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)

 <State 6>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)

 <State 7>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)

 <State 8>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [43]  (6.312 ns)

 <State 9>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75) [64]  (6.312 ns)

 <State 10>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 11>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 12>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 13>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 14>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 15>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 16>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 17>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 18>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 19>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 20>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 21>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 22>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 23>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 24>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 25>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 26>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 27>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 28>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 29>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 30>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 31>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 32>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 33>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 34>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 35>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 36>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 37>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71) [44]  (3.376 ns)

 <State 38>: 3.413ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln70', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70) [70]  (1.825 ns)
	'store' operation 0 bit ('store_ln70', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70) of variable 'add_ln70', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70 on local variable 'j', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70 [74]  (1.588 ns)

 <State 39>: 3.376ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75) [65]  (3.376 ns)

 <State 40>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('q_addr', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75) [66]  (0.000 ns)
	'store' operation 0 bit ('store_ln75', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75) of variable 'div1', benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:75 on array 'q' [67]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
