--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 166249 paths analyzed, 6582 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.855ns.
--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/lcd_data_0 (SLICE_X4Y52.A6), 2306 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/lcd_data_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.806ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/lcd_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.BMUX     Tcinb                 0.310   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
    SLICE_X8Y56.C1       net (fanout=9)        1.948   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<17>
    SLICE_X8Y56.COUT     Topcyc                0.351   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lutdi2
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y47.B3       net (fanout=8)        2.737   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y47.B        Tilo                  0.254   N114
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_111_OUT216_SW1
    SLICE_X4Y47.A5       net (fanout=1)        0.247   N114
    SLICE_X4Y47.A        Tilo                  0.254   N114
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_111_OUT216
    SLICE_X4Y52.A6       net (fanout=1)        0.708   displayer_inst/lcd_controller_inst/state[2]_X_21_o_wide_mux_111_OUT<0>
    SLICE_X4Y52.CLK      Tas                   0.339   displayer_inst/lcd_controller_inst/lcd_data<1>
                                                       displayer_inst/lcd_controller_inst/lcd_data_0_rstpot
                                                       displayer_inst/lcd_controller_inst/lcd_data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (2.910ns logic, 6.896ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/lcd_data_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/lcd_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.BMUX     Tcinb                 0.310   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
    SLICE_X8Y56.C1       net (fanout=9)        1.948   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<17>
    SLICE_X8Y56.COUT     Topcyc                0.328   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lut<2>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y47.B3       net (fanout=8)        2.737   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y47.B        Tilo                  0.254   N114
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_111_OUT216_SW1
    SLICE_X4Y47.A5       net (fanout=1)        0.247   N114
    SLICE_X4Y47.A        Tilo                  0.254   N114
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_111_OUT216
    SLICE_X4Y52.A6       net (fanout=1)        0.708   displayer_inst/lcd_controller_inst/state[2]_X_21_o_wide_mux_111_OUT<0>
    SLICE_X4Y52.CLK      Tas                   0.339   displayer_inst/lcd_controller_inst/lcd_data<1>
                                                       displayer_inst/lcd_controller_inst/lcd_data_0_rstpot
                                                       displayer_inst/lcd_controller_inst/lcd_data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (2.887ns logic, 6.896ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/lcd_data_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.754ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/lcd_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CMUX     Tcinc                 0.279   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X8Y56.B1       net (fanout=9)        1.891   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<14>
    SLICE_X8Y56.COUT     Topcyb                0.483   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lut<1>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y47.B3       net (fanout=8)        2.737   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y47.B        Tilo                  0.254   N114
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_111_OUT216_SW1
    SLICE_X4Y47.A5       net (fanout=1)        0.247   N114
    SLICE_X4Y47.A        Tilo                  0.254   N114
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_111_OUT216
    SLICE_X4Y52.A6       net (fanout=1)        0.708   displayer_inst/lcd_controller_inst/state[2]_X_21_o_wide_mux_111_OUT<0>
    SLICE_X4Y52.CLK      Tas                   0.339   displayer_inst/lcd_controller_inst/lcd_data<1>
                                                       displayer_inst/lcd_controller_inst/lcd_data_0_rstpot
                                                       displayer_inst/lcd_controller_inst/lcd_data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.754ns (2.918ns logic, 6.836ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_12 (SLICE_X3Y57.C1), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.BMUX     Tcinb                 0.310   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
    SLICE_X8Y56.C1       net (fanout=9)        1.948   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<17>
    SLICE_X8Y56.COUT     Topcyc                0.351   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lutdi2
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y57.D2       net (fanout=8)        1.141   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y57.D        Tilo                  0.254   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A5       net (fanout=2)        0.436   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A        Tilo                  0.254   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X3Y57.C1       net (fanout=9)        1.142   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X3Y57.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT81
                                                       displayer_inst/lcd_controller_inst/clk_count_12
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (2.944ns logic, 5.923ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.BMUX     Tcinb                 0.310   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
    SLICE_X8Y56.C1       net (fanout=9)        1.948   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<17>
    SLICE_X8Y56.COUT     Topcyc                0.328   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lut<2>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y57.D2       net (fanout=8)        1.141   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y57.D        Tilo                  0.254   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A5       net (fanout=2)        0.436   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A        Tilo                  0.254   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X3Y57.C1       net (fanout=9)        1.142   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X3Y57.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT81
                                                       displayer_inst/lcd_controller_inst/clk_count_12
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (2.921ns logic, 5.923ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.815ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CMUX     Tcinc                 0.279   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X8Y56.B1       net (fanout=9)        1.891   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<14>
    SLICE_X8Y56.COUT     Topcyb                0.483   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lut<1>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y57.D2       net (fanout=8)        1.141   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y57.D        Tilo                  0.254   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A5       net (fanout=2)        0.436   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A        Tilo                  0.254   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X3Y57.C1       net (fanout=9)        1.142   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X3Y57.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT81
                                                       displayer_inst/lcd_controller_inst/clk_count_12
    -------------------------------------------------  ---------------------------
    Total                                      8.815ns (2.952ns logic, 5.863ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_9 (SLICE_X3Y56.D3), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.781ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.BMUX     Tcinb                 0.310   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
    SLICE_X8Y56.C1       net (fanout=9)        1.948   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<17>
    SLICE_X8Y56.COUT     Topcyc                0.351   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lutdi2
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y57.D2       net (fanout=8)        1.141   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y57.D        Tilo                  0.254   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A5       net (fanout=2)        0.436   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A        Tilo                  0.254   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X3Y56.D3       net (fanout=9)        1.056   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X3Y56.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT621
                                                       displayer_inst/lcd_controller_inst/clk_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.781ns (2.944ns logic, 5.837ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.758ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X0Y59.BMUX     Tcinb                 0.310   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<19>
    SLICE_X8Y56.C1       net (fanout=9)        1.948   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<17>
    SLICE_X8Y56.COUT     Topcyc                0.328   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lut<2>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y57.D2       net (fanout=8)        1.141   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y57.D        Tilo                  0.254   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A5       net (fanout=2)        0.436   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A        Tilo                  0.254   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X3Y56.D3       net (fanout=9)        1.056   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X3Y56.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT621
                                                       displayer_inst/lcd_controller_inst/clk_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.758ns (2.921ns logic, 5.837ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_9 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.729ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y58.BQ       Tcko                  0.525   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X0Y55.D5       net (fanout=5)        1.162   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X0Y55.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X0Y56.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X0Y57.COUT     Tbyp                  0.093   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<11>
    SLICE_X0Y58.CMUX     Tcinc                 0.279   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<15>
    SLICE_X8Y56.B1       net (fanout=9)        1.891   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<14>
    SLICE_X8Y56.COUT     Topcyb                0.483   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_lut<1>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<3>
    SLICE_X8Y57.BMUX     Tcinb                 0.286   N112
                                                       displayer_inst/lcd_controller_inst/state_FSM_FFd2-In41_SW2_G_cy1
    SLICE_X4Y57.D2       net (fanout=8)        1.141   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_10_o_cy<5>
    SLICE_X4Y57.D        Tilo                  0.254   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A5       net (fanout=2)        0.436   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X4Y58.A        Tilo                  0.254   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X3Y56.D3       net (fanout=9)        1.056   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X3Y56.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT621
                                                       displayer_inst/lcd_controller_inst/clk_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (2.952ns logic, 5.777ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_rx_bit_tick (SLICE_X20Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_rx_bit_spacing_1 (FF)
  Destination:          communicator_inst/uart_inst/uart_rx_bit_tick (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_rx_bit_spacing_1 to communicator_inst/uart_inst/uart_rx_bit_tick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.BQ      Tcko                  0.198   communicator_inst/uart_inst/uart_rx_bit_spacing<3>
                                                       communicator_inst/uart_inst/uart_rx_bit_spacing_1
    SLICE_X20Y48.A5      net (fanout=3)        0.083   communicator_inst/uart_inst/uart_rx_bit_spacing<1>
    SLICE_X20Y48.CLK     Tah         (-Th)    -0.131   communicator_inst/uart_inst/Mcount_uart_rx_bit_spacing_val
                                                       communicator_inst/uart_inst/uart_rx_bit_tick_rstpot
                                                       communicator_inst/uart_inst/uart_rx_bit_tick
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.329ns logic, 0.083ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point editor_inst/internal_message_buffer_146 (SLICE_X14Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               editor_inst/internal_message_buffer_146 (FF)
  Destination:          editor_inst/internal_message_buffer_146 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: editor_inst/internal_message_buffer_146 to editor_inst/internal_message_buffer_146
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.200   editor_inst/internal_message_buffer<149>
                                                       editor_inst/internal_message_buffer_146
    SLICE_X14Y26.A6      net (fanout=4)        0.027   editor_inst/internal_message_buffer<146>
    SLICE_X14Y26.CLK     Tah         (-Th)    -0.190   editor_inst/internal_message_buffer<149>
                                                       editor_inst/internal_message_buffer[239]_internal_message_buffer[239]_mux_618_OUT<146>1
                                                       editor_inst/internal_message_buffer_146
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point editor_inst/internal_message_buffer_149 (SLICE_X14Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               editor_inst/internal_message_buffer_149 (FF)
  Destination:          editor_inst/internal_message_buffer_149 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: editor_inst/internal_message_buffer_149 to editor_inst/internal_message_buffer_149
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.DQ      Tcko                  0.200   editor_inst/internal_message_buffer<149>
                                                       editor_inst/internal_message_buffer_149
    SLICE_X14Y26.D6      net (fanout=4)        0.032   editor_inst/internal_message_buffer<149>
    SLICE_X14Y26.CLK     Tah         (-Th)    -0.190   editor_inst/internal_message_buffer<149>
                                                       editor_inst/internal_message_buffer[239]_internal_message_buffer[239]_mux_618_OUT<149>1
                                                       editor_inst/internal_message_buffer_149
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count_0/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count_1/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.855|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 166249 paths, 0 nets, and 8586 connections

Design statistics:
   Minimum period:   9.855ns{1}   (Maximum frequency: 101.471MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  7 20:40:16 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



