I 000044 55 4790          1624886670773 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1624886670774 2021.06.28 06:24:30)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 1a1e4b1d1d4c4e0d4c155c414b1d1e1c4c1d1a1d1e)
	(_ent
		(_time 1624886670766)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 79(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__81(_arch 2 0 81(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__184(_arch 3 0 184(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__185(_arch 4 0 185(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__186(_arch 5 0 186(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__187(_arch 6 0 187(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__188(_arch 7 0 188(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__189(_arch 8 0 189(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__190(_arch 9 0 190(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__191(_arch 10 0 191(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__192(_arch 11 0 192(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000048 55 965           1624886827717 counter
(_unit VHDL(counter 0 14(counter 0 23))
	(_version ve8)
	(_time 1624886827718 2021.06.28 06:27:07)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 237423277675723574273779772421252025752426)
	(_ent
		(_time 1624886827715)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1624886834113 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1624886834114 2021.06.28 06:27:14)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 2a7f7d2e2d7c7e3d7c256c717b2d2e2c7c2d2a2d2e)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 79(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__81(_arch 2 0 81(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__184(_arch 3 0 184(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__185(_arch 4 0 185(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__186(_arch 5 0 186(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__187(_arch 6 0 187(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__188(_arch 7 0 188(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__189(_arch 8 0 189(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__190(_arch 9 0 190(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__191(_arch 10 0 191(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__192(_arch 11 0 192(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000048 55 965           1624886961803 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1624886961804 2021.06.28 06:29:21)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code f1a6a7a1a6a7a0e7a6f5e5aba5f6f3f7f2f7a7f6f4)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000048 55 965           1624887024310 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1624887024311 2021.06.28 06:30:24)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 15421512464344034211014f411217131613431210)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1624887041143 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1624887041144 2021.06.28 06:30:41)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code e1b3e1b2b6b7b5f6b7eea7bab0e6e5e7b7e6e1e6e5)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 79(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__81(_arch 2 0 81(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__184(_arch 3 0 184(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__185(_arch 4 0 185(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__186(_arch 5 0 186(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__187(_arch 6 0 187(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__188(_arch 7 0 188(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__189(_arch 8 0 189(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__190(_arch 9 0 190(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__191(_arch 10 0 191(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__192(_arch 11 0 192(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000044 55 4681          1624887340605 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1624887340606 2021.06.28 06:35:40)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 9e9e9c919dc8ca89c99bd8c5cf999a98c8999e999a)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000044 55 4681          1624888482728 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1624888482729 2021.06.28 06:54:42)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 0b590b0d0f5d5f1c5c0e4d505a0c0f0d5d0c0b0c0f)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000044 55 4681          1624888489296 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1624888489297 2021.06.28 06:54:49)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code aefffef9adf8fab9f9abe8f5ffa9aaa8f8a9aea9aa)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000048 55 965           1624888489322 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1624888489323 2021.06.28 06:54:49)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code cd9d9a98cf9b9cdb9ac9d99799cacfcbcecb9bcac8)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625037109770 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625037109771 2021.06.30 00:11:49)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 722674732624266525773429237576742475727576)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625037607649 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625037607650 2021.06.30 00:20:07)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 45471347161311501613511f164241431342454013)
	(_ent
		(_time 1625037607644)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625037607662 2021.06.30 00:20:07)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 55570356550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625037619388 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625037619389 2021.06.30 00:20:19)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 1b15111c1f4d4a0d4c1f0f414f1c191d181d4d1c1e)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625037619613 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625037619614 2021.06.30 00:20:19)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 06095300565052115103405d570102005001060102)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625037619834 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625037619835 2021.06.30 00:20:19)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e0efb5b3b6b6b4f5b3b6f4bab3e7e4e6b6e7e0e5b6)
	(_ent
		(_time 1625037607643)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625037619838 2021.06.30 00:20:19)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e0efb5b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625037748658 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625037748659 2021.06.30 00:22:28)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 1d131c1a1f4b4c0b4a190947491a1f1b1e1b4b1a18)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625037748895 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625037748896 2021.06.30 00:22:28)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 07080001565153105002415c560003015100070003)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625037749122 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625037749123 2021.06.30 00:22:29)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e2ede5b1b6b4b6f7b1b4f6b8b1e5e6e4b4e5e2e7b4)
	(_ent
		(_time 1625037607643)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625037749126 2021.06.30 00:22:29)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e2ede5b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625043644973 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625043644974 2021.06.30 02:00:44)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9595c09ac6c3c180c6c381cfc6929193c3929590c3)
	(_ent
		(_time 1625037607643)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625043644980 2021.06.30 02:00:44)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9595c09a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625043662879 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625043662880 2021.06.30 02:01:02)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 87d28489d6d1d691d08393ddd38085818481d18082)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625043663094 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625043663095 2021.06.30 02:01:03)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 623667623634367535672439336566643465626566)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625043663320 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625043663321 2021.06.30 02:01:03)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3d693b383f6b69286e6b29676e3a393b6b3a3d386b)
	(_ent
		(_time 1625037607643)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625043663324 2021.06.30 02:01:03)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3d693b386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625043736454 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625043736455 2021.06.30 02:02:16)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e2b1b0b1b6b4b6f7b1b4f6b8b1e5e6e4b4e5e2e7b4)
	(_ent
		(_time 1625037607643)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625043736459 2021.06.30 02:02:16)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f1a2a3a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625043741820 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625043741821 2021.06.30 02:02:21)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e1b0e1b2b6b7b5f4b2b7f5bbb2e6e5e7b7e6e1e4b7)
	(_ent
		(_time 1625037607643)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625043741824 2021.06.30 02:02:21)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e1b0e1b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625043745297 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625043745298 2021.06.30 02:02:25)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 6e686f6e6d383f78396a7a343a696c686d6838696b)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625043745517 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625043745518 2021.06.30 02:02:25)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 585f5f5b060e0c4f0f5d1e03095f5c5e0e5f585f5c)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625043745736 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625043745737 2021.06.30 02:02:25)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 333433366665672660652769603437356534333665)
	(_ent
		(_time 1625037607643)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625044134435 2021.06.30 02:08:54)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 82d3848c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625044568806 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625044568807 2021.06.30 02:16:08)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 49474e4b161f1d5c1a1f5d131a4e4d4f1f4e494c1f)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625044568811 2021.06.30 02:16:08)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 49474e4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625044582514 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625044582515 2021.06.30 02:16:22)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d084dc82868684c58386c48a83d7d4d686d7d0d586)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000010011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625044582518 2021.06.30 02:16:22)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d084dc82d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625044585615 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625044585616 2021.06.30 02:16:25)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code f6a4f1a6a6a0a7e0a1f2e2aca2f1f4f0f5f0a0f1f3)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625044585834 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625044585835 2021.06.30 02:16:25)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code d083d182868684c787d5968b81d7d4d686d7d0d7d4)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625044586057 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625044586058 2021.06.30 02:16:26)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code abf8a9fcaffdffbef8fdbff1f8acafadfdacabaefd)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000010011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625044586061 2021.06.30 02:16:26)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code abf8a9fcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 4681          1625055431219 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625055431220 2021.06.30 05:17:11)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 9f9d99909fc9cb88c89ad9c4ce989b99c9989f989b)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625055436896 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625055436897 2021.06.30 05:17:16)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c7c6cb92969193d29491d39d94c0c3c191c0c7c291)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625055436900 2021.06.30 05:17:16)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c7c6cb92c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625055448470 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625055448471 2021.06.30 05:17:28)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 010e0407565750175605155b550603070207570604)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625055448687 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625055448688 2021.06.30 05:17:28)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code dcd2de8ed98a88cb8bd99a878ddbd8da8adbdcdbd8)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625055448906 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625055448907 2021.06.30 05:17:28)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a7a9a4f0f6f1f3b2f4f1b3fdf4a0a3a1f1a0a7a2f1)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625055448910 2021.06.30 05:17:28)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b7b9b4e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625055809712 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625055809713 2021.06.30 05:23:29)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 131419144645420544170749471411151015451416)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625055809926 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625055809927 2021.06.30 05:23:29)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code eee8e3bdedb8baf9b9eba8b5bfe9eae8b8e9eee9ea)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625055810139 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625055810140 2021.06.30 05:23:30)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b9bfecede6efedaceaefade3eabebdbfefbeb9bcef)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625055810143 2021.06.30 05:23:30)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c9cf9c9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625058240997 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625058240998 2021.06.30 06:04:00)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 45414347161311501613511f164241431342454013)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625058241004 2021.06.30 06:04:01)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 54505257550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625058425419 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625058425420 2021.06.30 06:07:05)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code abacadfcaffdffbef8fdbff1f8acafadfdacabaefd)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625058425423 2021.06.30 06:07:05)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code abacadfcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625058426868 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625058426869 2021.06.30 06:07:06)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 585f545b060e0c4d0b0e4c020b5f5c5e0e5f585d0e)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625058426872 2021.06.30 06:07:06)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 585f545b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 4681          1625058428277 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625058428278 2021.06.30 06:07:08)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code d6d18684868082c181d3908d87d1d2d080d1d6d1d2)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000048 55 965           1625058436334 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625058436335 2021.06.30 06:07:16)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 54500357060205420350400e005356525752025351)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625058436559 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625058436560 2021.06.30 06:07:16)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 2f2a7e2b2f797b38782a69747e282b2979282f282b)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625058436773 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625058436774 2021.06.30 06:07:16)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0a0f580c0d5c5e1f595c1e50590d0e0c5c0d0a0f5c)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000011"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625058436777 2021.06.30 06:07:16)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0a0f580c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625058961588 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625058961589 2021.06.30 06:16:01)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 16121311464042034540024c451112104011161340)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625058961592 2021.06.30 06:16:01)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 16121311154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625058969009 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625058969010 2021.06.30 06:16:09)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 14164213464245024310004e401316121712421311)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625058969230 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625058969231 2021.06.30 06:16:09)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code efecbebcefb9bbf8b8eaa9b4bee8ebe9b9e8efe8eb)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625058969451 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625058969452 2021.06.30 06:16:09)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code cac9989fcd9c9edf999cde9099cdcecc9ccdcacf9c)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625058969455 2021.06.30 06:16:09)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code cac9989f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 4681          1625059007773 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625059007774 2021.06.30 06:16:47)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 82d0838cd6d4d695d587c4d9d3858684d485828586)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000048 55 965           1625059019579 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625059019580 2021.06.30 06:16:59)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 97909798c6c1c681c09383cdc39095919491c19092)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625059019788 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625059019789 2021.06.30 06:16:59)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 727472732624266525773429237576742475727576)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625059020013 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625059020014 2021.06.30 06:17:00)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4c4a4d4e491a18591f1a58161f4b484a1a4b4c491a)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625059020017 2021.06.30 06:17:00)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4c4a4d4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 4681          1625059097270 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625059097271 2021.06.30 06:18:17)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 1e1d19191d484a09491b58454f191a1848191e191a)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000048 55 965           1625059133915 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625059133916 2021.06.30 06:18:53)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 3f6d3e3a3f696e29683b2b656b383d393c3969383a)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625059134140 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625059134141 2021.06.30 06:18:54)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 297a2e2d767f7d3e7e2c6f72782e2d2f7f2e292e2d)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625059134356 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625059134357 2021.06.30 06:18:54)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f4a7f3a4a6a2a0e1a7a2e0aea7f3f0f2a2f3f4f1a2)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625059134360 2021.06.30 06:18:54)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f4a7f3a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625059559198 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625059559199 2021.06.30 06:25:59)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8083d28ed6d6d495d3d694dad3878486d6878085d6)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625059559202 2021.06.30 06:25:59)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8083d28e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625059740714 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625059740715 2021.06.30 06:29:00)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 8b8c8c858fddda9ddc8f9fd1df8c898d888ddd8c8e)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625059740928 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625059740929 2021.06.30 06:29:00)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 66606766363032713163203d376162603061666162)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625059741152 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625059741153 2021.06.30 06:29:01)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 41474343161715541217551b124645471746414417)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625059741156 2021.06.30 06:29:01)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 41474343451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 4681          1625059817575 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625059817576 2021.06.30 06:30:17)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code c7c4c392969193d090c2819c96c0c3c191c0c7c0c3)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625059851149 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625059851150 2021.06.30 06:30:51)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f1a5f6a1a6a7a5e4a2a7e5aba2f6f5f7a7f6f1f4a7)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000110"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625059851153 2021.06.30 06:30:51)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f1a5f6a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625059855435 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625059855436 2021.06.30 06:30:55)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code aaf8adfdadfcfbbcfdaebef0feada8aca9acfcadaf)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625059855659 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625059855660 2021.06.30 06:30:55)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 95c6949ac6c3c182c290d3cec4929193c392959291)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625059855874 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625059855875 2021.06.30 06:30:55)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 60336260363634753336743a336764663667606536)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000110011001001000110"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625059855878 2021.06.30 06:30:55)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6f3c6d6f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 4681          1625116646244 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625116646245 2021.06.30 22:17:26)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code c7c6c092969193d090c2819c96c0c3c191c0c7c0c3)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625116760290 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625116760291 2021.06.30 22:19:20)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 46434344161012531510521c154142401041464310)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100010001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625116760303 2021.06.30 22:19:20)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 55505056550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000048 55 965           1625116763369 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625116763370 2021.06.30 22:19:23)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 4c481b4e491a1d5a1b485816184b4e4a4f4a1a4b49)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
I 000044 55 4681          1625116763599 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625116763600 2021.06.30 22:19:23)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code 36336733666062216133706d673132306031363132)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
I 000056 55 3431          1625116763820 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625116763821 2021.06.30 22:19:23)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 11144316464745044247054b421615174716111447)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100010001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625116763824 2021.06.30 22:19:23)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 11144316154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3431          1625116821029 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625116821030 2021.06.30 22:20:21)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8483d58ad6d2d091d7d290ded7838082d2838481d2)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100010001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625116821033 2021.06.30 22:20:21)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8483d58a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000048 55 965           1625116826276 counter
(_unit VHDL(counter 0 14(counter 0 21))
	(_version ve8)
	(_time 1625116826277 2021.06.30 22:20:26)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 06020600565057105102125c520104000500500103)
	(_ent
		(_time 1624886827714)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int enable_in -1 0 17(_ent(_in))))
		(_port(_int enable_out -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int temp 0 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(4)(3))(_sens(0)(4)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463235)
	)
	(_model . counter 1 -1)
)
V 000044 55 4681          1625116826497 top
(_unit VHDL(top 0 14(top 0 33))
	(_version ve8)
	(_time 1625116826498 2021.06.30 22:20:26)
	(_source(\../src/top.vhd\))
	(_parameters tan)
	(_code e1e4e6b2b6b7b5f6b6e4a7bab0e6e5e7b7e6e1e6e5)
	(_ent
		(_time 1624886670765)
	)
	(_comp
		(counter
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int enable_in -1 0 39(_ent (_in))))
				(_port(_int enable_out -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst Inst_counter0 0 78(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter0_reset))
			((enable_in)((i 3)))
			((enable_out)(en0))
		)
		(_use(_ent . counter)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable_in)(enable_in))
				((enable_out)(enable_out))
			)
		)
	)
	(_inst Inst_counter1 0 84(_comp counter)
		(_port
			((clk)(clk))
			((reset)(counter1_reset))
			((enable_in)(en0))
			((enable_out)(en1))
		)
		(_use(_ent . counter)
		)
	)
	(_object
		(_port(_int clk -1 0 15(_ent(_in)(_event))))
		(_port(_int reset -1 0 16(_ent(_in))))
		(_port(_int start -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 18(_array -1((_dto i 23 i 0)))))
		(_port(_int data_in 0 0 18(_ent(_in))))
		(_port(_int stop -1 0 19(_ent(_in))))
		(_port(_int direction -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int speed 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int location 2 0 22(_ent(_out))))
		(_port(_int y1 2 0 23(_ent(_out))))
		(_port(_int y2 2 0 24(_ent(_out))))
		(_port(_int y3 2 0 25(_ent(_out))))
		(_port(_int flag -1 0 26(_ent(_out))))
		(_port(_int finish -1 0 27(_ent(_out))))
		(_port(_int wait_out -1 0 28(_ent(_out))))
		(_port(_int total_fruit 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int total_time 3 0 30(_ent(_out))))
		(_sig(_int en0 -1 0 44(_arch(_uni))))
		(_sig(_int en1 -1 0 45(_arch(_uni))))
		(_sig(_int state -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x1 4 0 48(_arch(_uni))))
		(_sig(_int x2 4 0 49(_arch(_uni))))
		(_sig(_int x3 4 0 50(_arch(_uni))))
		(_sig(_int v1 4 0 52(_arch(_uni))))
		(_sig(_int v2 4 0 53(_arch(_uni))))
		(_sig(_int v3 4 0 54(_arch(_uni))))
		(_sig(_int y1_t 4 0 56(_arch(_uni))))
		(_sig(_int y2_t 4 0 57(_arch(_uni))))
		(_sig(_int y3_t 4 0 58(_arch(_uni))))
		(_sig(_int y1_flag -1 0 60(_arch(_uni((i 2))))))
		(_sig(_int y2_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int y3_flag -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int location_t 4 0 64(_arch(_uni))))
		(_sig(_int total_fruit_t 4 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time_t 5 0 66(_arch(_uni))))
		(_sig(_int finish_t -1 0 69(_arch(_uni))))
		(_sig(_int counter0_reset -1 0 70(_arch(_uni))))
		(_sig(_int counter1_reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(35))(_sens(1)(4)))))
			(line__76(_arch 1 0 76(_assignment(_trgt(36))(_sens(1)(4)))))
			(line__91(_arch 2 0 91(_prcs(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34))(_sens(0)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(31)(32)(33)(1)(2)(3(d_3_0))(3(d_7_4))(3(d_11_8))(3(d_15_12))(3(d_19_16))(3(d_23_20))(5)(6))(_dssslsensitivity 1)(_read(4)))))
			(line__194(_arch 3 0 194(_assignment(_trgt(13))(_sens(31)(5)))))
			(line__195(_arch 4 0 195(_assignment(_trgt(11))(_sens(28)(29)(30)))))
			(line__196(_arch 5 0 196(_assignment(_alias((location)(location_t)))(_trgt(7))(_sens(31)))))
			(line__197(_arch 6 0 197(_assignment(_alias((total_fruit)(total_fruit_t)))(_trgt(14))(_sens(32)))))
			(line__198(_arch 7 0 198(_assignment(_alias((total_time)(total_time_t)))(_trgt(15))(_sens(33)))))
			(line__199(_arch 8 0 199(_assignment(_alias((finish)(finish_t)))(_simpleassign BUF)(_trgt(12))(_sens(34)))))
			(line__200(_arch 9 0 200(_assignment(_alias((y1)(y1_t)))(_trgt(8))(_sens(25)))))
			(line__201(_arch 10 0 201(_assignment(_alias((y2)(y2_t)))(_trgt(9))(_sens(26)))))
			(line__202(_arch 11 0 202(_assignment(_alias((y3)(y3_t)))(_trgt(10))(_sens(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 33686018)
		(33751555)
		(50529027)
	)
	(_model . top 12 -1)
)
V 000056 55 3431          1625116826810 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1625116826811 2021.06.30 22:20:26)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 191c181e464f4d0c4a4f0d434a1e1d1f4f1e191c4f)
	(_ent
		(_time 1625044534921)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int start -1 0 15(_ent (_in))))
				(_port(_int data_in 0 0 16(_ent (_in))))
				(_port(_int stop -1 0 17(_ent (_in))))
				(_port(_int direction -1 0 18(_ent (_in))))
				(_port(_int speed 1 0 19(_ent (_in))))
				(_port(_int location 2 0 20(_ent (_out))))
				(_port(_int y1 2 0 21(_ent (_out))))
				(_port(_int y2 2 0 22(_ent (_out))))
				(_port(_int y3 2 0 23(_ent (_out))))
				(_port(_int flag -1 0 24(_ent (_out))))
				(_port(_int finish -1 0 25(_ent (_out))))
				(_port(_int wait_out -1 0 26(_ent (_out))))
				(_port(_int total_fruit 2 0 27(_ent (_out))))
				(_port(_int total_time 3 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 53(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((start)(start))
			((data_in)(data_in))
			((stop)(stop))
			((direction)(direction))
			((speed)(speed))
			((location)(location))
			((y1)(y1))
			((y2)(y2))
			((y3)(y3))
			((flag)(flag))
			((finish)(finish))
			((wait_out)(wait_out))
			((total_fruit)(total_fruit))
			((total_time)(total_time))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 33(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int data_in 4 0 34(_arch(_uni(_string \"001000100010001101000100"\)))))
		(_sig(_int stop -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int direction -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int speed 5 0 37(_arch(_uni(_string \"101"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int location 6 0 39(_arch(_uni))))
		(_sig(_int y1 6 0 40(_arch(_uni))))
		(_sig(_int y2 6 0 41(_arch(_uni))))
		(_sig(_int y3 6 0 42(_arch(_uni))))
		(_sig(_int flag -1 0 43(_arch(_uni))))
		(_sig(_int finish -1 0 44(_arch(_uni))))
		(_sig(_int wait_out -1 0 45(_arch(_uni))))
		(_sig(_int total_fruit 6 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int total_time 7 0 47(_arch(_uni))))
		(_cnst(_int clk_period -2 0 49(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 401 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 93 (top_tb))
	(_version ve8)
	(_time 1625116826814 2021.06.30 22:20:26)
	(_source(\../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 191c181e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
