
W9_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e50  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08007f10  08007f10  00017f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008384  08008384  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008384  08008384  00018384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800838c  0800838c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800838c  0800838c  0001838c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008390  08008390  00018390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  200001dc  08008570  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08008570  000202f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f72  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cdb  00000000  00000000  0002a176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  0002be58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002c8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b96  00000000  00000000  0002d280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b937  00000000  00000000  00042e16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085352  00000000  00000000  0004e74d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d3a9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003598  00000000  00000000  000d3af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007ef8 	.word	0x08007ef8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	08007ef8 	.word	0x08007ef8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f827 	bl	8001490 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff77 	bl	8001340 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f819 	bl	8001490 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f80f 	bl	8001490 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff9f 	bl	80013c4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff95 	bl	80013c4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4647      	mov	r7, r8
 80004ee:	b580      	push	{r7, lr}
 80004f0:	0007      	movs	r7, r0
 80004f2:	4699      	mov	r9, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	469c      	mov	ip, r3
 80004f8:	0413      	lsls	r3, r2, #16
 80004fa:	0c1b      	lsrs	r3, r3, #16
 80004fc:	001d      	movs	r5, r3
 80004fe:	000e      	movs	r6, r1
 8000500:	4661      	mov	r1, ip
 8000502:	0400      	lsls	r0, r0, #16
 8000504:	0c14      	lsrs	r4, r2, #16
 8000506:	0c00      	lsrs	r0, r0, #16
 8000508:	4345      	muls	r5, r0
 800050a:	434b      	muls	r3, r1
 800050c:	4360      	muls	r0, r4
 800050e:	4361      	muls	r1, r4
 8000510:	18c0      	adds	r0, r0, r3
 8000512:	0c2c      	lsrs	r4, r5, #16
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4372      	muls	r2, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	4463      	add	r3, ip
 800052e:	042d      	lsls	r5, r5, #16
 8000530:	0c2d      	lsrs	r5, r5, #16
 8000532:	18c9      	adds	r1, r1, r3
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	1889      	adds	r1, r1, r2
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f001 febe 	bl	80022e4 <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f001 feb9 	bl	80022e4 <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	469b      	mov	fp, r3
 800057a:	d433      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057c:	465a      	mov	r2, fp
 800057e:	4653      	mov	r3, sl
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83a      	bhi.n	8000606 <__udivmoddi4+0xc2>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e078      	b.n	8000688 <__udivmoddi4+0x144>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e075      	b.n	800068e <__udivmoddi4+0x14a>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e028      	b.n	800060e <__udivmoddi4+0xca>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	2320      	movs	r3, #32
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	4652      	mov	r2, sl
 80005ec:	40da      	lsrs	r2, r3
 80005ee:	4641      	mov	r1, r8
 80005f0:	0013      	movs	r3, r2
 80005f2:	464a      	mov	r2, r9
 80005f4:	408a      	lsls	r2, r1
 80005f6:	0017      	movs	r7, r2
 80005f8:	4642      	mov	r2, r8
 80005fa:	431f      	orrs	r7, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	4093      	lsls	r3, r2
 8000600:	001e      	movs	r6, r3
 8000602:	42af      	cmp	r7, r5
 8000604:	d9c4      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000606:	2200      	movs	r2, #0
 8000608:	2300      	movs	r3, #0
 800060a:	9200      	str	r2, [sp, #0]
 800060c:	9301      	str	r3, [sp, #4]
 800060e:	4643      	mov	r3, r8
 8000610:	2b00      	cmp	r3, #0
 8000612:	d0d9      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000614:	07fb      	lsls	r3, r7, #31
 8000616:	0872      	lsrs	r2, r6, #1
 8000618:	431a      	orrs	r2, r3
 800061a:	4646      	mov	r6, r8
 800061c:	087b      	lsrs	r3, r7, #1
 800061e:	e00e      	b.n	800063e <__udivmoddi4+0xfa>
 8000620:	42ab      	cmp	r3, r5
 8000622:	d101      	bne.n	8000628 <__udivmoddi4+0xe4>
 8000624:	42a2      	cmp	r2, r4
 8000626:	d80c      	bhi.n	8000642 <__udivmoddi4+0xfe>
 8000628:	1aa4      	subs	r4, r4, r2
 800062a:	419d      	sbcs	r5, r3
 800062c:	2001      	movs	r0, #1
 800062e:	1924      	adds	r4, r4, r4
 8000630:	416d      	adcs	r5, r5
 8000632:	2100      	movs	r1, #0
 8000634:	3e01      	subs	r6, #1
 8000636:	1824      	adds	r4, r4, r0
 8000638:	414d      	adcs	r5, r1
 800063a:	2e00      	cmp	r6, #0
 800063c:	d006      	beq.n	800064c <__udivmoddi4+0x108>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d9ee      	bls.n	8000620 <__udivmoddi4+0xdc>
 8000642:	3e01      	subs	r6, #1
 8000644:	1924      	adds	r4, r4, r4
 8000646:	416d      	adcs	r5, r5
 8000648:	2e00      	cmp	r6, #0
 800064a:	d1f8      	bne.n	800063e <__udivmoddi4+0xfa>
 800064c:	9800      	ldr	r0, [sp, #0]
 800064e:	9901      	ldr	r1, [sp, #4]
 8000650:	465b      	mov	r3, fp
 8000652:	1900      	adds	r0, r0, r4
 8000654:	4169      	adcs	r1, r5
 8000656:	2b00      	cmp	r3, #0
 8000658:	db24      	blt.n	80006a4 <__udivmoddi4+0x160>
 800065a:	002b      	movs	r3, r5
 800065c:	465a      	mov	r2, fp
 800065e:	4644      	mov	r4, r8
 8000660:	40d3      	lsrs	r3, r2
 8000662:	002a      	movs	r2, r5
 8000664:	40e2      	lsrs	r2, r4
 8000666:	001c      	movs	r4, r3
 8000668:	465b      	mov	r3, fp
 800066a:	0015      	movs	r5, r2
 800066c:	2b00      	cmp	r3, #0
 800066e:	db2a      	blt.n	80006c6 <__udivmoddi4+0x182>
 8000670:	0026      	movs	r6, r4
 8000672:	409e      	lsls	r6, r3
 8000674:	0033      	movs	r3, r6
 8000676:	0026      	movs	r6, r4
 8000678:	4647      	mov	r7, r8
 800067a:	40be      	lsls	r6, r7
 800067c:	0032      	movs	r2, r6
 800067e:	1a80      	subs	r0, r0, r2
 8000680:	4199      	sbcs	r1, r3
 8000682:	9000      	str	r0, [sp, #0]
 8000684:	9101      	str	r1, [sp, #4]
 8000686:	e79f      	b.n	80005c8 <__udivmoddi4+0x84>
 8000688:	42a3      	cmp	r3, r4
 800068a:	d8bc      	bhi.n	8000606 <__udivmoddi4+0xc2>
 800068c:	e783      	b.n	8000596 <__udivmoddi4+0x52>
 800068e:	4642      	mov	r2, r8
 8000690:	2320      	movs	r3, #32
 8000692:	2100      	movs	r1, #0
 8000694:	1a9b      	subs	r3, r3, r2
 8000696:	2200      	movs	r2, #0
 8000698:	9100      	str	r1, [sp, #0]
 800069a:	9201      	str	r2, [sp, #4]
 800069c:	2201      	movs	r2, #1
 800069e:	40da      	lsrs	r2, r3
 80006a0:	9201      	str	r2, [sp, #4]
 80006a2:	e786      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a4:	4642      	mov	r2, r8
 80006a6:	2320      	movs	r3, #32
 80006a8:	1a9b      	subs	r3, r3, r2
 80006aa:	002a      	movs	r2, r5
 80006ac:	4646      	mov	r6, r8
 80006ae:	409a      	lsls	r2, r3
 80006b0:	0023      	movs	r3, r4
 80006b2:	40f3      	lsrs	r3, r6
 80006b4:	4644      	mov	r4, r8
 80006b6:	4313      	orrs	r3, r2
 80006b8:	002a      	movs	r2, r5
 80006ba:	40e2      	lsrs	r2, r4
 80006bc:	001c      	movs	r4, r3
 80006be:	465b      	mov	r3, fp
 80006c0:	0015      	movs	r5, r2
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	dad4      	bge.n	8000670 <__udivmoddi4+0x12c>
 80006c6:	4642      	mov	r2, r8
 80006c8:	002f      	movs	r7, r5
 80006ca:	2320      	movs	r3, #32
 80006cc:	0026      	movs	r6, r4
 80006ce:	4097      	lsls	r7, r2
 80006d0:	1a9b      	subs	r3, r3, r2
 80006d2:	40de      	lsrs	r6, r3
 80006d4:	003b      	movs	r3, r7
 80006d6:	4333      	orrs	r3, r6
 80006d8:	e7cd      	b.n	8000676 <__udivmoddi4+0x132>
 80006da:	46c0      	nop			; (mov r8, r8)

080006dc <__aeabi_dadd>:
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	464f      	mov	r7, r9
 80006e0:	4646      	mov	r6, r8
 80006e2:	46d6      	mov	lr, sl
 80006e4:	000d      	movs	r5, r1
 80006e6:	0004      	movs	r4, r0
 80006e8:	b5c0      	push	{r6, r7, lr}
 80006ea:	001f      	movs	r7, r3
 80006ec:	0011      	movs	r1, r2
 80006ee:	0328      	lsls	r0, r5, #12
 80006f0:	0f62      	lsrs	r2, r4, #29
 80006f2:	0a40      	lsrs	r0, r0, #9
 80006f4:	4310      	orrs	r0, r2
 80006f6:	007a      	lsls	r2, r7, #1
 80006f8:	0d52      	lsrs	r2, r2, #21
 80006fa:	00e3      	lsls	r3, r4, #3
 80006fc:	033c      	lsls	r4, r7, #12
 80006fe:	4691      	mov	r9, r2
 8000700:	0a64      	lsrs	r4, r4, #9
 8000702:	0ffa      	lsrs	r2, r7, #31
 8000704:	0f4f      	lsrs	r7, r1, #29
 8000706:	006e      	lsls	r6, r5, #1
 8000708:	4327      	orrs	r7, r4
 800070a:	4692      	mov	sl, r2
 800070c:	46b8      	mov	r8, r7
 800070e:	0d76      	lsrs	r6, r6, #21
 8000710:	0fed      	lsrs	r5, r5, #31
 8000712:	00c9      	lsls	r1, r1, #3
 8000714:	4295      	cmp	r5, r2
 8000716:	d100      	bne.n	800071a <__aeabi_dadd+0x3e>
 8000718:	e099      	b.n	800084e <__aeabi_dadd+0x172>
 800071a:	464c      	mov	r4, r9
 800071c:	1b34      	subs	r4, r6, r4
 800071e:	46a4      	mov	ip, r4
 8000720:	2c00      	cmp	r4, #0
 8000722:	dc00      	bgt.n	8000726 <__aeabi_dadd+0x4a>
 8000724:	e07c      	b.n	8000820 <__aeabi_dadd+0x144>
 8000726:	464a      	mov	r2, r9
 8000728:	2a00      	cmp	r2, #0
 800072a:	d100      	bne.n	800072e <__aeabi_dadd+0x52>
 800072c:	e0b8      	b.n	80008a0 <__aeabi_dadd+0x1c4>
 800072e:	4ac5      	ldr	r2, [pc, #788]	; (8000a44 <__aeabi_dadd+0x368>)
 8000730:	4296      	cmp	r6, r2
 8000732:	d100      	bne.n	8000736 <__aeabi_dadd+0x5a>
 8000734:	e11c      	b.n	8000970 <__aeabi_dadd+0x294>
 8000736:	2280      	movs	r2, #128	; 0x80
 8000738:	003c      	movs	r4, r7
 800073a:	0412      	lsls	r2, r2, #16
 800073c:	4314      	orrs	r4, r2
 800073e:	46a0      	mov	r8, r4
 8000740:	4662      	mov	r2, ip
 8000742:	2a38      	cmp	r2, #56	; 0x38
 8000744:	dd00      	ble.n	8000748 <__aeabi_dadd+0x6c>
 8000746:	e161      	b.n	8000a0c <__aeabi_dadd+0x330>
 8000748:	2a1f      	cmp	r2, #31
 800074a:	dd00      	ble.n	800074e <__aeabi_dadd+0x72>
 800074c:	e1cc      	b.n	8000ae8 <__aeabi_dadd+0x40c>
 800074e:	4664      	mov	r4, ip
 8000750:	2220      	movs	r2, #32
 8000752:	1b12      	subs	r2, r2, r4
 8000754:	4644      	mov	r4, r8
 8000756:	4094      	lsls	r4, r2
 8000758:	000f      	movs	r7, r1
 800075a:	46a1      	mov	r9, r4
 800075c:	4664      	mov	r4, ip
 800075e:	4091      	lsls	r1, r2
 8000760:	40e7      	lsrs	r7, r4
 8000762:	464c      	mov	r4, r9
 8000764:	1e4a      	subs	r2, r1, #1
 8000766:	4191      	sbcs	r1, r2
 8000768:	433c      	orrs	r4, r7
 800076a:	4642      	mov	r2, r8
 800076c:	4321      	orrs	r1, r4
 800076e:	4664      	mov	r4, ip
 8000770:	40e2      	lsrs	r2, r4
 8000772:	1a80      	subs	r0, r0, r2
 8000774:	1a5c      	subs	r4, r3, r1
 8000776:	42a3      	cmp	r3, r4
 8000778:	419b      	sbcs	r3, r3
 800077a:	425f      	negs	r7, r3
 800077c:	1bc7      	subs	r7, r0, r7
 800077e:	023b      	lsls	r3, r7, #8
 8000780:	d400      	bmi.n	8000784 <__aeabi_dadd+0xa8>
 8000782:	e0d0      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000784:	027f      	lsls	r7, r7, #9
 8000786:	0a7f      	lsrs	r7, r7, #9
 8000788:	2f00      	cmp	r7, #0
 800078a:	d100      	bne.n	800078e <__aeabi_dadd+0xb2>
 800078c:	e0ff      	b.n	800098e <__aeabi_dadd+0x2b2>
 800078e:	0038      	movs	r0, r7
 8000790:	f001 fd8a 	bl	80022a8 <__clzsi2>
 8000794:	0001      	movs	r1, r0
 8000796:	3908      	subs	r1, #8
 8000798:	2320      	movs	r3, #32
 800079a:	0022      	movs	r2, r4
 800079c:	1a5b      	subs	r3, r3, r1
 800079e:	408f      	lsls	r7, r1
 80007a0:	40da      	lsrs	r2, r3
 80007a2:	408c      	lsls	r4, r1
 80007a4:	4317      	orrs	r7, r2
 80007a6:	42b1      	cmp	r1, r6
 80007a8:	da00      	bge.n	80007ac <__aeabi_dadd+0xd0>
 80007aa:	e0ff      	b.n	80009ac <__aeabi_dadd+0x2d0>
 80007ac:	1b89      	subs	r1, r1, r6
 80007ae:	1c4b      	adds	r3, r1, #1
 80007b0:	2b1f      	cmp	r3, #31
 80007b2:	dd00      	ble.n	80007b6 <__aeabi_dadd+0xda>
 80007b4:	e0a8      	b.n	8000908 <__aeabi_dadd+0x22c>
 80007b6:	2220      	movs	r2, #32
 80007b8:	0039      	movs	r1, r7
 80007ba:	1ad2      	subs	r2, r2, r3
 80007bc:	0020      	movs	r0, r4
 80007be:	4094      	lsls	r4, r2
 80007c0:	4091      	lsls	r1, r2
 80007c2:	40d8      	lsrs	r0, r3
 80007c4:	1e62      	subs	r2, r4, #1
 80007c6:	4194      	sbcs	r4, r2
 80007c8:	40df      	lsrs	r7, r3
 80007ca:	2600      	movs	r6, #0
 80007cc:	4301      	orrs	r1, r0
 80007ce:	430c      	orrs	r4, r1
 80007d0:	0763      	lsls	r3, r4, #29
 80007d2:	d009      	beq.n	80007e8 <__aeabi_dadd+0x10c>
 80007d4:	230f      	movs	r3, #15
 80007d6:	4023      	ands	r3, r4
 80007d8:	2b04      	cmp	r3, #4
 80007da:	d005      	beq.n	80007e8 <__aeabi_dadd+0x10c>
 80007dc:	1d23      	adds	r3, r4, #4
 80007de:	42a3      	cmp	r3, r4
 80007e0:	41a4      	sbcs	r4, r4
 80007e2:	4264      	negs	r4, r4
 80007e4:	193f      	adds	r7, r7, r4
 80007e6:	001c      	movs	r4, r3
 80007e8:	023b      	lsls	r3, r7, #8
 80007ea:	d400      	bmi.n	80007ee <__aeabi_dadd+0x112>
 80007ec:	e09e      	b.n	800092c <__aeabi_dadd+0x250>
 80007ee:	4b95      	ldr	r3, [pc, #596]	; (8000a44 <__aeabi_dadd+0x368>)
 80007f0:	3601      	adds	r6, #1
 80007f2:	429e      	cmp	r6, r3
 80007f4:	d100      	bne.n	80007f8 <__aeabi_dadd+0x11c>
 80007f6:	e0b7      	b.n	8000968 <__aeabi_dadd+0x28c>
 80007f8:	4a93      	ldr	r2, [pc, #588]	; (8000a48 <__aeabi_dadd+0x36c>)
 80007fa:	08e4      	lsrs	r4, r4, #3
 80007fc:	4017      	ands	r7, r2
 80007fe:	077b      	lsls	r3, r7, #29
 8000800:	0571      	lsls	r1, r6, #21
 8000802:	027f      	lsls	r7, r7, #9
 8000804:	4323      	orrs	r3, r4
 8000806:	0b3f      	lsrs	r7, r7, #12
 8000808:	0d4a      	lsrs	r2, r1, #21
 800080a:	0512      	lsls	r2, r2, #20
 800080c:	433a      	orrs	r2, r7
 800080e:	07ed      	lsls	r5, r5, #31
 8000810:	432a      	orrs	r2, r5
 8000812:	0018      	movs	r0, r3
 8000814:	0011      	movs	r1, r2
 8000816:	bce0      	pop	{r5, r6, r7}
 8000818:	46ba      	mov	sl, r7
 800081a:	46b1      	mov	r9, r6
 800081c:	46a8      	mov	r8, r5
 800081e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000820:	2c00      	cmp	r4, #0
 8000822:	d04b      	beq.n	80008bc <__aeabi_dadd+0x1e0>
 8000824:	464c      	mov	r4, r9
 8000826:	1ba4      	subs	r4, r4, r6
 8000828:	46a4      	mov	ip, r4
 800082a:	2e00      	cmp	r6, #0
 800082c:	d000      	beq.n	8000830 <__aeabi_dadd+0x154>
 800082e:	e123      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000830:	0004      	movs	r4, r0
 8000832:	431c      	orrs	r4, r3
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x15c>
 8000836:	e1af      	b.n	8000b98 <__aeabi_dadd+0x4bc>
 8000838:	4662      	mov	r2, ip
 800083a:	1e54      	subs	r4, r2, #1
 800083c:	2a01      	cmp	r2, #1
 800083e:	d100      	bne.n	8000842 <__aeabi_dadd+0x166>
 8000840:	e215      	b.n	8000c6e <__aeabi_dadd+0x592>
 8000842:	4d80      	ldr	r5, [pc, #512]	; (8000a44 <__aeabi_dadd+0x368>)
 8000844:	45ac      	cmp	ip, r5
 8000846:	d100      	bne.n	800084a <__aeabi_dadd+0x16e>
 8000848:	e1c8      	b.n	8000bdc <__aeabi_dadd+0x500>
 800084a:	46a4      	mov	ip, r4
 800084c:	e11b      	b.n	8000a86 <__aeabi_dadd+0x3aa>
 800084e:	464a      	mov	r2, r9
 8000850:	1ab2      	subs	r2, r6, r2
 8000852:	4694      	mov	ip, r2
 8000854:	2a00      	cmp	r2, #0
 8000856:	dc00      	bgt.n	800085a <__aeabi_dadd+0x17e>
 8000858:	e0ac      	b.n	80009b4 <__aeabi_dadd+0x2d8>
 800085a:	464a      	mov	r2, r9
 800085c:	2a00      	cmp	r2, #0
 800085e:	d043      	beq.n	80008e8 <__aeabi_dadd+0x20c>
 8000860:	4a78      	ldr	r2, [pc, #480]	; (8000a44 <__aeabi_dadd+0x368>)
 8000862:	4296      	cmp	r6, r2
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0x18c>
 8000866:	e1af      	b.n	8000bc8 <__aeabi_dadd+0x4ec>
 8000868:	2280      	movs	r2, #128	; 0x80
 800086a:	003c      	movs	r4, r7
 800086c:	0412      	lsls	r2, r2, #16
 800086e:	4314      	orrs	r4, r2
 8000870:	46a0      	mov	r8, r4
 8000872:	4662      	mov	r2, ip
 8000874:	2a38      	cmp	r2, #56	; 0x38
 8000876:	dc67      	bgt.n	8000948 <__aeabi_dadd+0x26c>
 8000878:	2a1f      	cmp	r2, #31
 800087a:	dc00      	bgt.n	800087e <__aeabi_dadd+0x1a2>
 800087c:	e15f      	b.n	8000b3e <__aeabi_dadd+0x462>
 800087e:	4647      	mov	r7, r8
 8000880:	3a20      	subs	r2, #32
 8000882:	40d7      	lsrs	r7, r2
 8000884:	4662      	mov	r2, ip
 8000886:	2a20      	cmp	r2, #32
 8000888:	d005      	beq.n	8000896 <__aeabi_dadd+0x1ba>
 800088a:	4664      	mov	r4, ip
 800088c:	2240      	movs	r2, #64	; 0x40
 800088e:	1b12      	subs	r2, r2, r4
 8000890:	4644      	mov	r4, r8
 8000892:	4094      	lsls	r4, r2
 8000894:	4321      	orrs	r1, r4
 8000896:	1e4a      	subs	r2, r1, #1
 8000898:	4191      	sbcs	r1, r2
 800089a:	000c      	movs	r4, r1
 800089c:	433c      	orrs	r4, r7
 800089e:	e057      	b.n	8000950 <__aeabi_dadd+0x274>
 80008a0:	003a      	movs	r2, r7
 80008a2:	430a      	orrs	r2, r1
 80008a4:	d100      	bne.n	80008a8 <__aeabi_dadd+0x1cc>
 80008a6:	e105      	b.n	8000ab4 <__aeabi_dadd+0x3d8>
 80008a8:	0022      	movs	r2, r4
 80008aa:	3a01      	subs	r2, #1
 80008ac:	2c01      	cmp	r4, #1
 80008ae:	d100      	bne.n	80008b2 <__aeabi_dadd+0x1d6>
 80008b0:	e182      	b.n	8000bb8 <__aeabi_dadd+0x4dc>
 80008b2:	4c64      	ldr	r4, [pc, #400]	; (8000a44 <__aeabi_dadd+0x368>)
 80008b4:	45a4      	cmp	ip, r4
 80008b6:	d05b      	beq.n	8000970 <__aeabi_dadd+0x294>
 80008b8:	4694      	mov	ip, r2
 80008ba:	e741      	b.n	8000740 <__aeabi_dadd+0x64>
 80008bc:	4c63      	ldr	r4, [pc, #396]	; (8000a4c <__aeabi_dadd+0x370>)
 80008be:	1c77      	adds	r7, r6, #1
 80008c0:	4227      	tst	r7, r4
 80008c2:	d000      	beq.n	80008c6 <__aeabi_dadd+0x1ea>
 80008c4:	e0c4      	b.n	8000a50 <__aeabi_dadd+0x374>
 80008c6:	0004      	movs	r4, r0
 80008c8:	431c      	orrs	r4, r3
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d000      	beq.n	80008d0 <__aeabi_dadd+0x1f4>
 80008ce:	e169      	b.n	8000ba4 <__aeabi_dadd+0x4c8>
 80008d0:	2c00      	cmp	r4, #0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_dadd+0x1fa>
 80008d4:	e1bf      	b.n	8000c56 <__aeabi_dadd+0x57a>
 80008d6:	4644      	mov	r4, r8
 80008d8:	430c      	orrs	r4, r1
 80008da:	d000      	beq.n	80008de <__aeabi_dadd+0x202>
 80008dc:	e1d0      	b.n	8000c80 <__aeabi_dadd+0x5a4>
 80008de:	0742      	lsls	r2, r0, #29
 80008e0:	08db      	lsrs	r3, r3, #3
 80008e2:	4313      	orrs	r3, r2
 80008e4:	08c0      	lsrs	r0, r0, #3
 80008e6:	e029      	b.n	800093c <__aeabi_dadd+0x260>
 80008e8:	003a      	movs	r2, r7
 80008ea:	430a      	orrs	r2, r1
 80008ec:	d100      	bne.n	80008f0 <__aeabi_dadd+0x214>
 80008ee:	e170      	b.n	8000bd2 <__aeabi_dadd+0x4f6>
 80008f0:	4662      	mov	r2, ip
 80008f2:	4664      	mov	r4, ip
 80008f4:	3a01      	subs	r2, #1
 80008f6:	2c01      	cmp	r4, #1
 80008f8:	d100      	bne.n	80008fc <__aeabi_dadd+0x220>
 80008fa:	e0e0      	b.n	8000abe <__aeabi_dadd+0x3e2>
 80008fc:	4c51      	ldr	r4, [pc, #324]	; (8000a44 <__aeabi_dadd+0x368>)
 80008fe:	45a4      	cmp	ip, r4
 8000900:	d100      	bne.n	8000904 <__aeabi_dadd+0x228>
 8000902:	e161      	b.n	8000bc8 <__aeabi_dadd+0x4ec>
 8000904:	4694      	mov	ip, r2
 8000906:	e7b4      	b.n	8000872 <__aeabi_dadd+0x196>
 8000908:	003a      	movs	r2, r7
 800090a:	391f      	subs	r1, #31
 800090c:	40ca      	lsrs	r2, r1
 800090e:	0011      	movs	r1, r2
 8000910:	2b20      	cmp	r3, #32
 8000912:	d003      	beq.n	800091c <__aeabi_dadd+0x240>
 8000914:	2240      	movs	r2, #64	; 0x40
 8000916:	1ad3      	subs	r3, r2, r3
 8000918:	409f      	lsls	r7, r3
 800091a:	433c      	orrs	r4, r7
 800091c:	1e63      	subs	r3, r4, #1
 800091e:	419c      	sbcs	r4, r3
 8000920:	2700      	movs	r7, #0
 8000922:	2600      	movs	r6, #0
 8000924:	430c      	orrs	r4, r1
 8000926:	0763      	lsls	r3, r4, #29
 8000928:	d000      	beq.n	800092c <__aeabi_dadd+0x250>
 800092a:	e753      	b.n	80007d4 <__aeabi_dadd+0xf8>
 800092c:	46b4      	mov	ip, r6
 800092e:	08e4      	lsrs	r4, r4, #3
 8000930:	077b      	lsls	r3, r7, #29
 8000932:	4323      	orrs	r3, r4
 8000934:	08f8      	lsrs	r0, r7, #3
 8000936:	4a43      	ldr	r2, [pc, #268]	; (8000a44 <__aeabi_dadd+0x368>)
 8000938:	4594      	cmp	ip, r2
 800093a:	d01d      	beq.n	8000978 <__aeabi_dadd+0x29c>
 800093c:	4662      	mov	r2, ip
 800093e:	0307      	lsls	r7, r0, #12
 8000940:	0552      	lsls	r2, r2, #21
 8000942:	0b3f      	lsrs	r7, r7, #12
 8000944:	0d52      	lsrs	r2, r2, #21
 8000946:	e760      	b.n	800080a <__aeabi_dadd+0x12e>
 8000948:	4644      	mov	r4, r8
 800094a:	430c      	orrs	r4, r1
 800094c:	1e62      	subs	r2, r4, #1
 800094e:	4194      	sbcs	r4, r2
 8000950:	18e4      	adds	r4, r4, r3
 8000952:	429c      	cmp	r4, r3
 8000954:	419b      	sbcs	r3, r3
 8000956:	425f      	negs	r7, r3
 8000958:	183f      	adds	r7, r7, r0
 800095a:	023b      	lsls	r3, r7, #8
 800095c:	d5e3      	bpl.n	8000926 <__aeabi_dadd+0x24a>
 800095e:	4b39      	ldr	r3, [pc, #228]	; (8000a44 <__aeabi_dadd+0x368>)
 8000960:	3601      	adds	r6, #1
 8000962:	429e      	cmp	r6, r3
 8000964:	d000      	beq.n	8000968 <__aeabi_dadd+0x28c>
 8000966:	e0b5      	b.n	8000ad4 <__aeabi_dadd+0x3f8>
 8000968:	0032      	movs	r2, r6
 800096a:	2700      	movs	r7, #0
 800096c:	2300      	movs	r3, #0
 800096e:	e74c      	b.n	800080a <__aeabi_dadd+0x12e>
 8000970:	0742      	lsls	r2, r0, #29
 8000972:	08db      	lsrs	r3, r3, #3
 8000974:	4313      	orrs	r3, r2
 8000976:	08c0      	lsrs	r0, r0, #3
 8000978:	001a      	movs	r2, r3
 800097a:	4302      	orrs	r2, r0
 800097c:	d100      	bne.n	8000980 <__aeabi_dadd+0x2a4>
 800097e:	e1e1      	b.n	8000d44 <__aeabi_dadd+0x668>
 8000980:	2780      	movs	r7, #128	; 0x80
 8000982:	033f      	lsls	r7, r7, #12
 8000984:	4307      	orrs	r7, r0
 8000986:	033f      	lsls	r7, r7, #12
 8000988:	4a2e      	ldr	r2, [pc, #184]	; (8000a44 <__aeabi_dadd+0x368>)
 800098a:	0b3f      	lsrs	r7, r7, #12
 800098c:	e73d      	b.n	800080a <__aeabi_dadd+0x12e>
 800098e:	0020      	movs	r0, r4
 8000990:	f001 fc8a 	bl	80022a8 <__clzsi2>
 8000994:	0001      	movs	r1, r0
 8000996:	3118      	adds	r1, #24
 8000998:	291f      	cmp	r1, #31
 800099a:	dc00      	bgt.n	800099e <__aeabi_dadd+0x2c2>
 800099c:	e6fc      	b.n	8000798 <__aeabi_dadd+0xbc>
 800099e:	3808      	subs	r0, #8
 80009a0:	4084      	lsls	r4, r0
 80009a2:	0027      	movs	r7, r4
 80009a4:	2400      	movs	r4, #0
 80009a6:	42b1      	cmp	r1, r6
 80009a8:	db00      	blt.n	80009ac <__aeabi_dadd+0x2d0>
 80009aa:	e6ff      	b.n	80007ac <__aeabi_dadd+0xd0>
 80009ac:	4a26      	ldr	r2, [pc, #152]	; (8000a48 <__aeabi_dadd+0x36c>)
 80009ae:	1a76      	subs	r6, r6, r1
 80009b0:	4017      	ands	r7, r2
 80009b2:	e70d      	b.n	80007d0 <__aeabi_dadd+0xf4>
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	d02f      	beq.n	8000a18 <__aeabi_dadd+0x33c>
 80009b8:	464a      	mov	r2, r9
 80009ba:	1b92      	subs	r2, r2, r6
 80009bc:	4694      	mov	ip, r2
 80009be:	2e00      	cmp	r6, #0
 80009c0:	d100      	bne.n	80009c4 <__aeabi_dadd+0x2e8>
 80009c2:	e0ad      	b.n	8000b20 <__aeabi_dadd+0x444>
 80009c4:	4a1f      	ldr	r2, [pc, #124]	; (8000a44 <__aeabi_dadd+0x368>)
 80009c6:	4591      	cmp	r9, r2
 80009c8:	d100      	bne.n	80009cc <__aeabi_dadd+0x2f0>
 80009ca:	e10f      	b.n	8000bec <__aeabi_dadd+0x510>
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	0412      	lsls	r2, r2, #16
 80009d0:	4310      	orrs	r0, r2
 80009d2:	4662      	mov	r2, ip
 80009d4:	2a38      	cmp	r2, #56	; 0x38
 80009d6:	dd00      	ble.n	80009da <__aeabi_dadd+0x2fe>
 80009d8:	e10f      	b.n	8000bfa <__aeabi_dadd+0x51e>
 80009da:	2a1f      	cmp	r2, #31
 80009dc:	dd00      	ble.n	80009e0 <__aeabi_dadd+0x304>
 80009de:	e180      	b.n	8000ce2 <__aeabi_dadd+0x606>
 80009e0:	4664      	mov	r4, ip
 80009e2:	2220      	movs	r2, #32
 80009e4:	001e      	movs	r6, r3
 80009e6:	1b12      	subs	r2, r2, r4
 80009e8:	4667      	mov	r7, ip
 80009ea:	0004      	movs	r4, r0
 80009ec:	4093      	lsls	r3, r2
 80009ee:	4094      	lsls	r4, r2
 80009f0:	40fe      	lsrs	r6, r7
 80009f2:	1e5a      	subs	r2, r3, #1
 80009f4:	4193      	sbcs	r3, r2
 80009f6:	40f8      	lsrs	r0, r7
 80009f8:	4334      	orrs	r4, r6
 80009fa:	431c      	orrs	r4, r3
 80009fc:	4480      	add	r8, r0
 80009fe:	1864      	adds	r4, r4, r1
 8000a00:	428c      	cmp	r4, r1
 8000a02:	41bf      	sbcs	r7, r7
 8000a04:	427f      	negs	r7, r7
 8000a06:	464e      	mov	r6, r9
 8000a08:	4447      	add	r7, r8
 8000a0a:	e7a6      	b.n	800095a <__aeabi_dadd+0x27e>
 8000a0c:	4642      	mov	r2, r8
 8000a0e:	430a      	orrs	r2, r1
 8000a10:	0011      	movs	r1, r2
 8000a12:	1e4a      	subs	r2, r1, #1
 8000a14:	4191      	sbcs	r1, r2
 8000a16:	e6ad      	b.n	8000774 <__aeabi_dadd+0x98>
 8000a18:	4c0c      	ldr	r4, [pc, #48]	; (8000a4c <__aeabi_dadd+0x370>)
 8000a1a:	1c72      	adds	r2, r6, #1
 8000a1c:	4222      	tst	r2, r4
 8000a1e:	d000      	beq.n	8000a22 <__aeabi_dadd+0x346>
 8000a20:	e0a1      	b.n	8000b66 <__aeabi_dadd+0x48a>
 8000a22:	0002      	movs	r2, r0
 8000a24:	431a      	orrs	r2, r3
 8000a26:	2e00      	cmp	r6, #0
 8000a28:	d000      	beq.n	8000a2c <__aeabi_dadd+0x350>
 8000a2a:	e0fa      	b.n	8000c22 <__aeabi_dadd+0x546>
 8000a2c:	2a00      	cmp	r2, #0
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_dadd+0x356>
 8000a30:	e145      	b.n	8000cbe <__aeabi_dadd+0x5e2>
 8000a32:	003a      	movs	r2, r7
 8000a34:	430a      	orrs	r2, r1
 8000a36:	d000      	beq.n	8000a3a <__aeabi_dadd+0x35e>
 8000a38:	e146      	b.n	8000cc8 <__aeabi_dadd+0x5ec>
 8000a3a:	0742      	lsls	r2, r0, #29
 8000a3c:	08db      	lsrs	r3, r3, #3
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	08c0      	lsrs	r0, r0, #3
 8000a42:	e77b      	b.n	800093c <__aeabi_dadd+0x260>
 8000a44:	000007ff 	.word	0x000007ff
 8000a48:	ff7fffff 	.word	0xff7fffff
 8000a4c:	000007fe 	.word	0x000007fe
 8000a50:	4647      	mov	r7, r8
 8000a52:	1a5c      	subs	r4, r3, r1
 8000a54:	1bc2      	subs	r2, r0, r7
 8000a56:	42a3      	cmp	r3, r4
 8000a58:	41bf      	sbcs	r7, r7
 8000a5a:	427f      	negs	r7, r7
 8000a5c:	46b9      	mov	r9, r7
 8000a5e:	0017      	movs	r7, r2
 8000a60:	464a      	mov	r2, r9
 8000a62:	1abf      	subs	r7, r7, r2
 8000a64:	023a      	lsls	r2, r7, #8
 8000a66:	d500      	bpl.n	8000a6a <__aeabi_dadd+0x38e>
 8000a68:	e08d      	b.n	8000b86 <__aeabi_dadd+0x4aa>
 8000a6a:	0023      	movs	r3, r4
 8000a6c:	433b      	orrs	r3, r7
 8000a6e:	d000      	beq.n	8000a72 <__aeabi_dadd+0x396>
 8000a70:	e68a      	b.n	8000788 <__aeabi_dadd+0xac>
 8000a72:	2000      	movs	r0, #0
 8000a74:	2500      	movs	r5, #0
 8000a76:	e761      	b.n	800093c <__aeabi_dadd+0x260>
 8000a78:	4cb4      	ldr	r4, [pc, #720]	; (8000d4c <__aeabi_dadd+0x670>)
 8000a7a:	45a1      	cmp	r9, r4
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_dadd+0x3a4>
 8000a7e:	e0ad      	b.n	8000bdc <__aeabi_dadd+0x500>
 8000a80:	2480      	movs	r4, #128	; 0x80
 8000a82:	0424      	lsls	r4, r4, #16
 8000a84:	4320      	orrs	r0, r4
 8000a86:	4664      	mov	r4, ip
 8000a88:	2c38      	cmp	r4, #56	; 0x38
 8000a8a:	dc3d      	bgt.n	8000b08 <__aeabi_dadd+0x42c>
 8000a8c:	4662      	mov	r2, ip
 8000a8e:	2c1f      	cmp	r4, #31
 8000a90:	dd00      	ble.n	8000a94 <__aeabi_dadd+0x3b8>
 8000a92:	e0b7      	b.n	8000c04 <__aeabi_dadd+0x528>
 8000a94:	2520      	movs	r5, #32
 8000a96:	001e      	movs	r6, r3
 8000a98:	1b2d      	subs	r5, r5, r4
 8000a9a:	0004      	movs	r4, r0
 8000a9c:	40ab      	lsls	r3, r5
 8000a9e:	40ac      	lsls	r4, r5
 8000aa0:	40d6      	lsrs	r6, r2
 8000aa2:	40d0      	lsrs	r0, r2
 8000aa4:	4642      	mov	r2, r8
 8000aa6:	1e5d      	subs	r5, r3, #1
 8000aa8:	41ab      	sbcs	r3, r5
 8000aaa:	4334      	orrs	r4, r6
 8000aac:	1a12      	subs	r2, r2, r0
 8000aae:	4690      	mov	r8, r2
 8000ab0:	4323      	orrs	r3, r4
 8000ab2:	e02c      	b.n	8000b0e <__aeabi_dadd+0x432>
 8000ab4:	0742      	lsls	r2, r0, #29
 8000ab6:	08db      	lsrs	r3, r3, #3
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	08c0      	lsrs	r0, r0, #3
 8000abc:	e73b      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000abe:	185c      	adds	r4, r3, r1
 8000ac0:	429c      	cmp	r4, r3
 8000ac2:	419b      	sbcs	r3, r3
 8000ac4:	4440      	add	r0, r8
 8000ac6:	425b      	negs	r3, r3
 8000ac8:	18c7      	adds	r7, r0, r3
 8000aca:	2601      	movs	r6, #1
 8000acc:	023b      	lsls	r3, r7, #8
 8000ace:	d400      	bmi.n	8000ad2 <__aeabi_dadd+0x3f6>
 8000ad0:	e729      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000ad2:	2602      	movs	r6, #2
 8000ad4:	4a9e      	ldr	r2, [pc, #632]	; (8000d50 <__aeabi_dadd+0x674>)
 8000ad6:	0863      	lsrs	r3, r4, #1
 8000ad8:	4017      	ands	r7, r2
 8000ada:	2201      	movs	r2, #1
 8000adc:	4014      	ands	r4, r2
 8000ade:	431c      	orrs	r4, r3
 8000ae0:	07fb      	lsls	r3, r7, #31
 8000ae2:	431c      	orrs	r4, r3
 8000ae4:	087f      	lsrs	r7, r7, #1
 8000ae6:	e673      	b.n	80007d0 <__aeabi_dadd+0xf4>
 8000ae8:	4644      	mov	r4, r8
 8000aea:	3a20      	subs	r2, #32
 8000aec:	40d4      	lsrs	r4, r2
 8000aee:	4662      	mov	r2, ip
 8000af0:	2a20      	cmp	r2, #32
 8000af2:	d005      	beq.n	8000b00 <__aeabi_dadd+0x424>
 8000af4:	4667      	mov	r7, ip
 8000af6:	2240      	movs	r2, #64	; 0x40
 8000af8:	1bd2      	subs	r2, r2, r7
 8000afa:	4647      	mov	r7, r8
 8000afc:	4097      	lsls	r7, r2
 8000afe:	4339      	orrs	r1, r7
 8000b00:	1e4a      	subs	r2, r1, #1
 8000b02:	4191      	sbcs	r1, r2
 8000b04:	4321      	orrs	r1, r4
 8000b06:	e635      	b.n	8000774 <__aeabi_dadd+0x98>
 8000b08:	4303      	orrs	r3, r0
 8000b0a:	1e58      	subs	r0, r3, #1
 8000b0c:	4183      	sbcs	r3, r0
 8000b0e:	1acc      	subs	r4, r1, r3
 8000b10:	42a1      	cmp	r1, r4
 8000b12:	41bf      	sbcs	r7, r7
 8000b14:	4643      	mov	r3, r8
 8000b16:	427f      	negs	r7, r7
 8000b18:	4655      	mov	r5, sl
 8000b1a:	464e      	mov	r6, r9
 8000b1c:	1bdf      	subs	r7, r3, r7
 8000b1e:	e62e      	b.n	800077e <__aeabi_dadd+0xa2>
 8000b20:	0002      	movs	r2, r0
 8000b22:	431a      	orrs	r2, r3
 8000b24:	d100      	bne.n	8000b28 <__aeabi_dadd+0x44c>
 8000b26:	e0bd      	b.n	8000ca4 <__aeabi_dadd+0x5c8>
 8000b28:	4662      	mov	r2, ip
 8000b2a:	4664      	mov	r4, ip
 8000b2c:	3a01      	subs	r2, #1
 8000b2e:	2c01      	cmp	r4, #1
 8000b30:	d100      	bne.n	8000b34 <__aeabi_dadd+0x458>
 8000b32:	e0e5      	b.n	8000d00 <__aeabi_dadd+0x624>
 8000b34:	4c85      	ldr	r4, [pc, #532]	; (8000d4c <__aeabi_dadd+0x670>)
 8000b36:	45a4      	cmp	ip, r4
 8000b38:	d058      	beq.n	8000bec <__aeabi_dadd+0x510>
 8000b3a:	4694      	mov	ip, r2
 8000b3c:	e749      	b.n	80009d2 <__aeabi_dadd+0x2f6>
 8000b3e:	4664      	mov	r4, ip
 8000b40:	2220      	movs	r2, #32
 8000b42:	1b12      	subs	r2, r2, r4
 8000b44:	4644      	mov	r4, r8
 8000b46:	4094      	lsls	r4, r2
 8000b48:	000f      	movs	r7, r1
 8000b4a:	46a1      	mov	r9, r4
 8000b4c:	4664      	mov	r4, ip
 8000b4e:	4091      	lsls	r1, r2
 8000b50:	40e7      	lsrs	r7, r4
 8000b52:	464c      	mov	r4, r9
 8000b54:	1e4a      	subs	r2, r1, #1
 8000b56:	4191      	sbcs	r1, r2
 8000b58:	433c      	orrs	r4, r7
 8000b5a:	4642      	mov	r2, r8
 8000b5c:	430c      	orrs	r4, r1
 8000b5e:	4661      	mov	r1, ip
 8000b60:	40ca      	lsrs	r2, r1
 8000b62:	1880      	adds	r0, r0, r2
 8000b64:	e6f4      	b.n	8000950 <__aeabi_dadd+0x274>
 8000b66:	4c79      	ldr	r4, [pc, #484]	; (8000d4c <__aeabi_dadd+0x670>)
 8000b68:	42a2      	cmp	r2, r4
 8000b6a:	d100      	bne.n	8000b6e <__aeabi_dadd+0x492>
 8000b6c:	e6fd      	b.n	800096a <__aeabi_dadd+0x28e>
 8000b6e:	1859      	adds	r1, r3, r1
 8000b70:	4299      	cmp	r1, r3
 8000b72:	419b      	sbcs	r3, r3
 8000b74:	4440      	add	r0, r8
 8000b76:	425f      	negs	r7, r3
 8000b78:	19c7      	adds	r7, r0, r7
 8000b7a:	07fc      	lsls	r4, r7, #31
 8000b7c:	0849      	lsrs	r1, r1, #1
 8000b7e:	0016      	movs	r6, r2
 8000b80:	430c      	orrs	r4, r1
 8000b82:	087f      	lsrs	r7, r7, #1
 8000b84:	e6cf      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000b86:	1acc      	subs	r4, r1, r3
 8000b88:	42a1      	cmp	r1, r4
 8000b8a:	41bf      	sbcs	r7, r7
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	427f      	negs	r7, r7
 8000b90:	1a18      	subs	r0, r3, r0
 8000b92:	4655      	mov	r5, sl
 8000b94:	1bc7      	subs	r7, r0, r7
 8000b96:	e5f7      	b.n	8000788 <__aeabi_dadd+0xac>
 8000b98:	08c9      	lsrs	r1, r1, #3
 8000b9a:	077b      	lsls	r3, r7, #29
 8000b9c:	4655      	mov	r5, sl
 8000b9e:	430b      	orrs	r3, r1
 8000ba0:	08f8      	lsrs	r0, r7, #3
 8000ba2:	e6c8      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000ba4:	2c00      	cmp	r4, #0
 8000ba6:	d000      	beq.n	8000baa <__aeabi_dadd+0x4ce>
 8000ba8:	e081      	b.n	8000cae <__aeabi_dadd+0x5d2>
 8000baa:	4643      	mov	r3, r8
 8000bac:	430b      	orrs	r3, r1
 8000bae:	d115      	bne.n	8000bdc <__aeabi_dadd+0x500>
 8000bb0:	2080      	movs	r0, #128	; 0x80
 8000bb2:	2500      	movs	r5, #0
 8000bb4:	0300      	lsls	r0, r0, #12
 8000bb6:	e6e3      	b.n	8000980 <__aeabi_dadd+0x2a4>
 8000bb8:	1a5c      	subs	r4, r3, r1
 8000bba:	42a3      	cmp	r3, r4
 8000bbc:	419b      	sbcs	r3, r3
 8000bbe:	1bc7      	subs	r7, r0, r7
 8000bc0:	425b      	negs	r3, r3
 8000bc2:	2601      	movs	r6, #1
 8000bc4:	1aff      	subs	r7, r7, r3
 8000bc6:	e5da      	b.n	800077e <__aeabi_dadd+0xa2>
 8000bc8:	0742      	lsls	r2, r0, #29
 8000bca:	08db      	lsrs	r3, r3, #3
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	08c0      	lsrs	r0, r0, #3
 8000bd0:	e6d2      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000bd2:	0742      	lsls	r2, r0, #29
 8000bd4:	08db      	lsrs	r3, r3, #3
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	08c0      	lsrs	r0, r0, #3
 8000bda:	e6ac      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000bdc:	4643      	mov	r3, r8
 8000bde:	4642      	mov	r2, r8
 8000be0:	08c9      	lsrs	r1, r1, #3
 8000be2:	075b      	lsls	r3, r3, #29
 8000be4:	4655      	mov	r5, sl
 8000be6:	430b      	orrs	r3, r1
 8000be8:	08d0      	lsrs	r0, r2, #3
 8000bea:	e6c5      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000bec:	4643      	mov	r3, r8
 8000bee:	4642      	mov	r2, r8
 8000bf0:	075b      	lsls	r3, r3, #29
 8000bf2:	08c9      	lsrs	r1, r1, #3
 8000bf4:	430b      	orrs	r3, r1
 8000bf6:	08d0      	lsrs	r0, r2, #3
 8000bf8:	e6be      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000bfa:	4303      	orrs	r3, r0
 8000bfc:	001c      	movs	r4, r3
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	e6fc      	b.n	80009fe <__aeabi_dadd+0x322>
 8000c04:	0002      	movs	r2, r0
 8000c06:	3c20      	subs	r4, #32
 8000c08:	40e2      	lsrs	r2, r4
 8000c0a:	0014      	movs	r4, r2
 8000c0c:	4662      	mov	r2, ip
 8000c0e:	2a20      	cmp	r2, #32
 8000c10:	d003      	beq.n	8000c1a <__aeabi_dadd+0x53e>
 8000c12:	2540      	movs	r5, #64	; 0x40
 8000c14:	1aad      	subs	r5, r5, r2
 8000c16:	40a8      	lsls	r0, r5
 8000c18:	4303      	orrs	r3, r0
 8000c1a:	1e58      	subs	r0, r3, #1
 8000c1c:	4183      	sbcs	r3, r0
 8000c1e:	4323      	orrs	r3, r4
 8000c20:	e775      	b.n	8000b0e <__aeabi_dadd+0x432>
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d0e2      	beq.n	8000bec <__aeabi_dadd+0x510>
 8000c26:	003a      	movs	r2, r7
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	d0cd      	beq.n	8000bc8 <__aeabi_dadd+0x4ec>
 8000c2c:	0742      	lsls	r2, r0, #29
 8000c2e:	08db      	lsrs	r3, r3, #3
 8000c30:	4313      	orrs	r3, r2
 8000c32:	2280      	movs	r2, #128	; 0x80
 8000c34:	08c0      	lsrs	r0, r0, #3
 8000c36:	0312      	lsls	r2, r2, #12
 8000c38:	4210      	tst	r0, r2
 8000c3a:	d006      	beq.n	8000c4a <__aeabi_dadd+0x56e>
 8000c3c:	08fc      	lsrs	r4, r7, #3
 8000c3e:	4214      	tst	r4, r2
 8000c40:	d103      	bne.n	8000c4a <__aeabi_dadd+0x56e>
 8000c42:	0020      	movs	r0, r4
 8000c44:	08cb      	lsrs	r3, r1, #3
 8000c46:	077a      	lsls	r2, r7, #29
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	0f5a      	lsrs	r2, r3, #29
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	0752      	lsls	r2, r2, #29
 8000c50:	08db      	lsrs	r3, r3, #3
 8000c52:	4313      	orrs	r3, r2
 8000c54:	e690      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000c56:	4643      	mov	r3, r8
 8000c58:	430b      	orrs	r3, r1
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x582>
 8000c5c:	e709      	b.n	8000a72 <__aeabi_dadd+0x396>
 8000c5e:	4643      	mov	r3, r8
 8000c60:	4642      	mov	r2, r8
 8000c62:	08c9      	lsrs	r1, r1, #3
 8000c64:	075b      	lsls	r3, r3, #29
 8000c66:	4655      	mov	r5, sl
 8000c68:	430b      	orrs	r3, r1
 8000c6a:	08d0      	lsrs	r0, r2, #3
 8000c6c:	e666      	b.n	800093c <__aeabi_dadd+0x260>
 8000c6e:	1acc      	subs	r4, r1, r3
 8000c70:	42a1      	cmp	r1, r4
 8000c72:	4189      	sbcs	r1, r1
 8000c74:	1a3f      	subs	r7, r7, r0
 8000c76:	4249      	negs	r1, r1
 8000c78:	4655      	mov	r5, sl
 8000c7a:	2601      	movs	r6, #1
 8000c7c:	1a7f      	subs	r7, r7, r1
 8000c7e:	e57e      	b.n	800077e <__aeabi_dadd+0xa2>
 8000c80:	4642      	mov	r2, r8
 8000c82:	1a5c      	subs	r4, r3, r1
 8000c84:	1a87      	subs	r7, r0, r2
 8000c86:	42a3      	cmp	r3, r4
 8000c88:	4192      	sbcs	r2, r2
 8000c8a:	4252      	negs	r2, r2
 8000c8c:	1abf      	subs	r7, r7, r2
 8000c8e:	023a      	lsls	r2, r7, #8
 8000c90:	d53d      	bpl.n	8000d0e <__aeabi_dadd+0x632>
 8000c92:	1acc      	subs	r4, r1, r3
 8000c94:	42a1      	cmp	r1, r4
 8000c96:	4189      	sbcs	r1, r1
 8000c98:	4643      	mov	r3, r8
 8000c9a:	4249      	negs	r1, r1
 8000c9c:	1a1f      	subs	r7, r3, r0
 8000c9e:	4655      	mov	r5, sl
 8000ca0:	1a7f      	subs	r7, r7, r1
 8000ca2:	e595      	b.n	80007d0 <__aeabi_dadd+0xf4>
 8000ca4:	077b      	lsls	r3, r7, #29
 8000ca6:	08c9      	lsrs	r1, r1, #3
 8000ca8:	430b      	orrs	r3, r1
 8000caa:	08f8      	lsrs	r0, r7, #3
 8000cac:	e643      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000cae:	4644      	mov	r4, r8
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	430c      	orrs	r4, r1
 8000cb4:	d130      	bne.n	8000d18 <__aeabi_dadd+0x63c>
 8000cb6:	0742      	lsls	r2, r0, #29
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	08c0      	lsrs	r0, r0, #3
 8000cbc:	e65c      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000cbe:	077b      	lsls	r3, r7, #29
 8000cc0:	08c9      	lsrs	r1, r1, #3
 8000cc2:	430b      	orrs	r3, r1
 8000cc4:	08f8      	lsrs	r0, r7, #3
 8000cc6:	e639      	b.n	800093c <__aeabi_dadd+0x260>
 8000cc8:	185c      	adds	r4, r3, r1
 8000cca:	429c      	cmp	r4, r3
 8000ccc:	419b      	sbcs	r3, r3
 8000cce:	4440      	add	r0, r8
 8000cd0:	425b      	negs	r3, r3
 8000cd2:	18c7      	adds	r7, r0, r3
 8000cd4:	023b      	lsls	r3, r7, #8
 8000cd6:	d400      	bmi.n	8000cda <__aeabi_dadd+0x5fe>
 8000cd8:	e625      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000cda:	4b1d      	ldr	r3, [pc, #116]	; (8000d50 <__aeabi_dadd+0x674>)
 8000cdc:	2601      	movs	r6, #1
 8000cde:	401f      	ands	r7, r3
 8000ce0:	e621      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000ce2:	0004      	movs	r4, r0
 8000ce4:	3a20      	subs	r2, #32
 8000ce6:	40d4      	lsrs	r4, r2
 8000ce8:	4662      	mov	r2, ip
 8000cea:	2a20      	cmp	r2, #32
 8000cec:	d004      	beq.n	8000cf8 <__aeabi_dadd+0x61c>
 8000cee:	2240      	movs	r2, #64	; 0x40
 8000cf0:	4666      	mov	r6, ip
 8000cf2:	1b92      	subs	r2, r2, r6
 8000cf4:	4090      	lsls	r0, r2
 8000cf6:	4303      	orrs	r3, r0
 8000cf8:	1e5a      	subs	r2, r3, #1
 8000cfa:	4193      	sbcs	r3, r2
 8000cfc:	431c      	orrs	r4, r3
 8000cfe:	e67e      	b.n	80009fe <__aeabi_dadd+0x322>
 8000d00:	185c      	adds	r4, r3, r1
 8000d02:	428c      	cmp	r4, r1
 8000d04:	4189      	sbcs	r1, r1
 8000d06:	4440      	add	r0, r8
 8000d08:	4249      	negs	r1, r1
 8000d0a:	1847      	adds	r7, r0, r1
 8000d0c:	e6dd      	b.n	8000aca <__aeabi_dadd+0x3ee>
 8000d0e:	0023      	movs	r3, r4
 8000d10:	433b      	orrs	r3, r7
 8000d12:	d100      	bne.n	8000d16 <__aeabi_dadd+0x63a>
 8000d14:	e6ad      	b.n	8000a72 <__aeabi_dadd+0x396>
 8000d16:	e606      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000d18:	0744      	lsls	r4, r0, #29
 8000d1a:	4323      	orrs	r3, r4
 8000d1c:	2480      	movs	r4, #128	; 0x80
 8000d1e:	08c0      	lsrs	r0, r0, #3
 8000d20:	0324      	lsls	r4, r4, #12
 8000d22:	4220      	tst	r0, r4
 8000d24:	d008      	beq.n	8000d38 <__aeabi_dadd+0x65c>
 8000d26:	4642      	mov	r2, r8
 8000d28:	08d6      	lsrs	r6, r2, #3
 8000d2a:	4226      	tst	r6, r4
 8000d2c:	d104      	bne.n	8000d38 <__aeabi_dadd+0x65c>
 8000d2e:	4655      	mov	r5, sl
 8000d30:	0030      	movs	r0, r6
 8000d32:	08cb      	lsrs	r3, r1, #3
 8000d34:	0751      	lsls	r1, r2, #29
 8000d36:	430b      	orrs	r3, r1
 8000d38:	0f5a      	lsrs	r2, r3, #29
 8000d3a:	00db      	lsls	r3, r3, #3
 8000d3c:	08db      	lsrs	r3, r3, #3
 8000d3e:	0752      	lsls	r2, r2, #29
 8000d40:	4313      	orrs	r3, r2
 8000d42:	e619      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000d44:	2300      	movs	r3, #0
 8000d46:	4a01      	ldr	r2, [pc, #4]	; (8000d4c <__aeabi_dadd+0x670>)
 8000d48:	001f      	movs	r7, r3
 8000d4a:	e55e      	b.n	800080a <__aeabi_dadd+0x12e>
 8000d4c:	000007ff 	.word	0x000007ff
 8000d50:	ff7fffff 	.word	0xff7fffff

08000d54 <__aeabi_ddiv>:
 8000d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d56:	4657      	mov	r7, sl
 8000d58:	464e      	mov	r6, r9
 8000d5a:	4645      	mov	r5, r8
 8000d5c:	46de      	mov	lr, fp
 8000d5e:	b5e0      	push	{r5, r6, r7, lr}
 8000d60:	4681      	mov	r9, r0
 8000d62:	0005      	movs	r5, r0
 8000d64:	030c      	lsls	r4, r1, #12
 8000d66:	0048      	lsls	r0, r1, #1
 8000d68:	4692      	mov	sl, r2
 8000d6a:	001f      	movs	r7, r3
 8000d6c:	b085      	sub	sp, #20
 8000d6e:	0b24      	lsrs	r4, r4, #12
 8000d70:	0d40      	lsrs	r0, r0, #21
 8000d72:	0fce      	lsrs	r6, r1, #31
 8000d74:	2800      	cmp	r0, #0
 8000d76:	d100      	bne.n	8000d7a <__aeabi_ddiv+0x26>
 8000d78:	e156      	b.n	8001028 <__aeabi_ddiv+0x2d4>
 8000d7a:	4bd4      	ldr	r3, [pc, #848]	; (80010cc <__aeabi_ddiv+0x378>)
 8000d7c:	4298      	cmp	r0, r3
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_ddiv+0x2e>
 8000d80:	e172      	b.n	8001068 <__aeabi_ddiv+0x314>
 8000d82:	0f6b      	lsrs	r3, r5, #29
 8000d84:	00e4      	lsls	r4, r4, #3
 8000d86:	431c      	orrs	r4, r3
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	041b      	lsls	r3, r3, #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	4698      	mov	r8, r3
 8000d90:	4bcf      	ldr	r3, [pc, #828]	; (80010d0 <__aeabi_ddiv+0x37c>)
 8000d92:	00ed      	lsls	r5, r5, #3
 8000d94:	469b      	mov	fp, r3
 8000d96:	2300      	movs	r3, #0
 8000d98:	4699      	mov	r9, r3
 8000d9a:	4483      	add	fp, r0
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	033c      	lsls	r4, r7, #12
 8000da0:	007b      	lsls	r3, r7, #1
 8000da2:	4650      	mov	r0, sl
 8000da4:	0b24      	lsrs	r4, r4, #12
 8000da6:	0d5b      	lsrs	r3, r3, #21
 8000da8:	0fff      	lsrs	r7, r7, #31
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d100      	bne.n	8000db0 <__aeabi_ddiv+0x5c>
 8000dae:	e11f      	b.n	8000ff0 <__aeabi_ddiv+0x29c>
 8000db0:	4ac6      	ldr	r2, [pc, #792]	; (80010cc <__aeabi_ddiv+0x378>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x64>
 8000db6:	e162      	b.n	800107e <__aeabi_ddiv+0x32a>
 8000db8:	49c5      	ldr	r1, [pc, #788]	; (80010d0 <__aeabi_ddiv+0x37c>)
 8000dba:	0f42      	lsrs	r2, r0, #29
 8000dbc:	468c      	mov	ip, r1
 8000dbe:	00e4      	lsls	r4, r4, #3
 8000dc0:	4659      	mov	r1, fp
 8000dc2:	4314      	orrs	r4, r2
 8000dc4:	2280      	movs	r2, #128	; 0x80
 8000dc6:	4463      	add	r3, ip
 8000dc8:	0412      	lsls	r2, r2, #16
 8000dca:	1acb      	subs	r3, r1, r3
 8000dcc:	4314      	orrs	r4, r2
 8000dce:	469b      	mov	fp, r3
 8000dd0:	00c2      	lsls	r2, r0, #3
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	0033      	movs	r3, r6
 8000dd6:	407b      	eors	r3, r7
 8000dd8:	469a      	mov	sl, r3
 8000dda:	464b      	mov	r3, r9
 8000ddc:	2b0f      	cmp	r3, #15
 8000dde:	d827      	bhi.n	8000e30 <__aeabi_ddiv+0xdc>
 8000de0:	49bc      	ldr	r1, [pc, #752]	; (80010d4 <__aeabi_ddiv+0x380>)
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	58cb      	ldr	r3, [r1, r3]
 8000de6:	469f      	mov	pc, r3
 8000de8:	46b2      	mov	sl, r6
 8000dea:	9b00      	ldr	r3, [sp, #0]
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d016      	beq.n	8000e1e <__aeabi_ddiv+0xca>
 8000df0:	2b03      	cmp	r3, #3
 8000df2:	d100      	bne.n	8000df6 <__aeabi_ddiv+0xa2>
 8000df4:	e28e      	b.n	8001314 <__aeabi_ddiv+0x5c0>
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d000      	beq.n	8000dfc <__aeabi_ddiv+0xa8>
 8000dfa:	e0d9      	b.n	8000fb0 <__aeabi_ddiv+0x25c>
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	2400      	movs	r4, #0
 8000e00:	2500      	movs	r5, #0
 8000e02:	4652      	mov	r2, sl
 8000e04:	051b      	lsls	r3, r3, #20
 8000e06:	4323      	orrs	r3, r4
 8000e08:	07d2      	lsls	r2, r2, #31
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	0028      	movs	r0, r5
 8000e0e:	0019      	movs	r1, r3
 8000e10:	b005      	add	sp, #20
 8000e12:	bcf0      	pop	{r4, r5, r6, r7}
 8000e14:	46bb      	mov	fp, r7
 8000e16:	46b2      	mov	sl, r6
 8000e18:	46a9      	mov	r9, r5
 8000e1a:	46a0      	mov	r8, r4
 8000e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e1e:	2400      	movs	r4, #0
 8000e20:	2500      	movs	r5, #0
 8000e22:	4baa      	ldr	r3, [pc, #680]	; (80010cc <__aeabi_ddiv+0x378>)
 8000e24:	e7ed      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8000e26:	46ba      	mov	sl, r7
 8000e28:	46a0      	mov	r8, r4
 8000e2a:	0015      	movs	r5, r2
 8000e2c:	9000      	str	r0, [sp, #0]
 8000e2e:	e7dc      	b.n	8000dea <__aeabi_ddiv+0x96>
 8000e30:	4544      	cmp	r4, r8
 8000e32:	d200      	bcs.n	8000e36 <__aeabi_ddiv+0xe2>
 8000e34:	e1c7      	b.n	80011c6 <__aeabi_ddiv+0x472>
 8000e36:	d100      	bne.n	8000e3a <__aeabi_ddiv+0xe6>
 8000e38:	e1c2      	b.n	80011c0 <__aeabi_ddiv+0x46c>
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	425b      	negs	r3, r3
 8000e3e:	469c      	mov	ip, r3
 8000e40:	002e      	movs	r6, r5
 8000e42:	4640      	mov	r0, r8
 8000e44:	2500      	movs	r5, #0
 8000e46:	44e3      	add	fp, ip
 8000e48:	0223      	lsls	r3, r4, #8
 8000e4a:	0e14      	lsrs	r4, r2, #24
 8000e4c:	431c      	orrs	r4, r3
 8000e4e:	0c1b      	lsrs	r3, r3, #16
 8000e50:	4699      	mov	r9, r3
 8000e52:	0423      	lsls	r3, r4, #16
 8000e54:	0c1f      	lsrs	r7, r3, #16
 8000e56:	0212      	lsls	r2, r2, #8
 8000e58:	4649      	mov	r1, r9
 8000e5a:	9200      	str	r2, [sp, #0]
 8000e5c:	9701      	str	r7, [sp, #4]
 8000e5e:	f7ff f9f5 	bl	800024c <__aeabi_uidivmod>
 8000e62:	0002      	movs	r2, r0
 8000e64:	437a      	muls	r2, r7
 8000e66:	040b      	lsls	r3, r1, #16
 8000e68:	0c31      	lsrs	r1, r6, #16
 8000e6a:	4680      	mov	r8, r0
 8000e6c:	4319      	orrs	r1, r3
 8000e6e:	428a      	cmp	r2, r1
 8000e70:	d907      	bls.n	8000e82 <__aeabi_ddiv+0x12e>
 8000e72:	2301      	movs	r3, #1
 8000e74:	425b      	negs	r3, r3
 8000e76:	469c      	mov	ip, r3
 8000e78:	1909      	adds	r1, r1, r4
 8000e7a:	44e0      	add	r8, ip
 8000e7c:	428c      	cmp	r4, r1
 8000e7e:	d800      	bhi.n	8000e82 <__aeabi_ddiv+0x12e>
 8000e80:	e207      	b.n	8001292 <__aeabi_ddiv+0x53e>
 8000e82:	1a88      	subs	r0, r1, r2
 8000e84:	4649      	mov	r1, r9
 8000e86:	f7ff f9e1 	bl	800024c <__aeabi_uidivmod>
 8000e8a:	0409      	lsls	r1, r1, #16
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	0431      	lsls	r1, r6, #16
 8000e90:	4666      	mov	r6, ip
 8000e92:	9a01      	ldr	r2, [sp, #4]
 8000e94:	0c09      	lsrs	r1, r1, #16
 8000e96:	4342      	muls	r2, r0
 8000e98:	0003      	movs	r3, r0
 8000e9a:	4331      	orrs	r1, r6
 8000e9c:	428a      	cmp	r2, r1
 8000e9e:	d904      	bls.n	8000eaa <__aeabi_ddiv+0x156>
 8000ea0:	1909      	adds	r1, r1, r4
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	428c      	cmp	r4, r1
 8000ea6:	d800      	bhi.n	8000eaa <__aeabi_ddiv+0x156>
 8000ea8:	e1ed      	b.n	8001286 <__aeabi_ddiv+0x532>
 8000eaa:	1a88      	subs	r0, r1, r2
 8000eac:	4642      	mov	r2, r8
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	431a      	orrs	r2, r3
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4641      	mov	r1, r8
 8000eb6:	9b00      	ldr	r3, [sp, #0]
 8000eb8:	040e      	lsls	r6, r1, #16
 8000eba:	0c1b      	lsrs	r3, r3, #16
 8000ebc:	001f      	movs	r7, r3
 8000ebe:	9302      	str	r3, [sp, #8]
 8000ec0:	9b00      	ldr	r3, [sp, #0]
 8000ec2:	0c36      	lsrs	r6, r6, #16
 8000ec4:	041b      	lsls	r3, r3, #16
 8000ec6:	0c19      	lsrs	r1, r3, #16
 8000ec8:	000b      	movs	r3, r1
 8000eca:	4373      	muls	r3, r6
 8000ecc:	0c12      	lsrs	r2, r2, #16
 8000ece:	437e      	muls	r6, r7
 8000ed0:	9103      	str	r1, [sp, #12]
 8000ed2:	4351      	muls	r1, r2
 8000ed4:	437a      	muls	r2, r7
 8000ed6:	0c1f      	lsrs	r7, r3, #16
 8000ed8:	46bc      	mov	ip, r7
 8000eda:	1876      	adds	r6, r6, r1
 8000edc:	4466      	add	r6, ip
 8000ede:	42b1      	cmp	r1, r6
 8000ee0:	d903      	bls.n	8000eea <__aeabi_ddiv+0x196>
 8000ee2:	2180      	movs	r1, #128	; 0x80
 8000ee4:	0249      	lsls	r1, r1, #9
 8000ee6:	468c      	mov	ip, r1
 8000ee8:	4462      	add	r2, ip
 8000eea:	0c31      	lsrs	r1, r6, #16
 8000eec:	188a      	adds	r2, r1, r2
 8000eee:	0431      	lsls	r1, r6, #16
 8000ef0:	041e      	lsls	r6, r3, #16
 8000ef2:	0c36      	lsrs	r6, r6, #16
 8000ef4:	198e      	adds	r6, r1, r6
 8000ef6:	4290      	cmp	r0, r2
 8000ef8:	d302      	bcc.n	8000f00 <__aeabi_ddiv+0x1ac>
 8000efa:	d112      	bne.n	8000f22 <__aeabi_ddiv+0x1ce>
 8000efc:	42b5      	cmp	r5, r6
 8000efe:	d210      	bcs.n	8000f22 <__aeabi_ddiv+0x1ce>
 8000f00:	4643      	mov	r3, r8
 8000f02:	1e59      	subs	r1, r3, #1
 8000f04:	9b00      	ldr	r3, [sp, #0]
 8000f06:	469c      	mov	ip, r3
 8000f08:	4465      	add	r5, ip
 8000f0a:	001f      	movs	r7, r3
 8000f0c:	429d      	cmp	r5, r3
 8000f0e:	419b      	sbcs	r3, r3
 8000f10:	425b      	negs	r3, r3
 8000f12:	191b      	adds	r3, r3, r4
 8000f14:	18c0      	adds	r0, r0, r3
 8000f16:	4284      	cmp	r4, r0
 8000f18:	d200      	bcs.n	8000f1c <__aeabi_ddiv+0x1c8>
 8000f1a:	e1a0      	b.n	800125e <__aeabi_ddiv+0x50a>
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_ddiv+0x1cc>
 8000f1e:	e19b      	b.n	8001258 <__aeabi_ddiv+0x504>
 8000f20:	4688      	mov	r8, r1
 8000f22:	1bae      	subs	r6, r5, r6
 8000f24:	42b5      	cmp	r5, r6
 8000f26:	41ad      	sbcs	r5, r5
 8000f28:	1a80      	subs	r0, r0, r2
 8000f2a:	426d      	negs	r5, r5
 8000f2c:	1b40      	subs	r0, r0, r5
 8000f2e:	4284      	cmp	r4, r0
 8000f30:	d100      	bne.n	8000f34 <__aeabi_ddiv+0x1e0>
 8000f32:	e1d5      	b.n	80012e0 <__aeabi_ddiv+0x58c>
 8000f34:	4649      	mov	r1, r9
 8000f36:	f7ff f989 	bl	800024c <__aeabi_uidivmod>
 8000f3a:	9a01      	ldr	r2, [sp, #4]
 8000f3c:	040b      	lsls	r3, r1, #16
 8000f3e:	4342      	muls	r2, r0
 8000f40:	0c31      	lsrs	r1, r6, #16
 8000f42:	0005      	movs	r5, r0
 8000f44:	4319      	orrs	r1, r3
 8000f46:	428a      	cmp	r2, r1
 8000f48:	d900      	bls.n	8000f4c <__aeabi_ddiv+0x1f8>
 8000f4a:	e16c      	b.n	8001226 <__aeabi_ddiv+0x4d2>
 8000f4c:	1a88      	subs	r0, r1, r2
 8000f4e:	4649      	mov	r1, r9
 8000f50:	f7ff f97c 	bl	800024c <__aeabi_uidivmod>
 8000f54:	9a01      	ldr	r2, [sp, #4]
 8000f56:	0436      	lsls	r6, r6, #16
 8000f58:	4342      	muls	r2, r0
 8000f5a:	0409      	lsls	r1, r1, #16
 8000f5c:	0c36      	lsrs	r6, r6, #16
 8000f5e:	0003      	movs	r3, r0
 8000f60:	430e      	orrs	r6, r1
 8000f62:	42b2      	cmp	r2, r6
 8000f64:	d900      	bls.n	8000f68 <__aeabi_ddiv+0x214>
 8000f66:	e153      	b.n	8001210 <__aeabi_ddiv+0x4bc>
 8000f68:	9803      	ldr	r0, [sp, #12]
 8000f6a:	1ab6      	subs	r6, r6, r2
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	042d      	lsls	r5, r5, #16
 8000f70:	431d      	orrs	r5, r3
 8000f72:	9f02      	ldr	r7, [sp, #8]
 8000f74:	042b      	lsls	r3, r5, #16
 8000f76:	0c1b      	lsrs	r3, r3, #16
 8000f78:	435a      	muls	r2, r3
 8000f7a:	437b      	muls	r3, r7
 8000f7c:	469c      	mov	ip, r3
 8000f7e:	0c29      	lsrs	r1, r5, #16
 8000f80:	4348      	muls	r0, r1
 8000f82:	0c13      	lsrs	r3, r2, #16
 8000f84:	4484      	add	ip, r0
 8000f86:	4463      	add	r3, ip
 8000f88:	4379      	muls	r1, r7
 8000f8a:	4298      	cmp	r0, r3
 8000f8c:	d903      	bls.n	8000f96 <__aeabi_ddiv+0x242>
 8000f8e:	2080      	movs	r0, #128	; 0x80
 8000f90:	0240      	lsls	r0, r0, #9
 8000f92:	4684      	mov	ip, r0
 8000f94:	4461      	add	r1, ip
 8000f96:	0c18      	lsrs	r0, r3, #16
 8000f98:	0412      	lsls	r2, r2, #16
 8000f9a:	041b      	lsls	r3, r3, #16
 8000f9c:	0c12      	lsrs	r2, r2, #16
 8000f9e:	1841      	adds	r1, r0, r1
 8000fa0:	189b      	adds	r3, r3, r2
 8000fa2:	428e      	cmp	r6, r1
 8000fa4:	d200      	bcs.n	8000fa8 <__aeabi_ddiv+0x254>
 8000fa6:	e0ff      	b.n	80011a8 <__aeabi_ddiv+0x454>
 8000fa8:	d100      	bne.n	8000fac <__aeabi_ddiv+0x258>
 8000faa:	e0fa      	b.n	80011a2 <__aeabi_ddiv+0x44e>
 8000fac:	2301      	movs	r3, #1
 8000fae:	431d      	orrs	r5, r3
 8000fb0:	4a49      	ldr	r2, [pc, #292]	; (80010d8 <__aeabi_ddiv+0x384>)
 8000fb2:	445a      	add	r2, fp
 8000fb4:	2a00      	cmp	r2, #0
 8000fb6:	dc00      	bgt.n	8000fba <__aeabi_ddiv+0x266>
 8000fb8:	e0aa      	b.n	8001110 <__aeabi_ddiv+0x3bc>
 8000fba:	076b      	lsls	r3, r5, #29
 8000fbc:	d000      	beq.n	8000fc0 <__aeabi_ddiv+0x26c>
 8000fbe:	e13d      	b.n	800123c <__aeabi_ddiv+0x4e8>
 8000fc0:	08ed      	lsrs	r5, r5, #3
 8000fc2:	4643      	mov	r3, r8
 8000fc4:	01db      	lsls	r3, r3, #7
 8000fc6:	d506      	bpl.n	8000fd6 <__aeabi_ddiv+0x282>
 8000fc8:	4642      	mov	r2, r8
 8000fca:	4b44      	ldr	r3, [pc, #272]	; (80010dc <__aeabi_ddiv+0x388>)
 8000fcc:	401a      	ands	r2, r3
 8000fce:	4690      	mov	r8, r2
 8000fd0:	2280      	movs	r2, #128	; 0x80
 8000fd2:	00d2      	lsls	r2, r2, #3
 8000fd4:	445a      	add	r2, fp
 8000fd6:	4b42      	ldr	r3, [pc, #264]	; (80010e0 <__aeabi_ddiv+0x38c>)
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	dd00      	ble.n	8000fde <__aeabi_ddiv+0x28a>
 8000fdc:	e71f      	b.n	8000e1e <__aeabi_ddiv+0xca>
 8000fde:	4643      	mov	r3, r8
 8000fe0:	075b      	lsls	r3, r3, #29
 8000fe2:	431d      	orrs	r5, r3
 8000fe4:	4643      	mov	r3, r8
 8000fe6:	0552      	lsls	r2, r2, #21
 8000fe8:	025c      	lsls	r4, r3, #9
 8000fea:	0b24      	lsrs	r4, r4, #12
 8000fec:	0d53      	lsrs	r3, r2, #21
 8000fee:	e708      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8000ff0:	4652      	mov	r2, sl
 8000ff2:	4322      	orrs	r2, r4
 8000ff4:	d100      	bne.n	8000ff8 <__aeabi_ddiv+0x2a4>
 8000ff6:	e07b      	b.n	80010f0 <__aeabi_ddiv+0x39c>
 8000ff8:	2c00      	cmp	r4, #0
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_ddiv+0x2aa>
 8000ffc:	e0fa      	b.n	80011f4 <__aeabi_ddiv+0x4a0>
 8000ffe:	0020      	movs	r0, r4
 8001000:	f001 f952 	bl	80022a8 <__clzsi2>
 8001004:	0002      	movs	r2, r0
 8001006:	3a0b      	subs	r2, #11
 8001008:	231d      	movs	r3, #29
 800100a:	0001      	movs	r1, r0
 800100c:	1a9b      	subs	r3, r3, r2
 800100e:	4652      	mov	r2, sl
 8001010:	3908      	subs	r1, #8
 8001012:	40da      	lsrs	r2, r3
 8001014:	408c      	lsls	r4, r1
 8001016:	4314      	orrs	r4, r2
 8001018:	4652      	mov	r2, sl
 800101a:	408a      	lsls	r2, r1
 800101c:	4b31      	ldr	r3, [pc, #196]	; (80010e4 <__aeabi_ddiv+0x390>)
 800101e:	4458      	add	r0, fp
 8001020:	469b      	mov	fp, r3
 8001022:	4483      	add	fp, r0
 8001024:	2000      	movs	r0, #0
 8001026:	e6d5      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 8001028:	464b      	mov	r3, r9
 800102a:	4323      	orrs	r3, r4
 800102c:	4698      	mov	r8, r3
 800102e:	d044      	beq.n	80010ba <__aeabi_ddiv+0x366>
 8001030:	2c00      	cmp	r4, #0
 8001032:	d100      	bne.n	8001036 <__aeabi_ddiv+0x2e2>
 8001034:	e0ce      	b.n	80011d4 <__aeabi_ddiv+0x480>
 8001036:	0020      	movs	r0, r4
 8001038:	f001 f936 	bl	80022a8 <__clzsi2>
 800103c:	0001      	movs	r1, r0
 800103e:	0002      	movs	r2, r0
 8001040:	390b      	subs	r1, #11
 8001042:	231d      	movs	r3, #29
 8001044:	1a5b      	subs	r3, r3, r1
 8001046:	4649      	mov	r1, r9
 8001048:	0010      	movs	r0, r2
 800104a:	40d9      	lsrs	r1, r3
 800104c:	3808      	subs	r0, #8
 800104e:	4084      	lsls	r4, r0
 8001050:	000b      	movs	r3, r1
 8001052:	464d      	mov	r5, r9
 8001054:	4323      	orrs	r3, r4
 8001056:	4698      	mov	r8, r3
 8001058:	4085      	lsls	r5, r0
 800105a:	4823      	ldr	r0, [pc, #140]	; (80010e8 <__aeabi_ddiv+0x394>)
 800105c:	1a83      	subs	r3, r0, r2
 800105e:	469b      	mov	fp, r3
 8001060:	2300      	movs	r3, #0
 8001062:	4699      	mov	r9, r3
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	e69a      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 8001068:	464b      	mov	r3, r9
 800106a:	4323      	orrs	r3, r4
 800106c:	4698      	mov	r8, r3
 800106e:	d11d      	bne.n	80010ac <__aeabi_ddiv+0x358>
 8001070:	2308      	movs	r3, #8
 8001072:	4699      	mov	r9, r3
 8001074:	3b06      	subs	r3, #6
 8001076:	2500      	movs	r5, #0
 8001078:	4683      	mov	fp, r0
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	e68f      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 800107e:	4652      	mov	r2, sl
 8001080:	4322      	orrs	r2, r4
 8001082:	d109      	bne.n	8001098 <__aeabi_ddiv+0x344>
 8001084:	2302      	movs	r3, #2
 8001086:	4649      	mov	r1, r9
 8001088:	4319      	orrs	r1, r3
 800108a:	4b18      	ldr	r3, [pc, #96]	; (80010ec <__aeabi_ddiv+0x398>)
 800108c:	4689      	mov	r9, r1
 800108e:	469c      	mov	ip, r3
 8001090:	2400      	movs	r4, #0
 8001092:	2002      	movs	r0, #2
 8001094:	44e3      	add	fp, ip
 8001096:	e69d      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 8001098:	2303      	movs	r3, #3
 800109a:	464a      	mov	r2, r9
 800109c:	431a      	orrs	r2, r3
 800109e:	4b13      	ldr	r3, [pc, #76]	; (80010ec <__aeabi_ddiv+0x398>)
 80010a0:	4691      	mov	r9, r2
 80010a2:	469c      	mov	ip, r3
 80010a4:	4652      	mov	r2, sl
 80010a6:	2003      	movs	r0, #3
 80010a8:	44e3      	add	fp, ip
 80010aa:	e693      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 80010ac:	230c      	movs	r3, #12
 80010ae:	4699      	mov	r9, r3
 80010b0:	3b09      	subs	r3, #9
 80010b2:	46a0      	mov	r8, r4
 80010b4:	4683      	mov	fp, r0
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	e671      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 80010ba:	2304      	movs	r3, #4
 80010bc:	4699      	mov	r9, r3
 80010be:	2300      	movs	r3, #0
 80010c0:	469b      	mov	fp, r3
 80010c2:	3301      	adds	r3, #1
 80010c4:	2500      	movs	r5, #0
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	e669      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	000007ff 	.word	0x000007ff
 80010d0:	fffffc01 	.word	0xfffffc01
 80010d4:	08007f10 	.word	0x08007f10
 80010d8:	000003ff 	.word	0x000003ff
 80010dc:	feffffff 	.word	0xfeffffff
 80010e0:	000007fe 	.word	0x000007fe
 80010e4:	000003f3 	.word	0x000003f3
 80010e8:	fffffc0d 	.word	0xfffffc0d
 80010ec:	fffff801 	.word	0xfffff801
 80010f0:	4649      	mov	r1, r9
 80010f2:	2301      	movs	r3, #1
 80010f4:	4319      	orrs	r1, r3
 80010f6:	4689      	mov	r9, r1
 80010f8:	2400      	movs	r4, #0
 80010fa:	2001      	movs	r0, #1
 80010fc:	e66a      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 80010fe:	2300      	movs	r3, #0
 8001100:	2480      	movs	r4, #128	; 0x80
 8001102:	469a      	mov	sl, r3
 8001104:	2500      	movs	r5, #0
 8001106:	4b8a      	ldr	r3, [pc, #552]	; (8001330 <__aeabi_ddiv+0x5dc>)
 8001108:	0324      	lsls	r4, r4, #12
 800110a:	e67a      	b.n	8000e02 <__aeabi_ddiv+0xae>
 800110c:	2501      	movs	r5, #1
 800110e:	426d      	negs	r5, r5
 8001110:	2301      	movs	r3, #1
 8001112:	1a9b      	subs	r3, r3, r2
 8001114:	2b38      	cmp	r3, #56	; 0x38
 8001116:	dd00      	ble.n	800111a <__aeabi_ddiv+0x3c6>
 8001118:	e670      	b.n	8000dfc <__aeabi_ddiv+0xa8>
 800111a:	2b1f      	cmp	r3, #31
 800111c:	dc00      	bgt.n	8001120 <__aeabi_ddiv+0x3cc>
 800111e:	e0bf      	b.n	80012a0 <__aeabi_ddiv+0x54c>
 8001120:	211f      	movs	r1, #31
 8001122:	4249      	negs	r1, r1
 8001124:	1a8a      	subs	r2, r1, r2
 8001126:	4641      	mov	r1, r8
 8001128:	40d1      	lsrs	r1, r2
 800112a:	000a      	movs	r2, r1
 800112c:	2b20      	cmp	r3, #32
 800112e:	d004      	beq.n	800113a <__aeabi_ddiv+0x3e6>
 8001130:	4641      	mov	r1, r8
 8001132:	4b80      	ldr	r3, [pc, #512]	; (8001334 <__aeabi_ddiv+0x5e0>)
 8001134:	445b      	add	r3, fp
 8001136:	4099      	lsls	r1, r3
 8001138:	430d      	orrs	r5, r1
 800113a:	1e6b      	subs	r3, r5, #1
 800113c:	419d      	sbcs	r5, r3
 800113e:	2307      	movs	r3, #7
 8001140:	432a      	orrs	r2, r5
 8001142:	001d      	movs	r5, r3
 8001144:	2400      	movs	r4, #0
 8001146:	4015      	ands	r5, r2
 8001148:	4213      	tst	r3, r2
 800114a:	d100      	bne.n	800114e <__aeabi_ddiv+0x3fa>
 800114c:	e0d4      	b.n	80012f8 <__aeabi_ddiv+0x5a4>
 800114e:	210f      	movs	r1, #15
 8001150:	2300      	movs	r3, #0
 8001152:	4011      	ands	r1, r2
 8001154:	2904      	cmp	r1, #4
 8001156:	d100      	bne.n	800115a <__aeabi_ddiv+0x406>
 8001158:	e0cb      	b.n	80012f2 <__aeabi_ddiv+0x59e>
 800115a:	1d11      	adds	r1, r2, #4
 800115c:	4291      	cmp	r1, r2
 800115e:	4192      	sbcs	r2, r2
 8001160:	4252      	negs	r2, r2
 8001162:	189b      	adds	r3, r3, r2
 8001164:	000a      	movs	r2, r1
 8001166:	0219      	lsls	r1, r3, #8
 8001168:	d400      	bmi.n	800116c <__aeabi_ddiv+0x418>
 800116a:	e0c2      	b.n	80012f2 <__aeabi_ddiv+0x59e>
 800116c:	2301      	movs	r3, #1
 800116e:	2400      	movs	r4, #0
 8001170:	2500      	movs	r5, #0
 8001172:	e646      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	4641      	mov	r1, r8
 8001178:	031b      	lsls	r3, r3, #12
 800117a:	4219      	tst	r1, r3
 800117c:	d008      	beq.n	8001190 <__aeabi_ddiv+0x43c>
 800117e:	421c      	tst	r4, r3
 8001180:	d106      	bne.n	8001190 <__aeabi_ddiv+0x43c>
 8001182:	431c      	orrs	r4, r3
 8001184:	0324      	lsls	r4, r4, #12
 8001186:	46ba      	mov	sl, r7
 8001188:	0015      	movs	r5, r2
 800118a:	4b69      	ldr	r3, [pc, #420]	; (8001330 <__aeabi_ddiv+0x5dc>)
 800118c:	0b24      	lsrs	r4, r4, #12
 800118e:	e638      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001190:	2480      	movs	r4, #128	; 0x80
 8001192:	4643      	mov	r3, r8
 8001194:	0324      	lsls	r4, r4, #12
 8001196:	431c      	orrs	r4, r3
 8001198:	0324      	lsls	r4, r4, #12
 800119a:	46b2      	mov	sl, r6
 800119c:	4b64      	ldr	r3, [pc, #400]	; (8001330 <__aeabi_ddiv+0x5dc>)
 800119e:	0b24      	lsrs	r4, r4, #12
 80011a0:	e62f      	b.n	8000e02 <__aeabi_ddiv+0xae>
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d100      	bne.n	80011a8 <__aeabi_ddiv+0x454>
 80011a6:	e703      	b.n	8000fb0 <__aeabi_ddiv+0x25c>
 80011a8:	19a6      	adds	r6, r4, r6
 80011aa:	1e68      	subs	r0, r5, #1
 80011ac:	42a6      	cmp	r6, r4
 80011ae:	d200      	bcs.n	80011b2 <__aeabi_ddiv+0x45e>
 80011b0:	e08d      	b.n	80012ce <__aeabi_ddiv+0x57a>
 80011b2:	428e      	cmp	r6, r1
 80011b4:	d200      	bcs.n	80011b8 <__aeabi_ddiv+0x464>
 80011b6:	e0a3      	b.n	8001300 <__aeabi_ddiv+0x5ac>
 80011b8:	d100      	bne.n	80011bc <__aeabi_ddiv+0x468>
 80011ba:	e0b3      	b.n	8001324 <__aeabi_ddiv+0x5d0>
 80011bc:	0005      	movs	r5, r0
 80011be:	e6f5      	b.n	8000fac <__aeabi_ddiv+0x258>
 80011c0:	42aa      	cmp	r2, r5
 80011c2:	d900      	bls.n	80011c6 <__aeabi_ddiv+0x472>
 80011c4:	e639      	b.n	8000e3a <__aeabi_ddiv+0xe6>
 80011c6:	4643      	mov	r3, r8
 80011c8:	07de      	lsls	r6, r3, #31
 80011ca:	0858      	lsrs	r0, r3, #1
 80011cc:	086b      	lsrs	r3, r5, #1
 80011ce:	431e      	orrs	r6, r3
 80011d0:	07ed      	lsls	r5, r5, #31
 80011d2:	e639      	b.n	8000e48 <__aeabi_ddiv+0xf4>
 80011d4:	4648      	mov	r0, r9
 80011d6:	f001 f867 	bl	80022a8 <__clzsi2>
 80011da:	0001      	movs	r1, r0
 80011dc:	0002      	movs	r2, r0
 80011de:	3115      	adds	r1, #21
 80011e0:	3220      	adds	r2, #32
 80011e2:	291c      	cmp	r1, #28
 80011e4:	dc00      	bgt.n	80011e8 <__aeabi_ddiv+0x494>
 80011e6:	e72c      	b.n	8001042 <__aeabi_ddiv+0x2ee>
 80011e8:	464b      	mov	r3, r9
 80011ea:	3808      	subs	r0, #8
 80011ec:	4083      	lsls	r3, r0
 80011ee:	2500      	movs	r5, #0
 80011f0:	4698      	mov	r8, r3
 80011f2:	e732      	b.n	800105a <__aeabi_ddiv+0x306>
 80011f4:	f001 f858 	bl	80022a8 <__clzsi2>
 80011f8:	0003      	movs	r3, r0
 80011fa:	001a      	movs	r2, r3
 80011fc:	3215      	adds	r2, #21
 80011fe:	3020      	adds	r0, #32
 8001200:	2a1c      	cmp	r2, #28
 8001202:	dc00      	bgt.n	8001206 <__aeabi_ddiv+0x4b2>
 8001204:	e700      	b.n	8001008 <__aeabi_ddiv+0x2b4>
 8001206:	4654      	mov	r4, sl
 8001208:	3b08      	subs	r3, #8
 800120a:	2200      	movs	r2, #0
 800120c:	409c      	lsls	r4, r3
 800120e:	e705      	b.n	800101c <__aeabi_ddiv+0x2c8>
 8001210:	1936      	adds	r6, r6, r4
 8001212:	3b01      	subs	r3, #1
 8001214:	42b4      	cmp	r4, r6
 8001216:	d900      	bls.n	800121a <__aeabi_ddiv+0x4c6>
 8001218:	e6a6      	b.n	8000f68 <__aeabi_ddiv+0x214>
 800121a:	42b2      	cmp	r2, r6
 800121c:	d800      	bhi.n	8001220 <__aeabi_ddiv+0x4cc>
 800121e:	e6a3      	b.n	8000f68 <__aeabi_ddiv+0x214>
 8001220:	1e83      	subs	r3, r0, #2
 8001222:	1936      	adds	r6, r6, r4
 8001224:	e6a0      	b.n	8000f68 <__aeabi_ddiv+0x214>
 8001226:	1909      	adds	r1, r1, r4
 8001228:	3d01      	subs	r5, #1
 800122a:	428c      	cmp	r4, r1
 800122c:	d900      	bls.n	8001230 <__aeabi_ddiv+0x4dc>
 800122e:	e68d      	b.n	8000f4c <__aeabi_ddiv+0x1f8>
 8001230:	428a      	cmp	r2, r1
 8001232:	d800      	bhi.n	8001236 <__aeabi_ddiv+0x4e2>
 8001234:	e68a      	b.n	8000f4c <__aeabi_ddiv+0x1f8>
 8001236:	1e85      	subs	r5, r0, #2
 8001238:	1909      	adds	r1, r1, r4
 800123a:	e687      	b.n	8000f4c <__aeabi_ddiv+0x1f8>
 800123c:	230f      	movs	r3, #15
 800123e:	402b      	ands	r3, r5
 8001240:	2b04      	cmp	r3, #4
 8001242:	d100      	bne.n	8001246 <__aeabi_ddiv+0x4f2>
 8001244:	e6bc      	b.n	8000fc0 <__aeabi_ddiv+0x26c>
 8001246:	2305      	movs	r3, #5
 8001248:	425b      	negs	r3, r3
 800124a:	42ab      	cmp	r3, r5
 800124c:	419b      	sbcs	r3, r3
 800124e:	3504      	adds	r5, #4
 8001250:	425b      	negs	r3, r3
 8001252:	08ed      	lsrs	r5, r5, #3
 8001254:	4498      	add	r8, r3
 8001256:	e6b4      	b.n	8000fc2 <__aeabi_ddiv+0x26e>
 8001258:	42af      	cmp	r7, r5
 800125a:	d900      	bls.n	800125e <__aeabi_ddiv+0x50a>
 800125c:	e660      	b.n	8000f20 <__aeabi_ddiv+0x1cc>
 800125e:	4282      	cmp	r2, r0
 8001260:	d804      	bhi.n	800126c <__aeabi_ddiv+0x518>
 8001262:	d000      	beq.n	8001266 <__aeabi_ddiv+0x512>
 8001264:	e65c      	b.n	8000f20 <__aeabi_ddiv+0x1cc>
 8001266:	42ae      	cmp	r6, r5
 8001268:	d800      	bhi.n	800126c <__aeabi_ddiv+0x518>
 800126a:	e659      	b.n	8000f20 <__aeabi_ddiv+0x1cc>
 800126c:	2302      	movs	r3, #2
 800126e:	425b      	negs	r3, r3
 8001270:	469c      	mov	ip, r3
 8001272:	9b00      	ldr	r3, [sp, #0]
 8001274:	44e0      	add	r8, ip
 8001276:	469c      	mov	ip, r3
 8001278:	4465      	add	r5, ip
 800127a:	429d      	cmp	r5, r3
 800127c:	419b      	sbcs	r3, r3
 800127e:	425b      	negs	r3, r3
 8001280:	191b      	adds	r3, r3, r4
 8001282:	18c0      	adds	r0, r0, r3
 8001284:	e64d      	b.n	8000f22 <__aeabi_ddiv+0x1ce>
 8001286:	428a      	cmp	r2, r1
 8001288:	d800      	bhi.n	800128c <__aeabi_ddiv+0x538>
 800128a:	e60e      	b.n	8000eaa <__aeabi_ddiv+0x156>
 800128c:	1e83      	subs	r3, r0, #2
 800128e:	1909      	adds	r1, r1, r4
 8001290:	e60b      	b.n	8000eaa <__aeabi_ddiv+0x156>
 8001292:	428a      	cmp	r2, r1
 8001294:	d800      	bhi.n	8001298 <__aeabi_ddiv+0x544>
 8001296:	e5f4      	b.n	8000e82 <__aeabi_ddiv+0x12e>
 8001298:	1e83      	subs	r3, r0, #2
 800129a:	4698      	mov	r8, r3
 800129c:	1909      	adds	r1, r1, r4
 800129e:	e5f0      	b.n	8000e82 <__aeabi_ddiv+0x12e>
 80012a0:	4925      	ldr	r1, [pc, #148]	; (8001338 <__aeabi_ddiv+0x5e4>)
 80012a2:	0028      	movs	r0, r5
 80012a4:	4459      	add	r1, fp
 80012a6:	408d      	lsls	r5, r1
 80012a8:	4642      	mov	r2, r8
 80012aa:	408a      	lsls	r2, r1
 80012ac:	1e69      	subs	r1, r5, #1
 80012ae:	418d      	sbcs	r5, r1
 80012b0:	4641      	mov	r1, r8
 80012b2:	40d8      	lsrs	r0, r3
 80012b4:	40d9      	lsrs	r1, r3
 80012b6:	4302      	orrs	r2, r0
 80012b8:	432a      	orrs	r2, r5
 80012ba:	000b      	movs	r3, r1
 80012bc:	0751      	lsls	r1, r2, #29
 80012be:	d100      	bne.n	80012c2 <__aeabi_ddiv+0x56e>
 80012c0:	e751      	b.n	8001166 <__aeabi_ddiv+0x412>
 80012c2:	210f      	movs	r1, #15
 80012c4:	4011      	ands	r1, r2
 80012c6:	2904      	cmp	r1, #4
 80012c8:	d000      	beq.n	80012cc <__aeabi_ddiv+0x578>
 80012ca:	e746      	b.n	800115a <__aeabi_ddiv+0x406>
 80012cc:	e74b      	b.n	8001166 <__aeabi_ddiv+0x412>
 80012ce:	0005      	movs	r5, r0
 80012d0:	428e      	cmp	r6, r1
 80012d2:	d000      	beq.n	80012d6 <__aeabi_ddiv+0x582>
 80012d4:	e66a      	b.n	8000fac <__aeabi_ddiv+0x258>
 80012d6:	9a00      	ldr	r2, [sp, #0]
 80012d8:	4293      	cmp	r3, r2
 80012da:	d000      	beq.n	80012de <__aeabi_ddiv+0x58a>
 80012dc:	e666      	b.n	8000fac <__aeabi_ddiv+0x258>
 80012de:	e667      	b.n	8000fb0 <__aeabi_ddiv+0x25c>
 80012e0:	4a16      	ldr	r2, [pc, #88]	; (800133c <__aeabi_ddiv+0x5e8>)
 80012e2:	445a      	add	r2, fp
 80012e4:	2a00      	cmp	r2, #0
 80012e6:	dc00      	bgt.n	80012ea <__aeabi_ddiv+0x596>
 80012e8:	e710      	b.n	800110c <__aeabi_ddiv+0x3b8>
 80012ea:	2301      	movs	r3, #1
 80012ec:	2500      	movs	r5, #0
 80012ee:	4498      	add	r8, r3
 80012f0:	e667      	b.n	8000fc2 <__aeabi_ddiv+0x26e>
 80012f2:	075d      	lsls	r5, r3, #29
 80012f4:	025b      	lsls	r3, r3, #9
 80012f6:	0b1c      	lsrs	r4, r3, #12
 80012f8:	08d2      	lsrs	r2, r2, #3
 80012fa:	2300      	movs	r3, #0
 80012fc:	4315      	orrs	r5, r2
 80012fe:	e580      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001300:	9800      	ldr	r0, [sp, #0]
 8001302:	3d02      	subs	r5, #2
 8001304:	0042      	lsls	r2, r0, #1
 8001306:	4282      	cmp	r2, r0
 8001308:	41bf      	sbcs	r7, r7
 800130a:	427f      	negs	r7, r7
 800130c:	193c      	adds	r4, r7, r4
 800130e:	1936      	adds	r6, r6, r4
 8001310:	9200      	str	r2, [sp, #0]
 8001312:	e7dd      	b.n	80012d0 <__aeabi_ddiv+0x57c>
 8001314:	2480      	movs	r4, #128	; 0x80
 8001316:	4643      	mov	r3, r8
 8001318:	0324      	lsls	r4, r4, #12
 800131a:	431c      	orrs	r4, r3
 800131c:	0324      	lsls	r4, r4, #12
 800131e:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__aeabi_ddiv+0x5dc>)
 8001320:	0b24      	lsrs	r4, r4, #12
 8001322:	e56e      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001324:	9a00      	ldr	r2, [sp, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d3ea      	bcc.n	8001300 <__aeabi_ddiv+0x5ac>
 800132a:	0005      	movs	r5, r0
 800132c:	e7d3      	b.n	80012d6 <__aeabi_ddiv+0x582>
 800132e:	46c0      	nop			; (mov r8, r8)
 8001330:	000007ff 	.word	0x000007ff
 8001334:	0000043e 	.word	0x0000043e
 8001338:	0000041e 	.word	0x0000041e
 800133c:	000003ff 	.word	0x000003ff

08001340 <__eqdf2>:
 8001340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001342:	464e      	mov	r6, r9
 8001344:	4645      	mov	r5, r8
 8001346:	46de      	mov	lr, fp
 8001348:	4657      	mov	r7, sl
 800134a:	4690      	mov	r8, r2
 800134c:	b5e0      	push	{r5, r6, r7, lr}
 800134e:	0017      	movs	r7, r2
 8001350:	031a      	lsls	r2, r3, #12
 8001352:	0b12      	lsrs	r2, r2, #12
 8001354:	0005      	movs	r5, r0
 8001356:	4684      	mov	ip, r0
 8001358:	4819      	ldr	r0, [pc, #100]	; (80013c0 <__eqdf2+0x80>)
 800135a:	030e      	lsls	r6, r1, #12
 800135c:	004c      	lsls	r4, r1, #1
 800135e:	4691      	mov	r9, r2
 8001360:	005a      	lsls	r2, r3, #1
 8001362:	0fdb      	lsrs	r3, r3, #31
 8001364:	469b      	mov	fp, r3
 8001366:	0b36      	lsrs	r6, r6, #12
 8001368:	0d64      	lsrs	r4, r4, #21
 800136a:	0fc9      	lsrs	r1, r1, #31
 800136c:	0d52      	lsrs	r2, r2, #21
 800136e:	4284      	cmp	r4, r0
 8001370:	d019      	beq.n	80013a6 <__eqdf2+0x66>
 8001372:	4282      	cmp	r2, r0
 8001374:	d010      	beq.n	8001398 <__eqdf2+0x58>
 8001376:	2001      	movs	r0, #1
 8001378:	4294      	cmp	r4, r2
 800137a:	d10e      	bne.n	800139a <__eqdf2+0x5a>
 800137c:	454e      	cmp	r6, r9
 800137e:	d10c      	bne.n	800139a <__eqdf2+0x5a>
 8001380:	2001      	movs	r0, #1
 8001382:	45c4      	cmp	ip, r8
 8001384:	d109      	bne.n	800139a <__eqdf2+0x5a>
 8001386:	4559      	cmp	r1, fp
 8001388:	d017      	beq.n	80013ba <__eqdf2+0x7a>
 800138a:	2c00      	cmp	r4, #0
 800138c:	d105      	bne.n	800139a <__eqdf2+0x5a>
 800138e:	0030      	movs	r0, r6
 8001390:	4328      	orrs	r0, r5
 8001392:	1e43      	subs	r3, r0, #1
 8001394:	4198      	sbcs	r0, r3
 8001396:	e000      	b.n	800139a <__eqdf2+0x5a>
 8001398:	2001      	movs	r0, #1
 800139a:	bcf0      	pop	{r4, r5, r6, r7}
 800139c:	46bb      	mov	fp, r7
 800139e:	46b2      	mov	sl, r6
 80013a0:	46a9      	mov	r9, r5
 80013a2:	46a0      	mov	r8, r4
 80013a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a6:	0033      	movs	r3, r6
 80013a8:	2001      	movs	r0, #1
 80013aa:	432b      	orrs	r3, r5
 80013ac:	d1f5      	bne.n	800139a <__eqdf2+0x5a>
 80013ae:	42a2      	cmp	r2, r4
 80013b0:	d1f3      	bne.n	800139a <__eqdf2+0x5a>
 80013b2:	464b      	mov	r3, r9
 80013b4:	433b      	orrs	r3, r7
 80013b6:	d1f0      	bne.n	800139a <__eqdf2+0x5a>
 80013b8:	e7e2      	b.n	8001380 <__eqdf2+0x40>
 80013ba:	2000      	movs	r0, #0
 80013bc:	e7ed      	b.n	800139a <__eqdf2+0x5a>
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	000007ff 	.word	0x000007ff

080013c4 <__gedf2>:
 80013c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c6:	4647      	mov	r7, r8
 80013c8:	46ce      	mov	lr, r9
 80013ca:	0004      	movs	r4, r0
 80013cc:	0018      	movs	r0, r3
 80013ce:	0016      	movs	r6, r2
 80013d0:	031b      	lsls	r3, r3, #12
 80013d2:	0b1b      	lsrs	r3, r3, #12
 80013d4:	4d2d      	ldr	r5, [pc, #180]	; (800148c <__gedf2+0xc8>)
 80013d6:	004a      	lsls	r2, r1, #1
 80013d8:	4699      	mov	r9, r3
 80013da:	b580      	push	{r7, lr}
 80013dc:	0043      	lsls	r3, r0, #1
 80013de:	030f      	lsls	r7, r1, #12
 80013e0:	46a4      	mov	ip, r4
 80013e2:	46b0      	mov	r8, r6
 80013e4:	0b3f      	lsrs	r7, r7, #12
 80013e6:	0d52      	lsrs	r2, r2, #21
 80013e8:	0fc9      	lsrs	r1, r1, #31
 80013ea:	0d5b      	lsrs	r3, r3, #21
 80013ec:	0fc0      	lsrs	r0, r0, #31
 80013ee:	42aa      	cmp	r2, r5
 80013f0:	d021      	beq.n	8001436 <__gedf2+0x72>
 80013f2:	42ab      	cmp	r3, r5
 80013f4:	d013      	beq.n	800141e <__gedf2+0x5a>
 80013f6:	2a00      	cmp	r2, #0
 80013f8:	d122      	bne.n	8001440 <__gedf2+0x7c>
 80013fa:	433c      	orrs	r4, r7
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d102      	bne.n	8001406 <__gedf2+0x42>
 8001400:	464d      	mov	r5, r9
 8001402:	432e      	orrs	r6, r5
 8001404:	d022      	beq.n	800144c <__gedf2+0x88>
 8001406:	2c00      	cmp	r4, #0
 8001408:	d010      	beq.n	800142c <__gedf2+0x68>
 800140a:	4281      	cmp	r1, r0
 800140c:	d022      	beq.n	8001454 <__gedf2+0x90>
 800140e:	2002      	movs	r0, #2
 8001410:	3901      	subs	r1, #1
 8001412:	4008      	ands	r0, r1
 8001414:	3801      	subs	r0, #1
 8001416:	bcc0      	pop	{r6, r7}
 8001418:	46b9      	mov	r9, r7
 800141a:	46b0      	mov	r8, r6
 800141c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800141e:	464d      	mov	r5, r9
 8001420:	432e      	orrs	r6, r5
 8001422:	d129      	bne.n	8001478 <__gedf2+0xb4>
 8001424:	2a00      	cmp	r2, #0
 8001426:	d1f0      	bne.n	800140a <__gedf2+0x46>
 8001428:	433c      	orrs	r4, r7
 800142a:	d1ee      	bne.n	800140a <__gedf2+0x46>
 800142c:	2800      	cmp	r0, #0
 800142e:	d1f2      	bne.n	8001416 <__gedf2+0x52>
 8001430:	2001      	movs	r0, #1
 8001432:	4240      	negs	r0, r0
 8001434:	e7ef      	b.n	8001416 <__gedf2+0x52>
 8001436:	003d      	movs	r5, r7
 8001438:	4325      	orrs	r5, r4
 800143a:	d11d      	bne.n	8001478 <__gedf2+0xb4>
 800143c:	4293      	cmp	r3, r2
 800143e:	d0ee      	beq.n	800141e <__gedf2+0x5a>
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1e2      	bne.n	800140a <__gedf2+0x46>
 8001444:	464c      	mov	r4, r9
 8001446:	4326      	orrs	r6, r4
 8001448:	d1df      	bne.n	800140a <__gedf2+0x46>
 800144a:	e7e0      	b.n	800140e <__gedf2+0x4a>
 800144c:	2000      	movs	r0, #0
 800144e:	2c00      	cmp	r4, #0
 8001450:	d0e1      	beq.n	8001416 <__gedf2+0x52>
 8001452:	e7dc      	b.n	800140e <__gedf2+0x4a>
 8001454:	429a      	cmp	r2, r3
 8001456:	dc0a      	bgt.n	800146e <__gedf2+0xaa>
 8001458:	dbe8      	blt.n	800142c <__gedf2+0x68>
 800145a:	454f      	cmp	r7, r9
 800145c:	d8d7      	bhi.n	800140e <__gedf2+0x4a>
 800145e:	d00e      	beq.n	800147e <__gedf2+0xba>
 8001460:	2000      	movs	r0, #0
 8001462:	454f      	cmp	r7, r9
 8001464:	d2d7      	bcs.n	8001416 <__gedf2+0x52>
 8001466:	2900      	cmp	r1, #0
 8001468:	d0e2      	beq.n	8001430 <__gedf2+0x6c>
 800146a:	0008      	movs	r0, r1
 800146c:	e7d3      	b.n	8001416 <__gedf2+0x52>
 800146e:	4243      	negs	r3, r0
 8001470:	4158      	adcs	r0, r3
 8001472:	0040      	lsls	r0, r0, #1
 8001474:	3801      	subs	r0, #1
 8001476:	e7ce      	b.n	8001416 <__gedf2+0x52>
 8001478:	2002      	movs	r0, #2
 800147a:	4240      	negs	r0, r0
 800147c:	e7cb      	b.n	8001416 <__gedf2+0x52>
 800147e:	45c4      	cmp	ip, r8
 8001480:	d8c5      	bhi.n	800140e <__gedf2+0x4a>
 8001482:	2000      	movs	r0, #0
 8001484:	45c4      	cmp	ip, r8
 8001486:	d2c6      	bcs.n	8001416 <__gedf2+0x52>
 8001488:	e7ed      	b.n	8001466 <__gedf2+0xa2>
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	000007ff 	.word	0x000007ff

08001490 <__ledf2>:
 8001490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001492:	4647      	mov	r7, r8
 8001494:	46ce      	mov	lr, r9
 8001496:	0004      	movs	r4, r0
 8001498:	0018      	movs	r0, r3
 800149a:	0016      	movs	r6, r2
 800149c:	031b      	lsls	r3, r3, #12
 800149e:	0b1b      	lsrs	r3, r3, #12
 80014a0:	4d2c      	ldr	r5, [pc, #176]	; (8001554 <__ledf2+0xc4>)
 80014a2:	004a      	lsls	r2, r1, #1
 80014a4:	4699      	mov	r9, r3
 80014a6:	b580      	push	{r7, lr}
 80014a8:	0043      	lsls	r3, r0, #1
 80014aa:	030f      	lsls	r7, r1, #12
 80014ac:	46a4      	mov	ip, r4
 80014ae:	46b0      	mov	r8, r6
 80014b0:	0b3f      	lsrs	r7, r7, #12
 80014b2:	0d52      	lsrs	r2, r2, #21
 80014b4:	0fc9      	lsrs	r1, r1, #31
 80014b6:	0d5b      	lsrs	r3, r3, #21
 80014b8:	0fc0      	lsrs	r0, r0, #31
 80014ba:	42aa      	cmp	r2, r5
 80014bc:	d00d      	beq.n	80014da <__ledf2+0x4a>
 80014be:	42ab      	cmp	r3, r5
 80014c0:	d010      	beq.n	80014e4 <__ledf2+0x54>
 80014c2:	2a00      	cmp	r2, #0
 80014c4:	d127      	bne.n	8001516 <__ledf2+0x86>
 80014c6:	433c      	orrs	r4, r7
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d111      	bne.n	80014f0 <__ledf2+0x60>
 80014cc:	464d      	mov	r5, r9
 80014ce:	432e      	orrs	r6, r5
 80014d0:	d10e      	bne.n	80014f0 <__ledf2+0x60>
 80014d2:	2000      	movs	r0, #0
 80014d4:	2c00      	cmp	r4, #0
 80014d6:	d015      	beq.n	8001504 <__ledf2+0x74>
 80014d8:	e00e      	b.n	80014f8 <__ledf2+0x68>
 80014da:	003d      	movs	r5, r7
 80014dc:	4325      	orrs	r5, r4
 80014de:	d110      	bne.n	8001502 <__ledf2+0x72>
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d118      	bne.n	8001516 <__ledf2+0x86>
 80014e4:	464d      	mov	r5, r9
 80014e6:	432e      	orrs	r6, r5
 80014e8:	d10b      	bne.n	8001502 <__ledf2+0x72>
 80014ea:	2a00      	cmp	r2, #0
 80014ec:	d102      	bne.n	80014f4 <__ledf2+0x64>
 80014ee:	433c      	orrs	r4, r7
 80014f0:	2c00      	cmp	r4, #0
 80014f2:	d00b      	beq.n	800150c <__ledf2+0x7c>
 80014f4:	4281      	cmp	r1, r0
 80014f6:	d014      	beq.n	8001522 <__ledf2+0x92>
 80014f8:	2002      	movs	r0, #2
 80014fa:	3901      	subs	r1, #1
 80014fc:	4008      	ands	r0, r1
 80014fe:	3801      	subs	r0, #1
 8001500:	e000      	b.n	8001504 <__ledf2+0x74>
 8001502:	2002      	movs	r0, #2
 8001504:	bcc0      	pop	{r6, r7}
 8001506:	46b9      	mov	r9, r7
 8001508:	46b0      	mov	r8, r6
 800150a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800150c:	2800      	cmp	r0, #0
 800150e:	d1f9      	bne.n	8001504 <__ledf2+0x74>
 8001510:	2001      	movs	r0, #1
 8001512:	4240      	negs	r0, r0
 8001514:	e7f6      	b.n	8001504 <__ledf2+0x74>
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1ec      	bne.n	80014f4 <__ledf2+0x64>
 800151a:	464c      	mov	r4, r9
 800151c:	4326      	orrs	r6, r4
 800151e:	d1e9      	bne.n	80014f4 <__ledf2+0x64>
 8001520:	e7ea      	b.n	80014f8 <__ledf2+0x68>
 8001522:	429a      	cmp	r2, r3
 8001524:	dd04      	ble.n	8001530 <__ledf2+0xa0>
 8001526:	4243      	negs	r3, r0
 8001528:	4158      	adcs	r0, r3
 800152a:	0040      	lsls	r0, r0, #1
 800152c:	3801      	subs	r0, #1
 800152e:	e7e9      	b.n	8001504 <__ledf2+0x74>
 8001530:	429a      	cmp	r2, r3
 8001532:	dbeb      	blt.n	800150c <__ledf2+0x7c>
 8001534:	454f      	cmp	r7, r9
 8001536:	d8df      	bhi.n	80014f8 <__ledf2+0x68>
 8001538:	d006      	beq.n	8001548 <__ledf2+0xb8>
 800153a:	2000      	movs	r0, #0
 800153c:	454f      	cmp	r7, r9
 800153e:	d2e1      	bcs.n	8001504 <__ledf2+0x74>
 8001540:	2900      	cmp	r1, #0
 8001542:	d0e5      	beq.n	8001510 <__ledf2+0x80>
 8001544:	0008      	movs	r0, r1
 8001546:	e7dd      	b.n	8001504 <__ledf2+0x74>
 8001548:	45c4      	cmp	ip, r8
 800154a:	d8d5      	bhi.n	80014f8 <__ledf2+0x68>
 800154c:	2000      	movs	r0, #0
 800154e:	45c4      	cmp	ip, r8
 8001550:	d2d8      	bcs.n	8001504 <__ledf2+0x74>
 8001552:	e7f5      	b.n	8001540 <__ledf2+0xb0>
 8001554:	000007ff 	.word	0x000007ff

08001558 <__aeabi_dmul>:
 8001558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155a:	4657      	mov	r7, sl
 800155c:	464e      	mov	r6, r9
 800155e:	4645      	mov	r5, r8
 8001560:	46de      	mov	lr, fp
 8001562:	b5e0      	push	{r5, r6, r7, lr}
 8001564:	4698      	mov	r8, r3
 8001566:	030c      	lsls	r4, r1, #12
 8001568:	004b      	lsls	r3, r1, #1
 800156a:	0006      	movs	r6, r0
 800156c:	4692      	mov	sl, r2
 800156e:	b087      	sub	sp, #28
 8001570:	0b24      	lsrs	r4, r4, #12
 8001572:	0d5b      	lsrs	r3, r3, #21
 8001574:	0fcf      	lsrs	r7, r1, #31
 8001576:	2b00      	cmp	r3, #0
 8001578:	d100      	bne.n	800157c <__aeabi_dmul+0x24>
 800157a:	e15c      	b.n	8001836 <__aeabi_dmul+0x2de>
 800157c:	4ad9      	ldr	r2, [pc, #868]	; (80018e4 <__aeabi_dmul+0x38c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d100      	bne.n	8001584 <__aeabi_dmul+0x2c>
 8001582:	e175      	b.n	8001870 <__aeabi_dmul+0x318>
 8001584:	0f42      	lsrs	r2, r0, #29
 8001586:	00e4      	lsls	r4, r4, #3
 8001588:	4314      	orrs	r4, r2
 800158a:	2280      	movs	r2, #128	; 0x80
 800158c:	0412      	lsls	r2, r2, #16
 800158e:	4314      	orrs	r4, r2
 8001590:	4ad5      	ldr	r2, [pc, #852]	; (80018e8 <__aeabi_dmul+0x390>)
 8001592:	00c5      	lsls	r5, r0, #3
 8001594:	4694      	mov	ip, r2
 8001596:	4463      	add	r3, ip
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2300      	movs	r3, #0
 800159c:	4699      	mov	r9, r3
 800159e:	469b      	mov	fp, r3
 80015a0:	4643      	mov	r3, r8
 80015a2:	4642      	mov	r2, r8
 80015a4:	031e      	lsls	r6, r3, #12
 80015a6:	0fd2      	lsrs	r2, r2, #31
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	4650      	mov	r0, sl
 80015ac:	4690      	mov	r8, r2
 80015ae:	0b36      	lsrs	r6, r6, #12
 80015b0:	0d5b      	lsrs	r3, r3, #21
 80015b2:	d100      	bne.n	80015b6 <__aeabi_dmul+0x5e>
 80015b4:	e120      	b.n	80017f8 <__aeabi_dmul+0x2a0>
 80015b6:	4acb      	ldr	r2, [pc, #812]	; (80018e4 <__aeabi_dmul+0x38c>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0x66>
 80015bc:	e162      	b.n	8001884 <__aeabi_dmul+0x32c>
 80015be:	49ca      	ldr	r1, [pc, #808]	; (80018e8 <__aeabi_dmul+0x390>)
 80015c0:	0f42      	lsrs	r2, r0, #29
 80015c2:	468c      	mov	ip, r1
 80015c4:	9900      	ldr	r1, [sp, #0]
 80015c6:	4463      	add	r3, ip
 80015c8:	00f6      	lsls	r6, r6, #3
 80015ca:	468c      	mov	ip, r1
 80015cc:	4316      	orrs	r6, r2
 80015ce:	2280      	movs	r2, #128	; 0x80
 80015d0:	449c      	add	ip, r3
 80015d2:	0412      	lsls	r2, r2, #16
 80015d4:	4663      	mov	r3, ip
 80015d6:	4316      	orrs	r6, r2
 80015d8:	00c2      	lsls	r2, r0, #3
 80015da:	2000      	movs	r0, #0
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	9900      	ldr	r1, [sp, #0]
 80015e0:	4643      	mov	r3, r8
 80015e2:	3101      	adds	r1, #1
 80015e4:	468c      	mov	ip, r1
 80015e6:	4649      	mov	r1, r9
 80015e8:	407b      	eors	r3, r7
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	290f      	cmp	r1, #15
 80015ee:	d826      	bhi.n	800163e <__aeabi_dmul+0xe6>
 80015f0:	4bbe      	ldr	r3, [pc, #760]	; (80018ec <__aeabi_dmul+0x394>)
 80015f2:	0089      	lsls	r1, r1, #2
 80015f4:	5859      	ldr	r1, [r3, r1]
 80015f6:	468f      	mov	pc, r1
 80015f8:	4643      	mov	r3, r8
 80015fa:	9301      	str	r3, [sp, #4]
 80015fc:	0034      	movs	r4, r6
 80015fe:	0015      	movs	r5, r2
 8001600:	4683      	mov	fp, r0
 8001602:	465b      	mov	r3, fp
 8001604:	2b02      	cmp	r3, #2
 8001606:	d016      	beq.n	8001636 <__aeabi_dmul+0xde>
 8001608:	2b03      	cmp	r3, #3
 800160a:	d100      	bne.n	800160e <__aeabi_dmul+0xb6>
 800160c:	e203      	b.n	8001a16 <__aeabi_dmul+0x4be>
 800160e:	2b01      	cmp	r3, #1
 8001610:	d000      	beq.n	8001614 <__aeabi_dmul+0xbc>
 8001612:	e0cd      	b.n	80017b0 <__aeabi_dmul+0x258>
 8001614:	2200      	movs	r2, #0
 8001616:	2400      	movs	r4, #0
 8001618:	2500      	movs	r5, #0
 800161a:	9b01      	ldr	r3, [sp, #4]
 800161c:	0512      	lsls	r2, r2, #20
 800161e:	4322      	orrs	r2, r4
 8001620:	07db      	lsls	r3, r3, #31
 8001622:	431a      	orrs	r2, r3
 8001624:	0028      	movs	r0, r5
 8001626:	0011      	movs	r1, r2
 8001628:	b007      	add	sp, #28
 800162a:	bcf0      	pop	{r4, r5, r6, r7}
 800162c:	46bb      	mov	fp, r7
 800162e:	46b2      	mov	sl, r6
 8001630:	46a9      	mov	r9, r5
 8001632:	46a0      	mov	r8, r4
 8001634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001636:	2400      	movs	r4, #0
 8001638:	2500      	movs	r5, #0
 800163a:	4aaa      	ldr	r2, [pc, #680]	; (80018e4 <__aeabi_dmul+0x38c>)
 800163c:	e7ed      	b.n	800161a <__aeabi_dmul+0xc2>
 800163e:	0c28      	lsrs	r0, r5, #16
 8001640:	042d      	lsls	r5, r5, #16
 8001642:	0c2d      	lsrs	r5, r5, #16
 8001644:	002b      	movs	r3, r5
 8001646:	0c11      	lsrs	r1, r2, #16
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	0c12      	lsrs	r2, r2, #16
 800164c:	4353      	muls	r3, r2
 800164e:	4698      	mov	r8, r3
 8001650:	0013      	movs	r3, r2
 8001652:	002f      	movs	r7, r5
 8001654:	4343      	muls	r3, r0
 8001656:	4699      	mov	r9, r3
 8001658:	434f      	muls	r7, r1
 800165a:	444f      	add	r7, r9
 800165c:	46bb      	mov	fp, r7
 800165e:	4647      	mov	r7, r8
 8001660:	000b      	movs	r3, r1
 8001662:	0c3f      	lsrs	r7, r7, #16
 8001664:	46ba      	mov	sl, r7
 8001666:	4343      	muls	r3, r0
 8001668:	44da      	add	sl, fp
 800166a:	9302      	str	r3, [sp, #8]
 800166c:	45d1      	cmp	r9, sl
 800166e:	d904      	bls.n	800167a <__aeabi_dmul+0x122>
 8001670:	2780      	movs	r7, #128	; 0x80
 8001672:	027f      	lsls	r7, r7, #9
 8001674:	46b9      	mov	r9, r7
 8001676:	444b      	add	r3, r9
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	4653      	mov	r3, sl
 800167c:	0c1b      	lsrs	r3, r3, #16
 800167e:	469b      	mov	fp, r3
 8001680:	4653      	mov	r3, sl
 8001682:	041f      	lsls	r7, r3, #16
 8001684:	4643      	mov	r3, r8
 8001686:	041b      	lsls	r3, r3, #16
 8001688:	0c1b      	lsrs	r3, r3, #16
 800168a:	4698      	mov	r8, r3
 800168c:	003b      	movs	r3, r7
 800168e:	4443      	add	r3, r8
 8001690:	9304      	str	r3, [sp, #16]
 8001692:	0c33      	lsrs	r3, r6, #16
 8001694:	0436      	lsls	r6, r6, #16
 8001696:	0c36      	lsrs	r6, r6, #16
 8001698:	4698      	mov	r8, r3
 800169a:	0033      	movs	r3, r6
 800169c:	4343      	muls	r3, r0
 800169e:	4699      	mov	r9, r3
 80016a0:	4643      	mov	r3, r8
 80016a2:	4343      	muls	r3, r0
 80016a4:	002f      	movs	r7, r5
 80016a6:	469a      	mov	sl, r3
 80016a8:	4643      	mov	r3, r8
 80016aa:	4377      	muls	r7, r6
 80016ac:	435d      	muls	r5, r3
 80016ae:	0c38      	lsrs	r0, r7, #16
 80016b0:	444d      	add	r5, r9
 80016b2:	1945      	adds	r5, r0, r5
 80016b4:	45a9      	cmp	r9, r5
 80016b6:	d903      	bls.n	80016c0 <__aeabi_dmul+0x168>
 80016b8:	2380      	movs	r3, #128	; 0x80
 80016ba:	025b      	lsls	r3, r3, #9
 80016bc:	4699      	mov	r9, r3
 80016be:	44ca      	add	sl, r9
 80016c0:	043f      	lsls	r7, r7, #16
 80016c2:	0c28      	lsrs	r0, r5, #16
 80016c4:	0c3f      	lsrs	r7, r7, #16
 80016c6:	042d      	lsls	r5, r5, #16
 80016c8:	19ed      	adds	r5, r5, r7
 80016ca:	0c27      	lsrs	r7, r4, #16
 80016cc:	0424      	lsls	r4, r4, #16
 80016ce:	0c24      	lsrs	r4, r4, #16
 80016d0:	0003      	movs	r3, r0
 80016d2:	0020      	movs	r0, r4
 80016d4:	4350      	muls	r0, r2
 80016d6:	437a      	muls	r2, r7
 80016d8:	4691      	mov	r9, r2
 80016da:	003a      	movs	r2, r7
 80016dc:	4453      	add	r3, sl
 80016de:	9305      	str	r3, [sp, #20]
 80016e0:	0c03      	lsrs	r3, r0, #16
 80016e2:	469a      	mov	sl, r3
 80016e4:	434a      	muls	r2, r1
 80016e6:	4361      	muls	r1, r4
 80016e8:	4449      	add	r1, r9
 80016ea:	4451      	add	r1, sl
 80016ec:	44ab      	add	fp, r5
 80016ee:	4589      	cmp	r9, r1
 80016f0:	d903      	bls.n	80016fa <__aeabi_dmul+0x1a2>
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	025b      	lsls	r3, r3, #9
 80016f6:	4699      	mov	r9, r3
 80016f8:	444a      	add	r2, r9
 80016fa:	0400      	lsls	r0, r0, #16
 80016fc:	0c0b      	lsrs	r3, r1, #16
 80016fe:	0c00      	lsrs	r0, r0, #16
 8001700:	0409      	lsls	r1, r1, #16
 8001702:	1809      	adds	r1, r1, r0
 8001704:	0020      	movs	r0, r4
 8001706:	4699      	mov	r9, r3
 8001708:	4643      	mov	r3, r8
 800170a:	4370      	muls	r0, r6
 800170c:	435c      	muls	r4, r3
 800170e:	437e      	muls	r6, r7
 8001710:	435f      	muls	r7, r3
 8001712:	0c03      	lsrs	r3, r0, #16
 8001714:	4698      	mov	r8, r3
 8001716:	19a4      	adds	r4, r4, r6
 8001718:	4444      	add	r4, r8
 800171a:	444a      	add	r2, r9
 800171c:	9703      	str	r7, [sp, #12]
 800171e:	42a6      	cmp	r6, r4
 8001720:	d904      	bls.n	800172c <__aeabi_dmul+0x1d4>
 8001722:	2380      	movs	r3, #128	; 0x80
 8001724:	025b      	lsls	r3, r3, #9
 8001726:	4698      	mov	r8, r3
 8001728:	4447      	add	r7, r8
 800172a:	9703      	str	r7, [sp, #12]
 800172c:	0423      	lsls	r3, r4, #16
 800172e:	9e02      	ldr	r6, [sp, #8]
 8001730:	469a      	mov	sl, r3
 8001732:	9b05      	ldr	r3, [sp, #20]
 8001734:	445e      	add	r6, fp
 8001736:	4698      	mov	r8, r3
 8001738:	42ae      	cmp	r6, r5
 800173a:	41ad      	sbcs	r5, r5
 800173c:	1876      	adds	r6, r6, r1
 800173e:	428e      	cmp	r6, r1
 8001740:	4189      	sbcs	r1, r1
 8001742:	0400      	lsls	r0, r0, #16
 8001744:	0c00      	lsrs	r0, r0, #16
 8001746:	4450      	add	r0, sl
 8001748:	4440      	add	r0, r8
 800174a:	426d      	negs	r5, r5
 800174c:	1947      	adds	r7, r0, r5
 800174e:	46b8      	mov	r8, r7
 8001750:	4693      	mov	fp, r2
 8001752:	4249      	negs	r1, r1
 8001754:	4689      	mov	r9, r1
 8001756:	44c3      	add	fp, r8
 8001758:	44d9      	add	r9, fp
 800175a:	4298      	cmp	r0, r3
 800175c:	4180      	sbcs	r0, r0
 800175e:	45a8      	cmp	r8, r5
 8001760:	41ad      	sbcs	r5, r5
 8001762:	4593      	cmp	fp, r2
 8001764:	4192      	sbcs	r2, r2
 8001766:	4589      	cmp	r9, r1
 8001768:	4189      	sbcs	r1, r1
 800176a:	426d      	negs	r5, r5
 800176c:	4240      	negs	r0, r0
 800176e:	4328      	orrs	r0, r5
 8001770:	0c24      	lsrs	r4, r4, #16
 8001772:	4252      	negs	r2, r2
 8001774:	4249      	negs	r1, r1
 8001776:	430a      	orrs	r2, r1
 8001778:	9b03      	ldr	r3, [sp, #12]
 800177a:	1900      	adds	r0, r0, r4
 800177c:	1880      	adds	r0, r0, r2
 800177e:	18c7      	adds	r7, r0, r3
 8001780:	464b      	mov	r3, r9
 8001782:	0ddc      	lsrs	r4, r3, #23
 8001784:	9b04      	ldr	r3, [sp, #16]
 8001786:	0275      	lsls	r5, r6, #9
 8001788:	431d      	orrs	r5, r3
 800178a:	1e6a      	subs	r2, r5, #1
 800178c:	4195      	sbcs	r5, r2
 800178e:	464b      	mov	r3, r9
 8001790:	0df6      	lsrs	r6, r6, #23
 8001792:	027f      	lsls	r7, r7, #9
 8001794:	4335      	orrs	r5, r6
 8001796:	025a      	lsls	r2, r3, #9
 8001798:	433c      	orrs	r4, r7
 800179a:	4315      	orrs	r5, r2
 800179c:	01fb      	lsls	r3, r7, #7
 800179e:	d400      	bmi.n	80017a2 <__aeabi_dmul+0x24a>
 80017a0:	e11c      	b.n	80019dc <__aeabi_dmul+0x484>
 80017a2:	2101      	movs	r1, #1
 80017a4:	086a      	lsrs	r2, r5, #1
 80017a6:	400d      	ands	r5, r1
 80017a8:	4315      	orrs	r5, r2
 80017aa:	07e2      	lsls	r2, r4, #31
 80017ac:	4315      	orrs	r5, r2
 80017ae:	0864      	lsrs	r4, r4, #1
 80017b0:	494f      	ldr	r1, [pc, #316]	; (80018f0 <__aeabi_dmul+0x398>)
 80017b2:	4461      	add	r1, ip
 80017b4:	2900      	cmp	r1, #0
 80017b6:	dc00      	bgt.n	80017ba <__aeabi_dmul+0x262>
 80017b8:	e0b0      	b.n	800191c <__aeabi_dmul+0x3c4>
 80017ba:	076b      	lsls	r3, r5, #29
 80017bc:	d009      	beq.n	80017d2 <__aeabi_dmul+0x27a>
 80017be:	220f      	movs	r2, #15
 80017c0:	402a      	ands	r2, r5
 80017c2:	2a04      	cmp	r2, #4
 80017c4:	d005      	beq.n	80017d2 <__aeabi_dmul+0x27a>
 80017c6:	1d2a      	adds	r2, r5, #4
 80017c8:	42aa      	cmp	r2, r5
 80017ca:	41ad      	sbcs	r5, r5
 80017cc:	426d      	negs	r5, r5
 80017ce:	1964      	adds	r4, r4, r5
 80017d0:	0015      	movs	r5, r2
 80017d2:	01e3      	lsls	r3, r4, #7
 80017d4:	d504      	bpl.n	80017e0 <__aeabi_dmul+0x288>
 80017d6:	2180      	movs	r1, #128	; 0x80
 80017d8:	4a46      	ldr	r2, [pc, #280]	; (80018f4 <__aeabi_dmul+0x39c>)
 80017da:	00c9      	lsls	r1, r1, #3
 80017dc:	4014      	ands	r4, r2
 80017de:	4461      	add	r1, ip
 80017e0:	4a45      	ldr	r2, [pc, #276]	; (80018f8 <__aeabi_dmul+0x3a0>)
 80017e2:	4291      	cmp	r1, r2
 80017e4:	dd00      	ble.n	80017e8 <__aeabi_dmul+0x290>
 80017e6:	e726      	b.n	8001636 <__aeabi_dmul+0xde>
 80017e8:	0762      	lsls	r2, r4, #29
 80017ea:	08ed      	lsrs	r5, r5, #3
 80017ec:	0264      	lsls	r4, r4, #9
 80017ee:	0549      	lsls	r1, r1, #21
 80017f0:	4315      	orrs	r5, r2
 80017f2:	0b24      	lsrs	r4, r4, #12
 80017f4:	0d4a      	lsrs	r2, r1, #21
 80017f6:	e710      	b.n	800161a <__aeabi_dmul+0xc2>
 80017f8:	4652      	mov	r2, sl
 80017fa:	4332      	orrs	r2, r6
 80017fc:	d100      	bne.n	8001800 <__aeabi_dmul+0x2a8>
 80017fe:	e07f      	b.n	8001900 <__aeabi_dmul+0x3a8>
 8001800:	2e00      	cmp	r6, #0
 8001802:	d100      	bne.n	8001806 <__aeabi_dmul+0x2ae>
 8001804:	e0dc      	b.n	80019c0 <__aeabi_dmul+0x468>
 8001806:	0030      	movs	r0, r6
 8001808:	f000 fd4e 	bl	80022a8 <__clzsi2>
 800180c:	0002      	movs	r2, r0
 800180e:	3a0b      	subs	r2, #11
 8001810:	231d      	movs	r3, #29
 8001812:	0001      	movs	r1, r0
 8001814:	1a9b      	subs	r3, r3, r2
 8001816:	4652      	mov	r2, sl
 8001818:	3908      	subs	r1, #8
 800181a:	40da      	lsrs	r2, r3
 800181c:	408e      	lsls	r6, r1
 800181e:	4316      	orrs	r6, r2
 8001820:	4652      	mov	r2, sl
 8001822:	408a      	lsls	r2, r1
 8001824:	9b00      	ldr	r3, [sp, #0]
 8001826:	4935      	ldr	r1, [pc, #212]	; (80018fc <__aeabi_dmul+0x3a4>)
 8001828:	1a18      	subs	r0, r3, r0
 800182a:	0003      	movs	r3, r0
 800182c:	468c      	mov	ip, r1
 800182e:	4463      	add	r3, ip
 8001830:	2000      	movs	r0, #0
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	e6d3      	b.n	80015de <__aeabi_dmul+0x86>
 8001836:	0025      	movs	r5, r4
 8001838:	4305      	orrs	r5, r0
 800183a:	d04a      	beq.n	80018d2 <__aeabi_dmul+0x37a>
 800183c:	2c00      	cmp	r4, #0
 800183e:	d100      	bne.n	8001842 <__aeabi_dmul+0x2ea>
 8001840:	e0b0      	b.n	80019a4 <__aeabi_dmul+0x44c>
 8001842:	0020      	movs	r0, r4
 8001844:	f000 fd30 	bl	80022a8 <__clzsi2>
 8001848:	0001      	movs	r1, r0
 800184a:	0002      	movs	r2, r0
 800184c:	390b      	subs	r1, #11
 800184e:	231d      	movs	r3, #29
 8001850:	0010      	movs	r0, r2
 8001852:	1a5b      	subs	r3, r3, r1
 8001854:	0031      	movs	r1, r6
 8001856:	0035      	movs	r5, r6
 8001858:	3808      	subs	r0, #8
 800185a:	4084      	lsls	r4, r0
 800185c:	40d9      	lsrs	r1, r3
 800185e:	4085      	lsls	r5, r0
 8001860:	430c      	orrs	r4, r1
 8001862:	4826      	ldr	r0, [pc, #152]	; (80018fc <__aeabi_dmul+0x3a4>)
 8001864:	1a83      	subs	r3, r0, r2
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2300      	movs	r3, #0
 800186a:	4699      	mov	r9, r3
 800186c:	469b      	mov	fp, r3
 800186e:	e697      	b.n	80015a0 <__aeabi_dmul+0x48>
 8001870:	0005      	movs	r5, r0
 8001872:	4325      	orrs	r5, r4
 8001874:	d126      	bne.n	80018c4 <__aeabi_dmul+0x36c>
 8001876:	2208      	movs	r2, #8
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2302      	movs	r3, #2
 800187c:	2400      	movs	r4, #0
 800187e:	4691      	mov	r9, r2
 8001880:	469b      	mov	fp, r3
 8001882:	e68d      	b.n	80015a0 <__aeabi_dmul+0x48>
 8001884:	4652      	mov	r2, sl
 8001886:	9b00      	ldr	r3, [sp, #0]
 8001888:	4332      	orrs	r2, r6
 800188a:	d110      	bne.n	80018ae <__aeabi_dmul+0x356>
 800188c:	4915      	ldr	r1, [pc, #84]	; (80018e4 <__aeabi_dmul+0x38c>)
 800188e:	2600      	movs	r6, #0
 8001890:	468c      	mov	ip, r1
 8001892:	4463      	add	r3, ip
 8001894:	4649      	mov	r1, r9
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	2302      	movs	r3, #2
 800189a:	4319      	orrs	r1, r3
 800189c:	4689      	mov	r9, r1
 800189e:	2002      	movs	r0, #2
 80018a0:	e69d      	b.n	80015de <__aeabi_dmul+0x86>
 80018a2:	465b      	mov	r3, fp
 80018a4:	9701      	str	r7, [sp, #4]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d000      	beq.n	80018ac <__aeabi_dmul+0x354>
 80018aa:	e6ad      	b.n	8001608 <__aeabi_dmul+0xb0>
 80018ac:	e6c3      	b.n	8001636 <__aeabi_dmul+0xde>
 80018ae:	4a0d      	ldr	r2, [pc, #52]	; (80018e4 <__aeabi_dmul+0x38c>)
 80018b0:	2003      	movs	r0, #3
 80018b2:	4694      	mov	ip, r2
 80018b4:	4463      	add	r3, ip
 80018b6:	464a      	mov	r2, r9
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2303      	movs	r3, #3
 80018bc:	431a      	orrs	r2, r3
 80018be:	4691      	mov	r9, r2
 80018c0:	4652      	mov	r2, sl
 80018c2:	e68c      	b.n	80015de <__aeabi_dmul+0x86>
 80018c4:	220c      	movs	r2, #12
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	2303      	movs	r3, #3
 80018ca:	0005      	movs	r5, r0
 80018cc:	4691      	mov	r9, r2
 80018ce:	469b      	mov	fp, r3
 80018d0:	e666      	b.n	80015a0 <__aeabi_dmul+0x48>
 80018d2:	2304      	movs	r3, #4
 80018d4:	4699      	mov	r9, r3
 80018d6:	2300      	movs	r3, #0
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	3301      	adds	r3, #1
 80018dc:	2400      	movs	r4, #0
 80018de:	469b      	mov	fp, r3
 80018e0:	e65e      	b.n	80015a0 <__aeabi_dmul+0x48>
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	000007ff 	.word	0x000007ff
 80018e8:	fffffc01 	.word	0xfffffc01
 80018ec:	08007f50 	.word	0x08007f50
 80018f0:	000003ff 	.word	0x000003ff
 80018f4:	feffffff 	.word	0xfeffffff
 80018f8:	000007fe 	.word	0x000007fe
 80018fc:	fffffc0d 	.word	0xfffffc0d
 8001900:	4649      	mov	r1, r9
 8001902:	2301      	movs	r3, #1
 8001904:	4319      	orrs	r1, r3
 8001906:	4689      	mov	r9, r1
 8001908:	2600      	movs	r6, #0
 800190a:	2001      	movs	r0, #1
 800190c:	e667      	b.n	80015de <__aeabi_dmul+0x86>
 800190e:	2300      	movs	r3, #0
 8001910:	2480      	movs	r4, #128	; 0x80
 8001912:	2500      	movs	r5, #0
 8001914:	4a43      	ldr	r2, [pc, #268]	; (8001a24 <__aeabi_dmul+0x4cc>)
 8001916:	9301      	str	r3, [sp, #4]
 8001918:	0324      	lsls	r4, r4, #12
 800191a:	e67e      	b.n	800161a <__aeabi_dmul+0xc2>
 800191c:	2001      	movs	r0, #1
 800191e:	1a40      	subs	r0, r0, r1
 8001920:	2838      	cmp	r0, #56	; 0x38
 8001922:	dd00      	ble.n	8001926 <__aeabi_dmul+0x3ce>
 8001924:	e676      	b.n	8001614 <__aeabi_dmul+0xbc>
 8001926:	281f      	cmp	r0, #31
 8001928:	dd5b      	ble.n	80019e2 <__aeabi_dmul+0x48a>
 800192a:	221f      	movs	r2, #31
 800192c:	0023      	movs	r3, r4
 800192e:	4252      	negs	r2, r2
 8001930:	1a51      	subs	r1, r2, r1
 8001932:	40cb      	lsrs	r3, r1
 8001934:	0019      	movs	r1, r3
 8001936:	2820      	cmp	r0, #32
 8001938:	d003      	beq.n	8001942 <__aeabi_dmul+0x3ea>
 800193a:	4a3b      	ldr	r2, [pc, #236]	; (8001a28 <__aeabi_dmul+0x4d0>)
 800193c:	4462      	add	r2, ip
 800193e:	4094      	lsls	r4, r2
 8001940:	4325      	orrs	r5, r4
 8001942:	1e6a      	subs	r2, r5, #1
 8001944:	4195      	sbcs	r5, r2
 8001946:	002a      	movs	r2, r5
 8001948:	430a      	orrs	r2, r1
 800194a:	2107      	movs	r1, #7
 800194c:	000d      	movs	r5, r1
 800194e:	2400      	movs	r4, #0
 8001950:	4015      	ands	r5, r2
 8001952:	4211      	tst	r1, r2
 8001954:	d05b      	beq.n	8001a0e <__aeabi_dmul+0x4b6>
 8001956:	210f      	movs	r1, #15
 8001958:	2400      	movs	r4, #0
 800195a:	4011      	ands	r1, r2
 800195c:	2904      	cmp	r1, #4
 800195e:	d053      	beq.n	8001a08 <__aeabi_dmul+0x4b0>
 8001960:	1d11      	adds	r1, r2, #4
 8001962:	4291      	cmp	r1, r2
 8001964:	4192      	sbcs	r2, r2
 8001966:	4252      	negs	r2, r2
 8001968:	18a4      	adds	r4, r4, r2
 800196a:	000a      	movs	r2, r1
 800196c:	0223      	lsls	r3, r4, #8
 800196e:	d54b      	bpl.n	8001a08 <__aeabi_dmul+0x4b0>
 8001970:	2201      	movs	r2, #1
 8001972:	2400      	movs	r4, #0
 8001974:	2500      	movs	r5, #0
 8001976:	e650      	b.n	800161a <__aeabi_dmul+0xc2>
 8001978:	2380      	movs	r3, #128	; 0x80
 800197a:	031b      	lsls	r3, r3, #12
 800197c:	421c      	tst	r4, r3
 800197e:	d009      	beq.n	8001994 <__aeabi_dmul+0x43c>
 8001980:	421e      	tst	r6, r3
 8001982:	d107      	bne.n	8001994 <__aeabi_dmul+0x43c>
 8001984:	4333      	orrs	r3, r6
 8001986:	031c      	lsls	r4, r3, #12
 8001988:	4643      	mov	r3, r8
 800198a:	0015      	movs	r5, r2
 800198c:	0b24      	lsrs	r4, r4, #12
 800198e:	4a25      	ldr	r2, [pc, #148]	; (8001a24 <__aeabi_dmul+0x4cc>)
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	e642      	b.n	800161a <__aeabi_dmul+0xc2>
 8001994:	2280      	movs	r2, #128	; 0x80
 8001996:	0312      	lsls	r2, r2, #12
 8001998:	4314      	orrs	r4, r2
 800199a:	0324      	lsls	r4, r4, #12
 800199c:	4a21      	ldr	r2, [pc, #132]	; (8001a24 <__aeabi_dmul+0x4cc>)
 800199e:	0b24      	lsrs	r4, r4, #12
 80019a0:	9701      	str	r7, [sp, #4]
 80019a2:	e63a      	b.n	800161a <__aeabi_dmul+0xc2>
 80019a4:	f000 fc80 	bl	80022a8 <__clzsi2>
 80019a8:	0001      	movs	r1, r0
 80019aa:	0002      	movs	r2, r0
 80019ac:	3115      	adds	r1, #21
 80019ae:	3220      	adds	r2, #32
 80019b0:	291c      	cmp	r1, #28
 80019b2:	dc00      	bgt.n	80019b6 <__aeabi_dmul+0x45e>
 80019b4:	e74b      	b.n	800184e <__aeabi_dmul+0x2f6>
 80019b6:	0034      	movs	r4, r6
 80019b8:	3808      	subs	r0, #8
 80019ba:	2500      	movs	r5, #0
 80019bc:	4084      	lsls	r4, r0
 80019be:	e750      	b.n	8001862 <__aeabi_dmul+0x30a>
 80019c0:	f000 fc72 	bl	80022a8 <__clzsi2>
 80019c4:	0003      	movs	r3, r0
 80019c6:	001a      	movs	r2, r3
 80019c8:	3215      	adds	r2, #21
 80019ca:	3020      	adds	r0, #32
 80019cc:	2a1c      	cmp	r2, #28
 80019ce:	dc00      	bgt.n	80019d2 <__aeabi_dmul+0x47a>
 80019d0:	e71e      	b.n	8001810 <__aeabi_dmul+0x2b8>
 80019d2:	4656      	mov	r6, sl
 80019d4:	3b08      	subs	r3, #8
 80019d6:	2200      	movs	r2, #0
 80019d8:	409e      	lsls	r6, r3
 80019da:	e723      	b.n	8001824 <__aeabi_dmul+0x2cc>
 80019dc:	9b00      	ldr	r3, [sp, #0]
 80019de:	469c      	mov	ip, r3
 80019e0:	e6e6      	b.n	80017b0 <__aeabi_dmul+0x258>
 80019e2:	4912      	ldr	r1, [pc, #72]	; (8001a2c <__aeabi_dmul+0x4d4>)
 80019e4:	0022      	movs	r2, r4
 80019e6:	4461      	add	r1, ip
 80019e8:	002e      	movs	r6, r5
 80019ea:	408d      	lsls	r5, r1
 80019ec:	408a      	lsls	r2, r1
 80019ee:	40c6      	lsrs	r6, r0
 80019f0:	1e69      	subs	r1, r5, #1
 80019f2:	418d      	sbcs	r5, r1
 80019f4:	4332      	orrs	r2, r6
 80019f6:	432a      	orrs	r2, r5
 80019f8:	40c4      	lsrs	r4, r0
 80019fa:	0753      	lsls	r3, r2, #29
 80019fc:	d0b6      	beq.n	800196c <__aeabi_dmul+0x414>
 80019fe:	210f      	movs	r1, #15
 8001a00:	4011      	ands	r1, r2
 8001a02:	2904      	cmp	r1, #4
 8001a04:	d1ac      	bne.n	8001960 <__aeabi_dmul+0x408>
 8001a06:	e7b1      	b.n	800196c <__aeabi_dmul+0x414>
 8001a08:	0765      	lsls	r5, r4, #29
 8001a0a:	0264      	lsls	r4, r4, #9
 8001a0c:	0b24      	lsrs	r4, r4, #12
 8001a0e:	08d2      	lsrs	r2, r2, #3
 8001a10:	4315      	orrs	r5, r2
 8001a12:	2200      	movs	r2, #0
 8001a14:	e601      	b.n	800161a <__aeabi_dmul+0xc2>
 8001a16:	2280      	movs	r2, #128	; 0x80
 8001a18:	0312      	lsls	r2, r2, #12
 8001a1a:	4314      	orrs	r4, r2
 8001a1c:	0324      	lsls	r4, r4, #12
 8001a1e:	4a01      	ldr	r2, [pc, #4]	; (8001a24 <__aeabi_dmul+0x4cc>)
 8001a20:	0b24      	lsrs	r4, r4, #12
 8001a22:	e5fa      	b.n	800161a <__aeabi_dmul+0xc2>
 8001a24:	000007ff 	.word	0x000007ff
 8001a28:	0000043e 	.word	0x0000043e
 8001a2c:	0000041e 	.word	0x0000041e

08001a30 <__aeabi_dsub>:
 8001a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a32:	4657      	mov	r7, sl
 8001a34:	464e      	mov	r6, r9
 8001a36:	4645      	mov	r5, r8
 8001a38:	46de      	mov	lr, fp
 8001a3a:	b5e0      	push	{r5, r6, r7, lr}
 8001a3c:	001e      	movs	r6, r3
 8001a3e:	0017      	movs	r7, r2
 8001a40:	004a      	lsls	r2, r1, #1
 8001a42:	030b      	lsls	r3, r1, #12
 8001a44:	0d52      	lsrs	r2, r2, #21
 8001a46:	0a5b      	lsrs	r3, r3, #9
 8001a48:	4690      	mov	r8, r2
 8001a4a:	0f42      	lsrs	r2, r0, #29
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	0fcd      	lsrs	r5, r1, #31
 8001a50:	4ccd      	ldr	r4, [pc, #820]	; (8001d88 <__aeabi_dsub+0x358>)
 8001a52:	0331      	lsls	r1, r6, #12
 8001a54:	00c3      	lsls	r3, r0, #3
 8001a56:	4694      	mov	ip, r2
 8001a58:	0070      	lsls	r0, r6, #1
 8001a5a:	0f7a      	lsrs	r2, r7, #29
 8001a5c:	0a49      	lsrs	r1, r1, #9
 8001a5e:	00ff      	lsls	r7, r7, #3
 8001a60:	469a      	mov	sl, r3
 8001a62:	46b9      	mov	r9, r7
 8001a64:	0d40      	lsrs	r0, r0, #21
 8001a66:	0ff6      	lsrs	r6, r6, #31
 8001a68:	4311      	orrs	r1, r2
 8001a6a:	42a0      	cmp	r0, r4
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dsub+0x40>
 8001a6e:	e0b1      	b.n	8001bd4 <__aeabi_dsub+0x1a4>
 8001a70:	2201      	movs	r2, #1
 8001a72:	4056      	eors	r6, r2
 8001a74:	46b3      	mov	fp, r6
 8001a76:	42b5      	cmp	r5, r6
 8001a78:	d100      	bne.n	8001a7c <__aeabi_dsub+0x4c>
 8001a7a:	e088      	b.n	8001b8e <__aeabi_dsub+0x15e>
 8001a7c:	4642      	mov	r2, r8
 8001a7e:	1a12      	subs	r2, r2, r0
 8001a80:	2a00      	cmp	r2, #0
 8001a82:	dc00      	bgt.n	8001a86 <__aeabi_dsub+0x56>
 8001a84:	e0ae      	b.n	8001be4 <__aeabi_dsub+0x1b4>
 8001a86:	2800      	cmp	r0, #0
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dsub+0x5c>
 8001a8a:	e0c1      	b.n	8001c10 <__aeabi_dsub+0x1e0>
 8001a8c:	48be      	ldr	r0, [pc, #760]	; (8001d88 <__aeabi_dsub+0x358>)
 8001a8e:	4580      	cmp	r8, r0
 8001a90:	d100      	bne.n	8001a94 <__aeabi_dsub+0x64>
 8001a92:	e151      	b.n	8001d38 <__aeabi_dsub+0x308>
 8001a94:	2080      	movs	r0, #128	; 0x80
 8001a96:	0400      	lsls	r0, r0, #16
 8001a98:	4301      	orrs	r1, r0
 8001a9a:	2a38      	cmp	r2, #56	; 0x38
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dsub+0x70>
 8001a9e:	e17b      	b.n	8001d98 <__aeabi_dsub+0x368>
 8001aa0:	2a1f      	cmp	r2, #31
 8001aa2:	dd00      	ble.n	8001aa6 <__aeabi_dsub+0x76>
 8001aa4:	e1ee      	b.n	8001e84 <__aeabi_dsub+0x454>
 8001aa6:	2020      	movs	r0, #32
 8001aa8:	003e      	movs	r6, r7
 8001aaa:	1a80      	subs	r0, r0, r2
 8001aac:	000c      	movs	r4, r1
 8001aae:	40d6      	lsrs	r6, r2
 8001ab0:	40d1      	lsrs	r1, r2
 8001ab2:	4087      	lsls	r7, r0
 8001ab4:	4662      	mov	r2, ip
 8001ab6:	4084      	lsls	r4, r0
 8001ab8:	1a52      	subs	r2, r2, r1
 8001aba:	1e78      	subs	r0, r7, #1
 8001abc:	4187      	sbcs	r7, r0
 8001abe:	4694      	mov	ip, r2
 8001ac0:	4334      	orrs	r4, r6
 8001ac2:	4327      	orrs	r7, r4
 8001ac4:	1bdc      	subs	r4, r3, r7
 8001ac6:	42a3      	cmp	r3, r4
 8001ac8:	419b      	sbcs	r3, r3
 8001aca:	4662      	mov	r2, ip
 8001acc:	425b      	negs	r3, r3
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	4699      	mov	r9, r3
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	d400      	bmi.n	8001ada <__aeabi_dsub+0xaa>
 8001ad8:	e118      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001ada:	464b      	mov	r3, r9
 8001adc:	0258      	lsls	r0, r3, #9
 8001ade:	0a43      	lsrs	r3, r0, #9
 8001ae0:	4699      	mov	r9, r3
 8001ae2:	464b      	mov	r3, r9
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dsub+0xba>
 8001ae8:	e137      	b.n	8001d5a <__aeabi_dsub+0x32a>
 8001aea:	4648      	mov	r0, r9
 8001aec:	f000 fbdc 	bl	80022a8 <__clzsi2>
 8001af0:	0001      	movs	r1, r0
 8001af2:	3908      	subs	r1, #8
 8001af4:	2320      	movs	r3, #32
 8001af6:	0022      	movs	r2, r4
 8001af8:	4648      	mov	r0, r9
 8001afa:	1a5b      	subs	r3, r3, r1
 8001afc:	40da      	lsrs	r2, r3
 8001afe:	4088      	lsls	r0, r1
 8001b00:	408c      	lsls	r4, r1
 8001b02:	4643      	mov	r3, r8
 8001b04:	4310      	orrs	r0, r2
 8001b06:	4588      	cmp	r8, r1
 8001b08:	dd00      	ble.n	8001b0c <__aeabi_dsub+0xdc>
 8001b0a:	e136      	b.n	8001d7a <__aeabi_dsub+0x34a>
 8001b0c:	1ac9      	subs	r1, r1, r3
 8001b0e:	1c4b      	adds	r3, r1, #1
 8001b10:	2b1f      	cmp	r3, #31
 8001b12:	dd00      	ble.n	8001b16 <__aeabi_dsub+0xe6>
 8001b14:	e0ea      	b.n	8001cec <__aeabi_dsub+0x2bc>
 8001b16:	2220      	movs	r2, #32
 8001b18:	0026      	movs	r6, r4
 8001b1a:	1ad2      	subs	r2, r2, r3
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	4094      	lsls	r4, r2
 8001b20:	40de      	lsrs	r6, r3
 8001b22:	40d8      	lsrs	r0, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	4091      	lsls	r1, r2
 8001b28:	1e62      	subs	r2, r4, #1
 8001b2a:	4194      	sbcs	r4, r2
 8001b2c:	4681      	mov	r9, r0
 8001b2e:	4698      	mov	r8, r3
 8001b30:	4331      	orrs	r1, r6
 8001b32:	430c      	orrs	r4, r1
 8001b34:	0763      	lsls	r3, r4, #29
 8001b36:	d009      	beq.n	8001b4c <__aeabi_dsub+0x11c>
 8001b38:	230f      	movs	r3, #15
 8001b3a:	4023      	ands	r3, r4
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d005      	beq.n	8001b4c <__aeabi_dsub+0x11c>
 8001b40:	1d23      	adds	r3, r4, #4
 8001b42:	42a3      	cmp	r3, r4
 8001b44:	41a4      	sbcs	r4, r4
 8001b46:	4264      	negs	r4, r4
 8001b48:	44a1      	add	r9, r4
 8001b4a:	001c      	movs	r4, r3
 8001b4c:	464b      	mov	r3, r9
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	d400      	bmi.n	8001b54 <__aeabi_dsub+0x124>
 8001b52:	e0de      	b.n	8001d12 <__aeabi_dsub+0x2e2>
 8001b54:	4641      	mov	r1, r8
 8001b56:	4b8c      	ldr	r3, [pc, #560]	; (8001d88 <__aeabi_dsub+0x358>)
 8001b58:	3101      	adds	r1, #1
 8001b5a:	4299      	cmp	r1, r3
 8001b5c:	d100      	bne.n	8001b60 <__aeabi_dsub+0x130>
 8001b5e:	e0e7      	b.n	8001d30 <__aeabi_dsub+0x300>
 8001b60:	464b      	mov	r3, r9
 8001b62:	488a      	ldr	r0, [pc, #552]	; (8001d8c <__aeabi_dsub+0x35c>)
 8001b64:	08e4      	lsrs	r4, r4, #3
 8001b66:	4003      	ands	r3, r0
 8001b68:	0018      	movs	r0, r3
 8001b6a:	0549      	lsls	r1, r1, #21
 8001b6c:	075b      	lsls	r3, r3, #29
 8001b6e:	0240      	lsls	r0, r0, #9
 8001b70:	4323      	orrs	r3, r4
 8001b72:	0d4a      	lsrs	r2, r1, #21
 8001b74:	0b04      	lsrs	r4, r0, #12
 8001b76:	0512      	lsls	r2, r2, #20
 8001b78:	07ed      	lsls	r5, r5, #31
 8001b7a:	4322      	orrs	r2, r4
 8001b7c:	432a      	orrs	r2, r5
 8001b7e:	0018      	movs	r0, r3
 8001b80:	0011      	movs	r1, r2
 8001b82:	bcf0      	pop	{r4, r5, r6, r7}
 8001b84:	46bb      	mov	fp, r7
 8001b86:	46b2      	mov	sl, r6
 8001b88:	46a9      	mov	r9, r5
 8001b8a:	46a0      	mov	r8, r4
 8001b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b8e:	4642      	mov	r2, r8
 8001b90:	1a12      	subs	r2, r2, r0
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	dd52      	ble.n	8001c3c <__aeabi_dsub+0x20c>
 8001b96:	2800      	cmp	r0, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x16c>
 8001b9a:	e09c      	b.n	8001cd6 <__aeabi_dsub+0x2a6>
 8001b9c:	45a0      	cmp	r8, r4
 8001b9e:	d100      	bne.n	8001ba2 <__aeabi_dsub+0x172>
 8001ba0:	e0ca      	b.n	8001d38 <__aeabi_dsub+0x308>
 8001ba2:	2080      	movs	r0, #128	; 0x80
 8001ba4:	0400      	lsls	r0, r0, #16
 8001ba6:	4301      	orrs	r1, r0
 8001ba8:	2a38      	cmp	r2, #56	; 0x38
 8001baa:	dd00      	ble.n	8001bae <__aeabi_dsub+0x17e>
 8001bac:	e149      	b.n	8001e42 <__aeabi_dsub+0x412>
 8001bae:	2a1f      	cmp	r2, #31
 8001bb0:	dc00      	bgt.n	8001bb4 <__aeabi_dsub+0x184>
 8001bb2:	e197      	b.n	8001ee4 <__aeabi_dsub+0x4b4>
 8001bb4:	0010      	movs	r0, r2
 8001bb6:	000e      	movs	r6, r1
 8001bb8:	3820      	subs	r0, #32
 8001bba:	40c6      	lsrs	r6, r0
 8001bbc:	2a20      	cmp	r2, #32
 8001bbe:	d004      	beq.n	8001bca <__aeabi_dsub+0x19a>
 8001bc0:	2040      	movs	r0, #64	; 0x40
 8001bc2:	1a82      	subs	r2, r0, r2
 8001bc4:	4091      	lsls	r1, r2
 8001bc6:	430f      	orrs	r7, r1
 8001bc8:	46b9      	mov	r9, r7
 8001bca:	464c      	mov	r4, r9
 8001bcc:	1e62      	subs	r2, r4, #1
 8001bce:	4194      	sbcs	r4, r2
 8001bd0:	4334      	orrs	r4, r6
 8001bd2:	e13a      	b.n	8001e4a <__aeabi_dsub+0x41a>
 8001bd4:	000a      	movs	r2, r1
 8001bd6:	433a      	orrs	r2, r7
 8001bd8:	d028      	beq.n	8001c2c <__aeabi_dsub+0x1fc>
 8001bda:	46b3      	mov	fp, r6
 8001bdc:	42b5      	cmp	r5, r6
 8001bde:	d02b      	beq.n	8001c38 <__aeabi_dsub+0x208>
 8001be0:	4a6b      	ldr	r2, [pc, #428]	; (8001d90 <__aeabi_dsub+0x360>)
 8001be2:	4442      	add	r2, r8
 8001be4:	2a00      	cmp	r2, #0
 8001be6:	d05d      	beq.n	8001ca4 <__aeabi_dsub+0x274>
 8001be8:	4642      	mov	r2, r8
 8001bea:	4644      	mov	r4, r8
 8001bec:	1a82      	subs	r2, r0, r2
 8001bee:	2c00      	cmp	r4, #0
 8001bf0:	d000      	beq.n	8001bf4 <__aeabi_dsub+0x1c4>
 8001bf2:	e0f5      	b.n	8001de0 <__aeabi_dsub+0x3b0>
 8001bf4:	4665      	mov	r5, ip
 8001bf6:	431d      	orrs	r5, r3
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dsub+0x1cc>
 8001bfa:	e19c      	b.n	8001f36 <__aeabi_dsub+0x506>
 8001bfc:	1e55      	subs	r5, r2, #1
 8001bfe:	2a01      	cmp	r2, #1
 8001c00:	d100      	bne.n	8001c04 <__aeabi_dsub+0x1d4>
 8001c02:	e1fb      	b.n	8001ffc <__aeabi_dsub+0x5cc>
 8001c04:	4c60      	ldr	r4, [pc, #384]	; (8001d88 <__aeabi_dsub+0x358>)
 8001c06:	42a2      	cmp	r2, r4
 8001c08:	d100      	bne.n	8001c0c <__aeabi_dsub+0x1dc>
 8001c0a:	e1bd      	b.n	8001f88 <__aeabi_dsub+0x558>
 8001c0c:	002a      	movs	r2, r5
 8001c0e:	e0f0      	b.n	8001df2 <__aeabi_dsub+0x3c2>
 8001c10:	0008      	movs	r0, r1
 8001c12:	4338      	orrs	r0, r7
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x1e8>
 8001c16:	e0c3      	b.n	8001da0 <__aeabi_dsub+0x370>
 8001c18:	1e50      	subs	r0, r2, #1
 8001c1a:	2a01      	cmp	r2, #1
 8001c1c:	d100      	bne.n	8001c20 <__aeabi_dsub+0x1f0>
 8001c1e:	e1a8      	b.n	8001f72 <__aeabi_dsub+0x542>
 8001c20:	4c59      	ldr	r4, [pc, #356]	; (8001d88 <__aeabi_dsub+0x358>)
 8001c22:	42a2      	cmp	r2, r4
 8001c24:	d100      	bne.n	8001c28 <__aeabi_dsub+0x1f8>
 8001c26:	e087      	b.n	8001d38 <__aeabi_dsub+0x308>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	e736      	b.n	8001a9a <__aeabi_dsub+0x6a>
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	4056      	eors	r6, r2
 8001c30:	46b3      	mov	fp, r6
 8001c32:	42b5      	cmp	r5, r6
 8001c34:	d000      	beq.n	8001c38 <__aeabi_dsub+0x208>
 8001c36:	e721      	b.n	8001a7c <__aeabi_dsub+0x4c>
 8001c38:	4a55      	ldr	r2, [pc, #340]	; (8001d90 <__aeabi_dsub+0x360>)
 8001c3a:	4442      	add	r2, r8
 8001c3c:	2a00      	cmp	r2, #0
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x212>
 8001c40:	e0b5      	b.n	8001dae <__aeabi_dsub+0x37e>
 8001c42:	4642      	mov	r2, r8
 8001c44:	4644      	mov	r4, r8
 8001c46:	1a82      	subs	r2, r0, r2
 8001c48:	2c00      	cmp	r4, #0
 8001c4a:	d100      	bne.n	8001c4e <__aeabi_dsub+0x21e>
 8001c4c:	e138      	b.n	8001ec0 <__aeabi_dsub+0x490>
 8001c4e:	4e4e      	ldr	r6, [pc, #312]	; (8001d88 <__aeabi_dsub+0x358>)
 8001c50:	42b0      	cmp	r0, r6
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x226>
 8001c54:	e1de      	b.n	8002014 <__aeabi_dsub+0x5e4>
 8001c56:	2680      	movs	r6, #128	; 0x80
 8001c58:	4664      	mov	r4, ip
 8001c5a:	0436      	lsls	r6, r6, #16
 8001c5c:	4334      	orrs	r4, r6
 8001c5e:	46a4      	mov	ip, r4
 8001c60:	2a38      	cmp	r2, #56	; 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_dsub+0x236>
 8001c64:	e196      	b.n	8001f94 <__aeabi_dsub+0x564>
 8001c66:	2a1f      	cmp	r2, #31
 8001c68:	dd00      	ble.n	8001c6c <__aeabi_dsub+0x23c>
 8001c6a:	e224      	b.n	80020b6 <__aeabi_dsub+0x686>
 8001c6c:	2620      	movs	r6, #32
 8001c6e:	1ab4      	subs	r4, r6, r2
 8001c70:	46a2      	mov	sl, r4
 8001c72:	4664      	mov	r4, ip
 8001c74:	4656      	mov	r6, sl
 8001c76:	40b4      	lsls	r4, r6
 8001c78:	46a1      	mov	r9, r4
 8001c7a:	001c      	movs	r4, r3
 8001c7c:	464e      	mov	r6, r9
 8001c7e:	40d4      	lsrs	r4, r2
 8001c80:	4326      	orrs	r6, r4
 8001c82:	0034      	movs	r4, r6
 8001c84:	4656      	mov	r6, sl
 8001c86:	40b3      	lsls	r3, r6
 8001c88:	1e5e      	subs	r6, r3, #1
 8001c8a:	41b3      	sbcs	r3, r6
 8001c8c:	431c      	orrs	r4, r3
 8001c8e:	4663      	mov	r3, ip
 8001c90:	40d3      	lsrs	r3, r2
 8001c92:	18c9      	adds	r1, r1, r3
 8001c94:	19e4      	adds	r4, r4, r7
 8001c96:	42bc      	cmp	r4, r7
 8001c98:	41bf      	sbcs	r7, r7
 8001c9a:	427f      	negs	r7, r7
 8001c9c:	46b9      	mov	r9, r7
 8001c9e:	4680      	mov	r8, r0
 8001ca0:	4489      	add	r9, r1
 8001ca2:	e0d8      	b.n	8001e56 <__aeabi_dsub+0x426>
 8001ca4:	4640      	mov	r0, r8
 8001ca6:	4c3b      	ldr	r4, [pc, #236]	; (8001d94 <__aeabi_dsub+0x364>)
 8001ca8:	3001      	adds	r0, #1
 8001caa:	4220      	tst	r0, r4
 8001cac:	d000      	beq.n	8001cb0 <__aeabi_dsub+0x280>
 8001cae:	e0b4      	b.n	8001e1a <__aeabi_dsub+0x3ea>
 8001cb0:	4640      	mov	r0, r8
 8001cb2:	2800      	cmp	r0, #0
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dsub+0x288>
 8001cb6:	e144      	b.n	8001f42 <__aeabi_dsub+0x512>
 8001cb8:	4660      	mov	r0, ip
 8001cba:	4318      	orrs	r0, r3
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0x290>
 8001cbe:	e190      	b.n	8001fe2 <__aeabi_dsub+0x5b2>
 8001cc0:	0008      	movs	r0, r1
 8001cc2:	4338      	orrs	r0, r7
 8001cc4:	d000      	beq.n	8001cc8 <__aeabi_dsub+0x298>
 8001cc6:	e1aa      	b.n	800201e <__aeabi_dsub+0x5ee>
 8001cc8:	4661      	mov	r1, ip
 8001cca:	08db      	lsrs	r3, r3, #3
 8001ccc:	0749      	lsls	r1, r1, #29
 8001cce:	430b      	orrs	r3, r1
 8001cd0:	4661      	mov	r1, ip
 8001cd2:	08cc      	lsrs	r4, r1, #3
 8001cd4:	e027      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001cd6:	0008      	movs	r0, r1
 8001cd8:	4338      	orrs	r0, r7
 8001cda:	d061      	beq.n	8001da0 <__aeabi_dsub+0x370>
 8001cdc:	1e50      	subs	r0, r2, #1
 8001cde:	2a01      	cmp	r2, #1
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_dsub+0x2b4>
 8001ce2:	e139      	b.n	8001f58 <__aeabi_dsub+0x528>
 8001ce4:	42a2      	cmp	r2, r4
 8001ce6:	d027      	beq.n	8001d38 <__aeabi_dsub+0x308>
 8001ce8:	0002      	movs	r2, r0
 8001cea:	e75d      	b.n	8001ba8 <__aeabi_dsub+0x178>
 8001cec:	0002      	movs	r2, r0
 8001cee:	391f      	subs	r1, #31
 8001cf0:	40ca      	lsrs	r2, r1
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	2b20      	cmp	r3, #32
 8001cf6:	d003      	beq.n	8001d00 <__aeabi_dsub+0x2d0>
 8001cf8:	2240      	movs	r2, #64	; 0x40
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	4098      	lsls	r0, r3
 8001cfe:	4304      	orrs	r4, r0
 8001d00:	1e63      	subs	r3, r4, #1
 8001d02:	419c      	sbcs	r4, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	4699      	mov	r9, r3
 8001d08:	4698      	mov	r8, r3
 8001d0a:	430c      	orrs	r4, r1
 8001d0c:	0763      	lsls	r3, r4, #29
 8001d0e:	d000      	beq.n	8001d12 <__aeabi_dsub+0x2e2>
 8001d10:	e712      	b.n	8001b38 <__aeabi_dsub+0x108>
 8001d12:	464b      	mov	r3, r9
 8001d14:	464a      	mov	r2, r9
 8001d16:	08e4      	lsrs	r4, r4, #3
 8001d18:	075b      	lsls	r3, r3, #29
 8001d1a:	4323      	orrs	r3, r4
 8001d1c:	08d4      	lsrs	r4, r2, #3
 8001d1e:	4642      	mov	r2, r8
 8001d20:	4919      	ldr	r1, [pc, #100]	; (8001d88 <__aeabi_dsub+0x358>)
 8001d22:	428a      	cmp	r2, r1
 8001d24:	d00e      	beq.n	8001d44 <__aeabi_dsub+0x314>
 8001d26:	0324      	lsls	r4, r4, #12
 8001d28:	0552      	lsls	r2, r2, #21
 8001d2a:	0b24      	lsrs	r4, r4, #12
 8001d2c:	0d52      	lsrs	r2, r2, #21
 8001d2e:	e722      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001d30:	000a      	movs	r2, r1
 8001d32:	2400      	movs	r4, #0
 8001d34:	2300      	movs	r3, #0
 8001d36:	e71e      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001d38:	08db      	lsrs	r3, r3, #3
 8001d3a:	4662      	mov	r2, ip
 8001d3c:	0752      	lsls	r2, r2, #29
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	4662      	mov	r2, ip
 8001d42:	08d4      	lsrs	r4, r2, #3
 8001d44:	001a      	movs	r2, r3
 8001d46:	4322      	orrs	r2, r4
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dsub+0x31c>
 8001d4a:	e1fc      	b.n	8002146 <__aeabi_dsub+0x716>
 8001d4c:	2280      	movs	r2, #128	; 0x80
 8001d4e:	0312      	lsls	r2, r2, #12
 8001d50:	4314      	orrs	r4, r2
 8001d52:	0324      	lsls	r4, r4, #12
 8001d54:	4a0c      	ldr	r2, [pc, #48]	; (8001d88 <__aeabi_dsub+0x358>)
 8001d56:	0b24      	lsrs	r4, r4, #12
 8001d58:	e70d      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001d5a:	0020      	movs	r0, r4
 8001d5c:	f000 faa4 	bl	80022a8 <__clzsi2>
 8001d60:	0001      	movs	r1, r0
 8001d62:	3118      	adds	r1, #24
 8001d64:	291f      	cmp	r1, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dsub+0x33a>
 8001d68:	e6c4      	b.n	8001af4 <__aeabi_dsub+0xc4>
 8001d6a:	3808      	subs	r0, #8
 8001d6c:	4084      	lsls	r4, r0
 8001d6e:	4643      	mov	r3, r8
 8001d70:	0020      	movs	r0, r4
 8001d72:	2400      	movs	r4, #0
 8001d74:	4588      	cmp	r8, r1
 8001d76:	dc00      	bgt.n	8001d7a <__aeabi_dsub+0x34a>
 8001d78:	e6c8      	b.n	8001b0c <__aeabi_dsub+0xdc>
 8001d7a:	4a04      	ldr	r2, [pc, #16]	; (8001d8c <__aeabi_dsub+0x35c>)
 8001d7c:	1a5b      	subs	r3, r3, r1
 8001d7e:	4010      	ands	r0, r2
 8001d80:	4698      	mov	r8, r3
 8001d82:	4681      	mov	r9, r0
 8001d84:	e6d6      	b.n	8001b34 <__aeabi_dsub+0x104>
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	000007ff 	.word	0x000007ff
 8001d8c:	ff7fffff 	.word	0xff7fffff
 8001d90:	fffff801 	.word	0xfffff801
 8001d94:	000007fe 	.word	0x000007fe
 8001d98:	430f      	orrs	r7, r1
 8001d9a:	1e7a      	subs	r2, r7, #1
 8001d9c:	4197      	sbcs	r7, r2
 8001d9e:	e691      	b.n	8001ac4 <__aeabi_dsub+0x94>
 8001da0:	4661      	mov	r1, ip
 8001da2:	08db      	lsrs	r3, r3, #3
 8001da4:	0749      	lsls	r1, r1, #29
 8001da6:	430b      	orrs	r3, r1
 8001da8:	4661      	mov	r1, ip
 8001daa:	08cc      	lsrs	r4, r1, #3
 8001dac:	e7b8      	b.n	8001d20 <__aeabi_dsub+0x2f0>
 8001dae:	4640      	mov	r0, r8
 8001db0:	4cd3      	ldr	r4, [pc, #844]	; (8002100 <__aeabi_dsub+0x6d0>)
 8001db2:	3001      	adds	r0, #1
 8001db4:	4220      	tst	r0, r4
 8001db6:	d000      	beq.n	8001dba <__aeabi_dsub+0x38a>
 8001db8:	e0a2      	b.n	8001f00 <__aeabi_dsub+0x4d0>
 8001dba:	4640      	mov	r0, r8
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d000      	beq.n	8001dc2 <__aeabi_dsub+0x392>
 8001dc0:	e101      	b.n	8001fc6 <__aeabi_dsub+0x596>
 8001dc2:	4660      	mov	r0, ip
 8001dc4:	4318      	orrs	r0, r3
 8001dc6:	d100      	bne.n	8001dca <__aeabi_dsub+0x39a>
 8001dc8:	e15e      	b.n	8002088 <__aeabi_dsub+0x658>
 8001dca:	0008      	movs	r0, r1
 8001dcc:	4338      	orrs	r0, r7
 8001dce:	d000      	beq.n	8001dd2 <__aeabi_dsub+0x3a2>
 8001dd0:	e15f      	b.n	8002092 <__aeabi_dsub+0x662>
 8001dd2:	4661      	mov	r1, ip
 8001dd4:	08db      	lsrs	r3, r3, #3
 8001dd6:	0749      	lsls	r1, r1, #29
 8001dd8:	430b      	orrs	r3, r1
 8001dda:	4661      	mov	r1, ip
 8001ddc:	08cc      	lsrs	r4, r1, #3
 8001dde:	e7a2      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001de0:	4dc8      	ldr	r5, [pc, #800]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001de2:	42a8      	cmp	r0, r5
 8001de4:	d100      	bne.n	8001de8 <__aeabi_dsub+0x3b8>
 8001de6:	e0cf      	b.n	8001f88 <__aeabi_dsub+0x558>
 8001de8:	2580      	movs	r5, #128	; 0x80
 8001dea:	4664      	mov	r4, ip
 8001dec:	042d      	lsls	r5, r5, #16
 8001dee:	432c      	orrs	r4, r5
 8001df0:	46a4      	mov	ip, r4
 8001df2:	2a38      	cmp	r2, #56	; 0x38
 8001df4:	dc56      	bgt.n	8001ea4 <__aeabi_dsub+0x474>
 8001df6:	2a1f      	cmp	r2, #31
 8001df8:	dd00      	ble.n	8001dfc <__aeabi_dsub+0x3cc>
 8001dfa:	e0d1      	b.n	8001fa0 <__aeabi_dsub+0x570>
 8001dfc:	2520      	movs	r5, #32
 8001dfe:	001e      	movs	r6, r3
 8001e00:	1aad      	subs	r5, r5, r2
 8001e02:	4664      	mov	r4, ip
 8001e04:	40ab      	lsls	r3, r5
 8001e06:	40ac      	lsls	r4, r5
 8001e08:	40d6      	lsrs	r6, r2
 8001e0a:	1e5d      	subs	r5, r3, #1
 8001e0c:	41ab      	sbcs	r3, r5
 8001e0e:	4334      	orrs	r4, r6
 8001e10:	4323      	orrs	r3, r4
 8001e12:	4664      	mov	r4, ip
 8001e14:	40d4      	lsrs	r4, r2
 8001e16:	1b09      	subs	r1, r1, r4
 8001e18:	e049      	b.n	8001eae <__aeabi_dsub+0x47e>
 8001e1a:	4660      	mov	r0, ip
 8001e1c:	1bdc      	subs	r4, r3, r7
 8001e1e:	1a46      	subs	r6, r0, r1
 8001e20:	42a3      	cmp	r3, r4
 8001e22:	4180      	sbcs	r0, r0
 8001e24:	4240      	negs	r0, r0
 8001e26:	4681      	mov	r9, r0
 8001e28:	0030      	movs	r0, r6
 8001e2a:	464e      	mov	r6, r9
 8001e2c:	1b80      	subs	r0, r0, r6
 8001e2e:	4681      	mov	r9, r0
 8001e30:	0200      	lsls	r0, r0, #8
 8001e32:	d476      	bmi.n	8001f22 <__aeabi_dsub+0x4f2>
 8001e34:	464b      	mov	r3, r9
 8001e36:	4323      	orrs	r3, r4
 8001e38:	d000      	beq.n	8001e3c <__aeabi_dsub+0x40c>
 8001e3a:	e652      	b.n	8001ae2 <__aeabi_dsub+0xb2>
 8001e3c:	2400      	movs	r4, #0
 8001e3e:	2500      	movs	r5, #0
 8001e40:	e771      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001e42:	4339      	orrs	r1, r7
 8001e44:	000c      	movs	r4, r1
 8001e46:	1e62      	subs	r2, r4, #1
 8001e48:	4194      	sbcs	r4, r2
 8001e4a:	18e4      	adds	r4, r4, r3
 8001e4c:	429c      	cmp	r4, r3
 8001e4e:	419b      	sbcs	r3, r3
 8001e50:	425b      	negs	r3, r3
 8001e52:	4463      	add	r3, ip
 8001e54:	4699      	mov	r9, r3
 8001e56:	464b      	mov	r3, r9
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	d400      	bmi.n	8001e5e <__aeabi_dsub+0x42e>
 8001e5c:	e756      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	469c      	mov	ip, r3
 8001e62:	4ba8      	ldr	r3, [pc, #672]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001e64:	44e0      	add	r8, ip
 8001e66:	4598      	cmp	r8, r3
 8001e68:	d038      	beq.n	8001edc <__aeabi_dsub+0x4ac>
 8001e6a:	464b      	mov	r3, r9
 8001e6c:	48a6      	ldr	r0, [pc, #664]	; (8002108 <__aeabi_dsub+0x6d8>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4003      	ands	r3, r0
 8001e72:	0018      	movs	r0, r3
 8001e74:	0863      	lsrs	r3, r4, #1
 8001e76:	4014      	ands	r4, r2
 8001e78:	431c      	orrs	r4, r3
 8001e7a:	07c3      	lsls	r3, r0, #31
 8001e7c:	431c      	orrs	r4, r3
 8001e7e:	0843      	lsrs	r3, r0, #1
 8001e80:	4699      	mov	r9, r3
 8001e82:	e657      	b.n	8001b34 <__aeabi_dsub+0x104>
 8001e84:	0010      	movs	r0, r2
 8001e86:	000e      	movs	r6, r1
 8001e88:	3820      	subs	r0, #32
 8001e8a:	40c6      	lsrs	r6, r0
 8001e8c:	2a20      	cmp	r2, #32
 8001e8e:	d004      	beq.n	8001e9a <__aeabi_dsub+0x46a>
 8001e90:	2040      	movs	r0, #64	; 0x40
 8001e92:	1a82      	subs	r2, r0, r2
 8001e94:	4091      	lsls	r1, r2
 8001e96:	430f      	orrs	r7, r1
 8001e98:	46b9      	mov	r9, r7
 8001e9a:	464f      	mov	r7, r9
 8001e9c:	1e7a      	subs	r2, r7, #1
 8001e9e:	4197      	sbcs	r7, r2
 8001ea0:	4337      	orrs	r7, r6
 8001ea2:	e60f      	b.n	8001ac4 <__aeabi_dsub+0x94>
 8001ea4:	4662      	mov	r2, ip
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	0013      	movs	r3, r2
 8001eaa:	1e5a      	subs	r2, r3, #1
 8001eac:	4193      	sbcs	r3, r2
 8001eae:	1afc      	subs	r4, r7, r3
 8001eb0:	42a7      	cmp	r7, r4
 8001eb2:	41bf      	sbcs	r7, r7
 8001eb4:	427f      	negs	r7, r7
 8001eb6:	1bcb      	subs	r3, r1, r7
 8001eb8:	4699      	mov	r9, r3
 8001eba:	465d      	mov	r5, fp
 8001ebc:	4680      	mov	r8, r0
 8001ebe:	e608      	b.n	8001ad2 <__aeabi_dsub+0xa2>
 8001ec0:	4666      	mov	r6, ip
 8001ec2:	431e      	orrs	r6, r3
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x498>
 8001ec6:	e0be      	b.n	8002046 <__aeabi_dsub+0x616>
 8001ec8:	1e56      	subs	r6, r2, #1
 8001eca:	2a01      	cmp	r2, #1
 8001ecc:	d100      	bne.n	8001ed0 <__aeabi_dsub+0x4a0>
 8001ece:	e109      	b.n	80020e4 <__aeabi_dsub+0x6b4>
 8001ed0:	4c8c      	ldr	r4, [pc, #560]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001ed2:	42a2      	cmp	r2, r4
 8001ed4:	d100      	bne.n	8001ed8 <__aeabi_dsub+0x4a8>
 8001ed6:	e119      	b.n	800210c <__aeabi_dsub+0x6dc>
 8001ed8:	0032      	movs	r2, r6
 8001eda:	e6c1      	b.n	8001c60 <__aeabi_dsub+0x230>
 8001edc:	4642      	mov	r2, r8
 8001ede:	2400      	movs	r4, #0
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	e648      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001ee4:	2020      	movs	r0, #32
 8001ee6:	000c      	movs	r4, r1
 8001ee8:	1a80      	subs	r0, r0, r2
 8001eea:	003e      	movs	r6, r7
 8001eec:	4087      	lsls	r7, r0
 8001eee:	4084      	lsls	r4, r0
 8001ef0:	40d6      	lsrs	r6, r2
 8001ef2:	1e78      	subs	r0, r7, #1
 8001ef4:	4187      	sbcs	r7, r0
 8001ef6:	40d1      	lsrs	r1, r2
 8001ef8:	4334      	orrs	r4, r6
 8001efa:	433c      	orrs	r4, r7
 8001efc:	448c      	add	ip, r1
 8001efe:	e7a4      	b.n	8001e4a <__aeabi_dsub+0x41a>
 8001f00:	4a80      	ldr	r2, [pc, #512]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001f02:	4290      	cmp	r0, r2
 8001f04:	d100      	bne.n	8001f08 <__aeabi_dsub+0x4d8>
 8001f06:	e0e9      	b.n	80020dc <__aeabi_dsub+0x6ac>
 8001f08:	19df      	adds	r7, r3, r7
 8001f0a:	429f      	cmp	r7, r3
 8001f0c:	419b      	sbcs	r3, r3
 8001f0e:	4461      	add	r1, ip
 8001f10:	425b      	negs	r3, r3
 8001f12:	18c9      	adds	r1, r1, r3
 8001f14:	07cc      	lsls	r4, r1, #31
 8001f16:	087f      	lsrs	r7, r7, #1
 8001f18:	084b      	lsrs	r3, r1, #1
 8001f1a:	4699      	mov	r9, r3
 8001f1c:	4680      	mov	r8, r0
 8001f1e:	433c      	orrs	r4, r7
 8001f20:	e6f4      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001f22:	1afc      	subs	r4, r7, r3
 8001f24:	42a7      	cmp	r7, r4
 8001f26:	41bf      	sbcs	r7, r7
 8001f28:	4663      	mov	r3, ip
 8001f2a:	427f      	negs	r7, r7
 8001f2c:	1ac9      	subs	r1, r1, r3
 8001f2e:	1bcb      	subs	r3, r1, r7
 8001f30:	4699      	mov	r9, r3
 8001f32:	465d      	mov	r5, fp
 8001f34:	e5d5      	b.n	8001ae2 <__aeabi_dsub+0xb2>
 8001f36:	08ff      	lsrs	r7, r7, #3
 8001f38:	074b      	lsls	r3, r1, #29
 8001f3a:	465d      	mov	r5, fp
 8001f3c:	433b      	orrs	r3, r7
 8001f3e:	08cc      	lsrs	r4, r1, #3
 8001f40:	e6ee      	b.n	8001d20 <__aeabi_dsub+0x2f0>
 8001f42:	4662      	mov	r2, ip
 8001f44:	431a      	orrs	r2, r3
 8001f46:	d000      	beq.n	8001f4a <__aeabi_dsub+0x51a>
 8001f48:	e082      	b.n	8002050 <__aeabi_dsub+0x620>
 8001f4a:	000b      	movs	r3, r1
 8001f4c:	433b      	orrs	r3, r7
 8001f4e:	d11b      	bne.n	8001f88 <__aeabi_dsub+0x558>
 8001f50:	2480      	movs	r4, #128	; 0x80
 8001f52:	2500      	movs	r5, #0
 8001f54:	0324      	lsls	r4, r4, #12
 8001f56:	e6f9      	b.n	8001d4c <__aeabi_dsub+0x31c>
 8001f58:	19dc      	adds	r4, r3, r7
 8001f5a:	429c      	cmp	r4, r3
 8001f5c:	419b      	sbcs	r3, r3
 8001f5e:	4461      	add	r1, ip
 8001f60:	4689      	mov	r9, r1
 8001f62:	425b      	negs	r3, r3
 8001f64:	4499      	add	r9, r3
 8001f66:	464b      	mov	r3, r9
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	d444      	bmi.n	8001ff6 <__aeabi_dsub+0x5c6>
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	4698      	mov	r8, r3
 8001f70:	e6cc      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001f72:	1bdc      	subs	r4, r3, r7
 8001f74:	4662      	mov	r2, ip
 8001f76:	42a3      	cmp	r3, r4
 8001f78:	419b      	sbcs	r3, r3
 8001f7a:	1a51      	subs	r1, r2, r1
 8001f7c:	425b      	negs	r3, r3
 8001f7e:	1acb      	subs	r3, r1, r3
 8001f80:	4699      	mov	r9, r3
 8001f82:	2301      	movs	r3, #1
 8001f84:	4698      	mov	r8, r3
 8001f86:	e5a4      	b.n	8001ad2 <__aeabi_dsub+0xa2>
 8001f88:	08ff      	lsrs	r7, r7, #3
 8001f8a:	074b      	lsls	r3, r1, #29
 8001f8c:	465d      	mov	r5, fp
 8001f8e:	433b      	orrs	r3, r7
 8001f90:	08cc      	lsrs	r4, r1, #3
 8001f92:	e6d7      	b.n	8001d44 <__aeabi_dsub+0x314>
 8001f94:	4662      	mov	r2, ip
 8001f96:	431a      	orrs	r2, r3
 8001f98:	0014      	movs	r4, r2
 8001f9a:	1e63      	subs	r3, r4, #1
 8001f9c:	419c      	sbcs	r4, r3
 8001f9e:	e679      	b.n	8001c94 <__aeabi_dsub+0x264>
 8001fa0:	0015      	movs	r5, r2
 8001fa2:	4664      	mov	r4, ip
 8001fa4:	3d20      	subs	r5, #32
 8001fa6:	40ec      	lsrs	r4, r5
 8001fa8:	46a0      	mov	r8, r4
 8001faa:	2a20      	cmp	r2, #32
 8001fac:	d005      	beq.n	8001fba <__aeabi_dsub+0x58a>
 8001fae:	2540      	movs	r5, #64	; 0x40
 8001fb0:	4664      	mov	r4, ip
 8001fb2:	1aaa      	subs	r2, r5, r2
 8001fb4:	4094      	lsls	r4, r2
 8001fb6:	4323      	orrs	r3, r4
 8001fb8:	469a      	mov	sl, r3
 8001fba:	4654      	mov	r4, sl
 8001fbc:	1e63      	subs	r3, r4, #1
 8001fbe:	419c      	sbcs	r4, r3
 8001fc0:	4643      	mov	r3, r8
 8001fc2:	4323      	orrs	r3, r4
 8001fc4:	e773      	b.n	8001eae <__aeabi_dsub+0x47e>
 8001fc6:	4662      	mov	r2, ip
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	d023      	beq.n	8002014 <__aeabi_dsub+0x5e4>
 8001fcc:	000a      	movs	r2, r1
 8001fce:	433a      	orrs	r2, r7
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x5a4>
 8001fd2:	e0a0      	b.n	8002116 <__aeabi_dsub+0x6e6>
 8001fd4:	4662      	mov	r2, ip
 8001fd6:	08db      	lsrs	r3, r3, #3
 8001fd8:	0752      	lsls	r2, r2, #29
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	4662      	mov	r2, ip
 8001fde:	08d4      	lsrs	r4, r2, #3
 8001fe0:	e6b0      	b.n	8001d44 <__aeabi_dsub+0x314>
 8001fe2:	000b      	movs	r3, r1
 8001fe4:	433b      	orrs	r3, r7
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x5ba>
 8001fe8:	e728      	b.n	8001e3c <__aeabi_dsub+0x40c>
 8001fea:	08ff      	lsrs	r7, r7, #3
 8001fec:	074b      	lsls	r3, r1, #29
 8001fee:	465d      	mov	r5, fp
 8001ff0:	433b      	orrs	r3, r7
 8001ff2:	08cc      	lsrs	r4, r1, #3
 8001ff4:	e697      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	4698      	mov	r8, r3
 8001ffa:	e736      	b.n	8001e6a <__aeabi_dsub+0x43a>
 8001ffc:	1afc      	subs	r4, r7, r3
 8001ffe:	42a7      	cmp	r7, r4
 8002000:	41bf      	sbcs	r7, r7
 8002002:	4663      	mov	r3, ip
 8002004:	427f      	negs	r7, r7
 8002006:	1ac9      	subs	r1, r1, r3
 8002008:	1bcb      	subs	r3, r1, r7
 800200a:	4699      	mov	r9, r3
 800200c:	2301      	movs	r3, #1
 800200e:	465d      	mov	r5, fp
 8002010:	4698      	mov	r8, r3
 8002012:	e55e      	b.n	8001ad2 <__aeabi_dsub+0xa2>
 8002014:	074b      	lsls	r3, r1, #29
 8002016:	08ff      	lsrs	r7, r7, #3
 8002018:	433b      	orrs	r3, r7
 800201a:	08cc      	lsrs	r4, r1, #3
 800201c:	e692      	b.n	8001d44 <__aeabi_dsub+0x314>
 800201e:	1bdc      	subs	r4, r3, r7
 8002020:	4660      	mov	r0, ip
 8002022:	42a3      	cmp	r3, r4
 8002024:	41b6      	sbcs	r6, r6
 8002026:	1a40      	subs	r0, r0, r1
 8002028:	4276      	negs	r6, r6
 800202a:	1b80      	subs	r0, r0, r6
 800202c:	4681      	mov	r9, r0
 800202e:	0200      	lsls	r0, r0, #8
 8002030:	d560      	bpl.n	80020f4 <__aeabi_dsub+0x6c4>
 8002032:	1afc      	subs	r4, r7, r3
 8002034:	42a7      	cmp	r7, r4
 8002036:	41bf      	sbcs	r7, r7
 8002038:	4663      	mov	r3, ip
 800203a:	427f      	negs	r7, r7
 800203c:	1ac9      	subs	r1, r1, r3
 800203e:	1bcb      	subs	r3, r1, r7
 8002040:	4699      	mov	r9, r3
 8002042:	465d      	mov	r5, fp
 8002044:	e576      	b.n	8001b34 <__aeabi_dsub+0x104>
 8002046:	08ff      	lsrs	r7, r7, #3
 8002048:	074b      	lsls	r3, r1, #29
 800204a:	433b      	orrs	r3, r7
 800204c:	08cc      	lsrs	r4, r1, #3
 800204e:	e667      	b.n	8001d20 <__aeabi_dsub+0x2f0>
 8002050:	000a      	movs	r2, r1
 8002052:	08db      	lsrs	r3, r3, #3
 8002054:	433a      	orrs	r2, r7
 8002056:	d100      	bne.n	800205a <__aeabi_dsub+0x62a>
 8002058:	e66f      	b.n	8001d3a <__aeabi_dsub+0x30a>
 800205a:	4662      	mov	r2, ip
 800205c:	0752      	lsls	r2, r2, #29
 800205e:	4313      	orrs	r3, r2
 8002060:	4662      	mov	r2, ip
 8002062:	08d4      	lsrs	r4, r2, #3
 8002064:	2280      	movs	r2, #128	; 0x80
 8002066:	0312      	lsls	r2, r2, #12
 8002068:	4214      	tst	r4, r2
 800206a:	d007      	beq.n	800207c <__aeabi_dsub+0x64c>
 800206c:	08c8      	lsrs	r0, r1, #3
 800206e:	4210      	tst	r0, r2
 8002070:	d104      	bne.n	800207c <__aeabi_dsub+0x64c>
 8002072:	465d      	mov	r5, fp
 8002074:	0004      	movs	r4, r0
 8002076:	08fb      	lsrs	r3, r7, #3
 8002078:	0749      	lsls	r1, r1, #29
 800207a:	430b      	orrs	r3, r1
 800207c:	0f5a      	lsrs	r2, r3, #29
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	08db      	lsrs	r3, r3, #3
 8002082:	0752      	lsls	r2, r2, #29
 8002084:	4313      	orrs	r3, r2
 8002086:	e65d      	b.n	8001d44 <__aeabi_dsub+0x314>
 8002088:	074b      	lsls	r3, r1, #29
 800208a:	08ff      	lsrs	r7, r7, #3
 800208c:	433b      	orrs	r3, r7
 800208e:	08cc      	lsrs	r4, r1, #3
 8002090:	e649      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8002092:	19dc      	adds	r4, r3, r7
 8002094:	429c      	cmp	r4, r3
 8002096:	419b      	sbcs	r3, r3
 8002098:	4461      	add	r1, ip
 800209a:	4689      	mov	r9, r1
 800209c:	425b      	negs	r3, r3
 800209e:	4499      	add	r9, r3
 80020a0:	464b      	mov	r3, r9
 80020a2:	021b      	lsls	r3, r3, #8
 80020a4:	d400      	bmi.n	80020a8 <__aeabi_dsub+0x678>
 80020a6:	e631      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 80020a8:	464a      	mov	r2, r9
 80020aa:	4b17      	ldr	r3, [pc, #92]	; (8002108 <__aeabi_dsub+0x6d8>)
 80020ac:	401a      	ands	r2, r3
 80020ae:	2301      	movs	r3, #1
 80020b0:	4691      	mov	r9, r2
 80020b2:	4698      	mov	r8, r3
 80020b4:	e62a      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 80020b6:	0016      	movs	r6, r2
 80020b8:	4664      	mov	r4, ip
 80020ba:	3e20      	subs	r6, #32
 80020bc:	40f4      	lsrs	r4, r6
 80020be:	46a0      	mov	r8, r4
 80020c0:	2a20      	cmp	r2, #32
 80020c2:	d005      	beq.n	80020d0 <__aeabi_dsub+0x6a0>
 80020c4:	2640      	movs	r6, #64	; 0x40
 80020c6:	4664      	mov	r4, ip
 80020c8:	1ab2      	subs	r2, r6, r2
 80020ca:	4094      	lsls	r4, r2
 80020cc:	4323      	orrs	r3, r4
 80020ce:	469a      	mov	sl, r3
 80020d0:	4654      	mov	r4, sl
 80020d2:	1e63      	subs	r3, r4, #1
 80020d4:	419c      	sbcs	r4, r3
 80020d6:	4643      	mov	r3, r8
 80020d8:	431c      	orrs	r4, r3
 80020da:	e5db      	b.n	8001c94 <__aeabi_dsub+0x264>
 80020dc:	0002      	movs	r2, r0
 80020de:	2400      	movs	r4, #0
 80020e0:	2300      	movs	r3, #0
 80020e2:	e548      	b.n	8001b76 <__aeabi_dsub+0x146>
 80020e4:	19dc      	adds	r4, r3, r7
 80020e6:	42bc      	cmp	r4, r7
 80020e8:	41bf      	sbcs	r7, r7
 80020ea:	4461      	add	r1, ip
 80020ec:	4689      	mov	r9, r1
 80020ee:	427f      	negs	r7, r7
 80020f0:	44b9      	add	r9, r7
 80020f2:	e738      	b.n	8001f66 <__aeabi_dsub+0x536>
 80020f4:	464b      	mov	r3, r9
 80020f6:	4323      	orrs	r3, r4
 80020f8:	d100      	bne.n	80020fc <__aeabi_dsub+0x6cc>
 80020fa:	e69f      	b.n	8001e3c <__aeabi_dsub+0x40c>
 80020fc:	e606      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 80020fe:	46c0      	nop			; (mov r8, r8)
 8002100:	000007fe 	.word	0x000007fe
 8002104:	000007ff 	.word	0x000007ff
 8002108:	ff7fffff 	.word	0xff7fffff
 800210c:	08ff      	lsrs	r7, r7, #3
 800210e:	074b      	lsls	r3, r1, #29
 8002110:	433b      	orrs	r3, r7
 8002112:	08cc      	lsrs	r4, r1, #3
 8002114:	e616      	b.n	8001d44 <__aeabi_dsub+0x314>
 8002116:	4662      	mov	r2, ip
 8002118:	08db      	lsrs	r3, r3, #3
 800211a:	0752      	lsls	r2, r2, #29
 800211c:	4313      	orrs	r3, r2
 800211e:	4662      	mov	r2, ip
 8002120:	08d4      	lsrs	r4, r2, #3
 8002122:	2280      	movs	r2, #128	; 0x80
 8002124:	0312      	lsls	r2, r2, #12
 8002126:	4214      	tst	r4, r2
 8002128:	d007      	beq.n	800213a <__aeabi_dsub+0x70a>
 800212a:	08c8      	lsrs	r0, r1, #3
 800212c:	4210      	tst	r0, r2
 800212e:	d104      	bne.n	800213a <__aeabi_dsub+0x70a>
 8002130:	465d      	mov	r5, fp
 8002132:	0004      	movs	r4, r0
 8002134:	08fb      	lsrs	r3, r7, #3
 8002136:	0749      	lsls	r1, r1, #29
 8002138:	430b      	orrs	r3, r1
 800213a:	0f5a      	lsrs	r2, r3, #29
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	0752      	lsls	r2, r2, #29
 8002140:	08db      	lsrs	r3, r3, #3
 8002142:	4313      	orrs	r3, r2
 8002144:	e5fe      	b.n	8001d44 <__aeabi_dsub+0x314>
 8002146:	2300      	movs	r3, #0
 8002148:	4a01      	ldr	r2, [pc, #4]	; (8002150 <__aeabi_dsub+0x720>)
 800214a:	001c      	movs	r4, r3
 800214c:	e513      	b.n	8001b76 <__aeabi_dsub+0x146>
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	000007ff 	.word	0x000007ff

08002154 <__aeabi_dcmpun>:
 8002154:	b570      	push	{r4, r5, r6, lr}
 8002156:	0005      	movs	r5, r0
 8002158:	480c      	ldr	r0, [pc, #48]	; (800218c <__aeabi_dcmpun+0x38>)
 800215a:	031c      	lsls	r4, r3, #12
 800215c:	0016      	movs	r6, r2
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	030a      	lsls	r2, r1, #12
 8002162:	0049      	lsls	r1, r1, #1
 8002164:	0b12      	lsrs	r2, r2, #12
 8002166:	0d49      	lsrs	r1, r1, #21
 8002168:	0b24      	lsrs	r4, r4, #12
 800216a:	0d5b      	lsrs	r3, r3, #21
 800216c:	4281      	cmp	r1, r0
 800216e:	d008      	beq.n	8002182 <__aeabi_dcmpun+0x2e>
 8002170:	4a06      	ldr	r2, [pc, #24]	; (800218c <__aeabi_dcmpun+0x38>)
 8002172:	2000      	movs	r0, #0
 8002174:	4293      	cmp	r3, r2
 8002176:	d103      	bne.n	8002180 <__aeabi_dcmpun+0x2c>
 8002178:	0020      	movs	r0, r4
 800217a:	4330      	orrs	r0, r6
 800217c:	1e43      	subs	r3, r0, #1
 800217e:	4198      	sbcs	r0, r3
 8002180:	bd70      	pop	{r4, r5, r6, pc}
 8002182:	2001      	movs	r0, #1
 8002184:	432a      	orrs	r2, r5
 8002186:	d1fb      	bne.n	8002180 <__aeabi_dcmpun+0x2c>
 8002188:	e7f2      	b.n	8002170 <__aeabi_dcmpun+0x1c>
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	000007ff 	.word	0x000007ff

08002190 <__aeabi_d2iz>:
 8002190:	000a      	movs	r2, r1
 8002192:	b530      	push	{r4, r5, lr}
 8002194:	4c13      	ldr	r4, [pc, #76]	; (80021e4 <__aeabi_d2iz+0x54>)
 8002196:	0053      	lsls	r3, r2, #1
 8002198:	0309      	lsls	r1, r1, #12
 800219a:	0005      	movs	r5, r0
 800219c:	0b09      	lsrs	r1, r1, #12
 800219e:	2000      	movs	r0, #0
 80021a0:	0d5b      	lsrs	r3, r3, #21
 80021a2:	0fd2      	lsrs	r2, r2, #31
 80021a4:	42a3      	cmp	r3, r4
 80021a6:	dd04      	ble.n	80021b2 <__aeabi_d2iz+0x22>
 80021a8:	480f      	ldr	r0, [pc, #60]	; (80021e8 <__aeabi_d2iz+0x58>)
 80021aa:	4283      	cmp	r3, r0
 80021ac:	dd02      	ble.n	80021b4 <__aeabi_d2iz+0x24>
 80021ae:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <__aeabi_d2iz+0x5c>)
 80021b0:	18d0      	adds	r0, r2, r3
 80021b2:	bd30      	pop	{r4, r5, pc}
 80021b4:	2080      	movs	r0, #128	; 0x80
 80021b6:	0340      	lsls	r0, r0, #13
 80021b8:	4301      	orrs	r1, r0
 80021ba:	480d      	ldr	r0, [pc, #52]	; (80021f0 <__aeabi_d2iz+0x60>)
 80021bc:	1ac0      	subs	r0, r0, r3
 80021be:	281f      	cmp	r0, #31
 80021c0:	dd08      	ble.n	80021d4 <__aeabi_d2iz+0x44>
 80021c2:	480c      	ldr	r0, [pc, #48]	; (80021f4 <__aeabi_d2iz+0x64>)
 80021c4:	1ac3      	subs	r3, r0, r3
 80021c6:	40d9      	lsrs	r1, r3
 80021c8:	000b      	movs	r3, r1
 80021ca:	4258      	negs	r0, r3
 80021cc:	2a00      	cmp	r2, #0
 80021ce:	d1f0      	bne.n	80021b2 <__aeabi_d2iz+0x22>
 80021d0:	0018      	movs	r0, r3
 80021d2:	e7ee      	b.n	80021b2 <__aeabi_d2iz+0x22>
 80021d4:	4c08      	ldr	r4, [pc, #32]	; (80021f8 <__aeabi_d2iz+0x68>)
 80021d6:	40c5      	lsrs	r5, r0
 80021d8:	46a4      	mov	ip, r4
 80021da:	4463      	add	r3, ip
 80021dc:	4099      	lsls	r1, r3
 80021de:	000b      	movs	r3, r1
 80021e0:	432b      	orrs	r3, r5
 80021e2:	e7f2      	b.n	80021ca <__aeabi_d2iz+0x3a>
 80021e4:	000003fe 	.word	0x000003fe
 80021e8:	0000041d 	.word	0x0000041d
 80021ec:	7fffffff 	.word	0x7fffffff
 80021f0:	00000433 	.word	0x00000433
 80021f4:	00000413 	.word	0x00000413
 80021f8:	fffffbed 	.word	0xfffffbed

080021fc <__aeabi_i2d>:
 80021fc:	b570      	push	{r4, r5, r6, lr}
 80021fe:	2800      	cmp	r0, #0
 8002200:	d016      	beq.n	8002230 <__aeabi_i2d+0x34>
 8002202:	17c3      	asrs	r3, r0, #31
 8002204:	18c5      	adds	r5, r0, r3
 8002206:	405d      	eors	r5, r3
 8002208:	0fc4      	lsrs	r4, r0, #31
 800220a:	0028      	movs	r0, r5
 800220c:	f000 f84c 	bl	80022a8 <__clzsi2>
 8002210:	4a11      	ldr	r2, [pc, #68]	; (8002258 <__aeabi_i2d+0x5c>)
 8002212:	1a12      	subs	r2, r2, r0
 8002214:	280a      	cmp	r0, #10
 8002216:	dc16      	bgt.n	8002246 <__aeabi_i2d+0x4a>
 8002218:	0003      	movs	r3, r0
 800221a:	002e      	movs	r6, r5
 800221c:	3315      	adds	r3, #21
 800221e:	409e      	lsls	r6, r3
 8002220:	230b      	movs	r3, #11
 8002222:	1a18      	subs	r0, r3, r0
 8002224:	40c5      	lsrs	r5, r0
 8002226:	0552      	lsls	r2, r2, #21
 8002228:	032d      	lsls	r5, r5, #12
 800222a:	0b2d      	lsrs	r5, r5, #12
 800222c:	0d53      	lsrs	r3, r2, #21
 800222e:	e003      	b.n	8002238 <__aeabi_i2d+0x3c>
 8002230:	2400      	movs	r4, #0
 8002232:	2300      	movs	r3, #0
 8002234:	2500      	movs	r5, #0
 8002236:	2600      	movs	r6, #0
 8002238:	051b      	lsls	r3, r3, #20
 800223a:	432b      	orrs	r3, r5
 800223c:	07e4      	lsls	r4, r4, #31
 800223e:	4323      	orrs	r3, r4
 8002240:	0030      	movs	r0, r6
 8002242:	0019      	movs	r1, r3
 8002244:	bd70      	pop	{r4, r5, r6, pc}
 8002246:	380b      	subs	r0, #11
 8002248:	4085      	lsls	r5, r0
 800224a:	0552      	lsls	r2, r2, #21
 800224c:	032d      	lsls	r5, r5, #12
 800224e:	2600      	movs	r6, #0
 8002250:	0b2d      	lsrs	r5, r5, #12
 8002252:	0d53      	lsrs	r3, r2, #21
 8002254:	e7f0      	b.n	8002238 <__aeabi_i2d+0x3c>
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	0000041e 	.word	0x0000041e

0800225c <__aeabi_ui2d>:
 800225c:	b510      	push	{r4, lr}
 800225e:	1e04      	subs	r4, r0, #0
 8002260:	d010      	beq.n	8002284 <__aeabi_ui2d+0x28>
 8002262:	f000 f821 	bl	80022a8 <__clzsi2>
 8002266:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <__aeabi_ui2d+0x48>)
 8002268:	1a1b      	subs	r3, r3, r0
 800226a:	280a      	cmp	r0, #10
 800226c:	dc11      	bgt.n	8002292 <__aeabi_ui2d+0x36>
 800226e:	220b      	movs	r2, #11
 8002270:	0021      	movs	r1, r4
 8002272:	1a12      	subs	r2, r2, r0
 8002274:	40d1      	lsrs	r1, r2
 8002276:	3015      	adds	r0, #21
 8002278:	030a      	lsls	r2, r1, #12
 800227a:	055b      	lsls	r3, r3, #21
 800227c:	4084      	lsls	r4, r0
 800227e:	0b12      	lsrs	r2, r2, #12
 8002280:	0d5b      	lsrs	r3, r3, #21
 8002282:	e001      	b.n	8002288 <__aeabi_ui2d+0x2c>
 8002284:	2300      	movs	r3, #0
 8002286:	2200      	movs	r2, #0
 8002288:	051b      	lsls	r3, r3, #20
 800228a:	4313      	orrs	r3, r2
 800228c:	0020      	movs	r0, r4
 800228e:	0019      	movs	r1, r3
 8002290:	bd10      	pop	{r4, pc}
 8002292:	0022      	movs	r2, r4
 8002294:	380b      	subs	r0, #11
 8002296:	4082      	lsls	r2, r0
 8002298:	055b      	lsls	r3, r3, #21
 800229a:	0312      	lsls	r2, r2, #12
 800229c:	2400      	movs	r4, #0
 800229e:	0b12      	lsrs	r2, r2, #12
 80022a0:	0d5b      	lsrs	r3, r3, #21
 80022a2:	e7f1      	b.n	8002288 <__aeabi_ui2d+0x2c>
 80022a4:	0000041e 	.word	0x0000041e

080022a8 <__clzsi2>:
 80022a8:	211c      	movs	r1, #28
 80022aa:	2301      	movs	r3, #1
 80022ac:	041b      	lsls	r3, r3, #16
 80022ae:	4298      	cmp	r0, r3
 80022b0:	d301      	bcc.n	80022b6 <__clzsi2+0xe>
 80022b2:	0c00      	lsrs	r0, r0, #16
 80022b4:	3910      	subs	r1, #16
 80022b6:	0a1b      	lsrs	r3, r3, #8
 80022b8:	4298      	cmp	r0, r3
 80022ba:	d301      	bcc.n	80022c0 <__clzsi2+0x18>
 80022bc:	0a00      	lsrs	r0, r0, #8
 80022be:	3908      	subs	r1, #8
 80022c0:	091b      	lsrs	r3, r3, #4
 80022c2:	4298      	cmp	r0, r3
 80022c4:	d301      	bcc.n	80022ca <__clzsi2+0x22>
 80022c6:	0900      	lsrs	r0, r0, #4
 80022c8:	3904      	subs	r1, #4
 80022ca:	a202      	add	r2, pc, #8	; (adr r2, 80022d4 <__clzsi2+0x2c>)
 80022cc:	5c10      	ldrb	r0, [r2, r0]
 80022ce:	1840      	adds	r0, r0, r1
 80022d0:	4770      	bx	lr
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	02020304 	.word	0x02020304
 80022d8:	01010101 	.word	0x01010101
	...

080022e4 <__clzdi2>:
 80022e4:	b510      	push	{r4, lr}
 80022e6:	2900      	cmp	r1, #0
 80022e8:	d103      	bne.n	80022f2 <__clzdi2+0xe>
 80022ea:	f7ff ffdd 	bl	80022a8 <__clzsi2>
 80022ee:	3020      	adds	r0, #32
 80022f0:	e002      	b.n	80022f8 <__clzdi2+0x14>
 80022f2:	0008      	movs	r0, r1
 80022f4:	f7ff ffd8 	bl	80022a8 <__clzsi2>
 80022f8:	bd10      	pop	{r4, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)

080022fc <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(Ledzik_GPIO_Port, Ledzik_Pin, GPIO_PIN_SET);
 8002304:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8002306:	2201      	movs	r2, #1
 8002308:	2101      	movs	r1, #1
 800230a:	0018      	movs	r0, r3
 800230c:	f001 fc98 	bl	8003c40 <HAL_GPIO_WritePin>
	htim3.Instance->CCR3 = (value[0]-1700)/3+200;
 8002310:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a0a      	ldr	r2, [pc, #40]	; (8002340 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 8002316:	4694      	mov	ip, r2
 8002318:	4463      	add	r3, ip
 800231a:	2103      	movs	r1, #3
 800231c:	0018      	movs	r0, r3
 800231e:	f7fd ff0f 	bl	8000140 <__udivsi3>
 8002322:	0003      	movs	r3, r0
 8002324:	001a      	movs	r2, r3
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	32c8      	adds	r2, #200	; 0xc8
 800232c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	46bd      	mov	sp, r7
 8002332:	b002      	add	sp, #8
 8002334:	bd80      	pop	{r7, pc}
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	50000400 	.word	0x50000400
 800233c:	200002dc 	.word	0x200002dc
 8002340:	fffff95c 	.word	0xfffff95c
 8002344:	2000029c 	.word	0x2000029c

08002348 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(Ledzik_GPIO_Port, Ledzik_Pin, GPIO_PIN_RESET);
 8002350:	4b04      	ldr	r3, [pc, #16]	; (8002364 <HAL_ADC_ConvCpltCallback+0x1c>)
 8002352:	2200      	movs	r2, #0
 8002354:	2101      	movs	r1, #1
 8002356:	0018      	movs	r0, r3
 8002358:	f001 fc72 	bl	8003c40 <HAL_GPIO_WritePin>
}
 800235c:	46c0      	nop			; (mov r8, r8)
 800235e:	46bd      	mov	sp, r7
 8002360:	b002      	add	sp, #8
 8002362:	bd80      	pop	{r7, pc}
 8002364:	50000400 	.word	0x50000400

08002368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800236c:	f000 fb9a 	bl	8002aa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002370:	f000 f828 	bl	80023c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002374:	f000 f986 	bl	8002684 <MX_GPIO_Init>
  MX_DMA_Init();
 8002378:	f000 f966 	bl	8002648 <MX_DMA_Init>
  MX_TIM3_Init();
 800237c:	f000 f8e4 	bl	8002548 <MX_TIM3_Init>
  MX_ADC_Init();
 8002380:	f000 f87c 	bl	800247c <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <main+0x50>)
 8002386:	2100      	movs	r1, #0
 8002388:	0018      	movs	r0, r3
 800238a:	f000 ffa5 	bl	80032d8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t*)value, 1);
 800238e:	490b      	ldr	r1, [pc, #44]	; (80023bc <main+0x54>)
 8002390:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <main+0x50>)
 8002392:	2201      	movs	r2, #1
 8002394:	0018      	movs	r0, r3
 8002396:	f000 fd69 	bl	8002e6c <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3);
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <main+0x58>)
 800239c:	0018      	movs	r0, r3
 800239e:	f002 fa6f 	bl	8004880 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80023a2:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <main+0x58>)
 80023a4:	2108      	movs	r1, #8
 80023a6:	0018      	movs	r0, r3
 80023a8:	f002 fafc 	bl	80049a4 <HAL_TIM_PWM_Start>
htim3.Instance->CCR3 = 0;
 80023ac:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <main+0x58>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2200      	movs	r2, #0
 80023b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <main+0x4c>
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	200001f8 	.word	0x200001f8
 80023bc:	200002dc 	.word	0x200002dc
 80023c0:	2000029c 	.word	0x2000029c

080023c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023c4:	b590      	push	{r4, r7, lr}
 80023c6:	b095      	sub	sp, #84	; 0x54
 80023c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ca:	2418      	movs	r4, #24
 80023cc:	193b      	adds	r3, r7, r4
 80023ce:	0018      	movs	r0, r3
 80023d0:	2338      	movs	r3, #56	; 0x38
 80023d2:	001a      	movs	r2, r3
 80023d4:	2100      	movs	r1, #0
 80023d6:	f002 ffb9 	bl	800534c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023da:	1d3b      	adds	r3, r7, #4
 80023dc:	0018      	movs	r0, r3
 80023de:	2314      	movs	r3, #20
 80023e0:	001a      	movs	r2, r3
 80023e2:	2100      	movs	r1, #0
 80023e4:	f002 ffb2 	bl	800534c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023e8:	4b22      	ldr	r3, [pc, #136]	; (8002474 <SystemClock_Config+0xb0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a22      	ldr	r2, [pc, #136]	; (8002478 <SystemClock_Config+0xb4>)
 80023ee:	401a      	ands	r2, r3
 80023f0:	4b20      	ldr	r3, [pc, #128]	; (8002474 <SystemClock_Config+0xb0>)
 80023f2:	2180      	movs	r1, #128	; 0x80
 80023f4:	0109      	lsls	r1, r1, #4
 80023f6:	430a      	orrs	r2, r1
 80023f8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023fa:	0021      	movs	r1, r4
 80023fc:	187b      	adds	r3, r7, r1
 80023fe:	2202      	movs	r2, #2
 8002400:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002402:	187b      	adds	r3, r7, r1
 8002404:	2201      	movs	r2, #1
 8002406:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002408:	187b      	adds	r3, r7, r1
 800240a:	2210      	movs	r2, #16
 800240c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800240e:	187b      	adds	r3, r7, r1
 8002410:	2202      	movs	r2, #2
 8002412:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002414:	187b      	adds	r3, r7, r1
 8002416:	2200      	movs	r2, #0
 8002418:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800241a:	187b      	adds	r3, r7, r1
 800241c:	2280      	movs	r2, #128	; 0x80
 800241e:	02d2      	lsls	r2, r2, #11
 8002420:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002422:	187b      	adds	r3, r7, r1
 8002424:	2280      	movs	r2, #128	; 0x80
 8002426:	03d2      	lsls	r2, r2, #15
 8002428:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800242a:	187b      	adds	r3, r7, r1
 800242c:	0018      	movs	r0, r3
 800242e:	f001 fc25 	bl	8003c7c <HAL_RCC_OscConfig>
 8002432:	1e03      	subs	r3, r0, #0
 8002434:	d001      	beq.n	800243a <SystemClock_Config+0x76>
  {
    Error_Handler();
 8002436:	f000 f947 	bl	80026c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800243a:	1d3b      	adds	r3, r7, #4
 800243c:	220f      	movs	r2, #15
 800243e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002440:	1d3b      	adds	r3, r7, #4
 8002442:	2203      	movs	r2, #3
 8002444:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	2200      	movs	r2, #0
 800244a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800244c:	1d3b      	adds	r3, r7, #4
 800244e:	2200      	movs	r2, #0
 8002450:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002452:	1d3b      	adds	r3, r7, #4
 8002454:	2200      	movs	r2, #0
 8002456:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002458:	1d3b      	adds	r3, r7, #4
 800245a:	2101      	movs	r1, #1
 800245c:	0018      	movs	r0, r3
 800245e:	f001 ffe1 	bl	8004424 <HAL_RCC_ClockConfig>
 8002462:	1e03      	subs	r3, r0, #0
 8002464:	d001      	beq.n	800246a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002466:	f000 f92f 	bl	80026c8 <Error_Handler>
  }
}
 800246a:	46c0      	nop			; (mov r8, r8)
 800246c:	46bd      	mov	sp, r7
 800246e:	b015      	add	sp, #84	; 0x54
 8002470:	bd90      	pop	{r4, r7, pc}
 8002472:	46c0      	nop			; (mov r8, r8)
 8002474:	40007000 	.word	0x40007000
 8002478:	ffffe7ff 	.word	0xffffe7ff

0800247c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002482:	003b      	movs	r3, r7
 8002484:	0018      	movs	r0, r3
 8002486:	2308      	movs	r3, #8
 8002488:	001a      	movs	r2, r3
 800248a:	2100      	movs	r1, #0
 800248c:	f002 ff5e 	bl	800534c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002490:	4b2a      	ldr	r3, [pc, #168]	; (800253c <MX_ADC_Init+0xc0>)
 8002492:	4a2b      	ldr	r2, [pc, #172]	; (8002540 <MX_ADC_Init+0xc4>)
 8002494:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8002496:	4b29      	ldr	r3, [pc, #164]	; (800253c <MX_ADC_Init+0xc0>)
 8002498:	2200      	movs	r2, #0
 800249a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800249c:	4b27      	ldr	r3, [pc, #156]	; (800253c <MX_ADC_Init+0xc0>)
 800249e:	2280      	movs	r2, #128	; 0x80
 80024a0:	05d2      	lsls	r2, r2, #23
 80024a2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80024a4:	4b25      	ldr	r3, [pc, #148]	; (800253c <MX_ADC_Init+0xc0>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80024aa:	4b24      	ldr	r3, [pc, #144]	; (800253c <MX_ADC_Init+0xc0>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80024b0:	4b22      	ldr	r3, [pc, #136]	; (800253c <MX_ADC_Init+0xc0>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024b6:	4b21      	ldr	r3, [pc, #132]	; (800253c <MX_ADC_Init+0xc0>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 80024bc:	4b1f      	ldr	r3, [pc, #124]	; (800253c <MX_ADC_Init+0xc0>)
 80024be:	2220      	movs	r2, #32
 80024c0:	2101      	movs	r1, #1
 80024c2:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80024c4:	4b1d      	ldr	r3, [pc, #116]	; (800253c <MX_ADC_Init+0xc0>)
 80024c6:	2221      	movs	r2, #33	; 0x21
 80024c8:	2100      	movs	r1, #0
 80024ca:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024cc:	4b1b      	ldr	r3, [pc, #108]	; (800253c <MX_ADC_Init+0xc0>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024d2:	4b1a      	ldr	r3, [pc, #104]	; (800253c <MX_ADC_Init+0xc0>)
 80024d4:	22c2      	movs	r2, #194	; 0xc2
 80024d6:	32ff      	adds	r2, #255	; 0xff
 80024d8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 80024da:	4b18      	ldr	r3, [pc, #96]	; (800253c <MX_ADC_Init+0xc0>)
 80024dc:	222c      	movs	r2, #44	; 0x2c
 80024de:	2101      	movs	r1, #1
 80024e0:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024e2:	4b16      	ldr	r3, [pc, #88]	; (800253c <MX_ADC_Init+0xc0>)
 80024e4:	2204      	movs	r2, #4
 80024e6:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80024e8:	4b14      	ldr	r3, [pc, #80]	; (800253c <MX_ADC_Init+0xc0>)
 80024ea:	2280      	movs	r2, #128	; 0x80
 80024ec:	0152      	lsls	r2, r2, #5
 80024ee:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80024f0:	4b12      	ldr	r3, [pc, #72]	; (800253c <MX_ADC_Init+0xc0>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80024f6:	4b11      	ldr	r3, [pc, #68]	; (800253c <MX_ADC_Init+0xc0>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80024fc:	4b0f      	ldr	r3, [pc, #60]	; (800253c <MX_ADC_Init+0xc0>)
 80024fe:	2200      	movs	r2, #0
 8002500:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002502:	4b0e      	ldr	r3, [pc, #56]	; (800253c <MX_ADC_Init+0xc0>)
 8002504:	0018      	movs	r0, r3
 8002506:	f000 fb3d 	bl	8002b84 <HAL_ADC_Init>
 800250a:	1e03      	subs	r3, r0, #0
 800250c:	d001      	beq.n	8002512 <MX_ADC_Init+0x96>
  {
    Error_Handler();
 800250e:	f000 f8db 	bl	80026c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002512:	003b      	movs	r3, r7
 8002514:	4a0b      	ldr	r2, [pc, #44]	; (8002544 <MX_ADC_Init+0xc8>)
 8002516:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002518:	003b      	movs	r3, r7
 800251a:	2280      	movs	r2, #128	; 0x80
 800251c:	0152      	lsls	r2, r2, #5
 800251e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002520:	003a      	movs	r2, r7
 8002522:	4b06      	ldr	r3, [pc, #24]	; (800253c <MX_ADC_Init+0xc0>)
 8002524:	0011      	movs	r1, r2
 8002526:	0018      	movs	r0, r3
 8002528:	f000 fd2a 	bl	8002f80 <HAL_ADC_ConfigChannel>
 800252c:	1e03      	subs	r3, r0, #0
 800252e:	d001      	beq.n	8002534 <MX_ADC_Init+0xb8>
  {
    Error_Handler();
 8002530:	f000 f8ca 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002534:	46c0      	nop			; (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	b002      	add	sp, #8
 800253a:	bd80      	pop	{r7, pc}
 800253c:	200001f8 	.word	0x200001f8
 8002540:	40012400 	.word	0x40012400
 8002544:	04000002 	.word	0x04000002

08002548 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	; 0x28
 800254c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800254e:	2318      	movs	r3, #24
 8002550:	18fb      	adds	r3, r7, r3
 8002552:	0018      	movs	r0, r3
 8002554:	2310      	movs	r3, #16
 8002556:	001a      	movs	r2, r3
 8002558:	2100      	movs	r1, #0
 800255a:	f002 fef7 	bl	800534c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800255e:	2310      	movs	r3, #16
 8002560:	18fb      	adds	r3, r7, r3
 8002562:	0018      	movs	r0, r3
 8002564:	2308      	movs	r3, #8
 8002566:	001a      	movs	r2, r3
 8002568:	2100      	movs	r1, #0
 800256a:	f002 feef 	bl	800534c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800256e:	003b      	movs	r3, r7
 8002570:	0018      	movs	r0, r3
 8002572:	2310      	movs	r3, #16
 8002574:	001a      	movs	r2, r3
 8002576:	2100      	movs	r1, #0
 8002578:	f002 fee8 	bl	800534c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800257c:	4b2f      	ldr	r3, [pc, #188]	; (800263c <MX_TIM3_Init+0xf4>)
 800257e:	4a30      	ldr	r2, [pc, #192]	; (8002640 <MX_TIM3_Init+0xf8>)
 8002580:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 8002582:	4b2e      	ldr	r3, [pc, #184]	; (800263c <MX_TIM3_Init+0xf4>)
 8002584:	221f      	movs	r2, #31
 8002586:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002588:	4b2c      	ldr	r3, [pc, #176]	; (800263c <MX_TIM3_Init+0xf4>)
 800258a:	2200      	movs	r2, #0
 800258c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800258e:	4b2b      	ldr	r3, [pc, #172]	; (800263c <MX_TIM3_Init+0xf4>)
 8002590:	4a2c      	ldr	r2, [pc, #176]	; (8002644 <MX_TIM3_Init+0xfc>)
 8002592:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002594:	4b29      	ldr	r3, [pc, #164]	; (800263c <MX_TIM3_Init+0xf4>)
 8002596:	2200      	movs	r2, #0
 8002598:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800259a:	4b28      	ldr	r3, [pc, #160]	; (800263c <MX_TIM3_Init+0xf4>)
 800259c:	2200      	movs	r2, #0
 800259e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025a0:	4b26      	ldr	r3, [pc, #152]	; (800263c <MX_TIM3_Init+0xf4>)
 80025a2:	0018      	movs	r0, r3
 80025a4:	f002 f92c 	bl	8004800 <HAL_TIM_Base_Init>
 80025a8:	1e03      	subs	r3, r0, #0
 80025aa:	d001      	beq.n	80025b0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80025ac:	f000 f88c 	bl	80026c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025b0:	2118      	movs	r1, #24
 80025b2:	187b      	adds	r3, r7, r1
 80025b4:	2280      	movs	r2, #128	; 0x80
 80025b6:	0152      	lsls	r2, r2, #5
 80025b8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80025ba:	187a      	adds	r2, r7, r1
 80025bc:	4b1f      	ldr	r3, [pc, #124]	; (800263c <MX_TIM3_Init+0xf4>)
 80025be:	0011      	movs	r1, r2
 80025c0:	0018      	movs	r0, r3
 80025c2:	f002 fb47 	bl	8004c54 <HAL_TIM_ConfigClockSource>
 80025c6:	1e03      	subs	r3, r0, #0
 80025c8:	d001      	beq.n	80025ce <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80025ca:	f000 f87d 	bl	80026c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80025ce:	4b1b      	ldr	r3, [pc, #108]	; (800263c <MX_TIM3_Init+0xf4>)
 80025d0:	0018      	movs	r0, r3
 80025d2:	f002 f99f 	bl	8004914 <HAL_TIM_PWM_Init>
 80025d6:	1e03      	subs	r3, r0, #0
 80025d8:	d001      	beq.n	80025de <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80025da:	f000 f875 	bl	80026c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025de:	2110      	movs	r1, #16
 80025e0:	187b      	adds	r3, r7, r1
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e6:	187b      	adds	r3, r7, r1
 80025e8:	2200      	movs	r2, #0
 80025ea:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025ec:	187a      	adds	r2, r7, r1
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <MX_TIM3_Init+0xf4>)
 80025f0:	0011      	movs	r1, r2
 80025f2:	0018      	movs	r0, r3
 80025f4:	f002 fe22 	bl	800523c <HAL_TIMEx_MasterConfigSynchronization>
 80025f8:	1e03      	subs	r3, r0, #0
 80025fa:	d001      	beq.n	8002600 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80025fc:	f000 f864 	bl	80026c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002600:	003b      	movs	r3, r7
 8002602:	2260      	movs	r2, #96	; 0x60
 8002604:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002606:	003b      	movs	r3, r7
 8002608:	2200      	movs	r2, #0
 800260a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800260c:	003b      	movs	r3, r7
 800260e:	2200      	movs	r2, #0
 8002610:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002612:	003b      	movs	r3, r7
 8002614:	2200      	movs	r2, #0
 8002616:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002618:	0039      	movs	r1, r7
 800261a:	4b08      	ldr	r3, [pc, #32]	; (800263c <MX_TIM3_Init+0xf4>)
 800261c:	2208      	movs	r2, #8
 800261e:	0018      	movs	r0, r3
 8002620:	f002 fa52 	bl	8004ac8 <HAL_TIM_PWM_ConfigChannel>
 8002624:	1e03      	subs	r3, r0, #0
 8002626:	d001      	beq.n	800262c <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8002628:	f000 f84e 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <MX_TIM3_Init+0xf4>)
 800262e:	0018      	movs	r0, r3
 8002630:	f000 f8e8 	bl	8002804 <HAL_TIM_MspPostInit>

}
 8002634:	46c0      	nop			; (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	b00a      	add	sp, #40	; 0x28
 800263a:	bd80      	pop	{r7, pc}
 800263c:	2000029c 	.word	0x2000029c
 8002640:	40000400 	.word	0x40000400
 8002644:	000003e7 	.word	0x000003e7

08002648 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800264e:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <MX_DMA_Init+0x38>)
 8002650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002652:	4b0b      	ldr	r3, [pc, #44]	; (8002680 <MX_DMA_Init+0x38>)
 8002654:	2101      	movs	r1, #1
 8002656:	430a      	orrs	r2, r1
 8002658:	631a      	str	r2, [r3, #48]	; 0x30
 800265a:	4b09      	ldr	r3, [pc, #36]	; (8002680 <MX_DMA_Init+0x38>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	2201      	movs	r2, #1
 8002660:	4013      	ands	r3, r2
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	2100      	movs	r1, #0
 800266a:	2009      	movs	r0, #9
 800266c:	f000 ff7e 	bl	800356c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002670:	2009      	movs	r0, #9
 8002672:	f000 ff90 	bl	8003596 <HAL_NVIC_EnableIRQ>

}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	46bd      	mov	sp, r7
 800267a:	b002      	add	sp, #8
 800267c:	bd80      	pop	{r7, pc}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	40021000 	.word	0x40021000

08002684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800268a:	4b0e      	ldr	r3, [pc, #56]	; (80026c4 <MX_GPIO_Init+0x40>)
 800268c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800268e:	4b0d      	ldr	r3, [pc, #52]	; (80026c4 <MX_GPIO_Init+0x40>)
 8002690:	2101      	movs	r1, #1
 8002692:	430a      	orrs	r2, r1
 8002694:	62da      	str	r2, [r3, #44]	; 0x2c
 8002696:	4b0b      	ldr	r3, [pc, #44]	; (80026c4 <MX_GPIO_Init+0x40>)
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	2201      	movs	r2, #1
 800269c:	4013      	ands	r3, r2
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026a2:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <MX_GPIO_Init+0x40>)
 80026a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a6:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <MX_GPIO_Init+0x40>)
 80026a8:	2102      	movs	r1, #2
 80026aa:	430a      	orrs	r2, r1
 80026ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80026ae:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <MX_GPIO_Init+0x40>)
 80026b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b2:	2202      	movs	r2, #2
 80026b4:	4013      	ands	r3, r2
 80026b6:	603b      	str	r3, [r7, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]

}
 80026ba:	46c0      	nop			; (mov r8, r8)
 80026bc:	46bd      	mov	sp, r7
 80026be:	b002      	add	sp, #8
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	46c0      	nop			; (mov r8, r8)
 80026c4:	40021000 	.word	0x40021000

080026c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026cc:	b672      	cpsid	i
}
 80026ce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026d0:	e7fe      	b.n	80026d0 <Error_Handler+0x8>
	...

080026d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d8:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <HAL_MspInit+0x24>)
 80026da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <HAL_MspInit+0x24>)
 80026de:	2101      	movs	r1, #1
 80026e0:	430a      	orrs	r2, r1
 80026e2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80026e4:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <HAL_MspInit+0x24>)
 80026e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026e8:	4b03      	ldr	r3, [pc, #12]	; (80026f8 <HAL_MspInit+0x24>)
 80026ea:	2180      	movs	r1, #128	; 0x80
 80026ec:	0549      	lsls	r1, r1, #21
 80026ee:	430a      	orrs	r2, r1
 80026f0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	40021000 	.word	0x40021000

080026fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026fc:	b590      	push	{r4, r7, lr}
 80026fe:	b089      	sub	sp, #36	; 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002704:	240c      	movs	r4, #12
 8002706:	193b      	adds	r3, r7, r4
 8002708:	0018      	movs	r0, r3
 800270a:	2314      	movs	r3, #20
 800270c:	001a      	movs	r2, r3
 800270e:	2100      	movs	r1, #0
 8002710:	f002 fe1c 	bl	800534c <memset>
  if(hadc->Instance==ADC1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a2a      	ldr	r2, [pc, #168]	; (80027c4 <HAL_ADC_MspInit+0xc8>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d14d      	bne.n	80027ba <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800271e:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <HAL_ADC_MspInit+0xcc>)
 8002720:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002722:	4b29      	ldr	r3, [pc, #164]	; (80027c8 <HAL_ADC_MspInit+0xcc>)
 8002724:	2180      	movs	r1, #128	; 0x80
 8002726:	0089      	lsls	r1, r1, #2
 8002728:	430a      	orrs	r2, r1
 800272a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272c:	4b26      	ldr	r3, [pc, #152]	; (80027c8 <HAL_ADC_MspInit+0xcc>)
 800272e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002730:	4b25      	ldr	r3, [pc, #148]	; (80027c8 <HAL_ADC_MspInit+0xcc>)
 8002732:	2101      	movs	r1, #1
 8002734:	430a      	orrs	r2, r1
 8002736:	62da      	str	r2, [r3, #44]	; 0x2c
 8002738:	4b23      	ldr	r3, [pc, #140]	; (80027c8 <HAL_ADC_MspInit+0xcc>)
 800273a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800273c:	2201      	movs	r2, #1
 800273e:	4013      	ands	r3, r2
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002744:	193b      	adds	r3, r7, r4
 8002746:	2202      	movs	r2, #2
 8002748:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800274a:	193b      	adds	r3, r7, r4
 800274c:	2203      	movs	r2, #3
 800274e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002750:	193b      	adds	r3, r7, r4
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002756:	193a      	adds	r2, r7, r4
 8002758:	23a0      	movs	r3, #160	; 0xa0
 800275a:	05db      	lsls	r3, r3, #23
 800275c:	0011      	movs	r1, r2
 800275e:	0018      	movs	r0, r3
 8002760:	f001 f8f0 	bl	8003944 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002764:	4b19      	ldr	r3, [pc, #100]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 8002766:	4a1a      	ldr	r2, [pc, #104]	; (80027d0 <HAL_ADC_MspInit+0xd4>)
 8002768:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 800276a:	4b18      	ldr	r3, [pc, #96]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 800276c:	2200      	movs	r2, #0
 800276e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002770:	4b16      	ldr	r3, [pc, #88]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002776:	4b15      	ldr	r3, [pc, #84]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 8002778:	2200      	movs	r2, #0
 800277a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800277c:	4b13      	ldr	r3, [pc, #76]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 800277e:	2280      	movs	r2, #128	; 0x80
 8002780:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002782:	4b12      	ldr	r3, [pc, #72]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 8002784:	2280      	movs	r2, #128	; 0x80
 8002786:	0052      	lsls	r2, r2, #1
 8002788:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800278a:	4b10      	ldr	r3, [pc, #64]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 800278c:	2280      	movs	r2, #128	; 0x80
 800278e:	00d2      	lsls	r2, r2, #3
 8002790:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002792:	4b0e      	ldr	r3, [pc, #56]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 8002794:	2220      	movs	r2, #32
 8002796:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002798:	4b0c      	ldr	r3, [pc, #48]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 800279a:	2200      	movs	r2, #0
 800279c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800279e:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 80027a0:	0018      	movs	r0, r3
 80027a2:	f000 ff15 	bl	80035d0 <HAL_DMA_Init>
 80027a6:	1e03      	subs	r3, r0, #0
 80027a8:	d001      	beq.n	80027ae <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 80027aa:	f7ff ff8d 	bl	80026c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a06      	ldr	r2, [pc, #24]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 80027b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80027b4:	4b05      	ldr	r3, [pc, #20]	; (80027cc <HAL_ADC_MspInit+0xd0>)
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027ba:	46c0      	nop			; (mov r8, r8)
 80027bc:	46bd      	mov	sp, r7
 80027be:	b009      	add	sp, #36	; 0x24
 80027c0:	bd90      	pop	{r4, r7, pc}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	40012400 	.word	0x40012400
 80027c8:	40021000 	.word	0x40021000
 80027cc:	20000254 	.word	0x20000254
 80027d0:	40020008 	.word	0x40020008

080027d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a06      	ldr	r2, [pc, #24]	; (80027fc <HAL_TIM_Base_MspInit+0x28>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d105      	bne.n	80027f2 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_TIM_Base_MspInit+0x2c>)
 80027e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027ea:	4b05      	ldr	r3, [pc, #20]	; (8002800 <HAL_TIM_Base_MspInit+0x2c>)
 80027ec:	2102      	movs	r1, #2
 80027ee:	430a      	orrs	r2, r1
 80027f0:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027f2:	46c0      	nop			; (mov r8, r8)
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b002      	add	sp, #8
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	46c0      	nop			; (mov r8, r8)
 80027fc:	40000400 	.word	0x40000400
 8002800:	40021000 	.word	0x40021000

08002804 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002804:	b590      	push	{r4, r7, lr}
 8002806:	b089      	sub	sp, #36	; 0x24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	240c      	movs	r4, #12
 800280e:	193b      	adds	r3, r7, r4
 8002810:	0018      	movs	r0, r3
 8002812:	2314      	movs	r3, #20
 8002814:	001a      	movs	r2, r3
 8002816:	2100      	movs	r1, #0
 8002818:	f002 fd98 	bl	800534c <memset>
  if(htim->Instance==TIM3)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a14      	ldr	r2, [pc, #80]	; (8002874 <HAL_TIM_MspPostInit+0x70>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d121      	bne.n	800286a <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002826:	4b14      	ldr	r3, [pc, #80]	; (8002878 <HAL_TIM_MspPostInit+0x74>)
 8002828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800282a:	4b13      	ldr	r3, [pc, #76]	; (8002878 <HAL_TIM_MspPostInit+0x74>)
 800282c:	2102      	movs	r1, #2
 800282e:	430a      	orrs	r2, r1
 8002830:	62da      	str	r2, [r3, #44]	; 0x2c
 8002832:	4b11      	ldr	r3, [pc, #68]	; (8002878 <HAL_TIM_MspPostInit+0x74>)
 8002834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002836:	2202      	movs	r2, #2
 8002838:	4013      	ands	r3, r2
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = Ledzik_Pin;
 800283e:	0021      	movs	r1, r4
 8002840:	187b      	adds	r3, r7, r1
 8002842:	2201      	movs	r2, #1
 8002844:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	187b      	adds	r3, r7, r1
 8002848:	2202      	movs	r2, #2
 800284a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	187b      	adds	r3, r7, r1
 800284e:	2200      	movs	r2, #0
 8002850:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002852:	187b      	adds	r3, r7, r1
 8002854:	2200      	movs	r2, #0
 8002856:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002858:	187b      	adds	r3, r7, r1
 800285a:	2202      	movs	r2, #2
 800285c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(Ledzik_GPIO_Port, &GPIO_InitStruct);
 800285e:	187b      	adds	r3, r7, r1
 8002860:	4a06      	ldr	r2, [pc, #24]	; (800287c <HAL_TIM_MspPostInit+0x78>)
 8002862:	0019      	movs	r1, r3
 8002864:	0010      	movs	r0, r2
 8002866:	f001 f86d 	bl	8003944 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	46bd      	mov	sp, r7
 800286e:	b009      	add	sp, #36	; 0x24
 8002870:	bd90      	pop	{r4, r7, pc}
 8002872:	46c0      	nop			; (mov r8, r8)
 8002874:	40000400 	.word	0x40000400
 8002878:	40021000 	.word	0x40021000
 800287c:	50000400 	.word	0x50000400

08002880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002884:	e7fe      	b.n	8002884 <NMI_Handler+0x4>

08002886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800288a:	e7fe      	b.n	800288a <HardFault_Handler+0x4>

0800288c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002890:	46c0      	nop			; (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800289a:	46c0      	nop			; (mov r8, r8)
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028a4:	f000 f952 	bl	8002b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028a8:	46c0      	nop			; (mov r8, r8)
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <DMA1_Channel1_IRQHandler+0x14>)
 80028b6:	0018      	movs	r0, r3
 80028b8:	f000 ff68 	bl	800378c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80028bc:	46c0      	nop			; (mov r8, r8)
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	20000254 	.word	0x20000254

080028c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
	return 1;
 80028cc:	2301      	movs	r3, #1
}
 80028ce:	0018      	movs	r0, r3
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <_kill>:

int _kill(int pid, int sig)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028de:	f002 fd0b 	bl	80052f8 <__errno>
 80028e2:	0003      	movs	r3, r0
 80028e4:	2216      	movs	r2, #22
 80028e6:	601a      	str	r2, [r3, #0]
	return -1;
 80028e8:	2301      	movs	r3, #1
 80028ea:	425b      	negs	r3, r3
}
 80028ec:	0018      	movs	r0, r3
 80028ee:	46bd      	mov	sp, r7
 80028f0:	b002      	add	sp, #8
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <_exit>:

void _exit (int status)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028fc:	2301      	movs	r3, #1
 80028fe:	425a      	negs	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	0011      	movs	r1, r2
 8002904:	0018      	movs	r0, r3
 8002906:	f7ff ffe5 	bl	80028d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800290a:	e7fe      	b.n	800290a <_exit+0x16>

0800290c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	e00a      	b.n	8002934 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800291e:	e000      	b.n	8002922 <_read+0x16>
 8002920:	bf00      	nop
 8002922:	0001      	movs	r1, r0
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	1c5a      	adds	r2, r3, #1
 8002928:	60ba      	str	r2, [r7, #8]
 800292a:	b2ca      	uxtb	r2, r1
 800292c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	3301      	adds	r3, #1
 8002932:	617b      	str	r3, [r7, #20]
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	429a      	cmp	r2, r3
 800293a:	dbf0      	blt.n	800291e <_read+0x12>
	}

return len;
 800293c:	687b      	ldr	r3, [r7, #4]
}
 800293e:	0018      	movs	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	b006      	add	sp, #24
 8002944:	bd80      	pop	{r7, pc}

08002946 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b086      	sub	sp, #24
 800294a:	af00      	add	r7, sp, #0
 800294c:	60f8      	str	r0, [r7, #12]
 800294e:	60b9      	str	r1, [r7, #8]
 8002950:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002952:	2300      	movs	r3, #0
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	e009      	b.n	800296c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	60ba      	str	r2, [r7, #8]
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	0018      	movs	r0, r3
 8002962:	e000      	b.n	8002966 <_write+0x20>
 8002964:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	3301      	adds	r3, #1
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	429a      	cmp	r2, r3
 8002972:	dbf1      	blt.n	8002958 <_write+0x12>
	}
	return len;
 8002974:	687b      	ldr	r3, [r7, #4]
}
 8002976:	0018      	movs	r0, r3
 8002978:	46bd      	mov	sp, r7
 800297a:	b006      	add	sp, #24
 800297c:	bd80      	pop	{r7, pc}

0800297e <_close>:

int _close(int file)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
	return -1;
 8002986:	2301      	movs	r3, #1
 8002988:	425b      	negs	r3, r3
}
 800298a:	0018      	movs	r0, r3
 800298c:	46bd      	mov	sp, r7
 800298e:	b002      	add	sp, #8
 8002990:	bd80      	pop	{r7, pc}

08002992 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	b082      	sub	sp, #8
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
 800299a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	2280      	movs	r2, #128	; 0x80
 80029a0:	0192      	lsls	r2, r2, #6
 80029a2:	605a      	str	r2, [r3, #4]
	return 0;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	0018      	movs	r0, r3
 80029a8:	46bd      	mov	sp, r7
 80029aa:	b002      	add	sp, #8
 80029ac:	bd80      	pop	{r7, pc}

080029ae <_isatty>:

int _isatty(int file)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b082      	sub	sp, #8
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
	return 1;
 80029b6:	2301      	movs	r3, #1
}
 80029b8:	0018      	movs	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b002      	add	sp, #8
 80029be:	bd80      	pop	{r7, pc}

080029c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
	return 0;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	0018      	movs	r0, r3
 80029d0:	46bd      	mov	sp, r7
 80029d2:	b004      	add	sp, #16
 80029d4:	bd80      	pop	{r7, pc}
	...

080029d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029e0:	4a14      	ldr	r2, [pc, #80]	; (8002a34 <_sbrk+0x5c>)
 80029e2:	4b15      	ldr	r3, [pc, #84]	; (8002a38 <_sbrk+0x60>)
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029ec:	4b13      	ldr	r3, [pc, #76]	; (8002a3c <_sbrk+0x64>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d102      	bne.n	80029fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029f4:	4b11      	ldr	r3, [pc, #68]	; (8002a3c <_sbrk+0x64>)
 80029f6:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <_sbrk+0x68>)
 80029f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029fa:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <_sbrk+0x64>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	18d3      	adds	r3, r2, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d207      	bcs.n	8002a18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a08:	f002 fc76 	bl	80052f8 <__errno>
 8002a0c:	0003      	movs	r3, r0
 8002a0e:	220c      	movs	r2, #12
 8002a10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a12:	2301      	movs	r3, #1
 8002a14:	425b      	negs	r3, r3
 8002a16:	e009      	b.n	8002a2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a18:	4b08      	ldr	r3, [pc, #32]	; (8002a3c <_sbrk+0x64>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a1e:	4b07      	ldr	r3, [pc, #28]	; (8002a3c <_sbrk+0x64>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	18d2      	adds	r2, r2, r3
 8002a26:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <_sbrk+0x64>)
 8002a28:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
}
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	b006      	add	sp, #24
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	20005000 	.word	0x20005000
 8002a38:	00000400 	.word	0x00000400
 8002a3c:	200002e0 	.word	0x200002e0
 8002a40:	200002f8 	.word	0x200002f8

08002a44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a48:	46c0      	nop			; (mov r8, r8)
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002a50:	480d      	ldr	r0, [pc, #52]	; (8002a88 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002a52:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a54:	f7ff fff6 	bl	8002a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a58:	480c      	ldr	r0, [pc, #48]	; (8002a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8002a5a:	490d      	ldr	r1, [pc, #52]	; (8002a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a5c:	4a0d      	ldr	r2, [pc, #52]	; (8002a94 <LoopForever+0xe>)
  movs r3, #0
 8002a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a60:	e002      	b.n	8002a68 <LoopCopyDataInit>

08002a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a66:	3304      	adds	r3, #4

08002a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a6c:	d3f9      	bcc.n	8002a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a6e:	4a0a      	ldr	r2, [pc, #40]	; (8002a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a70:	4c0a      	ldr	r4, [pc, #40]	; (8002a9c <LoopForever+0x16>)
  movs r3, #0
 8002a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a74:	e001      	b.n	8002a7a <LoopFillZerobss>

08002a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a78:	3204      	adds	r2, #4

08002a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a7c:	d3fb      	bcc.n	8002a76 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8002a7e:	f002 fc41 	bl	8005304 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a82:	f7ff fc71 	bl	8002368 <main>

08002a86 <LoopForever>:

LoopForever:
    b LoopForever
 8002a86:	e7fe      	b.n	8002a86 <LoopForever>
   ldr   r0, =_estack
 8002a88:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a90:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002a94:	08008394 	.word	0x08008394
  ldr r2, =_sbss
 8002a98:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002a9c:	200002f8 	.word	0x200002f8

08002aa0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002aa0:	e7fe      	b.n	8002aa0 <ADC1_COMP_IRQHandler>
	...

08002aa4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002aaa:	1dfb      	adds	r3, r7, #7
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <HAL_Init+0x3c>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b0a      	ldr	r3, [pc, #40]	; (8002ae0 <HAL_Init+0x3c>)
 8002ab6:	2140      	movs	r1, #64	; 0x40
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002abc:	2003      	movs	r0, #3
 8002abe:	f000 f811 	bl	8002ae4 <HAL_InitTick>
 8002ac2:	1e03      	subs	r3, r0, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002ac6:	1dfb      	adds	r3, r7, #7
 8002ac8:	2201      	movs	r2, #1
 8002aca:	701a      	strb	r2, [r3, #0]
 8002acc:	e001      	b.n	8002ad2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ace:	f7ff fe01 	bl	80026d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ad2:	1dfb      	adds	r3, r7, #7
 8002ad4:	781b      	ldrb	r3, [r3, #0]
}
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b002      	add	sp, #8
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	46c0      	nop			; (mov r8, r8)
 8002ae0:	40022000 	.word	0x40022000

08002ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ae4:	b590      	push	{r4, r7, lr}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aec:	4b14      	ldr	r3, [pc, #80]	; (8002b40 <HAL_InitTick+0x5c>)
 8002aee:	681c      	ldr	r4, [r3, #0]
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <HAL_InitTick+0x60>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	0019      	movs	r1, r3
 8002af6:	23fa      	movs	r3, #250	; 0xfa
 8002af8:	0098      	lsls	r0, r3, #2
 8002afa:	f7fd fb21 	bl	8000140 <__udivsi3>
 8002afe:	0003      	movs	r3, r0
 8002b00:	0019      	movs	r1, r3
 8002b02:	0020      	movs	r0, r4
 8002b04:	f7fd fb1c 	bl	8000140 <__udivsi3>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f000 fd53 	bl	80035b6 <HAL_SYSTICK_Config>
 8002b10:	1e03      	subs	r3, r0, #0
 8002b12:	d001      	beq.n	8002b18 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e00f      	b.n	8002b38 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b03      	cmp	r3, #3
 8002b1c:	d80b      	bhi.n	8002b36 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b1e:	6879      	ldr	r1, [r7, #4]
 8002b20:	2301      	movs	r3, #1
 8002b22:	425b      	negs	r3, r3
 8002b24:	2200      	movs	r2, #0
 8002b26:	0018      	movs	r0, r3
 8002b28:	f000 fd20 	bl	800356c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <HAL_InitTick+0x64>)
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e000      	b.n	8002b38 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
}
 8002b38:	0018      	movs	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b003      	add	sp, #12
 8002b3e:	bd90      	pop	{r4, r7, pc}
 8002b40:	20000000 	.word	0x20000000
 8002b44:	20000008 	.word	0x20000008
 8002b48:	20000004 	.word	0x20000004

08002b4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b50:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <HAL_IncTick+0x1c>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	001a      	movs	r2, r3
 8002b56:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <HAL_IncTick+0x20>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	18d2      	adds	r2, r2, r3
 8002b5c:	4b03      	ldr	r3, [pc, #12]	; (8002b6c <HAL_IncTick+0x20>)
 8002b5e:	601a      	str	r2, [r3, #0]
}
 8002b60:	46c0      	nop			; (mov r8, r8)
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	20000008 	.word	0x20000008
 8002b6c:	200002e4 	.word	0x200002e4

08002b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  return uwTick;
 8002b74:	4b02      	ldr	r3, [pc, #8]	; (8002b80 <HAL_GetTick+0x10>)
 8002b76:	681b      	ldr	r3, [r3, #0]
}
 8002b78:	0018      	movs	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	200002e4 	.word	0x200002e4

08002b84 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e159      	b.n	8002e4a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10a      	bne.n	8002bb4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2250      	movs	r2, #80	; 0x50
 8002ba8:	2100      	movs	r1, #0
 8002baa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f7ff fda4 	bl	80026fc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb8:	2210      	movs	r2, #16
 8002bba:	4013      	ands	r3, r2
 8002bbc:	2b10      	cmp	r3, #16
 8002bbe:	d005      	beq.n	8002bcc <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002bca:	d00b      	beq.n	8002be4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd0:	2210      	movs	r2, #16
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2250      	movs	r2, #80	; 0x50
 8002bdc:	2100      	movs	r1, #0
 8002bde:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e132      	b.n	8002e4a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be8:	4a9a      	ldr	r2, [pc, #616]	; (8002e54 <HAL_ADC_Init+0x2d0>)
 8002bea:	4013      	ands	r3, r2
 8002bec:	2202      	movs	r2, #2
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	2203      	movs	r2, #3
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d108      	bne.n	8002c14 <HAL_ADC_Init+0x90>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <HAL_ADC_Init+0x90>
 8002c10:	2301      	movs	r3, #1
 8002c12:	e000      	b.n	8002c16 <HAL_ADC_Init+0x92>
 8002c14:	2300      	movs	r3, #0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d149      	bne.n	8002cae <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	23c0      	movs	r3, #192	; 0xc0
 8002c20:	061b      	lsls	r3, r3, #24
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d00b      	beq.n	8002c3e <HAL_ADC_Init+0xba>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	2380      	movs	r3, #128	; 0x80
 8002c2c:	05db      	lsls	r3, r3, #23
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d005      	beq.n	8002c3e <HAL_ADC_Init+0xba>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	2380      	movs	r3, #128	; 0x80
 8002c38:	061b      	lsls	r3, r3, #24
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d111      	bne.n	8002c62 <HAL_ADC_Init+0xde>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	0092      	lsls	r2, r2, #2
 8002c4a:	0892      	lsrs	r2, r2, #2
 8002c4c:	611a      	str	r2, [r3, #16]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6919      	ldr	r1, [r3, #16]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	611a      	str	r2, [r3, #16]
 8002c60:	e014      	b.n	8002c8c <HAL_ADC_Init+0x108>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	691a      	ldr	r2, [r3, #16]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	0092      	lsls	r2, r2, #2
 8002c6e:	0892      	lsrs	r2, r2, #2
 8002c70:	611a      	str	r2, [r3, #16]
 8002c72:	4b79      	ldr	r3, [pc, #484]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4b78      	ldr	r3, [pc, #480]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002c78:	4978      	ldr	r1, [pc, #480]	; (8002e5c <HAL_ADC_Init+0x2d8>)
 8002c7a:	400a      	ands	r2, r1
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	4b76      	ldr	r3, [pc, #472]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002c80:	6819      	ldr	r1, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	4b74      	ldr	r3, [pc, #464]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2118      	movs	r1, #24
 8002c98:	438a      	bics	r2, r1
 8002c9a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68d9      	ldr	r1, [r3, #12]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002cae:	4b6a      	ldr	r3, [pc, #424]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	4b69      	ldr	r3, [pc, #420]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002cb4:	496a      	ldr	r1, [pc, #424]	; (8002e60 <HAL_ADC_Init+0x2dc>)
 8002cb6:	400a      	ands	r2, r1
 8002cb8:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8002cba:	4b67      	ldr	r3, [pc, #412]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002cbc:	6819      	ldr	r1, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc2:	065a      	lsls	r2, r3, #25
 8002cc4:	4b64      	ldr	r3, [pc, #400]	; (8002e58 <HAL_ADC_Init+0x2d4>)
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689a      	ldr	r2, [r3, #8]
 8002cd0:	2380      	movs	r3, #128	; 0x80
 8002cd2:	055b      	lsls	r3, r3, #21
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d108      	bne.n	8002cea <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2180      	movs	r1, #128	; 0x80
 8002ce4:	0549      	lsls	r1, r1, #21
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68da      	ldr	r2, [r3, #12]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	495b      	ldr	r1, [pc, #364]	; (8002e64 <HAL_ADC_Init+0x2e0>)
 8002cf6:	400a      	ands	r2, r1
 8002cf8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68d9      	ldr	r1, [r3, #12]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d101      	bne.n	8002d10 <HAL_ADC_Init+0x18c>
 8002d0c:	2304      	movs	r3, #4
 8002d0e:	e000      	b.n	8002d12 <HAL_ADC_Init+0x18e>
 8002d10:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002d12:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2020      	movs	r0, #32
 8002d18:	5c1b      	ldrb	r3, [r3, r0]
 8002d1a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002d1c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	202c      	movs	r0, #44	; 0x2c
 8002d22:	5c1b      	ldrb	r3, [r3, r0]
 8002d24:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d26:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002d2c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8002d34:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002d3c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d4a:	23c2      	movs	r3, #194	; 0xc2
 8002d4c:	33ff      	adds	r3, #255	; 0xff
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d00b      	beq.n	8002d6a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68d9      	ldr	r1, [r3, #12]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002d60:	431a      	orrs	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2221      	movs	r2, #33	; 0x21
 8002d6e:	5c9b      	ldrb	r3, [r3, r2]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d11a      	bne.n	8002daa <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	5c9b      	ldrb	r3, [r3, r2]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d109      	bne.n	8002d92 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68da      	ldr	r2, [r3, #12]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2180      	movs	r1, #128	; 0x80
 8002d8a:	0249      	lsls	r1, r1, #9
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	60da      	str	r2, [r3, #12]
 8002d90:	e00b      	b.n	8002daa <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d96:	2220      	movs	r2, #32
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da2:	2201      	movs	r2, #1
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d11f      	bne.n	8002df2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	492a      	ldr	r1, [pc, #168]	; (8002e68 <HAL_ADC_Init+0x2e4>)
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6919      	ldr	r1, [r3, #16]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002dd0:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8002dd6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	691a      	ldr	r2, [r3, #16]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2101      	movs	r1, #1
 8002dec:	430a      	orrs	r2, r1
 8002dee:	611a      	str	r2, [r3, #16]
 8002df0:	e00e      	b.n	8002e10 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d107      	bne.n	8002e10 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	691a      	ldr	r2, [r3, #16]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	438a      	bics	r2, r1
 8002e0e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695a      	ldr	r2, [r3, #20]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2107      	movs	r1, #7
 8002e1c:	438a      	bics	r2, r1
 8002e1e:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6959      	ldr	r1, [r3, #20]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3c:	2203      	movs	r2, #3
 8002e3e:	4393      	bics	r3, r2
 8002e40:	2201      	movs	r2, #1
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	b002      	add	sp, #8
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	fffffefd 	.word	0xfffffefd
 8002e58:	40012708 	.word	0x40012708
 8002e5c:	ffc3ffff 	.word	0xffc3ffff
 8002e60:	fdffffff 	.word	0xfdffffff
 8002e64:	fffe0219 	.word	0xfffe0219
 8002e68:	fffffc03 	.word	0xfffffc03

08002e6c <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002e6c:	b590      	push	{r4, r7, lr}
 8002e6e:	b087      	sub	sp, #28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e78:	2317      	movs	r3, #23
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	2204      	movs	r2, #4
 8002e88:	4013      	ands	r3, r2
 8002e8a:	d15e      	bne.n	8002f4a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2250      	movs	r2, #80	; 0x50
 8002e90:	5c9b      	ldrb	r3, [r3, r2]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_ADC_Start_DMA+0x2e>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e05e      	b.n	8002f58 <HAL_ADC_Start_DMA+0xec>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2250      	movs	r2, #80	; 0x50
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2101      	movs	r1, #1
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d007      	beq.n	8002eca <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002eba:	2317      	movs	r3, #23
 8002ebc:	18fc      	adds	r4, r7, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f000 f8fd 	bl	80030c0 <ADC_Enable>
 8002ec6:	0003      	movs	r3, r0
 8002ec8:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002eca:	2317      	movs	r3, #23
 8002ecc:	18fb      	adds	r3, r7, r3
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d13e      	bne.n	8002f52 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed8:	4a21      	ldr	r2, [pc, #132]	; (8002f60 <HAL_ADC_Start_DMA+0xf4>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	2280      	movs	r2, #128	; 0x80
 8002ede:	0052      	lsls	r2, r2, #1
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2250      	movs	r2, #80	; 0x50
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef8:	4a1a      	ldr	r2, [pc, #104]	; (8002f64 <HAL_ADC_Start_DMA+0xf8>)
 8002efa:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f00:	4a19      	ldr	r2, [pc, #100]	; (8002f68 <HAL_ADC_Start_DMA+0xfc>)
 8002f02:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f08:	4a18      	ldr	r2, [pc, #96]	; (8002f6c <HAL_ADC_Start_DMA+0x100>)
 8002f0a:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	221c      	movs	r2, #28
 8002f12:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2110      	movs	r1, #16
 8002f20:	430a      	orrs	r2, r1
 8002f22:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	3340      	adds	r3, #64	; 0x40
 8002f2e:	0019      	movs	r1, r3
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f000 fbc4 	bl	80036c0 <HAL_DMA_Start_IT>

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2104      	movs	r1, #4
 8002f44:	430a      	orrs	r2, r1
 8002f46:	609a      	str	r2, [r3, #8]
 8002f48:	e003      	b.n	8002f52 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f4a:	2317      	movs	r3, #23
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	2202      	movs	r2, #2
 8002f50:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f52:	2317      	movs	r3, #23
 8002f54:	18fb      	adds	r3, r7, r3
 8002f56:	781b      	ldrb	r3, [r3, #0]
}
 8002f58:	0018      	movs	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	b007      	add	sp, #28
 8002f5e:	bd90      	pop	{r4, r7, pc}
 8002f60:	fffff0fe 	.word	0xfffff0fe
 8002f64:	08003191 	.word	0x08003191
 8002f68:	08003245 	.word	0x08003245
 8002f6c:	08003263 	.word	0x08003263

08002f70 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f78:	46c0      	nop			; (mov r8, r8)
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	b002      	add	sp, #8
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2250      	movs	r2, #80	; 0x50
 8002f8e:	5c9b      	ldrb	r3, [r3, r2]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d101      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x18>
 8002f94:	2302      	movs	r3, #2
 8002f96:	e085      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x124>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2250      	movs	r2, #80	; 0x50
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d00b      	beq.n	8002fc4 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2250      	movs	r2, #80	; 0x50
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e06f      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4a38      	ldr	r2, [pc, #224]	; (80030ac <HAL_ADC_ConfigChannel+0x12c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d035      	beq.n	800303a <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	035b      	lsls	r3, r3, #13
 8002fda:	0b5a      	lsrs	r2, r3, #13
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	2380      	movs	r3, #128	; 0x80
 8002fea:	02db      	lsls	r3, r3, #11
 8002fec:	4013      	ands	r3, r2
 8002fee:	d009      	beq.n	8003004 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8002ff0:	4b2f      	ldr	r3, [pc, #188]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4b2e      	ldr	r3, [pc, #184]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8002ff6:	2180      	movs	r1, #128	; 0x80
 8002ff8:	0409      	lsls	r1, r1, #16
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002ffe:	200a      	movs	r0, #10
 8003000:	f000 f94a 	bl	8003298 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	2380      	movs	r3, #128	; 0x80
 800300a:	029b      	lsls	r3, r3, #10
 800300c:	4013      	ands	r3, r2
 800300e:	d006      	beq.n	800301e <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8003010:	4b27      	ldr	r3, [pc, #156]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	4b26      	ldr	r3, [pc, #152]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003016:	2180      	movs	r1, #128	; 0x80
 8003018:	03c9      	lsls	r1, r1, #15
 800301a:	430a      	orrs	r2, r1
 800301c:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	2380      	movs	r3, #128	; 0x80
 8003024:	025b      	lsls	r3, r3, #9
 8003026:	4013      	ands	r3, r2
 8003028:	d037      	beq.n	800309a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 800302a:	4b21      	ldr	r3, [pc, #132]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	4b20      	ldr	r3, [pc, #128]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003030:	2180      	movs	r1, #128	; 0x80
 8003032:	0449      	lsls	r1, r1, #17
 8003034:	430a      	orrs	r2, r1
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	e02f      	b.n	800309a <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	035b      	lsls	r3, r3, #13
 8003046:	0b5b      	lsrs	r3, r3, #13
 8003048:	43d9      	mvns	r1, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	400a      	ands	r2, r1
 8003050:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	2380      	movs	r3, #128	; 0x80
 8003058:	02db      	lsls	r3, r3, #11
 800305a:	4013      	ands	r3, r2
 800305c:	d005      	beq.n	800306a <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 800305e:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	4b13      	ldr	r3, [pc, #76]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003064:	4913      	ldr	r1, [pc, #76]	; (80030b4 <HAL_ADC_ConfigChannel+0x134>)
 8003066:	400a      	ands	r2, r1
 8003068:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	2380      	movs	r3, #128	; 0x80
 8003070:	029b      	lsls	r3, r3, #10
 8003072:	4013      	ands	r3, r2
 8003074:	d005      	beq.n	8003082 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8003076:	4b0e      	ldr	r3, [pc, #56]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	4b0d      	ldr	r3, [pc, #52]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 800307c:	490e      	ldr	r1, [pc, #56]	; (80030b8 <HAL_ADC_ConfigChannel+0x138>)
 800307e:	400a      	ands	r2, r1
 8003080:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	2380      	movs	r3, #128	; 0x80
 8003088:	025b      	lsls	r3, r3, #9
 800308a:	4013      	ands	r3, r2
 800308c:	d005      	beq.n	800309a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 800308e:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	4b07      	ldr	r3, [pc, #28]	; (80030b0 <HAL_ADC_ConfigChannel+0x130>)
 8003094:	4909      	ldr	r1, [pc, #36]	; (80030bc <HAL_ADC_ConfigChannel+0x13c>)
 8003096:	400a      	ands	r2, r1
 8003098:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2250      	movs	r2, #80	; 0x50
 800309e:	2100      	movs	r1, #0
 80030a0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	00001001 	.word	0x00001001
 80030b0:	40012708 	.word	0x40012708
 80030b4:	ff7fffff 	.word	0xff7fffff
 80030b8:	ffbfffff 	.word	0xffbfffff
 80030bc:	feffffff 	.word	0xfeffffff

080030c0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030c8:	2300      	movs	r3, #0
 80030ca:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	2203      	movs	r2, #3
 80030d4:	4013      	ands	r3, r2
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d108      	bne.n	80030ec <ADC_Enable+0x2c>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2201      	movs	r2, #1
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d101      	bne.n	80030ec <ADC_Enable+0x2c>
 80030e8:	2301      	movs	r3, #1
 80030ea:	e000      	b.n	80030ee <ADC_Enable+0x2e>
 80030ec:	2300      	movs	r3, #0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d146      	bne.n	8003180 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	4a24      	ldr	r2, [pc, #144]	; (800318c <ADC_Enable+0xcc>)
 80030fa:	4013      	ands	r3, r2
 80030fc:	d00d      	beq.n	800311a <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003102:	2210      	movs	r2, #16
 8003104:	431a      	orrs	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310e:	2201      	movs	r2, #1
 8003110:	431a      	orrs	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e033      	b.n	8003182 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2101      	movs	r1, #1
 8003126:	430a      	orrs	r2, r1
 8003128:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800312a:	2001      	movs	r0, #1
 800312c:	f000 f8b4 	bl	8003298 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003130:	f7ff fd1e 	bl	8002b70 <HAL_GetTick>
 8003134:	0003      	movs	r3, r0
 8003136:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003138:	e01b      	b.n	8003172 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800313a:	f7ff fd19 	bl	8002b70 <HAL_GetTick>
 800313e:	0002      	movs	r2, r0
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b0a      	cmp	r3, #10
 8003146:	d914      	bls.n	8003172 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2201      	movs	r2, #1
 8003150:	4013      	ands	r3, r2
 8003152:	2b01      	cmp	r3, #1
 8003154:	d00d      	beq.n	8003172 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315a:	2210      	movs	r2, #16
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003166:	2201      	movs	r2, #1
 8003168:	431a      	orrs	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e007      	b.n	8003182 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2201      	movs	r2, #1
 800317a:	4013      	ands	r3, r2
 800317c:	2b01      	cmp	r3, #1
 800317e:	d1dc      	bne.n	800313a <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	0018      	movs	r0, r3
 8003184:	46bd      	mov	sp, r7
 8003186:	b004      	add	sp, #16
 8003188:	bd80      	pop	{r7, pc}
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	80000017 	.word	0x80000017

08003190 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a2:	2250      	movs	r2, #80	; 0x50
 80031a4:	4013      	ands	r3, r2
 80031a6:	d141      	bne.n	800322c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ac:	2280      	movs	r2, #128	; 0x80
 80031ae:	0092      	lsls	r2, r2, #2
 80031b0:	431a      	orrs	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68da      	ldr	r2, [r3, #12]
 80031bc:	23c0      	movs	r3, #192	; 0xc0
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	4013      	ands	r3, r2
 80031c2:	d12e      	bne.n	8003222 <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2220      	movs	r2, #32
 80031c8:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d129      	bne.n	8003222 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2208      	movs	r2, #8
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b08      	cmp	r3, #8
 80031da:	d122      	bne.n	8003222 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	2204      	movs	r2, #4
 80031e4:	4013      	ands	r3, r2
 80031e6:	d110      	bne.n	800320a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	210c      	movs	r1, #12
 80031f4:	438a      	bics	r2, r1
 80031f6:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fc:	4a10      	ldr	r2, [pc, #64]	; (8003240 <ADC_DMAConvCplt+0xb0>)
 80031fe:	4013      	ands	r3, r2
 8003200:	2201      	movs	r2, #1
 8003202:	431a      	orrs	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	655a      	str	r2, [r3, #84]	; 0x54
 8003208:	e00b      	b.n	8003222 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320e:	2220      	movs	r2, #32
 8003210:	431a      	orrs	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321a:	2201      	movs	r2, #1
 800321c:	431a      	orrs	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	0018      	movs	r0, r3
 8003226:	f7ff f88f 	bl	8002348 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800322a:	e005      	b.n	8003238 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	0010      	movs	r0, r2
 8003236:	4798      	blx	r3
}
 8003238:	46c0      	nop			; (mov r8, r8)
 800323a:	46bd      	mov	sp, r7
 800323c:	b004      	add	sp, #16
 800323e:	bd80      	pop	{r7, pc}
 8003240:	fffffefe 	.word	0xfffffefe

08003244 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003250:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	0018      	movs	r0, r3
 8003256:	f7ff f851 	bl	80022fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	46bd      	mov	sp, r7
 800325e:	b004      	add	sp, #16
 8003260:	bd80      	pop	{r7, pc}

08003262 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b084      	sub	sp, #16
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003274:	2240      	movs	r2, #64	; 0x40
 8003276:	431a      	orrs	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003280:	2204      	movs	r2, #4
 8003282:	431a      	orrs	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	0018      	movs	r0, r3
 800328c:	f7ff fe70 	bl	8002f70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003290:	46c0      	nop			; (mov r8, r8)
 8003292:	46bd      	mov	sp, r7
 8003294:	b004      	add	sp, #16
 8003296:	bd80      	pop	{r7, pc}

08003298 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80032a0:	4b0b      	ldr	r3, [pc, #44]	; (80032d0 <ADC_DelayMicroSecond+0x38>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	490b      	ldr	r1, [pc, #44]	; (80032d4 <ADC_DelayMicroSecond+0x3c>)
 80032a6:	0018      	movs	r0, r3
 80032a8:	f7fc ff4a 	bl	8000140 <__udivsi3>
 80032ac:	0003      	movs	r3, r0
 80032ae:	001a      	movs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4353      	muls	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 80032b6:	e002      	b.n	80032be <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1f9      	bne.n	80032b8 <ADC_DelayMicroSecond+0x20>
  }
}
 80032c4:	46c0      	nop			; (mov r8, r8)
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b004      	add	sp, #16
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	20000000 	.word	0x20000000
 80032d4:	000f4240 	.word	0x000f4240

080032d8 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032e2:	2317      	movs	r3, #23
 80032e4:	18fb      	adds	r3, r7, r3
 80032e6:	2200      	movs	r2, #0
 80032e8:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80032ee:	2300      	movs	r3, #0
 80032f0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2250      	movs	r2, #80	; 0x50
 80032f6:	5c9b      	ldrb	r3, [r3, r2]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_ADCEx_Calibration_Start+0x28>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e083      	b.n	8003408 <HAL_ADCEx_Calibration_Start+0x130>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2250      	movs	r2, #80	; 0x50
 8003304:	2101      	movs	r1, #1
 8003306:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	2203      	movs	r2, #3
 8003310:	4013      	ands	r3, r2
 8003312:	2b01      	cmp	r3, #1
 8003314:	d108      	bne.n	8003328 <HAL_ADCEx_Calibration_Start+0x50>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2201      	movs	r2, #1
 800331e:	4013      	ands	r3, r2
 8003320:	2b01      	cmp	r3, #1
 8003322:	d101      	bne.n	8003328 <HAL_ADCEx_Calibration_Start+0x50>
 8003324:	2301      	movs	r3, #1
 8003326:	e000      	b.n	800332a <HAL_ADCEx_Calibration_Start+0x52>
 8003328:	2300      	movs	r3, #0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d15b      	bne.n	80033e6 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003332:	4a37      	ldr	r2, [pc, #220]	; (8003410 <HAL_ADCEx_Calibration_Start+0x138>)
 8003334:	4013      	ands	r3, r2
 8003336:	2202      	movs	r2, #2
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	2203      	movs	r2, #3
 8003346:	4013      	ands	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2103      	movs	r1, #3
 8003356:	438a      	bics	r2, r1
 8003358:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689a      	ldr	r2, [r3, #8]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2180      	movs	r1, #128	; 0x80
 8003366:	0609      	lsls	r1, r1, #24
 8003368:	430a      	orrs	r2, r1
 800336a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 800336c:	f7ff fc00 	bl	8002b70 <HAL_GetTick>
 8003370:	0003      	movs	r3, r0
 8003372:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003374:	e01d      	b.n	80033b2 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003376:	f7ff fbfb 	bl	8002b70 <HAL_GetTick>
 800337a:	0002      	movs	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b0a      	cmp	r3, #10
 8003382:	d916      	bls.n	80033b2 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	0fdb      	lsrs	r3, r3, #31
 800338c:	07da      	lsls	r2, r3, #31
 800338e:	2380      	movs	r3, #128	; 0x80
 8003390:	061b      	lsls	r3, r3, #24
 8003392:	429a      	cmp	r2, r3
 8003394:	d10d      	bne.n	80033b2 <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800339a:	2212      	movs	r2, #18
 800339c:	4393      	bics	r3, r2
 800339e:	2210      	movs	r2, #16
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2250      	movs	r2, #80	; 0x50
 80033aa:	2100      	movs	r1, #0
 80033ac:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e02a      	b.n	8003408 <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	0fdb      	lsrs	r3, r3, #31
 80033ba:	07da      	lsls	r2, r3, #31
 80033bc:	2380      	movs	r3, #128	; 0x80
 80033be:	061b      	lsls	r3, r3, #24
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d0d8      	beq.n	8003376 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68d9      	ldr	r1, [r3, #12]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d8:	2203      	movs	r2, #3
 80033da:	4393      	bics	r3, r2
 80033dc:	2201      	movs	r2, #1
 80033de:	431a      	orrs	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	655a      	str	r2, [r3, #84]	; 0x54
 80033e4:	e009      	b.n	80033fa <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ea:	2220      	movs	r2, #32
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80033f2:	2317      	movs	r3, #23
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	2201      	movs	r2, #1
 80033f8:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2250      	movs	r2, #80	; 0x50
 80033fe:	2100      	movs	r1, #0
 8003400:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8003402:	2317      	movs	r3, #23
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	781b      	ldrb	r3, [r3, #0]
}
 8003408:	0018      	movs	r0, r3
 800340a:	46bd      	mov	sp, r7
 800340c:	b006      	add	sp, #24
 800340e:	bd80      	pop	{r7, pc}
 8003410:	fffffefd 	.word	0xfffffefd

08003414 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	0002      	movs	r2, r0
 800341c:	1dfb      	adds	r3, r7, #7
 800341e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003420:	1dfb      	adds	r3, r7, #7
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b7f      	cmp	r3, #127	; 0x7f
 8003426:	d809      	bhi.n	800343c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003428:	1dfb      	adds	r3, r7, #7
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	001a      	movs	r2, r3
 800342e:	231f      	movs	r3, #31
 8003430:	401a      	ands	r2, r3
 8003432:	4b04      	ldr	r3, [pc, #16]	; (8003444 <__NVIC_EnableIRQ+0x30>)
 8003434:	2101      	movs	r1, #1
 8003436:	4091      	lsls	r1, r2
 8003438:	000a      	movs	r2, r1
 800343a:	601a      	str	r2, [r3, #0]
  }
}
 800343c:	46c0      	nop			; (mov r8, r8)
 800343e:	46bd      	mov	sp, r7
 8003440:	b002      	add	sp, #8
 8003442:	bd80      	pop	{r7, pc}
 8003444:	e000e100 	.word	0xe000e100

08003448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	0002      	movs	r2, r0
 8003450:	6039      	str	r1, [r7, #0]
 8003452:	1dfb      	adds	r3, r7, #7
 8003454:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003456:	1dfb      	adds	r3, r7, #7
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	2b7f      	cmp	r3, #127	; 0x7f
 800345c:	d828      	bhi.n	80034b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800345e:	4a2f      	ldr	r2, [pc, #188]	; (800351c <__NVIC_SetPriority+0xd4>)
 8003460:	1dfb      	adds	r3, r7, #7
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	b25b      	sxtb	r3, r3
 8003466:	089b      	lsrs	r3, r3, #2
 8003468:	33c0      	adds	r3, #192	; 0xc0
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	589b      	ldr	r3, [r3, r2]
 800346e:	1dfa      	adds	r2, r7, #7
 8003470:	7812      	ldrb	r2, [r2, #0]
 8003472:	0011      	movs	r1, r2
 8003474:	2203      	movs	r2, #3
 8003476:	400a      	ands	r2, r1
 8003478:	00d2      	lsls	r2, r2, #3
 800347a:	21ff      	movs	r1, #255	; 0xff
 800347c:	4091      	lsls	r1, r2
 800347e:	000a      	movs	r2, r1
 8003480:	43d2      	mvns	r2, r2
 8003482:	401a      	ands	r2, r3
 8003484:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	019b      	lsls	r3, r3, #6
 800348a:	22ff      	movs	r2, #255	; 0xff
 800348c:	401a      	ands	r2, r3
 800348e:	1dfb      	adds	r3, r7, #7
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	0018      	movs	r0, r3
 8003494:	2303      	movs	r3, #3
 8003496:	4003      	ands	r3, r0
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800349c:	481f      	ldr	r0, [pc, #124]	; (800351c <__NVIC_SetPriority+0xd4>)
 800349e:	1dfb      	adds	r3, r7, #7
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	b25b      	sxtb	r3, r3
 80034a4:	089b      	lsrs	r3, r3, #2
 80034a6:	430a      	orrs	r2, r1
 80034a8:	33c0      	adds	r3, #192	; 0xc0
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80034ae:	e031      	b.n	8003514 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034b0:	4a1b      	ldr	r2, [pc, #108]	; (8003520 <__NVIC_SetPriority+0xd8>)
 80034b2:	1dfb      	adds	r3, r7, #7
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	0019      	movs	r1, r3
 80034b8:	230f      	movs	r3, #15
 80034ba:	400b      	ands	r3, r1
 80034bc:	3b08      	subs	r3, #8
 80034be:	089b      	lsrs	r3, r3, #2
 80034c0:	3306      	adds	r3, #6
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	18d3      	adds	r3, r2, r3
 80034c6:	3304      	adds	r3, #4
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	1dfa      	adds	r2, r7, #7
 80034cc:	7812      	ldrb	r2, [r2, #0]
 80034ce:	0011      	movs	r1, r2
 80034d0:	2203      	movs	r2, #3
 80034d2:	400a      	ands	r2, r1
 80034d4:	00d2      	lsls	r2, r2, #3
 80034d6:	21ff      	movs	r1, #255	; 0xff
 80034d8:	4091      	lsls	r1, r2
 80034da:	000a      	movs	r2, r1
 80034dc:	43d2      	mvns	r2, r2
 80034de:	401a      	ands	r2, r3
 80034e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	019b      	lsls	r3, r3, #6
 80034e6:	22ff      	movs	r2, #255	; 0xff
 80034e8:	401a      	ands	r2, r3
 80034ea:	1dfb      	adds	r3, r7, #7
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	0018      	movs	r0, r3
 80034f0:	2303      	movs	r3, #3
 80034f2:	4003      	ands	r3, r0
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034f8:	4809      	ldr	r0, [pc, #36]	; (8003520 <__NVIC_SetPriority+0xd8>)
 80034fa:	1dfb      	adds	r3, r7, #7
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	001c      	movs	r4, r3
 8003500:	230f      	movs	r3, #15
 8003502:	4023      	ands	r3, r4
 8003504:	3b08      	subs	r3, #8
 8003506:	089b      	lsrs	r3, r3, #2
 8003508:	430a      	orrs	r2, r1
 800350a:	3306      	adds	r3, #6
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	18c3      	adds	r3, r0, r3
 8003510:	3304      	adds	r3, #4
 8003512:	601a      	str	r2, [r3, #0]
}
 8003514:	46c0      	nop			; (mov r8, r8)
 8003516:	46bd      	mov	sp, r7
 8003518:	b003      	add	sp, #12
 800351a:	bd90      	pop	{r4, r7, pc}
 800351c:	e000e100 	.word	0xe000e100
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	1e5a      	subs	r2, r3, #1
 8003530:	2380      	movs	r3, #128	; 0x80
 8003532:	045b      	lsls	r3, r3, #17
 8003534:	429a      	cmp	r2, r3
 8003536:	d301      	bcc.n	800353c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003538:	2301      	movs	r3, #1
 800353a:	e010      	b.n	800355e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800353c:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <SysTick_Config+0x44>)
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	3a01      	subs	r2, #1
 8003542:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003544:	2301      	movs	r3, #1
 8003546:	425b      	negs	r3, r3
 8003548:	2103      	movs	r1, #3
 800354a:	0018      	movs	r0, r3
 800354c:	f7ff ff7c 	bl	8003448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003550:	4b05      	ldr	r3, [pc, #20]	; (8003568 <SysTick_Config+0x44>)
 8003552:	2200      	movs	r2, #0
 8003554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003556:	4b04      	ldr	r3, [pc, #16]	; (8003568 <SysTick_Config+0x44>)
 8003558:	2207      	movs	r2, #7
 800355a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800355c:	2300      	movs	r3, #0
}
 800355e:	0018      	movs	r0, r3
 8003560:	46bd      	mov	sp, r7
 8003562:	b002      	add	sp, #8
 8003564:	bd80      	pop	{r7, pc}
 8003566:	46c0      	nop			; (mov r8, r8)
 8003568:	e000e010 	.word	0xe000e010

0800356c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	60b9      	str	r1, [r7, #8]
 8003574:	607a      	str	r2, [r7, #4]
 8003576:	210f      	movs	r1, #15
 8003578:	187b      	adds	r3, r7, r1
 800357a:	1c02      	adds	r2, r0, #0
 800357c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	187b      	adds	r3, r7, r1
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	b25b      	sxtb	r3, r3
 8003586:	0011      	movs	r1, r2
 8003588:	0018      	movs	r0, r3
 800358a:	f7ff ff5d 	bl	8003448 <__NVIC_SetPriority>
}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	46bd      	mov	sp, r7
 8003592:	b004      	add	sp, #16
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b082      	sub	sp, #8
 800359a:	af00      	add	r7, sp, #0
 800359c:	0002      	movs	r2, r0
 800359e:	1dfb      	adds	r3, r7, #7
 80035a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035a2:	1dfb      	adds	r3, r7, #7
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	b25b      	sxtb	r3, r3
 80035a8:	0018      	movs	r0, r3
 80035aa:	f7ff ff33 	bl	8003414 <__NVIC_EnableIRQ>
}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b002      	add	sp, #8
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	0018      	movs	r0, r3
 80035c2:	f7ff ffaf 	bl	8003524 <SysTick_Config>
 80035c6:	0003      	movs	r3, r0
}
 80035c8:	0018      	movs	r0, r3
 80035ca:	46bd      	mov	sp, r7
 80035cc:	b002      	add	sp, #8
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e061      	b.n	80036a6 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a32      	ldr	r2, [pc, #200]	; (80036b0 <HAL_DMA_Init+0xe0>)
 80035e8:	4694      	mov	ip, r2
 80035ea:	4463      	add	r3, ip
 80035ec:	2114      	movs	r1, #20
 80035ee:	0018      	movs	r0, r3
 80035f0:	f7fc fda6 	bl	8000140 <__udivsi3>
 80035f4:	0003      	movs	r3, r0
 80035f6:	009a      	lsls	r2, r3, #2
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a2d      	ldr	r2, [pc, #180]	; (80036b4 <HAL_DMA_Init+0xe4>)
 8003600:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2225      	movs	r2, #37	; 0x25
 8003606:	2102      	movs	r1, #2
 8003608:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	4a28      	ldr	r2, [pc, #160]	; (80036b8 <HAL_DMA_Init+0xe8>)
 8003616:	4013      	ands	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003622:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800362e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800363a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	4313      	orrs	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	2380      	movs	r3, #128	; 0x80
 8003656:	01db      	lsls	r3, r3, #7
 8003658:	429a      	cmp	r2, r3
 800365a:	d018      	beq.n	800368e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800365c:	4b17      	ldr	r3, [pc, #92]	; (80036bc <HAL_DMA_Init+0xec>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003664:	211c      	movs	r1, #28
 8003666:	400b      	ands	r3, r1
 8003668:	210f      	movs	r1, #15
 800366a:	4099      	lsls	r1, r3
 800366c:	000b      	movs	r3, r1
 800366e:	43d9      	mvns	r1, r3
 8003670:	4b12      	ldr	r3, [pc, #72]	; (80036bc <HAL_DMA_Init+0xec>)
 8003672:	400a      	ands	r2, r1
 8003674:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003676:	4b11      	ldr	r3, [pc, #68]	; (80036bc <HAL_DMA_Init+0xec>)
 8003678:	6819      	ldr	r1, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685a      	ldr	r2, [r3, #4]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003682:	201c      	movs	r0, #28
 8003684:	4003      	ands	r3, r0
 8003686:	409a      	lsls	r2, r3
 8003688:	4b0c      	ldr	r3, [pc, #48]	; (80036bc <HAL_DMA_Init+0xec>)
 800368a:	430a      	orrs	r2, r1
 800368c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2225      	movs	r2, #37	; 0x25
 8003698:	2101      	movs	r1, #1
 800369a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2224      	movs	r2, #36	; 0x24
 80036a0:	2100      	movs	r1, #0
 80036a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	0018      	movs	r0, r3
 80036a8:	46bd      	mov	sp, r7
 80036aa:	b004      	add	sp, #16
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	46c0      	nop			; (mov r8, r8)
 80036b0:	bffdfff8 	.word	0xbffdfff8
 80036b4:	40020000 	.word	0x40020000
 80036b8:	ffff800f 	.word	0xffff800f
 80036bc:	400200a8 	.word	0x400200a8

080036c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ce:	2317      	movs	r3, #23
 80036d0:	18fb      	adds	r3, r7, r3
 80036d2:	2200      	movs	r2, #0
 80036d4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2224      	movs	r2, #36	; 0x24
 80036da:	5c9b      	ldrb	r3, [r3, r2]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d101      	bne.n	80036e4 <HAL_DMA_Start_IT+0x24>
 80036e0:	2302      	movs	r3, #2
 80036e2:	e04f      	b.n	8003784 <HAL_DMA_Start_IT+0xc4>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2224      	movs	r2, #36	; 0x24
 80036e8:	2101      	movs	r1, #1
 80036ea:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2225      	movs	r2, #37	; 0x25
 80036f0:	5c9b      	ldrb	r3, [r3, r2]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d13a      	bne.n	800376e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2225      	movs	r2, #37	; 0x25
 80036fc:	2102      	movs	r1, #2
 80036fe:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2101      	movs	r1, #1
 8003712:	438a      	bics	r2, r1
 8003714:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	68b9      	ldr	r1, [r7, #8]
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 f8e3 	bl	80038e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003726:	2b00      	cmp	r3, #0
 8003728:	d008      	beq.n	800373c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	210e      	movs	r1, #14
 8003736:	430a      	orrs	r2, r1
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	e00f      	b.n	800375c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2104      	movs	r1, #4
 8003748:	438a      	bics	r2, r1
 800374a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	210a      	movs	r1, #10
 8003758:	430a      	orrs	r2, r1
 800375a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2101      	movs	r1, #1
 8003768:	430a      	orrs	r2, r1
 800376a:	601a      	str	r2, [r3, #0]
 800376c:	e007      	b.n	800377e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2224      	movs	r2, #36	; 0x24
 8003772:	2100      	movs	r1, #0
 8003774:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003776:	2317      	movs	r3, #23
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	2202      	movs	r2, #2
 800377c:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800377e:	2317      	movs	r3, #23
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	781b      	ldrb	r3, [r3, #0]
}
 8003784:	0018      	movs	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	b006      	add	sp, #24
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a8:	221c      	movs	r2, #28
 80037aa:	4013      	ands	r3, r2
 80037ac:	2204      	movs	r2, #4
 80037ae:	409a      	lsls	r2, r3
 80037b0:	0013      	movs	r3, r2
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	4013      	ands	r3, r2
 80037b6:	d026      	beq.n	8003806 <HAL_DMA_IRQHandler+0x7a>
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2204      	movs	r2, #4
 80037bc:	4013      	ands	r3, r2
 80037be:	d022      	beq.n	8003806 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2220      	movs	r2, #32
 80037c8:	4013      	ands	r3, r2
 80037ca:	d107      	bne.n	80037dc <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2104      	movs	r1, #4
 80037d8:	438a      	bics	r2, r1
 80037da:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e0:	221c      	movs	r2, #28
 80037e2:	401a      	ands	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e8:	2104      	movs	r1, #4
 80037ea:	4091      	lsls	r1, r2
 80037ec:	000a      	movs	r2, r1
 80037ee:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d100      	bne.n	80037fa <HAL_DMA_IRQHandler+0x6e>
 80037f8:	e071      	b.n	80038de <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	0010      	movs	r0, r2
 8003802:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8003804:	e06b      	b.n	80038de <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380a:	221c      	movs	r2, #28
 800380c:	4013      	ands	r3, r2
 800380e:	2202      	movs	r2, #2
 8003810:	409a      	lsls	r2, r3
 8003812:	0013      	movs	r3, r2
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	4013      	ands	r3, r2
 8003818:	d02d      	beq.n	8003876 <HAL_DMA_IRQHandler+0xea>
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2202      	movs	r2, #2
 800381e:	4013      	ands	r3, r2
 8003820:	d029      	beq.n	8003876 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2220      	movs	r2, #32
 800382a:	4013      	ands	r3, r2
 800382c:	d10b      	bne.n	8003846 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	210a      	movs	r1, #10
 800383a:	438a      	bics	r2, r1
 800383c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2225      	movs	r2, #37	; 0x25
 8003842:	2101      	movs	r1, #1
 8003844:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384a:	221c      	movs	r2, #28
 800384c:	401a      	ands	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003852:	2102      	movs	r1, #2
 8003854:	4091      	lsls	r1, r2
 8003856:	000a      	movs	r2, r1
 8003858:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2224      	movs	r2, #36	; 0x24
 800385e:	2100      	movs	r1, #0
 8003860:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003866:	2b00      	cmp	r3, #0
 8003868:	d039      	beq.n	80038de <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	0010      	movs	r0, r2
 8003872:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003874:	e033      	b.n	80038de <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387a:	221c      	movs	r2, #28
 800387c:	4013      	ands	r3, r2
 800387e:	2208      	movs	r2, #8
 8003880:	409a      	lsls	r2, r3
 8003882:	0013      	movs	r3, r2
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4013      	ands	r3, r2
 8003888:	d02a      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x154>
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	2208      	movs	r2, #8
 800388e:	4013      	ands	r3, r2
 8003890:	d026      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	210e      	movs	r1, #14
 800389e:	438a      	bics	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a6:	221c      	movs	r2, #28
 80038a8:	401a      	ands	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	2101      	movs	r1, #1
 80038b0:	4091      	lsls	r1, r2
 80038b2:	000a      	movs	r2, r1
 80038b4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2225      	movs	r2, #37	; 0x25
 80038c0:	2101      	movs	r1, #1
 80038c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2224      	movs	r2, #36	; 0x24
 80038c8:	2100      	movs	r1, #0
 80038ca:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	0010      	movs	r0, r2
 80038dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80038de:	46c0      	nop			; (mov r8, r8)
 80038e0:	46c0      	nop			; (mov r8, r8)
}
 80038e2:	46bd      	mov	sp, r7
 80038e4:	b004      	add	sp, #16
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
 80038f4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fa:	221c      	movs	r2, #28
 80038fc:	401a      	ands	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	2101      	movs	r1, #1
 8003904:	4091      	lsls	r1, r2
 8003906:	000a      	movs	r2, r1
 8003908:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	683a      	ldr	r2, [r7, #0]
 8003910:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b10      	cmp	r3, #16
 8003918:	d108      	bne.n	800392c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800392a:	e007      	b.n	800393c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68ba      	ldr	r2, [r7, #8]
 8003932:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	60da      	str	r2, [r3, #12]
}
 800393c:	46c0      	nop			; (mov r8, r8)
 800393e:	46bd      	mov	sp, r7
 8003940:	b004      	add	sp, #16
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800394e:	2300      	movs	r3, #0
 8003950:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003952:	2300      	movs	r3, #0
 8003954:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003956:	2300      	movs	r3, #0
 8003958:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800395a:	e155      	b.n	8003c08 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2101      	movs	r1, #1
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4091      	lsls	r1, r2
 8003966:	000a      	movs	r2, r1
 8003968:	4013      	ands	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d100      	bne.n	8003974 <HAL_GPIO_Init+0x30>
 8003972:	e146      	b.n	8003c02 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	2203      	movs	r2, #3
 800397a:	4013      	ands	r3, r2
 800397c:	2b01      	cmp	r3, #1
 800397e:	d005      	beq.n	800398c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2203      	movs	r2, #3
 8003986:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003988:	2b02      	cmp	r3, #2
 800398a:	d130      	bne.n	80039ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	2203      	movs	r2, #3
 8003998:	409a      	lsls	r2, r3
 800399a:	0013      	movs	r3, r2
 800399c:	43da      	mvns	r2, r3
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	4013      	ands	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	409a      	lsls	r2, r3
 80039ae:	0013      	movs	r3, r2
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039c2:	2201      	movs	r2, #1
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	409a      	lsls	r2, r3
 80039c8:	0013      	movs	r3, r2
 80039ca:	43da      	mvns	r2, r3
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	4013      	ands	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	091b      	lsrs	r3, r3, #4
 80039d8:	2201      	movs	r2, #1
 80039da:	401a      	ands	r2, r3
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	409a      	lsls	r2, r3
 80039e0:	0013      	movs	r3, r2
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2203      	movs	r2, #3
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b03      	cmp	r3, #3
 80039f8:	d017      	beq.n	8003a2a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	2203      	movs	r2, #3
 8003a06:	409a      	lsls	r2, r3
 8003a08:	0013      	movs	r3, r2
 8003a0a:	43da      	mvns	r2, r3
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	409a      	lsls	r2, r3
 8003a1c:	0013      	movs	r3, r2
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2203      	movs	r2, #3
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d123      	bne.n	8003a7e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	08da      	lsrs	r2, r3, #3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	3208      	adds	r2, #8
 8003a3e:	0092      	lsls	r2, r2, #2
 8003a40:	58d3      	ldr	r3, [r2, r3]
 8003a42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2207      	movs	r2, #7
 8003a48:	4013      	ands	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	220f      	movs	r2, #15
 8003a4e:	409a      	lsls	r2, r3
 8003a50:	0013      	movs	r3, r2
 8003a52:	43da      	mvns	r2, r3
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	4013      	ands	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	691a      	ldr	r2, [r3, #16]
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2107      	movs	r1, #7
 8003a62:	400b      	ands	r3, r1
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	409a      	lsls	r2, r3
 8003a68:	0013      	movs	r3, r2
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	08da      	lsrs	r2, r3, #3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3208      	adds	r2, #8
 8003a78:	0092      	lsls	r2, r2, #2
 8003a7a:	6939      	ldr	r1, [r7, #16]
 8003a7c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	2203      	movs	r2, #3
 8003a8a:	409a      	lsls	r2, r3
 8003a8c:	0013      	movs	r3, r2
 8003a8e:	43da      	mvns	r2, r3
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4013      	ands	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2203      	movs	r2, #3
 8003a9c:	401a      	ands	r2, r3
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	409a      	lsls	r2, r3
 8003aa4:	0013      	movs	r3, r2
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	23c0      	movs	r3, #192	; 0xc0
 8003ab8:	029b      	lsls	r3, r3, #10
 8003aba:	4013      	ands	r3, r2
 8003abc:	d100      	bne.n	8003ac0 <HAL_GPIO_Init+0x17c>
 8003abe:	e0a0      	b.n	8003c02 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac0:	4b57      	ldr	r3, [pc, #348]	; (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003ac2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ac4:	4b56      	ldr	r3, [pc, #344]	; (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003acc:	4a55      	ldr	r2, [pc, #340]	; (8003c24 <HAL_GPIO_Init+0x2e0>)
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	089b      	lsrs	r3, r3, #2
 8003ad2:	3302      	adds	r3, #2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	589b      	ldr	r3, [r3, r2]
 8003ad8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2203      	movs	r2, #3
 8003ade:	4013      	ands	r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	220f      	movs	r2, #15
 8003ae4:	409a      	lsls	r2, r3
 8003ae6:	0013      	movs	r3, r2
 8003ae8:	43da      	mvns	r2, r3
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	4013      	ands	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	23a0      	movs	r3, #160	; 0xa0
 8003af4:	05db      	lsls	r3, r3, #23
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d01f      	beq.n	8003b3a <HAL_GPIO_Init+0x1f6>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a4a      	ldr	r2, [pc, #296]	; (8003c28 <HAL_GPIO_Init+0x2e4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d019      	beq.n	8003b36 <HAL_GPIO_Init+0x1f2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a49      	ldr	r2, [pc, #292]	; (8003c2c <HAL_GPIO_Init+0x2e8>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d013      	beq.n	8003b32 <HAL_GPIO_Init+0x1ee>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a48      	ldr	r2, [pc, #288]	; (8003c30 <HAL_GPIO_Init+0x2ec>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d00d      	beq.n	8003b2e <HAL_GPIO_Init+0x1ea>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a47      	ldr	r2, [pc, #284]	; (8003c34 <HAL_GPIO_Init+0x2f0>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d007      	beq.n	8003b2a <HAL_GPIO_Init+0x1e6>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a46      	ldr	r2, [pc, #280]	; (8003c38 <HAL_GPIO_Init+0x2f4>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d101      	bne.n	8003b26 <HAL_GPIO_Init+0x1e2>
 8003b22:	2305      	movs	r3, #5
 8003b24:	e00a      	b.n	8003b3c <HAL_GPIO_Init+0x1f8>
 8003b26:	2306      	movs	r3, #6
 8003b28:	e008      	b.n	8003b3c <HAL_GPIO_Init+0x1f8>
 8003b2a:	2304      	movs	r3, #4
 8003b2c:	e006      	b.n	8003b3c <HAL_GPIO_Init+0x1f8>
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e004      	b.n	8003b3c <HAL_GPIO_Init+0x1f8>
 8003b32:	2302      	movs	r3, #2
 8003b34:	e002      	b.n	8003b3c <HAL_GPIO_Init+0x1f8>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <HAL_GPIO_Init+0x1f8>
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	2103      	movs	r1, #3
 8003b40:	400a      	ands	r2, r1
 8003b42:	0092      	lsls	r2, r2, #2
 8003b44:	4093      	lsls	r3, r2
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b4c:	4935      	ldr	r1, [pc, #212]	; (8003c24 <HAL_GPIO_Init+0x2e0>)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	089b      	lsrs	r3, r3, #2
 8003b52:	3302      	adds	r3, #2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b5a:	4b38      	ldr	r3, [pc, #224]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	43da      	mvns	r2, r3
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	4013      	ands	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	2380      	movs	r3, #128	; 0x80
 8003b70:	035b      	lsls	r3, r3, #13
 8003b72:	4013      	ands	r3, r2
 8003b74:	d003      	beq.n	8003b7e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003b7e:	4b2f      	ldr	r3, [pc, #188]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003b84:	4b2d      	ldr	r3, [pc, #180]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	43da      	mvns	r2, r3
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4013      	ands	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	2380      	movs	r3, #128	; 0x80
 8003b9a:	039b      	lsls	r3, r3, #14
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d003      	beq.n	8003ba8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003ba8:	4b24      	ldr	r3, [pc, #144]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003bae:	4b23      	ldr	r3, [pc, #140]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	43da      	mvns	r2, r3
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	2380      	movs	r3, #128	; 0x80
 8003bc4:	029b      	lsls	r3, r3, #10
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	d003      	beq.n	8003bd2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003bd2:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bd8:	4b18      	ldr	r3, [pc, #96]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	43da      	mvns	r2, r3
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4013      	ands	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	2380      	movs	r3, #128	; 0x80
 8003bee:	025b      	lsls	r3, r3, #9
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	d003      	beq.n	8003bfc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003bfc:	4b0f      	ldr	r3, [pc, #60]	; (8003c3c <HAL_GPIO_Init+0x2f8>)
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	3301      	adds	r3, #1
 8003c06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	40da      	lsrs	r2, r3
 8003c10:	1e13      	subs	r3, r2, #0
 8003c12:	d000      	beq.n	8003c16 <HAL_GPIO_Init+0x2d2>
 8003c14:	e6a2      	b.n	800395c <HAL_GPIO_Init+0x18>
  }
}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	b006      	add	sp, #24
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40021000 	.word	0x40021000
 8003c24:	40010000 	.word	0x40010000
 8003c28:	50000400 	.word	0x50000400
 8003c2c:	50000800 	.word	0x50000800
 8003c30:	50000c00 	.word	0x50000c00
 8003c34:	50001000 	.word	0x50001000
 8003c38:	50001c00 	.word	0x50001c00
 8003c3c:	40010400 	.word	0x40010400

08003c40 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	0008      	movs	r0, r1
 8003c4a:	0011      	movs	r1, r2
 8003c4c:	1cbb      	adds	r3, r7, #2
 8003c4e:	1c02      	adds	r2, r0, #0
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	1c7b      	adds	r3, r7, #1
 8003c54:	1c0a      	adds	r2, r1, #0
 8003c56:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c58:	1c7b      	adds	r3, r7, #1
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d004      	beq.n	8003c6a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c60:	1cbb      	adds	r3, r7, #2
 8003c62:	881a      	ldrh	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003c68:	e003      	b.n	8003c72 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003c6a:	1cbb      	adds	r3, r7, #2
 8003c6c:	881a      	ldrh	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c72:	46c0      	nop			; (mov r8, r8)
 8003c74:	46bd      	mov	sp, r7
 8003c76:	b002      	add	sp, #8
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c7c:	b5b0      	push	{r4, r5, r7, lr}
 8003c7e:	b08a      	sub	sp, #40	; 0x28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d102      	bne.n	8003c90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f000 fbbf 	bl	800440e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c90:	4bc9      	ldr	r3, [pc, #804]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	220c      	movs	r2, #12
 8003c96:	4013      	ands	r3, r2
 8003c98:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c9a:	4bc7      	ldr	r3, [pc, #796]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003c9c:	68da      	ldr	r2, [r3, #12]
 8003c9e:	2380      	movs	r3, #128	; 0x80
 8003ca0:	025b      	lsls	r3, r3, #9
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2201      	movs	r2, #1
 8003cac:	4013      	ands	r3, r2
 8003cae:	d100      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x36>
 8003cb0:	e07e      	b.n	8003db0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d007      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	2b0c      	cmp	r3, #12
 8003cbc:	d112      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x68>
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	2380      	movs	r3, #128	; 0x80
 8003cc2:	025b      	lsls	r3, r3, #9
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d10d      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc8:	4bbb      	ldr	r3, [pc, #748]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	2380      	movs	r3, #128	; 0x80
 8003cce:	029b      	lsls	r3, r3, #10
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	d100      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x5a>
 8003cd4:	e06b      	b.n	8003dae <HAL_RCC_OscConfig+0x132>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d167      	bne.n	8003dae <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	f000 fb95 	bl	800440e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	2380      	movs	r3, #128	; 0x80
 8003cea:	025b      	lsls	r3, r3, #9
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d107      	bne.n	8003d00 <HAL_RCC_OscConfig+0x84>
 8003cf0:	4bb1      	ldr	r3, [pc, #708]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	4bb0      	ldr	r3, [pc, #704]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003cf6:	2180      	movs	r1, #128	; 0x80
 8003cf8:	0249      	lsls	r1, r1, #9
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	e027      	b.n	8003d50 <HAL_RCC_OscConfig+0xd4>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	23a0      	movs	r3, #160	; 0xa0
 8003d06:	02db      	lsls	r3, r3, #11
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d10e      	bne.n	8003d2a <HAL_RCC_OscConfig+0xae>
 8003d0c:	4baa      	ldr	r3, [pc, #680]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	4ba9      	ldr	r3, [pc, #676]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d12:	2180      	movs	r1, #128	; 0x80
 8003d14:	02c9      	lsls	r1, r1, #11
 8003d16:	430a      	orrs	r2, r1
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	4ba7      	ldr	r3, [pc, #668]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	4ba6      	ldr	r3, [pc, #664]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d20:	2180      	movs	r1, #128	; 0x80
 8003d22:	0249      	lsls	r1, r1, #9
 8003d24:	430a      	orrs	r2, r1
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	e012      	b.n	8003d50 <HAL_RCC_OscConfig+0xd4>
 8003d2a:	4ba3      	ldr	r3, [pc, #652]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	4ba2      	ldr	r3, [pc, #648]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d30:	49a2      	ldr	r1, [pc, #648]	; (8003fbc <HAL_RCC_OscConfig+0x340>)
 8003d32:	400a      	ands	r2, r1
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	4ba0      	ldr	r3, [pc, #640]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	2380      	movs	r3, #128	; 0x80
 8003d3c:	025b      	lsls	r3, r3, #9
 8003d3e:	4013      	ands	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	4b9c      	ldr	r3, [pc, #624]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4b9b      	ldr	r3, [pc, #620]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d4a:	499d      	ldr	r1, [pc, #628]	; (8003fc0 <HAL_RCC_OscConfig+0x344>)
 8003d4c:	400a      	ands	r2, r1
 8003d4e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d015      	beq.n	8003d84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d58:	f7fe ff0a 	bl	8002b70 <HAL_GetTick>
 8003d5c:	0003      	movs	r3, r0
 8003d5e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d60:	e009      	b.n	8003d76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d62:	f7fe ff05 	bl	8002b70 <HAL_GetTick>
 8003d66:	0002      	movs	r2, r0
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b64      	cmp	r3, #100	; 0x64
 8003d6e:	d902      	bls.n	8003d76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	f000 fb4c 	bl	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d76:	4b90      	ldr	r3, [pc, #576]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	2380      	movs	r3, #128	; 0x80
 8003d7c:	029b      	lsls	r3, r3, #10
 8003d7e:	4013      	ands	r3, r2
 8003d80:	d0ef      	beq.n	8003d62 <HAL_RCC_OscConfig+0xe6>
 8003d82:	e015      	b.n	8003db0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d84:	f7fe fef4 	bl	8002b70 <HAL_GetTick>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d8c:	e008      	b.n	8003da0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d8e:	f7fe feef 	bl	8002b70 <HAL_GetTick>
 8003d92:	0002      	movs	r2, r0
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b64      	cmp	r3, #100	; 0x64
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e336      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003da0:	4b85      	ldr	r3, [pc, #532]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	2380      	movs	r3, #128	; 0x80
 8003da6:	029b      	lsls	r3, r3, #10
 8003da8:	4013      	ands	r3, r2
 8003daa:	d1f0      	bne.n	8003d8e <HAL_RCC_OscConfig+0x112>
 8003dac:	e000      	b.n	8003db0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dae:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2202      	movs	r2, #2
 8003db6:	4013      	ands	r3, r2
 8003db8:	d100      	bne.n	8003dbc <HAL_RCC_OscConfig+0x140>
 8003dba:	e099      	b.n	8003ef0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	d009      	beq.n	8003dde <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003dca:	4b7b      	ldr	r3, [pc, #492]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	4b7a      	ldr	r3, [pc, #488]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003dd0:	2120      	movs	r1, #32
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd8:	2220      	movs	r2, #32
 8003dda:	4393      	bics	r3, r2
 8003ddc:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	2b04      	cmp	r3, #4
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	2b0c      	cmp	r3, #12
 8003de8:	d13e      	bne.n	8003e68 <HAL_RCC_OscConfig+0x1ec>
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d13b      	bne.n	8003e68 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003df0:	4b71      	ldr	r3, [pc, #452]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2204      	movs	r2, #4
 8003df6:	4013      	ands	r3, r2
 8003df8:	d004      	beq.n	8003e04 <HAL_RCC_OscConfig+0x188>
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e304      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e04:	4b6c      	ldr	r3, [pc, #432]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	4a6e      	ldr	r2, [pc, #440]	; (8003fc4 <HAL_RCC_OscConfig+0x348>)
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	021a      	lsls	r2, r3, #8
 8003e14:	4b68      	ldr	r3, [pc, #416]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e16:	430a      	orrs	r2, r1
 8003e18:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003e1a:	4b67      	ldr	r3, [pc, #412]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2209      	movs	r2, #9
 8003e20:	4393      	bics	r3, r2
 8003e22:	0019      	movs	r1, r3
 8003e24:	4b64      	ldr	r3, [pc, #400]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e2c:	f000 fc42 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 8003e30:	0001      	movs	r1, r0
 8003e32:	4b61      	ldr	r3, [pc, #388]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	091b      	lsrs	r3, r3, #4
 8003e38:	220f      	movs	r2, #15
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	4a62      	ldr	r2, [pc, #392]	; (8003fc8 <HAL_RCC_OscConfig+0x34c>)
 8003e3e:	5cd3      	ldrb	r3, [r2, r3]
 8003e40:	000a      	movs	r2, r1
 8003e42:	40da      	lsrs	r2, r3
 8003e44:	4b61      	ldr	r3, [pc, #388]	; (8003fcc <HAL_RCC_OscConfig+0x350>)
 8003e46:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003e48:	4b61      	ldr	r3, [pc, #388]	; (8003fd0 <HAL_RCC_OscConfig+0x354>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2513      	movs	r5, #19
 8003e4e:	197c      	adds	r4, r7, r5
 8003e50:	0018      	movs	r0, r3
 8003e52:	f7fe fe47 	bl	8002ae4 <HAL_InitTick>
 8003e56:	0003      	movs	r3, r0
 8003e58:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003e5a:	197b      	adds	r3, r7, r5
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d046      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003e62:	197b      	adds	r3, r7, r5
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	e2d2      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d027      	beq.n	8003ebe <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003e6e:	4b52      	ldr	r3, [pc, #328]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2209      	movs	r2, #9
 8003e74:	4393      	bics	r3, r2
 8003e76:	0019      	movs	r1, r3
 8003e78:	4b4f      	ldr	r3, [pc, #316]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e80:	f7fe fe76 	bl	8002b70 <HAL_GetTick>
 8003e84:	0003      	movs	r3, r0
 8003e86:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e8a:	f7fe fe71 	bl	8002b70 <HAL_GetTick>
 8003e8e:	0002      	movs	r2, r0
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e2b8      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e9c:	4b46      	ldr	r3, [pc, #280]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2204      	movs	r2, #4
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d0f1      	beq.n	8003e8a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea6:	4b44      	ldr	r3, [pc, #272]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	4a46      	ldr	r2, [pc, #280]	; (8003fc4 <HAL_RCC_OscConfig+0x348>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	0019      	movs	r1, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	021a      	lsls	r2, r3, #8
 8003eb6:	4b40      	ldr	r3, [pc, #256]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	605a      	str	r2, [r3, #4]
 8003ebc:	e018      	b.n	8003ef0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ebe:	4b3e      	ldr	r3, [pc, #248]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	4b3d      	ldr	r3, [pc, #244]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	438a      	bics	r2, r1
 8003ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eca:	f7fe fe51 	bl	8002b70 <HAL_GetTick>
 8003ece:	0003      	movs	r3, r0
 8003ed0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed4:	f7fe fe4c 	bl	8002b70 <HAL_GetTick>
 8003ed8:	0002      	movs	r2, r0
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e293      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ee6:	4b34      	ldr	r3, [pc, #208]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2204      	movs	r2, #4
 8003eec:	4013      	ands	r3, r2
 8003eee:	d1f1      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2210      	movs	r2, #16
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	d100      	bne.n	8003efc <HAL_RCC_OscConfig+0x280>
 8003efa:	e0a2      	b.n	8004042 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d140      	bne.n	8003f84 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f02:	4b2d      	ldr	r3, [pc, #180]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	2380      	movs	r3, #128	; 0x80
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d005      	beq.n	8003f1a <HAL_RCC_OscConfig+0x29e>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e279      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f1a:	4b27      	ldr	r3, [pc, #156]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	4a2d      	ldr	r2, [pc, #180]	; (8003fd4 <HAL_RCC_OscConfig+0x358>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	0019      	movs	r1, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f28:	4b23      	ldr	r3, [pc, #140]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f2e:	4b22      	ldr	r3, [pc, #136]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	021b      	lsls	r3, r3, #8
 8003f34:	0a19      	lsrs	r1, r3, #8
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	061a      	lsls	r2, r3, #24
 8003f3c:	4b1e      	ldr	r3, [pc, #120]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f46:	0b5b      	lsrs	r3, r3, #13
 8003f48:	3301      	adds	r3, #1
 8003f4a:	2280      	movs	r2, #128	; 0x80
 8003f4c:	0212      	lsls	r2, r2, #8
 8003f4e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003f50:	4b19      	ldr	r3, [pc, #100]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	091b      	lsrs	r3, r3, #4
 8003f56:	210f      	movs	r1, #15
 8003f58:	400b      	ands	r3, r1
 8003f5a:	491b      	ldr	r1, [pc, #108]	; (8003fc8 <HAL_RCC_OscConfig+0x34c>)
 8003f5c:	5ccb      	ldrb	r3, [r1, r3]
 8003f5e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003f60:	4b1a      	ldr	r3, [pc, #104]	; (8003fcc <HAL_RCC_OscConfig+0x350>)
 8003f62:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003f64:	4b1a      	ldr	r3, [pc, #104]	; (8003fd0 <HAL_RCC_OscConfig+0x354>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2513      	movs	r5, #19
 8003f6a:	197c      	adds	r4, r7, r5
 8003f6c:	0018      	movs	r0, r3
 8003f6e:	f7fe fdb9 	bl	8002ae4 <HAL_InitTick>
 8003f72:	0003      	movs	r3, r0
 8003f74:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003f76:	197b      	adds	r3, r7, r5
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d061      	beq.n	8004042 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003f7e:	197b      	adds	r3, r7, r5
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	e244      	b.n	800440e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	69db      	ldr	r3, [r3, #28]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d040      	beq.n	800400e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f8c:	4b0a      	ldr	r3, [pc, #40]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	4b09      	ldr	r3, [pc, #36]	; (8003fb8 <HAL_RCC_OscConfig+0x33c>)
 8003f92:	2180      	movs	r1, #128	; 0x80
 8003f94:	0049      	lsls	r1, r1, #1
 8003f96:	430a      	orrs	r2, r1
 8003f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9a:	f7fe fde9 	bl	8002b70 <HAL_GetTick>
 8003f9e:	0003      	movs	r3, r0
 8003fa0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003fa2:	e019      	b.n	8003fd8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fa4:	f7fe fde4 	bl	8002b70 <HAL_GetTick>
 8003fa8:	0002      	movs	r2, r0
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d912      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e22b      	b.n	800440e <HAL_RCC_OscConfig+0x792>
 8003fb6:	46c0      	nop			; (mov r8, r8)
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	fffeffff 	.word	0xfffeffff
 8003fc0:	fffbffff 	.word	0xfffbffff
 8003fc4:	ffffe0ff 	.word	0xffffe0ff
 8003fc8:	08007f90 	.word	0x08007f90
 8003fcc:	20000000 	.word	0x20000000
 8003fd0:	20000004 	.word	0x20000004
 8003fd4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003fd8:	4bca      	ldr	r3, [pc, #808]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	2380      	movs	r3, #128	; 0x80
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	d0df      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fe4:	4bc7      	ldr	r3, [pc, #796]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	4ac7      	ldr	r2, [pc, #796]	; (8004308 <HAL_RCC_OscConfig+0x68c>)
 8003fea:	4013      	ands	r3, r2
 8003fec:	0019      	movs	r1, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ff2:	4bc4      	ldr	r3, [pc, #784]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ff8:	4bc2      	ldr	r3, [pc, #776]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	021b      	lsls	r3, r3, #8
 8003ffe:	0a19      	lsrs	r1, r3, #8
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	061a      	lsls	r2, r3, #24
 8004006:	4bbf      	ldr	r3, [pc, #764]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004008:	430a      	orrs	r2, r1
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	e019      	b.n	8004042 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800400e:	4bbd      	ldr	r3, [pc, #756]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	4bbc      	ldr	r3, [pc, #752]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004014:	49bd      	ldr	r1, [pc, #756]	; (800430c <HAL_RCC_OscConfig+0x690>)
 8004016:	400a      	ands	r2, r1
 8004018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800401a:	f7fe fda9 	bl	8002b70 <HAL_GetTick>
 800401e:	0003      	movs	r3, r0
 8004020:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004024:	f7fe fda4 	bl	8002b70 <HAL_GetTick>
 8004028:	0002      	movs	r2, r0
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e1eb      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004036:	4bb3      	ldr	r3, [pc, #716]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	2380      	movs	r3, #128	; 0x80
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	4013      	ands	r3, r2
 8004040:	d1f0      	bne.n	8004024 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2208      	movs	r2, #8
 8004048:	4013      	ands	r3, r2
 800404a:	d036      	beq.n	80040ba <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	695b      	ldr	r3, [r3, #20]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d019      	beq.n	8004088 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004054:	4bab      	ldr	r3, [pc, #684]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004056:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004058:	4baa      	ldr	r3, [pc, #680]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800405a:	2101      	movs	r1, #1
 800405c:	430a      	orrs	r2, r1
 800405e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004060:	f7fe fd86 	bl	8002b70 <HAL_GetTick>
 8004064:	0003      	movs	r3, r0
 8004066:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004068:	e008      	b.n	800407c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800406a:	f7fe fd81 	bl	8002b70 <HAL_GetTick>
 800406e:	0002      	movs	r2, r0
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b02      	cmp	r3, #2
 8004076:	d901      	bls.n	800407c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e1c8      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800407c:	4ba1      	ldr	r3, [pc, #644]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800407e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004080:	2202      	movs	r2, #2
 8004082:	4013      	ands	r3, r2
 8004084:	d0f1      	beq.n	800406a <HAL_RCC_OscConfig+0x3ee>
 8004086:	e018      	b.n	80040ba <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004088:	4b9e      	ldr	r3, [pc, #632]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800408a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800408c:	4b9d      	ldr	r3, [pc, #628]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800408e:	2101      	movs	r1, #1
 8004090:	438a      	bics	r2, r1
 8004092:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004094:	f7fe fd6c 	bl	8002b70 <HAL_GetTick>
 8004098:	0003      	movs	r3, r0
 800409a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800409e:	f7fe fd67 	bl	8002b70 <HAL_GetTick>
 80040a2:	0002      	movs	r2, r0
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e1ae      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80040b0:	4b94      	ldr	r3, [pc, #592]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80040b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b4:	2202      	movs	r2, #2
 80040b6:	4013      	ands	r3, r2
 80040b8:	d1f1      	bne.n	800409e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2204      	movs	r2, #4
 80040c0:	4013      	ands	r3, r2
 80040c2:	d100      	bne.n	80040c6 <HAL_RCC_OscConfig+0x44a>
 80040c4:	e0ae      	b.n	8004224 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040c6:	2023      	movs	r0, #35	; 0x23
 80040c8:	183b      	adds	r3, r7, r0
 80040ca:	2200      	movs	r2, #0
 80040cc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ce:	4b8d      	ldr	r3, [pc, #564]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80040d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d2:	2380      	movs	r3, #128	; 0x80
 80040d4:	055b      	lsls	r3, r3, #21
 80040d6:	4013      	ands	r3, r2
 80040d8:	d109      	bne.n	80040ee <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040da:	4b8a      	ldr	r3, [pc, #552]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80040dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040de:	4b89      	ldr	r3, [pc, #548]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80040e0:	2180      	movs	r1, #128	; 0x80
 80040e2:	0549      	lsls	r1, r1, #21
 80040e4:	430a      	orrs	r2, r1
 80040e6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80040e8:	183b      	adds	r3, r7, r0
 80040ea:	2201      	movs	r2, #1
 80040ec:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ee:	4b88      	ldr	r3, [pc, #544]	; (8004310 <HAL_RCC_OscConfig+0x694>)
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	2380      	movs	r3, #128	; 0x80
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	4013      	ands	r3, r2
 80040f8:	d11a      	bne.n	8004130 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040fa:	4b85      	ldr	r3, [pc, #532]	; (8004310 <HAL_RCC_OscConfig+0x694>)
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	4b84      	ldr	r3, [pc, #528]	; (8004310 <HAL_RCC_OscConfig+0x694>)
 8004100:	2180      	movs	r1, #128	; 0x80
 8004102:	0049      	lsls	r1, r1, #1
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004108:	f7fe fd32 	bl	8002b70 <HAL_GetTick>
 800410c:	0003      	movs	r3, r0
 800410e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004112:	f7fe fd2d 	bl	8002b70 <HAL_GetTick>
 8004116:	0002      	movs	r2, r0
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b64      	cmp	r3, #100	; 0x64
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e174      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004124:	4b7a      	ldr	r3, [pc, #488]	; (8004310 <HAL_RCC_OscConfig+0x694>)
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	2380      	movs	r3, #128	; 0x80
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	4013      	ands	r3, r2
 800412e:	d0f0      	beq.n	8004112 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	689a      	ldr	r2, [r3, #8]
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	005b      	lsls	r3, r3, #1
 8004138:	429a      	cmp	r2, r3
 800413a:	d107      	bne.n	800414c <HAL_RCC_OscConfig+0x4d0>
 800413c:	4b71      	ldr	r3, [pc, #452]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800413e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004140:	4b70      	ldr	r3, [pc, #448]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004142:	2180      	movs	r1, #128	; 0x80
 8004144:	0049      	lsls	r1, r1, #1
 8004146:	430a      	orrs	r2, r1
 8004148:	651a      	str	r2, [r3, #80]	; 0x50
 800414a:	e031      	b.n	80041b0 <HAL_RCC_OscConfig+0x534>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10c      	bne.n	800416e <HAL_RCC_OscConfig+0x4f2>
 8004154:	4b6b      	ldr	r3, [pc, #428]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004156:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004158:	4b6a      	ldr	r3, [pc, #424]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800415a:	496c      	ldr	r1, [pc, #432]	; (800430c <HAL_RCC_OscConfig+0x690>)
 800415c:	400a      	ands	r2, r1
 800415e:	651a      	str	r2, [r3, #80]	; 0x50
 8004160:	4b68      	ldr	r3, [pc, #416]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004162:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004164:	4b67      	ldr	r3, [pc, #412]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004166:	496b      	ldr	r1, [pc, #428]	; (8004314 <HAL_RCC_OscConfig+0x698>)
 8004168:	400a      	ands	r2, r1
 800416a:	651a      	str	r2, [r3, #80]	; 0x50
 800416c:	e020      	b.n	80041b0 <HAL_RCC_OscConfig+0x534>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	23a0      	movs	r3, #160	; 0xa0
 8004174:	00db      	lsls	r3, r3, #3
 8004176:	429a      	cmp	r2, r3
 8004178:	d10e      	bne.n	8004198 <HAL_RCC_OscConfig+0x51c>
 800417a:	4b62      	ldr	r3, [pc, #392]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800417c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800417e:	4b61      	ldr	r3, [pc, #388]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004180:	2180      	movs	r1, #128	; 0x80
 8004182:	00c9      	lsls	r1, r1, #3
 8004184:	430a      	orrs	r2, r1
 8004186:	651a      	str	r2, [r3, #80]	; 0x50
 8004188:	4b5e      	ldr	r3, [pc, #376]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800418a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800418c:	4b5d      	ldr	r3, [pc, #372]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800418e:	2180      	movs	r1, #128	; 0x80
 8004190:	0049      	lsls	r1, r1, #1
 8004192:	430a      	orrs	r2, r1
 8004194:	651a      	str	r2, [r3, #80]	; 0x50
 8004196:	e00b      	b.n	80041b0 <HAL_RCC_OscConfig+0x534>
 8004198:	4b5a      	ldr	r3, [pc, #360]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800419a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800419c:	4b59      	ldr	r3, [pc, #356]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800419e:	495b      	ldr	r1, [pc, #364]	; (800430c <HAL_RCC_OscConfig+0x690>)
 80041a0:	400a      	ands	r2, r1
 80041a2:	651a      	str	r2, [r3, #80]	; 0x50
 80041a4:	4b57      	ldr	r3, [pc, #348]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80041a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041a8:	4b56      	ldr	r3, [pc, #344]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80041aa:	495a      	ldr	r1, [pc, #360]	; (8004314 <HAL_RCC_OscConfig+0x698>)
 80041ac:	400a      	ands	r2, r1
 80041ae:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d015      	beq.n	80041e4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041b8:	f7fe fcda 	bl	8002b70 <HAL_GetTick>
 80041bc:	0003      	movs	r3, r0
 80041be:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041c0:	e009      	b.n	80041d6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041c2:	f7fe fcd5 	bl	8002b70 <HAL_GetTick>
 80041c6:	0002      	movs	r2, r0
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	4a52      	ldr	r2, [pc, #328]	; (8004318 <HAL_RCC_OscConfig+0x69c>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e11b      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041d6:	4b4b      	ldr	r3, [pc, #300]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80041d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041da:	2380      	movs	r3, #128	; 0x80
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4013      	ands	r3, r2
 80041e0:	d0ef      	beq.n	80041c2 <HAL_RCC_OscConfig+0x546>
 80041e2:	e014      	b.n	800420e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e4:	f7fe fcc4 	bl	8002b70 <HAL_GetTick>
 80041e8:	0003      	movs	r3, r0
 80041ea:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80041ec:	e009      	b.n	8004202 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041ee:	f7fe fcbf 	bl	8002b70 <HAL_GetTick>
 80041f2:	0002      	movs	r2, r0
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	4a47      	ldr	r2, [pc, #284]	; (8004318 <HAL_RCC_OscConfig+0x69c>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e105      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004202:	4b40      	ldr	r3, [pc, #256]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004204:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004206:	2380      	movs	r3, #128	; 0x80
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4013      	ands	r3, r2
 800420c:	d1ef      	bne.n	80041ee <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800420e:	2323      	movs	r3, #35	; 0x23
 8004210:	18fb      	adds	r3, r7, r3
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d105      	bne.n	8004224 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004218:	4b3a      	ldr	r3, [pc, #232]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800421a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800421c:	4b39      	ldr	r3, [pc, #228]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800421e:	493f      	ldr	r1, [pc, #252]	; (800431c <HAL_RCC_OscConfig+0x6a0>)
 8004220:	400a      	ands	r2, r1
 8004222:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2220      	movs	r2, #32
 800422a:	4013      	ands	r3, r2
 800422c:	d049      	beq.n	80042c2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d026      	beq.n	8004284 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004236:	4b33      	ldr	r3, [pc, #204]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004238:	689a      	ldr	r2, [r3, #8]
 800423a:	4b32      	ldr	r3, [pc, #200]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800423c:	2101      	movs	r1, #1
 800423e:	430a      	orrs	r2, r1
 8004240:	609a      	str	r2, [r3, #8]
 8004242:	4b30      	ldr	r3, [pc, #192]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004244:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004246:	4b2f      	ldr	r3, [pc, #188]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004248:	2101      	movs	r1, #1
 800424a:	430a      	orrs	r2, r1
 800424c:	635a      	str	r2, [r3, #52]	; 0x34
 800424e:	4b34      	ldr	r3, [pc, #208]	; (8004320 <HAL_RCC_OscConfig+0x6a4>)
 8004250:	6a1a      	ldr	r2, [r3, #32]
 8004252:	4b33      	ldr	r3, [pc, #204]	; (8004320 <HAL_RCC_OscConfig+0x6a4>)
 8004254:	2180      	movs	r1, #128	; 0x80
 8004256:	0189      	lsls	r1, r1, #6
 8004258:	430a      	orrs	r2, r1
 800425a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fe fc88 	bl	8002b70 <HAL_GetTick>
 8004260:	0003      	movs	r3, r0
 8004262:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004264:	e008      	b.n	8004278 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004266:	f7fe fc83 	bl	8002b70 <HAL_GetTick>
 800426a:	0002      	movs	r2, r0
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e0ca      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004278:	4b22      	ldr	r3, [pc, #136]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2202      	movs	r2, #2
 800427e:	4013      	ands	r3, r2
 8004280:	d0f1      	beq.n	8004266 <HAL_RCC_OscConfig+0x5ea>
 8004282:	e01e      	b.n	80042c2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004284:	4b1f      	ldr	r3, [pc, #124]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	4b1e      	ldr	r3, [pc, #120]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 800428a:	2101      	movs	r1, #1
 800428c:	438a      	bics	r2, r1
 800428e:	609a      	str	r2, [r3, #8]
 8004290:	4b23      	ldr	r3, [pc, #140]	; (8004320 <HAL_RCC_OscConfig+0x6a4>)
 8004292:	6a1a      	ldr	r2, [r3, #32]
 8004294:	4b22      	ldr	r3, [pc, #136]	; (8004320 <HAL_RCC_OscConfig+0x6a4>)
 8004296:	4923      	ldr	r1, [pc, #140]	; (8004324 <HAL_RCC_OscConfig+0x6a8>)
 8004298:	400a      	ands	r2, r1
 800429a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429c:	f7fe fc68 	bl	8002b70 <HAL_GetTick>
 80042a0:	0003      	movs	r3, r0
 80042a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042a4:	e008      	b.n	80042b8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042a6:	f7fe fc63 	bl	8002b70 <HAL_GetTick>
 80042aa:	0002      	movs	r2, r0
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e0aa      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042b8:	4b12      	ldr	r3, [pc, #72]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2202      	movs	r2, #2
 80042be:	4013      	ands	r3, r2
 80042c0:	d1f1      	bne.n	80042a6 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d100      	bne.n	80042cc <HAL_RCC_OscConfig+0x650>
 80042ca:	e09f      	b.n	800440c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	2b0c      	cmp	r3, #12
 80042d0:	d100      	bne.n	80042d4 <HAL_RCC_OscConfig+0x658>
 80042d2:	e078      	b.n	80043c6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d159      	bne.n	8004390 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042dc:	4b09      	ldr	r3, [pc, #36]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	4b08      	ldr	r3, [pc, #32]	; (8004304 <HAL_RCC_OscConfig+0x688>)
 80042e2:	4911      	ldr	r1, [pc, #68]	; (8004328 <HAL_RCC_OscConfig+0x6ac>)
 80042e4:	400a      	ands	r2, r1
 80042e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e8:	f7fe fc42 	bl	8002b70 <HAL_GetTick>
 80042ec:	0003      	movs	r3, r0
 80042ee:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80042f0:	e01c      	b.n	800432c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042f2:	f7fe fc3d 	bl	8002b70 <HAL_GetTick>
 80042f6:	0002      	movs	r2, r0
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d915      	bls.n	800432c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e084      	b.n	800440e <HAL_RCC_OscConfig+0x792>
 8004304:	40021000 	.word	0x40021000
 8004308:	ffff1fff 	.word	0xffff1fff
 800430c:	fffffeff 	.word	0xfffffeff
 8004310:	40007000 	.word	0x40007000
 8004314:	fffffbff 	.word	0xfffffbff
 8004318:	00001388 	.word	0x00001388
 800431c:	efffffff 	.word	0xefffffff
 8004320:	40010000 	.word	0x40010000
 8004324:	ffffdfff 	.word	0xffffdfff
 8004328:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800432c:	4b3a      	ldr	r3, [pc, #232]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	049b      	lsls	r3, r3, #18
 8004334:	4013      	ands	r3, r2
 8004336:	d1dc      	bne.n	80042f2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004338:	4b37      	ldr	r3, [pc, #220]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	4a37      	ldr	r2, [pc, #220]	; (800441c <HAL_RCC_OscConfig+0x7a0>)
 800433e:	4013      	ands	r3, r2
 8004340:	0019      	movs	r1, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434a:	431a      	orrs	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004350:	431a      	orrs	r2, r3
 8004352:	4b31      	ldr	r3, [pc, #196]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 8004354:	430a      	orrs	r2, r1
 8004356:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004358:	4b2f      	ldr	r3, [pc, #188]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	4b2e      	ldr	r3, [pc, #184]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 800435e:	2180      	movs	r1, #128	; 0x80
 8004360:	0449      	lsls	r1, r1, #17
 8004362:	430a      	orrs	r2, r1
 8004364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004366:	f7fe fc03 	bl	8002b70 <HAL_GetTick>
 800436a:	0003      	movs	r3, r0
 800436c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800436e:	e008      	b.n	8004382 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004370:	f7fe fbfe 	bl	8002b70 <HAL_GetTick>
 8004374:	0002      	movs	r2, r0
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b02      	cmp	r3, #2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e045      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004382:	4b25      	ldr	r3, [pc, #148]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	2380      	movs	r3, #128	; 0x80
 8004388:	049b      	lsls	r3, r3, #18
 800438a:	4013      	ands	r3, r2
 800438c:	d0f0      	beq.n	8004370 <HAL_RCC_OscConfig+0x6f4>
 800438e:	e03d      	b.n	800440c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004390:	4b21      	ldr	r3, [pc, #132]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	4b20      	ldr	r3, [pc, #128]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 8004396:	4922      	ldr	r1, [pc, #136]	; (8004420 <HAL_RCC_OscConfig+0x7a4>)
 8004398:	400a      	ands	r2, r1
 800439a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800439c:	f7fe fbe8 	bl	8002b70 <HAL_GetTick>
 80043a0:	0003      	movs	r3, r0
 80043a2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80043a4:	e008      	b.n	80043b8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043a6:	f7fe fbe3 	bl	8002b70 <HAL_GetTick>
 80043aa:	0002      	movs	r2, r0
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e02a      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80043b8:	4b17      	ldr	r3, [pc, #92]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	2380      	movs	r3, #128	; 0x80
 80043be:	049b      	lsls	r3, r3, #18
 80043c0:	4013      	ands	r3, r2
 80043c2:	d1f0      	bne.n	80043a6 <HAL_RCC_OscConfig+0x72a>
 80043c4:	e022      	b.n	800440c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d101      	bne.n	80043d2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e01d      	b.n	800440e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043d2:	4b11      	ldr	r3, [pc, #68]	; (8004418 <HAL_RCC_OscConfig+0x79c>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	2380      	movs	r3, #128	; 0x80
 80043dc:	025b      	lsls	r3, r3, #9
 80043de:	401a      	ands	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d10f      	bne.n	8004408 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	23f0      	movs	r3, #240	; 0xf0
 80043ec:	039b      	lsls	r3, r3, #14
 80043ee:	401a      	ands	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	23c0      	movs	r3, #192	; 0xc0
 80043fc:	041b      	lsls	r3, r3, #16
 80043fe:	401a      	ands	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004404:	429a      	cmp	r2, r3
 8004406:	d001      	beq.n	800440c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e000      	b.n	800440e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	0018      	movs	r0, r3
 8004410:	46bd      	mov	sp, r7
 8004412:	b00a      	add	sp, #40	; 0x28
 8004414:	bdb0      	pop	{r4, r5, r7, pc}
 8004416:	46c0      	nop			; (mov r8, r8)
 8004418:	40021000 	.word	0x40021000
 800441c:	ff02ffff 	.word	0xff02ffff
 8004420:	feffffff 	.word	0xfeffffff

08004424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004424:	b5b0      	push	{r4, r5, r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d101      	bne.n	8004438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e128      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004438:	4b96      	ldr	r3, [pc, #600]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2201      	movs	r2, #1
 800443e:	4013      	ands	r3, r2
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	429a      	cmp	r2, r3
 8004444:	d91e      	bls.n	8004484 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004446:	4b93      	ldr	r3, [pc, #588]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2201      	movs	r2, #1
 800444c:	4393      	bics	r3, r2
 800444e:	0019      	movs	r1, r3
 8004450:	4b90      	ldr	r3, [pc, #576]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	430a      	orrs	r2, r1
 8004456:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004458:	f7fe fb8a 	bl	8002b70 <HAL_GetTick>
 800445c:	0003      	movs	r3, r0
 800445e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004460:	e009      	b.n	8004476 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004462:	f7fe fb85 	bl	8002b70 <HAL_GetTick>
 8004466:	0002      	movs	r2, r0
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	4a8a      	ldr	r2, [pc, #552]	; (8004698 <HAL_RCC_ClockConfig+0x274>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e109      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004476:	4b87      	ldr	r3, [pc, #540]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2201      	movs	r2, #1
 800447c:	4013      	ands	r3, r2
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	429a      	cmp	r2, r3
 8004482:	d1ee      	bne.n	8004462 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2202      	movs	r2, #2
 800448a:	4013      	ands	r3, r2
 800448c:	d009      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800448e:	4b83      	ldr	r3, [pc, #524]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	22f0      	movs	r2, #240	; 0xf0
 8004494:	4393      	bics	r3, r2
 8004496:	0019      	movs	r1, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	4b7f      	ldr	r3, [pc, #508]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 800449e:	430a      	orrs	r2, r1
 80044a0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2201      	movs	r2, #1
 80044a8:	4013      	ands	r3, r2
 80044aa:	d100      	bne.n	80044ae <HAL_RCC_ClockConfig+0x8a>
 80044ac:	e089      	b.n	80045c2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d107      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80044b6:	4b79      	ldr	r3, [pc, #484]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	2380      	movs	r3, #128	; 0x80
 80044bc:	029b      	lsls	r3, r3, #10
 80044be:	4013      	ands	r3, r2
 80044c0:	d120      	bne.n	8004504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e0e1      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2b03      	cmp	r3, #3
 80044cc:	d107      	bne.n	80044de <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80044ce:	4b73      	ldr	r3, [pc, #460]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	2380      	movs	r3, #128	; 0x80
 80044d4:	049b      	lsls	r3, r3, #18
 80044d6:	4013      	ands	r3, r2
 80044d8:	d114      	bne.n	8004504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e0d5      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d106      	bne.n	80044f4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044e6:	4b6d      	ldr	r3, [pc, #436]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2204      	movs	r2, #4
 80044ec:	4013      	ands	r3, r2
 80044ee:	d109      	bne.n	8004504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e0ca      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80044f4:	4b69      	ldr	r3, [pc, #420]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	2380      	movs	r3, #128	; 0x80
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	4013      	ands	r3, r2
 80044fe:	d101      	bne.n	8004504 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e0c2      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004504:	4b65      	ldr	r3, [pc, #404]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	2203      	movs	r2, #3
 800450a:	4393      	bics	r3, r2
 800450c:	0019      	movs	r1, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	4b62      	ldr	r3, [pc, #392]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004514:	430a      	orrs	r2, r1
 8004516:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004518:	f7fe fb2a 	bl	8002b70 <HAL_GetTick>
 800451c:	0003      	movs	r3, r0
 800451e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	2b02      	cmp	r3, #2
 8004526:	d111      	bne.n	800454c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004528:	e009      	b.n	800453e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800452a:	f7fe fb21 	bl	8002b70 <HAL_GetTick>
 800452e:	0002      	movs	r2, r0
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	4a58      	ldr	r2, [pc, #352]	; (8004698 <HAL_RCC_ClockConfig+0x274>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d901      	bls.n	800453e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e0a5      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800453e:	4b57      	ldr	r3, [pc, #348]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	220c      	movs	r2, #12
 8004544:	4013      	ands	r3, r2
 8004546:	2b08      	cmp	r3, #8
 8004548:	d1ef      	bne.n	800452a <HAL_RCC_ClockConfig+0x106>
 800454a:	e03a      	b.n	80045c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	2b03      	cmp	r3, #3
 8004552:	d111      	bne.n	8004578 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004554:	e009      	b.n	800456a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004556:	f7fe fb0b 	bl	8002b70 <HAL_GetTick>
 800455a:	0002      	movs	r2, r0
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	4a4d      	ldr	r2, [pc, #308]	; (8004698 <HAL_RCC_ClockConfig+0x274>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d901      	bls.n	800456a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e08f      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800456a:	4b4c      	ldr	r3, [pc, #304]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	220c      	movs	r2, #12
 8004570:	4013      	ands	r3, r2
 8004572:	2b0c      	cmp	r3, #12
 8004574:	d1ef      	bne.n	8004556 <HAL_RCC_ClockConfig+0x132>
 8004576:	e024      	b.n	80045c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d11b      	bne.n	80045b8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004580:	e009      	b.n	8004596 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004582:	f7fe faf5 	bl	8002b70 <HAL_GetTick>
 8004586:	0002      	movs	r2, r0
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	4a42      	ldr	r2, [pc, #264]	; (8004698 <HAL_RCC_ClockConfig+0x274>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e079      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004596:	4b41      	ldr	r3, [pc, #260]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	220c      	movs	r2, #12
 800459c:	4013      	ands	r3, r2
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d1ef      	bne.n	8004582 <HAL_RCC_ClockConfig+0x15e>
 80045a2:	e00e      	b.n	80045c2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045a4:	f7fe fae4 	bl	8002b70 <HAL_GetTick>
 80045a8:	0002      	movs	r2, r0
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	4a3a      	ldr	r2, [pc, #232]	; (8004698 <HAL_RCC_ClockConfig+0x274>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d901      	bls.n	80045b8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e068      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80045b8:	4b38      	ldr	r3, [pc, #224]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	220c      	movs	r2, #12
 80045be:	4013      	ands	r3, r2
 80045c0:	d1f0      	bne.n	80045a4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045c2:	4b34      	ldr	r3, [pc, #208]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2201      	movs	r2, #1
 80045c8:	4013      	ands	r3, r2
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d21e      	bcs.n	800460e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045d0:	4b30      	ldr	r3, [pc, #192]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2201      	movs	r2, #1
 80045d6:	4393      	bics	r3, r2
 80045d8:	0019      	movs	r1, r3
 80045da:	4b2e      	ldr	r3, [pc, #184]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80045e2:	f7fe fac5 	bl	8002b70 <HAL_GetTick>
 80045e6:	0003      	movs	r3, r0
 80045e8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ea:	e009      	b.n	8004600 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045ec:	f7fe fac0 	bl	8002b70 <HAL_GetTick>
 80045f0:	0002      	movs	r2, r0
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	4a28      	ldr	r2, [pc, #160]	; (8004698 <HAL_RCC_ClockConfig+0x274>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e044      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004600:	4b24      	ldr	r3, [pc, #144]	; (8004694 <HAL_RCC_ClockConfig+0x270>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2201      	movs	r2, #1
 8004606:	4013      	ands	r3, r2
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d1ee      	bne.n	80045ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	2204      	movs	r2, #4
 8004614:	4013      	ands	r3, r2
 8004616:	d009      	beq.n	800462c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004618:	4b20      	ldr	r3, [pc, #128]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	4a20      	ldr	r2, [pc, #128]	; (80046a0 <HAL_RCC_ClockConfig+0x27c>)
 800461e:	4013      	ands	r3, r2
 8004620:	0019      	movs	r1, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	4b1d      	ldr	r3, [pc, #116]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004628:	430a      	orrs	r2, r1
 800462a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2208      	movs	r2, #8
 8004632:	4013      	ands	r3, r2
 8004634:	d00a      	beq.n	800464c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004636:	4b19      	ldr	r3, [pc, #100]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	4a1a      	ldr	r2, [pc, #104]	; (80046a4 <HAL_RCC_ClockConfig+0x280>)
 800463c:	4013      	ands	r3, r2
 800463e:	0019      	movs	r1, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	00da      	lsls	r2, r3, #3
 8004646:	4b15      	ldr	r3, [pc, #84]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004648:	430a      	orrs	r2, r1
 800464a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800464c:	f000 f832 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 8004650:	0001      	movs	r1, r0
 8004652:	4b12      	ldr	r3, [pc, #72]	; (800469c <HAL_RCC_ClockConfig+0x278>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	091b      	lsrs	r3, r3, #4
 8004658:	220f      	movs	r2, #15
 800465a:	4013      	ands	r3, r2
 800465c:	4a12      	ldr	r2, [pc, #72]	; (80046a8 <HAL_RCC_ClockConfig+0x284>)
 800465e:	5cd3      	ldrb	r3, [r2, r3]
 8004660:	000a      	movs	r2, r1
 8004662:	40da      	lsrs	r2, r3
 8004664:	4b11      	ldr	r3, [pc, #68]	; (80046ac <HAL_RCC_ClockConfig+0x288>)
 8004666:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004668:	4b11      	ldr	r3, [pc, #68]	; (80046b0 <HAL_RCC_ClockConfig+0x28c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	250b      	movs	r5, #11
 800466e:	197c      	adds	r4, r7, r5
 8004670:	0018      	movs	r0, r3
 8004672:	f7fe fa37 	bl	8002ae4 <HAL_InitTick>
 8004676:	0003      	movs	r3, r0
 8004678:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800467a:	197b      	adds	r3, r7, r5
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d002      	beq.n	8004688 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004682:	197b      	adds	r3, r7, r5
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	e000      	b.n	800468a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	0018      	movs	r0, r3
 800468c:	46bd      	mov	sp, r7
 800468e:	b004      	add	sp, #16
 8004690:	bdb0      	pop	{r4, r5, r7, pc}
 8004692:	46c0      	nop			; (mov r8, r8)
 8004694:	40022000 	.word	0x40022000
 8004698:	00001388 	.word	0x00001388
 800469c:	40021000 	.word	0x40021000
 80046a0:	fffff8ff 	.word	0xfffff8ff
 80046a4:	ffffc7ff 	.word	0xffffc7ff
 80046a8:	08007f90 	.word	0x08007f90
 80046ac:	20000000 	.word	0x20000000
 80046b0:	20000004 	.word	0x20000004

080046b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046b4:	b5b0      	push	{r4, r5, r7, lr}
 80046b6:	b08e      	sub	sp, #56	; 0x38
 80046b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80046ba:	4b4c      	ldr	r3, [pc, #304]	; (80047ec <HAL_RCC_GetSysClockFreq+0x138>)
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046c2:	230c      	movs	r3, #12
 80046c4:	4013      	ands	r3, r2
 80046c6:	2b0c      	cmp	r3, #12
 80046c8:	d014      	beq.n	80046f4 <HAL_RCC_GetSysClockFreq+0x40>
 80046ca:	d900      	bls.n	80046ce <HAL_RCC_GetSysClockFreq+0x1a>
 80046cc:	e07b      	b.n	80047c6 <HAL_RCC_GetSysClockFreq+0x112>
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	d002      	beq.n	80046d8 <HAL_RCC_GetSysClockFreq+0x24>
 80046d2:	2b08      	cmp	r3, #8
 80046d4:	d00b      	beq.n	80046ee <HAL_RCC_GetSysClockFreq+0x3a>
 80046d6:	e076      	b.n	80047c6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80046d8:	4b44      	ldr	r3, [pc, #272]	; (80047ec <HAL_RCC_GetSysClockFreq+0x138>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2210      	movs	r2, #16
 80046de:	4013      	ands	r3, r2
 80046e0:	d002      	beq.n	80046e8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80046e2:	4b43      	ldr	r3, [pc, #268]	; (80047f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80046e4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80046e6:	e07c      	b.n	80047e2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80046e8:	4b42      	ldr	r3, [pc, #264]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x140>)
 80046ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80046ec:	e079      	b.n	80047e2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046ee:	4b42      	ldr	r3, [pc, #264]	; (80047f8 <HAL_RCC_GetSysClockFreq+0x144>)
 80046f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80046f2:	e076      	b.n	80047e2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80046f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f6:	0c9a      	lsrs	r2, r3, #18
 80046f8:	230f      	movs	r3, #15
 80046fa:	401a      	ands	r2, r3
 80046fc:	4b3f      	ldr	r3, [pc, #252]	; (80047fc <HAL_RCC_GetSysClockFreq+0x148>)
 80046fe:	5c9b      	ldrb	r3, [r3, r2]
 8004700:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004704:	0d9a      	lsrs	r2, r3, #22
 8004706:	2303      	movs	r3, #3
 8004708:	4013      	ands	r3, r2
 800470a:	3301      	adds	r3, #1
 800470c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800470e:	4b37      	ldr	r3, [pc, #220]	; (80047ec <HAL_RCC_GetSysClockFreq+0x138>)
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	2380      	movs	r3, #128	; 0x80
 8004714:	025b      	lsls	r3, r3, #9
 8004716:	4013      	ands	r3, r2
 8004718:	d01a      	beq.n	8004750 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800471a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471c:	61bb      	str	r3, [r7, #24]
 800471e:	2300      	movs	r3, #0
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	4a35      	ldr	r2, [pc, #212]	; (80047f8 <HAL_RCC_GetSysClockFreq+0x144>)
 8004724:	2300      	movs	r3, #0
 8004726:	69b8      	ldr	r0, [r7, #24]
 8004728:	69f9      	ldr	r1, [r7, #28]
 800472a:	f7fb fedd 	bl	80004e8 <__aeabi_lmul>
 800472e:	0002      	movs	r2, r0
 8004730:	000b      	movs	r3, r1
 8004732:	0010      	movs	r0, r2
 8004734:	0019      	movs	r1, r3
 8004736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	2300      	movs	r3, #0
 800473c:	617b      	str	r3, [r7, #20]
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f7fb feb1 	bl	80004a8 <__aeabi_uldivmod>
 8004746:	0002      	movs	r2, r0
 8004748:	000b      	movs	r3, r1
 800474a:	0013      	movs	r3, r2
 800474c:	637b      	str	r3, [r7, #52]	; 0x34
 800474e:	e037      	b.n	80047c0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004750:	4b26      	ldr	r3, [pc, #152]	; (80047ec <HAL_RCC_GetSysClockFreq+0x138>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2210      	movs	r2, #16
 8004756:	4013      	ands	r3, r2
 8004758:	d01a      	beq.n	8004790 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800475a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475c:	60bb      	str	r3, [r7, #8]
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	4a23      	ldr	r2, [pc, #140]	; (80047f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004764:	2300      	movs	r3, #0
 8004766:	68b8      	ldr	r0, [r7, #8]
 8004768:	68f9      	ldr	r1, [r7, #12]
 800476a:	f7fb febd 	bl	80004e8 <__aeabi_lmul>
 800476e:	0002      	movs	r2, r0
 8004770:	000b      	movs	r3, r1
 8004772:	0010      	movs	r0, r2
 8004774:	0019      	movs	r1, r3
 8004776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004778:	603b      	str	r3, [r7, #0]
 800477a:	2300      	movs	r3, #0
 800477c:	607b      	str	r3, [r7, #4]
 800477e:	683a      	ldr	r2, [r7, #0]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f7fb fe91 	bl	80004a8 <__aeabi_uldivmod>
 8004786:	0002      	movs	r2, r0
 8004788:	000b      	movs	r3, r1
 800478a:	0013      	movs	r3, r2
 800478c:	637b      	str	r3, [r7, #52]	; 0x34
 800478e:	e017      	b.n	80047c0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004792:	0018      	movs	r0, r3
 8004794:	2300      	movs	r3, #0
 8004796:	0019      	movs	r1, r3
 8004798:	4a16      	ldr	r2, [pc, #88]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x140>)
 800479a:	2300      	movs	r3, #0
 800479c:	f7fb fea4 	bl	80004e8 <__aeabi_lmul>
 80047a0:	0002      	movs	r2, r0
 80047a2:	000b      	movs	r3, r1
 80047a4:	0010      	movs	r0, r2
 80047a6:	0019      	movs	r1, r3
 80047a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047aa:	001c      	movs	r4, r3
 80047ac:	2300      	movs	r3, #0
 80047ae:	001d      	movs	r5, r3
 80047b0:	0022      	movs	r2, r4
 80047b2:	002b      	movs	r3, r5
 80047b4:	f7fb fe78 	bl	80004a8 <__aeabi_uldivmod>
 80047b8:	0002      	movs	r2, r0
 80047ba:	000b      	movs	r3, r1
 80047bc:	0013      	movs	r3, r2
 80047be:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80047c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80047c4:	e00d      	b.n	80047e2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80047c6:	4b09      	ldr	r3, [pc, #36]	; (80047ec <HAL_RCC_GetSysClockFreq+0x138>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	0b5b      	lsrs	r3, r3, #13
 80047cc:	2207      	movs	r2, #7
 80047ce:	4013      	ands	r3, r2
 80047d0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	3301      	adds	r3, #1
 80047d6:	2280      	movs	r2, #128	; 0x80
 80047d8:	0212      	lsls	r2, r2, #8
 80047da:	409a      	lsls	r2, r3
 80047dc:	0013      	movs	r3, r2
 80047de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80047e0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80047e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80047e4:	0018      	movs	r0, r3
 80047e6:	46bd      	mov	sp, r7
 80047e8:	b00e      	add	sp, #56	; 0x38
 80047ea:	bdb0      	pop	{r4, r5, r7, pc}
 80047ec:	40021000 	.word	0x40021000
 80047f0:	003d0900 	.word	0x003d0900
 80047f4:	00f42400 	.word	0x00f42400
 80047f8:	007a1200 	.word	0x007a1200
 80047fc:	08007fa0 	.word	0x08007fa0

08004800 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e032      	b.n	8004878 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2239      	movs	r2, #57	; 0x39
 8004816:	5c9b      	ldrb	r3, [r3, r2]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d107      	bne.n	800482e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2238      	movs	r2, #56	; 0x38
 8004822:	2100      	movs	r1, #0
 8004824:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	0018      	movs	r0, r3
 800482a:	f7fd ffd3 	bl	80027d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2239      	movs	r2, #57	; 0x39
 8004832:	2102      	movs	r1, #2
 8004834:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3304      	adds	r3, #4
 800483e:	0019      	movs	r1, r3
 8004840:	0010      	movs	r0, r2
 8004842:	f000 fadb 	bl	8004dfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	223e      	movs	r2, #62	; 0x3e
 800484a:	2101      	movs	r1, #1
 800484c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	223a      	movs	r2, #58	; 0x3a
 8004852:	2101      	movs	r1, #1
 8004854:	5499      	strb	r1, [r3, r2]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	223b      	movs	r2, #59	; 0x3b
 800485a:	2101      	movs	r1, #1
 800485c:	5499      	strb	r1, [r3, r2]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	223c      	movs	r2, #60	; 0x3c
 8004862:	2101      	movs	r1, #1
 8004864:	5499      	strb	r1, [r3, r2]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	223d      	movs	r2, #61	; 0x3d
 800486a:	2101      	movs	r1, #1
 800486c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2239      	movs	r2, #57	; 0x39
 8004872:	2101      	movs	r1, #1
 8004874:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	0018      	movs	r0, r3
 800487a:	46bd      	mov	sp, r7
 800487c:	b002      	add	sp, #8
 800487e:	bd80      	pop	{r7, pc}

08004880 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2239      	movs	r2, #57	; 0x39
 800488c:	5c9b      	ldrb	r3, [r3, r2]
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b01      	cmp	r3, #1
 8004892:	d001      	beq.n	8004898 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e033      	b.n	8004900 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2239      	movs	r2, #57	; 0x39
 800489c:	2102      	movs	r1, #2
 800489e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	2380      	movs	r3, #128	; 0x80
 80048a6:	05db      	lsls	r3, r3, #23
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d00e      	beq.n	80048ca <HAL_TIM_Base_Start+0x4a>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a15      	ldr	r2, [pc, #84]	; (8004908 <HAL_TIM_Base_Start+0x88>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d009      	beq.n	80048ca <HAL_TIM_Base_Start+0x4a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a14      	ldr	r2, [pc, #80]	; (800490c <HAL_TIM_Base_Start+0x8c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d004      	beq.n	80048ca <HAL_TIM_Base_Start+0x4a>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a12      	ldr	r2, [pc, #72]	; (8004910 <HAL_TIM_Base_Start+0x90>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d111      	bne.n	80048ee <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	2207      	movs	r2, #7
 80048d2:	4013      	ands	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2b06      	cmp	r3, #6
 80048da:	d010      	beq.n	80048fe <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2101      	movs	r1, #1
 80048e8:	430a      	orrs	r2, r1
 80048ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ec:	e007      	b.n	80048fe <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2101      	movs	r1, #1
 80048fa:	430a      	orrs	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	0018      	movs	r0, r3
 8004902:	46bd      	mov	sp, r7
 8004904:	b004      	add	sp, #16
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40000400 	.word	0x40000400
 800490c:	40010800 	.word	0x40010800
 8004910:	40011400 	.word	0x40011400

08004914 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e032      	b.n	800498c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2239      	movs	r2, #57	; 0x39
 800492a:	5c9b      	ldrb	r3, [r3, r2]
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d107      	bne.n	8004942 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2238      	movs	r2, #56	; 0x38
 8004936:	2100      	movs	r1, #0
 8004938:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	0018      	movs	r0, r3
 800493e:	f000 f829 	bl	8004994 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2239      	movs	r2, #57	; 0x39
 8004946:	2102      	movs	r1, #2
 8004948:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	3304      	adds	r3, #4
 8004952:	0019      	movs	r1, r3
 8004954:	0010      	movs	r0, r2
 8004956:	f000 fa51 	bl	8004dfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	223e      	movs	r2, #62	; 0x3e
 800495e:	2101      	movs	r1, #1
 8004960:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	223a      	movs	r2, #58	; 0x3a
 8004966:	2101      	movs	r1, #1
 8004968:	5499      	strb	r1, [r3, r2]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	223b      	movs	r2, #59	; 0x3b
 800496e:	2101      	movs	r1, #1
 8004970:	5499      	strb	r1, [r3, r2]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	223c      	movs	r2, #60	; 0x3c
 8004976:	2101      	movs	r1, #1
 8004978:	5499      	strb	r1, [r3, r2]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	223d      	movs	r2, #61	; 0x3d
 800497e:	2101      	movs	r1, #1
 8004980:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2239      	movs	r2, #57	; 0x39
 8004986:	2101      	movs	r1, #1
 8004988:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	0018      	movs	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	b002      	add	sp, #8
 8004992:	bd80      	pop	{r7, pc}

08004994 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800499c:	46c0      	nop			; (mov r8, r8)
 800499e:	46bd      	mov	sp, r7
 80049a0:	b002      	add	sp, #8
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d108      	bne.n	80049c6 <HAL_TIM_PWM_Start+0x22>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	223a      	movs	r2, #58	; 0x3a
 80049b8:	5c9b      	ldrb	r3, [r3, r2]
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	3b01      	subs	r3, #1
 80049be:	1e5a      	subs	r2, r3, #1
 80049c0:	4193      	sbcs	r3, r2
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	e01f      	b.n	8004a06 <HAL_TIM_PWM_Start+0x62>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b04      	cmp	r3, #4
 80049ca:	d108      	bne.n	80049de <HAL_TIM_PWM_Start+0x3a>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	223b      	movs	r2, #59	; 0x3b
 80049d0:	5c9b      	ldrb	r3, [r3, r2]
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	3b01      	subs	r3, #1
 80049d6:	1e5a      	subs	r2, r3, #1
 80049d8:	4193      	sbcs	r3, r2
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	e013      	b.n	8004a06 <HAL_TIM_PWM_Start+0x62>
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d108      	bne.n	80049f6 <HAL_TIM_PWM_Start+0x52>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	223c      	movs	r2, #60	; 0x3c
 80049e8:	5c9b      	ldrb	r3, [r3, r2]
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	1e5a      	subs	r2, r3, #1
 80049f0:	4193      	sbcs	r3, r2
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	e007      	b.n	8004a06 <HAL_TIM_PWM_Start+0x62>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	223d      	movs	r2, #61	; 0x3d
 80049fa:	5c9b      	ldrb	r3, [r3, r2]
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	3b01      	subs	r3, #1
 8004a00:	1e5a      	subs	r2, r3, #1
 8004a02:	4193      	sbcs	r3, r2
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e052      	b.n	8004ab4 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d104      	bne.n	8004a1e <HAL_TIM_PWM_Start+0x7a>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	223a      	movs	r2, #58	; 0x3a
 8004a18:	2102      	movs	r1, #2
 8004a1a:	5499      	strb	r1, [r3, r2]
 8004a1c:	e013      	b.n	8004a46 <HAL_TIM_PWM_Start+0xa2>
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	2b04      	cmp	r3, #4
 8004a22:	d104      	bne.n	8004a2e <HAL_TIM_PWM_Start+0x8a>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	223b      	movs	r2, #59	; 0x3b
 8004a28:	2102      	movs	r1, #2
 8004a2a:	5499      	strb	r1, [r3, r2]
 8004a2c:	e00b      	b.n	8004a46 <HAL_TIM_PWM_Start+0xa2>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d104      	bne.n	8004a3e <HAL_TIM_PWM_Start+0x9a>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	223c      	movs	r2, #60	; 0x3c
 8004a38:	2102      	movs	r1, #2
 8004a3a:	5499      	strb	r1, [r3, r2]
 8004a3c:	e003      	b.n	8004a46 <HAL_TIM_PWM_Start+0xa2>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	223d      	movs	r2, #61	; 0x3d
 8004a42:	2102      	movs	r1, #2
 8004a44:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6839      	ldr	r1, [r7, #0]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f000 fbd0 	bl	80051f4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	2380      	movs	r3, #128	; 0x80
 8004a5a:	05db      	lsls	r3, r3, #23
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d00e      	beq.n	8004a7e <HAL_TIM_PWM_Start+0xda>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a15      	ldr	r2, [pc, #84]	; (8004abc <HAL_TIM_PWM_Start+0x118>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d009      	beq.n	8004a7e <HAL_TIM_PWM_Start+0xda>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a14      	ldr	r2, [pc, #80]	; (8004ac0 <HAL_TIM_PWM_Start+0x11c>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d004      	beq.n	8004a7e <HAL_TIM_PWM_Start+0xda>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a12      	ldr	r2, [pc, #72]	; (8004ac4 <HAL_TIM_PWM_Start+0x120>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d111      	bne.n	8004aa2 <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	2207      	movs	r2, #7
 8004a86:	4013      	ands	r3, r2
 8004a88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2b06      	cmp	r3, #6
 8004a8e:	d010      	beq.n	8004ab2 <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2101      	movs	r1, #1
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa0:	e007      	b.n	8004ab2 <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2101      	movs	r1, #1
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	b004      	add	sp, #16
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	40000400 	.word	0x40000400
 8004ac0:	40010800 	.word	0x40010800
 8004ac4:	40011400 	.word	0x40011400

08004ac8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ad4:	2317      	movs	r3, #23
 8004ad6:	18fb      	adds	r3, r7, r3
 8004ad8:	2200      	movs	r2, #0
 8004ada:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2238      	movs	r2, #56	; 0x38
 8004ae0:	5c9b      	ldrb	r3, [r3, r2]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_TIM_PWM_ConfigChannel+0x22>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e0ad      	b.n	8004c46 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2238      	movs	r2, #56	; 0x38
 8004aee:	2101      	movs	r1, #1
 8004af0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b0c      	cmp	r3, #12
 8004af6:	d100      	bne.n	8004afa <HAL_TIM_PWM_ConfigChannel+0x32>
 8004af8:	e076      	b.n	8004be8 <HAL_TIM_PWM_ConfigChannel+0x120>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b0c      	cmp	r3, #12
 8004afe:	d900      	bls.n	8004b02 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004b00:	e095      	b.n	8004c2e <HAL_TIM_PWM_ConfigChannel+0x166>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d04e      	beq.n	8004ba6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b08      	cmp	r3, #8
 8004b0c:	d900      	bls.n	8004b10 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004b0e:	e08e      	b.n	8004c2e <HAL_TIM_PWM_ConfigChannel+0x166>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_PWM_ConfigChannel+0x56>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	d021      	beq.n	8004b60 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004b1c:	e087      	b.n	8004c2e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	0011      	movs	r1, r2
 8004b26:	0018      	movs	r0, r3
 8004b28:	f000 f9c6 	bl	8004eb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699a      	ldr	r2, [r3, #24]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2108      	movs	r1, #8
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699a      	ldr	r2, [r3, #24]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2104      	movs	r1, #4
 8004b48:	438a      	bics	r2, r1
 8004b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6999      	ldr	r1, [r3, #24]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	68da      	ldr	r2, [r3, #12]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	619a      	str	r2, [r3, #24]
      break;
 8004b5e:	e06b      	b.n	8004c38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	0011      	movs	r1, r2
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f000 f9e1 	bl	8004f30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	699a      	ldr	r2, [r3, #24]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2180      	movs	r1, #128	; 0x80
 8004b7a:	0109      	lsls	r1, r1, #4
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699a      	ldr	r2, [r3, #24]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4931      	ldr	r1, [pc, #196]	; (8004c50 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004b8c:	400a      	ands	r2, r1
 8004b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6999      	ldr	r1, [r3, #24]
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	021a      	lsls	r2, r3, #8
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	619a      	str	r2, [r3, #24]
      break;
 8004ba4:	e048      	b.n	8004c38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	0011      	movs	r1, r2
 8004bae:	0018      	movs	r0, r3
 8004bb0:	f000 fa00 	bl	8004fb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69da      	ldr	r2, [r3, #28]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2108      	movs	r1, #8
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	69da      	ldr	r2, [r3, #28]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2104      	movs	r1, #4
 8004bd0:	438a      	bics	r2, r1
 8004bd2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69d9      	ldr	r1, [r3, #28]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	68da      	ldr	r2, [r3, #12]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	61da      	str	r2, [r3, #28]
      break;
 8004be6:	e027      	b.n	8004c38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	0011      	movs	r1, r2
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f000 fa1f 	bl	8005034 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	69da      	ldr	r2, [r3, #28]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2180      	movs	r1, #128	; 0x80
 8004c02:	0109      	lsls	r1, r1, #4
 8004c04:	430a      	orrs	r2, r1
 8004c06:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69da      	ldr	r2, [r3, #28]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	490f      	ldr	r1, [pc, #60]	; (8004c50 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004c14:	400a      	ands	r2, r1
 8004c16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	69d9      	ldr	r1, [r3, #28]
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	021a      	lsls	r2, r3, #8
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	61da      	str	r2, [r3, #28]
      break;
 8004c2c:	e004      	b.n	8004c38 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004c2e:	2317      	movs	r3, #23
 8004c30:	18fb      	adds	r3, r7, r3
 8004c32:	2201      	movs	r2, #1
 8004c34:	701a      	strb	r2, [r3, #0]
      break;
 8004c36:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2238      	movs	r2, #56	; 0x38
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	5499      	strb	r1, [r3, r2]

  return status;
 8004c40:	2317      	movs	r3, #23
 8004c42:	18fb      	adds	r3, r7, r3
 8004c44:	781b      	ldrb	r3, [r3, #0]
}
 8004c46:	0018      	movs	r0, r3
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	b006      	add	sp, #24
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	fffffbff 	.word	0xfffffbff

08004c54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c5e:	230f      	movs	r3, #15
 8004c60:	18fb      	adds	r3, r7, r3
 8004c62:	2200      	movs	r2, #0
 8004c64:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2238      	movs	r2, #56	; 0x38
 8004c6a:	5c9b      	ldrb	r3, [r3, r2]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_TIM_ConfigClockSource+0x20>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e0bc      	b.n	8004dee <HAL_TIM_ConfigClockSource+0x19a>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2238      	movs	r2, #56	; 0x38
 8004c78:	2101      	movs	r1, #1
 8004c7a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2239      	movs	r2, #57	; 0x39
 8004c80:	2102      	movs	r1, #2
 8004c82:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	2277      	movs	r2, #119	; 0x77
 8004c90:	4393      	bics	r3, r2
 8004c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	4a58      	ldr	r2, [pc, #352]	; (8004df8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2280      	movs	r2, #128	; 0x80
 8004caa:	0192      	lsls	r2, r2, #6
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d040      	beq.n	8004d32 <HAL_TIM_ConfigClockSource+0xde>
 8004cb0:	2280      	movs	r2, #128	; 0x80
 8004cb2:	0192      	lsls	r2, r2, #6
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d900      	bls.n	8004cba <HAL_TIM_ConfigClockSource+0x66>
 8004cb8:	e088      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004cba:	2280      	movs	r2, #128	; 0x80
 8004cbc:	0152      	lsls	r2, r2, #5
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d100      	bne.n	8004cc4 <HAL_TIM_ConfigClockSource+0x70>
 8004cc2:	e088      	b.n	8004dd6 <HAL_TIM_ConfigClockSource+0x182>
 8004cc4:	2280      	movs	r2, #128	; 0x80
 8004cc6:	0152      	lsls	r2, r2, #5
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d900      	bls.n	8004cce <HAL_TIM_ConfigClockSource+0x7a>
 8004ccc:	e07e      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004cce:	2b70      	cmp	r3, #112	; 0x70
 8004cd0:	d018      	beq.n	8004d04 <HAL_TIM_ConfigClockSource+0xb0>
 8004cd2:	d900      	bls.n	8004cd6 <HAL_TIM_ConfigClockSource+0x82>
 8004cd4:	e07a      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004cd6:	2b60      	cmp	r3, #96	; 0x60
 8004cd8:	d04f      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x126>
 8004cda:	d900      	bls.n	8004cde <HAL_TIM_ConfigClockSource+0x8a>
 8004cdc:	e076      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004cde:	2b50      	cmp	r3, #80	; 0x50
 8004ce0:	d03b      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0x106>
 8004ce2:	d900      	bls.n	8004ce6 <HAL_TIM_ConfigClockSource+0x92>
 8004ce4:	e072      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004ce6:	2b40      	cmp	r3, #64	; 0x40
 8004ce8:	d057      	beq.n	8004d9a <HAL_TIM_ConfigClockSource+0x146>
 8004cea:	d900      	bls.n	8004cee <HAL_TIM_ConfigClockSource+0x9a>
 8004cec:	e06e      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004cee:	2b30      	cmp	r3, #48	; 0x30
 8004cf0:	d063      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x166>
 8004cf2:	d86b      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004cf4:	2b20      	cmp	r3, #32
 8004cf6:	d060      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x166>
 8004cf8:	d868      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d05d      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x166>
 8004cfe:	2b10      	cmp	r3, #16
 8004d00:	d05b      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x166>
 8004d02:	e063      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6818      	ldr	r0, [r3, #0]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	6899      	ldr	r1, [r3, #8]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f000 fa4e 	bl	80051b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	2277      	movs	r2, #119	; 0x77
 8004d24:	4313      	orrs	r3, r2
 8004d26:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	609a      	str	r2, [r3, #8]
      break;
 8004d30:	e052      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	6899      	ldr	r1, [r3, #8]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	f000 fa37 	bl	80051b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2180      	movs	r1, #128	; 0x80
 8004d52:	01c9      	lsls	r1, r1, #7
 8004d54:	430a      	orrs	r2, r1
 8004d56:	609a      	str	r2, [r3, #8]
      break;
 8004d58:	e03e      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6818      	ldr	r0, [r3, #0]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	6859      	ldr	r1, [r3, #4]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	001a      	movs	r2, r3
 8004d68:	f000 f9aa 	bl	80050c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2150      	movs	r1, #80	; 0x50
 8004d72:	0018      	movs	r0, r3
 8004d74:	f000 fa04 	bl	8005180 <TIM_ITRx_SetConfig>
      break;
 8004d78:	e02e      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6818      	ldr	r0, [r3, #0]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	6859      	ldr	r1, [r3, #4]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	001a      	movs	r2, r3
 8004d88:	f000 f9c8 	bl	800511c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2160      	movs	r1, #96	; 0x60
 8004d92:	0018      	movs	r0, r3
 8004d94:	f000 f9f4 	bl	8005180 <TIM_ITRx_SetConfig>
      break;
 8004d98:	e01e      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6818      	ldr	r0, [r3, #0]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	6859      	ldr	r1, [r3, #4]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	001a      	movs	r2, r3
 8004da8:	f000 f98a 	bl	80050c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2140      	movs	r1, #64	; 0x40
 8004db2:	0018      	movs	r0, r3
 8004db4:	f000 f9e4 	bl	8005180 <TIM_ITRx_SetConfig>
      break;
 8004db8:	e00e      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	0019      	movs	r1, r3
 8004dc4:	0010      	movs	r0, r2
 8004dc6:	f000 f9db 	bl	8005180 <TIM_ITRx_SetConfig>
      break;
 8004dca:	e005      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004dcc:	230f      	movs	r3, #15
 8004dce:	18fb      	adds	r3, r7, r3
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	701a      	strb	r2, [r3, #0]
      break;
 8004dd4:	e000      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004dd6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2239      	movs	r2, #57	; 0x39
 8004ddc:	2101      	movs	r1, #1
 8004dde:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2238      	movs	r2, #56	; 0x38
 8004de4:	2100      	movs	r1, #0
 8004de6:	5499      	strb	r1, [r3, r2]

  return status;
 8004de8:	230f      	movs	r3, #15
 8004dea:	18fb      	adds	r3, r7, r3
 8004dec:	781b      	ldrb	r3, [r3, #0]
}
 8004dee:	0018      	movs	r0, r3
 8004df0:	46bd      	mov	sp, r7
 8004df2:	b004      	add	sp, #16
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	ffff00ff 	.word	0xffff00ff

08004dfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	2380      	movs	r3, #128	; 0x80
 8004e10:	05db      	lsls	r3, r3, #23
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d00b      	beq.n	8004e2e <TIM_Base_SetConfig+0x32>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a23      	ldr	r2, [pc, #140]	; (8004ea8 <TIM_Base_SetConfig+0xac>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d007      	beq.n	8004e2e <TIM_Base_SetConfig+0x32>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a22      	ldr	r2, [pc, #136]	; (8004eac <TIM_Base_SetConfig+0xb0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d003      	beq.n	8004e2e <TIM_Base_SetConfig+0x32>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a21      	ldr	r2, [pc, #132]	; (8004eb0 <TIM_Base_SetConfig+0xb4>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d108      	bne.n	8004e40 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2270      	movs	r2, #112	; 0x70
 8004e32:	4393      	bics	r3, r2
 8004e34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	2380      	movs	r3, #128	; 0x80
 8004e44:	05db      	lsls	r3, r3, #23
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d00b      	beq.n	8004e62 <TIM_Base_SetConfig+0x66>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a16      	ldr	r2, [pc, #88]	; (8004ea8 <TIM_Base_SetConfig+0xac>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d007      	beq.n	8004e62 <TIM_Base_SetConfig+0x66>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a15      	ldr	r2, [pc, #84]	; (8004eac <TIM_Base_SetConfig+0xb0>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d003      	beq.n	8004e62 <TIM_Base_SetConfig+0x66>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a14      	ldr	r2, [pc, #80]	; (8004eb0 <TIM_Base_SetConfig+0xb4>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d108      	bne.n	8004e74 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	4a13      	ldr	r2, [pc, #76]	; (8004eb4 <TIM_Base_SetConfig+0xb8>)
 8004e66:	4013      	ands	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2280      	movs	r2, #128	; 0x80
 8004e78:	4393      	bics	r3, r2
 8004e7a:	001a      	movs	r2, r3
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	689a      	ldr	r2, [r3, #8]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	615a      	str	r2, [r3, #20]
}
 8004ea0:	46c0      	nop			; (mov r8, r8)
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	b004      	add	sp, #16
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	40000400 	.word	0x40000400
 8004eac:	40010800 	.word	0x40010800
 8004eb0:	40011400 	.word	0x40011400
 8004eb4:	fffffcff 	.word	0xfffffcff

08004eb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	4393      	bics	r3, r2
 8004eca:	001a      	movs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2270      	movs	r2, #112	; 0x70
 8004ee6:	4393      	bics	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2203      	movs	r2, #3
 8004eee:	4393      	bics	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	2202      	movs	r2, #2
 8004f00:	4393      	bics	r3, r2
 8004f02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	621a      	str	r2, [r3, #32]
}
 8004f28:	46c0      	nop			; (mov r8, r8)
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	b006      	add	sp, #24
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	2210      	movs	r2, #16
 8004f40:	4393      	bics	r3, r2
 8004f42:	001a      	movs	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	4a13      	ldr	r2, [pc, #76]	; (8004fac <TIM_OC2_SetConfig+0x7c>)
 8004f5e:	4013      	ands	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4a12      	ldr	r2, [pc, #72]	; (8004fb0 <TIM_OC2_SetConfig+0x80>)
 8004f66:	4013      	ands	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	021b      	lsls	r3, r3, #8
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	4393      	bics	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	621a      	str	r2, [r3, #32]
}
 8004fa4:	46c0      	nop			; (mov r8, r8)
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	b006      	add	sp, #24
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	ffff8fff 	.word	0xffff8fff
 8004fb0:	fffffcff 	.word	0xfffffcff

08004fb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	4a1a      	ldr	r2, [pc, #104]	; (800502c <TIM_OC3_SetConfig+0x78>)
 8004fc4:	401a      	ands	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2270      	movs	r2, #112	; 0x70
 8004fe0:	4393      	bics	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2203      	movs	r2, #3
 8004fe8:	4393      	bics	r3, r2
 8004fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	4a0d      	ldr	r2, [pc, #52]	; (8005030 <TIM_OC3_SetConfig+0x7c>)
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	021b      	lsls	r3, r3, #8
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	621a      	str	r2, [r3, #32]
}
 8005024:	46c0      	nop			; (mov r8, r8)
 8005026:	46bd      	mov	sp, r7
 8005028:	b006      	add	sp, #24
 800502a:	bd80      	pop	{r7, pc}
 800502c:	fffffeff 	.word	0xfffffeff
 8005030:	fffffdff 	.word	0xfffffdff

08005034 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	4a1b      	ldr	r2, [pc, #108]	; (80050b0 <TIM_OC4_SetConfig+0x7c>)
 8005044:	401a      	ands	r2, r3
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	69db      	ldr	r3, [r3, #28]
 800505a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4a15      	ldr	r2, [pc, #84]	; (80050b4 <TIM_OC4_SetConfig+0x80>)
 8005060:	4013      	ands	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4a14      	ldr	r2, [pc, #80]	; (80050b8 <TIM_OC4_SetConfig+0x84>)
 8005068:	4013      	ands	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	021b      	lsls	r3, r3, #8
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	4313      	orrs	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	4a10      	ldr	r2, [pc, #64]	; (80050bc <TIM_OC4_SetConfig+0x88>)
 800507c:	4013      	ands	r3, r2
 800507e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	031b      	lsls	r3, r3, #12
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	4313      	orrs	r3, r2
 800508a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	621a      	str	r2, [r3, #32]
}
 80050a6:	46c0      	nop			; (mov r8, r8)
 80050a8:	46bd      	mov	sp, r7
 80050aa:	b006      	add	sp, #24
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	46c0      	nop			; (mov r8, r8)
 80050b0:	ffffefff 	.word	0xffffefff
 80050b4:	ffff8fff 	.word	0xffff8fff
 80050b8:	fffffcff 	.word	0xfffffcff
 80050bc:	ffffdfff 	.word	0xffffdfff

080050c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	2201      	movs	r2, #1
 80050d8:	4393      	bics	r3, r2
 80050da:	001a      	movs	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	22f0      	movs	r2, #240	; 0xf0
 80050ea:	4393      	bics	r3, r2
 80050ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	220a      	movs	r2, #10
 80050fc:	4393      	bics	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005100:	697a      	ldr	r2, [r7, #20]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	621a      	str	r2, [r3, #32]
}
 8005114:	46c0      	nop			; (mov r8, r8)
 8005116:	46bd      	mov	sp, r7
 8005118:	b006      	add	sp, #24
 800511a:	bd80      	pop	{r7, pc}

0800511c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6a1b      	ldr	r3, [r3, #32]
 800512c:	2210      	movs	r2, #16
 800512e:	4393      	bics	r3, r2
 8005130:	001a      	movs	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6a1b      	ldr	r3, [r3, #32]
 8005140:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	4a0d      	ldr	r2, [pc, #52]	; (800517c <TIM_TI2_ConfigInputStage+0x60>)
 8005146:	4013      	ands	r3, r2
 8005148:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	031b      	lsls	r3, r3, #12
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	4313      	orrs	r3, r2
 8005152:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	22a0      	movs	r2, #160	; 0xa0
 8005158:	4393      	bics	r3, r2
 800515a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	011b      	lsls	r3, r3, #4
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	621a      	str	r2, [r3, #32]
}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	46bd      	mov	sp, r7
 8005176:	b006      	add	sp, #24
 8005178:	bd80      	pop	{r7, pc}
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	ffff0fff 	.word	0xffff0fff

08005180 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2270      	movs	r2, #112	; 0x70
 8005194:	4393      	bics	r3, r2
 8005196:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	4313      	orrs	r3, r2
 800519e:	2207      	movs	r2, #7
 80051a0:	4313      	orrs	r3, r2
 80051a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	609a      	str	r2, [r3, #8]
}
 80051aa:	46c0      	nop			; (mov r8, r8)
 80051ac:	46bd      	mov	sp, r7
 80051ae:	b004      	add	sp, #16
 80051b0:	bd80      	pop	{r7, pc}
	...

080051b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b086      	sub	sp, #24
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
 80051c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	4a09      	ldr	r2, [pc, #36]	; (80051f0 <TIM_ETR_SetConfig+0x3c>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	021a      	lsls	r2, r3, #8
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	431a      	orrs	r2, r3
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	4313      	orrs	r3, r2
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	609a      	str	r2, [r3, #8]
}
 80051e8:	46c0      	nop			; (mov r8, r8)
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b006      	add	sp, #24
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	ffff00ff 	.word	0xffff00ff

080051f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	221f      	movs	r2, #31
 8005204:	4013      	ands	r3, r2
 8005206:	2201      	movs	r2, #1
 8005208:	409a      	lsls	r2, r3
 800520a:	0013      	movs	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	43d2      	mvns	r2, r2
 8005216:	401a      	ands	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a1a      	ldr	r2, [r3, #32]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	211f      	movs	r1, #31
 8005224:	400b      	ands	r3, r1
 8005226:	6879      	ldr	r1, [r7, #4]
 8005228:	4099      	lsls	r1, r3
 800522a:	000b      	movs	r3, r1
 800522c:	431a      	orrs	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	621a      	str	r2, [r3, #32]
}
 8005232:	46c0      	nop			; (mov r8, r8)
 8005234:	46bd      	mov	sp, r7
 8005236:	b006      	add	sp, #24
 8005238:	bd80      	pop	{r7, pc}
	...

0800523c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2238      	movs	r2, #56	; 0x38
 800524a:	5c9b      	ldrb	r3, [r3, r2]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d101      	bne.n	8005254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005250:	2302      	movs	r3, #2
 8005252:	e047      	b.n	80052e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2238      	movs	r2, #56	; 0x38
 8005258:	2101      	movs	r1, #1
 800525a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2239      	movs	r2, #57	; 0x39
 8005260:	2102      	movs	r1, #2
 8005262:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2270      	movs	r2, #112	; 0x70
 8005278:	4393      	bics	r3, r2
 800527a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	2380      	movs	r3, #128	; 0x80
 8005294:	05db      	lsls	r3, r3, #23
 8005296:	429a      	cmp	r2, r3
 8005298:	d00e      	beq.n	80052b8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a13      	ldr	r2, [pc, #76]	; (80052ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d009      	beq.n	80052b8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a11      	ldr	r2, [pc, #68]	; (80052f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a10      	ldr	r2, [pc, #64]	; (80052f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d10c      	bne.n	80052d2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	2280      	movs	r2, #128	; 0x80
 80052bc:	4393      	bics	r3, r2
 80052be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2239      	movs	r2, #57	; 0x39
 80052d6:	2101      	movs	r1, #1
 80052d8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2238      	movs	r2, #56	; 0x38
 80052de:	2100      	movs	r1, #0
 80052e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	0018      	movs	r0, r3
 80052e6:	46bd      	mov	sp, r7
 80052e8:	b004      	add	sp, #16
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	40000400 	.word	0x40000400
 80052f0:	40010800 	.word	0x40010800
 80052f4:	40011400 	.word	0x40011400

080052f8 <__errno>:
 80052f8:	4b01      	ldr	r3, [pc, #4]	; (8005300 <__errno+0x8>)
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	4770      	bx	lr
 80052fe:	46c0      	nop			; (mov r8, r8)
 8005300:	2000000c 	.word	0x2000000c

08005304 <__libc_init_array>:
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	2600      	movs	r6, #0
 8005308:	4d0c      	ldr	r5, [pc, #48]	; (800533c <__libc_init_array+0x38>)
 800530a:	4c0d      	ldr	r4, [pc, #52]	; (8005340 <__libc_init_array+0x3c>)
 800530c:	1b64      	subs	r4, r4, r5
 800530e:	10a4      	asrs	r4, r4, #2
 8005310:	42a6      	cmp	r6, r4
 8005312:	d109      	bne.n	8005328 <__libc_init_array+0x24>
 8005314:	2600      	movs	r6, #0
 8005316:	f002 fdef 	bl	8007ef8 <_init>
 800531a:	4d0a      	ldr	r5, [pc, #40]	; (8005344 <__libc_init_array+0x40>)
 800531c:	4c0a      	ldr	r4, [pc, #40]	; (8005348 <__libc_init_array+0x44>)
 800531e:	1b64      	subs	r4, r4, r5
 8005320:	10a4      	asrs	r4, r4, #2
 8005322:	42a6      	cmp	r6, r4
 8005324:	d105      	bne.n	8005332 <__libc_init_array+0x2e>
 8005326:	bd70      	pop	{r4, r5, r6, pc}
 8005328:	00b3      	lsls	r3, r6, #2
 800532a:	58eb      	ldr	r3, [r5, r3]
 800532c:	4798      	blx	r3
 800532e:	3601      	adds	r6, #1
 8005330:	e7ee      	b.n	8005310 <__libc_init_array+0xc>
 8005332:	00b3      	lsls	r3, r6, #2
 8005334:	58eb      	ldr	r3, [r5, r3]
 8005336:	4798      	blx	r3
 8005338:	3601      	adds	r6, #1
 800533a:	e7f2      	b.n	8005322 <__libc_init_array+0x1e>
 800533c:	0800838c 	.word	0x0800838c
 8005340:	0800838c 	.word	0x0800838c
 8005344:	0800838c 	.word	0x0800838c
 8005348:	08008390 	.word	0x08008390

0800534c <memset>:
 800534c:	0003      	movs	r3, r0
 800534e:	1882      	adds	r2, r0, r2
 8005350:	4293      	cmp	r3, r2
 8005352:	d100      	bne.n	8005356 <memset+0xa>
 8005354:	4770      	bx	lr
 8005356:	7019      	strb	r1, [r3, #0]
 8005358:	3301      	adds	r3, #1
 800535a:	e7f9      	b.n	8005350 <memset+0x4>

0800535c <__cvt>:
 800535c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800535e:	001e      	movs	r6, r3
 8005360:	2300      	movs	r3, #0
 8005362:	0014      	movs	r4, r2
 8005364:	b08b      	sub	sp, #44	; 0x2c
 8005366:	429e      	cmp	r6, r3
 8005368:	da04      	bge.n	8005374 <__cvt+0x18>
 800536a:	2180      	movs	r1, #128	; 0x80
 800536c:	0609      	lsls	r1, r1, #24
 800536e:	1873      	adds	r3, r6, r1
 8005370:	001e      	movs	r6, r3
 8005372:	232d      	movs	r3, #45	; 0x2d
 8005374:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005376:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005378:	7013      	strb	r3, [r2, #0]
 800537a:	2320      	movs	r3, #32
 800537c:	2203      	movs	r2, #3
 800537e:	439f      	bics	r7, r3
 8005380:	2f46      	cmp	r7, #70	; 0x46
 8005382:	d007      	beq.n	8005394 <__cvt+0x38>
 8005384:	003b      	movs	r3, r7
 8005386:	3b45      	subs	r3, #69	; 0x45
 8005388:	4259      	negs	r1, r3
 800538a:	414b      	adcs	r3, r1
 800538c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800538e:	3a01      	subs	r2, #1
 8005390:	18cb      	adds	r3, r1, r3
 8005392:	9310      	str	r3, [sp, #64]	; 0x40
 8005394:	ab09      	add	r3, sp, #36	; 0x24
 8005396:	9304      	str	r3, [sp, #16]
 8005398:	ab08      	add	r3, sp, #32
 800539a:	9303      	str	r3, [sp, #12]
 800539c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800539e:	9200      	str	r2, [sp, #0]
 80053a0:	9302      	str	r3, [sp, #8]
 80053a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053a4:	0022      	movs	r2, r4
 80053a6:	9301      	str	r3, [sp, #4]
 80053a8:	0033      	movs	r3, r6
 80053aa:	f000 fcd1 	bl	8005d50 <_dtoa_r>
 80053ae:	0005      	movs	r5, r0
 80053b0:	2f47      	cmp	r7, #71	; 0x47
 80053b2:	d102      	bne.n	80053ba <__cvt+0x5e>
 80053b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80053b6:	07db      	lsls	r3, r3, #31
 80053b8:	d528      	bpl.n	800540c <__cvt+0xb0>
 80053ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053bc:	18eb      	adds	r3, r5, r3
 80053be:	9307      	str	r3, [sp, #28]
 80053c0:	2f46      	cmp	r7, #70	; 0x46
 80053c2:	d114      	bne.n	80053ee <__cvt+0x92>
 80053c4:	782b      	ldrb	r3, [r5, #0]
 80053c6:	2b30      	cmp	r3, #48	; 0x30
 80053c8:	d10c      	bne.n	80053e4 <__cvt+0x88>
 80053ca:	2200      	movs	r2, #0
 80053cc:	2300      	movs	r3, #0
 80053ce:	0020      	movs	r0, r4
 80053d0:	0031      	movs	r1, r6
 80053d2:	f7fb f83b 	bl	800044c <__aeabi_dcmpeq>
 80053d6:	2800      	cmp	r0, #0
 80053d8:	d104      	bne.n	80053e4 <__cvt+0x88>
 80053da:	2301      	movs	r3, #1
 80053dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80053e2:	6013      	str	r3, [r2, #0]
 80053e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053e6:	9a07      	ldr	r2, [sp, #28]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	18d3      	adds	r3, r2, r3
 80053ec:	9307      	str	r3, [sp, #28]
 80053ee:	2200      	movs	r2, #0
 80053f0:	2300      	movs	r3, #0
 80053f2:	0020      	movs	r0, r4
 80053f4:	0031      	movs	r1, r6
 80053f6:	f7fb f829 	bl	800044c <__aeabi_dcmpeq>
 80053fa:	2800      	cmp	r0, #0
 80053fc:	d001      	beq.n	8005402 <__cvt+0xa6>
 80053fe:	9b07      	ldr	r3, [sp, #28]
 8005400:	9309      	str	r3, [sp, #36]	; 0x24
 8005402:	2230      	movs	r2, #48	; 0x30
 8005404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005406:	9907      	ldr	r1, [sp, #28]
 8005408:	428b      	cmp	r3, r1
 800540a:	d306      	bcc.n	800541a <__cvt+0xbe>
 800540c:	0028      	movs	r0, r5
 800540e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005410:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005412:	1b5b      	subs	r3, r3, r5
 8005414:	6013      	str	r3, [r2, #0]
 8005416:	b00b      	add	sp, #44	; 0x2c
 8005418:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800541a:	1c59      	adds	r1, r3, #1
 800541c:	9109      	str	r1, [sp, #36]	; 0x24
 800541e:	701a      	strb	r2, [r3, #0]
 8005420:	e7f0      	b.n	8005404 <__cvt+0xa8>

08005422 <__exponent>:
 8005422:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005424:	1c83      	adds	r3, r0, #2
 8005426:	b087      	sub	sp, #28
 8005428:	9303      	str	r3, [sp, #12]
 800542a:	0005      	movs	r5, r0
 800542c:	000c      	movs	r4, r1
 800542e:	232b      	movs	r3, #43	; 0x2b
 8005430:	7002      	strb	r2, [r0, #0]
 8005432:	2900      	cmp	r1, #0
 8005434:	da01      	bge.n	800543a <__exponent+0x18>
 8005436:	424c      	negs	r4, r1
 8005438:	3302      	adds	r3, #2
 800543a:	706b      	strb	r3, [r5, #1]
 800543c:	2c09      	cmp	r4, #9
 800543e:	dd31      	ble.n	80054a4 <__exponent+0x82>
 8005440:	270a      	movs	r7, #10
 8005442:	ab04      	add	r3, sp, #16
 8005444:	1dde      	adds	r6, r3, #7
 8005446:	0020      	movs	r0, r4
 8005448:	0039      	movs	r1, r7
 800544a:	9601      	str	r6, [sp, #4]
 800544c:	f7fa ffe8 	bl	8000420 <__aeabi_idivmod>
 8005450:	3e01      	subs	r6, #1
 8005452:	3130      	adds	r1, #48	; 0x30
 8005454:	0020      	movs	r0, r4
 8005456:	7031      	strb	r1, [r6, #0]
 8005458:	0039      	movs	r1, r7
 800545a:	9402      	str	r4, [sp, #8]
 800545c:	f7fa fefa 	bl	8000254 <__divsi3>
 8005460:	9b02      	ldr	r3, [sp, #8]
 8005462:	0004      	movs	r4, r0
 8005464:	2b63      	cmp	r3, #99	; 0x63
 8005466:	dcee      	bgt.n	8005446 <__exponent+0x24>
 8005468:	9b01      	ldr	r3, [sp, #4]
 800546a:	3430      	adds	r4, #48	; 0x30
 800546c:	1e9a      	subs	r2, r3, #2
 800546e:	0013      	movs	r3, r2
 8005470:	9903      	ldr	r1, [sp, #12]
 8005472:	7014      	strb	r4, [r2, #0]
 8005474:	a804      	add	r0, sp, #16
 8005476:	3007      	adds	r0, #7
 8005478:	4298      	cmp	r0, r3
 800547a:	d80e      	bhi.n	800549a <__exponent+0x78>
 800547c:	ab04      	add	r3, sp, #16
 800547e:	3307      	adds	r3, #7
 8005480:	2000      	movs	r0, #0
 8005482:	429a      	cmp	r2, r3
 8005484:	d804      	bhi.n	8005490 <__exponent+0x6e>
 8005486:	ab04      	add	r3, sp, #16
 8005488:	3009      	adds	r0, #9
 800548a:	18c0      	adds	r0, r0, r3
 800548c:	9b01      	ldr	r3, [sp, #4]
 800548e:	1ac0      	subs	r0, r0, r3
 8005490:	9b03      	ldr	r3, [sp, #12]
 8005492:	1818      	adds	r0, r3, r0
 8005494:	1b40      	subs	r0, r0, r5
 8005496:	b007      	add	sp, #28
 8005498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800549a:	7818      	ldrb	r0, [r3, #0]
 800549c:	3301      	adds	r3, #1
 800549e:	7008      	strb	r0, [r1, #0]
 80054a0:	3101      	adds	r1, #1
 80054a2:	e7e7      	b.n	8005474 <__exponent+0x52>
 80054a4:	2330      	movs	r3, #48	; 0x30
 80054a6:	18e4      	adds	r4, r4, r3
 80054a8:	70ab      	strb	r3, [r5, #2]
 80054aa:	1d28      	adds	r0, r5, #4
 80054ac:	70ec      	strb	r4, [r5, #3]
 80054ae:	e7f1      	b.n	8005494 <__exponent+0x72>

080054b0 <_printf_float>:
 80054b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054b2:	b095      	sub	sp, #84	; 0x54
 80054b4:	000c      	movs	r4, r1
 80054b6:	9209      	str	r2, [sp, #36]	; 0x24
 80054b8:	001e      	movs	r6, r3
 80054ba:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80054bc:	0007      	movs	r7, r0
 80054be:	f001 fa61 	bl	8006984 <_localeconv_r>
 80054c2:	6803      	ldr	r3, [r0, #0]
 80054c4:	0018      	movs	r0, r3
 80054c6:	930c      	str	r3, [sp, #48]	; 0x30
 80054c8:	f7fa fe1e 	bl	8000108 <strlen>
 80054cc:	2300      	movs	r3, #0
 80054ce:	9312      	str	r3, [sp, #72]	; 0x48
 80054d0:	7e23      	ldrb	r3, [r4, #24]
 80054d2:	2207      	movs	r2, #7
 80054d4:	930a      	str	r3, [sp, #40]	; 0x28
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	900e      	str	r0, [sp, #56]	; 0x38
 80054da:	930d      	str	r3, [sp, #52]	; 0x34
 80054dc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80054de:	682b      	ldr	r3, [r5, #0]
 80054e0:	05c9      	lsls	r1, r1, #23
 80054e2:	d547      	bpl.n	8005574 <_printf_float+0xc4>
 80054e4:	189b      	adds	r3, r3, r2
 80054e6:	4393      	bics	r3, r2
 80054e8:	001a      	movs	r2, r3
 80054ea:	3208      	adds	r2, #8
 80054ec:	602a      	str	r2, [r5, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	64a2      	str	r2, [r4, #72]	; 0x48
 80054f4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80054f6:	2201      	movs	r2, #1
 80054f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054fa:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80054fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80054fe:	006b      	lsls	r3, r5, #1
 8005500:	085b      	lsrs	r3, r3, #1
 8005502:	930f      	str	r3, [sp, #60]	; 0x3c
 8005504:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005506:	4ba7      	ldr	r3, [pc, #668]	; (80057a4 <_printf_float+0x2f4>)
 8005508:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800550a:	4252      	negs	r2, r2
 800550c:	f7fc fe22 	bl	8002154 <__aeabi_dcmpun>
 8005510:	2800      	cmp	r0, #0
 8005512:	d131      	bne.n	8005578 <_printf_float+0xc8>
 8005514:	2201      	movs	r2, #1
 8005516:	4ba3      	ldr	r3, [pc, #652]	; (80057a4 <_printf_float+0x2f4>)
 8005518:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800551a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800551c:	4252      	negs	r2, r2
 800551e:	f7fa ffa5 	bl	800046c <__aeabi_dcmple>
 8005522:	2800      	cmp	r0, #0
 8005524:	d128      	bne.n	8005578 <_printf_float+0xc8>
 8005526:	2200      	movs	r2, #0
 8005528:	2300      	movs	r3, #0
 800552a:	0029      	movs	r1, r5
 800552c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800552e:	f7fa ff93 	bl	8000458 <__aeabi_dcmplt>
 8005532:	2800      	cmp	r0, #0
 8005534:	d003      	beq.n	800553e <_printf_float+0x8e>
 8005536:	0023      	movs	r3, r4
 8005538:	222d      	movs	r2, #45	; 0x2d
 800553a:	3343      	adds	r3, #67	; 0x43
 800553c:	701a      	strb	r2, [r3, #0]
 800553e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005540:	4d99      	ldr	r5, [pc, #612]	; (80057a8 <_printf_float+0x2f8>)
 8005542:	2b47      	cmp	r3, #71	; 0x47
 8005544:	d900      	bls.n	8005548 <_printf_float+0x98>
 8005546:	4d99      	ldr	r5, [pc, #612]	; (80057ac <_printf_float+0x2fc>)
 8005548:	2303      	movs	r3, #3
 800554a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800554c:	6123      	str	r3, [r4, #16]
 800554e:	3301      	adds	r3, #1
 8005550:	439a      	bics	r2, r3
 8005552:	2300      	movs	r3, #0
 8005554:	6022      	str	r2, [r4, #0]
 8005556:	930b      	str	r3, [sp, #44]	; 0x2c
 8005558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800555a:	0021      	movs	r1, r4
 800555c:	0038      	movs	r0, r7
 800555e:	9600      	str	r6, [sp, #0]
 8005560:	aa13      	add	r2, sp, #76	; 0x4c
 8005562:	f000 f9e7 	bl	8005934 <_printf_common>
 8005566:	1c43      	adds	r3, r0, #1
 8005568:	d000      	beq.n	800556c <_printf_float+0xbc>
 800556a:	e0a2      	b.n	80056b2 <_printf_float+0x202>
 800556c:	2001      	movs	r0, #1
 800556e:	4240      	negs	r0, r0
 8005570:	b015      	add	sp, #84	; 0x54
 8005572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005574:	3307      	adds	r3, #7
 8005576:	e7b6      	b.n	80054e6 <_printf_float+0x36>
 8005578:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800557a:	002b      	movs	r3, r5
 800557c:	0010      	movs	r0, r2
 800557e:	0029      	movs	r1, r5
 8005580:	f7fc fde8 	bl	8002154 <__aeabi_dcmpun>
 8005584:	2800      	cmp	r0, #0
 8005586:	d00b      	beq.n	80055a0 <_printf_float+0xf0>
 8005588:	2d00      	cmp	r5, #0
 800558a:	da03      	bge.n	8005594 <_printf_float+0xe4>
 800558c:	0023      	movs	r3, r4
 800558e:	222d      	movs	r2, #45	; 0x2d
 8005590:	3343      	adds	r3, #67	; 0x43
 8005592:	701a      	strb	r2, [r3, #0]
 8005594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005596:	4d86      	ldr	r5, [pc, #536]	; (80057b0 <_printf_float+0x300>)
 8005598:	2b47      	cmp	r3, #71	; 0x47
 800559a:	d9d5      	bls.n	8005548 <_printf_float+0x98>
 800559c:	4d85      	ldr	r5, [pc, #532]	; (80057b4 <_printf_float+0x304>)
 800559e:	e7d3      	b.n	8005548 <_printf_float+0x98>
 80055a0:	2220      	movs	r2, #32
 80055a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80055a4:	6863      	ldr	r3, [r4, #4]
 80055a6:	4391      	bics	r1, r2
 80055a8:	910f      	str	r1, [sp, #60]	; 0x3c
 80055aa:	1c5a      	adds	r2, r3, #1
 80055ac:	d149      	bne.n	8005642 <_printf_float+0x192>
 80055ae:	3307      	adds	r3, #7
 80055b0:	6063      	str	r3, [r4, #4]
 80055b2:	2380      	movs	r3, #128	; 0x80
 80055b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055b6:	00db      	lsls	r3, r3, #3
 80055b8:	4313      	orrs	r3, r2
 80055ba:	2200      	movs	r2, #0
 80055bc:	9206      	str	r2, [sp, #24]
 80055be:	aa12      	add	r2, sp, #72	; 0x48
 80055c0:	9205      	str	r2, [sp, #20]
 80055c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055c4:	a908      	add	r1, sp, #32
 80055c6:	9204      	str	r2, [sp, #16]
 80055c8:	aa11      	add	r2, sp, #68	; 0x44
 80055ca:	9203      	str	r2, [sp, #12]
 80055cc:	2223      	movs	r2, #35	; 0x23
 80055ce:	6023      	str	r3, [r4, #0]
 80055d0:	9301      	str	r3, [sp, #4]
 80055d2:	6863      	ldr	r3, [r4, #4]
 80055d4:	1852      	adds	r2, r2, r1
 80055d6:	9202      	str	r2, [sp, #8]
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	0038      	movs	r0, r7
 80055dc:	002b      	movs	r3, r5
 80055de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80055e0:	f7ff febc 	bl	800535c <__cvt>
 80055e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055e6:	0005      	movs	r5, r0
 80055e8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80055ea:	2b47      	cmp	r3, #71	; 0x47
 80055ec:	d108      	bne.n	8005600 <_printf_float+0x150>
 80055ee:	1ccb      	adds	r3, r1, #3
 80055f0:	db02      	blt.n	80055f8 <_printf_float+0x148>
 80055f2:	6863      	ldr	r3, [r4, #4]
 80055f4:	4299      	cmp	r1, r3
 80055f6:	dd48      	ble.n	800568a <_printf_float+0x1da>
 80055f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055fa:	3b02      	subs	r3, #2
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	930a      	str	r3, [sp, #40]	; 0x28
 8005600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005602:	2b65      	cmp	r3, #101	; 0x65
 8005604:	d824      	bhi.n	8005650 <_printf_float+0x1a0>
 8005606:	0020      	movs	r0, r4
 8005608:	001a      	movs	r2, r3
 800560a:	3901      	subs	r1, #1
 800560c:	3050      	adds	r0, #80	; 0x50
 800560e:	9111      	str	r1, [sp, #68]	; 0x44
 8005610:	f7ff ff07 	bl	8005422 <__exponent>
 8005614:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005616:	900b      	str	r0, [sp, #44]	; 0x2c
 8005618:	1813      	adds	r3, r2, r0
 800561a:	6123      	str	r3, [r4, #16]
 800561c:	2a01      	cmp	r2, #1
 800561e:	dc02      	bgt.n	8005626 <_printf_float+0x176>
 8005620:	6822      	ldr	r2, [r4, #0]
 8005622:	07d2      	lsls	r2, r2, #31
 8005624:	d501      	bpl.n	800562a <_printf_float+0x17a>
 8005626:	3301      	adds	r3, #1
 8005628:	6123      	str	r3, [r4, #16]
 800562a:	2323      	movs	r3, #35	; 0x23
 800562c:	aa08      	add	r2, sp, #32
 800562e:	189b      	adds	r3, r3, r2
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d100      	bne.n	8005638 <_printf_float+0x188>
 8005636:	e78f      	b.n	8005558 <_printf_float+0xa8>
 8005638:	0023      	movs	r3, r4
 800563a:	222d      	movs	r2, #45	; 0x2d
 800563c:	3343      	adds	r3, #67	; 0x43
 800563e:	701a      	strb	r2, [r3, #0]
 8005640:	e78a      	b.n	8005558 <_printf_float+0xa8>
 8005642:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005644:	2a47      	cmp	r2, #71	; 0x47
 8005646:	d1b4      	bne.n	80055b2 <_printf_float+0x102>
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1b2      	bne.n	80055b2 <_printf_float+0x102>
 800564c:	3301      	adds	r3, #1
 800564e:	e7af      	b.n	80055b0 <_printf_float+0x100>
 8005650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005652:	2b66      	cmp	r3, #102	; 0x66
 8005654:	d11b      	bne.n	800568e <_printf_float+0x1de>
 8005656:	6863      	ldr	r3, [r4, #4]
 8005658:	2900      	cmp	r1, #0
 800565a:	dd0d      	ble.n	8005678 <_printf_float+0x1c8>
 800565c:	6121      	str	r1, [r4, #16]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d102      	bne.n	8005668 <_printf_float+0x1b8>
 8005662:	6822      	ldr	r2, [r4, #0]
 8005664:	07d2      	lsls	r2, r2, #31
 8005666:	d502      	bpl.n	800566e <_printf_float+0x1be>
 8005668:	3301      	adds	r3, #1
 800566a:	1859      	adds	r1, r3, r1
 800566c:	6121      	str	r1, [r4, #16]
 800566e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005670:	65a3      	str	r3, [r4, #88]	; 0x58
 8005672:	2300      	movs	r3, #0
 8005674:	930b      	str	r3, [sp, #44]	; 0x2c
 8005676:	e7d8      	b.n	800562a <_printf_float+0x17a>
 8005678:	2b00      	cmp	r3, #0
 800567a:	d103      	bne.n	8005684 <_printf_float+0x1d4>
 800567c:	2201      	movs	r2, #1
 800567e:	6821      	ldr	r1, [r4, #0]
 8005680:	4211      	tst	r1, r2
 8005682:	d000      	beq.n	8005686 <_printf_float+0x1d6>
 8005684:	1c9a      	adds	r2, r3, #2
 8005686:	6122      	str	r2, [r4, #16]
 8005688:	e7f1      	b.n	800566e <_printf_float+0x1be>
 800568a:	2367      	movs	r3, #103	; 0x67
 800568c:	930a      	str	r3, [sp, #40]	; 0x28
 800568e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005690:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005692:	4293      	cmp	r3, r2
 8005694:	db06      	blt.n	80056a4 <_printf_float+0x1f4>
 8005696:	6822      	ldr	r2, [r4, #0]
 8005698:	6123      	str	r3, [r4, #16]
 800569a:	07d2      	lsls	r2, r2, #31
 800569c:	d5e7      	bpl.n	800566e <_printf_float+0x1be>
 800569e:	3301      	adds	r3, #1
 80056a0:	6123      	str	r3, [r4, #16]
 80056a2:	e7e4      	b.n	800566e <_printf_float+0x1be>
 80056a4:	2101      	movs	r1, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	dc01      	bgt.n	80056ae <_printf_float+0x1fe>
 80056aa:	1849      	adds	r1, r1, r1
 80056ac:	1ac9      	subs	r1, r1, r3
 80056ae:	1852      	adds	r2, r2, r1
 80056b0:	e7e9      	b.n	8005686 <_printf_float+0x1d6>
 80056b2:	6822      	ldr	r2, [r4, #0]
 80056b4:	0553      	lsls	r3, r2, #21
 80056b6:	d407      	bmi.n	80056c8 <_printf_float+0x218>
 80056b8:	6923      	ldr	r3, [r4, #16]
 80056ba:	002a      	movs	r2, r5
 80056bc:	0038      	movs	r0, r7
 80056be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056c0:	47b0      	blx	r6
 80056c2:	1c43      	adds	r3, r0, #1
 80056c4:	d128      	bne.n	8005718 <_printf_float+0x268>
 80056c6:	e751      	b.n	800556c <_printf_float+0xbc>
 80056c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ca:	2b65      	cmp	r3, #101	; 0x65
 80056cc:	d800      	bhi.n	80056d0 <_printf_float+0x220>
 80056ce:	e0e1      	b.n	8005894 <_printf_float+0x3e4>
 80056d0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80056d2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80056d4:	2200      	movs	r2, #0
 80056d6:	2300      	movs	r3, #0
 80056d8:	f7fa feb8 	bl	800044c <__aeabi_dcmpeq>
 80056dc:	2800      	cmp	r0, #0
 80056de:	d031      	beq.n	8005744 <_printf_float+0x294>
 80056e0:	2301      	movs	r3, #1
 80056e2:	0038      	movs	r0, r7
 80056e4:	4a34      	ldr	r2, [pc, #208]	; (80057b8 <_printf_float+0x308>)
 80056e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056e8:	47b0      	blx	r6
 80056ea:	1c43      	adds	r3, r0, #1
 80056ec:	d100      	bne.n	80056f0 <_printf_float+0x240>
 80056ee:	e73d      	b.n	800556c <_printf_float+0xbc>
 80056f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80056f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80056f4:	4293      	cmp	r3, r2
 80056f6:	db02      	blt.n	80056fe <_printf_float+0x24e>
 80056f8:	6823      	ldr	r3, [r4, #0]
 80056fa:	07db      	lsls	r3, r3, #31
 80056fc:	d50c      	bpl.n	8005718 <_printf_float+0x268>
 80056fe:	0038      	movs	r0, r7
 8005700:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005702:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005704:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005706:	47b0      	blx	r6
 8005708:	2500      	movs	r5, #0
 800570a:	1c43      	adds	r3, r0, #1
 800570c:	d100      	bne.n	8005710 <_printf_float+0x260>
 800570e:	e72d      	b.n	800556c <_printf_float+0xbc>
 8005710:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005712:	3b01      	subs	r3, #1
 8005714:	42ab      	cmp	r3, r5
 8005716:	dc0a      	bgt.n	800572e <_printf_float+0x27e>
 8005718:	6823      	ldr	r3, [r4, #0]
 800571a:	079b      	lsls	r3, r3, #30
 800571c:	d500      	bpl.n	8005720 <_printf_float+0x270>
 800571e:	e106      	b.n	800592e <_printf_float+0x47e>
 8005720:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005722:	68e0      	ldr	r0, [r4, #12]
 8005724:	4298      	cmp	r0, r3
 8005726:	db00      	blt.n	800572a <_printf_float+0x27a>
 8005728:	e722      	b.n	8005570 <_printf_float+0xc0>
 800572a:	0018      	movs	r0, r3
 800572c:	e720      	b.n	8005570 <_printf_float+0xc0>
 800572e:	0022      	movs	r2, r4
 8005730:	2301      	movs	r3, #1
 8005732:	0038      	movs	r0, r7
 8005734:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005736:	321a      	adds	r2, #26
 8005738:	47b0      	blx	r6
 800573a:	1c43      	adds	r3, r0, #1
 800573c:	d100      	bne.n	8005740 <_printf_float+0x290>
 800573e:	e715      	b.n	800556c <_printf_float+0xbc>
 8005740:	3501      	adds	r5, #1
 8005742:	e7e5      	b.n	8005710 <_printf_float+0x260>
 8005744:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005746:	2b00      	cmp	r3, #0
 8005748:	dc38      	bgt.n	80057bc <_printf_float+0x30c>
 800574a:	2301      	movs	r3, #1
 800574c:	0038      	movs	r0, r7
 800574e:	4a1a      	ldr	r2, [pc, #104]	; (80057b8 <_printf_float+0x308>)
 8005750:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005752:	47b0      	blx	r6
 8005754:	1c43      	adds	r3, r0, #1
 8005756:	d100      	bne.n	800575a <_printf_float+0x2aa>
 8005758:	e708      	b.n	800556c <_printf_float+0xbc>
 800575a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800575c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800575e:	4313      	orrs	r3, r2
 8005760:	d102      	bne.n	8005768 <_printf_float+0x2b8>
 8005762:	6823      	ldr	r3, [r4, #0]
 8005764:	07db      	lsls	r3, r3, #31
 8005766:	d5d7      	bpl.n	8005718 <_printf_float+0x268>
 8005768:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800576a:	0038      	movs	r0, r7
 800576c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800576e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005770:	47b0      	blx	r6
 8005772:	1c43      	adds	r3, r0, #1
 8005774:	d100      	bne.n	8005778 <_printf_float+0x2c8>
 8005776:	e6f9      	b.n	800556c <_printf_float+0xbc>
 8005778:	2300      	movs	r3, #0
 800577a:	930a      	str	r3, [sp, #40]	; 0x28
 800577c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800577e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005780:	425b      	negs	r3, r3
 8005782:	4293      	cmp	r3, r2
 8005784:	dc01      	bgt.n	800578a <_printf_float+0x2da>
 8005786:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005788:	e797      	b.n	80056ba <_printf_float+0x20a>
 800578a:	0022      	movs	r2, r4
 800578c:	2301      	movs	r3, #1
 800578e:	0038      	movs	r0, r7
 8005790:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005792:	321a      	adds	r2, #26
 8005794:	47b0      	blx	r6
 8005796:	1c43      	adds	r3, r0, #1
 8005798:	d100      	bne.n	800579c <_printf_float+0x2ec>
 800579a:	e6e7      	b.n	800556c <_printf_float+0xbc>
 800579c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800579e:	3301      	adds	r3, #1
 80057a0:	e7eb      	b.n	800577a <_printf_float+0x2ca>
 80057a2:	46c0      	nop			; (mov r8, r8)
 80057a4:	7fefffff 	.word	0x7fefffff
 80057a8:	08007fb0 	.word	0x08007fb0
 80057ac:	08007fb4 	.word	0x08007fb4
 80057b0:	08007fb8 	.word	0x08007fb8
 80057b4:	08007fbc 	.word	0x08007fbc
 80057b8:	08007fc0 	.word	0x08007fc0
 80057bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057c0:	920a      	str	r2, [sp, #40]	; 0x28
 80057c2:	429a      	cmp	r2, r3
 80057c4:	dd00      	ble.n	80057c8 <_printf_float+0x318>
 80057c6:	930a      	str	r3, [sp, #40]	; 0x28
 80057c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	dc3c      	bgt.n	8005848 <_printf_float+0x398>
 80057ce:	2300      	movs	r3, #0
 80057d0:	930d      	str	r3, [sp, #52]	; 0x34
 80057d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057d4:	43db      	mvns	r3, r3
 80057d6:	17db      	asrs	r3, r3, #31
 80057d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80057da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057de:	930b      	str	r3, [sp, #44]	; 0x2c
 80057e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057e2:	4013      	ands	r3, r2
 80057e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80057ea:	4293      	cmp	r3, r2
 80057ec:	dc34      	bgt.n	8005858 <_printf_float+0x3a8>
 80057ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80057f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057f2:	4293      	cmp	r3, r2
 80057f4:	db3d      	blt.n	8005872 <_printf_float+0x3c2>
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	07db      	lsls	r3, r3, #31
 80057fa:	d43a      	bmi.n	8005872 <_printf_float+0x3c2>
 80057fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005800:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	1a52      	subs	r2, r2, r1
 8005806:	920a      	str	r2, [sp, #40]	; 0x28
 8005808:	429a      	cmp	r2, r3
 800580a:	dd00      	ble.n	800580e <_printf_float+0x35e>
 800580c:	930a      	str	r3, [sp, #40]	; 0x28
 800580e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005810:	2b00      	cmp	r3, #0
 8005812:	dc36      	bgt.n	8005882 <_printf_float+0x3d2>
 8005814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005816:	2500      	movs	r5, #0
 8005818:	43db      	mvns	r3, r3
 800581a:	17db      	asrs	r3, r3, #31
 800581c:	930b      	str	r3, [sp, #44]	; 0x2c
 800581e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005820:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005822:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005824:	1a9b      	subs	r3, r3, r2
 8005826:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005828:	400a      	ands	r2, r1
 800582a:	1a9b      	subs	r3, r3, r2
 800582c:	42ab      	cmp	r3, r5
 800582e:	dc00      	bgt.n	8005832 <_printf_float+0x382>
 8005830:	e772      	b.n	8005718 <_printf_float+0x268>
 8005832:	0022      	movs	r2, r4
 8005834:	2301      	movs	r3, #1
 8005836:	0038      	movs	r0, r7
 8005838:	9909      	ldr	r1, [sp, #36]	; 0x24
 800583a:	321a      	adds	r2, #26
 800583c:	47b0      	blx	r6
 800583e:	1c43      	adds	r3, r0, #1
 8005840:	d100      	bne.n	8005844 <_printf_float+0x394>
 8005842:	e693      	b.n	800556c <_printf_float+0xbc>
 8005844:	3501      	adds	r5, #1
 8005846:	e7ea      	b.n	800581e <_printf_float+0x36e>
 8005848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800584a:	002a      	movs	r2, r5
 800584c:	0038      	movs	r0, r7
 800584e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005850:	47b0      	blx	r6
 8005852:	1c43      	adds	r3, r0, #1
 8005854:	d1bb      	bne.n	80057ce <_printf_float+0x31e>
 8005856:	e689      	b.n	800556c <_printf_float+0xbc>
 8005858:	0022      	movs	r2, r4
 800585a:	2301      	movs	r3, #1
 800585c:	0038      	movs	r0, r7
 800585e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005860:	321a      	adds	r2, #26
 8005862:	47b0      	blx	r6
 8005864:	1c43      	adds	r3, r0, #1
 8005866:	d100      	bne.n	800586a <_printf_float+0x3ba>
 8005868:	e680      	b.n	800556c <_printf_float+0xbc>
 800586a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800586c:	3301      	adds	r3, #1
 800586e:	930d      	str	r3, [sp, #52]	; 0x34
 8005870:	e7b3      	b.n	80057da <_printf_float+0x32a>
 8005872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005874:	0038      	movs	r0, r7
 8005876:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005878:	9909      	ldr	r1, [sp, #36]	; 0x24
 800587a:	47b0      	blx	r6
 800587c:	1c43      	adds	r3, r0, #1
 800587e:	d1bd      	bne.n	80057fc <_printf_float+0x34c>
 8005880:	e674      	b.n	800556c <_printf_float+0xbc>
 8005882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005884:	0038      	movs	r0, r7
 8005886:	18ea      	adds	r2, r5, r3
 8005888:	9909      	ldr	r1, [sp, #36]	; 0x24
 800588a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800588c:	47b0      	blx	r6
 800588e:	1c43      	adds	r3, r0, #1
 8005890:	d1c0      	bne.n	8005814 <_printf_float+0x364>
 8005892:	e66b      	b.n	800556c <_printf_float+0xbc>
 8005894:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005896:	2b01      	cmp	r3, #1
 8005898:	dc02      	bgt.n	80058a0 <_printf_float+0x3f0>
 800589a:	2301      	movs	r3, #1
 800589c:	421a      	tst	r2, r3
 800589e:	d034      	beq.n	800590a <_printf_float+0x45a>
 80058a0:	2301      	movs	r3, #1
 80058a2:	002a      	movs	r2, r5
 80058a4:	0038      	movs	r0, r7
 80058a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058a8:	47b0      	blx	r6
 80058aa:	1c43      	adds	r3, r0, #1
 80058ac:	d100      	bne.n	80058b0 <_printf_float+0x400>
 80058ae:	e65d      	b.n	800556c <_printf_float+0xbc>
 80058b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058b2:	0038      	movs	r0, r7
 80058b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058b8:	47b0      	blx	r6
 80058ba:	1c43      	adds	r3, r0, #1
 80058bc:	d100      	bne.n	80058c0 <_printf_float+0x410>
 80058be:	e655      	b.n	800556c <_printf_float+0xbc>
 80058c0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80058c2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80058c4:	2200      	movs	r2, #0
 80058c6:	2300      	movs	r3, #0
 80058c8:	f7fa fdc0 	bl	800044c <__aeabi_dcmpeq>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	d11a      	bne.n	8005906 <_printf_float+0x456>
 80058d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80058d2:	1c6a      	adds	r2, r5, #1
 80058d4:	3b01      	subs	r3, #1
 80058d6:	0038      	movs	r0, r7
 80058d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058da:	47b0      	blx	r6
 80058dc:	1c43      	adds	r3, r0, #1
 80058de:	d10e      	bne.n	80058fe <_printf_float+0x44e>
 80058e0:	e644      	b.n	800556c <_printf_float+0xbc>
 80058e2:	0022      	movs	r2, r4
 80058e4:	2301      	movs	r3, #1
 80058e6:	0038      	movs	r0, r7
 80058e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058ea:	321a      	adds	r2, #26
 80058ec:	47b0      	blx	r6
 80058ee:	1c43      	adds	r3, r0, #1
 80058f0:	d100      	bne.n	80058f4 <_printf_float+0x444>
 80058f2:	e63b      	b.n	800556c <_printf_float+0xbc>
 80058f4:	3501      	adds	r5, #1
 80058f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80058f8:	3b01      	subs	r3, #1
 80058fa:	42ab      	cmp	r3, r5
 80058fc:	dcf1      	bgt.n	80058e2 <_printf_float+0x432>
 80058fe:	0022      	movs	r2, r4
 8005900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005902:	3250      	adds	r2, #80	; 0x50
 8005904:	e6da      	b.n	80056bc <_printf_float+0x20c>
 8005906:	2500      	movs	r5, #0
 8005908:	e7f5      	b.n	80058f6 <_printf_float+0x446>
 800590a:	002a      	movs	r2, r5
 800590c:	e7e3      	b.n	80058d6 <_printf_float+0x426>
 800590e:	0022      	movs	r2, r4
 8005910:	2301      	movs	r3, #1
 8005912:	0038      	movs	r0, r7
 8005914:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005916:	3219      	adds	r2, #25
 8005918:	47b0      	blx	r6
 800591a:	1c43      	adds	r3, r0, #1
 800591c:	d100      	bne.n	8005920 <_printf_float+0x470>
 800591e:	e625      	b.n	800556c <_printf_float+0xbc>
 8005920:	3501      	adds	r5, #1
 8005922:	68e3      	ldr	r3, [r4, #12]
 8005924:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005926:	1a9b      	subs	r3, r3, r2
 8005928:	42ab      	cmp	r3, r5
 800592a:	dcf0      	bgt.n	800590e <_printf_float+0x45e>
 800592c:	e6f8      	b.n	8005720 <_printf_float+0x270>
 800592e:	2500      	movs	r5, #0
 8005930:	e7f7      	b.n	8005922 <_printf_float+0x472>
 8005932:	46c0      	nop			; (mov r8, r8)

08005934 <_printf_common>:
 8005934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005936:	0015      	movs	r5, r2
 8005938:	9301      	str	r3, [sp, #4]
 800593a:	688a      	ldr	r2, [r1, #8]
 800593c:	690b      	ldr	r3, [r1, #16]
 800593e:	000c      	movs	r4, r1
 8005940:	9000      	str	r0, [sp, #0]
 8005942:	4293      	cmp	r3, r2
 8005944:	da00      	bge.n	8005948 <_printf_common+0x14>
 8005946:	0013      	movs	r3, r2
 8005948:	0022      	movs	r2, r4
 800594a:	602b      	str	r3, [r5, #0]
 800594c:	3243      	adds	r2, #67	; 0x43
 800594e:	7812      	ldrb	r2, [r2, #0]
 8005950:	2a00      	cmp	r2, #0
 8005952:	d001      	beq.n	8005958 <_printf_common+0x24>
 8005954:	3301      	adds	r3, #1
 8005956:	602b      	str	r3, [r5, #0]
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	069b      	lsls	r3, r3, #26
 800595c:	d502      	bpl.n	8005964 <_printf_common+0x30>
 800595e:	682b      	ldr	r3, [r5, #0]
 8005960:	3302      	adds	r3, #2
 8005962:	602b      	str	r3, [r5, #0]
 8005964:	6822      	ldr	r2, [r4, #0]
 8005966:	2306      	movs	r3, #6
 8005968:	0017      	movs	r7, r2
 800596a:	401f      	ands	r7, r3
 800596c:	421a      	tst	r2, r3
 800596e:	d027      	beq.n	80059c0 <_printf_common+0x8c>
 8005970:	0023      	movs	r3, r4
 8005972:	3343      	adds	r3, #67	; 0x43
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	1e5a      	subs	r2, r3, #1
 8005978:	4193      	sbcs	r3, r2
 800597a:	6822      	ldr	r2, [r4, #0]
 800597c:	0692      	lsls	r2, r2, #26
 800597e:	d430      	bmi.n	80059e2 <_printf_common+0xae>
 8005980:	0022      	movs	r2, r4
 8005982:	9901      	ldr	r1, [sp, #4]
 8005984:	9800      	ldr	r0, [sp, #0]
 8005986:	9e08      	ldr	r6, [sp, #32]
 8005988:	3243      	adds	r2, #67	; 0x43
 800598a:	47b0      	blx	r6
 800598c:	1c43      	adds	r3, r0, #1
 800598e:	d025      	beq.n	80059dc <_printf_common+0xa8>
 8005990:	2306      	movs	r3, #6
 8005992:	6820      	ldr	r0, [r4, #0]
 8005994:	682a      	ldr	r2, [r5, #0]
 8005996:	68e1      	ldr	r1, [r4, #12]
 8005998:	2500      	movs	r5, #0
 800599a:	4003      	ands	r3, r0
 800599c:	2b04      	cmp	r3, #4
 800599e:	d103      	bne.n	80059a8 <_printf_common+0x74>
 80059a0:	1a8d      	subs	r5, r1, r2
 80059a2:	43eb      	mvns	r3, r5
 80059a4:	17db      	asrs	r3, r3, #31
 80059a6:	401d      	ands	r5, r3
 80059a8:	68a3      	ldr	r3, [r4, #8]
 80059aa:	6922      	ldr	r2, [r4, #16]
 80059ac:	4293      	cmp	r3, r2
 80059ae:	dd01      	ble.n	80059b4 <_printf_common+0x80>
 80059b0:	1a9b      	subs	r3, r3, r2
 80059b2:	18ed      	adds	r5, r5, r3
 80059b4:	2700      	movs	r7, #0
 80059b6:	42bd      	cmp	r5, r7
 80059b8:	d120      	bne.n	80059fc <_printf_common+0xc8>
 80059ba:	2000      	movs	r0, #0
 80059bc:	e010      	b.n	80059e0 <_printf_common+0xac>
 80059be:	3701      	adds	r7, #1
 80059c0:	68e3      	ldr	r3, [r4, #12]
 80059c2:	682a      	ldr	r2, [r5, #0]
 80059c4:	1a9b      	subs	r3, r3, r2
 80059c6:	42bb      	cmp	r3, r7
 80059c8:	ddd2      	ble.n	8005970 <_printf_common+0x3c>
 80059ca:	0022      	movs	r2, r4
 80059cc:	2301      	movs	r3, #1
 80059ce:	9901      	ldr	r1, [sp, #4]
 80059d0:	9800      	ldr	r0, [sp, #0]
 80059d2:	9e08      	ldr	r6, [sp, #32]
 80059d4:	3219      	adds	r2, #25
 80059d6:	47b0      	blx	r6
 80059d8:	1c43      	adds	r3, r0, #1
 80059da:	d1f0      	bne.n	80059be <_printf_common+0x8a>
 80059dc:	2001      	movs	r0, #1
 80059de:	4240      	negs	r0, r0
 80059e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80059e2:	2030      	movs	r0, #48	; 0x30
 80059e4:	18e1      	adds	r1, r4, r3
 80059e6:	3143      	adds	r1, #67	; 0x43
 80059e8:	7008      	strb	r0, [r1, #0]
 80059ea:	0021      	movs	r1, r4
 80059ec:	1c5a      	adds	r2, r3, #1
 80059ee:	3145      	adds	r1, #69	; 0x45
 80059f0:	7809      	ldrb	r1, [r1, #0]
 80059f2:	18a2      	adds	r2, r4, r2
 80059f4:	3243      	adds	r2, #67	; 0x43
 80059f6:	3302      	adds	r3, #2
 80059f8:	7011      	strb	r1, [r2, #0]
 80059fa:	e7c1      	b.n	8005980 <_printf_common+0x4c>
 80059fc:	0022      	movs	r2, r4
 80059fe:	2301      	movs	r3, #1
 8005a00:	9901      	ldr	r1, [sp, #4]
 8005a02:	9800      	ldr	r0, [sp, #0]
 8005a04:	9e08      	ldr	r6, [sp, #32]
 8005a06:	321a      	adds	r2, #26
 8005a08:	47b0      	blx	r6
 8005a0a:	1c43      	adds	r3, r0, #1
 8005a0c:	d0e6      	beq.n	80059dc <_printf_common+0xa8>
 8005a0e:	3701      	adds	r7, #1
 8005a10:	e7d1      	b.n	80059b6 <_printf_common+0x82>
	...

08005a14 <_printf_i>:
 8005a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a16:	b08b      	sub	sp, #44	; 0x2c
 8005a18:	9206      	str	r2, [sp, #24]
 8005a1a:	000a      	movs	r2, r1
 8005a1c:	3243      	adds	r2, #67	; 0x43
 8005a1e:	9307      	str	r3, [sp, #28]
 8005a20:	9005      	str	r0, [sp, #20]
 8005a22:	9204      	str	r2, [sp, #16]
 8005a24:	7e0a      	ldrb	r2, [r1, #24]
 8005a26:	000c      	movs	r4, r1
 8005a28:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a2a:	2a78      	cmp	r2, #120	; 0x78
 8005a2c:	d807      	bhi.n	8005a3e <_printf_i+0x2a>
 8005a2e:	2a62      	cmp	r2, #98	; 0x62
 8005a30:	d809      	bhi.n	8005a46 <_printf_i+0x32>
 8005a32:	2a00      	cmp	r2, #0
 8005a34:	d100      	bne.n	8005a38 <_printf_i+0x24>
 8005a36:	e0c1      	b.n	8005bbc <_printf_i+0x1a8>
 8005a38:	2a58      	cmp	r2, #88	; 0x58
 8005a3a:	d100      	bne.n	8005a3e <_printf_i+0x2a>
 8005a3c:	e08c      	b.n	8005b58 <_printf_i+0x144>
 8005a3e:	0026      	movs	r6, r4
 8005a40:	3642      	adds	r6, #66	; 0x42
 8005a42:	7032      	strb	r2, [r6, #0]
 8005a44:	e022      	b.n	8005a8c <_printf_i+0x78>
 8005a46:	0010      	movs	r0, r2
 8005a48:	3863      	subs	r0, #99	; 0x63
 8005a4a:	2815      	cmp	r0, #21
 8005a4c:	d8f7      	bhi.n	8005a3e <_printf_i+0x2a>
 8005a4e:	f7fa fb6d 	bl	800012c <__gnu_thumb1_case_shi>
 8005a52:	0016      	.short	0x0016
 8005a54:	fff6001f 	.word	0xfff6001f
 8005a58:	fff6fff6 	.word	0xfff6fff6
 8005a5c:	001ffff6 	.word	0x001ffff6
 8005a60:	fff6fff6 	.word	0xfff6fff6
 8005a64:	fff6fff6 	.word	0xfff6fff6
 8005a68:	003600a8 	.word	0x003600a8
 8005a6c:	fff6009a 	.word	0xfff6009a
 8005a70:	00b9fff6 	.word	0x00b9fff6
 8005a74:	0036fff6 	.word	0x0036fff6
 8005a78:	fff6fff6 	.word	0xfff6fff6
 8005a7c:	009e      	.short	0x009e
 8005a7e:	0026      	movs	r6, r4
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	3642      	adds	r6, #66	; 0x42
 8005a84:	1d11      	adds	r1, r2, #4
 8005a86:	6019      	str	r1, [r3, #0]
 8005a88:	6813      	ldr	r3, [r2, #0]
 8005a8a:	7033      	strb	r3, [r6, #0]
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e0a7      	b.n	8005be0 <_printf_i+0x1cc>
 8005a90:	6808      	ldr	r0, [r1, #0]
 8005a92:	6819      	ldr	r1, [r3, #0]
 8005a94:	1d0a      	adds	r2, r1, #4
 8005a96:	0605      	lsls	r5, r0, #24
 8005a98:	d50b      	bpl.n	8005ab2 <_printf_i+0x9e>
 8005a9a:	680d      	ldr	r5, [r1, #0]
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	2d00      	cmp	r5, #0
 8005aa0:	da03      	bge.n	8005aaa <_printf_i+0x96>
 8005aa2:	232d      	movs	r3, #45	; 0x2d
 8005aa4:	9a04      	ldr	r2, [sp, #16]
 8005aa6:	426d      	negs	r5, r5
 8005aa8:	7013      	strb	r3, [r2, #0]
 8005aaa:	4b61      	ldr	r3, [pc, #388]	; (8005c30 <_printf_i+0x21c>)
 8005aac:	270a      	movs	r7, #10
 8005aae:	9303      	str	r3, [sp, #12]
 8005ab0:	e01b      	b.n	8005aea <_printf_i+0xd6>
 8005ab2:	680d      	ldr	r5, [r1, #0]
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	0641      	lsls	r1, r0, #25
 8005ab8:	d5f1      	bpl.n	8005a9e <_printf_i+0x8a>
 8005aba:	b22d      	sxth	r5, r5
 8005abc:	e7ef      	b.n	8005a9e <_printf_i+0x8a>
 8005abe:	680d      	ldr	r5, [r1, #0]
 8005ac0:	6819      	ldr	r1, [r3, #0]
 8005ac2:	1d08      	adds	r0, r1, #4
 8005ac4:	6018      	str	r0, [r3, #0]
 8005ac6:	062e      	lsls	r6, r5, #24
 8005ac8:	d501      	bpl.n	8005ace <_printf_i+0xba>
 8005aca:	680d      	ldr	r5, [r1, #0]
 8005acc:	e003      	b.n	8005ad6 <_printf_i+0xc2>
 8005ace:	066d      	lsls	r5, r5, #25
 8005ad0:	d5fb      	bpl.n	8005aca <_printf_i+0xb6>
 8005ad2:	680d      	ldr	r5, [r1, #0]
 8005ad4:	b2ad      	uxth	r5, r5
 8005ad6:	4b56      	ldr	r3, [pc, #344]	; (8005c30 <_printf_i+0x21c>)
 8005ad8:	2708      	movs	r7, #8
 8005ada:	9303      	str	r3, [sp, #12]
 8005adc:	2a6f      	cmp	r2, #111	; 0x6f
 8005ade:	d000      	beq.n	8005ae2 <_printf_i+0xce>
 8005ae0:	3702      	adds	r7, #2
 8005ae2:	0023      	movs	r3, r4
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	3343      	adds	r3, #67	; 0x43
 8005ae8:	701a      	strb	r2, [r3, #0]
 8005aea:	6863      	ldr	r3, [r4, #4]
 8005aec:	60a3      	str	r3, [r4, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	db03      	blt.n	8005afa <_printf_i+0xe6>
 8005af2:	2204      	movs	r2, #4
 8005af4:	6821      	ldr	r1, [r4, #0]
 8005af6:	4391      	bics	r1, r2
 8005af8:	6021      	str	r1, [r4, #0]
 8005afa:	2d00      	cmp	r5, #0
 8005afc:	d102      	bne.n	8005b04 <_printf_i+0xf0>
 8005afe:	9e04      	ldr	r6, [sp, #16]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00c      	beq.n	8005b1e <_printf_i+0x10a>
 8005b04:	9e04      	ldr	r6, [sp, #16]
 8005b06:	0028      	movs	r0, r5
 8005b08:	0039      	movs	r1, r7
 8005b0a:	f7fa fb9f 	bl	800024c <__aeabi_uidivmod>
 8005b0e:	9b03      	ldr	r3, [sp, #12]
 8005b10:	3e01      	subs	r6, #1
 8005b12:	5c5b      	ldrb	r3, [r3, r1]
 8005b14:	7033      	strb	r3, [r6, #0]
 8005b16:	002b      	movs	r3, r5
 8005b18:	0005      	movs	r5, r0
 8005b1a:	429f      	cmp	r7, r3
 8005b1c:	d9f3      	bls.n	8005b06 <_printf_i+0xf2>
 8005b1e:	2f08      	cmp	r7, #8
 8005b20:	d109      	bne.n	8005b36 <_printf_i+0x122>
 8005b22:	6823      	ldr	r3, [r4, #0]
 8005b24:	07db      	lsls	r3, r3, #31
 8005b26:	d506      	bpl.n	8005b36 <_printf_i+0x122>
 8005b28:	6863      	ldr	r3, [r4, #4]
 8005b2a:	6922      	ldr	r2, [r4, #16]
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	dc02      	bgt.n	8005b36 <_printf_i+0x122>
 8005b30:	2330      	movs	r3, #48	; 0x30
 8005b32:	3e01      	subs	r6, #1
 8005b34:	7033      	strb	r3, [r6, #0]
 8005b36:	9b04      	ldr	r3, [sp, #16]
 8005b38:	1b9b      	subs	r3, r3, r6
 8005b3a:	6123      	str	r3, [r4, #16]
 8005b3c:	9b07      	ldr	r3, [sp, #28]
 8005b3e:	0021      	movs	r1, r4
 8005b40:	9300      	str	r3, [sp, #0]
 8005b42:	9805      	ldr	r0, [sp, #20]
 8005b44:	9b06      	ldr	r3, [sp, #24]
 8005b46:	aa09      	add	r2, sp, #36	; 0x24
 8005b48:	f7ff fef4 	bl	8005934 <_printf_common>
 8005b4c:	1c43      	adds	r3, r0, #1
 8005b4e:	d14c      	bne.n	8005bea <_printf_i+0x1d6>
 8005b50:	2001      	movs	r0, #1
 8005b52:	4240      	negs	r0, r0
 8005b54:	b00b      	add	sp, #44	; 0x2c
 8005b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b58:	3145      	adds	r1, #69	; 0x45
 8005b5a:	700a      	strb	r2, [r1, #0]
 8005b5c:	4a34      	ldr	r2, [pc, #208]	; (8005c30 <_printf_i+0x21c>)
 8005b5e:	9203      	str	r2, [sp, #12]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	6821      	ldr	r1, [r4, #0]
 8005b64:	ca20      	ldmia	r2!, {r5}
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	0608      	lsls	r0, r1, #24
 8005b6a:	d516      	bpl.n	8005b9a <_printf_i+0x186>
 8005b6c:	07cb      	lsls	r3, r1, #31
 8005b6e:	d502      	bpl.n	8005b76 <_printf_i+0x162>
 8005b70:	2320      	movs	r3, #32
 8005b72:	4319      	orrs	r1, r3
 8005b74:	6021      	str	r1, [r4, #0]
 8005b76:	2710      	movs	r7, #16
 8005b78:	2d00      	cmp	r5, #0
 8005b7a:	d1b2      	bne.n	8005ae2 <_printf_i+0xce>
 8005b7c:	2320      	movs	r3, #32
 8005b7e:	6822      	ldr	r2, [r4, #0]
 8005b80:	439a      	bics	r2, r3
 8005b82:	6022      	str	r2, [r4, #0]
 8005b84:	e7ad      	b.n	8005ae2 <_printf_i+0xce>
 8005b86:	2220      	movs	r2, #32
 8005b88:	6809      	ldr	r1, [r1, #0]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	6022      	str	r2, [r4, #0]
 8005b8e:	0022      	movs	r2, r4
 8005b90:	2178      	movs	r1, #120	; 0x78
 8005b92:	3245      	adds	r2, #69	; 0x45
 8005b94:	7011      	strb	r1, [r2, #0]
 8005b96:	4a27      	ldr	r2, [pc, #156]	; (8005c34 <_printf_i+0x220>)
 8005b98:	e7e1      	b.n	8005b5e <_printf_i+0x14a>
 8005b9a:	0648      	lsls	r0, r1, #25
 8005b9c:	d5e6      	bpl.n	8005b6c <_printf_i+0x158>
 8005b9e:	b2ad      	uxth	r5, r5
 8005ba0:	e7e4      	b.n	8005b6c <_printf_i+0x158>
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	680d      	ldr	r5, [r1, #0]
 8005ba6:	1d10      	adds	r0, r2, #4
 8005ba8:	6949      	ldr	r1, [r1, #20]
 8005baa:	6018      	str	r0, [r3, #0]
 8005bac:	6813      	ldr	r3, [r2, #0]
 8005bae:	062e      	lsls	r6, r5, #24
 8005bb0:	d501      	bpl.n	8005bb6 <_printf_i+0x1a2>
 8005bb2:	6019      	str	r1, [r3, #0]
 8005bb4:	e002      	b.n	8005bbc <_printf_i+0x1a8>
 8005bb6:	066d      	lsls	r5, r5, #25
 8005bb8:	d5fb      	bpl.n	8005bb2 <_printf_i+0x19e>
 8005bba:	8019      	strh	r1, [r3, #0]
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	9e04      	ldr	r6, [sp, #16]
 8005bc0:	6123      	str	r3, [r4, #16]
 8005bc2:	e7bb      	b.n	8005b3c <_printf_i+0x128>
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	1d11      	adds	r1, r2, #4
 8005bc8:	6019      	str	r1, [r3, #0]
 8005bca:	6816      	ldr	r6, [r2, #0]
 8005bcc:	2100      	movs	r1, #0
 8005bce:	0030      	movs	r0, r6
 8005bd0:	6862      	ldr	r2, [r4, #4]
 8005bd2:	f000 fee5 	bl	80069a0 <memchr>
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	d001      	beq.n	8005bde <_printf_i+0x1ca>
 8005bda:	1b80      	subs	r0, r0, r6
 8005bdc:	6060      	str	r0, [r4, #4]
 8005bde:	6863      	ldr	r3, [r4, #4]
 8005be0:	6123      	str	r3, [r4, #16]
 8005be2:	2300      	movs	r3, #0
 8005be4:	9a04      	ldr	r2, [sp, #16]
 8005be6:	7013      	strb	r3, [r2, #0]
 8005be8:	e7a8      	b.n	8005b3c <_printf_i+0x128>
 8005bea:	6923      	ldr	r3, [r4, #16]
 8005bec:	0032      	movs	r2, r6
 8005bee:	9906      	ldr	r1, [sp, #24]
 8005bf0:	9805      	ldr	r0, [sp, #20]
 8005bf2:	9d07      	ldr	r5, [sp, #28]
 8005bf4:	47a8      	blx	r5
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	d0aa      	beq.n	8005b50 <_printf_i+0x13c>
 8005bfa:	6823      	ldr	r3, [r4, #0]
 8005bfc:	079b      	lsls	r3, r3, #30
 8005bfe:	d415      	bmi.n	8005c2c <_printf_i+0x218>
 8005c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c02:	68e0      	ldr	r0, [r4, #12]
 8005c04:	4298      	cmp	r0, r3
 8005c06:	daa5      	bge.n	8005b54 <_printf_i+0x140>
 8005c08:	0018      	movs	r0, r3
 8005c0a:	e7a3      	b.n	8005b54 <_printf_i+0x140>
 8005c0c:	0022      	movs	r2, r4
 8005c0e:	2301      	movs	r3, #1
 8005c10:	9906      	ldr	r1, [sp, #24]
 8005c12:	9805      	ldr	r0, [sp, #20]
 8005c14:	9e07      	ldr	r6, [sp, #28]
 8005c16:	3219      	adds	r2, #25
 8005c18:	47b0      	blx	r6
 8005c1a:	1c43      	adds	r3, r0, #1
 8005c1c:	d098      	beq.n	8005b50 <_printf_i+0x13c>
 8005c1e:	3501      	adds	r5, #1
 8005c20:	68e3      	ldr	r3, [r4, #12]
 8005c22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c24:	1a9b      	subs	r3, r3, r2
 8005c26:	42ab      	cmp	r3, r5
 8005c28:	dcf0      	bgt.n	8005c0c <_printf_i+0x1f8>
 8005c2a:	e7e9      	b.n	8005c00 <_printf_i+0x1ec>
 8005c2c:	2500      	movs	r5, #0
 8005c2e:	e7f7      	b.n	8005c20 <_printf_i+0x20c>
 8005c30:	08007fc2 	.word	0x08007fc2
 8005c34:	08007fd3 	.word	0x08007fd3

08005c38 <quorem>:
 8005c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c3a:	0006      	movs	r6, r0
 8005c3c:	690b      	ldr	r3, [r1, #16]
 8005c3e:	6932      	ldr	r2, [r6, #16]
 8005c40:	b087      	sub	sp, #28
 8005c42:	2000      	movs	r0, #0
 8005c44:	9103      	str	r1, [sp, #12]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	db65      	blt.n	8005d16 <quorem+0xde>
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	009c      	lsls	r4, r3, #2
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	000b      	movs	r3, r1
 8005c52:	3314      	adds	r3, #20
 8005c54:	9305      	str	r3, [sp, #20]
 8005c56:	191b      	adds	r3, r3, r4
 8005c58:	9304      	str	r3, [sp, #16]
 8005c5a:	0033      	movs	r3, r6
 8005c5c:	3314      	adds	r3, #20
 8005c5e:	9302      	str	r3, [sp, #8]
 8005c60:	191c      	adds	r4, r3, r4
 8005c62:	9b04      	ldr	r3, [sp, #16]
 8005c64:	6827      	ldr	r7, [r4, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	0038      	movs	r0, r7
 8005c6a:	1c5d      	adds	r5, r3, #1
 8005c6c:	0029      	movs	r1, r5
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	f7fa fa66 	bl	8000140 <__udivsi3>
 8005c74:	9001      	str	r0, [sp, #4]
 8005c76:	42af      	cmp	r7, r5
 8005c78:	d324      	bcc.n	8005cc4 <quorem+0x8c>
 8005c7a:	2500      	movs	r5, #0
 8005c7c:	46ac      	mov	ip, r5
 8005c7e:	9802      	ldr	r0, [sp, #8]
 8005c80:	9f05      	ldr	r7, [sp, #20]
 8005c82:	cf08      	ldmia	r7!, {r3}
 8005c84:	9a01      	ldr	r2, [sp, #4]
 8005c86:	b299      	uxth	r1, r3
 8005c88:	4351      	muls	r1, r2
 8005c8a:	0c1b      	lsrs	r3, r3, #16
 8005c8c:	4353      	muls	r3, r2
 8005c8e:	1949      	adds	r1, r1, r5
 8005c90:	0c0a      	lsrs	r2, r1, #16
 8005c92:	189b      	adds	r3, r3, r2
 8005c94:	6802      	ldr	r2, [r0, #0]
 8005c96:	b289      	uxth	r1, r1
 8005c98:	b292      	uxth	r2, r2
 8005c9a:	4462      	add	r2, ip
 8005c9c:	1a52      	subs	r2, r2, r1
 8005c9e:	6801      	ldr	r1, [r0, #0]
 8005ca0:	0c1d      	lsrs	r5, r3, #16
 8005ca2:	0c09      	lsrs	r1, r1, #16
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	1acb      	subs	r3, r1, r3
 8005ca8:	1411      	asrs	r1, r2, #16
 8005caa:	185b      	adds	r3, r3, r1
 8005cac:	1419      	asrs	r1, r3, #16
 8005cae:	b292      	uxth	r2, r2
 8005cb0:	041b      	lsls	r3, r3, #16
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	9b04      	ldr	r3, [sp, #16]
 8005cb6:	468c      	mov	ip, r1
 8005cb8:	c004      	stmia	r0!, {r2}
 8005cba:	42bb      	cmp	r3, r7
 8005cbc:	d2e1      	bcs.n	8005c82 <quorem+0x4a>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d030      	beq.n	8005d26 <quorem+0xee>
 8005cc4:	0030      	movs	r0, r6
 8005cc6:	9903      	ldr	r1, [sp, #12]
 8005cc8:	f001 f902 	bl	8006ed0 <__mcmp>
 8005ccc:	2800      	cmp	r0, #0
 8005cce:	db21      	blt.n	8005d14 <quorem+0xdc>
 8005cd0:	0030      	movs	r0, r6
 8005cd2:	2400      	movs	r4, #0
 8005cd4:	9b01      	ldr	r3, [sp, #4]
 8005cd6:	9903      	ldr	r1, [sp, #12]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	9301      	str	r3, [sp, #4]
 8005cdc:	3014      	adds	r0, #20
 8005cde:	3114      	adds	r1, #20
 8005ce0:	6803      	ldr	r3, [r0, #0]
 8005ce2:	c920      	ldmia	r1!, {r5}
 8005ce4:	b29a      	uxth	r2, r3
 8005ce6:	1914      	adds	r4, r2, r4
 8005ce8:	b2aa      	uxth	r2, r5
 8005cea:	1aa2      	subs	r2, r4, r2
 8005cec:	0c1b      	lsrs	r3, r3, #16
 8005cee:	0c2d      	lsrs	r5, r5, #16
 8005cf0:	1414      	asrs	r4, r2, #16
 8005cf2:	1b5b      	subs	r3, r3, r5
 8005cf4:	191b      	adds	r3, r3, r4
 8005cf6:	141c      	asrs	r4, r3, #16
 8005cf8:	b292      	uxth	r2, r2
 8005cfa:	041b      	lsls	r3, r3, #16
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	c008      	stmia	r0!, {r3}
 8005d00:	9b04      	ldr	r3, [sp, #16]
 8005d02:	428b      	cmp	r3, r1
 8005d04:	d2ec      	bcs.n	8005ce0 <quorem+0xa8>
 8005d06:	9b00      	ldr	r3, [sp, #0]
 8005d08:	9a02      	ldr	r2, [sp, #8]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	18d3      	adds	r3, r2, r3
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	2a00      	cmp	r2, #0
 8005d12:	d015      	beq.n	8005d40 <quorem+0x108>
 8005d14:	9801      	ldr	r0, [sp, #4]
 8005d16:	b007      	add	sp, #28
 8005d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d106      	bne.n	8005d2e <quorem+0xf6>
 8005d20:	9b00      	ldr	r3, [sp, #0]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	9300      	str	r3, [sp, #0]
 8005d26:	9b02      	ldr	r3, [sp, #8]
 8005d28:	3c04      	subs	r4, #4
 8005d2a:	42a3      	cmp	r3, r4
 8005d2c:	d3f5      	bcc.n	8005d1a <quorem+0xe2>
 8005d2e:	9b00      	ldr	r3, [sp, #0]
 8005d30:	6133      	str	r3, [r6, #16]
 8005d32:	e7c7      	b.n	8005cc4 <quorem+0x8c>
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	2a00      	cmp	r2, #0
 8005d38:	d106      	bne.n	8005d48 <quorem+0x110>
 8005d3a:	9a00      	ldr	r2, [sp, #0]
 8005d3c:	3a01      	subs	r2, #1
 8005d3e:	9200      	str	r2, [sp, #0]
 8005d40:	9a02      	ldr	r2, [sp, #8]
 8005d42:	3b04      	subs	r3, #4
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d3f5      	bcc.n	8005d34 <quorem+0xfc>
 8005d48:	9b00      	ldr	r3, [sp, #0]
 8005d4a:	6133      	str	r3, [r6, #16]
 8005d4c:	e7e2      	b.n	8005d14 <quorem+0xdc>
	...

08005d50 <_dtoa_r>:
 8005d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d52:	b09d      	sub	sp, #116	; 0x74
 8005d54:	9202      	str	r2, [sp, #8]
 8005d56:	9303      	str	r3, [sp, #12]
 8005d58:	9b02      	ldr	r3, [sp, #8]
 8005d5a:	9c03      	ldr	r4, [sp, #12]
 8005d5c:	9308      	str	r3, [sp, #32]
 8005d5e:	9409      	str	r4, [sp, #36]	; 0x24
 8005d60:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005d62:	0007      	movs	r7, r0
 8005d64:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005d66:	2c00      	cmp	r4, #0
 8005d68:	d10e      	bne.n	8005d88 <_dtoa_r+0x38>
 8005d6a:	2010      	movs	r0, #16
 8005d6c:	f000 fe0e 	bl	800698c <malloc>
 8005d70:	1e02      	subs	r2, r0, #0
 8005d72:	6278      	str	r0, [r7, #36]	; 0x24
 8005d74:	d104      	bne.n	8005d80 <_dtoa_r+0x30>
 8005d76:	21ea      	movs	r1, #234	; 0xea
 8005d78:	4bc7      	ldr	r3, [pc, #796]	; (8006098 <_dtoa_r+0x348>)
 8005d7a:	48c8      	ldr	r0, [pc, #800]	; (800609c <_dtoa_r+0x34c>)
 8005d7c:	f001 fae0 	bl	8007340 <__assert_func>
 8005d80:	6044      	str	r4, [r0, #4]
 8005d82:	6084      	str	r4, [r0, #8]
 8005d84:	6004      	str	r4, [r0, #0]
 8005d86:	60c4      	str	r4, [r0, #12]
 8005d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8a:	6819      	ldr	r1, [r3, #0]
 8005d8c:	2900      	cmp	r1, #0
 8005d8e:	d00a      	beq.n	8005da6 <_dtoa_r+0x56>
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	2301      	movs	r3, #1
 8005d94:	4093      	lsls	r3, r2
 8005d96:	604a      	str	r2, [r1, #4]
 8005d98:	608b      	str	r3, [r1, #8]
 8005d9a:	0038      	movs	r0, r7
 8005d9c:	f000 fe58 	bl	8006a50 <_Bfree>
 8005da0:	2200      	movs	r2, #0
 8005da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da4:	601a      	str	r2, [r3, #0]
 8005da6:	9b03      	ldr	r3, [sp, #12]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	da20      	bge.n	8005dee <_dtoa_r+0x9e>
 8005dac:	2301      	movs	r3, #1
 8005dae:	602b      	str	r3, [r5, #0]
 8005db0:	9b03      	ldr	r3, [sp, #12]
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	085b      	lsrs	r3, r3, #1
 8005db6:	9309      	str	r3, [sp, #36]	; 0x24
 8005db8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005dba:	4bb9      	ldr	r3, [pc, #740]	; (80060a0 <_dtoa_r+0x350>)
 8005dbc:	4ab8      	ldr	r2, [pc, #736]	; (80060a0 <_dtoa_r+0x350>)
 8005dbe:	402b      	ands	r3, r5
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d117      	bne.n	8005df4 <_dtoa_r+0xa4>
 8005dc4:	4bb7      	ldr	r3, [pc, #732]	; (80060a4 <_dtoa_r+0x354>)
 8005dc6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005dc8:	0328      	lsls	r0, r5, #12
 8005dca:	6013      	str	r3, [r2, #0]
 8005dcc:	9b02      	ldr	r3, [sp, #8]
 8005dce:	0b00      	lsrs	r0, r0, #12
 8005dd0:	4318      	orrs	r0, r3
 8005dd2:	d101      	bne.n	8005dd8 <_dtoa_r+0x88>
 8005dd4:	f000 fdbf 	bl	8006956 <_dtoa_r+0xc06>
 8005dd8:	48b3      	ldr	r0, [pc, #716]	; (80060a8 <_dtoa_r+0x358>)
 8005dda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ddc:	9006      	str	r0, [sp, #24]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d002      	beq.n	8005de8 <_dtoa_r+0x98>
 8005de2:	4bb2      	ldr	r3, [pc, #712]	; (80060ac <_dtoa_r+0x35c>)
 8005de4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	9806      	ldr	r0, [sp, #24]
 8005dea:	b01d      	add	sp, #116	; 0x74
 8005dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dee:	2300      	movs	r3, #0
 8005df0:	602b      	str	r3, [r5, #0]
 8005df2:	e7e1      	b.n	8005db8 <_dtoa_r+0x68>
 8005df4:	9b08      	ldr	r3, [sp, #32]
 8005df6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005df8:	9312      	str	r3, [sp, #72]	; 0x48
 8005dfa:	9413      	str	r4, [sp, #76]	; 0x4c
 8005dfc:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005dfe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005e00:	2200      	movs	r2, #0
 8005e02:	2300      	movs	r3, #0
 8005e04:	f7fa fb22 	bl	800044c <__aeabi_dcmpeq>
 8005e08:	1e04      	subs	r4, r0, #0
 8005e0a:	d009      	beq.n	8005e20 <_dtoa_r+0xd0>
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005e10:	6013      	str	r3, [r2, #0]
 8005e12:	4ba7      	ldr	r3, [pc, #668]	; (80060b0 <_dtoa_r+0x360>)
 8005e14:	9306      	str	r3, [sp, #24]
 8005e16:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d0e5      	beq.n	8005de8 <_dtoa_r+0x98>
 8005e1c:	4ba5      	ldr	r3, [pc, #660]	; (80060b4 <_dtoa_r+0x364>)
 8005e1e:	e7e1      	b.n	8005de4 <_dtoa_r+0x94>
 8005e20:	ab1a      	add	r3, sp, #104	; 0x68
 8005e22:	9301      	str	r3, [sp, #4]
 8005e24:	ab1b      	add	r3, sp, #108	; 0x6c
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	0038      	movs	r0, r7
 8005e2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e2e:	f001 f903 	bl	8007038 <__d2b>
 8005e32:	006e      	lsls	r6, r5, #1
 8005e34:	9005      	str	r0, [sp, #20]
 8005e36:	0d76      	lsrs	r6, r6, #21
 8005e38:	d100      	bne.n	8005e3c <_dtoa_r+0xec>
 8005e3a:	e07c      	b.n	8005f36 <_dtoa_r+0x1e6>
 8005e3c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005e3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005e40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e42:	4a9d      	ldr	r2, [pc, #628]	; (80060b8 <_dtoa_r+0x368>)
 8005e44:	031b      	lsls	r3, r3, #12
 8005e46:	0b1b      	lsrs	r3, r3, #12
 8005e48:	431a      	orrs	r2, r3
 8005e4a:	0011      	movs	r1, r2
 8005e4c:	4b9b      	ldr	r3, [pc, #620]	; (80060bc <_dtoa_r+0x36c>)
 8005e4e:	9418      	str	r4, [sp, #96]	; 0x60
 8005e50:	18f6      	adds	r6, r6, r3
 8005e52:	2200      	movs	r2, #0
 8005e54:	4b9a      	ldr	r3, [pc, #616]	; (80060c0 <_dtoa_r+0x370>)
 8005e56:	f7fb fdeb 	bl	8001a30 <__aeabi_dsub>
 8005e5a:	4a9a      	ldr	r2, [pc, #616]	; (80060c4 <_dtoa_r+0x374>)
 8005e5c:	4b9a      	ldr	r3, [pc, #616]	; (80060c8 <_dtoa_r+0x378>)
 8005e5e:	f7fb fb7b 	bl	8001558 <__aeabi_dmul>
 8005e62:	4a9a      	ldr	r2, [pc, #616]	; (80060cc <_dtoa_r+0x37c>)
 8005e64:	4b9a      	ldr	r3, [pc, #616]	; (80060d0 <_dtoa_r+0x380>)
 8005e66:	f7fa fc39 	bl	80006dc <__aeabi_dadd>
 8005e6a:	0004      	movs	r4, r0
 8005e6c:	0030      	movs	r0, r6
 8005e6e:	000d      	movs	r5, r1
 8005e70:	f7fc f9c4 	bl	80021fc <__aeabi_i2d>
 8005e74:	4a97      	ldr	r2, [pc, #604]	; (80060d4 <_dtoa_r+0x384>)
 8005e76:	4b98      	ldr	r3, [pc, #608]	; (80060d8 <_dtoa_r+0x388>)
 8005e78:	f7fb fb6e 	bl	8001558 <__aeabi_dmul>
 8005e7c:	0002      	movs	r2, r0
 8005e7e:	000b      	movs	r3, r1
 8005e80:	0020      	movs	r0, r4
 8005e82:	0029      	movs	r1, r5
 8005e84:	f7fa fc2a 	bl	80006dc <__aeabi_dadd>
 8005e88:	0004      	movs	r4, r0
 8005e8a:	000d      	movs	r5, r1
 8005e8c:	f7fc f980 	bl	8002190 <__aeabi_d2iz>
 8005e90:	2200      	movs	r2, #0
 8005e92:	9002      	str	r0, [sp, #8]
 8005e94:	2300      	movs	r3, #0
 8005e96:	0020      	movs	r0, r4
 8005e98:	0029      	movs	r1, r5
 8005e9a:	f7fa fadd 	bl	8000458 <__aeabi_dcmplt>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	d00b      	beq.n	8005eba <_dtoa_r+0x16a>
 8005ea2:	9802      	ldr	r0, [sp, #8]
 8005ea4:	f7fc f9aa 	bl	80021fc <__aeabi_i2d>
 8005ea8:	002b      	movs	r3, r5
 8005eaa:	0022      	movs	r2, r4
 8005eac:	f7fa face 	bl	800044c <__aeabi_dcmpeq>
 8005eb0:	4243      	negs	r3, r0
 8005eb2:	4158      	adcs	r0, r3
 8005eb4:	9b02      	ldr	r3, [sp, #8]
 8005eb6:	1a1b      	subs	r3, r3, r0
 8005eb8:	9302      	str	r3, [sp, #8]
 8005eba:	2301      	movs	r3, #1
 8005ebc:	9316      	str	r3, [sp, #88]	; 0x58
 8005ebe:	9b02      	ldr	r3, [sp, #8]
 8005ec0:	2b16      	cmp	r3, #22
 8005ec2:	d80f      	bhi.n	8005ee4 <_dtoa_r+0x194>
 8005ec4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005ec6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005ec8:	00da      	lsls	r2, r3, #3
 8005eca:	4b84      	ldr	r3, [pc, #528]	; (80060dc <_dtoa_r+0x38c>)
 8005ecc:	189b      	adds	r3, r3, r2
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f7fa fac1 	bl	8000458 <__aeabi_dcmplt>
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	d049      	beq.n	8005f6e <_dtoa_r+0x21e>
 8005eda:	9b02      	ldr	r3, [sp, #8]
 8005edc:	3b01      	subs	r3, #1
 8005ede:	9302      	str	r3, [sp, #8]
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	9316      	str	r3, [sp, #88]	; 0x58
 8005ee4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005ee6:	1b9e      	subs	r6, r3, r6
 8005ee8:	2300      	movs	r3, #0
 8005eea:	930a      	str	r3, [sp, #40]	; 0x28
 8005eec:	0033      	movs	r3, r6
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	930d      	str	r3, [sp, #52]	; 0x34
 8005ef2:	d504      	bpl.n	8005efe <_dtoa_r+0x1ae>
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	1b9b      	subs	r3, r3, r6
 8005ef8:	930a      	str	r3, [sp, #40]	; 0x28
 8005efa:	2300      	movs	r3, #0
 8005efc:	930d      	str	r3, [sp, #52]	; 0x34
 8005efe:	9b02      	ldr	r3, [sp, #8]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	db36      	blt.n	8005f72 <_dtoa_r+0x222>
 8005f04:	9a02      	ldr	r2, [sp, #8]
 8005f06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f08:	4694      	mov	ip, r2
 8005f0a:	4463      	add	r3, ip
 8005f0c:	930d      	str	r3, [sp, #52]	; 0x34
 8005f0e:	2300      	movs	r3, #0
 8005f10:	9215      	str	r2, [sp, #84]	; 0x54
 8005f12:	930e      	str	r3, [sp, #56]	; 0x38
 8005f14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f16:	2401      	movs	r4, #1
 8005f18:	2b09      	cmp	r3, #9
 8005f1a:	d864      	bhi.n	8005fe6 <_dtoa_r+0x296>
 8005f1c:	2b05      	cmp	r3, #5
 8005f1e:	dd02      	ble.n	8005f26 <_dtoa_r+0x1d6>
 8005f20:	2400      	movs	r4, #0
 8005f22:	3b04      	subs	r3, #4
 8005f24:	9322      	str	r3, [sp, #136]	; 0x88
 8005f26:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f28:	1e98      	subs	r0, r3, #2
 8005f2a:	2803      	cmp	r0, #3
 8005f2c:	d864      	bhi.n	8005ff8 <_dtoa_r+0x2a8>
 8005f2e:	f7fa f8f3 	bl	8000118 <__gnu_thumb1_case_uqi>
 8005f32:	3829      	.short	0x3829
 8005f34:	5836      	.short	0x5836
 8005f36:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005f38:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005f3a:	189e      	adds	r6, r3, r2
 8005f3c:	4b68      	ldr	r3, [pc, #416]	; (80060e0 <_dtoa_r+0x390>)
 8005f3e:	18f2      	adds	r2, r6, r3
 8005f40:	2a20      	cmp	r2, #32
 8005f42:	dd0f      	ble.n	8005f64 <_dtoa_r+0x214>
 8005f44:	2340      	movs	r3, #64	; 0x40
 8005f46:	1a9b      	subs	r3, r3, r2
 8005f48:	409d      	lsls	r5, r3
 8005f4a:	4b66      	ldr	r3, [pc, #408]	; (80060e4 <_dtoa_r+0x394>)
 8005f4c:	9802      	ldr	r0, [sp, #8]
 8005f4e:	18f3      	adds	r3, r6, r3
 8005f50:	40d8      	lsrs	r0, r3
 8005f52:	4328      	orrs	r0, r5
 8005f54:	f7fc f982 	bl	800225c <__aeabi_ui2d>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	4c63      	ldr	r4, [pc, #396]	; (80060e8 <_dtoa_r+0x398>)
 8005f5c:	3e01      	subs	r6, #1
 8005f5e:	1909      	adds	r1, r1, r4
 8005f60:	9318      	str	r3, [sp, #96]	; 0x60
 8005f62:	e776      	b.n	8005e52 <_dtoa_r+0x102>
 8005f64:	2320      	movs	r3, #32
 8005f66:	9802      	ldr	r0, [sp, #8]
 8005f68:	1a9b      	subs	r3, r3, r2
 8005f6a:	4098      	lsls	r0, r3
 8005f6c:	e7f2      	b.n	8005f54 <_dtoa_r+0x204>
 8005f6e:	9016      	str	r0, [sp, #88]	; 0x58
 8005f70:	e7b8      	b.n	8005ee4 <_dtoa_r+0x194>
 8005f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f74:	9a02      	ldr	r2, [sp, #8]
 8005f76:	1a9b      	subs	r3, r3, r2
 8005f78:	930a      	str	r3, [sp, #40]	; 0x28
 8005f7a:	4253      	negs	r3, r2
 8005f7c:	930e      	str	r3, [sp, #56]	; 0x38
 8005f7e:	2300      	movs	r3, #0
 8005f80:	9315      	str	r3, [sp, #84]	; 0x54
 8005f82:	e7c7      	b.n	8005f14 <_dtoa_r+0x1c4>
 8005f84:	2300      	movs	r3, #0
 8005f86:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f8a:	930c      	str	r3, [sp, #48]	; 0x30
 8005f8c:	9307      	str	r3, [sp, #28]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	dc13      	bgt.n	8005fba <_dtoa_r+0x26a>
 8005f92:	2301      	movs	r3, #1
 8005f94:	001a      	movs	r2, r3
 8005f96:	930c      	str	r3, [sp, #48]	; 0x30
 8005f98:	9307      	str	r3, [sp, #28]
 8005f9a:	9223      	str	r2, [sp, #140]	; 0x8c
 8005f9c:	e00d      	b.n	8005fba <_dtoa_r+0x26a>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e7f1      	b.n	8005f86 <_dtoa_r+0x236>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005fa6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fa8:	4694      	mov	ip, r2
 8005faa:	9b02      	ldr	r3, [sp, #8]
 8005fac:	4463      	add	r3, ip
 8005fae:	930c      	str	r3, [sp, #48]	; 0x30
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	9307      	str	r3, [sp, #28]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	dc00      	bgt.n	8005fba <_dtoa_r+0x26a>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	2200      	movs	r2, #0
 8005fbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005fbe:	6042      	str	r2, [r0, #4]
 8005fc0:	3204      	adds	r2, #4
 8005fc2:	0015      	movs	r5, r2
 8005fc4:	3514      	adds	r5, #20
 8005fc6:	6841      	ldr	r1, [r0, #4]
 8005fc8:	429d      	cmp	r5, r3
 8005fca:	d919      	bls.n	8006000 <_dtoa_r+0x2b0>
 8005fcc:	0038      	movs	r0, r7
 8005fce:	f000 fcfb 	bl	80069c8 <_Balloc>
 8005fd2:	9006      	str	r0, [sp, #24]
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	d117      	bne.n	8006008 <_dtoa_r+0x2b8>
 8005fd8:	21d5      	movs	r1, #213	; 0xd5
 8005fda:	0002      	movs	r2, r0
 8005fdc:	4b43      	ldr	r3, [pc, #268]	; (80060ec <_dtoa_r+0x39c>)
 8005fde:	0049      	lsls	r1, r1, #1
 8005fe0:	e6cb      	b.n	8005d7a <_dtoa_r+0x2a>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e7de      	b.n	8005fa4 <_dtoa_r+0x254>
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	940f      	str	r4, [sp, #60]	; 0x3c
 8005fea:	9322      	str	r3, [sp, #136]	; 0x88
 8005fec:	3b01      	subs	r3, #1
 8005fee:	930c      	str	r3, [sp, #48]	; 0x30
 8005ff0:	9307      	str	r3, [sp, #28]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	3313      	adds	r3, #19
 8005ff6:	e7d0      	b.n	8005f9a <_dtoa_r+0x24a>
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ffc:	3b02      	subs	r3, #2
 8005ffe:	e7f6      	b.n	8005fee <_dtoa_r+0x29e>
 8006000:	3101      	adds	r1, #1
 8006002:	6041      	str	r1, [r0, #4]
 8006004:	0052      	lsls	r2, r2, #1
 8006006:	e7dc      	b.n	8005fc2 <_dtoa_r+0x272>
 8006008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600a:	9a06      	ldr	r2, [sp, #24]
 800600c:	601a      	str	r2, [r3, #0]
 800600e:	9b07      	ldr	r3, [sp, #28]
 8006010:	2b0e      	cmp	r3, #14
 8006012:	d900      	bls.n	8006016 <_dtoa_r+0x2c6>
 8006014:	e0eb      	b.n	80061ee <_dtoa_r+0x49e>
 8006016:	2c00      	cmp	r4, #0
 8006018:	d100      	bne.n	800601c <_dtoa_r+0x2cc>
 800601a:	e0e8      	b.n	80061ee <_dtoa_r+0x49e>
 800601c:	9b02      	ldr	r3, [sp, #8]
 800601e:	2b00      	cmp	r3, #0
 8006020:	dd68      	ble.n	80060f4 <_dtoa_r+0x3a4>
 8006022:	001a      	movs	r2, r3
 8006024:	210f      	movs	r1, #15
 8006026:	4b2d      	ldr	r3, [pc, #180]	; (80060dc <_dtoa_r+0x38c>)
 8006028:	400a      	ands	r2, r1
 800602a:	00d2      	lsls	r2, r2, #3
 800602c:	189b      	adds	r3, r3, r2
 800602e:	681d      	ldr	r5, [r3, #0]
 8006030:	685e      	ldr	r6, [r3, #4]
 8006032:	9b02      	ldr	r3, [sp, #8]
 8006034:	111c      	asrs	r4, r3, #4
 8006036:	2302      	movs	r3, #2
 8006038:	9310      	str	r3, [sp, #64]	; 0x40
 800603a:	9b02      	ldr	r3, [sp, #8]
 800603c:	05db      	lsls	r3, r3, #23
 800603e:	d50b      	bpl.n	8006058 <_dtoa_r+0x308>
 8006040:	4b2b      	ldr	r3, [pc, #172]	; (80060f0 <_dtoa_r+0x3a0>)
 8006042:	400c      	ands	r4, r1
 8006044:	6a1a      	ldr	r2, [r3, #32]
 8006046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006048:	9812      	ldr	r0, [sp, #72]	; 0x48
 800604a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800604c:	f7fa fe82 	bl	8000d54 <__aeabi_ddiv>
 8006050:	2303      	movs	r3, #3
 8006052:	9008      	str	r0, [sp, #32]
 8006054:	9109      	str	r1, [sp, #36]	; 0x24
 8006056:	9310      	str	r3, [sp, #64]	; 0x40
 8006058:	4b25      	ldr	r3, [pc, #148]	; (80060f0 <_dtoa_r+0x3a0>)
 800605a:	9314      	str	r3, [sp, #80]	; 0x50
 800605c:	2c00      	cmp	r4, #0
 800605e:	d108      	bne.n	8006072 <_dtoa_r+0x322>
 8006060:	9808      	ldr	r0, [sp, #32]
 8006062:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006064:	002a      	movs	r2, r5
 8006066:	0033      	movs	r3, r6
 8006068:	f7fa fe74 	bl	8000d54 <__aeabi_ddiv>
 800606c:	9008      	str	r0, [sp, #32]
 800606e:	9109      	str	r1, [sp, #36]	; 0x24
 8006070:	e05c      	b.n	800612c <_dtoa_r+0x3dc>
 8006072:	2301      	movs	r3, #1
 8006074:	421c      	tst	r4, r3
 8006076:	d00b      	beq.n	8006090 <_dtoa_r+0x340>
 8006078:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800607a:	0028      	movs	r0, r5
 800607c:	3301      	adds	r3, #1
 800607e:	9310      	str	r3, [sp, #64]	; 0x40
 8006080:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006082:	0031      	movs	r1, r6
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f7fb fa66 	bl	8001558 <__aeabi_dmul>
 800608c:	0005      	movs	r5, r0
 800608e:	000e      	movs	r6, r1
 8006090:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006092:	1064      	asrs	r4, r4, #1
 8006094:	3308      	adds	r3, #8
 8006096:	e7e0      	b.n	800605a <_dtoa_r+0x30a>
 8006098:	08007ff1 	.word	0x08007ff1
 800609c:	08008008 	.word	0x08008008
 80060a0:	7ff00000 	.word	0x7ff00000
 80060a4:	0000270f 	.word	0x0000270f
 80060a8:	08007fed 	.word	0x08007fed
 80060ac:	08007ff0 	.word	0x08007ff0
 80060b0:	08007fc0 	.word	0x08007fc0
 80060b4:	08007fc1 	.word	0x08007fc1
 80060b8:	3ff00000 	.word	0x3ff00000
 80060bc:	fffffc01 	.word	0xfffffc01
 80060c0:	3ff80000 	.word	0x3ff80000
 80060c4:	636f4361 	.word	0x636f4361
 80060c8:	3fd287a7 	.word	0x3fd287a7
 80060cc:	8b60c8b3 	.word	0x8b60c8b3
 80060d0:	3fc68a28 	.word	0x3fc68a28
 80060d4:	509f79fb 	.word	0x509f79fb
 80060d8:	3fd34413 	.word	0x3fd34413
 80060dc:	080080f8 	.word	0x080080f8
 80060e0:	00000432 	.word	0x00000432
 80060e4:	00000412 	.word	0x00000412
 80060e8:	fe100000 	.word	0xfe100000
 80060ec:	08008063 	.word	0x08008063
 80060f0:	080080d0 	.word	0x080080d0
 80060f4:	2302      	movs	r3, #2
 80060f6:	9310      	str	r3, [sp, #64]	; 0x40
 80060f8:	9b02      	ldr	r3, [sp, #8]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d016      	beq.n	800612c <_dtoa_r+0x3dc>
 80060fe:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006100:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006102:	425c      	negs	r4, r3
 8006104:	230f      	movs	r3, #15
 8006106:	4ab6      	ldr	r2, [pc, #728]	; (80063e0 <_dtoa_r+0x690>)
 8006108:	4023      	ands	r3, r4
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	18d3      	adds	r3, r2, r3
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	f7fb fa21 	bl	8001558 <__aeabi_dmul>
 8006116:	2601      	movs	r6, #1
 8006118:	2300      	movs	r3, #0
 800611a:	9008      	str	r0, [sp, #32]
 800611c:	9109      	str	r1, [sp, #36]	; 0x24
 800611e:	4db1      	ldr	r5, [pc, #708]	; (80063e4 <_dtoa_r+0x694>)
 8006120:	1124      	asrs	r4, r4, #4
 8006122:	2c00      	cmp	r4, #0
 8006124:	d000      	beq.n	8006128 <_dtoa_r+0x3d8>
 8006126:	e094      	b.n	8006252 <_dtoa_r+0x502>
 8006128:	2b00      	cmp	r3, #0
 800612a:	d19f      	bne.n	800606c <_dtoa_r+0x31c>
 800612c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800612e:	2b00      	cmp	r3, #0
 8006130:	d100      	bne.n	8006134 <_dtoa_r+0x3e4>
 8006132:	e09b      	b.n	800626c <_dtoa_r+0x51c>
 8006134:	9c08      	ldr	r4, [sp, #32]
 8006136:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006138:	2200      	movs	r2, #0
 800613a:	0020      	movs	r0, r4
 800613c:	0029      	movs	r1, r5
 800613e:	4baa      	ldr	r3, [pc, #680]	; (80063e8 <_dtoa_r+0x698>)
 8006140:	f7fa f98a 	bl	8000458 <__aeabi_dcmplt>
 8006144:	2800      	cmp	r0, #0
 8006146:	d100      	bne.n	800614a <_dtoa_r+0x3fa>
 8006148:	e090      	b.n	800626c <_dtoa_r+0x51c>
 800614a:	9b07      	ldr	r3, [sp, #28]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d100      	bne.n	8006152 <_dtoa_r+0x402>
 8006150:	e08c      	b.n	800626c <_dtoa_r+0x51c>
 8006152:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006154:	2b00      	cmp	r3, #0
 8006156:	dd46      	ble.n	80061e6 <_dtoa_r+0x496>
 8006158:	9b02      	ldr	r3, [sp, #8]
 800615a:	2200      	movs	r2, #0
 800615c:	0020      	movs	r0, r4
 800615e:	0029      	movs	r1, r5
 8006160:	1e5e      	subs	r6, r3, #1
 8006162:	4ba2      	ldr	r3, [pc, #648]	; (80063ec <_dtoa_r+0x69c>)
 8006164:	f7fb f9f8 	bl	8001558 <__aeabi_dmul>
 8006168:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800616a:	9008      	str	r0, [sp, #32]
 800616c:	9109      	str	r1, [sp, #36]	; 0x24
 800616e:	3301      	adds	r3, #1
 8006170:	9310      	str	r3, [sp, #64]	; 0x40
 8006172:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006174:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006176:	9c08      	ldr	r4, [sp, #32]
 8006178:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800617a:	9314      	str	r3, [sp, #80]	; 0x50
 800617c:	f7fc f83e 	bl	80021fc <__aeabi_i2d>
 8006180:	0022      	movs	r2, r4
 8006182:	002b      	movs	r3, r5
 8006184:	f7fb f9e8 	bl	8001558 <__aeabi_dmul>
 8006188:	2200      	movs	r2, #0
 800618a:	4b99      	ldr	r3, [pc, #612]	; (80063f0 <_dtoa_r+0x6a0>)
 800618c:	f7fa faa6 	bl	80006dc <__aeabi_dadd>
 8006190:	9010      	str	r0, [sp, #64]	; 0x40
 8006192:	9111      	str	r1, [sp, #68]	; 0x44
 8006194:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006196:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006198:	9208      	str	r2, [sp, #32]
 800619a:	9309      	str	r3, [sp, #36]	; 0x24
 800619c:	4a95      	ldr	r2, [pc, #596]	; (80063f4 <_dtoa_r+0x6a4>)
 800619e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061a0:	4694      	mov	ip, r2
 80061a2:	4463      	add	r3, ip
 80061a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80061a6:	9309      	str	r3, [sp, #36]	; 0x24
 80061a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d161      	bne.n	8006272 <_dtoa_r+0x522>
 80061ae:	2200      	movs	r2, #0
 80061b0:	0020      	movs	r0, r4
 80061b2:	0029      	movs	r1, r5
 80061b4:	4b90      	ldr	r3, [pc, #576]	; (80063f8 <_dtoa_r+0x6a8>)
 80061b6:	f7fb fc3b 	bl	8001a30 <__aeabi_dsub>
 80061ba:	9a08      	ldr	r2, [sp, #32]
 80061bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061be:	0004      	movs	r4, r0
 80061c0:	000d      	movs	r5, r1
 80061c2:	f7fa f95d 	bl	8000480 <__aeabi_dcmpgt>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	d000      	beq.n	80061cc <_dtoa_r+0x47c>
 80061ca:	e2af      	b.n	800672c <_dtoa_r+0x9dc>
 80061cc:	488b      	ldr	r0, [pc, #556]	; (80063fc <_dtoa_r+0x6ac>)
 80061ce:	9911      	ldr	r1, [sp, #68]	; 0x44
 80061d0:	4684      	mov	ip, r0
 80061d2:	4461      	add	r1, ip
 80061d4:	000b      	movs	r3, r1
 80061d6:	0020      	movs	r0, r4
 80061d8:	0029      	movs	r1, r5
 80061da:	9a08      	ldr	r2, [sp, #32]
 80061dc:	f7fa f93c 	bl	8000458 <__aeabi_dcmplt>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	d000      	beq.n	80061e6 <_dtoa_r+0x496>
 80061e4:	e29f      	b.n	8006726 <_dtoa_r+0x9d6>
 80061e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061e8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80061ea:	9308      	str	r3, [sp, #32]
 80061ec:	9409      	str	r4, [sp, #36]	; 0x24
 80061ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	da00      	bge.n	80061f6 <_dtoa_r+0x4a6>
 80061f4:	e172      	b.n	80064dc <_dtoa_r+0x78c>
 80061f6:	9a02      	ldr	r2, [sp, #8]
 80061f8:	2a0e      	cmp	r2, #14
 80061fa:	dd00      	ble.n	80061fe <_dtoa_r+0x4ae>
 80061fc:	e16e      	b.n	80064dc <_dtoa_r+0x78c>
 80061fe:	4b78      	ldr	r3, [pc, #480]	; (80063e0 <_dtoa_r+0x690>)
 8006200:	00d2      	lsls	r2, r2, #3
 8006202:	189b      	adds	r3, r3, r2
 8006204:	685c      	ldr	r4, [r3, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	930a      	str	r3, [sp, #40]	; 0x28
 800620a:	940b      	str	r4, [sp, #44]	; 0x2c
 800620c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800620e:	2b00      	cmp	r3, #0
 8006210:	db00      	blt.n	8006214 <_dtoa_r+0x4c4>
 8006212:	e0f7      	b.n	8006404 <_dtoa_r+0x6b4>
 8006214:	9b07      	ldr	r3, [sp, #28]
 8006216:	2b00      	cmp	r3, #0
 8006218:	dd00      	ble.n	800621c <_dtoa_r+0x4cc>
 800621a:	e0f3      	b.n	8006404 <_dtoa_r+0x6b4>
 800621c:	d000      	beq.n	8006220 <_dtoa_r+0x4d0>
 800621e:	e282      	b.n	8006726 <_dtoa_r+0x9d6>
 8006220:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006222:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006224:	2200      	movs	r2, #0
 8006226:	4b74      	ldr	r3, [pc, #464]	; (80063f8 <_dtoa_r+0x6a8>)
 8006228:	f7fb f996 	bl	8001558 <__aeabi_dmul>
 800622c:	9a08      	ldr	r2, [sp, #32]
 800622e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006230:	f7fa f930 	bl	8000494 <__aeabi_dcmpge>
 8006234:	9e07      	ldr	r6, [sp, #28]
 8006236:	0035      	movs	r5, r6
 8006238:	2800      	cmp	r0, #0
 800623a:	d000      	beq.n	800623e <_dtoa_r+0x4ee>
 800623c:	e259      	b.n	80066f2 <_dtoa_r+0x9a2>
 800623e:	9b06      	ldr	r3, [sp, #24]
 8006240:	9a06      	ldr	r2, [sp, #24]
 8006242:	3301      	adds	r3, #1
 8006244:	9308      	str	r3, [sp, #32]
 8006246:	2331      	movs	r3, #49	; 0x31
 8006248:	7013      	strb	r3, [r2, #0]
 800624a:	9b02      	ldr	r3, [sp, #8]
 800624c:	3301      	adds	r3, #1
 800624e:	9302      	str	r3, [sp, #8]
 8006250:	e254      	b.n	80066fc <_dtoa_r+0x9ac>
 8006252:	4234      	tst	r4, r6
 8006254:	d007      	beq.n	8006266 <_dtoa_r+0x516>
 8006256:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006258:	3301      	adds	r3, #1
 800625a:	9310      	str	r3, [sp, #64]	; 0x40
 800625c:	682a      	ldr	r2, [r5, #0]
 800625e:	686b      	ldr	r3, [r5, #4]
 8006260:	f7fb f97a 	bl	8001558 <__aeabi_dmul>
 8006264:	0033      	movs	r3, r6
 8006266:	1064      	asrs	r4, r4, #1
 8006268:	3508      	adds	r5, #8
 800626a:	e75a      	b.n	8006122 <_dtoa_r+0x3d2>
 800626c:	9e02      	ldr	r6, [sp, #8]
 800626e:	9b07      	ldr	r3, [sp, #28]
 8006270:	e780      	b.n	8006174 <_dtoa_r+0x424>
 8006272:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006274:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006276:	1e5a      	subs	r2, r3, #1
 8006278:	4b59      	ldr	r3, [pc, #356]	; (80063e0 <_dtoa_r+0x690>)
 800627a:	00d2      	lsls	r2, r2, #3
 800627c:	189b      	adds	r3, r3, r2
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2900      	cmp	r1, #0
 8006284:	d051      	beq.n	800632a <_dtoa_r+0x5da>
 8006286:	2000      	movs	r0, #0
 8006288:	495d      	ldr	r1, [pc, #372]	; (8006400 <_dtoa_r+0x6b0>)
 800628a:	f7fa fd63 	bl	8000d54 <__aeabi_ddiv>
 800628e:	9a08      	ldr	r2, [sp, #32]
 8006290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006292:	f7fb fbcd 	bl	8001a30 <__aeabi_dsub>
 8006296:	9a06      	ldr	r2, [sp, #24]
 8006298:	9b06      	ldr	r3, [sp, #24]
 800629a:	4694      	mov	ip, r2
 800629c:	9317      	str	r3, [sp, #92]	; 0x5c
 800629e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062a0:	9010      	str	r0, [sp, #64]	; 0x40
 80062a2:	9111      	str	r1, [sp, #68]	; 0x44
 80062a4:	4463      	add	r3, ip
 80062a6:	9319      	str	r3, [sp, #100]	; 0x64
 80062a8:	0029      	movs	r1, r5
 80062aa:	0020      	movs	r0, r4
 80062ac:	f7fb ff70 	bl	8002190 <__aeabi_d2iz>
 80062b0:	9014      	str	r0, [sp, #80]	; 0x50
 80062b2:	f7fb ffa3 	bl	80021fc <__aeabi_i2d>
 80062b6:	0002      	movs	r2, r0
 80062b8:	000b      	movs	r3, r1
 80062ba:	0020      	movs	r0, r4
 80062bc:	0029      	movs	r1, r5
 80062be:	f7fb fbb7 	bl	8001a30 <__aeabi_dsub>
 80062c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062c4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80062c6:	3301      	adds	r3, #1
 80062c8:	9308      	str	r3, [sp, #32]
 80062ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062cc:	0004      	movs	r4, r0
 80062ce:	3330      	adds	r3, #48	; 0x30
 80062d0:	7013      	strb	r3, [r2, #0]
 80062d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80062d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062d6:	000d      	movs	r5, r1
 80062d8:	f7fa f8be 	bl	8000458 <__aeabi_dcmplt>
 80062dc:	2800      	cmp	r0, #0
 80062de:	d175      	bne.n	80063cc <_dtoa_r+0x67c>
 80062e0:	0022      	movs	r2, r4
 80062e2:	002b      	movs	r3, r5
 80062e4:	2000      	movs	r0, #0
 80062e6:	4940      	ldr	r1, [pc, #256]	; (80063e8 <_dtoa_r+0x698>)
 80062e8:	f7fb fba2 	bl	8001a30 <__aeabi_dsub>
 80062ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80062ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062f0:	f7fa f8b2 	bl	8000458 <__aeabi_dcmplt>
 80062f4:	2800      	cmp	r0, #0
 80062f6:	d000      	beq.n	80062fa <_dtoa_r+0x5aa>
 80062f8:	e0d2      	b.n	80064a0 <_dtoa_r+0x750>
 80062fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062fc:	9a08      	ldr	r2, [sp, #32]
 80062fe:	4293      	cmp	r3, r2
 8006300:	d100      	bne.n	8006304 <_dtoa_r+0x5b4>
 8006302:	e770      	b.n	80061e6 <_dtoa_r+0x496>
 8006304:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006306:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006308:	2200      	movs	r2, #0
 800630a:	4b38      	ldr	r3, [pc, #224]	; (80063ec <_dtoa_r+0x69c>)
 800630c:	f7fb f924 	bl	8001558 <__aeabi_dmul>
 8006310:	4b36      	ldr	r3, [pc, #216]	; (80063ec <_dtoa_r+0x69c>)
 8006312:	9010      	str	r0, [sp, #64]	; 0x40
 8006314:	9111      	str	r1, [sp, #68]	; 0x44
 8006316:	2200      	movs	r2, #0
 8006318:	0020      	movs	r0, r4
 800631a:	0029      	movs	r1, r5
 800631c:	f7fb f91c 	bl	8001558 <__aeabi_dmul>
 8006320:	9b08      	ldr	r3, [sp, #32]
 8006322:	0004      	movs	r4, r0
 8006324:	000d      	movs	r5, r1
 8006326:	9317      	str	r3, [sp, #92]	; 0x5c
 8006328:	e7be      	b.n	80062a8 <_dtoa_r+0x558>
 800632a:	9808      	ldr	r0, [sp, #32]
 800632c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800632e:	f7fb f913 	bl	8001558 <__aeabi_dmul>
 8006332:	9a06      	ldr	r2, [sp, #24]
 8006334:	9b06      	ldr	r3, [sp, #24]
 8006336:	4694      	mov	ip, r2
 8006338:	9308      	str	r3, [sp, #32]
 800633a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800633c:	9010      	str	r0, [sp, #64]	; 0x40
 800633e:	9111      	str	r1, [sp, #68]	; 0x44
 8006340:	4463      	add	r3, ip
 8006342:	9319      	str	r3, [sp, #100]	; 0x64
 8006344:	0029      	movs	r1, r5
 8006346:	0020      	movs	r0, r4
 8006348:	f7fb ff22 	bl	8002190 <__aeabi_d2iz>
 800634c:	9017      	str	r0, [sp, #92]	; 0x5c
 800634e:	f7fb ff55 	bl	80021fc <__aeabi_i2d>
 8006352:	0002      	movs	r2, r0
 8006354:	000b      	movs	r3, r1
 8006356:	0020      	movs	r0, r4
 8006358:	0029      	movs	r1, r5
 800635a:	f7fb fb69 	bl	8001a30 <__aeabi_dsub>
 800635e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006360:	9a08      	ldr	r2, [sp, #32]
 8006362:	3330      	adds	r3, #48	; 0x30
 8006364:	7013      	strb	r3, [r2, #0]
 8006366:	0013      	movs	r3, r2
 8006368:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800636a:	3301      	adds	r3, #1
 800636c:	0004      	movs	r4, r0
 800636e:	000d      	movs	r5, r1
 8006370:	9308      	str	r3, [sp, #32]
 8006372:	4293      	cmp	r3, r2
 8006374:	d12c      	bne.n	80063d0 <_dtoa_r+0x680>
 8006376:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006378:	9911      	ldr	r1, [sp, #68]	; 0x44
 800637a:	9a06      	ldr	r2, [sp, #24]
 800637c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800637e:	4694      	mov	ip, r2
 8006380:	4463      	add	r3, ip
 8006382:	2200      	movs	r2, #0
 8006384:	9308      	str	r3, [sp, #32]
 8006386:	4b1e      	ldr	r3, [pc, #120]	; (8006400 <_dtoa_r+0x6b0>)
 8006388:	f7fa f9a8 	bl	80006dc <__aeabi_dadd>
 800638c:	0002      	movs	r2, r0
 800638e:	000b      	movs	r3, r1
 8006390:	0020      	movs	r0, r4
 8006392:	0029      	movs	r1, r5
 8006394:	f7fa f874 	bl	8000480 <__aeabi_dcmpgt>
 8006398:	2800      	cmp	r0, #0
 800639a:	d000      	beq.n	800639e <_dtoa_r+0x64e>
 800639c:	e080      	b.n	80064a0 <_dtoa_r+0x750>
 800639e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063a2:	2000      	movs	r0, #0
 80063a4:	4916      	ldr	r1, [pc, #88]	; (8006400 <_dtoa_r+0x6b0>)
 80063a6:	f7fb fb43 	bl	8001a30 <__aeabi_dsub>
 80063aa:	0002      	movs	r2, r0
 80063ac:	000b      	movs	r3, r1
 80063ae:	0020      	movs	r0, r4
 80063b0:	0029      	movs	r1, r5
 80063b2:	f7fa f851 	bl	8000458 <__aeabi_dcmplt>
 80063b6:	2800      	cmp	r0, #0
 80063b8:	d100      	bne.n	80063bc <_dtoa_r+0x66c>
 80063ba:	e714      	b.n	80061e6 <_dtoa_r+0x496>
 80063bc:	9b08      	ldr	r3, [sp, #32]
 80063be:	001a      	movs	r2, r3
 80063c0:	3a01      	subs	r2, #1
 80063c2:	9208      	str	r2, [sp, #32]
 80063c4:	7812      	ldrb	r2, [r2, #0]
 80063c6:	2a30      	cmp	r2, #48	; 0x30
 80063c8:	d0f8      	beq.n	80063bc <_dtoa_r+0x66c>
 80063ca:	9308      	str	r3, [sp, #32]
 80063cc:	9602      	str	r6, [sp, #8]
 80063ce:	e055      	b.n	800647c <_dtoa_r+0x72c>
 80063d0:	2200      	movs	r2, #0
 80063d2:	4b06      	ldr	r3, [pc, #24]	; (80063ec <_dtoa_r+0x69c>)
 80063d4:	f7fb f8c0 	bl	8001558 <__aeabi_dmul>
 80063d8:	0004      	movs	r4, r0
 80063da:	000d      	movs	r5, r1
 80063dc:	e7b2      	b.n	8006344 <_dtoa_r+0x5f4>
 80063de:	46c0      	nop			; (mov r8, r8)
 80063e0:	080080f8 	.word	0x080080f8
 80063e4:	080080d0 	.word	0x080080d0
 80063e8:	3ff00000 	.word	0x3ff00000
 80063ec:	40240000 	.word	0x40240000
 80063f0:	401c0000 	.word	0x401c0000
 80063f4:	fcc00000 	.word	0xfcc00000
 80063f8:	40140000 	.word	0x40140000
 80063fc:	7cc00000 	.word	0x7cc00000
 8006400:	3fe00000 	.word	0x3fe00000
 8006404:	9b07      	ldr	r3, [sp, #28]
 8006406:	9e06      	ldr	r6, [sp, #24]
 8006408:	3b01      	subs	r3, #1
 800640a:	199b      	adds	r3, r3, r6
 800640c:	930c      	str	r3, [sp, #48]	; 0x30
 800640e:	9c08      	ldr	r4, [sp, #32]
 8006410:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006412:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006416:	0020      	movs	r0, r4
 8006418:	0029      	movs	r1, r5
 800641a:	f7fa fc9b 	bl	8000d54 <__aeabi_ddiv>
 800641e:	f7fb feb7 	bl	8002190 <__aeabi_d2iz>
 8006422:	9007      	str	r0, [sp, #28]
 8006424:	f7fb feea 	bl	80021fc <__aeabi_i2d>
 8006428:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800642a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800642c:	f7fb f894 	bl	8001558 <__aeabi_dmul>
 8006430:	0002      	movs	r2, r0
 8006432:	000b      	movs	r3, r1
 8006434:	0020      	movs	r0, r4
 8006436:	0029      	movs	r1, r5
 8006438:	f7fb fafa 	bl	8001a30 <__aeabi_dsub>
 800643c:	0033      	movs	r3, r6
 800643e:	9a07      	ldr	r2, [sp, #28]
 8006440:	3601      	adds	r6, #1
 8006442:	3230      	adds	r2, #48	; 0x30
 8006444:	701a      	strb	r2, [r3, #0]
 8006446:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006448:	9608      	str	r6, [sp, #32]
 800644a:	429a      	cmp	r2, r3
 800644c:	d139      	bne.n	80064c2 <_dtoa_r+0x772>
 800644e:	0002      	movs	r2, r0
 8006450:	000b      	movs	r3, r1
 8006452:	f7fa f943 	bl	80006dc <__aeabi_dadd>
 8006456:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006458:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800645a:	0004      	movs	r4, r0
 800645c:	000d      	movs	r5, r1
 800645e:	f7fa f80f 	bl	8000480 <__aeabi_dcmpgt>
 8006462:	2800      	cmp	r0, #0
 8006464:	d11b      	bne.n	800649e <_dtoa_r+0x74e>
 8006466:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006468:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800646a:	0020      	movs	r0, r4
 800646c:	0029      	movs	r1, r5
 800646e:	f7f9 ffed 	bl	800044c <__aeabi_dcmpeq>
 8006472:	2800      	cmp	r0, #0
 8006474:	d002      	beq.n	800647c <_dtoa_r+0x72c>
 8006476:	9b07      	ldr	r3, [sp, #28]
 8006478:	07db      	lsls	r3, r3, #31
 800647a:	d410      	bmi.n	800649e <_dtoa_r+0x74e>
 800647c:	0038      	movs	r0, r7
 800647e:	9905      	ldr	r1, [sp, #20]
 8006480:	f000 fae6 	bl	8006a50 <_Bfree>
 8006484:	2300      	movs	r3, #0
 8006486:	9a08      	ldr	r2, [sp, #32]
 8006488:	9802      	ldr	r0, [sp, #8]
 800648a:	7013      	strb	r3, [r2, #0]
 800648c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800648e:	3001      	adds	r0, #1
 8006490:	6018      	str	r0, [r3, #0]
 8006492:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006494:	2b00      	cmp	r3, #0
 8006496:	d100      	bne.n	800649a <_dtoa_r+0x74a>
 8006498:	e4a6      	b.n	8005de8 <_dtoa_r+0x98>
 800649a:	601a      	str	r2, [r3, #0]
 800649c:	e4a4      	b.n	8005de8 <_dtoa_r+0x98>
 800649e:	9e02      	ldr	r6, [sp, #8]
 80064a0:	9b08      	ldr	r3, [sp, #32]
 80064a2:	9308      	str	r3, [sp, #32]
 80064a4:	3b01      	subs	r3, #1
 80064a6:	781a      	ldrb	r2, [r3, #0]
 80064a8:	2a39      	cmp	r2, #57	; 0x39
 80064aa:	d106      	bne.n	80064ba <_dtoa_r+0x76a>
 80064ac:	9a06      	ldr	r2, [sp, #24]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d1f7      	bne.n	80064a2 <_dtoa_r+0x752>
 80064b2:	2230      	movs	r2, #48	; 0x30
 80064b4:	9906      	ldr	r1, [sp, #24]
 80064b6:	3601      	adds	r6, #1
 80064b8:	700a      	strb	r2, [r1, #0]
 80064ba:	781a      	ldrb	r2, [r3, #0]
 80064bc:	3201      	adds	r2, #1
 80064be:	701a      	strb	r2, [r3, #0]
 80064c0:	e784      	b.n	80063cc <_dtoa_r+0x67c>
 80064c2:	2200      	movs	r2, #0
 80064c4:	4baa      	ldr	r3, [pc, #680]	; (8006770 <_dtoa_r+0xa20>)
 80064c6:	f7fb f847 	bl	8001558 <__aeabi_dmul>
 80064ca:	2200      	movs	r2, #0
 80064cc:	2300      	movs	r3, #0
 80064ce:	0004      	movs	r4, r0
 80064d0:	000d      	movs	r5, r1
 80064d2:	f7f9 ffbb 	bl	800044c <__aeabi_dcmpeq>
 80064d6:	2800      	cmp	r0, #0
 80064d8:	d09b      	beq.n	8006412 <_dtoa_r+0x6c2>
 80064da:	e7cf      	b.n	800647c <_dtoa_r+0x72c>
 80064dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80064de:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80064e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80064e2:	2d00      	cmp	r5, #0
 80064e4:	d012      	beq.n	800650c <_dtoa_r+0x7bc>
 80064e6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80064e8:	2a01      	cmp	r2, #1
 80064ea:	dc66      	bgt.n	80065ba <_dtoa_r+0x86a>
 80064ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80064ee:	2a00      	cmp	r2, #0
 80064f0:	d05d      	beq.n	80065ae <_dtoa_r+0x85e>
 80064f2:	4aa0      	ldr	r2, [pc, #640]	; (8006774 <_dtoa_r+0xa24>)
 80064f4:	189b      	adds	r3, r3, r2
 80064f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064f8:	2101      	movs	r1, #1
 80064fa:	18d2      	adds	r2, r2, r3
 80064fc:	920a      	str	r2, [sp, #40]	; 0x28
 80064fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006500:	0038      	movs	r0, r7
 8006502:	18d3      	adds	r3, r2, r3
 8006504:	930d      	str	r3, [sp, #52]	; 0x34
 8006506:	f000 fb53 	bl	8006bb0 <__i2b>
 800650a:	0005      	movs	r5, r0
 800650c:	2c00      	cmp	r4, #0
 800650e:	dd0e      	ble.n	800652e <_dtoa_r+0x7de>
 8006510:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006512:	2b00      	cmp	r3, #0
 8006514:	dd0b      	ble.n	800652e <_dtoa_r+0x7de>
 8006516:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006518:	0023      	movs	r3, r4
 800651a:	4294      	cmp	r4, r2
 800651c:	dd00      	ble.n	8006520 <_dtoa_r+0x7d0>
 800651e:	0013      	movs	r3, r2
 8006520:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006522:	1ae4      	subs	r4, r4, r3
 8006524:	1ad2      	subs	r2, r2, r3
 8006526:	920a      	str	r2, [sp, #40]	; 0x28
 8006528:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	930d      	str	r3, [sp, #52]	; 0x34
 800652e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006530:	2b00      	cmp	r3, #0
 8006532:	d01f      	beq.n	8006574 <_dtoa_r+0x824>
 8006534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006536:	2b00      	cmp	r3, #0
 8006538:	d054      	beq.n	80065e4 <_dtoa_r+0x894>
 800653a:	2e00      	cmp	r6, #0
 800653c:	dd11      	ble.n	8006562 <_dtoa_r+0x812>
 800653e:	0029      	movs	r1, r5
 8006540:	0032      	movs	r2, r6
 8006542:	0038      	movs	r0, r7
 8006544:	f000 fbfa 	bl	8006d3c <__pow5mult>
 8006548:	9a05      	ldr	r2, [sp, #20]
 800654a:	0001      	movs	r1, r0
 800654c:	0005      	movs	r5, r0
 800654e:	0038      	movs	r0, r7
 8006550:	f000 fb44 	bl	8006bdc <__multiply>
 8006554:	9905      	ldr	r1, [sp, #20]
 8006556:	9014      	str	r0, [sp, #80]	; 0x50
 8006558:	0038      	movs	r0, r7
 800655a:	f000 fa79 	bl	8006a50 <_Bfree>
 800655e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006560:	9305      	str	r3, [sp, #20]
 8006562:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006564:	1b9a      	subs	r2, r3, r6
 8006566:	42b3      	cmp	r3, r6
 8006568:	d004      	beq.n	8006574 <_dtoa_r+0x824>
 800656a:	0038      	movs	r0, r7
 800656c:	9905      	ldr	r1, [sp, #20]
 800656e:	f000 fbe5 	bl	8006d3c <__pow5mult>
 8006572:	9005      	str	r0, [sp, #20]
 8006574:	2101      	movs	r1, #1
 8006576:	0038      	movs	r0, r7
 8006578:	f000 fb1a 	bl	8006bb0 <__i2b>
 800657c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800657e:	0006      	movs	r6, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	dd31      	ble.n	80065e8 <_dtoa_r+0x898>
 8006584:	001a      	movs	r2, r3
 8006586:	0001      	movs	r1, r0
 8006588:	0038      	movs	r0, r7
 800658a:	f000 fbd7 	bl	8006d3c <__pow5mult>
 800658e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006590:	0006      	movs	r6, r0
 8006592:	2b01      	cmp	r3, #1
 8006594:	dd2d      	ble.n	80065f2 <_dtoa_r+0x8a2>
 8006596:	2300      	movs	r3, #0
 8006598:	930e      	str	r3, [sp, #56]	; 0x38
 800659a:	6933      	ldr	r3, [r6, #16]
 800659c:	3303      	adds	r3, #3
 800659e:	009b      	lsls	r3, r3, #2
 80065a0:	18f3      	adds	r3, r6, r3
 80065a2:	6858      	ldr	r0, [r3, #4]
 80065a4:	f000 fabc 	bl	8006b20 <__hi0bits>
 80065a8:	2320      	movs	r3, #32
 80065aa:	1a18      	subs	r0, r3, r0
 80065ac:	e039      	b.n	8006622 <_dtoa_r+0x8d2>
 80065ae:	2336      	movs	r3, #54	; 0x36
 80065b0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80065b2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80065b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80065b6:	1a9b      	subs	r3, r3, r2
 80065b8:	e79d      	b.n	80064f6 <_dtoa_r+0x7a6>
 80065ba:	9b07      	ldr	r3, [sp, #28]
 80065bc:	1e5e      	subs	r6, r3, #1
 80065be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065c0:	42b3      	cmp	r3, r6
 80065c2:	db07      	blt.n	80065d4 <_dtoa_r+0x884>
 80065c4:	1b9e      	subs	r6, r3, r6
 80065c6:	9b07      	ldr	r3, [sp, #28]
 80065c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	da93      	bge.n	80064f6 <_dtoa_r+0x7a6>
 80065ce:	1ae4      	subs	r4, r4, r3
 80065d0:	2300      	movs	r3, #0
 80065d2:	e790      	b.n	80064f6 <_dtoa_r+0x7a6>
 80065d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80065d8:	1af3      	subs	r3, r6, r3
 80065da:	18d3      	adds	r3, r2, r3
 80065dc:	960e      	str	r6, [sp, #56]	; 0x38
 80065de:	9315      	str	r3, [sp, #84]	; 0x54
 80065e0:	2600      	movs	r6, #0
 80065e2:	e7f0      	b.n	80065c6 <_dtoa_r+0x876>
 80065e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065e6:	e7c0      	b.n	800656a <_dtoa_r+0x81a>
 80065e8:	2300      	movs	r3, #0
 80065ea:	930e      	str	r3, [sp, #56]	; 0x38
 80065ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	dc13      	bgt.n	800661a <_dtoa_r+0x8ca>
 80065f2:	2300      	movs	r3, #0
 80065f4:	930e      	str	r3, [sp, #56]	; 0x38
 80065f6:	9b08      	ldr	r3, [sp, #32]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d10e      	bne.n	800661a <_dtoa_r+0x8ca>
 80065fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065fe:	031b      	lsls	r3, r3, #12
 8006600:	d10b      	bne.n	800661a <_dtoa_r+0x8ca>
 8006602:	4b5d      	ldr	r3, [pc, #372]	; (8006778 <_dtoa_r+0xa28>)
 8006604:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006606:	4213      	tst	r3, r2
 8006608:	d007      	beq.n	800661a <_dtoa_r+0x8ca>
 800660a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800660c:	3301      	adds	r3, #1
 800660e:	930a      	str	r3, [sp, #40]	; 0x28
 8006610:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006612:	3301      	adds	r3, #1
 8006614:	930d      	str	r3, [sp, #52]	; 0x34
 8006616:	2301      	movs	r3, #1
 8006618:	930e      	str	r3, [sp, #56]	; 0x38
 800661a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800661c:	2001      	movs	r0, #1
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1bb      	bne.n	800659a <_dtoa_r+0x84a>
 8006622:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006624:	221f      	movs	r2, #31
 8006626:	1818      	adds	r0, r3, r0
 8006628:	0003      	movs	r3, r0
 800662a:	4013      	ands	r3, r2
 800662c:	4210      	tst	r0, r2
 800662e:	d046      	beq.n	80066be <_dtoa_r+0x96e>
 8006630:	3201      	adds	r2, #1
 8006632:	1ad2      	subs	r2, r2, r3
 8006634:	2a04      	cmp	r2, #4
 8006636:	dd3f      	ble.n	80066b8 <_dtoa_r+0x968>
 8006638:	221c      	movs	r2, #28
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800663e:	18e4      	adds	r4, r4, r3
 8006640:	18d2      	adds	r2, r2, r3
 8006642:	920a      	str	r2, [sp, #40]	; 0x28
 8006644:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006646:	18d3      	adds	r3, r2, r3
 8006648:	930d      	str	r3, [sp, #52]	; 0x34
 800664a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664c:	2b00      	cmp	r3, #0
 800664e:	dd05      	ble.n	800665c <_dtoa_r+0x90c>
 8006650:	001a      	movs	r2, r3
 8006652:	0038      	movs	r0, r7
 8006654:	9905      	ldr	r1, [sp, #20]
 8006656:	f000 fbcd 	bl	8006df4 <__lshift>
 800665a:	9005      	str	r0, [sp, #20]
 800665c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800665e:	2b00      	cmp	r3, #0
 8006660:	dd05      	ble.n	800666e <_dtoa_r+0x91e>
 8006662:	0031      	movs	r1, r6
 8006664:	001a      	movs	r2, r3
 8006666:	0038      	movs	r0, r7
 8006668:	f000 fbc4 	bl	8006df4 <__lshift>
 800666c:	0006      	movs	r6, r0
 800666e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006670:	2b00      	cmp	r3, #0
 8006672:	d026      	beq.n	80066c2 <_dtoa_r+0x972>
 8006674:	0031      	movs	r1, r6
 8006676:	9805      	ldr	r0, [sp, #20]
 8006678:	f000 fc2a 	bl	8006ed0 <__mcmp>
 800667c:	2800      	cmp	r0, #0
 800667e:	da20      	bge.n	80066c2 <_dtoa_r+0x972>
 8006680:	9b02      	ldr	r3, [sp, #8]
 8006682:	220a      	movs	r2, #10
 8006684:	3b01      	subs	r3, #1
 8006686:	9302      	str	r3, [sp, #8]
 8006688:	0038      	movs	r0, r7
 800668a:	2300      	movs	r3, #0
 800668c:	9905      	ldr	r1, [sp, #20]
 800668e:	f000 fa03 	bl	8006a98 <__multadd>
 8006692:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006694:	9005      	str	r0, [sp, #20]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d100      	bne.n	800669c <_dtoa_r+0x94c>
 800669a:	e166      	b.n	800696a <_dtoa_r+0xc1a>
 800669c:	2300      	movs	r3, #0
 800669e:	0029      	movs	r1, r5
 80066a0:	220a      	movs	r2, #10
 80066a2:	0038      	movs	r0, r7
 80066a4:	f000 f9f8 	bl	8006a98 <__multadd>
 80066a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066aa:	0005      	movs	r5, r0
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	dc47      	bgt.n	8006740 <_dtoa_r+0x9f0>
 80066b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	dc0d      	bgt.n	80066d2 <_dtoa_r+0x982>
 80066b6:	e043      	b.n	8006740 <_dtoa_r+0x9f0>
 80066b8:	2a04      	cmp	r2, #4
 80066ba:	d0c6      	beq.n	800664a <_dtoa_r+0x8fa>
 80066bc:	0013      	movs	r3, r2
 80066be:	331c      	adds	r3, #28
 80066c0:	e7bc      	b.n	800663c <_dtoa_r+0x8ec>
 80066c2:	9b07      	ldr	r3, [sp, #28]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	dc35      	bgt.n	8006734 <_dtoa_r+0x9e4>
 80066c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	dd32      	ble.n	8006734 <_dtoa_r+0x9e4>
 80066ce:	9b07      	ldr	r3, [sp, #28]
 80066d0:	930c      	str	r3, [sp, #48]	; 0x30
 80066d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d10c      	bne.n	80066f2 <_dtoa_r+0x9a2>
 80066d8:	0031      	movs	r1, r6
 80066da:	2205      	movs	r2, #5
 80066dc:	0038      	movs	r0, r7
 80066de:	f000 f9db 	bl	8006a98 <__multadd>
 80066e2:	0006      	movs	r6, r0
 80066e4:	0001      	movs	r1, r0
 80066e6:	9805      	ldr	r0, [sp, #20]
 80066e8:	f000 fbf2 	bl	8006ed0 <__mcmp>
 80066ec:	2800      	cmp	r0, #0
 80066ee:	dd00      	ble.n	80066f2 <_dtoa_r+0x9a2>
 80066f0:	e5a5      	b.n	800623e <_dtoa_r+0x4ee>
 80066f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80066f4:	43db      	mvns	r3, r3
 80066f6:	9302      	str	r3, [sp, #8]
 80066f8:	9b06      	ldr	r3, [sp, #24]
 80066fa:	9308      	str	r3, [sp, #32]
 80066fc:	2400      	movs	r4, #0
 80066fe:	0031      	movs	r1, r6
 8006700:	0038      	movs	r0, r7
 8006702:	f000 f9a5 	bl	8006a50 <_Bfree>
 8006706:	2d00      	cmp	r5, #0
 8006708:	d100      	bne.n	800670c <_dtoa_r+0x9bc>
 800670a:	e6b7      	b.n	800647c <_dtoa_r+0x72c>
 800670c:	2c00      	cmp	r4, #0
 800670e:	d005      	beq.n	800671c <_dtoa_r+0x9cc>
 8006710:	42ac      	cmp	r4, r5
 8006712:	d003      	beq.n	800671c <_dtoa_r+0x9cc>
 8006714:	0021      	movs	r1, r4
 8006716:	0038      	movs	r0, r7
 8006718:	f000 f99a 	bl	8006a50 <_Bfree>
 800671c:	0029      	movs	r1, r5
 800671e:	0038      	movs	r0, r7
 8006720:	f000 f996 	bl	8006a50 <_Bfree>
 8006724:	e6aa      	b.n	800647c <_dtoa_r+0x72c>
 8006726:	2600      	movs	r6, #0
 8006728:	0035      	movs	r5, r6
 800672a:	e7e2      	b.n	80066f2 <_dtoa_r+0x9a2>
 800672c:	9602      	str	r6, [sp, #8]
 800672e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006730:	0035      	movs	r5, r6
 8006732:	e584      	b.n	800623e <_dtoa_r+0x4ee>
 8006734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006736:	2b00      	cmp	r3, #0
 8006738:	d100      	bne.n	800673c <_dtoa_r+0x9ec>
 800673a:	e0ce      	b.n	80068da <_dtoa_r+0xb8a>
 800673c:	9b07      	ldr	r3, [sp, #28]
 800673e:	930c      	str	r3, [sp, #48]	; 0x30
 8006740:	2c00      	cmp	r4, #0
 8006742:	dd05      	ble.n	8006750 <_dtoa_r+0xa00>
 8006744:	0029      	movs	r1, r5
 8006746:	0022      	movs	r2, r4
 8006748:	0038      	movs	r0, r7
 800674a:	f000 fb53 	bl	8006df4 <__lshift>
 800674e:	0005      	movs	r5, r0
 8006750:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006752:	0028      	movs	r0, r5
 8006754:	2b00      	cmp	r3, #0
 8006756:	d022      	beq.n	800679e <_dtoa_r+0xa4e>
 8006758:	0038      	movs	r0, r7
 800675a:	6869      	ldr	r1, [r5, #4]
 800675c:	f000 f934 	bl	80069c8 <_Balloc>
 8006760:	1e04      	subs	r4, r0, #0
 8006762:	d10f      	bne.n	8006784 <_dtoa_r+0xa34>
 8006764:	0002      	movs	r2, r0
 8006766:	4b05      	ldr	r3, [pc, #20]	; (800677c <_dtoa_r+0xa2c>)
 8006768:	4905      	ldr	r1, [pc, #20]	; (8006780 <_dtoa_r+0xa30>)
 800676a:	f7ff fb06 	bl	8005d7a <_dtoa_r+0x2a>
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	40240000 	.word	0x40240000
 8006774:	00000433 	.word	0x00000433
 8006778:	7ff00000 	.word	0x7ff00000
 800677c:	08008063 	.word	0x08008063
 8006780:	000002ea 	.word	0x000002ea
 8006784:	0029      	movs	r1, r5
 8006786:	692b      	ldr	r3, [r5, #16]
 8006788:	310c      	adds	r1, #12
 800678a:	1c9a      	adds	r2, r3, #2
 800678c:	0092      	lsls	r2, r2, #2
 800678e:	300c      	adds	r0, #12
 8006790:	f000 f911 	bl	80069b6 <memcpy>
 8006794:	2201      	movs	r2, #1
 8006796:	0021      	movs	r1, r4
 8006798:	0038      	movs	r0, r7
 800679a:	f000 fb2b 	bl	8006df4 <__lshift>
 800679e:	9b06      	ldr	r3, [sp, #24]
 80067a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067a2:	930a      	str	r3, [sp, #40]	; 0x28
 80067a4:	3b01      	subs	r3, #1
 80067a6:	189b      	adds	r3, r3, r2
 80067a8:	2201      	movs	r2, #1
 80067aa:	002c      	movs	r4, r5
 80067ac:	0005      	movs	r5, r0
 80067ae:	9314      	str	r3, [sp, #80]	; 0x50
 80067b0:	9b08      	ldr	r3, [sp, #32]
 80067b2:	4013      	ands	r3, r2
 80067b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80067b6:	0031      	movs	r1, r6
 80067b8:	9805      	ldr	r0, [sp, #20]
 80067ba:	f7ff fa3d 	bl	8005c38 <quorem>
 80067be:	0003      	movs	r3, r0
 80067c0:	0021      	movs	r1, r4
 80067c2:	3330      	adds	r3, #48	; 0x30
 80067c4:	900d      	str	r0, [sp, #52]	; 0x34
 80067c6:	9805      	ldr	r0, [sp, #20]
 80067c8:	9307      	str	r3, [sp, #28]
 80067ca:	f000 fb81 	bl	8006ed0 <__mcmp>
 80067ce:	002a      	movs	r2, r5
 80067d0:	900e      	str	r0, [sp, #56]	; 0x38
 80067d2:	0031      	movs	r1, r6
 80067d4:	0038      	movs	r0, r7
 80067d6:	f000 fb97 	bl	8006f08 <__mdiff>
 80067da:	68c3      	ldr	r3, [r0, #12]
 80067dc:	9008      	str	r0, [sp, #32]
 80067de:	9310      	str	r3, [sp, #64]	; 0x40
 80067e0:	2301      	movs	r3, #1
 80067e2:	930c      	str	r3, [sp, #48]	; 0x30
 80067e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d104      	bne.n	80067f4 <_dtoa_r+0xaa4>
 80067ea:	0001      	movs	r1, r0
 80067ec:	9805      	ldr	r0, [sp, #20]
 80067ee:	f000 fb6f 	bl	8006ed0 <__mcmp>
 80067f2:	900c      	str	r0, [sp, #48]	; 0x30
 80067f4:	0038      	movs	r0, r7
 80067f6:	9908      	ldr	r1, [sp, #32]
 80067f8:	f000 f92a 	bl	8006a50 <_Bfree>
 80067fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006800:	3301      	adds	r3, #1
 8006802:	9308      	str	r3, [sp, #32]
 8006804:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006806:	4313      	orrs	r3, r2
 8006808:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800680a:	4313      	orrs	r3, r2
 800680c:	d10c      	bne.n	8006828 <_dtoa_r+0xad8>
 800680e:	9b07      	ldr	r3, [sp, #28]
 8006810:	2b39      	cmp	r3, #57	; 0x39
 8006812:	d026      	beq.n	8006862 <_dtoa_r+0xb12>
 8006814:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006816:	2b00      	cmp	r3, #0
 8006818:	dd02      	ble.n	8006820 <_dtoa_r+0xad0>
 800681a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800681c:	3331      	adds	r3, #49	; 0x31
 800681e:	9307      	str	r3, [sp, #28]
 8006820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006822:	9a07      	ldr	r2, [sp, #28]
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	e76a      	b.n	80066fe <_dtoa_r+0x9ae>
 8006828:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800682a:	2b00      	cmp	r3, #0
 800682c:	db04      	blt.n	8006838 <_dtoa_r+0xae8>
 800682e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006830:	4313      	orrs	r3, r2
 8006832:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006834:	4313      	orrs	r3, r2
 8006836:	d11f      	bne.n	8006878 <_dtoa_r+0xb28>
 8006838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800683a:	2b00      	cmp	r3, #0
 800683c:	ddf0      	ble.n	8006820 <_dtoa_r+0xad0>
 800683e:	9905      	ldr	r1, [sp, #20]
 8006840:	2201      	movs	r2, #1
 8006842:	0038      	movs	r0, r7
 8006844:	f000 fad6 	bl	8006df4 <__lshift>
 8006848:	0031      	movs	r1, r6
 800684a:	9005      	str	r0, [sp, #20]
 800684c:	f000 fb40 	bl	8006ed0 <__mcmp>
 8006850:	2800      	cmp	r0, #0
 8006852:	dc03      	bgt.n	800685c <_dtoa_r+0xb0c>
 8006854:	d1e4      	bne.n	8006820 <_dtoa_r+0xad0>
 8006856:	9b07      	ldr	r3, [sp, #28]
 8006858:	07db      	lsls	r3, r3, #31
 800685a:	d5e1      	bpl.n	8006820 <_dtoa_r+0xad0>
 800685c:	9b07      	ldr	r3, [sp, #28]
 800685e:	2b39      	cmp	r3, #57	; 0x39
 8006860:	d1db      	bne.n	800681a <_dtoa_r+0xaca>
 8006862:	2339      	movs	r3, #57	; 0x39
 8006864:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006866:	7013      	strb	r3, [r2, #0]
 8006868:	9b08      	ldr	r3, [sp, #32]
 800686a:	9308      	str	r3, [sp, #32]
 800686c:	3b01      	subs	r3, #1
 800686e:	781a      	ldrb	r2, [r3, #0]
 8006870:	2a39      	cmp	r2, #57	; 0x39
 8006872:	d068      	beq.n	8006946 <_dtoa_r+0xbf6>
 8006874:	3201      	adds	r2, #1
 8006876:	e7d5      	b.n	8006824 <_dtoa_r+0xad4>
 8006878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800687a:	2b00      	cmp	r3, #0
 800687c:	dd07      	ble.n	800688e <_dtoa_r+0xb3e>
 800687e:	9b07      	ldr	r3, [sp, #28]
 8006880:	2b39      	cmp	r3, #57	; 0x39
 8006882:	d0ee      	beq.n	8006862 <_dtoa_r+0xb12>
 8006884:	9b07      	ldr	r3, [sp, #28]
 8006886:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006888:	3301      	adds	r3, #1
 800688a:	7013      	strb	r3, [r2, #0]
 800688c:	e737      	b.n	80066fe <_dtoa_r+0x9ae>
 800688e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006890:	9a07      	ldr	r2, [sp, #28]
 8006892:	701a      	strb	r2, [r3, #0]
 8006894:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006896:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006898:	4293      	cmp	r3, r2
 800689a:	d03e      	beq.n	800691a <_dtoa_r+0xbca>
 800689c:	2300      	movs	r3, #0
 800689e:	220a      	movs	r2, #10
 80068a0:	9905      	ldr	r1, [sp, #20]
 80068a2:	0038      	movs	r0, r7
 80068a4:	f000 f8f8 	bl	8006a98 <__multadd>
 80068a8:	2300      	movs	r3, #0
 80068aa:	9005      	str	r0, [sp, #20]
 80068ac:	220a      	movs	r2, #10
 80068ae:	0021      	movs	r1, r4
 80068b0:	0038      	movs	r0, r7
 80068b2:	42ac      	cmp	r4, r5
 80068b4:	d106      	bne.n	80068c4 <_dtoa_r+0xb74>
 80068b6:	f000 f8ef 	bl	8006a98 <__multadd>
 80068ba:	0004      	movs	r4, r0
 80068bc:	0005      	movs	r5, r0
 80068be:	9b08      	ldr	r3, [sp, #32]
 80068c0:	930a      	str	r3, [sp, #40]	; 0x28
 80068c2:	e778      	b.n	80067b6 <_dtoa_r+0xa66>
 80068c4:	f000 f8e8 	bl	8006a98 <__multadd>
 80068c8:	0029      	movs	r1, r5
 80068ca:	0004      	movs	r4, r0
 80068cc:	2300      	movs	r3, #0
 80068ce:	220a      	movs	r2, #10
 80068d0:	0038      	movs	r0, r7
 80068d2:	f000 f8e1 	bl	8006a98 <__multadd>
 80068d6:	0005      	movs	r5, r0
 80068d8:	e7f1      	b.n	80068be <_dtoa_r+0xb6e>
 80068da:	9b07      	ldr	r3, [sp, #28]
 80068dc:	930c      	str	r3, [sp, #48]	; 0x30
 80068de:	2400      	movs	r4, #0
 80068e0:	0031      	movs	r1, r6
 80068e2:	9805      	ldr	r0, [sp, #20]
 80068e4:	f7ff f9a8 	bl	8005c38 <quorem>
 80068e8:	9b06      	ldr	r3, [sp, #24]
 80068ea:	3030      	adds	r0, #48	; 0x30
 80068ec:	5518      	strb	r0, [r3, r4]
 80068ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068f0:	3401      	adds	r4, #1
 80068f2:	9007      	str	r0, [sp, #28]
 80068f4:	42a3      	cmp	r3, r4
 80068f6:	dd07      	ble.n	8006908 <_dtoa_r+0xbb8>
 80068f8:	2300      	movs	r3, #0
 80068fa:	220a      	movs	r2, #10
 80068fc:	0038      	movs	r0, r7
 80068fe:	9905      	ldr	r1, [sp, #20]
 8006900:	f000 f8ca 	bl	8006a98 <__multadd>
 8006904:	9005      	str	r0, [sp, #20]
 8006906:	e7eb      	b.n	80068e0 <_dtoa_r+0xb90>
 8006908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800690a:	2001      	movs	r0, #1
 800690c:	2b00      	cmp	r3, #0
 800690e:	dd00      	ble.n	8006912 <_dtoa_r+0xbc2>
 8006910:	0018      	movs	r0, r3
 8006912:	2400      	movs	r4, #0
 8006914:	9b06      	ldr	r3, [sp, #24]
 8006916:	181b      	adds	r3, r3, r0
 8006918:	9308      	str	r3, [sp, #32]
 800691a:	9905      	ldr	r1, [sp, #20]
 800691c:	2201      	movs	r2, #1
 800691e:	0038      	movs	r0, r7
 8006920:	f000 fa68 	bl	8006df4 <__lshift>
 8006924:	0031      	movs	r1, r6
 8006926:	9005      	str	r0, [sp, #20]
 8006928:	f000 fad2 	bl	8006ed0 <__mcmp>
 800692c:	2800      	cmp	r0, #0
 800692e:	dc9b      	bgt.n	8006868 <_dtoa_r+0xb18>
 8006930:	d102      	bne.n	8006938 <_dtoa_r+0xbe8>
 8006932:	9b07      	ldr	r3, [sp, #28]
 8006934:	07db      	lsls	r3, r3, #31
 8006936:	d497      	bmi.n	8006868 <_dtoa_r+0xb18>
 8006938:	9b08      	ldr	r3, [sp, #32]
 800693a:	9308      	str	r3, [sp, #32]
 800693c:	3b01      	subs	r3, #1
 800693e:	781a      	ldrb	r2, [r3, #0]
 8006940:	2a30      	cmp	r2, #48	; 0x30
 8006942:	d0fa      	beq.n	800693a <_dtoa_r+0xbea>
 8006944:	e6db      	b.n	80066fe <_dtoa_r+0x9ae>
 8006946:	9a06      	ldr	r2, [sp, #24]
 8006948:	429a      	cmp	r2, r3
 800694a:	d18e      	bne.n	800686a <_dtoa_r+0xb1a>
 800694c:	9b02      	ldr	r3, [sp, #8]
 800694e:	3301      	adds	r3, #1
 8006950:	9302      	str	r3, [sp, #8]
 8006952:	2331      	movs	r3, #49	; 0x31
 8006954:	e799      	b.n	800688a <_dtoa_r+0xb3a>
 8006956:	4b09      	ldr	r3, [pc, #36]	; (800697c <_dtoa_r+0xc2c>)
 8006958:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800695a:	9306      	str	r3, [sp, #24]
 800695c:	4b08      	ldr	r3, [pc, #32]	; (8006980 <_dtoa_r+0xc30>)
 800695e:	2a00      	cmp	r2, #0
 8006960:	d001      	beq.n	8006966 <_dtoa_r+0xc16>
 8006962:	f7ff fa3f 	bl	8005de4 <_dtoa_r+0x94>
 8006966:	f7ff fa3f 	bl	8005de8 <_dtoa_r+0x98>
 800696a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800696c:	2b00      	cmp	r3, #0
 800696e:	dcb6      	bgt.n	80068de <_dtoa_r+0xb8e>
 8006970:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006972:	2b02      	cmp	r3, #2
 8006974:	dd00      	ble.n	8006978 <_dtoa_r+0xc28>
 8006976:	e6ac      	b.n	80066d2 <_dtoa_r+0x982>
 8006978:	e7b1      	b.n	80068de <_dtoa_r+0xb8e>
 800697a:	46c0      	nop			; (mov r8, r8)
 800697c:	08007fe4 	.word	0x08007fe4
 8006980:	08007fec 	.word	0x08007fec

08006984 <_localeconv_r>:
 8006984:	4800      	ldr	r0, [pc, #0]	; (8006988 <_localeconv_r+0x4>)
 8006986:	4770      	bx	lr
 8006988:	20000160 	.word	0x20000160

0800698c <malloc>:
 800698c:	b510      	push	{r4, lr}
 800698e:	4b03      	ldr	r3, [pc, #12]	; (800699c <malloc+0x10>)
 8006990:	0001      	movs	r1, r0
 8006992:	6818      	ldr	r0, [r3, #0]
 8006994:	f000 fc4c 	bl	8007230 <_malloc_r>
 8006998:	bd10      	pop	{r4, pc}
 800699a:	46c0      	nop			; (mov r8, r8)
 800699c:	2000000c 	.word	0x2000000c

080069a0 <memchr>:
 80069a0:	b2c9      	uxtb	r1, r1
 80069a2:	1882      	adds	r2, r0, r2
 80069a4:	4290      	cmp	r0, r2
 80069a6:	d101      	bne.n	80069ac <memchr+0xc>
 80069a8:	2000      	movs	r0, #0
 80069aa:	4770      	bx	lr
 80069ac:	7803      	ldrb	r3, [r0, #0]
 80069ae:	428b      	cmp	r3, r1
 80069b0:	d0fb      	beq.n	80069aa <memchr+0xa>
 80069b2:	3001      	adds	r0, #1
 80069b4:	e7f6      	b.n	80069a4 <memchr+0x4>

080069b6 <memcpy>:
 80069b6:	2300      	movs	r3, #0
 80069b8:	b510      	push	{r4, lr}
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d100      	bne.n	80069c0 <memcpy+0xa>
 80069be:	bd10      	pop	{r4, pc}
 80069c0:	5ccc      	ldrb	r4, [r1, r3]
 80069c2:	54c4      	strb	r4, [r0, r3]
 80069c4:	3301      	adds	r3, #1
 80069c6:	e7f8      	b.n	80069ba <memcpy+0x4>

080069c8 <_Balloc>:
 80069c8:	b570      	push	{r4, r5, r6, lr}
 80069ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80069cc:	0006      	movs	r6, r0
 80069ce:	000c      	movs	r4, r1
 80069d0:	2d00      	cmp	r5, #0
 80069d2:	d10e      	bne.n	80069f2 <_Balloc+0x2a>
 80069d4:	2010      	movs	r0, #16
 80069d6:	f7ff ffd9 	bl	800698c <malloc>
 80069da:	1e02      	subs	r2, r0, #0
 80069dc:	6270      	str	r0, [r6, #36]	; 0x24
 80069de:	d104      	bne.n	80069ea <_Balloc+0x22>
 80069e0:	2166      	movs	r1, #102	; 0x66
 80069e2:	4b19      	ldr	r3, [pc, #100]	; (8006a48 <_Balloc+0x80>)
 80069e4:	4819      	ldr	r0, [pc, #100]	; (8006a4c <_Balloc+0x84>)
 80069e6:	f000 fcab 	bl	8007340 <__assert_func>
 80069ea:	6045      	str	r5, [r0, #4]
 80069ec:	6085      	str	r5, [r0, #8]
 80069ee:	6005      	str	r5, [r0, #0]
 80069f0:	60c5      	str	r5, [r0, #12]
 80069f2:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80069f4:	68eb      	ldr	r3, [r5, #12]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d013      	beq.n	8006a22 <_Balloc+0x5a>
 80069fa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80069fc:	00a2      	lsls	r2, r4, #2
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	189b      	adds	r3, r3, r2
 8006a02:	6818      	ldr	r0, [r3, #0]
 8006a04:	2800      	cmp	r0, #0
 8006a06:	d118      	bne.n	8006a3a <_Balloc+0x72>
 8006a08:	2101      	movs	r1, #1
 8006a0a:	000d      	movs	r5, r1
 8006a0c:	40a5      	lsls	r5, r4
 8006a0e:	1d6a      	adds	r2, r5, #5
 8006a10:	0030      	movs	r0, r6
 8006a12:	0092      	lsls	r2, r2, #2
 8006a14:	f000 fb74 	bl	8007100 <_calloc_r>
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d00c      	beq.n	8006a36 <_Balloc+0x6e>
 8006a1c:	6044      	str	r4, [r0, #4]
 8006a1e:	6085      	str	r5, [r0, #8]
 8006a20:	e00d      	b.n	8006a3e <_Balloc+0x76>
 8006a22:	2221      	movs	r2, #33	; 0x21
 8006a24:	2104      	movs	r1, #4
 8006a26:	0030      	movs	r0, r6
 8006a28:	f000 fb6a 	bl	8007100 <_calloc_r>
 8006a2c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006a2e:	60e8      	str	r0, [r5, #12]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1e1      	bne.n	80069fa <_Balloc+0x32>
 8006a36:	2000      	movs	r0, #0
 8006a38:	bd70      	pop	{r4, r5, r6, pc}
 8006a3a:	6802      	ldr	r2, [r0, #0]
 8006a3c:	601a      	str	r2, [r3, #0]
 8006a3e:	2300      	movs	r3, #0
 8006a40:	6103      	str	r3, [r0, #16]
 8006a42:	60c3      	str	r3, [r0, #12]
 8006a44:	e7f8      	b.n	8006a38 <_Balloc+0x70>
 8006a46:	46c0      	nop			; (mov r8, r8)
 8006a48:	08007ff1 	.word	0x08007ff1
 8006a4c:	08008074 	.word	0x08008074

08006a50 <_Bfree>:
 8006a50:	b570      	push	{r4, r5, r6, lr}
 8006a52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a54:	0005      	movs	r5, r0
 8006a56:	000c      	movs	r4, r1
 8006a58:	2e00      	cmp	r6, #0
 8006a5a:	d10e      	bne.n	8006a7a <_Bfree+0x2a>
 8006a5c:	2010      	movs	r0, #16
 8006a5e:	f7ff ff95 	bl	800698c <malloc>
 8006a62:	1e02      	subs	r2, r0, #0
 8006a64:	6268      	str	r0, [r5, #36]	; 0x24
 8006a66:	d104      	bne.n	8006a72 <_Bfree+0x22>
 8006a68:	218a      	movs	r1, #138	; 0x8a
 8006a6a:	4b09      	ldr	r3, [pc, #36]	; (8006a90 <_Bfree+0x40>)
 8006a6c:	4809      	ldr	r0, [pc, #36]	; (8006a94 <_Bfree+0x44>)
 8006a6e:	f000 fc67 	bl	8007340 <__assert_func>
 8006a72:	6046      	str	r6, [r0, #4]
 8006a74:	6086      	str	r6, [r0, #8]
 8006a76:	6006      	str	r6, [r0, #0]
 8006a78:	60c6      	str	r6, [r0, #12]
 8006a7a:	2c00      	cmp	r4, #0
 8006a7c:	d007      	beq.n	8006a8e <_Bfree+0x3e>
 8006a7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006a80:	6862      	ldr	r2, [r4, #4]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	0092      	lsls	r2, r2, #2
 8006a86:	189b      	adds	r3, r3, r2
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	6022      	str	r2, [r4, #0]
 8006a8c:	601c      	str	r4, [r3, #0]
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
 8006a90:	08007ff1 	.word	0x08007ff1
 8006a94:	08008074 	.word	0x08008074

08006a98 <__multadd>:
 8006a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a9a:	000e      	movs	r6, r1
 8006a9c:	9001      	str	r0, [sp, #4]
 8006a9e:	000c      	movs	r4, r1
 8006aa0:	001d      	movs	r5, r3
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	690f      	ldr	r7, [r1, #16]
 8006aa6:	3614      	adds	r6, #20
 8006aa8:	6833      	ldr	r3, [r6, #0]
 8006aaa:	3001      	adds	r0, #1
 8006aac:	b299      	uxth	r1, r3
 8006aae:	4351      	muls	r1, r2
 8006ab0:	0c1b      	lsrs	r3, r3, #16
 8006ab2:	4353      	muls	r3, r2
 8006ab4:	1949      	adds	r1, r1, r5
 8006ab6:	0c0d      	lsrs	r5, r1, #16
 8006ab8:	195b      	adds	r3, r3, r5
 8006aba:	0c1d      	lsrs	r5, r3, #16
 8006abc:	b289      	uxth	r1, r1
 8006abe:	041b      	lsls	r3, r3, #16
 8006ac0:	185b      	adds	r3, r3, r1
 8006ac2:	c608      	stmia	r6!, {r3}
 8006ac4:	4287      	cmp	r7, r0
 8006ac6:	dcef      	bgt.n	8006aa8 <__multadd+0x10>
 8006ac8:	2d00      	cmp	r5, #0
 8006aca:	d022      	beq.n	8006b12 <__multadd+0x7a>
 8006acc:	68a3      	ldr	r3, [r4, #8]
 8006ace:	42bb      	cmp	r3, r7
 8006ad0:	dc19      	bgt.n	8006b06 <__multadd+0x6e>
 8006ad2:	6863      	ldr	r3, [r4, #4]
 8006ad4:	9801      	ldr	r0, [sp, #4]
 8006ad6:	1c59      	adds	r1, r3, #1
 8006ad8:	f7ff ff76 	bl	80069c8 <_Balloc>
 8006adc:	1e06      	subs	r6, r0, #0
 8006ade:	d105      	bne.n	8006aec <__multadd+0x54>
 8006ae0:	0002      	movs	r2, r0
 8006ae2:	21b5      	movs	r1, #181	; 0xb5
 8006ae4:	4b0c      	ldr	r3, [pc, #48]	; (8006b18 <__multadd+0x80>)
 8006ae6:	480d      	ldr	r0, [pc, #52]	; (8006b1c <__multadd+0x84>)
 8006ae8:	f000 fc2a 	bl	8007340 <__assert_func>
 8006aec:	0021      	movs	r1, r4
 8006aee:	6923      	ldr	r3, [r4, #16]
 8006af0:	310c      	adds	r1, #12
 8006af2:	1c9a      	adds	r2, r3, #2
 8006af4:	0092      	lsls	r2, r2, #2
 8006af6:	300c      	adds	r0, #12
 8006af8:	f7ff ff5d 	bl	80069b6 <memcpy>
 8006afc:	0021      	movs	r1, r4
 8006afe:	9801      	ldr	r0, [sp, #4]
 8006b00:	f7ff ffa6 	bl	8006a50 <_Bfree>
 8006b04:	0034      	movs	r4, r6
 8006b06:	1d3b      	adds	r3, r7, #4
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	18e3      	adds	r3, r4, r3
 8006b0c:	605d      	str	r5, [r3, #4]
 8006b0e:	1c7b      	adds	r3, r7, #1
 8006b10:	6123      	str	r3, [r4, #16]
 8006b12:	0020      	movs	r0, r4
 8006b14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b16:	46c0      	nop			; (mov r8, r8)
 8006b18:	08008063 	.word	0x08008063
 8006b1c:	08008074 	.word	0x08008074

08006b20 <__hi0bits>:
 8006b20:	0003      	movs	r3, r0
 8006b22:	0c02      	lsrs	r2, r0, #16
 8006b24:	2000      	movs	r0, #0
 8006b26:	4282      	cmp	r2, r0
 8006b28:	d101      	bne.n	8006b2e <__hi0bits+0xe>
 8006b2a:	041b      	lsls	r3, r3, #16
 8006b2c:	3010      	adds	r0, #16
 8006b2e:	0e1a      	lsrs	r2, r3, #24
 8006b30:	d101      	bne.n	8006b36 <__hi0bits+0x16>
 8006b32:	3008      	adds	r0, #8
 8006b34:	021b      	lsls	r3, r3, #8
 8006b36:	0f1a      	lsrs	r2, r3, #28
 8006b38:	d101      	bne.n	8006b3e <__hi0bits+0x1e>
 8006b3a:	3004      	adds	r0, #4
 8006b3c:	011b      	lsls	r3, r3, #4
 8006b3e:	0f9a      	lsrs	r2, r3, #30
 8006b40:	d101      	bne.n	8006b46 <__hi0bits+0x26>
 8006b42:	3002      	adds	r0, #2
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	db03      	blt.n	8006b52 <__hi0bits+0x32>
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	005b      	lsls	r3, r3, #1
 8006b4e:	d400      	bmi.n	8006b52 <__hi0bits+0x32>
 8006b50:	2020      	movs	r0, #32
 8006b52:	4770      	bx	lr

08006b54 <__lo0bits>:
 8006b54:	6803      	ldr	r3, [r0, #0]
 8006b56:	0002      	movs	r2, r0
 8006b58:	2107      	movs	r1, #7
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	4008      	ands	r0, r1
 8006b5e:	420b      	tst	r3, r1
 8006b60:	d00d      	beq.n	8006b7e <__lo0bits+0x2a>
 8006b62:	3906      	subs	r1, #6
 8006b64:	2000      	movs	r0, #0
 8006b66:	420b      	tst	r3, r1
 8006b68:	d105      	bne.n	8006b76 <__lo0bits+0x22>
 8006b6a:	3002      	adds	r0, #2
 8006b6c:	4203      	tst	r3, r0
 8006b6e:	d003      	beq.n	8006b78 <__lo0bits+0x24>
 8006b70:	40cb      	lsrs	r3, r1
 8006b72:	0008      	movs	r0, r1
 8006b74:	6013      	str	r3, [r2, #0]
 8006b76:	4770      	bx	lr
 8006b78:	089b      	lsrs	r3, r3, #2
 8006b7a:	6013      	str	r3, [r2, #0]
 8006b7c:	e7fb      	b.n	8006b76 <__lo0bits+0x22>
 8006b7e:	b299      	uxth	r1, r3
 8006b80:	2900      	cmp	r1, #0
 8006b82:	d101      	bne.n	8006b88 <__lo0bits+0x34>
 8006b84:	2010      	movs	r0, #16
 8006b86:	0c1b      	lsrs	r3, r3, #16
 8006b88:	b2d9      	uxtb	r1, r3
 8006b8a:	2900      	cmp	r1, #0
 8006b8c:	d101      	bne.n	8006b92 <__lo0bits+0x3e>
 8006b8e:	3008      	adds	r0, #8
 8006b90:	0a1b      	lsrs	r3, r3, #8
 8006b92:	0719      	lsls	r1, r3, #28
 8006b94:	d101      	bne.n	8006b9a <__lo0bits+0x46>
 8006b96:	3004      	adds	r0, #4
 8006b98:	091b      	lsrs	r3, r3, #4
 8006b9a:	0799      	lsls	r1, r3, #30
 8006b9c:	d101      	bne.n	8006ba2 <__lo0bits+0x4e>
 8006b9e:	3002      	adds	r0, #2
 8006ba0:	089b      	lsrs	r3, r3, #2
 8006ba2:	07d9      	lsls	r1, r3, #31
 8006ba4:	d4e9      	bmi.n	8006b7a <__lo0bits+0x26>
 8006ba6:	3001      	adds	r0, #1
 8006ba8:	085b      	lsrs	r3, r3, #1
 8006baa:	d1e6      	bne.n	8006b7a <__lo0bits+0x26>
 8006bac:	2020      	movs	r0, #32
 8006bae:	e7e2      	b.n	8006b76 <__lo0bits+0x22>

08006bb0 <__i2b>:
 8006bb0:	b510      	push	{r4, lr}
 8006bb2:	000c      	movs	r4, r1
 8006bb4:	2101      	movs	r1, #1
 8006bb6:	f7ff ff07 	bl	80069c8 <_Balloc>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	d106      	bne.n	8006bcc <__i2b+0x1c>
 8006bbe:	21a0      	movs	r1, #160	; 0xa0
 8006bc0:	0002      	movs	r2, r0
 8006bc2:	4b04      	ldr	r3, [pc, #16]	; (8006bd4 <__i2b+0x24>)
 8006bc4:	4804      	ldr	r0, [pc, #16]	; (8006bd8 <__i2b+0x28>)
 8006bc6:	0049      	lsls	r1, r1, #1
 8006bc8:	f000 fbba 	bl	8007340 <__assert_func>
 8006bcc:	2301      	movs	r3, #1
 8006bce:	6144      	str	r4, [r0, #20]
 8006bd0:	6103      	str	r3, [r0, #16]
 8006bd2:	bd10      	pop	{r4, pc}
 8006bd4:	08008063 	.word	0x08008063
 8006bd8:	08008074 	.word	0x08008074

08006bdc <__multiply>:
 8006bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bde:	690b      	ldr	r3, [r1, #16]
 8006be0:	0014      	movs	r4, r2
 8006be2:	6912      	ldr	r2, [r2, #16]
 8006be4:	000d      	movs	r5, r1
 8006be6:	b089      	sub	sp, #36	; 0x24
 8006be8:	4293      	cmp	r3, r2
 8006bea:	da01      	bge.n	8006bf0 <__multiply+0x14>
 8006bec:	0025      	movs	r5, r4
 8006bee:	000c      	movs	r4, r1
 8006bf0:	692f      	ldr	r7, [r5, #16]
 8006bf2:	6926      	ldr	r6, [r4, #16]
 8006bf4:	6869      	ldr	r1, [r5, #4]
 8006bf6:	19bb      	adds	r3, r7, r6
 8006bf8:	9302      	str	r3, [sp, #8]
 8006bfa:	68ab      	ldr	r3, [r5, #8]
 8006bfc:	19ba      	adds	r2, r7, r6
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	da00      	bge.n	8006c04 <__multiply+0x28>
 8006c02:	3101      	adds	r1, #1
 8006c04:	f7ff fee0 	bl	80069c8 <_Balloc>
 8006c08:	9001      	str	r0, [sp, #4]
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d106      	bne.n	8006c1c <__multiply+0x40>
 8006c0e:	215e      	movs	r1, #94	; 0x5e
 8006c10:	0002      	movs	r2, r0
 8006c12:	4b48      	ldr	r3, [pc, #288]	; (8006d34 <__multiply+0x158>)
 8006c14:	4848      	ldr	r0, [pc, #288]	; (8006d38 <__multiply+0x15c>)
 8006c16:	31ff      	adds	r1, #255	; 0xff
 8006c18:	f000 fb92 	bl	8007340 <__assert_func>
 8006c1c:	9b01      	ldr	r3, [sp, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	3314      	adds	r3, #20
 8006c22:	469c      	mov	ip, r3
 8006c24:	19bb      	adds	r3, r7, r6
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	4463      	add	r3, ip
 8006c2a:	9303      	str	r3, [sp, #12]
 8006c2c:	4663      	mov	r3, ip
 8006c2e:	9903      	ldr	r1, [sp, #12]
 8006c30:	428b      	cmp	r3, r1
 8006c32:	d32c      	bcc.n	8006c8e <__multiply+0xb2>
 8006c34:	002b      	movs	r3, r5
 8006c36:	0022      	movs	r2, r4
 8006c38:	3314      	adds	r3, #20
 8006c3a:	00bf      	lsls	r7, r7, #2
 8006c3c:	3214      	adds	r2, #20
 8006c3e:	9306      	str	r3, [sp, #24]
 8006c40:	00b6      	lsls	r6, r6, #2
 8006c42:	19db      	adds	r3, r3, r7
 8006c44:	9304      	str	r3, [sp, #16]
 8006c46:	1993      	adds	r3, r2, r6
 8006c48:	9307      	str	r3, [sp, #28]
 8006c4a:	2304      	movs	r3, #4
 8006c4c:	9305      	str	r3, [sp, #20]
 8006c4e:	002b      	movs	r3, r5
 8006c50:	9904      	ldr	r1, [sp, #16]
 8006c52:	3315      	adds	r3, #21
 8006c54:	9200      	str	r2, [sp, #0]
 8006c56:	4299      	cmp	r1, r3
 8006c58:	d305      	bcc.n	8006c66 <__multiply+0x8a>
 8006c5a:	1b4b      	subs	r3, r1, r5
 8006c5c:	3b15      	subs	r3, #21
 8006c5e:	089b      	lsrs	r3, r3, #2
 8006c60:	3301      	adds	r3, #1
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	9305      	str	r3, [sp, #20]
 8006c66:	9b07      	ldr	r3, [sp, #28]
 8006c68:	9a00      	ldr	r2, [sp, #0]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d311      	bcc.n	8006c92 <__multiply+0xb6>
 8006c6e:	9b02      	ldr	r3, [sp, #8]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	dd06      	ble.n	8006c82 <__multiply+0xa6>
 8006c74:	9b03      	ldr	r3, [sp, #12]
 8006c76:	3b04      	subs	r3, #4
 8006c78:	9303      	str	r3, [sp, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	9300      	str	r3, [sp, #0]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d053      	beq.n	8006d2a <__multiply+0x14e>
 8006c82:	9b01      	ldr	r3, [sp, #4]
 8006c84:	9a02      	ldr	r2, [sp, #8]
 8006c86:	0018      	movs	r0, r3
 8006c88:	611a      	str	r2, [r3, #16]
 8006c8a:	b009      	add	sp, #36	; 0x24
 8006c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c8e:	c304      	stmia	r3!, {r2}
 8006c90:	e7cd      	b.n	8006c2e <__multiply+0x52>
 8006c92:	9b00      	ldr	r3, [sp, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	b298      	uxth	r0, r3
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	d01b      	beq.n	8006cd4 <__multiply+0xf8>
 8006c9c:	4667      	mov	r7, ip
 8006c9e:	2400      	movs	r4, #0
 8006ca0:	9e06      	ldr	r6, [sp, #24]
 8006ca2:	ce02      	ldmia	r6!, {r1}
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	b28b      	uxth	r3, r1
 8006ca8:	4343      	muls	r3, r0
 8006caa:	b292      	uxth	r2, r2
 8006cac:	189b      	adds	r3, r3, r2
 8006cae:	191b      	adds	r3, r3, r4
 8006cb0:	0c0c      	lsrs	r4, r1, #16
 8006cb2:	4344      	muls	r4, r0
 8006cb4:	683a      	ldr	r2, [r7, #0]
 8006cb6:	0c11      	lsrs	r1, r2, #16
 8006cb8:	1861      	adds	r1, r4, r1
 8006cba:	0c1c      	lsrs	r4, r3, #16
 8006cbc:	1909      	adds	r1, r1, r4
 8006cbe:	0c0c      	lsrs	r4, r1, #16
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	0409      	lsls	r1, r1, #16
 8006cc4:	430b      	orrs	r3, r1
 8006cc6:	c708      	stmia	r7!, {r3}
 8006cc8:	9b04      	ldr	r3, [sp, #16]
 8006cca:	42b3      	cmp	r3, r6
 8006ccc:	d8e9      	bhi.n	8006ca2 <__multiply+0xc6>
 8006cce:	4663      	mov	r3, ip
 8006cd0:	9a05      	ldr	r2, [sp, #20]
 8006cd2:	509c      	str	r4, [r3, r2]
 8006cd4:	9b00      	ldr	r3, [sp, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	0c1e      	lsrs	r6, r3, #16
 8006cda:	d020      	beq.n	8006d1e <__multiply+0x142>
 8006cdc:	4663      	mov	r3, ip
 8006cde:	002c      	movs	r4, r5
 8006ce0:	4660      	mov	r0, ip
 8006ce2:	2700      	movs	r7, #0
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3414      	adds	r4, #20
 8006ce8:	6822      	ldr	r2, [r4, #0]
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	b291      	uxth	r1, r2
 8006cee:	4371      	muls	r1, r6
 8006cf0:	6802      	ldr	r2, [r0, #0]
 8006cf2:	0c12      	lsrs	r2, r2, #16
 8006cf4:	1889      	adds	r1, r1, r2
 8006cf6:	19cf      	adds	r7, r1, r7
 8006cf8:	0439      	lsls	r1, r7, #16
 8006cfa:	430b      	orrs	r3, r1
 8006cfc:	6003      	str	r3, [r0, #0]
 8006cfe:	cc02      	ldmia	r4!, {r1}
 8006d00:	6843      	ldr	r3, [r0, #4]
 8006d02:	0c09      	lsrs	r1, r1, #16
 8006d04:	4371      	muls	r1, r6
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	0c3f      	lsrs	r7, r7, #16
 8006d0a:	18cb      	adds	r3, r1, r3
 8006d0c:	9a04      	ldr	r2, [sp, #16]
 8006d0e:	19db      	adds	r3, r3, r7
 8006d10:	0c1f      	lsrs	r7, r3, #16
 8006d12:	3004      	adds	r0, #4
 8006d14:	42a2      	cmp	r2, r4
 8006d16:	d8e7      	bhi.n	8006ce8 <__multiply+0x10c>
 8006d18:	4662      	mov	r2, ip
 8006d1a:	9905      	ldr	r1, [sp, #20]
 8006d1c:	5053      	str	r3, [r2, r1]
 8006d1e:	9b00      	ldr	r3, [sp, #0]
 8006d20:	3304      	adds	r3, #4
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	2304      	movs	r3, #4
 8006d26:	449c      	add	ip, r3
 8006d28:	e79d      	b.n	8006c66 <__multiply+0x8a>
 8006d2a:	9b02      	ldr	r3, [sp, #8]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	9302      	str	r3, [sp, #8]
 8006d30:	e79d      	b.n	8006c6e <__multiply+0x92>
 8006d32:	46c0      	nop			; (mov r8, r8)
 8006d34:	08008063 	.word	0x08008063
 8006d38:	08008074 	.word	0x08008074

08006d3c <__pow5mult>:
 8006d3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d3e:	2303      	movs	r3, #3
 8006d40:	0015      	movs	r5, r2
 8006d42:	0007      	movs	r7, r0
 8006d44:	000e      	movs	r6, r1
 8006d46:	401a      	ands	r2, r3
 8006d48:	421d      	tst	r5, r3
 8006d4a:	d008      	beq.n	8006d5e <__pow5mult+0x22>
 8006d4c:	4925      	ldr	r1, [pc, #148]	; (8006de4 <__pow5mult+0xa8>)
 8006d4e:	3a01      	subs	r2, #1
 8006d50:	0092      	lsls	r2, r2, #2
 8006d52:	5852      	ldr	r2, [r2, r1]
 8006d54:	2300      	movs	r3, #0
 8006d56:	0031      	movs	r1, r6
 8006d58:	f7ff fe9e 	bl	8006a98 <__multadd>
 8006d5c:	0006      	movs	r6, r0
 8006d5e:	10ad      	asrs	r5, r5, #2
 8006d60:	d03d      	beq.n	8006dde <__pow5mult+0xa2>
 8006d62:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8006d64:	2c00      	cmp	r4, #0
 8006d66:	d10f      	bne.n	8006d88 <__pow5mult+0x4c>
 8006d68:	2010      	movs	r0, #16
 8006d6a:	f7ff fe0f 	bl	800698c <malloc>
 8006d6e:	1e02      	subs	r2, r0, #0
 8006d70:	6278      	str	r0, [r7, #36]	; 0x24
 8006d72:	d105      	bne.n	8006d80 <__pow5mult+0x44>
 8006d74:	21d7      	movs	r1, #215	; 0xd7
 8006d76:	4b1c      	ldr	r3, [pc, #112]	; (8006de8 <__pow5mult+0xac>)
 8006d78:	481c      	ldr	r0, [pc, #112]	; (8006dec <__pow5mult+0xb0>)
 8006d7a:	0049      	lsls	r1, r1, #1
 8006d7c:	f000 fae0 	bl	8007340 <__assert_func>
 8006d80:	6044      	str	r4, [r0, #4]
 8006d82:	6084      	str	r4, [r0, #8]
 8006d84:	6004      	str	r4, [r0, #0]
 8006d86:	60c4      	str	r4, [r0, #12]
 8006d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8a:	689c      	ldr	r4, [r3, #8]
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	2c00      	cmp	r4, #0
 8006d90:	d108      	bne.n	8006da4 <__pow5mult+0x68>
 8006d92:	0038      	movs	r0, r7
 8006d94:	4916      	ldr	r1, [pc, #88]	; (8006df0 <__pow5mult+0xb4>)
 8006d96:	f7ff ff0b 	bl	8006bb0 <__i2b>
 8006d9a:	9b01      	ldr	r3, [sp, #4]
 8006d9c:	0004      	movs	r4, r0
 8006d9e:	6098      	str	r0, [r3, #8]
 8006da0:	2300      	movs	r3, #0
 8006da2:	6003      	str	r3, [r0, #0]
 8006da4:	2301      	movs	r3, #1
 8006da6:	421d      	tst	r5, r3
 8006da8:	d00a      	beq.n	8006dc0 <__pow5mult+0x84>
 8006daa:	0031      	movs	r1, r6
 8006dac:	0022      	movs	r2, r4
 8006dae:	0038      	movs	r0, r7
 8006db0:	f7ff ff14 	bl	8006bdc <__multiply>
 8006db4:	0031      	movs	r1, r6
 8006db6:	9001      	str	r0, [sp, #4]
 8006db8:	0038      	movs	r0, r7
 8006dba:	f7ff fe49 	bl	8006a50 <_Bfree>
 8006dbe:	9e01      	ldr	r6, [sp, #4]
 8006dc0:	106d      	asrs	r5, r5, #1
 8006dc2:	d00c      	beq.n	8006dde <__pow5mult+0xa2>
 8006dc4:	6820      	ldr	r0, [r4, #0]
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d107      	bne.n	8006dda <__pow5mult+0x9e>
 8006dca:	0022      	movs	r2, r4
 8006dcc:	0021      	movs	r1, r4
 8006dce:	0038      	movs	r0, r7
 8006dd0:	f7ff ff04 	bl	8006bdc <__multiply>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	6020      	str	r0, [r4, #0]
 8006dd8:	6003      	str	r3, [r0, #0]
 8006dda:	0004      	movs	r4, r0
 8006ddc:	e7e2      	b.n	8006da4 <__pow5mult+0x68>
 8006dde:	0030      	movs	r0, r6
 8006de0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006de2:	46c0      	nop			; (mov r8, r8)
 8006de4:	080081c0 	.word	0x080081c0
 8006de8:	08007ff1 	.word	0x08007ff1
 8006dec:	08008074 	.word	0x08008074
 8006df0:	00000271 	.word	0x00000271

08006df4 <__lshift>:
 8006df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006df6:	000c      	movs	r4, r1
 8006df8:	0017      	movs	r7, r2
 8006dfa:	6923      	ldr	r3, [r4, #16]
 8006dfc:	1155      	asrs	r5, r2, #5
 8006dfe:	b087      	sub	sp, #28
 8006e00:	18eb      	adds	r3, r5, r3
 8006e02:	9302      	str	r3, [sp, #8]
 8006e04:	3301      	adds	r3, #1
 8006e06:	9301      	str	r3, [sp, #4]
 8006e08:	6849      	ldr	r1, [r1, #4]
 8006e0a:	68a3      	ldr	r3, [r4, #8]
 8006e0c:	9004      	str	r0, [sp, #16]
 8006e0e:	9a01      	ldr	r2, [sp, #4]
 8006e10:	4293      	cmp	r3, r2
 8006e12:	db10      	blt.n	8006e36 <__lshift+0x42>
 8006e14:	9804      	ldr	r0, [sp, #16]
 8006e16:	f7ff fdd7 	bl	80069c8 <_Balloc>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	0002      	movs	r2, r0
 8006e1e:	0006      	movs	r6, r0
 8006e20:	0019      	movs	r1, r3
 8006e22:	3214      	adds	r2, #20
 8006e24:	4298      	cmp	r0, r3
 8006e26:	d10c      	bne.n	8006e42 <__lshift+0x4e>
 8006e28:	21da      	movs	r1, #218	; 0xda
 8006e2a:	0002      	movs	r2, r0
 8006e2c:	4b26      	ldr	r3, [pc, #152]	; (8006ec8 <__lshift+0xd4>)
 8006e2e:	4827      	ldr	r0, [pc, #156]	; (8006ecc <__lshift+0xd8>)
 8006e30:	31ff      	adds	r1, #255	; 0xff
 8006e32:	f000 fa85 	bl	8007340 <__assert_func>
 8006e36:	3101      	adds	r1, #1
 8006e38:	005b      	lsls	r3, r3, #1
 8006e3a:	e7e8      	b.n	8006e0e <__lshift+0x1a>
 8006e3c:	0098      	lsls	r0, r3, #2
 8006e3e:	5011      	str	r1, [r2, r0]
 8006e40:	3301      	adds	r3, #1
 8006e42:	42ab      	cmp	r3, r5
 8006e44:	dbfa      	blt.n	8006e3c <__lshift+0x48>
 8006e46:	43eb      	mvns	r3, r5
 8006e48:	17db      	asrs	r3, r3, #31
 8006e4a:	401d      	ands	r5, r3
 8006e4c:	211f      	movs	r1, #31
 8006e4e:	0023      	movs	r3, r4
 8006e50:	0038      	movs	r0, r7
 8006e52:	00ad      	lsls	r5, r5, #2
 8006e54:	1955      	adds	r5, r2, r5
 8006e56:	6922      	ldr	r2, [r4, #16]
 8006e58:	3314      	adds	r3, #20
 8006e5a:	0092      	lsls	r2, r2, #2
 8006e5c:	4008      	ands	r0, r1
 8006e5e:	4684      	mov	ip, r0
 8006e60:	189a      	adds	r2, r3, r2
 8006e62:	420f      	tst	r7, r1
 8006e64:	d02a      	beq.n	8006ebc <__lshift+0xc8>
 8006e66:	3101      	adds	r1, #1
 8006e68:	1a09      	subs	r1, r1, r0
 8006e6a:	9105      	str	r1, [sp, #20]
 8006e6c:	2100      	movs	r1, #0
 8006e6e:	9503      	str	r5, [sp, #12]
 8006e70:	4667      	mov	r7, ip
 8006e72:	6818      	ldr	r0, [r3, #0]
 8006e74:	40b8      	lsls	r0, r7
 8006e76:	4301      	orrs	r1, r0
 8006e78:	9803      	ldr	r0, [sp, #12]
 8006e7a:	c002      	stmia	r0!, {r1}
 8006e7c:	cb02      	ldmia	r3!, {r1}
 8006e7e:	9003      	str	r0, [sp, #12]
 8006e80:	9805      	ldr	r0, [sp, #20]
 8006e82:	40c1      	lsrs	r1, r0
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d8f3      	bhi.n	8006e70 <__lshift+0x7c>
 8006e88:	0020      	movs	r0, r4
 8006e8a:	3015      	adds	r0, #21
 8006e8c:	2304      	movs	r3, #4
 8006e8e:	4282      	cmp	r2, r0
 8006e90:	d304      	bcc.n	8006e9c <__lshift+0xa8>
 8006e92:	1b13      	subs	r3, r2, r4
 8006e94:	3b15      	subs	r3, #21
 8006e96:	089b      	lsrs	r3, r3, #2
 8006e98:	3301      	adds	r3, #1
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	50e9      	str	r1, [r5, r3]
 8006e9e:	2900      	cmp	r1, #0
 8006ea0:	d002      	beq.n	8006ea8 <__lshift+0xb4>
 8006ea2:	9b02      	ldr	r3, [sp, #8]
 8006ea4:	3302      	adds	r3, #2
 8006ea6:	9301      	str	r3, [sp, #4]
 8006ea8:	9b01      	ldr	r3, [sp, #4]
 8006eaa:	9804      	ldr	r0, [sp, #16]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	0021      	movs	r1, r4
 8006eb0:	6133      	str	r3, [r6, #16]
 8006eb2:	f7ff fdcd 	bl	8006a50 <_Bfree>
 8006eb6:	0030      	movs	r0, r6
 8006eb8:	b007      	add	sp, #28
 8006eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ebc:	cb02      	ldmia	r3!, {r1}
 8006ebe:	c502      	stmia	r5!, {r1}
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d8fb      	bhi.n	8006ebc <__lshift+0xc8>
 8006ec4:	e7f0      	b.n	8006ea8 <__lshift+0xb4>
 8006ec6:	46c0      	nop			; (mov r8, r8)
 8006ec8:	08008063 	.word	0x08008063
 8006ecc:	08008074 	.word	0x08008074

08006ed0 <__mcmp>:
 8006ed0:	6902      	ldr	r2, [r0, #16]
 8006ed2:	690b      	ldr	r3, [r1, #16]
 8006ed4:	b530      	push	{r4, r5, lr}
 8006ed6:	0004      	movs	r4, r0
 8006ed8:	1ad0      	subs	r0, r2, r3
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d10d      	bne.n	8006efa <__mcmp+0x2a>
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	3414      	adds	r4, #20
 8006ee2:	3114      	adds	r1, #20
 8006ee4:	18e2      	adds	r2, r4, r3
 8006ee6:	18c9      	adds	r1, r1, r3
 8006ee8:	3a04      	subs	r2, #4
 8006eea:	3904      	subs	r1, #4
 8006eec:	6815      	ldr	r5, [r2, #0]
 8006eee:	680b      	ldr	r3, [r1, #0]
 8006ef0:	429d      	cmp	r5, r3
 8006ef2:	d003      	beq.n	8006efc <__mcmp+0x2c>
 8006ef4:	2001      	movs	r0, #1
 8006ef6:	429d      	cmp	r5, r3
 8006ef8:	d303      	bcc.n	8006f02 <__mcmp+0x32>
 8006efa:	bd30      	pop	{r4, r5, pc}
 8006efc:	4294      	cmp	r4, r2
 8006efe:	d3f3      	bcc.n	8006ee8 <__mcmp+0x18>
 8006f00:	e7fb      	b.n	8006efa <__mcmp+0x2a>
 8006f02:	4240      	negs	r0, r0
 8006f04:	e7f9      	b.n	8006efa <__mcmp+0x2a>
	...

08006f08 <__mdiff>:
 8006f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f0a:	000e      	movs	r6, r1
 8006f0c:	0007      	movs	r7, r0
 8006f0e:	0011      	movs	r1, r2
 8006f10:	0030      	movs	r0, r6
 8006f12:	b087      	sub	sp, #28
 8006f14:	0014      	movs	r4, r2
 8006f16:	f7ff ffdb 	bl	8006ed0 <__mcmp>
 8006f1a:	1e05      	subs	r5, r0, #0
 8006f1c:	d110      	bne.n	8006f40 <__mdiff+0x38>
 8006f1e:	0001      	movs	r1, r0
 8006f20:	0038      	movs	r0, r7
 8006f22:	f7ff fd51 	bl	80069c8 <_Balloc>
 8006f26:	1e02      	subs	r2, r0, #0
 8006f28:	d104      	bne.n	8006f34 <__mdiff+0x2c>
 8006f2a:	4b40      	ldr	r3, [pc, #256]	; (800702c <__mdiff+0x124>)
 8006f2c:	4940      	ldr	r1, [pc, #256]	; (8007030 <__mdiff+0x128>)
 8006f2e:	4841      	ldr	r0, [pc, #260]	; (8007034 <__mdiff+0x12c>)
 8006f30:	f000 fa06 	bl	8007340 <__assert_func>
 8006f34:	2301      	movs	r3, #1
 8006f36:	6145      	str	r5, [r0, #20]
 8006f38:	6103      	str	r3, [r0, #16]
 8006f3a:	0010      	movs	r0, r2
 8006f3c:	b007      	add	sp, #28
 8006f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f40:	2301      	movs	r3, #1
 8006f42:	9301      	str	r3, [sp, #4]
 8006f44:	2800      	cmp	r0, #0
 8006f46:	db04      	blt.n	8006f52 <__mdiff+0x4a>
 8006f48:	0023      	movs	r3, r4
 8006f4a:	0034      	movs	r4, r6
 8006f4c:	001e      	movs	r6, r3
 8006f4e:	2300      	movs	r3, #0
 8006f50:	9301      	str	r3, [sp, #4]
 8006f52:	0038      	movs	r0, r7
 8006f54:	6861      	ldr	r1, [r4, #4]
 8006f56:	f7ff fd37 	bl	80069c8 <_Balloc>
 8006f5a:	1e02      	subs	r2, r0, #0
 8006f5c:	d103      	bne.n	8006f66 <__mdiff+0x5e>
 8006f5e:	2190      	movs	r1, #144	; 0x90
 8006f60:	4b32      	ldr	r3, [pc, #200]	; (800702c <__mdiff+0x124>)
 8006f62:	0089      	lsls	r1, r1, #2
 8006f64:	e7e3      	b.n	8006f2e <__mdiff+0x26>
 8006f66:	9b01      	ldr	r3, [sp, #4]
 8006f68:	2700      	movs	r7, #0
 8006f6a:	60c3      	str	r3, [r0, #12]
 8006f6c:	6920      	ldr	r0, [r4, #16]
 8006f6e:	3414      	adds	r4, #20
 8006f70:	9401      	str	r4, [sp, #4]
 8006f72:	9b01      	ldr	r3, [sp, #4]
 8006f74:	0084      	lsls	r4, r0, #2
 8006f76:	191b      	adds	r3, r3, r4
 8006f78:	0034      	movs	r4, r6
 8006f7a:	9302      	str	r3, [sp, #8]
 8006f7c:	6933      	ldr	r3, [r6, #16]
 8006f7e:	3414      	adds	r4, #20
 8006f80:	0099      	lsls	r1, r3, #2
 8006f82:	1863      	adds	r3, r4, r1
 8006f84:	9303      	str	r3, [sp, #12]
 8006f86:	0013      	movs	r3, r2
 8006f88:	3314      	adds	r3, #20
 8006f8a:	469c      	mov	ip, r3
 8006f8c:	9305      	str	r3, [sp, #20]
 8006f8e:	9b01      	ldr	r3, [sp, #4]
 8006f90:	9304      	str	r3, [sp, #16]
 8006f92:	9b04      	ldr	r3, [sp, #16]
 8006f94:	cc02      	ldmia	r4!, {r1}
 8006f96:	cb20      	ldmia	r3!, {r5}
 8006f98:	9304      	str	r3, [sp, #16]
 8006f9a:	b2ab      	uxth	r3, r5
 8006f9c:	19df      	adds	r7, r3, r7
 8006f9e:	b28b      	uxth	r3, r1
 8006fa0:	1afb      	subs	r3, r7, r3
 8006fa2:	0c09      	lsrs	r1, r1, #16
 8006fa4:	0c2d      	lsrs	r5, r5, #16
 8006fa6:	1a6d      	subs	r5, r5, r1
 8006fa8:	1419      	asrs	r1, r3, #16
 8006faa:	186d      	adds	r5, r5, r1
 8006fac:	4661      	mov	r1, ip
 8006fae:	142f      	asrs	r7, r5, #16
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	042d      	lsls	r5, r5, #16
 8006fb4:	432b      	orrs	r3, r5
 8006fb6:	c108      	stmia	r1!, {r3}
 8006fb8:	9b03      	ldr	r3, [sp, #12]
 8006fba:	468c      	mov	ip, r1
 8006fbc:	42a3      	cmp	r3, r4
 8006fbe:	d8e8      	bhi.n	8006f92 <__mdiff+0x8a>
 8006fc0:	0031      	movs	r1, r6
 8006fc2:	9c03      	ldr	r4, [sp, #12]
 8006fc4:	3115      	adds	r1, #21
 8006fc6:	2304      	movs	r3, #4
 8006fc8:	428c      	cmp	r4, r1
 8006fca:	d304      	bcc.n	8006fd6 <__mdiff+0xce>
 8006fcc:	1ba3      	subs	r3, r4, r6
 8006fce:	3b15      	subs	r3, #21
 8006fd0:	089b      	lsrs	r3, r3, #2
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	9901      	ldr	r1, [sp, #4]
 8006fd8:	18cc      	adds	r4, r1, r3
 8006fda:	9905      	ldr	r1, [sp, #20]
 8006fdc:	0026      	movs	r6, r4
 8006fde:	18cb      	adds	r3, r1, r3
 8006fe0:	469c      	mov	ip, r3
 8006fe2:	9902      	ldr	r1, [sp, #8]
 8006fe4:	428e      	cmp	r6, r1
 8006fe6:	d310      	bcc.n	800700a <__mdiff+0x102>
 8006fe8:	9e02      	ldr	r6, [sp, #8]
 8006fea:	1ee1      	subs	r1, r4, #3
 8006fec:	2500      	movs	r5, #0
 8006fee:	428e      	cmp	r6, r1
 8006ff0:	d304      	bcc.n	8006ffc <__mdiff+0xf4>
 8006ff2:	0031      	movs	r1, r6
 8006ff4:	3103      	adds	r1, #3
 8006ff6:	1b0c      	subs	r4, r1, r4
 8006ff8:	08a4      	lsrs	r4, r4, #2
 8006ffa:	00a5      	lsls	r5, r4, #2
 8006ffc:	195b      	adds	r3, r3, r5
 8006ffe:	3b04      	subs	r3, #4
 8007000:	6819      	ldr	r1, [r3, #0]
 8007002:	2900      	cmp	r1, #0
 8007004:	d00f      	beq.n	8007026 <__mdiff+0x11e>
 8007006:	6110      	str	r0, [r2, #16]
 8007008:	e797      	b.n	8006f3a <__mdiff+0x32>
 800700a:	ce02      	ldmia	r6!, {r1}
 800700c:	b28d      	uxth	r5, r1
 800700e:	19ed      	adds	r5, r5, r7
 8007010:	0c0f      	lsrs	r7, r1, #16
 8007012:	1429      	asrs	r1, r5, #16
 8007014:	1879      	adds	r1, r7, r1
 8007016:	140f      	asrs	r7, r1, #16
 8007018:	b2ad      	uxth	r5, r5
 800701a:	0409      	lsls	r1, r1, #16
 800701c:	430d      	orrs	r5, r1
 800701e:	4661      	mov	r1, ip
 8007020:	c120      	stmia	r1!, {r5}
 8007022:	468c      	mov	ip, r1
 8007024:	e7dd      	b.n	8006fe2 <__mdiff+0xda>
 8007026:	3801      	subs	r0, #1
 8007028:	e7e9      	b.n	8006ffe <__mdiff+0xf6>
 800702a:	46c0      	nop			; (mov r8, r8)
 800702c:	08008063 	.word	0x08008063
 8007030:	00000232 	.word	0x00000232
 8007034:	08008074 	.word	0x08008074

08007038 <__d2b>:
 8007038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800703a:	2101      	movs	r1, #1
 800703c:	0014      	movs	r4, r2
 800703e:	001e      	movs	r6, r3
 8007040:	9f08      	ldr	r7, [sp, #32]
 8007042:	f7ff fcc1 	bl	80069c8 <_Balloc>
 8007046:	1e05      	subs	r5, r0, #0
 8007048:	d105      	bne.n	8007056 <__d2b+0x1e>
 800704a:	0002      	movs	r2, r0
 800704c:	4b26      	ldr	r3, [pc, #152]	; (80070e8 <__d2b+0xb0>)
 800704e:	4927      	ldr	r1, [pc, #156]	; (80070ec <__d2b+0xb4>)
 8007050:	4827      	ldr	r0, [pc, #156]	; (80070f0 <__d2b+0xb8>)
 8007052:	f000 f975 	bl	8007340 <__assert_func>
 8007056:	0333      	lsls	r3, r6, #12
 8007058:	0076      	lsls	r6, r6, #1
 800705a:	0b1b      	lsrs	r3, r3, #12
 800705c:	0d76      	lsrs	r6, r6, #21
 800705e:	d124      	bne.n	80070aa <__d2b+0x72>
 8007060:	9301      	str	r3, [sp, #4]
 8007062:	2c00      	cmp	r4, #0
 8007064:	d027      	beq.n	80070b6 <__d2b+0x7e>
 8007066:	4668      	mov	r0, sp
 8007068:	9400      	str	r4, [sp, #0]
 800706a:	f7ff fd73 	bl	8006b54 <__lo0bits>
 800706e:	9c00      	ldr	r4, [sp, #0]
 8007070:	2800      	cmp	r0, #0
 8007072:	d01e      	beq.n	80070b2 <__d2b+0x7a>
 8007074:	9b01      	ldr	r3, [sp, #4]
 8007076:	2120      	movs	r1, #32
 8007078:	001a      	movs	r2, r3
 800707a:	1a09      	subs	r1, r1, r0
 800707c:	408a      	lsls	r2, r1
 800707e:	40c3      	lsrs	r3, r0
 8007080:	4322      	orrs	r2, r4
 8007082:	616a      	str	r2, [r5, #20]
 8007084:	9301      	str	r3, [sp, #4]
 8007086:	9c01      	ldr	r4, [sp, #4]
 8007088:	61ac      	str	r4, [r5, #24]
 800708a:	1e63      	subs	r3, r4, #1
 800708c:	419c      	sbcs	r4, r3
 800708e:	3401      	adds	r4, #1
 8007090:	612c      	str	r4, [r5, #16]
 8007092:	2e00      	cmp	r6, #0
 8007094:	d018      	beq.n	80070c8 <__d2b+0x90>
 8007096:	4b17      	ldr	r3, [pc, #92]	; (80070f4 <__d2b+0xbc>)
 8007098:	18f6      	adds	r6, r6, r3
 800709a:	2335      	movs	r3, #53	; 0x35
 800709c:	1836      	adds	r6, r6, r0
 800709e:	1a18      	subs	r0, r3, r0
 80070a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a2:	603e      	str	r6, [r7, #0]
 80070a4:	6018      	str	r0, [r3, #0]
 80070a6:	0028      	movs	r0, r5
 80070a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80070aa:	2280      	movs	r2, #128	; 0x80
 80070ac:	0352      	lsls	r2, r2, #13
 80070ae:	4313      	orrs	r3, r2
 80070b0:	e7d6      	b.n	8007060 <__d2b+0x28>
 80070b2:	616c      	str	r4, [r5, #20]
 80070b4:	e7e7      	b.n	8007086 <__d2b+0x4e>
 80070b6:	a801      	add	r0, sp, #4
 80070b8:	f7ff fd4c 	bl	8006b54 <__lo0bits>
 80070bc:	2401      	movs	r4, #1
 80070be:	9b01      	ldr	r3, [sp, #4]
 80070c0:	612c      	str	r4, [r5, #16]
 80070c2:	616b      	str	r3, [r5, #20]
 80070c4:	3020      	adds	r0, #32
 80070c6:	e7e4      	b.n	8007092 <__d2b+0x5a>
 80070c8:	4b0b      	ldr	r3, [pc, #44]	; (80070f8 <__d2b+0xc0>)
 80070ca:	18c0      	adds	r0, r0, r3
 80070cc:	4b0b      	ldr	r3, [pc, #44]	; (80070fc <__d2b+0xc4>)
 80070ce:	6038      	str	r0, [r7, #0]
 80070d0:	18e3      	adds	r3, r4, r3
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	18eb      	adds	r3, r5, r3
 80070d6:	6958      	ldr	r0, [r3, #20]
 80070d8:	f7ff fd22 	bl	8006b20 <__hi0bits>
 80070dc:	0164      	lsls	r4, r4, #5
 80070de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070e0:	1a24      	subs	r4, r4, r0
 80070e2:	601c      	str	r4, [r3, #0]
 80070e4:	e7df      	b.n	80070a6 <__d2b+0x6e>
 80070e6:	46c0      	nop			; (mov r8, r8)
 80070e8:	08008063 	.word	0x08008063
 80070ec:	0000030a 	.word	0x0000030a
 80070f0:	08008074 	.word	0x08008074
 80070f4:	fffffbcd 	.word	0xfffffbcd
 80070f8:	fffffbce 	.word	0xfffffbce
 80070fc:	3fffffff 	.word	0x3fffffff

08007100 <_calloc_r>:
 8007100:	b570      	push	{r4, r5, r6, lr}
 8007102:	0c13      	lsrs	r3, r2, #16
 8007104:	0c0d      	lsrs	r5, r1, #16
 8007106:	d11e      	bne.n	8007146 <_calloc_r+0x46>
 8007108:	2b00      	cmp	r3, #0
 800710a:	d10c      	bne.n	8007126 <_calloc_r+0x26>
 800710c:	b289      	uxth	r1, r1
 800710e:	b294      	uxth	r4, r2
 8007110:	434c      	muls	r4, r1
 8007112:	0021      	movs	r1, r4
 8007114:	f000 f88c 	bl	8007230 <_malloc_r>
 8007118:	1e05      	subs	r5, r0, #0
 800711a:	d01b      	beq.n	8007154 <_calloc_r+0x54>
 800711c:	0022      	movs	r2, r4
 800711e:	2100      	movs	r1, #0
 8007120:	f7fe f914 	bl	800534c <memset>
 8007124:	e016      	b.n	8007154 <_calloc_r+0x54>
 8007126:	1c1d      	adds	r5, r3, #0
 8007128:	1c0b      	adds	r3, r1, #0
 800712a:	b292      	uxth	r2, r2
 800712c:	b289      	uxth	r1, r1
 800712e:	b29c      	uxth	r4, r3
 8007130:	4351      	muls	r1, r2
 8007132:	b2ab      	uxth	r3, r5
 8007134:	4363      	muls	r3, r4
 8007136:	0c0c      	lsrs	r4, r1, #16
 8007138:	191c      	adds	r4, r3, r4
 800713a:	0c22      	lsrs	r2, r4, #16
 800713c:	d107      	bne.n	800714e <_calloc_r+0x4e>
 800713e:	0424      	lsls	r4, r4, #16
 8007140:	b289      	uxth	r1, r1
 8007142:	430c      	orrs	r4, r1
 8007144:	e7e5      	b.n	8007112 <_calloc_r+0x12>
 8007146:	2b00      	cmp	r3, #0
 8007148:	d101      	bne.n	800714e <_calloc_r+0x4e>
 800714a:	1c13      	adds	r3, r2, #0
 800714c:	e7ed      	b.n	800712a <_calloc_r+0x2a>
 800714e:	230c      	movs	r3, #12
 8007150:	2500      	movs	r5, #0
 8007152:	6003      	str	r3, [r0, #0]
 8007154:	0028      	movs	r0, r5
 8007156:	bd70      	pop	{r4, r5, r6, pc}

08007158 <_free_r>:
 8007158:	b570      	push	{r4, r5, r6, lr}
 800715a:	0005      	movs	r5, r0
 800715c:	2900      	cmp	r1, #0
 800715e:	d010      	beq.n	8007182 <_free_r+0x2a>
 8007160:	1f0c      	subs	r4, r1, #4
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	da00      	bge.n	800716a <_free_r+0x12>
 8007168:	18e4      	adds	r4, r4, r3
 800716a:	0028      	movs	r0, r5
 800716c:	f000 f928 	bl	80073c0 <__malloc_lock>
 8007170:	4a1d      	ldr	r2, [pc, #116]	; (80071e8 <_free_r+0x90>)
 8007172:	6813      	ldr	r3, [r2, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d105      	bne.n	8007184 <_free_r+0x2c>
 8007178:	6063      	str	r3, [r4, #4]
 800717a:	6014      	str	r4, [r2, #0]
 800717c:	0028      	movs	r0, r5
 800717e:	f000 f927 	bl	80073d0 <__malloc_unlock>
 8007182:	bd70      	pop	{r4, r5, r6, pc}
 8007184:	42a3      	cmp	r3, r4
 8007186:	d908      	bls.n	800719a <_free_r+0x42>
 8007188:	6821      	ldr	r1, [r4, #0]
 800718a:	1860      	adds	r0, r4, r1
 800718c:	4283      	cmp	r3, r0
 800718e:	d1f3      	bne.n	8007178 <_free_r+0x20>
 8007190:	6818      	ldr	r0, [r3, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	1841      	adds	r1, r0, r1
 8007196:	6021      	str	r1, [r4, #0]
 8007198:	e7ee      	b.n	8007178 <_free_r+0x20>
 800719a:	001a      	movs	r2, r3
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <_free_r+0x4e>
 80071a2:	42a3      	cmp	r3, r4
 80071a4:	d9f9      	bls.n	800719a <_free_r+0x42>
 80071a6:	6811      	ldr	r1, [r2, #0]
 80071a8:	1850      	adds	r0, r2, r1
 80071aa:	42a0      	cmp	r0, r4
 80071ac:	d10b      	bne.n	80071c6 <_free_r+0x6e>
 80071ae:	6820      	ldr	r0, [r4, #0]
 80071b0:	1809      	adds	r1, r1, r0
 80071b2:	1850      	adds	r0, r2, r1
 80071b4:	6011      	str	r1, [r2, #0]
 80071b6:	4283      	cmp	r3, r0
 80071b8:	d1e0      	bne.n	800717c <_free_r+0x24>
 80071ba:	6818      	ldr	r0, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	1841      	adds	r1, r0, r1
 80071c0:	6011      	str	r1, [r2, #0]
 80071c2:	6053      	str	r3, [r2, #4]
 80071c4:	e7da      	b.n	800717c <_free_r+0x24>
 80071c6:	42a0      	cmp	r0, r4
 80071c8:	d902      	bls.n	80071d0 <_free_r+0x78>
 80071ca:	230c      	movs	r3, #12
 80071cc:	602b      	str	r3, [r5, #0]
 80071ce:	e7d5      	b.n	800717c <_free_r+0x24>
 80071d0:	6821      	ldr	r1, [r4, #0]
 80071d2:	1860      	adds	r0, r4, r1
 80071d4:	4283      	cmp	r3, r0
 80071d6:	d103      	bne.n	80071e0 <_free_r+0x88>
 80071d8:	6818      	ldr	r0, [r3, #0]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	1841      	adds	r1, r0, r1
 80071de:	6021      	str	r1, [r4, #0]
 80071e0:	6063      	str	r3, [r4, #4]
 80071e2:	6054      	str	r4, [r2, #4]
 80071e4:	e7ca      	b.n	800717c <_free_r+0x24>
 80071e6:	46c0      	nop			; (mov r8, r8)
 80071e8:	200002e8 	.word	0x200002e8

080071ec <sbrk_aligned>:
 80071ec:	b570      	push	{r4, r5, r6, lr}
 80071ee:	4e0f      	ldr	r6, [pc, #60]	; (800722c <sbrk_aligned+0x40>)
 80071f0:	000d      	movs	r5, r1
 80071f2:	6831      	ldr	r1, [r6, #0]
 80071f4:	0004      	movs	r4, r0
 80071f6:	2900      	cmp	r1, #0
 80071f8:	d102      	bne.n	8007200 <sbrk_aligned+0x14>
 80071fa:	f000 f88f 	bl	800731c <_sbrk_r>
 80071fe:	6030      	str	r0, [r6, #0]
 8007200:	0029      	movs	r1, r5
 8007202:	0020      	movs	r0, r4
 8007204:	f000 f88a 	bl	800731c <_sbrk_r>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d00a      	beq.n	8007222 <sbrk_aligned+0x36>
 800720c:	2303      	movs	r3, #3
 800720e:	1cc5      	adds	r5, r0, #3
 8007210:	439d      	bics	r5, r3
 8007212:	42a8      	cmp	r0, r5
 8007214:	d007      	beq.n	8007226 <sbrk_aligned+0x3a>
 8007216:	1a29      	subs	r1, r5, r0
 8007218:	0020      	movs	r0, r4
 800721a:	f000 f87f 	bl	800731c <_sbrk_r>
 800721e:	1c43      	adds	r3, r0, #1
 8007220:	d101      	bne.n	8007226 <sbrk_aligned+0x3a>
 8007222:	2501      	movs	r5, #1
 8007224:	426d      	negs	r5, r5
 8007226:	0028      	movs	r0, r5
 8007228:	bd70      	pop	{r4, r5, r6, pc}
 800722a:	46c0      	nop			; (mov r8, r8)
 800722c:	200002ec 	.word	0x200002ec

08007230 <_malloc_r>:
 8007230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007232:	2203      	movs	r2, #3
 8007234:	1ccb      	adds	r3, r1, #3
 8007236:	4393      	bics	r3, r2
 8007238:	3308      	adds	r3, #8
 800723a:	0006      	movs	r6, r0
 800723c:	001f      	movs	r7, r3
 800723e:	2b0c      	cmp	r3, #12
 8007240:	d232      	bcs.n	80072a8 <_malloc_r+0x78>
 8007242:	270c      	movs	r7, #12
 8007244:	42b9      	cmp	r1, r7
 8007246:	d831      	bhi.n	80072ac <_malloc_r+0x7c>
 8007248:	0030      	movs	r0, r6
 800724a:	f000 f8b9 	bl	80073c0 <__malloc_lock>
 800724e:	4d32      	ldr	r5, [pc, #200]	; (8007318 <_malloc_r+0xe8>)
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	001c      	movs	r4, r3
 8007254:	2c00      	cmp	r4, #0
 8007256:	d12e      	bne.n	80072b6 <_malloc_r+0x86>
 8007258:	0039      	movs	r1, r7
 800725a:	0030      	movs	r0, r6
 800725c:	f7ff ffc6 	bl	80071ec <sbrk_aligned>
 8007260:	0004      	movs	r4, r0
 8007262:	1c43      	adds	r3, r0, #1
 8007264:	d11e      	bne.n	80072a4 <_malloc_r+0x74>
 8007266:	682c      	ldr	r4, [r5, #0]
 8007268:	0025      	movs	r5, r4
 800726a:	2d00      	cmp	r5, #0
 800726c:	d14a      	bne.n	8007304 <_malloc_r+0xd4>
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	0029      	movs	r1, r5
 8007272:	18e3      	adds	r3, r4, r3
 8007274:	0030      	movs	r0, r6
 8007276:	9301      	str	r3, [sp, #4]
 8007278:	f000 f850 	bl	800731c <_sbrk_r>
 800727c:	9b01      	ldr	r3, [sp, #4]
 800727e:	4283      	cmp	r3, r0
 8007280:	d143      	bne.n	800730a <_malloc_r+0xda>
 8007282:	6823      	ldr	r3, [r4, #0]
 8007284:	3703      	adds	r7, #3
 8007286:	1aff      	subs	r7, r7, r3
 8007288:	2303      	movs	r3, #3
 800728a:	439f      	bics	r7, r3
 800728c:	3708      	adds	r7, #8
 800728e:	2f0c      	cmp	r7, #12
 8007290:	d200      	bcs.n	8007294 <_malloc_r+0x64>
 8007292:	270c      	movs	r7, #12
 8007294:	0039      	movs	r1, r7
 8007296:	0030      	movs	r0, r6
 8007298:	f7ff ffa8 	bl	80071ec <sbrk_aligned>
 800729c:	1c43      	adds	r3, r0, #1
 800729e:	d034      	beq.n	800730a <_malloc_r+0xda>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	19df      	adds	r7, r3, r7
 80072a4:	6027      	str	r7, [r4, #0]
 80072a6:	e013      	b.n	80072d0 <_malloc_r+0xa0>
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	dacb      	bge.n	8007244 <_malloc_r+0x14>
 80072ac:	230c      	movs	r3, #12
 80072ae:	2500      	movs	r5, #0
 80072b0:	6033      	str	r3, [r6, #0]
 80072b2:	0028      	movs	r0, r5
 80072b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80072b6:	6822      	ldr	r2, [r4, #0]
 80072b8:	1bd1      	subs	r1, r2, r7
 80072ba:	d420      	bmi.n	80072fe <_malloc_r+0xce>
 80072bc:	290b      	cmp	r1, #11
 80072be:	d917      	bls.n	80072f0 <_malloc_r+0xc0>
 80072c0:	19e2      	adds	r2, r4, r7
 80072c2:	6027      	str	r7, [r4, #0]
 80072c4:	42a3      	cmp	r3, r4
 80072c6:	d111      	bne.n	80072ec <_malloc_r+0xbc>
 80072c8:	602a      	str	r2, [r5, #0]
 80072ca:	6863      	ldr	r3, [r4, #4]
 80072cc:	6011      	str	r1, [r2, #0]
 80072ce:	6053      	str	r3, [r2, #4]
 80072d0:	0030      	movs	r0, r6
 80072d2:	0025      	movs	r5, r4
 80072d4:	f000 f87c 	bl	80073d0 <__malloc_unlock>
 80072d8:	2207      	movs	r2, #7
 80072da:	350b      	adds	r5, #11
 80072dc:	1d23      	adds	r3, r4, #4
 80072de:	4395      	bics	r5, r2
 80072e0:	1aea      	subs	r2, r5, r3
 80072e2:	429d      	cmp	r5, r3
 80072e4:	d0e5      	beq.n	80072b2 <_malloc_r+0x82>
 80072e6:	1b5b      	subs	r3, r3, r5
 80072e8:	50a3      	str	r3, [r4, r2]
 80072ea:	e7e2      	b.n	80072b2 <_malloc_r+0x82>
 80072ec:	605a      	str	r2, [r3, #4]
 80072ee:	e7ec      	b.n	80072ca <_malloc_r+0x9a>
 80072f0:	6862      	ldr	r2, [r4, #4]
 80072f2:	42a3      	cmp	r3, r4
 80072f4:	d101      	bne.n	80072fa <_malloc_r+0xca>
 80072f6:	602a      	str	r2, [r5, #0]
 80072f8:	e7ea      	b.n	80072d0 <_malloc_r+0xa0>
 80072fa:	605a      	str	r2, [r3, #4]
 80072fc:	e7e8      	b.n	80072d0 <_malloc_r+0xa0>
 80072fe:	0023      	movs	r3, r4
 8007300:	6864      	ldr	r4, [r4, #4]
 8007302:	e7a7      	b.n	8007254 <_malloc_r+0x24>
 8007304:	002c      	movs	r4, r5
 8007306:	686d      	ldr	r5, [r5, #4]
 8007308:	e7af      	b.n	800726a <_malloc_r+0x3a>
 800730a:	230c      	movs	r3, #12
 800730c:	0030      	movs	r0, r6
 800730e:	6033      	str	r3, [r6, #0]
 8007310:	f000 f85e 	bl	80073d0 <__malloc_unlock>
 8007314:	e7cd      	b.n	80072b2 <_malloc_r+0x82>
 8007316:	46c0      	nop			; (mov r8, r8)
 8007318:	200002e8 	.word	0x200002e8

0800731c <_sbrk_r>:
 800731c:	2300      	movs	r3, #0
 800731e:	b570      	push	{r4, r5, r6, lr}
 8007320:	4d06      	ldr	r5, [pc, #24]	; (800733c <_sbrk_r+0x20>)
 8007322:	0004      	movs	r4, r0
 8007324:	0008      	movs	r0, r1
 8007326:	602b      	str	r3, [r5, #0]
 8007328:	f7fb fb56 	bl	80029d8 <_sbrk>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d103      	bne.n	8007338 <_sbrk_r+0x1c>
 8007330:	682b      	ldr	r3, [r5, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d000      	beq.n	8007338 <_sbrk_r+0x1c>
 8007336:	6023      	str	r3, [r4, #0]
 8007338:	bd70      	pop	{r4, r5, r6, pc}
 800733a:	46c0      	nop			; (mov r8, r8)
 800733c:	200002f0 	.word	0x200002f0

08007340 <__assert_func>:
 8007340:	b530      	push	{r4, r5, lr}
 8007342:	0014      	movs	r4, r2
 8007344:	001a      	movs	r2, r3
 8007346:	4b09      	ldr	r3, [pc, #36]	; (800736c <__assert_func+0x2c>)
 8007348:	0005      	movs	r5, r0
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	b085      	sub	sp, #20
 800734e:	68d8      	ldr	r0, [r3, #12]
 8007350:	4b07      	ldr	r3, [pc, #28]	; (8007370 <__assert_func+0x30>)
 8007352:	2c00      	cmp	r4, #0
 8007354:	d101      	bne.n	800735a <__assert_func+0x1a>
 8007356:	4b07      	ldr	r3, [pc, #28]	; (8007374 <__assert_func+0x34>)
 8007358:	001c      	movs	r4, r3
 800735a:	9301      	str	r3, [sp, #4]
 800735c:	9100      	str	r1, [sp, #0]
 800735e:	002b      	movs	r3, r5
 8007360:	4905      	ldr	r1, [pc, #20]	; (8007378 <__assert_func+0x38>)
 8007362:	9402      	str	r4, [sp, #8]
 8007364:	f000 f80a 	bl	800737c <fiprintf>
 8007368:	f000 fa78 	bl	800785c <abort>
 800736c:	2000000c 	.word	0x2000000c
 8007370:	080081cc 	.word	0x080081cc
 8007374:	08008207 	.word	0x08008207
 8007378:	080081d9 	.word	0x080081d9

0800737c <fiprintf>:
 800737c:	b40e      	push	{r1, r2, r3}
 800737e:	b503      	push	{r0, r1, lr}
 8007380:	0001      	movs	r1, r0
 8007382:	ab03      	add	r3, sp, #12
 8007384:	4804      	ldr	r0, [pc, #16]	; (8007398 <fiprintf+0x1c>)
 8007386:	cb04      	ldmia	r3!, {r2}
 8007388:	6800      	ldr	r0, [r0, #0]
 800738a:	9301      	str	r3, [sp, #4]
 800738c:	f000 f850 	bl	8007430 <_vfiprintf_r>
 8007390:	b002      	add	sp, #8
 8007392:	bc08      	pop	{r3}
 8007394:	b003      	add	sp, #12
 8007396:	4718      	bx	r3
 8007398:	2000000c 	.word	0x2000000c

0800739c <__ascii_mbtowc>:
 800739c:	b082      	sub	sp, #8
 800739e:	2900      	cmp	r1, #0
 80073a0:	d100      	bne.n	80073a4 <__ascii_mbtowc+0x8>
 80073a2:	a901      	add	r1, sp, #4
 80073a4:	1e10      	subs	r0, r2, #0
 80073a6:	d006      	beq.n	80073b6 <__ascii_mbtowc+0x1a>
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d006      	beq.n	80073ba <__ascii_mbtowc+0x1e>
 80073ac:	7813      	ldrb	r3, [r2, #0]
 80073ae:	600b      	str	r3, [r1, #0]
 80073b0:	7810      	ldrb	r0, [r2, #0]
 80073b2:	1e43      	subs	r3, r0, #1
 80073b4:	4198      	sbcs	r0, r3
 80073b6:	b002      	add	sp, #8
 80073b8:	4770      	bx	lr
 80073ba:	2002      	movs	r0, #2
 80073bc:	4240      	negs	r0, r0
 80073be:	e7fa      	b.n	80073b6 <__ascii_mbtowc+0x1a>

080073c0 <__malloc_lock>:
 80073c0:	b510      	push	{r4, lr}
 80073c2:	4802      	ldr	r0, [pc, #8]	; (80073cc <__malloc_lock+0xc>)
 80073c4:	f000 fc21 	bl	8007c0a <__retarget_lock_acquire_recursive>
 80073c8:	bd10      	pop	{r4, pc}
 80073ca:	46c0      	nop			; (mov r8, r8)
 80073cc:	200002f4 	.word	0x200002f4

080073d0 <__malloc_unlock>:
 80073d0:	b510      	push	{r4, lr}
 80073d2:	4802      	ldr	r0, [pc, #8]	; (80073dc <__malloc_unlock+0xc>)
 80073d4:	f000 fc1a 	bl	8007c0c <__retarget_lock_release_recursive>
 80073d8:	bd10      	pop	{r4, pc}
 80073da:	46c0      	nop			; (mov r8, r8)
 80073dc:	200002f4 	.word	0x200002f4

080073e0 <__sfputc_r>:
 80073e0:	6893      	ldr	r3, [r2, #8]
 80073e2:	b510      	push	{r4, lr}
 80073e4:	3b01      	subs	r3, #1
 80073e6:	6093      	str	r3, [r2, #8]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	da04      	bge.n	80073f6 <__sfputc_r+0x16>
 80073ec:	6994      	ldr	r4, [r2, #24]
 80073ee:	42a3      	cmp	r3, r4
 80073f0:	db07      	blt.n	8007402 <__sfputc_r+0x22>
 80073f2:	290a      	cmp	r1, #10
 80073f4:	d005      	beq.n	8007402 <__sfputc_r+0x22>
 80073f6:	6813      	ldr	r3, [r2, #0]
 80073f8:	1c58      	adds	r0, r3, #1
 80073fa:	6010      	str	r0, [r2, #0]
 80073fc:	7019      	strb	r1, [r3, #0]
 80073fe:	0008      	movs	r0, r1
 8007400:	bd10      	pop	{r4, pc}
 8007402:	f000 f94f 	bl	80076a4 <__swbuf_r>
 8007406:	0001      	movs	r1, r0
 8007408:	e7f9      	b.n	80073fe <__sfputc_r+0x1e>

0800740a <__sfputs_r>:
 800740a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800740c:	0006      	movs	r6, r0
 800740e:	000f      	movs	r7, r1
 8007410:	0014      	movs	r4, r2
 8007412:	18d5      	adds	r5, r2, r3
 8007414:	42ac      	cmp	r4, r5
 8007416:	d101      	bne.n	800741c <__sfputs_r+0x12>
 8007418:	2000      	movs	r0, #0
 800741a:	e007      	b.n	800742c <__sfputs_r+0x22>
 800741c:	7821      	ldrb	r1, [r4, #0]
 800741e:	003a      	movs	r2, r7
 8007420:	0030      	movs	r0, r6
 8007422:	f7ff ffdd 	bl	80073e0 <__sfputc_r>
 8007426:	3401      	adds	r4, #1
 8007428:	1c43      	adds	r3, r0, #1
 800742a:	d1f3      	bne.n	8007414 <__sfputs_r+0xa>
 800742c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007430 <_vfiprintf_r>:
 8007430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007432:	b0a1      	sub	sp, #132	; 0x84
 8007434:	0006      	movs	r6, r0
 8007436:	000c      	movs	r4, r1
 8007438:	001f      	movs	r7, r3
 800743a:	9203      	str	r2, [sp, #12]
 800743c:	2800      	cmp	r0, #0
 800743e:	d004      	beq.n	800744a <_vfiprintf_r+0x1a>
 8007440:	6983      	ldr	r3, [r0, #24]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d101      	bne.n	800744a <_vfiprintf_r+0x1a>
 8007446:	f000 fb3f 	bl	8007ac8 <__sinit>
 800744a:	4b8e      	ldr	r3, [pc, #568]	; (8007684 <_vfiprintf_r+0x254>)
 800744c:	429c      	cmp	r4, r3
 800744e:	d11c      	bne.n	800748a <_vfiprintf_r+0x5a>
 8007450:	6874      	ldr	r4, [r6, #4]
 8007452:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007454:	07db      	lsls	r3, r3, #31
 8007456:	d405      	bmi.n	8007464 <_vfiprintf_r+0x34>
 8007458:	89a3      	ldrh	r3, [r4, #12]
 800745a:	059b      	lsls	r3, r3, #22
 800745c:	d402      	bmi.n	8007464 <_vfiprintf_r+0x34>
 800745e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007460:	f000 fbd3 	bl	8007c0a <__retarget_lock_acquire_recursive>
 8007464:	89a3      	ldrh	r3, [r4, #12]
 8007466:	071b      	lsls	r3, r3, #28
 8007468:	d502      	bpl.n	8007470 <_vfiprintf_r+0x40>
 800746a:	6923      	ldr	r3, [r4, #16]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d11d      	bne.n	80074ac <_vfiprintf_r+0x7c>
 8007470:	0021      	movs	r1, r4
 8007472:	0030      	movs	r0, r6
 8007474:	f000 f97a 	bl	800776c <__swsetup_r>
 8007478:	2800      	cmp	r0, #0
 800747a:	d017      	beq.n	80074ac <_vfiprintf_r+0x7c>
 800747c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800747e:	07db      	lsls	r3, r3, #31
 8007480:	d50d      	bpl.n	800749e <_vfiprintf_r+0x6e>
 8007482:	2001      	movs	r0, #1
 8007484:	4240      	negs	r0, r0
 8007486:	b021      	add	sp, #132	; 0x84
 8007488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800748a:	4b7f      	ldr	r3, [pc, #508]	; (8007688 <_vfiprintf_r+0x258>)
 800748c:	429c      	cmp	r4, r3
 800748e:	d101      	bne.n	8007494 <_vfiprintf_r+0x64>
 8007490:	68b4      	ldr	r4, [r6, #8]
 8007492:	e7de      	b.n	8007452 <_vfiprintf_r+0x22>
 8007494:	4b7d      	ldr	r3, [pc, #500]	; (800768c <_vfiprintf_r+0x25c>)
 8007496:	429c      	cmp	r4, r3
 8007498:	d1db      	bne.n	8007452 <_vfiprintf_r+0x22>
 800749a:	68f4      	ldr	r4, [r6, #12]
 800749c:	e7d9      	b.n	8007452 <_vfiprintf_r+0x22>
 800749e:	89a3      	ldrh	r3, [r4, #12]
 80074a0:	059b      	lsls	r3, r3, #22
 80074a2:	d4ee      	bmi.n	8007482 <_vfiprintf_r+0x52>
 80074a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074a6:	f000 fbb1 	bl	8007c0c <__retarget_lock_release_recursive>
 80074aa:	e7ea      	b.n	8007482 <_vfiprintf_r+0x52>
 80074ac:	2300      	movs	r3, #0
 80074ae:	ad08      	add	r5, sp, #32
 80074b0:	616b      	str	r3, [r5, #20]
 80074b2:	3320      	adds	r3, #32
 80074b4:	766b      	strb	r3, [r5, #25]
 80074b6:	3310      	adds	r3, #16
 80074b8:	76ab      	strb	r3, [r5, #26]
 80074ba:	9707      	str	r7, [sp, #28]
 80074bc:	9f03      	ldr	r7, [sp, #12]
 80074be:	783b      	ldrb	r3, [r7, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <_vfiprintf_r+0x98>
 80074c4:	2b25      	cmp	r3, #37	; 0x25
 80074c6:	d14e      	bne.n	8007566 <_vfiprintf_r+0x136>
 80074c8:	9b03      	ldr	r3, [sp, #12]
 80074ca:	1afb      	subs	r3, r7, r3
 80074cc:	9305      	str	r3, [sp, #20]
 80074ce:	9b03      	ldr	r3, [sp, #12]
 80074d0:	429f      	cmp	r7, r3
 80074d2:	d00d      	beq.n	80074f0 <_vfiprintf_r+0xc0>
 80074d4:	9b05      	ldr	r3, [sp, #20]
 80074d6:	0021      	movs	r1, r4
 80074d8:	0030      	movs	r0, r6
 80074da:	9a03      	ldr	r2, [sp, #12]
 80074dc:	f7ff ff95 	bl	800740a <__sfputs_r>
 80074e0:	1c43      	adds	r3, r0, #1
 80074e2:	d100      	bne.n	80074e6 <_vfiprintf_r+0xb6>
 80074e4:	e0b5      	b.n	8007652 <_vfiprintf_r+0x222>
 80074e6:	696a      	ldr	r2, [r5, #20]
 80074e8:	9b05      	ldr	r3, [sp, #20]
 80074ea:	4694      	mov	ip, r2
 80074ec:	4463      	add	r3, ip
 80074ee:	616b      	str	r3, [r5, #20]
 80074f0:	783b      	ldrb	r3, [r7, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d100      	bne.n	80074f8 <_vfiprintf_r+0xc8>
 80074f6:	e0ac      	b.n	8007652 <_vfiprintf_r+0x222>
 80074f8:	2201      	movs	r2, #1
 80074fa:	1c7b      	adds	r3, r7, #1
 80074fc:	9303      	str	r3, [sp, #12]
 80074fe:	2300      	movs	r3, #0
 8007500:	4252      	negs	r2, r2
 8007502:	606a      	str	r2, [r5, #4]
 8007504:	a904      	add	r1, sp, #16
 8007506:	3254      	adds	r2, #84	; 0x54
 8007508:	1852      	adds	r2, r2, r1
 800750a:	602b      	str	r3, [r5, #0]
 800750c:	60eb      	str	r3, [r5, #12]
 800750e:	60ab      	str	r3, [r5, #8]
 8007510:	7013      	strb	r3, [r2, #0]
 8007512:	65ab      	str	r3, [r5, #88]	; 0x58
 8007514:	9b03      	ldr	r3, [sp, #12]
 8007516:	2205      	movs	r2, #5
 8007518:	7819      	ldrb	r1, [r3, #0]
 800751a:	485d      	ldr	r0, [pc, #372]	; (8007690 <_vfiprintf_r+0x260>)
 800751c:	f7ff fa40 	bl	80069a0 <memchr>
 8007520:	9b03      	ldr	r3, [sp, #12]
 8007522:	1c5f      	adds	r7, r3, #1
 8007524:	2800      	cmp	r0, #0
 8007526:	d120      	bne.n	800756a <_vfiprintf_r+0x13a>
 8007528:	682a      	ldr	r2, [r5, #0]
 800752a:	06d3      	lsls	r3, r2, #27
 800752c:	d504      	bpl.n	8007538 <_vfiprintf_r+0x108>
 800752e:	2353      	movs	r3, #83	; 0x53
 8007530:	a904      	add	r1, sp, #16
 8007532:	185b      	adds	r3, r3, r1
 8007534:	2120      	movs	r1, #32
 8007536:	7019      	strb	r1, [r3, #0]
 8007538:	0713      	lsls	r3, r2, #28
 800753a:	d504      	bpl.n	8007546 <_vfiprintf_r+0x116>
 800753c:	2353      	movs	r3, #83	; 0x53
 800753e:	a904      	add	r1, sp, #16
 8007540:	185b      	adds	r3, r3, r1
 8007542:	212b      	movs	r1, #43	; 0x2b
 8007544:	7019      	strb	r1, [r3, #0]
 8007546:	9b03      	ldr	r3, [sp, #12]
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	2b2a      	cmp	r3, #42	; 0x2a
 800754c:	d016      	beq.n	800757c <_vfiprintf_r+0x14c>
 800754e:	2100      	movs	r1, #0
 8007550:	68eb      	ldr	r3, [r5, #12]
 8007552:	9f03      	ldr	r7, [sp, #12]
 8007554:	783a      	ldrb	r2, [r7, #0]
 8007556:	1c78      	adds	r0, r7, #1
 8007558:	3a30      	subs	r2, #48	; 0x30
 800755a:	4684      	mov	ip, r0
 800755c:	2a09      	cmp	r2, #9
 800755e:	d94f      	bls.n	8007600 <_vfiprintf_r+0x1d0>
 8007560:	2900      	cmp	r1, #0
 8007562:	d111      	bne.n	8007588 <_vfiprintf_r+0x158>
 8007564:	e017      	b.n	8007596 <_vfiprintf_r+0x166>
 8007566:	3701      	adds	r7, #1
 8007568:	e7a9      	b.n	80074be <_vfiprintf_r+0x8e>
 800756a:	4b49      	ldr	r3, [pc, #292]	; (8007690 <_vfiprintf_r+0x260>)
 800756c:	682a      	ldr	r2, [r5, #0]
 800756e:	1ac0      	subs	r0, r0, r3
 8007570:	2301      	movs	r3, #1
 8007572:	4083      	lsls	r3, r0
 8007574:	4313      	orrs	r3, r2
 8007576:	602b      	str	r3, [r5, #0]
 8007578:	9703      	str	r7, [sp, #12]
 800757a:	e7cb      	b.n	8007514 <_vfiprintf_r+0xe4>
 800757c:	9b07      	ldr	r3, [sp, #28]
 800757e:	1d19      	adds	r1, r3, #4
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	9107      	str	r1, [sp, #28]
 8007584:	2b00      	cmp	r3, #0
 8007586:	db01      	blt.n	800758c <_vfiprintf_r+0x15c>
 8007588:	930b      	str	r3, [sp, #44]	; 0x2c
 800758a:	e004      	b.n	8007596 <_vfiprintf_r+0x166>
 800758c:	425b      	negs	r3, r3
 800758e:	60eb      	str	r3, [r5, #12]
 8007590:	2302      	movs	r3, #2
 8007592:	4313      	orrs	r3, r2
 8007594:	602b      	str	r3, [r5, #0]
 8007596:	783b      	ldrb	r3, [r7, #0]
 8007598:	2b2e      	cmp	r3, #46	; 0x2e
 800759a:	d10a      	bne.n	80075b2 <_vfiprintf_r+0x182>
 800759c:	787b      	ldrb	r3, [r7, #1]
 800759e:	2b2a      	cmp	r3, #42	; 0x2a
 80075a0:	d137      	bne.n	8007612 <_vfiprintf_r+0x1e2>
 80075a2:	9b07      	ldr	r3, [sp, #28]
 80075a4:	3702      	adds	r7, #2
 80075a6:	1d1a      	adds	r2, r3, #4
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	9207      	str	r2, [sp, #28]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	db2d      	blt.n	800760c <_vfiprintf_r+0x1dc>
 80075b0:	9309      	str	r3, [sp, #36]	; 0x24
 80075b2:	2203      	movs	r2, #3
 80075b4:	7839      	ldrb	r1, [r7, #0]
 80075b6:	4837      	ldr	r0, [pc, #220]	; (8007694 <_vfiprintf_r+0x264>)
 80075b8:	f7ff f9f2 	bl	80069a0 <memchr>
 80075bc:	2800      	cmp	r0, #0
 80075be:	d007      	beq.n	80075d0 <_vfiprintf_r+0x1a0>
 80075c0:	4b34      	ldr	r3, [pc, #208]	; (8007694 <_vfiprintf_r+0x264>)
 80075c2:	682a      	ldr	r2, [r5, #0]
 80075c4:	1ac0      	subs	r0, r0, r3
 80075c6:	2340      	movs	r3, #64	; 0x40
 80075c8:	4083      	lsls	r3, r0
 80075ca:	4313      	orrs	r3, r2
 80075cc:	3701      	adds	r7, #1
 80075ce:	602b      	str	r3, [r5, #0]
 80075d0:	7839      	ldrb	r1, [r7, #0]
 80075d2:	1c7b      	adds	r3, r7, #1
 80075d4:	2206      	movs	r2, #6
 80075d6:	4830      	ldr	r0, [pc, #192]	; (8007698 <_vfiprintf_r+0x268>)
 80075d8:	9303      	str	r3, [sp, #12]
 80075da:	7629      	strb	r1, [r5, #24]
 80075dc:	f7ff f9e0 	bl	80069a0 <memchr>
 80075e0:	2800      	cmp	r0, #0
 80075e2:	d045      	beq.n	8007670 <_vfiprintf_r+0x240>
 80075e4:	4b2d      	ldr	r3, [pc, #180]	; (800769c <_vfiprintf_r+0x26c>)
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d127      	bne.n	800763a <_vfiprintf_r+0x20a>
 80075ea:	2207      	movs	r2, #7
 80075ec:	9b07      	ldr	r3, [sp, #28]
 80075ee:	3307      	adds	r3, #7
 80075f0:	4393      	bics	r3, r2
 80075f2:	3308      	adds	r3, #8
 80075f4:	9307      	str	r3, [sp, #28]
 80075f6:	696b      	ldr	r3, [r5, #20]
 80075f8:	9a04      	ldr	r2, [sp, #16]
 80075fa:	189b      	adds	r3, r3, r2
 80075fc:	616b      	str	r3, [r5, #20]
 80075fe:	e75d      	b.n	80074bc <_vfiprintf_r+0x8c>
 8007600:	210a      	movs	r1, #10
 8007602:	434b      	muls	r3, r1
 8007604:	4667      	mov	r7, ip
 8007606:	189b      	adds	r3, r3, r2
 8007608:	3909      	subs	r1, #9
 800760a:	e7a3      	b.n	8007554 <_vfiprintf_r+0x124>
 800760c:	2301      	movs	r3, #1
 800760e:	425b      	negs	r3, r3
 8007610:	e7ce      	b.n	80075b0 <_vfiprintf_r+0x180>
 8007612:	2300      	movs	r3, #0
 8007614:	001a      	movs	r2, r3
 8007616:	3701      	adds	r7, #1
 8007618:	606b      	str	r3, [r5, #4]
 800761a:	7839      	ldrb	r1, [r7, #0]
 800761c:	1c78      	adds	r0, r7, #1
 800761e:	3930      	subs	r1, #48	; 0x30
 8007620:	4684      	mov	ip, r0
 8007622:	2909      	cmp	r1, #9
 8007624:	d903      	bls.n	800762e <_vfiprintf_r+0x1fe>
 8007626:	2b00      	cmp	r3, #0
 8007628:	d0c3      	beq.n	80075b2 <_vfiprintf_r+0x182>
 800762a:	9209      	str	r2, [sp, #36]	; 0x24
 800762c:	e7c1      	b.n	80075b2 <_vfiprintf_r+0x182>
 800762e:	230a      	movs	r3, #10
 8007630:	435a      	muls	r2, r3
 8007632:	4667      	mov	r7, ip
 8007634:	1852      	adds	r2, r2, r1
 8007636:	3b09      	subs	r3, #9
 8007638:	e7ef      	b.n	800761a <_vfiprintf_r+0x1ea>
 800763a:	ab07      	add	r3, sp, #28
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	0022      	movs	r2, r4
 8007640:	0029      	movs	r1, r5
 8007642:	0030      	movs	r0, r6
 8007644:	4b16      	ldr	r3, [pc, #88]	; (80076a0 <_vfiprintf_r+0x270>)
 8007646:	f7fd ff33 	bl	80054b0 <_printf_float>
 800764a:	9004      	str	r0, [sp, #16]
 800764c:	9b04      	ldr	r3, [sp, #16]
 800764e:	3301      	adds	r3, #1
 8007650:	d1d1      	bne.n	80075f6 <_vfiprintf_r+0x1c6>
 8007652:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007654:	07db      	lsls	r3, r3, #31
 8007656:	d405      	bmi.n	8007664 <_vfiprintf_r+0x234>
 8007658:	89a3      	ldrh	r3, [r4, #12]
 800765a:	059b      	lsls	r3, r3, #22
 800765c:	d402      	bmi.n	8007664 <_vfiprintf_r+0x234>
 800765e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007660:	f000 fad4 	bl	8007c0c <__retarget_lock_release_recursive>
 8007664:	89a3      	ldrh	r3, [r4, #12]
 8007666:	065b      	lsls	r3, r3, #25
 8007668:	d500      	bpl.n	800766c <_vfiprintf_r+0x23c>
 800766a:	e70a      	b.n	8007482 <_vfiprintf_r+0x52>
 800766c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800766e:	e70a      	b.n	8007486 <_vfiprintf_r+0x56>
 8007670:	ab07      	add	r3, sp, #28
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	0022      	movs	r2, r4
 8007676:	0029      	movs	r1, r5
 8007678:	0030      	movs	r0, r6
 800767a:	4b09      	ldr	r3, [pc, #36]	; (80076a0 <_vfiprintf_r+0x270>)
 800767c:	f7fe f9ca 	bl	8005a14 <_printf_i>
 8007680:	e7e3      	b.n	800764a <_vfiprintf_r+0x21a>
 8007682:	46c0      	nop			; (mov r8, r8)
 8007684:	08008344 	.word	0x08008344
 8007688:	08008364 	.word	0x08008364
 800768c:	08008324 	.word	0x08008324
 8007690:	08008212 	.word	0x08008212
 8007694:	08008218 	.word	0x08008218
 8007698:	0800821c 	.word	0x0800821c
 800769c:	080054b1 	.word	0x080054b1
 80076a0:	0800740b 	.word	0x0800740b

080076a4 <__swbuf_r>:
 80076a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a6:	0005      	movs	r5, r0
 80076a8:	000e      	movs	r6, r1
 80076aa:	0014      	movs	r4, r2
 80076ac:	2800      	cmp	r0, #0
 80076ae:	d004      	beq.n	80076ba <__swbuf_r+0x16>
 80076b0:	6983      	ldr	r3, [r0, #24]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d101      	bne.n	80076ba <__swbuf_r+0x16>
 80076b6:	f000 fa07 	bl	8007ac8 <__sinit>
 80076ba:	4b22      	ldr	r3, [pc, #136]	; (8007744 <__swbuf_r+0xa0>)
 80076bc:	429c      	cmp	r4, r3
 80076be:	d12e      	bne.n	800771e <__swbuf_r+0x7a>
 80076c0:	686c      	ldr	r4, [r5, #4]
 80076c2:	69a3      	ldr	r3, [r4, #24]
 80076c4:	60a3      	str	r3, [r4, #8]
 80076c6:	89a3      	ldrh	r3, [r4, #12]
 80076c8:	071b      	lsls	r3, r3, #28
 80076ca:	d532      	bpl.n	8007732 <__swbuf_r+0x8e>
 80076cc:	6923      	ldr	r3, [r4, #16]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d02f      	beq.n	8007732 <__swbuf_r+0x8e>
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	6922      	ldr	r2, [r4, #16]
 80076d6:	b2f7      	uxtb	r7, r6
 80076d8:	1a98      	subs	r0, r3, r2
 80076da:	6963      	ldr	r3, [r4, #20]
 80076dc:	b2f6      	uxtb	r6, r6
 80076de:	4283      	cmp	r3, r0
 80076e0:	dc05      	bgt.n	80076ee <__swbuf_r+0x4a>
 80076e2:	0021      	movs	r1, r4
 80076e4:	0028      	movs	r0, r5
 80076e6:	f000 f94d 	bl	8007984 <_fflush_r>
 80076ea:	2800      	cmp	r0, #0
 80076ec:	d127      	bne.n	800773e <__swbuf_r+0x9a>
 80076ee:	68a3      	ldr	r3, [r4, #8]
 80076f0:	3001      	adds	r0, #1
 80076f2:	3b01      	subs	r3, #1
 80076f4:	60a3      	str	r3, [r4, #8]
 80076f6:	6823      	ldr	r3, [r4, #0]
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	6022      	str	r2, [r4, #0]
 80076fc:	701f      	strb	r7, [r3, #0]
 80076fe:	6963      	ldr	r3, [r4, #20]
 8007700:	4283      	cmp	r3, r0
 8007702:	d004      	beq.n	800770e <__swbuf_r+0x6a>
 8007704:	89a3      	ldrh	r3, [r4, #12]
 8007706:	07db      	lsls	r3, r3, #31
 8007708:	d507      	bpl.n	800771a <__swbuf_r+0x76>
 800770a:	2e0a      	cmp	r6, #10
 800770c:	d105      	bne.n	800771a <__swbuf_r+0x76>
 800770e:	0021      	movs	r1, r4
 8007710:	0028      	movs	r0, r5
 8007712:	f000 f937 	bl	8007984 <_fflush_r>
 8007716:	2800      	cmp	r0, #0
 8007718:	d111      	bne.n	800773e <__swbuf_r+0x9a>
 800771a:	0030      	movs	r0, r6
 800771c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800771e:	4b0a      	ldr	r3, [pc, #40]	; (8007748 <__swbuf_r+0xa4>)
 8007720:	429c      	cmp	r4, r3
 8007722:	d101      	bne.n	8007728 <__swbuf_r+0x84>
 8007724:	68ac      	ldr	r4, [r5, #8]
 8007726:	e7cc      	b.n	80076c2 <__swbuf_r+0x1e>
 8007728:	4b08      	ldr	r3, [pc, #32]	; (800774c <__swbuf_r+0xa8>)
 800772a:	429c      	cmp	r4, r3
 800772c:	d1c9      	bne.n	80076c2 <__swbuf_r+0x1e>
 800772e:	68ec      	ldr	r4, [r5, #12]
 8007730:	e7c7      	b.n	80076c2 <__swbuf_r+0x1e>
 8007732:	0021      	movs	r1, r4
 8007734:	0028      	movs	r0, r5
 8007736:	f000 f819 	bl	800776c <__swsetup_r>
 800773a:	2800      	cmp	r0, #0
 800773c:	d0c9      	beq.n	80076d2 <__swbuf_r+0x2e>
 800773e:	2601      	movs	r6, #1
 8007740:	4276      	negs	r6, r6
 8007742:	e7ea      	b.n	800771a <__swbuf_r+0x76>
 8007744:	08008344 	.word	0x08008344
 8007748:	08008364 	.word	0x08008364
 800774c:	08008324 	.word	0x08008324

08007750 <__ascii_wctomb>:
 8007750:	0003      	movs	r3, r0
 8007752:	1e08      	subs	r0, r1, #0
 8007754:	d005      	beq.n	8007762 <__ascii_wctomb+0x12>
 8007756:	2aff      	cmp	r2, #255	; 0xff
 8007758:	d904      	bls.n	8007764 <__ascii_wctomb+0x14>
 800775a:	228a      	movs	r2, #138	; 0x8a
 800775c:	2001      	movs	r0, #1
 800775e:	601a      	str	r2, [r3, #0]
 8007760:	4240      	negs	r0, r0
 8007762:	4770      	bx	lr
 8007764:	2001      	movs	r0, #1
 8007766:	700a      	strb	r2, [r1, #0]
 8007768:	e7fb      	b.n	8007762 <__ascii_wctomb+0x12>
	...

0800776c <__swsetup_r>:
 800776c:	4b37      	ldr	r3, [pc, #220]	; (800784c <__swsetup_r+0xe0>)
 800776e:	b570      	push	{r4, r5, r6, lr}
 8007770:	681d      	ldr	r5, [r3, #0]
 8007772:	0006      	movs	r6, r0
 8007774:	000c      	movs	r4, r1
 8007776:	2d00      	cmp	r5, #0
 8007778:	d005      	beq.n	8007786 <__swsetup_r+0x1a>
 800777a:	69ab      	ldr	r3, [r5, #24]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d102      	bne.n	8007786 <__swsetup_r+0x1a>
 8007780:	0028      	movs	r0, r5
 8007782:	f000 f9a1 	bl	8007ac8 <__sinit>
 8007786:	4b32      	ldr	r3, [pc, #200]	; (8007850 <__swsetup_r+0xe4>)
 8007788:	429c      	cmp	r4, r3
 800778a:	d10f      	bne.n	80077ac <__swsetup_r+0x40>
 800778c:	686c      	ldr	r4, [r5, #4]
 800778e:	230c      	movs	r3, #12
 8007790:	5ee2      	ldrsh	r2, [r4, r3]
 8007792:	b293      	uxth	r3, r2
 8007794:	0711      	lsls	r1, r2, #28
 8007796:	d42d      	bmi.n	80077f4 <__swsetup_r+0x88>
 8007798:	06d9      	lsls	r1, r3, #27
 800779a:	d411      	bmi.n	80077c0 <__swsetup_r+0x54>
 800779c:	2309      	movs	r3, #9
 800779e:	2001      	movs	r0, #1
 80077a0:	6033      	str	r3, [r6, #0]
 80077a2:	3337      	adds	r3, #55	; 0x37
 80077a4:	4313      	orrs	r3, r2
 80077a6:	81a3      	strh	r3, [r4, #12]
 80077a8:	4240      	negs	r0, r0
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	4b29      	ldr	r3, [pc, #164]	; (8007854 <__swsetup_r+0xe8>)
 80077ae:	429c      	cmp	r4, r3
 80077b0:	d101      	bne.n	80077b6 <__swsetup_r+0x4a>
 80077b2:	68ac      	ldr	r4, [r5, #8]
 80077b4:	e7eb      	b.n	800778e <__swsetup_r+0x22>
 80077b6:	4b28      	ldr	r3, [pc, #160]	; (8007858 <__swsetup_r+0xec>)
 80077b8:	429c      	cmp	r4, r3
 80077ba:	d1e8      	bne.n	800778e <__swsetup_r+0x22>
 80077bc:	68ec      	ldr	r4, [r5, #12]
 80077be:	e7e6      	b.n	800778e <__swsetup_r+0x22>
 80077c0:	075b      	lsls	r3, r3, #29
 80077c2:	d513      	bpl.n	80077ec <__swsetup_r+0x80>
 80077c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077c6:	2900      	cmp	r1, #0
 80077c8:	d008      	beq.n	80077dc <__swsetup_r+0x70>
 80077ca:	0023      	movs	r3, r4
 80077cc:	3344      	adds	r3, #68	; 0x44
 80077ce:	4299      	cmp	r1, r3
 80077d0:	d002      	beq.n	80077d8 <__swsetup_r+0x6c>
 80077d2:	0030      	movs	r0, r6
 80077d4:	f7ff fcc0 	bl	8007158 <_free_r>
 80077d8:	2300      	movs	r3, #0
 80077da:	6363      	str	r3, [r4, #52]	; 0x34
 80077dc:	2224      	movs	r2, #36	; 0x24
 80077de:	89a3      	ldrh	r3, [r4, #12]
 80077e0:	4393      	bics	r3, r2
 80077e2:	81a3      	strh	r3, [r4, #12]
 80077e4:	2300      	movs	r3, #0
 80077e6:	6063      	str	r3, [r4, #4]
 80077e8:	6923      	ldr	r3, [r4, #16]
 80077ea:	6023      	str	r3, [r4, #0]
 80077ec:	2308      	movs	r3, #8
 80077ee:	89a2      	ldrh	r2, [r4, #12]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	81a3      	strh	r3, [r4, #12]
 80077f4:	6923      	ldr	r3, [r4, #16]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10b      	bne.n	8007812 <__swsetup_r+0xa6>
 80077fa:	21a0      	movs	r1, #160	; 0xa0
 80077fc:	2280      	movs	r2, #128	; 0x80
 80077fe:	89a3      	ldrh	r3, [r4, #12]
 8007800:	0089      	lsls	r1, r1, #2
 8007802:	0092      	lsls	r2, r2, #2
 8007804:	400b      	ands	r3, r1
 8007806:	4293      	cmp	r3, r2
 8007808:	d003      	beq.n	8007812 <__swsetup_r+0xa6>
 800780a:	0021      	movs	r1, r4
 800780c:	0030      	movs	r0, r6
 800780e:	f000 fa27 	bl	8007c60 <__smakebuf_r>
 8007812:	220c      	movs	r2, #12
 8007814:	5ea3      	ldrsh	r3, [r4, r2]
 8007816:	2001      	movs	r0, #1
 8007818:	001a      	movs	r2, r3
 800781a:	b299      	uxth	r1, r3
 800781c:	4002      	ands	r2, r0
 800781e:	4203      	tst	r3, r0
 8007820:	d00f      	beq.n	8007842 <__swsetup_r+0xd6>
 8007822:	2200      	movs	r2, #0
 8007824:	60a2      	str	r2, [r4, #8]
 8007826:	6962      	ldr	r2, [r4, #20]
 8007828:	4252      	negs	r2, r2
 800782a:	61a2      	str	r2, [r4, #24]
 800782c:	2000      	movs	r0, #0
 800782e:	6922      	ldr	r2, [r4, #16]
 8007830:	4282      	cmp	r2, r0
 8007832:	d1ba      	bne.n	80077aa <__swsetup_r+0x3e>
 8007834:	060a      	lsls	r2, r1, #24
 8007836:	d5b8      	bpl.n	80077aa <__swsetup_r+0x3e>
 8007838:	2240      	movs	r2, #64	; 0x40
 800783a:	4313      	orrs	r3, r2
 800783c:	81a3      	strh	r3, [r4, #12]
 800783e:	3801      	subs	r0, #1
 8007840:	e7b3      	b.n	80077aa <__swsetup_r+0x3e>
 8007842:	0788      	lsls	r0, r1, #30
 8007844:	d400      	bmi.n	8007848 <__swsetup_r+0xdc>
 8007846:	6962      	ldr	r2, [r4, #20]
 8007848:	60a2      	str	r2, [r4, #8]
 800784a:	e7ef      	b.n	800782c <__swsetup_r+0xc0>
 800784c:	2000000c 	.word	0x2000000c
 8007850:	08008344 	.word	0x08008344
 8007854:	08008364 	.word	0x08008364
 8007858:	08008324 	.word	0x08008324

0800785c <abort>:
 800785c:	2006      	movs	r0, #6
 800785e:	b510      	push	{r4, lr}
 8007860:	f000 fa6c 	bl	8007d3c <raise>
 8007864:	2001      	movs	r0, #1
 8007866:	f7fb f845 	bl	80028f4 <_exit>
	...

0800786c <__sflush_r>:
 800786c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800786e:	898b      	ldrh	r3, [r1, #12]
 8007870:	0005      	movs	r5, r0
 8007872:	000c      	movs	r4, r1
 8007874:	071a      	lsls	r2, r3, #28
 8007876:	d45f      	bmi.n	8007938 <__sflush_r+0xcc>
 8007878:	684a      	ldr	r2, [r1, #4]
 800787a:	2a00      	cmp	r2, #0
 800787c:	dc04      	bgt.n	8007888 <__sflush_r+0x1c>
 800787e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8007880:	2a00      	cmp	r2, #0
 8007882:	dc01      	bgt.n	8007888 <__sflush_r+0x1c>
 8007884:	2000      	movs	r0, #0
 8007886:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007888:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800788a:	2f00      	cmp	r7, #0
 800788c:	d0fa      	beq.n	8007884 <__sflush_r+0x18>
 800788e:	2200      	movs	r2, #0
 8007890:	2180      	movs	r1, #128	; 0x80
 8007892:	682e      	ldr	r6, [r5, #0]
 8007894:	602a      	str	r2, [r5, #0]
 8007896:	001a      	movs	r2, r3
 8007898:	0149      	lsls	r1, r1, #5
 800789a:	400a      	ands	r2, r1
 800789c:	420b      	tst	r3, r1
 800789e:	d034      	beq.n	800790a <__sflush_r+0x9e>
 80078a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80078a2:	89a3      	ldrh	r3, [r4, #12]
 80078a4:	075b      	lsls	r3, r3, #29
 80078a6:	d506      	bpl.n	80078b6 <__sflush_r+0x4a>
 80078a8:	6863      	ldr	r3, [r4, #4]
 80078aa:	1ac0      	subs	r0, r0, r3
 80078ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <__sflush_r+0x4a>
 80078b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80078b4:	1ac0      	subs	r0, r0, r3
 80078b6:	0002      	movs	r2, r0
 80078b8:	6a21      	ldr	r1, [r4, #32]
 80078ba:	2300      	movs	r3, #0
 80078bc:	0028      	movs	r0, r5
 80078be:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80078c0:	47b8      	blx	r7
 80078c2:	89a1      	ldrh	r1, [r4, #12]
 80078c4:	1c43      	adds	r3, r0, #1
 80078c6:	d106      	bne.n	80078d6 <__sflush_r+0x6a>
 80078c8:	682b      	ldr	r3, [r5, #0]
 80078ca:	2b1d      	cmp	r3, #29
 80078cc:	d831      	bhi.n	8007932 <__sflush_r+0xc6>
 80078ce:	4a2c      	ldr	r2, [pc, #176]	; (8007980 <__sflush_r+0x114>)
 80078d0:	40da      	lsrs	r2, r3
 80078d2:	07d3      	lsls	r3, r2, #31
 80078d4:	d52d      	bpl.n	8007932 <__sflush_r+0xc6>
 80078d6:	2300      	movs	r3, #0
 80078d8:	6063      	str	r3, [r4, #4]
 80078da:	6923      	ldr	r3, [r4, #16]
 80078dc:	6023      	str	r3, [r4, #0]
 80078de:	04cb      	lsls	r3, r1, #19
 80078e0:	d505      	bpl.n	80078ee <__sflush_r+0x82>
 80078e2:	1c43      	adds	r3, r0, #1
 80078e4:	d102      	bne.n	80078ec <__sflush_r+0x80>
 80078e6:	682b      	ldr	r3, [r5, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d100      	bne.n	80078ee <__sflush_r+0x82>
 80078ec:	6560      	str	r0, [r4, #84]	; 0x54
 80078ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078f0:	602e      	str	r6, [r5, #0]
 80078f2:	2900      	cmp	r1, #0
 80078f4:	d0c6      	beq.n	8007884 <__sflush_r+0x18>
 80078f6:	0023      	movs	r3, r4
 80078f8:	3344      	adds	r3, #68	; 0x44
 80078fa:	4299      	cmp	r1, r3
 80078fc:	d002      	beq.n	8007904 <__sflush_r+0x98>
 80078fe:	0028      	movs	r0, r5
 8007900:	f7ff fc2a 	bl	8007158 <_free_r>
 8007904:	2000      	movs	r0, #0
 8007906:	6360      	str	r0, [r4, #52]	; 0x34
 8007908:	e7bd      	b.n	8007886 <__sflush_r+0x1a>
 800790a:	2301      	movs	r3, #1
 800790c:	0028      	movs	r0, r5
 800790e:	6a21      	ldr	r1, [r4, #32]
 8007910:	47b8      	blx	r7
 8007912:	1c43      	adds	r3, r0, #1
 8007914:	d1c5      	bne.n	80078a2 <__sflush_r+0x36>
 8007916:	682b      	ldr	r3, [r5, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d0c2      	beq.n	80078a2 <__sflush_r+0x36>
 800791c:	2b1d      	cmp	r3, #29
 800791e:	d001      	beq.n	8007924 <__sflush_r+0xb8>
 8007920:	2b16      	cmp	r3, #22
 8007922:	d101      	bne.n	8007928 <__sflush_r+0xbc>
 8007924:	602e      	str	r6, [r5, #0]
 8007926:	e7ad      	b.n	8007884 <__sflush_r+0x18>
 8007928:	2340      	movs	r3, #64	; 0x40
 800792a:	89a2      	ldrh	r2, [r4, #12]
 800792c:	4313      	orrs	r3, r2
 800792e:	81a3      	strh	r3, [r4, #12]
 8007930:	e7a9      	b.n	8007886 <__sflush_r+0x1a>
 8007932:	2340      	movs	r3, #64	; 0x40
 8007934:	430b      	orrs	r3, r1
 8007936:	e7fa      	b.n	800792e <__sflush_r+0xc2>
 8007938:	690f      	ldr	r7, [r1, #16]
 800793a:	2f00      	cmp	r7, #0
 800793c:	d0a2      	beq.n	8007884 <__sflush_r+0x18>
 800793e:	680a      	ldr	r2, [r1, #0]
 8007940:	600f      	str	r7, [r1, #0]
 8007942:	1bd2      	subs	r2, r2, r7
 8007944:	9201      	str	r2, [sp, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	079b      	lsls	r3, r3, #30
 800794a:	d100      	bne.n	800794e <__sflush_r+0xe2>
 800794c:	694a      	ldr	r2, [r1, #20]
 800794e:	60a2      	str	r2, [r4, #8]
 8007950:	9b01      	ldr	r3, [sp, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	dc00      	bgt.n	8007958 <__sflush_r+0xec>
 8007956:	e795      	b.n	8007884 <__sflush_r+0x18>
 8007958:	003a      	movs	r2, r7
 800795a:	0028      	movs	r0, r5
 800795c:	9b01      	ldr	r3, [sp, #4]
 800795e:	6a21      	ldr	r1, [r4, #32]
 8007960:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007962:	47b0      	blx	r6
 8007964:	2800      	cmp	r0, #0
 8007966:	dc06      	bgt.n	8007976 <__sflush_r+0x10a>
 8007968:	2340      	movs	r3, #64	; 0x40
 800796a:	2001      	movs	r0, #1
 800796c:	89a2      	ldrh	r2, [r4, #12]
 800796e:	4240      	negs	r0, r0
 8007970:	4313      	orrs	r3, r2
 8007972:	81a3      	strh	r3, [r4, #12]
 8007974:	e787      	b.n	8007886 <__sflush_r+0x1a>
 8007976:	9b01      	ldr	r3, [sp, #4]
 8007978:	183f      	adds	r7, r7, r0
 800797a:	1a1b      	subs	r3, r3, r0
 800797c:	9301      	str	r3, [sp, #4]
 800797e:	e7e7      	b.n	8007950 <__sflush_r+0xe4>
 8007980:	20400001 	.word	0x20400001

08007984 <_fflush_r>:
 8007984:	690b      	ldr	r3, [r1, #16]
 8007986:	b570      	push	{r4, r5, r6, lr}
 8007988:	0005      	movs	r5, r0
 800798a:	000c      	movs	r4, r1
 800798c:	2b00      	cmp	r3, #0
 800798e:	d102      	bne.n	8007996 <_fflush_r+0x12>
 8007990:	2500      	movs	r5, #0
 8007992:	0028      	movs	r0, r5
 8007994:	bd70      	pop	{r4, r5, r6, pc}
 8007996:	2800      	cmp	r0, #0
 8007998:	d004      	beq.n	80079a4 <_fflush_r+0x20>
 800799a:	6983      	ldr	r3, [r0, #24]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <_fflush_r+0x20>
 80079a0:	f000 f892 	bl	8007ac8 <__sinit>
 80079a4:	4b14      	ldr	r3, [pc, #80]	; (80079f8 <_fflush_r+0x74>)
 80079a6:	429c      	cmp	r4, r3
 80079a8:	d11b      	bne.n	80079e2 <_fflush_r+0x5e>
 80079aa:	686c      	ldr	r4, [r5, #4]
 80079ac:	220c      	movs	r2, #12
 80079ae:	5ea3      	ldrsh	r3, [r4, r2]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d0ed      	beq.n	8007990 <_fflush_r+0xc>
 80079b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80079b6:	07d2      	lsls	r2, r2, #31
 80079b8:	d404      	bmi.n	80079c4 <_fflush_r+0x40>
 80079ba:	059b      	lsls	r3, r3, #22
 80079bc:	d402      	bmi.n	80079c4 <_fflush_r+0x40>
 80079be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079c0:	f000 f923 	bl	8007c0a <__retarget_lock_acquire_recursive>
 80079c4:	0028      	movs	r0, r5
 80079c6:	0021      	movs	r1, r4
 80079c8:	f7ff ff50 	bl	800786c <__sflush_r>
 80079cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079ce:	0005      	movs	r5, r0
 80079d0:	07db      	lsls	r3, r3, #31
 80079d2:	d4de      	bmi.n	8007992 <_fflush_r+0xe>
 80079d4:	89a3      	ldrh	r3, [r4, #12]
 80079d6:	059b      	lsls	r3, r3, #22
 80079d8:	d4db      	bmi.n	8007992 <_fflush_r+0xe>
 80079da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079dc:	f000 f916 	bl	8007c0c <__retarget_lock_release_recursive>
 80079e0:	e7d7      	b.n	8007992 <_fflush_r+0xe>
 80079e2:	4b06      	ldr	r3, [pc, #24]	; (80079fc <_fflush_r+0x78>)
 80079e4:	429c      	cmp	r4, r3
 80079e6:	d101      	bne.n	80079ec <_fflush_r+0x68>
 80079e8:	68ac      	ldr	r4, [r5, #8]
 80079ea:	e7df      	b.n	80079ac <_fflush_r+0x28>
 80079ec:	4b04      	ldr	r3, [pc, #16]	; (8007a00 <_fflush_r+0x7c>)
 80079ee:	429c      	cmp	r4, r3
 80079f0:	d1dc      	bne.n	80079ac <_fflush_r+0x28>
 80079f2:	68ec      	ldr	r4, [r5, #12]
 80079f4:	e7da      	b.n	80079ac <_fflush_r+0x28>
 80079f6:	46c0      	nop			; (mov r8, r8)
 80079f8:	08008344 	.word	0x08008344
 80079fc:	08008364 	.word	0x08008364
 8007a00:	08008324 	.word	0x08008324

08007a04 <std>:
 8007a04:	2300      	movs	r3, #0
 8007a06:	b510      	push	{r4, lr}
 8007a08:	0004      	movs	r4, r0
 8007a0a:	6003      	str	r3, [r0, #0]
 8007a0c:	6043      	str	r3, [r0, #4]
 8007a0e:	6083      	str	r3, [r0, #8]
 8007a10:	8181      	strh	r1, [r0, #12]
 8007a12:	6643      	str	r3, [r0, #100]	; 0x64
 8007a14:	0019      	movs	r1, r3
 8007a16:	81c2      	strh	r2, [r0, #14]
 8007a18:	6103      	str	r3, [r0, #16]
 8007a1a:	6143      	str	r3, [r0, #20]
 8007a1c:	6183      	str	r3, [r0, #24]
 8007a1e:	2208      	movs	r2, #8
 8007a20:	305c      	adds	r0, #92	; 0x5c
 8007a22:	f7fd fc93 	bl	800534c <memset>
 8007a26:	4b05      	ldr	r3, [pc, #20]	; (8007a3c <std+0x38>)
 8007a28:	6224      	str	r4, [r4, #32]
 8007a2a:	6263      	str	r3, [r4, #36]	; 0x24
 8007a2c:	4b04      	ldr	r3, [pc, #16]	; (8007a40 <std+0x3c>)
 8007a2e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007a30:	4b04      	ldr	r3, [pc, #16]	; (8007a44 <std+0x40>)
 8007a32:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007a34:	4b04      	ldr	r3, [pc, #16]	; (8007a48 <std+0x44>)
 8007a36:	6323      	str	r3, [r4, #48]	; 0x30
 8007a38:	bd10      	pop	{r4, pc}
 8007a3a:	46c0      	nop			; (mov r8, r8)
 8007a3c:	08007d7d 	.word	0x08007d7d
 8007a40:	08007da5 	.word	0x08007da5
 8007a44:	08007ddd 	.word	0x08007ddd
 8007a48:	08007e09 	.word	0x08007e09

08007a4c <_cleanup_r>:
 8007a4c:	b510      	push	{r4, lr}
 8007a4e:	4902      	ldr	r1, [pc, #8]	; (8007a58 <_cleanup_r+0xc>)
 8007a50:	f000 f8ba 	bl	8007bc8 <_fwalk_reent>
 8007a54:	bd10      	pop	{r4, pc}
 8007a56:	46c0      	nop			; (mov r8, r8)
 8007a58:	08007985 	.word	0x08007985

08007a5c <__sfmoreglue>:
 8007a5c:	b570      	push	{r4, r5, r6, lr}
 8007a5e:	2568      	movs	r5, #104	; 0x68
 8007a60:	1e4a      	subs	r2, r1, #1
 8007a62:	4355      	muls	r5, r2
 8007a64:	000e      	movs	r6, r1
 8007a66:	0029      	movs	r1, r5
 8007a68:	3174      	adds	r1, #116	; 0x74
 8007a6a:	f7ff fbe1 	bl	8007230 <_malloc_r>
 8007a6e:	1e04      	subs	r4, r0, #0
 8007a70:	d008      	beq.n	8007a84 <__sfmoreglue+0x28>
 8007a72:	2100      	movs	r1, #0
 8007a74:	002a      	movs	r2, r5
 8007a76:	6001      	str	r1, [r0, #0]
 8007a78:	6046      	str	r6, [r0, #4]
 8007a7a:	300c      	adds	r0, #12
 8007a7c:	60a0      	str	r0, [r4, #8]
 8007a7e:	3268      	adds	r2, #104	; 0x68
 8007a80:	f7fd fc64 	bl	800534c <memset>
 8007a84:	0020      	movs	r0, r4
 8007a86:	bd70      	pop	{r4, r5, r6, pc}

08007a88 <__sfp_lock_acquire>:
 8007a88:	b510      	push	{r4, lr}
 8007a8a:	4802      	ldr	r0, [pc, #8]	; (8007a94 <__sfp_lock_acquire+0xc>)
 8007a8c:	f000 f8bd 	bl	8007c0a <__retarget_lock_acquire_recursive>
 8007a90:	bd10      	pop	{r4, pc}
 8007a92:	46c0      	nop			; (mov r8, r8)
 8007a94:	200002f5 	.word	0x200002f5

08007a98 <__sfp_lock_release>:
 8007a98:	b510      	push	{r4, lr}
 8007a9a:	4802      	ldr	r0, [pc, #8]	; (8007aa4 <__sfp_lock_release+0xc>)
 8007a9c:	f000 f8b6 	bl	8007c0c <__retarget_lock_release_recursive>
 8007aa0:	bd10      	pop	{r4, pc}
 8007aa2:	46c0      	nop			; (mov r8, r8)
 8007aa4:	200002f5 	.word	0x200002f5

08007aa8 <__sinit_lock_acquire>:
 8007aa8:	b510      	push	{r4, lr}
 8007aaa:	4802      	ldr	r0, [pc, #8]	; (8007ab4 <__sinit_lock_acquire+0xc>)
 8007aac:	f000 f8ad 	bl	8007c0a <__retarget_lock_acquire_recursive>
 8007ab0:	bd10      	pop	{r4, pc}
 8007ab2:	46c0      	nop			; (mov r8, r8)
 8007ab4:	200002f6 	.word	0x200002f6

08007ab8 <__sinit_lock_release>:
 8007ab8:	b510      	push	{r4, lr}
 8007aba:	4802      	ldr	r0, [pc, #8]	; (8007ac4 <__sinit_lock_release+0xc>)
 8007abc:	f000 f8a6 	bl	8007c0c <__retarget_lock_release_recursive>
 8007ac0:	bd10      	pop	{r4, pc}
 8007ac2:	46c0      	nop			; (mov r8, r8)
 8007ac4:	200002f6 	.word	0x200002f6

08007ac8 <__sinit>:
 8007ac8:	b513      	push	{r0, r1, r4, lr}
 8007aca:	0004      	movs	r4, r0
 8007acc:	f7ff ffec 	bl	8007aa8 <__sinit_lock_acquire>
 8007ad0:	69a3      	ldr	r3, [r4, #24]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d002      	beq.n	8007adc <__sinit+0x14>
 8007ad6:	f7ff ffef 	bl	8007ab8 <__sinit_lock_release>
 8007ada:	bd13      	pop	{r0, r1, r4, pc}
 8007adc:	64a3      	str	r3, [r4, #72]	; 0x48
 8007ade:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007ae0:	6523      	str	r3, [r4, #80]	; 0x50
 8007ae2:	4b13      	ldr	r3, [pc, #76]	; (8007b30 <__sinit+0x68>)
 8007ae4:	4a13      	ldr	r2, [pc, #76]	; (8007b34 <__sinit+0x6c>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	62a2      	str	r2, [r4, #40]	; 0x28
 8007aea:	9301      	str	r3, [sp, #4]
 8007aec:	42a3      	cmp	r3, r4
 8007aee:	d101      	bne.n	8007af4 <__sinit+0x2c>
 8007af0:	2301      	movs	r3, #1
 8007af2:	61a3      	str	r3, [r4, #24]
 8007af4:	0020      	movs	r0, r4
 8007af6:	f000 f81f 	bl	8007b38 <__sfp>
 8007afa:	6060      	str	r0, [r4, #4]
 8007afc:	0020      	movs	r0, r4
 8007afe:	f000 f81b 	bl	8007b38 <__sfp>
 8007b02:	60a0      	str	r0, [r4, #8]
 8007b04:	0020      	movs	r0, r4
 8007b06:	f000 f817 	bl	8007b38 <__sfp>
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	2104      	movs	r1, #4
 8007b0e:	60e0      	str	r0, [r4, #12]
 8007b10:	6860      	ldr	r0, [r4, #4]
 8007b12:	f7ff ff77 	bl	8007a04 <std>
 8007b16:	2201      	movs	r2, #1
 8007b18:	2109      	movs	r1, #9
 8007b1a:	68a0      	ldr	r0, [r4, #8]
 8007b1c:	f7ff ff72 	bl	8007a04 <std>
 8007b20:	2202      	movs	r2, #2
 8007b22:	2112      	movs	r1, #18
 8007b24:	68e0      	ldr	r0, [r4, #12]
 8007b26:	f7ff ff6d 	bl	8007a04 <std>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	61a3      	str	r3, [r4, #24]
 8007b2e:	e7d2      	b.n	8007ad6 <__sinit+0xe>
 8007b30:	08007fac 	.word	0x08007fac
 8007b34:	08007a4d 	.word	0x08007a4d

08007b38 <__sfp>:
 8007b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3a:	0007      	movs	r7, r0
 8007b3c:	f7ff ffa4 	bl	8007a88 <__sfp_lock_acquire>
 8007b40:	4b1f      	ldr	r3, [pc, #124]	; (8007bc0 <__sfp+0x88>)
 8007b42:	681e      	ldr	r6, [r3, #0]
 8007b44:	69b3      	ldr	r3, [r6, #24]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d102      	bne.n	8007b50 <__sfp+0x18>
 8007b4a:	0030      	movs	r0, r6
 8007b4c:	f7ff ffbc 	bl	8007ac8 <__sinit>
 8007b50:	3648      	adds	r6, #72	; 0x48
 8007b52:	68b4      	ldr	r4, [r6, #8]
 8007b54:	6873      	ldr	r3, [r6, #4]
 8007b56:	3b01      	subs	r3, #1
 8007b58:	d504      	bpl.n	8007b64 <__sfp+0x2c>
 8007b5a:	6833      	ldr	r3, [r6, #0]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d022      	beq.n	8007ba6 <__sfp+0x6e>
 8007b60:	6836      	ldr	r6, [r6, #0]
 8007b62:	e7f6      	b.n	8007b52 <__sfp+0x1a>
 8007b64:	220c      	movs	r2, #12
 8007b66:	5ea5      	ldrsh	r5, [r4, r2]
 8007b68:	2d00      	cmp	r5, #0
 8007b6a:	d11a      	bne.n	8007ba2 <__sfp+0x6a>
 8007b6c:	0020      	movs	r0, r4
 8007b6e:	4b15      	ldr	r3, [pc, #84]	; (8007bc4 <__sfp+0x8c>)
 8007b70:	3058      	adds	r0, #88	; 0x58
 8007b72:	60e3      	str	r3, [r4, #12]
 8007b74:	6665      	str	r5, [r4, #100]	; 0x64
 8007b76:	f000 f847 	bl	8007c08 <__retarget_lock_init_recursive>
 8007b7a:	f7ff ff8d 	bl	8007a98 <__sfp_lock_release>
 8007b7e:	0020      	movs	r0, r4
 8007b80:	2208      	movs	r2, #8
 8007b82:	0029      	movs	r1, r5
 8007b84:	6025      	str	r5, [r4, #0]
 8007b86:	60a5      	str	r5, [r4, #8]
 8007b88:	6065      	str	r5, [r4, #4]
 8007b8a:	6125      	str	r5, [r4, #16]
 8007b8c:	6165      	str	r5, [r4, #20]
 8007b8e:	61a5      	str	r5, [r4, #24]
 8007b90:	305c      	adds	r0, #92	; 0x5c
 8007b92:	f7fd fbdb 	bl	800534c <memset>
 8007b96:	6365      	str	r5, [r4, #52]	; 0x34
 8007b98:	63a5      	str	r5, [r4, #56]	; 0x38
 8007b9a:	64a5      	str	r5, [r4, #72]	; 0x48
 8007b9c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007b9e:	0020      	movs	r0, r4
 8007ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ba2:	3468      	adds	r4, #104	; 0x68
 8007ba4:	e7d7      	b.n	8007b56 <__sfp+0x1e>
 8007ba6:	2104      	movs	r1, #4
 8007ba8:	0038      	movs	r0, r7
 8007baa:	f7ff ff57 	bl	8007a5c <__sfmoreglue>
 8007bae:	1e04      	subs	r4, r0, #0
 8007bb0:	6030      	str	r0, [r6, #0]
 8007bb2:	d1d5      	bne.n	8007b60 <__sfp+0x28>
 8007bb4:	f7ff ff70 	bl	8007a98 <__sfp_lock_release>
 8007bb8:	230c      	movs	r3, #12
 8007bba:	603b      	str	r3, [r7, #0]
 8007bbc:	e7ef      	b.n	8007b9e <__sfp+0x66>
 8007bbe:	46c0      	nop			; (mov r8, r8)
 8007bc0:	08007fac 	.word	0x08007fac
 8007bc4:	ffff0001 	.word	0xffff0001

08007bc8 <_fwalk_reent>:
 8007bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bca:	0004      	movs	r4, r0
 8007bcc:	0006      	movs	r6, r0
 8007bce:	2700      	movs	r7, #0
 8007bd0:	9101      	str	r1, [sp, #4]
 8007bd2:	3448      	adds	r4, #72	; 0x48
 8007bd4:	6863      	ldr	r3, [r4, #4]
 8007bd6:	68a5      	ldr	r5, [r4, #8]
 8007bd8:	9300      	str	r3, [sp, #0]
 8007bda:	9b00      	ldr	r3, [sp, #0]
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	d504      	bpl.n	8007bec <_fwalk_reent+0x24>
 8007be2:	6824      	ldr	r4, [r4, #0]
 8007be4:	2c00      	cmp	r4, #0
 8007be6:	d1f5      	bne.n	8007bd4 <_fwalk_reent+0xc>
 8007be8:	0038      	movs	r0, r7
 8007bea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007bec:	89ab      	ldrh	r3, [r5, #12]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d908      	bls.n	8007c04 <_fwalk_reent+0x3c>
 8007bf2:	220e      	movs	r2, #14
 8007bf4:	5eab      	ldrsh	r3, [r5, r2]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	d004      	beq.n	8007c04 <_fwalk_reent+0x3c>
 8007bfa:	0029      	movs	r1, r5
 8007bfc:	0030      	movs	r0, r6
 8007bfe:	9b01      	ldr	r3, [sp, #4]
 8007c00:	4798      	blx	r3
 8007c02:	4307      	orrs	r7, r0
 8007c04:	3568      	adds	r5, #104	; 0x68
 8007c06:	e7e8      	b.n	8007bda <_fwalk_reent+0x12>

08007c08 <__retarget_lock_init_recursive>:
 8007c08:	4770      	bx	lr

08007c0a <__retarget_lock_acquire_recursive>:
 8007c0a:	4770      	bx	lr

08007c0c <__retarget_lock_release_recursive>:
 8007c0c:	4770      	bx	lr
	...

08007c10 <__swhatbuf_r>:
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	000e      	movs	r6, r1
 8007c14:	001d      	movs	r5, r3
 8007c16:	230e      	movs	r3, #14
 8007c18:	5ec9      	ldrsh	r1, [r1, r3]
 8007c1a:	0014      	movs	r4, r2
 8007c1c:	b096      	sub	sp, #88	; 0x58
 8007c1e:	2900      	cmp	r1, #0
 8007c20:	da08      	bge.n	8007c34 <__swhatbuf_r+0x24>
 8007c22:	220c      	movs	r2, #12
 8007c24:	5eb3      	ldrsh	r3, [r6, r2]
 8007c26:	2200      	movs	r2, #0
 8007c28:	602a      	str	r2, [r5, #0]
 8007c2a:	061b      	lsls	r3, r3, #24
 8007c2c:	d411      	bmi.n	8007c52 <__swhatbuf_r+0x42>
 8007c2e:	2380      	movs	r3, #128	; 0x80
 8007c30:	00db      	lsls	r3, r3, #3
 8007c32:	e00f      	b.n	8007c54 <__swhatbuf_r+0x44>
 8007c34:	466a      	mov	r2, sp
 8007c36:	f000 f913 	bl	8007e60 <_fstat_r>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	dbf1      	blt.n	8007c22 <__swhatbuf_r+0x12>
 8007c3e:	23f0      	movs	r3, #240	; 0xf0
 8007c40:	9901      	ldr	r1, [sp, #4]
 8007c42:	021b      	lsls	r3, r3, #8
 8007c44:	4019      	ands	r1, r3
 8007c46:	4b05      	ldr	r3, [pc, #20]	; (8007c5c <__swhatbuf_r+0x4c>)
 8007c48:	18c9      	adds	r1, r1, r3
 8007c4a:	424b      	negs	r3, r1
 8007c4c:	4159      	adcs	r1, r3
 8007c4e:	6029      	str	r1, [r5, #0]
 8007c50:	e7ed      	b.n	8007c2e <__swhatbuf_r+0x1e>
 8007c52:	2340      	movs	r3, #64	; 0x40
 8007c54:	2000      	movs	r0, #0
 8007c56:	6023      	str	r3, [r4, #0]
 8007c58:	b016      	add	sp, #88	; 0x58
 8007c5a:	bd70      	pop	{r4, r5, r6, pc}
 8007c5c:	ffffe000 	.word	0xffffe000

08007c60 <__smakebuf_r>:
 8007c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c62:	2602      	movs	r6, #2
 8007c64:	898b      	ldrh	r3, [r1, #12]
 8007c66:	0005      	movs	r5, r0
 8007c68:	000c      	movs	r4, r1
 8007c6a:	4233      	tst	r3, r6
 8007c6c:	d006      	beq.n	8007c7c <__smakebuf_r+0x1c>
 8007c6e:	0023      	movs	r3, r4
 8007c70:	3347      	adds	r3, #71	; 0x47
 8007c72:	6023      	str	r3, [r4, #0]
 8007c74:	6123      	str	r3, [r4, #16]
 8007c76:	2301      	movs	r3, #1
 8007c78:	6163      	str	r3, [r4, #20]
 8007c7a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8007c7c:	466a      	mov	r2, sp
 8007c7e:	ab01      	add	r3, sp, #4
 8007c80:	f7ff ffc6 	bl	8007c10 <__swhatbuf_r>
 8007c84:	9900      	ldr	r1, [sp, #0]
 8007c86:	0007      	movs	r7, r0
 8007c88:	0028      	movs	r0, r5
 8007c8a:	f7ff fad1 	bl	8007230 <_malloc_r>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d108      	bne.n	8007ca4 <__smakebuf_r+0x44>
 8007c92:	220c      	movs	r2, #12
 8007c94:	5ea3      	ldrsh	r3, [r4, r2]
 8007c96:	059a      	lsls	r2, r3, #22
 8007c98:	d4ef      	bmi.n	8007c7a <__smakebuf_r+0x1a>
 8007c9a:	2203      	movs	r2, #3
 8007c9c:	4393      	bics	r3, r2
 8007c9e:	431e      	orrs	r6, r3
 8007ca0:	81a6      	strh	r6, [r4, #12]
 8007ca2:	e7e4      	b.n	8007c6e <__smakebuf_r+0xe>
 8007ca4:	4b0f      	ldr	r3, [pc, #60]	; (8007ce4 <__smakebuf_r+0x84>)
 8007ca6:	62ab      	str	r3, [r5, #40]	; 0x28
 8007ca8:	2380      	movs	r3, #128	; 0x80
 8007caa:	89a2      	ldrh	r2, [r4, #12]
 8007cac:	6020      	str	r0, [r4, #0]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	81a3      	strh	r3, [r4, #12]
 8007cb2:	9b00      	ldr	r3, [sp, #0]
 8007cb4:	6120      	str	r0, [r4, #16]
 8007cb6:	6163      	str	r3, [r4, #20]
 8007cb8:	9b01      	ldr	r3, [sp, #4]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d00d      	beq.n	8007cda <__smakebuf_r+0x7a>
 8007cbe:	0028      	movs	r0, r5
 8007cc0:	230e      	movs	r3, #14
 8007cc2:	5ee1      	ldrsh	r1, [r4, r3]
 8007cc4:	f000 f8de 	bl	8007e84 <_isatty_r>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d006      	beq.n	8007cda <__smakebuf_r+0x7a>
 8007ccc:	2203      	movs	r2, #3
 8007cce:	89a3      	ldrh	r3, [r4, #12]
 8007cd0:	4393      	bics	r3, r2
 8007cd2:	001a      	movs	r2, r3
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	81a3      	strh	r3, [r4, #12]
 8007cda:	89a0      	ldrh	r0, [r4, #12]
 8007cdc:	4307      	orrs	r7, r0
 8007cde:	81a7      	strh	r7, [r4, #12]
 8007ce0:	e7cb      	b.n	8007c7a <__smakebuf_r+0x1a>
 8007ce2:	46c0      	nop			; (mov r8, r8)
 8007ce4:	08007a4d 	.word	0x08007a4d

08007ce8 <_raise_r>:
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	0004      	movs	r4, r0
 8007cec:	000d      	movs	r5, r1
 8007cee:	291f      	cmp	r1, #31
 8007cf0:	d904      	bls.n	8007cfc <_raise_r+0x14>
 8007cf2:	2316      	movs	r3, #22
 8007cf4:	6003      	str	r3, [r0, #0]
 8007cf6:	2001      	movs	r0, #1
 8007cf8:	4240      	negs	r0, r0
 8007cfa:	bd70      	pop	{r4, r5, r6, pc}
 8007cfc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d004      	beq.n	8007d0c <_raise_r+0x24>
 8007d02:	008a      	lsls	r2, r1, #2
 8007d04:	189b      	adds	r3, r3, r2
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	2a00      	cmp	r2, #0
 8007d0a:	d108      	bne.n	8007d1e <_raise_r+0x36>
 8007d0c:	0020      	movs	r0, r4
 8007d0e:	f000 f831 	bl	8007d74 <_getpid_r>
 8007d12:	002a      	movs	r2, r5
 8007d14:	0001      	movs	r1, r0
 8007d16:	0020      	movs	r0, r4
 8007d18:	f000 f81a 	bl	8007d50 <_kill_r>
 8007d1c:	e7ed      	b.n	8007cfa <_raise_r+0x12>
 8007d1e:	2000      	movs	r0, #0
 8007d20:	2a01      	cmp	r2, #1
 8007d22:	d0ea      	beq.n	8007cfa <_raise_r+0x12>
 8007d24:	1c51      	adds	r1, r2, #1
 8007d26:	d103      	bne.n	8007d30 <_raise_r+0x48>
 8007d28:	2316      	movs	r3, #22
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	6023      	str	r3, [r4, #0]
 8007d2e:	e7e4      	b.n	8007cfa <_raise_r+0x12>
 8007d30:	2400      	movs	r4, #0
 8007d32:	0028      	movs	r0, r5
 8007d34:	601c      	str	r4, [r3, #0]
 8007d36:	4790      	blx	r2
 8007d38:	0020      	movs	r0, r4
 8007d3a:	e7de      	b.n	8007cfa <_raise_r+0x12>

08007d3c <raise>:
 8007d3c:	b510      	push	{r4, lr}
 8007d3e:	4b03      	ldr	r3, [pc, #12]	; (8007d4c <raise+0x10>)
 8007d40:	0001      	movs	r1, r0
 8007d42:	6818      	ldr	r0, [r3, #0]
 8007d44:	f7ff ffd0 	bl	8007ce8 <_raise_r>
 8007d48:	bd10      	pop	{r4, pc}
 8007d4a:	46c0      	nop			; (mov r8, r8)
 8007d4c:	2000000c 	.word	0x2000000c

08007d50 <_kill_r>:
 8007d50:	2300      	movs	r3, #0
 8007d52:	b570      	push	{r4, r5, r6, lr}
 8007d54:	4d06      	ldr	r5, [pc, #24]	; (8007d70 <_kill_r+0x20>)
 8007d56:	0004      	movs	r4, r0
 8007d58:	0008      	movs	r0, r1
 8007d5a:	0011      	movs	r1, r2
 8007d5c:	602b      	str	r3, [r5, #0]
 8007d5e:	f7fa fdb9 	bl	80028d4 <_kill>
 8007d62:	1c43      	adds	r3, r0, #1
 8007d64:	d103      	bne.n	8007d6e <_kill_r+0x1e>
 8007d66:	682b      	ldr	r3, [r5, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d000      	beq.n	8007d6e <_kill_r+0x1e>
 8007d6c:	6023      	str	r3, [r4, #0]
 8007d6e:	bd70      	pop	{r4, r5, r6, pc}
 8007d70:	200002f0 	.word	0x200002f0

08007d74 <_getpid_r>:
 8007d74:	b510      	push	{r4, lr}
 8007d76:	f7fa fda7 	bl	80028c8 <_getpid>
 8007d7a:	bd10      	pop	{r4, pc}

08007d7c <__sread>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	000c      	movs	r4, r1
 8007d80:	250e      	movs	r5, #14
 8007d82:	5f49      	ldrsh	r1, [r1, r5]
 8007d84:	f000 f8a4 	bl	8007ed0 <_read_r>
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	db03      	blt.n	8007d94 <__sread+0x18>
 8007d8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007d8e:	181b      	adds	r3, r3, r0
 8007d90:	6563      	str	r3, [r4, #84]	; 0x54
 8007d92:	bd70      	pop	{r4, r5, r6, pc}
 8007d94:	89a3      	ldrh	r3, [r4, #12]
 8007d96:	4a02      	ldr	r2, [pc, #8]	; (8007da0 <__sread+0x24>)
 8007d98:	4013      	ands	r3, r2
 8007d9a:	81a3      	strh	r3, [r4, #12]
 8007d9c:	e7f9      	b.n	8007d92 <__sread+0x16>
 8007d9e:	46c0      	nop			; (mov r8, r8)
 8007da0:	ffffefff 	.word	0xffffefff

08007da4 <__swrite>:
 8007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da6:	001f      	movs	r7, r3
 8007da8:	898b      	ldrh	r3, [r1, #12]
 8007daa:	0005      	movs	r5, r0
 8007dac:	000c      	movs	r4, r1
 8007dae:	0016      	movs	r6, r2
 8007db0:	05db      	lsls	r3, r3, #23
 8007db2:	d505      	bpl.n	8007dc0 <__swrite+0x1c>
 8007db4:	230e      	movs	r3, #14
 8007db6:	5ec9      	ldrsh	r1, [r1, r3]
 8007db8:	2200      	movs	r2, #0
 8007dba:	2302      	movs	r3, #2
 8007dbc:	f000 f874 	bl	8007ea8 <_lseek_r>
 8007dc0:	89a3      	ldrh	r3, [r4, #12]
 8007dc2:	4a05      	ldr	r2, [pc, #20]	; (8007dd8 <__swrite+0x34>)
 8007dc4:	0028      	movs	r0, r5
 8007dc6:	4013      	ands	r3, r2
 8007dc8:	81a3      	strh	r3, [r4, #12]
 8007dca:	0032      	movs	r2, r6
 8007dcc:	230e      	movs	r3, #14
 8007dce:	5ee1      	ldrsh	r1, [r4, r3]
 8007dd0:	003b      	movs	r3, r7
 8007dd2:	f000 f81f 	bl	8007e14 <_write_r>
 8007dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dd8:	ffffefff 	.word	0xffffefff

08007ddc <__sseek>:
 8007ddc:	b570      	push	{r4, r5, r6, lr}
 8007dde:	000c      	movs	r4, r1
 8007de0:	250e      	movs	r5, #14
 8007de2:	5f49      	ldrsh	r1, [r1, r5]
 8007de4:	f000 f860 	bl	8007ea8 <_lseek_r>
 8007de8:	89a3      	ldrh	r3, [r4, #12]
 8007dea:	1c42      	adds	r2, r0, #1
 8007dec:	d103      	bne.n	8007df6 <__sseek+0x1a>
 8007dee:	4a05      	ldr	r2, [pc, #20]	; (8007e04 <__sseek+0x28>)
 8007df0:	4013      	ands	r3, r2
 8007df2:	81a3      	strh	r3, [r4, #12]
 8007df4:	bd70      	pop	{r4, r5, r6, pc}
 8007df6:	2280      	movs	r2, #128	; 0x80
 8007df8:	0152      	lsls	r2, r2, #5
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	81a3      	strh	r3, [r4, #12]
 8007dfe:	6560      	str	r0, [r4, #84]	; 0x54
 8007e00:	e7f8      	b.n	8007df4 <__sseek+0x18>
 8007e02:	46c0      	nop			; (mov r8, r8)
 8007e04:	ffffefff 	.word	0xffffefff

08007e08 <__sclose>:
 8007e08:	b510      	push	{r4, lr}
 8007e0a:	230e      	movs	r3, #14
 8007e0c:	5ec9      	ldrsh	r1, [r1, r3]
 8007e0e:	f000 f815 	bl	8007e3c <_close_r>
 8007e12:	bd10      	pop	{r4, pc}

08007e14 <_write_r>:
 8007e14:	b570      	push	{r4, r5, r6, lr}
 8007e16:	0004      	movs	r4, r0
 8007e18:	0008      	movs	r0, r1
 8007e1a:	0011      	movs	r1, r2
 8007e1c:	001a      	movs	r2, r3
 8007e1e:	2300      	movs	r3, #0
 8007e20:	4d05      	ldr	r5, [pc, #20]	; (8007e38 <_write_r+0x24>)
 8007e22:	602b      	str	r3, [r5, #0]
 8007e24:	f7fa fd8f 	bl	8002946 <_write>
 8007e28:	1c43      	adds	r3, r0, #1
 8007e2a:	d103      	bne.n	8007e34 <_write_r+0x20>
 8007e2c:	682b      	ldr	r3, [r5, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d000      	beq.n	8007e34 <_write_r+0x20>
 8007e32:	6023      	str	r3, [r4, #0]
 8007e34:	bd70      	pop	{r4, r5, r6, pc}
 8007e36:	46c0      	nop			; (mov r8, r8)
 8007e38:	200002f0 	.word	0x200002f0

08007e3c <_close_r>:
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	b570      	push	{r4, r5, r6, lr}
 8007e40:	4d06      	ldr	r5, [pc, #24]	; (8007e5c <_close_r+0x20>)
 8007e42:	0004      	movs	r4, r0
 8007e44:	0008      	movs	r0, r1
 8007e46:	602b      	str	r3, [r5, #0]
 8007e48:	f7fa fd99 	bl	800297e <_close>
 8007e4c:	1c43      	adds	r3, r0, #1
 8007e4e:	d103      	bne.n	8007e58 <_close_r+0x1c>
 8007e50:	682b      	ldr	r3, [r5, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d000      	beq.n	8007e58 <_close_r+0x1c>
 8007e56:	6023      	str	r3, [r4, #0]
 8007e58:	bd70      	pop	{r4, r5, r6, pc}
 8007e5a:	46c0      	nop			; (mov r8, r8)
 8007e5c:	200002f0 	.word	0x200002f0

08007e60 <_fstat_r>:
 8007e60:	2300      	movs	r3, #0
 8007e62:	b570      	push	{r4, r5, r6, lr}
 8007e64:	4d06      	ldr	r5, [pc, #24]	; (8007e80 <_fstat_r+0x20>)
 8007e66:	0004      	movs	r4, r0
 8007e68:	0008      	movs	r0, r1
 8007e6a:	0011      	movs	r1, r2
 8007e6c:	602b      	str	r3, [r5, #0]
 8007e6e:	f7fa fd90 	bl	8002992 <_fstat>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	d103      	bne.n	8007e7e <_fstat_r+0x1e>
 8007e76:	682b      	ldr	r3, [r5, #0]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d000      	beq.n	8007e7e <_fstat_r+0x1e>
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	bd70      	pop	{r4, r5, r6, pc}
 8007e80:	200002f0 	.word	0x200002f0

08007e84 <_isatty_r>:
 8007e84:	2300      	movs	r3, #0
 8007e86:	b570      	push	{r4, r5, r6, lr}
 8007e88:	4d06      	ldr	r5, [pc, #24]	; (8007ea4 <_isatty_r+0x20>)
 8007e8a:	0004      	movs	r4, r0
 8007e8c:	0008      	movs	r0, r1
 8007e8e:	602b      	str	r3, [r5, #0]
 8007e90:	f7fa fd8d 	bl	80029ae <_isatty>
 8007e94:	1c43      	adds	r3, r0, #1
 8007e96:	d103      	bne.n	8007ea0 <_isatty_r+0x1c>
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d000      	beq.n	8007ea0 <_isatty_r+0x1c>
 8007e9e:	6023      	str	r3, [r4, #0]
 8007ea0:	bd70      	pop	{r4, r5, r6, pc}
 8007ea2:	46c0      	nop			; (mov r8, r8)
 8007ea4:	200002f0 	.word	0x200002f0

08007ea8 <_lseek_r>:
 8007ea8:	b570      	push	{r4, r5, r6, lr}
 8007eaa:	0004      	movs	r4, r0
 8007eac:	0008      	movs	r0, r1
 8007eae:	0011      	movs	r1, r2
 8007eb0:	001a      	movs	r2, r3
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	4d05      	ldr	r5, [pc, #20]	; (8007ecc <_lseek_r+0x24>)
 8007eb6:	602b      	str	r3, [r5, #0]
 8007eb8:	f7fa fd82 	bl	80029c0 <_lseek>
 8007ebc:	1c43      	adds	r3, r0, #1
 8007ebe:	d103      	bne.n	8007ec8 <_lseek_r+0x20>
 8007ec0:	682b      	ldr	r3, [r5, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d000      	beq.n	8007ec8 <_lseek_r+0x20>
 8007ec6:	6023      	str	r3, [r4, #0]
 8007ec8:	bd70      	pop	{r4, r5, r6, pc}
 8007eca:	46c0      	nop			; (mov r8, r8)
 8007ecc:	200002f0 	.word	0x200002f0

08007ed0 <_read_r>:
 8007ed0:	b570      	push	{r4, r5, r6, lr}
 8007ed2:	0004      	movs	r4, r0
 8007ed4:	0008      	movs	r0, r1
 8007ed6:	0011      	movs	r1, r2
 8007ed8:	001a      	movs	r2, r3
 8007eda:	2300      	movs	r3, #0
 8007edc:	4d05      	ldr	r5, [pc, #20]	; (8007ef4 <_read_r+0x24>)
 8007ede:	602b      	str	r3, [r5, #0]
 8007ee0:	f7fa fd14 	bl	800290c <_read>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	d103      	bne.n	8007ef0 <_read_r+0x20>
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d000      	beq.n	8007ef0 <_read_r+0x20>
 8007eee:	6023      	str	r3, [r4, #0]
 8007ef0:	bd70      	pop	{r4, r5, r6, pc}
 8007ef2:	46c0      	nop			; (mov r8, r8)
 8007ef4:	200002f0 	.word	0x200002f0

08007ef8 <_init>:
 8007ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007efa:	46c0      	nop			; (mov r8, r8)
 8007efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007efe:	bc08      	pop	{r3}
 8007f00:	469e      	mov	lr, r3
 8007f02:	4770      	bx	lr

08007f04 <_fini>:
 8007f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f06:	46c0      	nop			; (mov r8, r8)
 8007f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f0a:	bc08      	pop	{r3}
 8007f0c:	469e      	mov	lr, r3
 8007f0e:	4770      	bx	lr
