[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19412       tick       5670795          7803          2480       5670795 
      2  19412       tick       6653757          3987          1189       6653757 
      3  19412       tick       6645310          4674          1290       6645310 
      4  19412       tick       6665984          3960          1028       6665984 
      5  19412       tick       6672604          3948          1067       6672604 
      6  19412       tick       6669240          3920          1045       6669240 
      7  19412       tick       6625570          3545           974       6625570 
      8  19412       tick       6649697          4191          1081       6649697 
      9  19412       tick       6655296          3837          1013       6655296 
     10  19412       tick       6673151          3890          1043       6673151 
     11  19412       tick       6668730          4140          1093       6668730 
     12  19412       tick       6667825          3924          1058       6667825 
     13  19412       tick       6660049          3881          1037       6660049 
     14  19412       tick       6622378          3548           976       6622378 
     15  19412       tick       6663990          4199          1151       6663990 
     16  19412       tick       6669257          3378           838       6669257 
     17  19412       tick       6684461          3455           979       6684461 
     18  19412       tick       6670539          3480           934       6670539 
     19  19412       tick       6679423          3629           972       6679423 
     20  19412       tick       6695004          3153           929       6695004 
     21  19412       tick       6611468          4589          1248       6611468 
     22  19412       exit       6198701          8262          2136       6198701 
