
mpu6050_i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d28  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08004de8  08004de8  00005de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ea0  08004ea0  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004ea0  08004ea0  00005ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ea8  08004ea8  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ea8  08004ea8  00005ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004eac  08004eac  00005eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004eb0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  20000068  08004f18  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08004f18  000062e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e216  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002378  00000000  00000000  000142a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb0  00000000  00000000  00016620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c7  00000000  00000000  000172d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015ecb  00000000  00000000  00017c97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb1d  00000000  00000000  0002db62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085184  00000000  00000000  0003d67f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c2803  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000341c  00000000  00000000  000c2848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000c5c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004dd0 	.word	0x08004dd0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004dd0 	.word	0x08004dd0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len){
 8000460:	b5b0      	push	{r4, r5, r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	b29a      	uxth	r2, r3
 8000470:	2517      	movs	r5, #23
 8000472:	197c      	adds	r4, r7, r5
 8000474:	2301      	movs	r3, #1
 8000476:	425b      	negs	r3, r3
 8000478:	68b9      	ldr	r1, [r7, #8]
 800047a:	4808      	ldr	r0, [pc, #32]	@ (800049c <_write+0x3c>)
 800047c:	f002 fc78 	bl	8002d70 <HAL_UART_Transmit>
 8000480:	0003      	movs	r3, r0
 8000482:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 8000484:	197b      	adds	r3, r7, r5
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d101      	bne.n	8000490 <_write+0x30>
		return len;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	e001      	b.n	8000494 <_write+0x34>
	else
		return -1;
 8000490:	2301      	movs	r3, #1
 8000492:	425b      	negs	r3, r3
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b006      	add	sp, #24
 800049a:	bdb0      	pop	{r4, r5, r7, pc}
 800049c:	20000100 	.word	0x20000100

080004a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a4:	f000 fc3a 	bl	8000d1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a8:	f000 f820 	bl	80004ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ac:	f000 f9a0 	bl	80007f0 <MX_GPIO_Init>
  MX_RTC_Init();
 80004b0:	f000 f896 	bl	80005e0 <MX_RTC_Init>
  MX_SPI1_Init();
 80004b4:	f000 f934 	bl	8000720 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80004b8:	f000 f96a 	bl	8000790 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	printf("The value of a is %d\n",a);
 80004bc:	4b09      	ldr	r3, [pc, #36]	@ (80004e4 <main+0x44>)
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	4b09      	ldr	r3, [pc, #36]	@ (80004e8 <main+0x48>)
 80004c2:	0011      	movs	r1, r2
 80004c4:	0018      	movs	r0, r3
 80004c6:	f003 fde7 	bl	8004098 <iprintf>
	HAL_Delay(1000);
 80004ca:	23fa      	movs	r3, #250	@ 0xfa
 80004cc:	009b      	lsls	r3, r3, #2
 80004ce:	0018      	movs	r0, r3
 80004d0:	f000 fc94 	bl	8000dfc <HAL_Delay>
	a++;
 80004d4:	4b03      	ldr	r3, [pc, #12]	@ (80004e4 <main+0x44>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	1c5a      	adds	r2, r3, #1
 80004da:	4b02      	ldr	r3, [pc, #8]	@ (80004e4 <main+0x44>)
 80004dc:	601a      	str	r2, [r3, #0]
  {
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	e7ec      	b.n	80004bc <main+0x1c>
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	20000188 	.word	0x20000188
 80004e8:	08004de8 	.word	0x08004de8

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b590      	push	{r4, r7, lr}
 80004ee:	b09d      	sub	sp, #116	@ 0x74
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	2438      	movs	r4, #56	@ 0x38
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	0018      	movs	r0, r3
 80004f8:	2338      	movs	r3, #56	@ 0x38
 80004fa:	001a      	movs	r2, r3
 80004fc:	2100      	movs	r1, #0
 80004fe:	f003 fe27 	bl	8004150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000502:	2324      	movs	r3, #36	@ 0x24
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	0018      	movs	r0, r3
 8000508:	2314      	movs	r3, #20
 800050a:	001a      	movs	r2, r3
 800050c:	2100      	movs	r1, #0
 800050e:	f003 fe1f 	bl	8004150 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000512:	003b      	movs	r3, r7
 8000514:	0018      	movs	r0, r3
 8000516:	2324      	movs	r3, #36	@ 0x24
 8000518:	001a      	movs	r2, r3
 800051a:	2100      	movs	r1, #0
 800051c:	f003 fe18 	bl	8004150 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000520:	4b2d      	ldr	r3, [pc, #180]	@ (80005d8 <SystemClock_Config+0xec>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a2d      	ldr	r2, [pc, #180]	@ (80005dc <SystemClock_Config+0xf0>)
 8000526:	401a      	ands	r2, r3
 8000528:	4b2b      	ldr	r3, [pc, #172]	@ (80005d8 <SystemClock_Config+0xec>)
 800052a:	2180      	movs	r1, #128	@ 0x80
 800052c:	0109      	lsls	r1, r1, #4
 800052e:	430a      	orrs	r2, r1
 8000530:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000532:	0021      	movs	r1, r4
 8000534:	187b      	adds	r3, r7, r1
 8000536:	220a      	movs	r2, #10
 8000538:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2201      	movs	r2, #1
 800053e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2210      	movs	r2, #16
 8000544:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2201      	movs	r2, #1
 800054a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2202      	movs	r2, #2
 8000550:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2200      	movs	r2, #0
 8000556:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2280      	movs	r2, #128	@ 0x80
 800055c:	0312      	lsls	r2, r2, #12
 800055e:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2280      	movs	r2, #128	@ 0x80
 8000564:	0412      	lsls	r2, r2, #16
 8000566:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000568:	187b      	adds	r3, r7, r1
 800056a:	0018      	movs	r0, r3
 800056c:	f000 ff92 	bl	8001494 <HAL_RCC_OscConfig>
 8000570:	1e03      	subs	r3, r0, #0
 8000572:	d001      	beq.n	8000578 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000574:	f000 f9ec 	bl	8000950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000578:	2124      	movs	r1, #36	@ 0x24
 800057a:	187b      	adds	r3, r7, r1
 800057c:	220f      	movs	r2, #15
 800057e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2203      	movs	r2, #3
 8000584:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2200      	movs	r2, #0
 800058a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2200      	movs	r2, #0
 8000590:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000592:	187b      	adds	r3, r7, r1
 8000594:	2200      	movs	r2, #0
 8000596:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2101      	movs	r1, #1
 800059c:	0018      	movs	r0, r3
 800059e:	f001 fb4d 	bl	8001c3c <HAL_RCC_ClockConfig>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80005a6:	f000 f9d3 	bl	8000950 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 80005aa:	003b      	movs	r3, r7
 80005ac:	2222      	movs	r2, #34	@ 0x22
 80005ae:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005b0:	003b      	movs	r3, r7
 80005b2:	2200      	movs	r2, #0
 80005b4:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80005b6:	003b      	movs	r3, r7
 80005b8:	2280      	movs	r2, #128	@ 0x80
 80005ba:	0292      	lsls	r2, r2, #10
 80005bc:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005be:	003b      	movs	r3, r7
 80005c0:	0018      	movs	r0, r3
 80005c2:	f001 fd3f 	bl	8002044 <HAL_RCCEx_PeriphCLKConfig>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80005ca:	f000 f9c1 	bl	8000950 <Error_Handler>
  }
}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	46bd      	mov	sp, r7
 80005d2:	b01d      	add	sp, #116	@ 0x74
 80005d4:	bd90      	pop	{r4, r7, pc}
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	40007000 	.word	0x40007000
 80005dc:	ffffe7ff 	.word	0xffffe7ff

080005e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b090      	sub	sp, #64	@ 0x40
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80005e6:	232c      	movs	r3, #44	@ 0x2c
 80005e8:	18fb      	adds	r3, r7, r3
 80005ea:	0018      	movs	r0, r3
 80005ec:	2314      	movs	r3, #20
 80005ee:	001a      	movs	r2, r3
 80005f0:	2100      	movs	r1, #0
 80005f2:	f003 fdad 	bl	8004150 <memset>
  RTC_DateTypeDef sDate = {0};
 80005f6:	2328      	movs	r3, #40	@ 0x28
 80005f8:	18fb      	adds	r3, r7, r3
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80005fe:	003b      	movs	r3, r7
 8000600:	0018      	movs	r0, r3
 8000602:	2328      	movs	r3, #40	@ 0x28
 8000604:	001a      	movs	r2, r3
 8000606:	2100      	movs	r1, #0
 8000608:	f003 fda2 	bl	8004150 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800060c:	4b41      	ldr	r3, [pc, #260]	@ (8000714 <MX_RTC_Init+0x134>)
 800060e:	4a42      	ldr	r2, [pc, #264]	@ (8000718 <MX_RTC_Init+0x138>)
 8000610:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000612:	4b40      	ldr	r3, [pc, #256]	@ (8000714 <MX_RTC_Init+0x134>)
 8000614:	2200      	movs	r2, #0
 8000616:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8000618:	4b3e      	ldr	r3, [pc, #248]	@ (8000714 <MX_RTC_Init+0x134>)
 800061a:	221f      	movs	r2, #31
 800061c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 800061e:	4b3d      	ldr	r3, [pc, #244]	@ (8000714 <MX_RTC_Init+0x134>)
 8000620:	4a3e      	ldr	r2, [pc, #248]	@ (800071c <MX_RTC_Init+0x13c>)
 8000622:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000624:	4b3b      	ldr	r3, [pc, #236]	@ (8000714 <MX_RTC_Init+0x134>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800062a:	4b3a      	ldr	r3, [pc, #232]	@ (8000714 <MX_RTC_Init+0x134>)
 800062c:	2200      	movs	r2, #0
 800062e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000630:	4b38      	ldr	r3, [pc, #224]	@ (8000714 <MX_RTC_Init+0x134>)
 8000632:	2200      	movs	r2, #0
 8000634:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000636:	4b37      	ldr	r3, [pc, #220]	@ (8000714 <MX_RTC_Init+0x134>)
 8000638:	2200      	movs	r2, #0
 800063a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800063c:	4b35      	ldr	r3, [pc, #212]	@ (8000714 <MX_RTC_Init+0x134>)
 800063e:	0018      	movs	r0, r3
 8000640:	f001 fe5c 	bl	80022fc <HAL_RTC_Init>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8000648:	f000 f982 	bl	8000950 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 800064c:	212c      	movs	r1, #44	@ 0x2c
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2200      	movs	r2, #0
 8000658:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2200      	movs	r2, #0
 800065e:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000660:	187b      	adds	r3, r7, r1
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800066c:	1879      	adds	r1, r7, r1
 800066e:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <MX_RTC_Init+0x134>)
 8000670:	2200      	movs	r2, #0
 8000672:	0018      	movs	r0, r3
 8000674:	f001 fede 	bl	8002434 <HAL_RTC_SetTime>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 800067c:	f000 f968 	bl	8000950 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000680:	2128      	movs	r1, #40	@ 0x28
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2201      	movs	r2, #1
 8000686:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2201      	movs	r2, #1
 800068c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2201      	movs	r2, #1
 8000692:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2200      	movs	r2, #0
 8000698:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800069a:	1879      	adds	r1, r7, r1
 800069c:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <MX_RTC_Init+0x134>)
 800069e:	2200      	movs	r2, #0
 80006a0:	0018      	movs	r0, r3
 80006a2:	f001 ff71 	bl	8002588 <HAL_RTC_SetDate>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <MX_RTC_Init+0xce>
  {
    Error_Handler();
 80006aa:	f000 f951 	bl	8000950 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80006ae:	003b      	movs	r3, r7
 80006b0:	2200      	movs	r2, #0
 80006b2:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80006b4:	003b      	movs	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80006ba:	003b      	movs	r3, r7
 80006bc:	2200      	movs	r2, #0
 80006be:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80006c0:	003b      	movs	r3, r7
 80006c2:	2200      	movs	r2, #0
 80006c4:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006c6:	003b      	movs	r3, r7
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006cc:	003b      	movs	r3, r7
 80006ce:	2200      	movs	r2, #0
 80006d0:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80006d2:	003b      	movs	r3, r7
 80006d4:	2200      	movs	r2, #0
 80006d6:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 80006d8:	003b      	movs	r3, r7
 80006da:	22f0      	movs	r2, #240	@ 0xf0
 80006dc:	0512      	lsls	r2, r2, #20
 80006de:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80006e0:	003b      	movs	r3, r7
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80006e6:	003b      	movs	r3, r7
 80006e8:	2220      	movs	r2, #32
 80006ea:	2101      	movs	r1, #1
 80006ec:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80006ee:	003b      	movs	r3, r7
 80006f0:	2280      	movs	r2, #128	@ 0x80
 80006f2:	0052      	lsls	r2, r2, #1
 80006f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80006f6:	0039      	movs	r1, r7
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <MX_RTC_Init+0x134>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	0018      	movs	r0, r3
 80006fe:	f001 ffd7 	bl	80026b0 <HAL_RTC_SetAlarm_IT>
 8000702:	1e03      	subs	r3, r0, #0
 8000704:	d001      	beq.n	800070a <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8000706:	f000 f923 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	b010      	add	sp, #64	@ 0x40
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	20000084 	.word	0x20000084
 8000718:	40002800 	.word	0x40002800
 800071c:	000003ff 	.word	0x000003ff

08000720 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000724:	4b18      	ldr	r3, [pc, #96]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000726:	4a19      	ldr	r2, [pc, #100]	@ (800078c <MX_SPI1_Init+0x6c>)
 8000728:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800072a:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <MX_SPI1_Init+0x68>)
 800072c:	2282      	movs	r2, #130	@ 0x82
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000732:	4b15      	ldr	r3, [pc, #84]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000738:	4b13      	ldr	r3, [pc, #76]	@ (8000788 <MX_SPI1_Init+0x68>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800073e:	4b12      	ldr	r3, [pc, #72]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000744:	4b10      	ldr	r3, [pc, #64]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000746:	2200      	movs	r2, #0
 8000748:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800074a:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <MX_SPI1_Init+0x68>)
 800074c:	2280      	movs	r2, #128	@ 0x80
 800074e:	0092      	lsls	r2, r2, #2
 8000750:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000752:	4b0d      	ldr	r3, [pc, #52]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000754:	2220      	movs	r2, #32
 8000756:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000758:	4b0b      	ldr	r3, [pc, #44]	@ (8000788 <MX_SPI1_Init+0x68>)
 800075a:	2200      	movs	r2, #0
 800075c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800075e:	4b0a      	ldr	r3, [pc, #40]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000760:	2200      	movs	r2, #0
 8000762:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000764:	4b08      	ldr	r3, [pc, #32]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000766:	2200      	movs	r2, #0
 8000768:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800076a:	4b07      	ldr	r3, [pc, #28]	@ (8000788 <MX_SPI1_Init+0x68>)
 800076c:	2207      	movs	r2, #7
 800076e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <MX_SPI1_Init+0x68>)
 8000772:	0018      	movs	r0, r3
 8000774:	f002 fa14 	bl	8002ba0 <HAL_SPI_Init>
 8000778:	1e03      	subs	r3, r0, #0
 800077a:	d001      	beq.n	8000780 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800077c:	f000 f8e8 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000780:	46c0      	nop			@ (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	200000a8 	.word	0x200000a8
 800078c:	40013000 	.word	0x40013000

08000790 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000794:	4b14      	ldr	r3, [pc, #80]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 8000796:	4a15      	ldr	r2, [pc, #84]	@ (80007ec <MX_USART2_UART_Init+0x5c>)
 8000798:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800079a:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 800079c:	22e1      	movs	r2, #225	@ 0xe1
 800079e:	0252      	lsls	r2, r2, #9
 80007a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007a2:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007b6:	220c      	movs	r2, #12
 80007b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c0:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c6:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d2:	4b05      	ldr	r3, [pc, #20]	@ (80007e8 <MX_USART2_UART_Init+0x58>)
 80007d4:	0018      	movs	r0, r3
 80007d6:	f002 fa77 	bl	8002cc8 <HAL_UART_Init>
 80007da:	1e03      	subs	r3, r0, #0
 80007dc:	d001      	beq.n	80007e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007de:	f000 f8b7 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e2:	46c0      	nop			@ (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000100 	.word	0x20000100
 80007ec:	40004400 	.word	0x40004400

080007f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b08b      	sub	sp, #44	@ 0x2c
 80007f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	2414      	movs	r4, #20
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	0018      	movs	r0, r3
 80007fc:	2314      	movs	r3, #20
 80007fe:	001a      	movs	r2, r3
 8000800:	2100      	movs	r1, #0
 8000802:	f003 fca5 	bl	8004150 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	4b4e      	ldr	r3, [pc, #312]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800080a:	4b4d      	ldr	r3, [pc, #308]	@ (8000940 <MX_GPIO_Init+0x150>)
 800080c:	2101      	movs	r1, #1
 800080e:	430a      	orrs	r2, r1
 8000810:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000812:	4b4b      	ldr	r3, [pc, #300]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000816:	2201      	movs	r2, #1
 8000818:	4013      	ands	r3, r2
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081e:	4b48      	ldr	r3, [pc, #288]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000822:	4b47      	ldr	r3, [pc, #284]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000824:	2102      	movs	r1, #2
 8000826:	430a      	orrs	r2, r1
 8000828:	62da      	str	r2, [r3, #44]	@ 0x2c
 800082a:	4b45      	ldr	r3, [pc, #276]	@ (8000940 <MX_GPIO_Init+0x150>)
 800082c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800082e:	2202      	movs	r2, #2
 8000830:	4013      	ands	r3, r2
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000836:	4b42      	ldr	r3, [pc, #264]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800083a:	4b41      	ldr	r3, [pc, #260]	@ (8000940 <MX_GPIO_Init+0x150>)
 800083c:	2104      	movs	r1, #4
 800083e:	430a      	orrs	r2, r1
 8000840:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000842:	4b3f      	ldr	r3, [pc, #252]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000846:	2204      	movs	r2, #4
 8000848:	4013      	ands	r3, r2
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800084e:	4b3c      	ldr	r3, [pc, #240]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000852:	4b3b      	ldr	r3, [pc, #236]	@ (8000940 <MX_GPIO_Init+0x150>)
 8000854:	2180      	movs	r1, #128	@ 0x80
 8000856:	430a      	orrs	r2, r1
 8000858:	62da      	str	r2, [r3, #44]	@ 0x2c
 800085a:	4b39      	ldr	r3, [pc, #228]	@ (8000940 <MX_GPIO_Init+0x150>)
 800085c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800085e:	2280      	movs	r2, #128	@ 0x80
 8000860:	4013      	ands	r3, r2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8000866:	4937      	ldr	r1, [pc, #220]	@ (8000944 <MX_GPIO_Init+0x154>)
 8000868:	23a0      	movs	r3, #160	@ 0xa0
 800086a:	05db      	lsls	r3, r3, #23
 800086c:	2200      	movs	r2, #0
 800086e:	0018      	movs	r0, r3
 8000870:	f000 fdcc 	bl	800140c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8000874:	4b34      	ldr	r3, [pc, #208]	@ (8000948 <MX_GPIO_Init+0x158>)
 8000876:	2200      	movs	r2, #0
 8000878:	2107      	movs	r1, #7
 800087a:	0018      	movs	r0, r3
 800087c:	f000 fdc6 	bl	800140c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	4a30      	ldr	r2, [pc, #192]	@ (8000944 <MX_GPIO_Init+0x154>)
 8000884:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	193b      	adds	r3, r7, r4
 8000888:	2201      	movs	r2, #1
 800088a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	193b      	adds	r3, r7, r4
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000892:	193b      	adds	r3, r7, r4
 8000894:	2202      	movs	r2, #2
 8000896:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000898:	193a      	adds	r2, r7, r4
 800089a:	23a0      	movs	r3, #160	@ 0xa0
 800089c:	05db      	lsls	r3, r3, #23
 800089e:	0011      	movs	r1, r2
 80008a0:	0018      	movs	r0, r3
 80008a2:	f000 fc35 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 80008a6:	0021      	movs	r1, r4
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2213      	movs	r2, #19
 80008ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2288      	movs	r2, #136	@ 0x88
 80008b2:	0352      	lsls	r2, r2, #13
 80008b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008bc:	000c      	movs	r4, r1
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	4a22      	ldr	r2, [pc, #136]	@ (800094c <MX_GPIO_Init+0x15c>)
 80008c2:	0019      	movs	r1, r3
 80008c4:	0010      	movs	r0, r2
 80008c6:	f000 fc23 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 80008ca:	0021      	movs	r1, r4
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2280      	movs	r2, #128	@ 0x80
 80008d0:	0192      	lsls	r2, r2, #6
 80008d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2288      	movs	r2, #136	@ 0x88
 80008d8:	0352      	lsls	r2, r2, #13
 80008da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80008e2:	000c      	movs	r4, r1
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	4a18      	ldr	r2, [pc, #96]	@ (8000948 <MX_GPIO_Init+0x158>)
 80008e8:	0019      	movs	r1, r3
 80008ea:	0010      	movs	r0, r2
 80008ec:	f000 fc10 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 80008f0:	0021      	movs	r1, r4
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2207      	movs	r2, #7
 80008f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	2201      	movs	r2, #1
 80008fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000904:	187b      	adds	r3, r7, r1
 8000906:	2202      	movs	r2, #2
 8000908:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800090a:	187b      	adds	r3, r7, r1
 800090c:	4a0e      	ldr	r2, [pc, #56]	@ (8000948 <MX_GPIO_Init+0x158>)
 800090e:	0019      	movs	r1, r3
 8000910:	0010      	movs	r0, r2
 8000912:	f000 fbfd 	bl	8001110 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000916:	2200      	movs	r2, #0
 8000918:	2100      	movs	r1, #0
 800091a:	2005      	movs	r0, #5
 800091c:	f000 fb3e 	bl	8000f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000920:	2005      	movs	r0, #5
 8000922:	f000 fb50 	bl	8000fc6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	2100      	movs	r1, #0
 800092a:	2007      	movs	r0, #7
 800092c:	f000 fb36 	bl	8000f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000930:	2007      	movs	r0, #7
 8000932:	f000 fb48 	bl	8000fc6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000936:	46c0      	nop			@ (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b00b      	add	sp, #44	@ 0x2c
 800093c:	bd90      	pop	{r4, r7, pc}
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	40021000 	.word	0x40021000
 8000944:	00009002 	.word	0x00009002
 8000948:	50000800 	.word	0x50000800
 800094c:	50000400 	.word	0x50000400

08000950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
}
 8000956:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000958:	46c0      	nop			@ (mov r8, r8)
 800095a:	e7fd      	b.n	8000958 <Error_Handler+0x8>

0800095c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000960:	4b07      	ldr	r3, [pc, #28]	@ (8000980 <HAL_MspInit+0x24>)
 8000962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <HAL_MspInit+0x24>)
 8000966:	2101      	movs	r1, #1
 8000968:	430a      	orrs	r2, r1
 800096a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800096c:	4b04      	ldr	r3, [pc, #16]	@ (8000980 <HAL_MspInit+0x24>)
 800096e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000970:	4b03      	ldr	r3, [pc, #12]	@ (8000980 <HAL_MspInit+0x24>)
 8000972:	2180      	movs	r1, #128	@ 0x80
 8000974:	0549      	lsls	r1, r1, #21
 8000976:	430a      	orrs	r2, r1
 8000978:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	46c0      	nop			@ (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40021000 	.word	0x40021000

08000984 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a0a      	ldr	r2, [pc, #40]	@ (80009bc <HAL_RTC_MspInit+0x38>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d10e      	bne.n	80009b4 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000996:	4b0a      	ldr	r3, [pc, #40]	@ (80009c0 <HAL_RTC_MspInit+0x3c>)
 8000998:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800099a:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <HAL_RTC_MspInit+0x3c>)
 800099c:	2180      	movs	r1, #128	@ 0x80
 800099e:	02c9      	lsls	r1, r1, #11
 80009a0:	430a      	orrs	r2, r1
 80009a2:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2100      	movs	r1, #0
 80009a8:	2002      	movs	r0, #2
 80009aa:	f000 faf7 	bl	8000f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80009ae:	2002      	movs	r0, #2
 80009b0:	f000 fb09 	bl	8000fc6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80009b4:	46c0      	nop			@ (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40002800 	.word	0x40002800
 80009c0:	40021000 	.word	0x40021000

080009c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009c4:	b590      	push	{r4, r7, lr}
 80009c6:	b08b      	sub	sp, #44	@ 0x2c
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	2414      	movs	r4, #20
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	0018      	movs	r0, r3
 80009d2:	2314      	movs	r3, #20
 80009d4:	001a      	movs	r2, r3
 80009d6:	2100      	movs	r1, #0
 80009d8:	f003 fbba 	bl	8004150 <memset>
  if(hspi->Instance==SPI1)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a28      	ldr	r2, [pc, #160]	@ (8000a84 <HAL_SPI_MspInit+0xc0>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d14a      	bne.n	8000a7c <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009e6:	4b28      	ldr	r3, [pc, #160]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 80009e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009ea:	4b27      	ldr	r3, [pc, #156]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 80009ec:	2180      	movs	r1, #128	@ 0x80
 80009ee:	0149      	lsls	r1, r1, #5
 80009f0:	430a      	orrs	r2, r1
 80009f2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f4:	4b24      	ldr	r3, [pc, #144]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 80009f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009f8:	4b23      	ldr	r3, [pc, #140]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 80009fa:	2102      	movs	r1, #2
 80009fc:	430a      	orrs	r2, r1
 80009fe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a00:	4b21      	ldr	r3, [pc, #132]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 8000a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a04:	2202      	movs	r2, #2
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 8000a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a10:	4b1d      	ldr	r3, [pc, #116]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 8000a12:	2101      	movs	r1, #1
 8000a14:	430a      	orrs	r2, r1
 8000a16:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a18:	4b1b      	ldr	r3, [pc, #108]	@ (8000a88 <HAL_SPI_MspInit+0xc4>)
 8000a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4013      	ands	r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8000a24:	193b      	adds	r3, r7, r4
 8000a26:	2208      	movs	r2, #8
 8000a28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2a:	193b      	adds	r3, r7, r4
 8000a2c:	2202      	movs	r2, #2
 8000a2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	193b      	adds	r3, r7, r4
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	2203      	movs	r2, #3
 8000a3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a3c:	193b      	adds	r3, r7, r4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	4a11      	ldr	r2, [pc, #68]	@ (8000a8c <HAL_SPI_MspInit+0xc8>)
 8000a46:	0019      	movs	r1, r3
 8000a48:	0010      	movs	r0, r2
 8000a4a:	f000 fb61 	bl	8001110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8000a4e:	0021      	movs	r1, r4
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	22c0      	movs	r2, #192	@ 0xc0
 8000a54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	2202      	movs	r2, #2
 8000a5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	2203      	movs	r2, #3
 8000a66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6e:	187a      	adds	r2, r7, r1
 8000a70:	23a0      	movs	r3, #160	@ 0xa0
 8000a72:	05db      	lsls	r3, r3, #23
 8000a74:	0011      	movs	r1, r2
 8000a76:	0018      	movs	r0, r3
 8000a78:	f000 fb4a 	bl	8001110 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a7c:	46c0      	nop			@ (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b00b      	add	sp, #44	@ 0x2c
 8000a82:	bd90      	pop	{r4, r7, pc}
 8000a84:	40013000 	.word	0x40013000
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	50000400 	.word	0x50000400

08000a90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b089      	sub	sp, #36	@ 0x24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	240c      	movs	r4, #12
 8000a9a:	193b      	adds	r3, r7, r4
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	2314      	movs	r3, #20
 8000aa0:	001a      	movs	r2, r3
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	f003 fb54 	bl	8004150 <memset>
  if(huart->Instance==USART2)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a1c      	ldr	r2, [pc, #112]	@ (8000b20 <HAL_UART_MspInit+0x90>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d131      	bne.n	8000b16 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b24 <HAL_UART_MspInit+0x94>)
 8000ab4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ab6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b24 <HAL_UART_MspInit+0x94>)
 8000ab8:	2180      	movs	r1, #128	@ 0x80
 8000aba:	0289      	lsls	r1, r1, #10
 8000abc:	430a      	orrs	r2, r1
 8000abe:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac0:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <HAL_UART_MspInit+0x94>)
 8000ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ac4:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <HAL_UART_MspInit+0x94>)
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000acc:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <HAL_UART_MspInit+0x94>)
 8000ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000ad8:	0021      	movs	r1, r4
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	220c      	movs	r2, #12
 8000ade:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2202      	movs	r2, #2
 8000ae4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	2203      	movs	r2, #3
 8000af0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000af2:	187b      	adds	r3, r7, r1
 8000af4:	2204      	movs	r2, #4
 8000af6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af8:	187a      	adds	r2, r7, r1
 8000afa:	23a0      	movs	r3, #160	@ 0xa0
 8000afc:	05db      	lsls	r3, r3, #23
 8000afe:	0011      	movs	r1, r2
 8000b00:	0018      	movs	r0, r3
 8000b02:	f000 fb05 	bl	8001110 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2100      	movs	r1, #0
 8000b0a:	201c      	movs	r0, #28
 8000b0c:	f000 fa46 	bl	8000f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b10:	201c      	movs	r0, #28
 8000b12:	f000 fa58 	bl	8000fc6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b16:	46c0      	nop			@ (mov r8, r8)
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	b009      	add	sp, #36	@ 0x24
 8000b1c:	bd90      	pop	{r4, r7, pc}
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	40004400 	.word	0x40004400
 8000b24:	40021000 	.word	0x40021000

08000b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b2c:	46c0      	nop			@ (mov r8, r8)
 8000b2e:	e7fd      	b.n	8000b2c <NMI_Handler+0x4>

08000b30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b34:	46c0      	nop			@ (mov r8, r8)
 8000b36:	e7fd      	b.n	8000b34 <HardFault_Handler+0x4>

08000b38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b50:	f000 f938 	bl	8000dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b54:	46c0      	nop			@ (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000b60:	4b03      	ldr	r3, [pc, #12]	@ (8000b70 <RTC_IRQHandler+0x14>)
 8000b62:	0018      	movs	r0, r3
 8000b64:	f001 ff06 	bl	8002974 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000b68:	46c0      	nop			@ (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	20000084 	.word	0x20000084

08000b74 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f000 fc65 	bl	8001448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000b7e:	2002      	movs	r0, #2
 8000b80:	f000 fc62 	bl	8001448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000b84:	46c0      	nop			@ (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000b8e:	2010      	movs	r0, #16
 8000b90:	f000 fc5a 	bl	8001448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000b94:	2380      	movs	r3, #128	@ 0x80
 8000b96:	019b      	lsls	r3, r3, #6
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f000 fc55 	bl	8001448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b9e:	46c0      	nop			@ (mov r8, r8)
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ba8:	4b03      	ldr	r3, [pc, #12]	@ (8000bb8 <USART2_IRQHandler+0x14>)
 8000baa:	0018      	movs	r0, r3
 8000bac:	f002 f980 	bl	8002eb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bb0:	46c0      	nop			@ (mov r8, r8)
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	46c0      	nop			@ (mov r8, r8)
 8000bb8:	20000100 	.word	0x20000100

08000bbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	e00a      	b.n	8000be4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bce:	e000      	b.n	8000bd2 <_read+0x16>
 8000bd0:	bf00      	nop
 8000bd2:	0001      	movs	r1, r0
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	1c5a      	adds	r2, r3, #1
 8000bd8:	60ba      	str	r2, [r7, #8]
 8000bda:	b2ca      	uxtb	r2, r1
 8000bdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	3301      	adds	r3, #1
 8000be2:	617b      	str	r3, [r7, #20]
 8000be4:	697a      	ldr	r2, [r7, #20]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	dbf0      	blt.n	8000bce <_read+0x12>
  }

  return len;
 8000bec:	687b      	ldr	r3, [r7, #4]
}
 8000bee:	0018      	movs	r0, r3
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	b006      	add	sp, #24
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b082      	sub	sp, #8
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	425b      	negs	r3, r3
}
 8000c02:	0018      	movs	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b002      	add	sp, #8
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b082      	sub	sp, #8
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	6078      	str	r0, [r7, #4]
 8000c12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	2280      	movs	r2, #128	@ 0x80
 8000c18:	0192      	lsls	r2, r2, #6
 8000c1a:	605a      	str	r2, [r3, #4]
  return 0;
 8000c1c:	2300      	movs	r3, #0
}
 8000c1e:	0018      	movs	r0, r3
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b002      	add	sp, #8
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <_isatty>:

int _isatty(int file)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c2e:	2301      	movs	r3, #1
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b002      	add	sp, #8
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	0018      	movs	r0, r3
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b004      	add	sp, #16
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c58:	4a14      	ldr	r2, [pc, #80]	@ (8000cac <_sbrk+0x5c>)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <_sbrk+0x60>)
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c64:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <_sbrk+0x64>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d102      	bne.n	8000c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	@ (8000cb4 <_sbrk+0x64>)
 8000c6e:	4a12      	ldr	r2, [pc, #72]	@ (8000cb8 <_sbrk+0x68>)
 8000c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <_sbrk+0x64>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	18d3      	adds	r3, r2, r3
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d207      	bcs.n	8000c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c80:	f003 fabc 	bl	80041fc <__errno>
 8000c84:	0003      	movs	r3, r0
 8000c86:	220c      	movs	r2, #12
 8000c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	425b      	negs	r3, r3
 8000c8e:	e009      	b.n	8000ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c90:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c96:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <_sbrk+0x64>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	18d2      	adds	r2, r2, r3
 8000c9e:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <_sbrk+0x64>)
 8000ca0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
}
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b006      	add	sp, #24
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20005000 	.word	0x20005000
 8000cb0:	00000400 	.word	0x00000400
 8000cb4:	2000018c 	.word	0x2000018c
 8000cb8:	200002e0 	.word	0x200002e0

08000cbc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000cc8:	480d      	ldr	r0, [pc, #52]	@ (8000d00 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000cca:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ccc:	f7ff fff6 	bl	8000cbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd0:	480c      	ldr	r0, [pc, #48]	@ (8000d04 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cd2:	490d      	ldr	r1, [pc, #52]	@ (8000d08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000d0c <LoopForever+0xe>)
  movs r3, #0
 8000cd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd8:	e002      	b.n	8000ce0 <LoopCopyDataInit>

08000cda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cde:	3304      	adds	r3, #4

08000ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ce2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce4:	d3f9      	bcc.n	8000cda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce8:	4c0a      	ldr	r4, [pc, #40]	@ (8000d14 <LoopForever+0x16>)
  movs r3, #0
 8000cea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cec:	e001      	b.n	8000cf2 <LoopFillZerobss>

08000cee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf0:	3204      	adds	r2, #4

08000cf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf4:	d3fb      	bcc.n	8000cee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cf6:	f003 fa87 	bl	8004208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cfa:	f7ff fbd1 	bl	80004a0 <main>

08000cfe <LoopForever>:

LoopForever:
    b LoopForever
 8000cfe:	e7fe      	b.n	8000cfe <LoopForever>
   ldr   r0, =_estack
 8000d00:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000d04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d08:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d0c:	08004eb0 	.word	0x08004eb0
  ldr r2, =_sbss
 8000d10:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d14:	200002e0 	.word	0x200002e0

08000d18 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d18:	e7fe      	b.n	8000d18 <ADC1_COMP_IRQHandler>
	...

08000d1c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000d28:	4b0b      	ldr	r3, [pc, #44]	@ (8000d58 <HAL_Init+0x3c>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d58 <HAL_Init+0x3c>)
 8000d2e:	2140      	movs	r1, #64	@ 0x40
 8000d30:	430a      	orrs	r2, r1
 8000d32:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 f811 	bl	8000d5c <HAL_InitTick>
 8000d3a:	1e03      	subs	r3, r0, #0
 8000d3c:	d003      	beq.n	8000d46 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d3e:	1dfb      	adds	r3, r7, #7
 8000d40:	2201      	movs	r2, #1
 8000d42:	701a      	strb	r2, [r3, #0]
 8000d44:	e001      	b.n	8000d4a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d46:	f7ff fe09 	bl	800095c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	781b      	ldrb	r3, [r3, #0]
}
 8000d4e:	0018      	movs	r0, r3
 8000d50:	46bd      	mov	sp, r7
 8000d52:	b002      	add	sp, #8
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	40022000 	.word	0x40022000

08000d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d5c:	b590      	push	{r4, r7, lr}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d64:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <HAL_InitTick+0x5c>)
 8000d66:	681c      	ldr	r4, [r3, #0]
 8000d68:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <HAL_InitTick+0x60>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	0019      	movs	r1, r3
 8000d6e:	23fa      	movs	r3, #250	@ 0xfa
 8000d70:	0098      	lsls	r0, r3, #2
 8000d72:	f7ff f9d3 	bl	800011c <__udivsi3>
 8000d76:	0003      	movs	r3, r0
 8000d78:	0019      	movs	r1, r3
 8000d7a:	0020      	movs	r0, r4
 8000d7c:	f7ff f9ce 	bl	800011c <__udivsi3>
 8000d80:	0003      	movs	r3, r0
 8000d82:	0018      	movs	r0, r3
 8000d84:	f000 f92f 	bl	8000fe6 <HAL_SYSTICK_Config>
 8000d88:	1e03      	subs	r3, r0, #0
 8000d8a:	d001      	beq.n	8000d90 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e00f      	b.n	8000db0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b03      	cmp	r3, #3
 8000d94:	d80b      	bhi.n	8000dae <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d96:	6879      	ldr	r1, [r7, #4]
 8000d98:	2301      	movs	r3, #1
 8000d9a:	425b      	negs	r3, r3
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f000 f8fc 	bl	8000f9c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000da4:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <HAL_InitTick+0x64>)
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000daa:	2300      	movs	r3, #0
 8000dac:	e000      	b.n	8000db0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
}
 8000db0:	0018      	movs	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b003      	add	sp, #12
 8000db6:	bd90      	pop	{r4, r7, pc}
 8000db8:	20000000 	.word	0x20000000
 8000dbc:	20000008 	.word	0x20000008
 8000dc0:	20000004 	.word	0x20000004

08000dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dc8:	4b05      	ldr	r3, [pc, #20]	@ (8000de0 <HAL_IncTick+0x1c>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	001a      	movs	r2, r3
 8000dce:	4b05      	ldr	r3, [pc, #20]	@ (8000de4 <HAL_IncTick+0x20>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	18d2      	adds	r2, r2, r3
 8000dd4:	4b03      	ldr	r3, [pc, #12]	@ (8000de4 <HAL_IncTick+0x20>)
 8000dd6:	601a      	str	r2, [r3, #0]
}
 8000dd8:	46c0      	nop			@ (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	20000008 	.word	0x20000008
 8000de4:	20000190 	.word	0x20000190

08000de8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  return uwTick;
 8000dec:	4b02      	ldr	r3, [pc, #8]	@ (8000df8 <HAL_GetTick+0x10>)
 8000dee:	681b      	ldr	r3, [r3, #0]
}
 8000df0:	0018      	movs	r0, r3
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	20000190 	.word	0x20000190

08000dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e04:	f7ff fff0 	bl	8000de8 <HAL_GetTick>
 8000e08:	0003      	movs	r3, r0
 8000e0a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	3301      	adds	r3, #1
 8000e14:	d005      	beq.n	8000e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e16:	4b0a      	ldr	r3, [pc, #40]	@ (8000e40 <HAL_Delay+0x44>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	001a      	movs	r2, r3
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	189b      	adds	r3, r3, r2
 8000e20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e22:	46c0      	nop			@ (mov r8, r8)
 8000e24:	f7ff ffe0 	bl	8000de8 <HAL_GetTick>
 8000e28:	0002      	movs	r2, r0
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	68fa      	ldr	r2, [r7, #12]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d8f7      	bhi.n	8000e24 <HAL_Delay+0x28>
  {
  }
}
 8000e34:	46c0      	nop			@ (mov r8, r8)
 8000e36:	46c0      	nop			@ (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b004      	add	sp, #16
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			@ (mov r8, r8)
 8000e40:	20000008 	.word	0x20000008

08000e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	1dfb      	adds	r3, r7, #7
 8000e4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e50:	1dfb      	adds	r3, r7, #7
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e56:	d809      	bhi.n	8000e6c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e58:	1dfb      	adds	r3, r7, #7
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	001a      	movs	r2, r3
 8000e5e:	231f      	movs	r3, #31
 8000e60:	401a      	ands	r2, r3
 8000e62:	4b04      	ldr	r3, [pc, #16]	@ (8000e74 <__NVIC_EnableIRQ+0x30>)
 8000e64:	2101      	movs	r1, #1
 8000e66:	4091      	lsls	r1, r2
 8000e68:	000a      	movs	r2, r1
 8000e6a:	601a      	str	r2, [r3, #0]
  }
}
 8000e6c:	46c0      	nop			@ (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b002      	add	sp, #8
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	e000e100 	.word	0xe000e100

08000e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e78:	b590      	push	{r4, r7, lr}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	0002      	movs	r2, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e86:	1dfb      	adds	r3, r7, #7
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e8c:	d828      	bhi.n	8000ee0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e8e:	4a2f      	ldr	r2, [pc, #188]	@ (8000f4c <__NVIC_SetPriority+0xd4>)
 8000e90:	1dfb      	adds	r3, r7, #7
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	089b      	lsrs	r3, r3, #2
 8000e98:	33c0      	adds	r3, #192	@ 0xc0
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	589b      	ldr	r3, [r3, r2]
 8000e9e:	1dfa      	adds	r2, r7, #7
 8000ea0:	7812      	ldrb	r2, [r2, #0]
 8000ea2:	0011      	movs	r1, r2
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	400a      	ands	r2, r1
 8000ea8:	00d2      	lsls	r2, r2, #3
 8000eaa:	21ff      	movs	r1, #255	@ 0xff
 8000eac:	4091      	lsls	r1, r2
 8000eae:	000a      	movs	r2, r1
 8000eb0:	43d2      	mvns	r2, r2
 8000eb2:	401a      	ands	r2, r3
 8000eb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	019b      	lsls	r3, r3, #6
 8000eba:	22ff      	movs	r2, #255	@ 0xff
 8000ebc:	401a      	ands	r2, r3
 8000ebe:	1dfb      	adds	r3, r7, #7
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	4003      	ands	r3, r0
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ecc:	481f      	ldr	r0, [pc, #124]	@ (8000f4c <__NVIC_SetPriority+0xd4>)
 8000ece:	1dfb      	adds	r3, r7, #7
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	b25b      	sxtb	r3, r3
 8000ed4:	089b      	lsrs	r3, r3, #2
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	33c0      	adds	r3, #192	@ 0xc0
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ede:	e031      	b.n	8000f44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f50 <__NVIC_SetPriority+0xd8>)
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	0019      	movs	r1, r3
 8000ee8:	230f      	movs	r3, #15
 8000eea:	400b      	ands	r3, r1
 8000eec:	3b08      	subs	r3, #8
 8000eee:	089b      	lsrs	r3, r3, #2
 8000ef0:	3306      	adds	r3, #6
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	18d3      	adds	r3, r2, r3
 8000ef6:	3304      	adds	r3, #4
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	1dfa      	adds	r2, r7, #7
 8000efc:	7812      	ldrb	r2, [r2, #0]
 8000efe:	0011      	movs	r1, r2
 8000f00:	2203      	movs	r2, #3
 8000f02:	400a      	ands	r2, r1
 8000f04:	00d2      	lsls	r2, r2, #3
 8000f06:	21ff      	movs	r1, #255	@ 0xff
 8000f08:	4091      	lsls	r1, r2
 8000f0a:	000a      	movs	r2, r1
 8000f0c:	43d2      	mvns	r2, r2
 8000f0e:	401a      	ands	r2, r3
 8000f10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	019b      	lsls	r3, r3, #6
 8000f16:	22ff      	movs	r2, #255	@ 0xff
 8000f18:	401a      	ands	r2, r3
 8000f1a:	1dfb      	adds	r3, r7, #7
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	0018      	movs	r0, r3
 8000f20:	2303      	movs	r3, #3
 8000f22:	4003      	ands	r3, r0
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f28:	4809      	ldr	r0, [pc, #36]	@ (8000f50 <__NVIC_SetPriority+0xd8>)
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	001c      	movs	r4, r3
 8000f30:	230f      	movs	r3, #15
 8000f32:	4023      	ands	r3, r4
 8000f34:	3b08      	subs	r3, #8
 8000f36:	089b      	lsrs	r3, r3, #2
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	3306      	adds	r3, #6
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	18c3      	adds	r3, r0, r3
 8000f40:	3304      	adds	r3, #4
 8000f42:	601a      	str	r2, [r3, #0]
}
 8000f44:	46c0      	nop			@ (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b003      	add	sp, #12
 8000f4a:	bd90      	pop	{r4, r7, pc}
 8000f4c:	e000e100 	.word	0xe000e100
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	1e5a      	subs	r2, r3, #1
 8000f60:	2380      	movs	r3, #128	@ 0x80
 8000f62:	045b      	lsls	r3, r3, #17
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d301      	bcc.n	8000f6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e010      	b.n	8000f8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <SysTick_Config+0x44>)
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	3a01      	subs	r2, #1
 8000f72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f74:	2301      	movs	r3, #1
 8000f76:	425b      	negs	r3, r3
 8000f78:	2103      	movs	r1, #3
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f7ff ff7c 	bl	8000e78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f80:	4b05      	ldr	r3, [pc, #20]	@ (8000f98 <SysTick_Config+0x44>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f86:	4b04      	ldr	r3, [pc, #16]	@ (8000f98 <SysTick_Config+0x44>)
 8000f88:	2207      	movs	r2, #7
 8000f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f8c:	2300      	movs	r3, #0
}
 8000f8e:	0018      	movs	r0, r3
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b002      	add	sp, #8
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	46c0      	nop			@ (mov r8, r8)
 8000f98:	e000e010 	.word	0xe000e010

08000f9c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60b9      	str	r1, [r7, #8]
 8000fa4:	607a      	str	r2, [r7, #4]
 8000fa6:	210f      	movs	r1, #15
 8000fa8:	187b      	adds	r3, r7, r1
 8000faa:	1c02      	adds	r2, r0, #0
 8000fac:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000fae:	68ba      	ldr	r2, [r7, #8]
 8000fb0:	187b      	adds	r3, r7, r1
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	b25b      	sxtb	r3, r3
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f7ff ff5d 	bl	8000e78 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	b004      	add	sp, #16
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b082      	sub	sp, #8
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	0002      	movs	r2, r0
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fd2:	1dfb      	adds	r3, r7, #7
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b25b      	sxtb	r3, r3
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f7ff ff33 	bl	8000e44 <__NVIC_EnableIRQ>
}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b002      	add	sp, #8
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	f7ff ffaf 	bl	8000f54 <SysTick_Config>
 8000ff6:	0003      	movs	r3, r0
}
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	b002      	add	sp, #8
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001008:	230f      	movs	r3, #15
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2225      	movs	r2, #37	@ 0x25
 8001014:	5c9b      	ldrb	r3, [r3, r2]
 8001016:	b2db      	uxtb	r3, r3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d008      	beq.n	800102e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2204      	movs	r2, #4
 8001020:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2224      	movs	r2, #36	@ 0x24
 8001026:	2100      	movs	r1, #0
 8001028:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e024      	b.n	8001078 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	210e      	movs	r1, #14
 800103a:	438a      	bics	r2, r1
 800103c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2101      	movs	r1, #1
 800104a:	438a      	bics	r2, r1
 800104c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	221c      	movs	r2, #28
 8001054:	401a      	ands	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	2101      	movs	r1, #1
 800105c:	4091      	lsls	r1, r2
 800105e:	000a      	movs	r2, r1
 8001060:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2225      	movs	r2, #37	@ 0x25
 8001066:	2101      	movs	r1, #1
 8001068:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2224      	movs	r2, #36	@ 0x24
 800106e:	2100      	movs	r1, #0
 8001070:	5499      	strb	r1, [r3, r2]

    return status;
 8001072:	230f      	movs	r3, #15
 8001074:	18fb      	adds	r3, r7, r3
 8001076:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001078:	0018      	movs	r0, r3
 800107a:	46bd      	mov	sp, r7
 800107c:	b004      	add	sp, #16
 800107e:	bd80      	pop	{r7, pc}

08001080 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001088:	210f      	movs	r1, #15
 800108a:	187b      	adds	r3, r7, r1
 800108c:	2200      	movs	r2, #0
 800108e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2225      	movs	r2, #37	@ 0x25
 8001094:	5c9b      	ldrb	r3, [r3, r2]
 8001096:	b2db      	uxtb	r3, r3
 8001098:	2b02      	cmp	r3, #2
 800109a:	d006      	beq.n	80010aa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2204      	movs	r2, #4
 80010a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80010a2:	187b      	adds	r3, r7, r1
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
 80010a8:	e02a      	b.n	8001100 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	210e      	movs	r1, #14
 80010b6:	438a      	bics	r2, r1
 80010b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2101      	movs	r1, #1
 80010c6:	438a      	bics	r2, r1
 80010c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ce:	221c      	movs	r2, #28
 80010d0:	401a      	ands	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	2101      	movs	r1, #1
 80010d8:	4091      	lsls	r1, r2
 80010da:	000a      	movs	r2, r1
 80010dc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2225      	movs	r2, #37	@ 0x25
 80010e2:	2101      	movs	r1, #1
 80010e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2224      	movs	r2, #36	@ 0x24
 80010ea:	2100      	movs	r1, #0
 80010ec:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d004      	beq.n	8001100 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	0010      	movs	r0, r2
 80010fe:	4798      	blx	r3
    }
  }
  return status;
 8001100:	230f      	movs	r3, #15
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	781b      	ldrb	r3, [r3, #0]
}
 8001106:	0018      	movs	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	b004      	add	sp, #16
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001126:	e155      	b.n	80013d4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2101      	movs	r1, #1
 800112e:	697a      	ldr	r2, [r7, #20]
 8001130:	4091      	lsls	r1, r2
 8001132:	000a      	movs	r2, r1
 8001134:	4013      	ands	r3, r2
 8001136:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d100      	bne.n	8001140 <HAL_GPIO_Init+0x30>
 800113e:	e146      	b.n	80013ce <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2203      	movs	r2, #3
 8001146:	4013      	ands	r3, r2
 8001148:	2b01      	cmp	r3, #1
 800114a:	d005      	beq.n	8001158 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2203      	movs	r2, #3
 8001152:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001154:	2b02      	cmp	r3, #2
 8001156:	d130      	bne.n	80011ba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	2203      	movs	r2, #3
 8001164:	409a      	lsls	r2, r3
 8001166:	0013      	movs	r3, r2
 8001168:	43da      	mvns	r2, r3
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4013      	ands	r3, r2
 800116e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	409a      	lsls	r2, r3
 800117a:	0013      	movs	r3, r2
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800118e:	2201      	movs	r2, #1
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	409a      	lsls	r2, r3
 8001194:	0013      	movs	r3, r2
 8001196:	43da      	mvns	r2, r3
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	4013      	ands	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	091b      	lsrs	r3, r3, #4
 80011a4:	2201      	movs	r2, #1
 80011a6:	401a      	ands	r2, r3
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	409a      	lsls	r2, r3
 80011ac:	0013      	movs	r3, r2
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2203      	movs	r2, #3
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b03      	cmp	r3, #3
 80011c4:	d017      	beq.n	80011f6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	2203      	movs	r2, #3
 80011d2:	409a      	lsls	r2, r3
 80011d4:	0013      	movs	r3, r2
 80011d6:	43da      	mvns	r2, r3
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	689a      	ldr	r2, [r3, #8]
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	409a      	lsls	r2, r3
 80011e8:	0013      	movs	r3, r2
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2203      	movs	r2, #3
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d123      	bne.n	800124a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	08da      	lsrs	r2, r3, #3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3208      	adds	r2, #8
 800120a:	0092      	lsls	r2, r2, #2
 800120c:	58d3      	ldr	r3, [r2, r3]
 800120e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	2207      	movs	r2, #7
 8001214:	4013      	ands	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	220f      	movs	r2, #15
 800121a:	409a      	lsls	r2, r3
 800121c:	0013      	movs	r3, r2
 800121e:	43da      	mvns	r2, r3
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	691a      	ldr	r2, [r3, #16]
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	2107      	movs	r1, #7
 800122e:	400b      	ands	r3, r1
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	409a      	lsls	r2, r3
 8001234:	0013      	movs	r3, r2
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4313      	orrs	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	08da      	lsrs	r2, r3, #3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3208      	adds	r2, #8
 8001244:	0092      	lsls	r2, r2, #2
 8001246:	6939      	ldr	r1, [r7, #16]
 8001248:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	2203      	movs	r2, #3
 8001256:	409a      	lsls	r2, r3
 8001258:	0013      	movs	r3, r2
 800125a:	43da      	mvns	r2, r3
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	4013      	ands	r3, r2
 8001260:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2203      	movs	r2, #3
 8001268:	401a      	ands	r2, r3
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	409a      	lsls	r2, r3
 8001270:	0013      	movs	r3, r2
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	4313      	orrs	r3, r2
 8001276:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	23c0      	movs	r3, #192	@ 0xc0
 8001284:	029b      	lsls	r3, r3, #10
 8001286:	4013      	ands	r3, r2
 8001288:	d100      	bne.n	800128c <HAL_GPIO_Init+0x17c>
 800128a:	e0a0      	b.n	80013ce <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800128c:	4b57      	ldr	r3, [pc, #348]	@ (80013ec <HAL_GPIO_Init+0x2dc>)
 800128e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001290:	4b56      	ldr	r3, [pc, #344]	@ (80013ec <HAL_GPIO_Init+0x2dc>)
 8001292:	2101      	movs	r1, #1
 8001294:	430a      	orrs	r2, r1
 8001296:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001298:	4a55      	ldr	r2, [pc, #340]	@ (80013f0 <HAL_GPIO_Init+0x2e0>)
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	089b      	lsrs	r3, r3, #2
 800129e:	3302      	adds	r3, #2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	589b      	ldr	r3, [r3, r2]
 80012a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	2203      	movs	r2, #3
 80012aa:	4013      	ands	r3, r2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	220f      	movs	r2, #15
 80012b0:	409a      	lsls	r2, r3
 80012b2:	0013      	movs	r3, r2
 80012b4:	43da      	mvns	r2, r3
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	4013      	ands	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	23a0      	movs	r3, #160	@ 0xa0
 80012c0:	05db      	lsls	r3, r3, #23
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d01f      	beq.n	8001306 <HAL_GPIO_Init+0x1f6>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4a      	ldr	r2, [pc, #296]	@ (80013f4 <HAL_GPIO_Init+0x2e4>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d019      	beq.n	8001302 <HAL_GPIO_Init+0x1f2>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a49      	ldr	r2, [pc, #292]	@ (80013f8 <HAL_GPIO_Init+0x2e8>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d013      	beq.n	80012fe <HAL_GPIO_Init+0x1ee>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a48      	ldr	r2, [pc, #288]	@ (80013fc <HAL_GPIO_Init+0x2ec>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d00d      	beq.n	80012fa <HAL_GPIO_Init+0x1ea>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a47      	ldr	r2, [pc, #284]	@ (8001400 <HAL_GPIO_Init+0x2f0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d007      	beq.n	80012f6 <HAL_GPIO_Init+0x1e6>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a46      	ldr	r2, [pc, #280]	@ (8001404 <HAL_GPIO_Init+0x2f4>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d101      	bne.n	80012f2 <HAL_GPIO_Init+0x1e2>
 80012ee:	2305      	movs	r3, #5
 80012f0:	e00a      	b.n	8001308 <HAL_GPIO_Init+0x1f8>
 80012f2:	2306      	movs	r3, #6
 80012f4:	e008      	b.n	8001308 <HAL_GPIO_Init+0x1f8>
 80012f6:	2304      	movs	r3, #4
 80012f8:	e006      	b.n	8001308 <HAL_GPIO_Init+0x1f8>
 80012fa:	2303      	movs	r3, #3
 80012fc:	e004      	b.n	8001308 <HAL_GPIO_Init+0x1f8>
 80012fe:	2302      	movs	r3, #2
 8001300:	e002      	b.n	8001308 <HAL_GPIO_Init+0x1f8>
 8001302:	2301      	movs	r3, #1
 8001304:	e000      	b.n	8001308 <HAL_GPIO_Init+0x1f8>
 8001306:	2300      	movs	r3, #0
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	2103      	movs	r1, #3
 800130c:	400a      	ands	r2, r1
 800130e:	0092      	lsls	r2, r2, #2
 8001310:	4093      	lsls	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	4313      	orrs	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001318:	4935      	ldr	r1, [pc, #212]	@ (80013f0 <HAL_GPIO_Init+0x2e0>)
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	089b      	lsrs	r3, r3, #2
 800131e:	3302      	adds	r3, #2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001326:	4b38      	ldr	r3, [pc, #224]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	43da      	mvns	r2, r3
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	4013      	ands	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685a      	ldr	r2, [r3, #4]
 800133a:	2380      	movs	r3, #128	@ 0x80
 800133c:	035b      	lsls	r3, r3, #13
 800133e:	4013      	ands	r3, r2
 8001340:	d003      	beq.n	800134a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4313      	orrs	r3, r2
 8001348:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800134a:	4b2f      	ldr	r3, [pc, #188]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001350:	4b2d      	ldr	r3, [pc, #180]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	43da      	mvns	r2, r3
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	4013      	ands	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685a      	ldr	r2, [r3, #4]
 8001364:	2380      	movs	r3, #128	@ 0x80
 8001366:	039b      	lsls	r3, r3, #14
 8001368:	4013      	ands	r3, r2
 800136a:	d003      	beq.n	8001374 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	4313      	orrs	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001374:	4b24      	ldr	r3, [pc, #144]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800137a:	4b23      	ldr	r3, [pc, #140]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	43da      	mvns	r2, r3
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4013      	ands	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	2380      	movs	r3, #128	@ 0x80
 8001390:	029b      	lsls	r3, r3, #10
 8001392:	4013      	ands	r3, r2
 8001394:	d003      	beq.n	800139e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4313      	orrs	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013a4:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	43da      	mvns	r2, r3
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4013      	ands	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	2380      	movs	r3, #128	@ 0x80
 80013ba:	025b      	lsls	r3, r3, #9
 80013bc:	4013      	ands	r3, r2
 80013be:	d003      	beq.n	80013c8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <HAL_GPIO_Init+0x2f8>)
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	3301      	adds	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	40da      	lsrs	r2, r3
 80013dc:	1e13      	subs	r3, r2, #0
 80013de:	d000      	beq.n	80013e2 <HAL_GPIO_Init+0x2d2>
 80013e0:	e6a2      	b.n	8001128 <HAL_GPIO_Init+0x18>
  }
}
 80013e2:	46c0      	nop			@ (mov r8, r8)
 80013e4:	46c0      	nop			@ (mov r8, r8)
 80013e6:	46bd      	mov	sp, r7
 80013e8:	b006      	add	sp, #24
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40021000 	.word	0x40021000
 80013f0:	40010000 	.word	0x40010000
 80013f4:	50000400 	.word	0x50000400
 80013f8:	50000800 	.word	0x50000800
 80013fc:	50000c00 	.word	0x50000c00
 8001400:	50001000 	.word	0x50001000
 8001404:	50001c00 	.word	0x50001c00
 8001408:	40010400 	.word	0x40010400

0800140c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	0008      	movs	r0, r1
 8001416:	0011      	movs	r1, r2
 8001418:	1cbb      	adds	r3, r7, #2
 800141a:	1c02      	adds	r2, r0, #0
 800141c:	801a      	strh	r2, [r3, #0]
 800141e:	1c7b      	adds	r3, r7, #1
 8001420:	1c0a      	adds	r2, r1, #0
 8001422:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001424:	1c7b      	adds	r3, r7, #1
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d004      	beq.n	8001436 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800142c:	1cbb      	adds	r3, r7, #2
 800142e:	881a      	ldrh	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001434:	e003      	b.n	800143e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001436:	1cbb      	adds	r3, r7, #2
 8001438:	881a      	ldrh	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800143e:	46c0      	nop			@ (mov r8, r8)
 8001440:	46bd      	mov	sp, r7
 8001442:	b002      	add	sp, #8
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	0002      	movs	r2, r0
 8001450:	1dbb      	adds	r3, r7, #6
 8001452:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001456:	695b      	ldr	r3, [r3, #20]
 8001458:	1dba      	adds	r2, r7, #6
 800145a:	8812      	ldrh	r2, [r2, #0]
 800145c:	4013      	ands	r3, r2
 800145e:	d008      	beq.n	8001472 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001462:	1dba      	adds	r2, r7, #6
 8001464:	8812      	ldrh	r2, [r2, #0]
 8001466:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001468:	1dbb      	adds	r3, r7, #6
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	0018      	movs	r0, r3
 800146e:	f000 f807 	bl	8001480 <HAL_GPIO_EXTI_Callback>
  }
}
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b002      	add	sp, #8
 8001478:	bd80      	pop	{r7, pc}
 800147a:	46c0      	nop			@ (mov r8, r8)
 800147c:	40010400 	.word	0x40010400

08001480 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	0002      	movs	r2, r0
 8001488:	1dbb      	adds	r3, r7, #6
 800148a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800148c:	46c0      	nop			@ (mov r8, r8)
 800148e:	46bd      	mov	sp, r7
 8001490:	b002      	add	sp, #8
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001494:	b5b0      	push	{r4, r5, r7, lr}
 8001496:	b08a      	sub	sp, #40	@ 0x28
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d102      	bne.n	80014a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	f000 fbbf 	bl	8001c26 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014a8:	4bc9      	ldr	r3, [pc, #804]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	220c      	movs	r2, #12
 80014ae:	4013      	ands	r3, r2
 80014b0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014b2:	4bc7      	ldr	r3, [pc, #796]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80014b4:	68da      	ldr	r2, [r3, #12]
 80014b6:	2380      	movs	r3, #128	@ 0x80
 80014b8:	025b      	lsls	r3, r3, #9
 80014ba:	4013      	ands	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2201      	movs	r2, #1
 80014c4:	4013      	ands	r3, r2
 80014c6:	d100      	bne.n	80014ca <HAL_RCC_OscConfig+0x36>
 80014c8:	e07e      	b.n	80015c8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d007      	beq.n	80014e0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	2b0c      	cmp	r3, #12
 80014d4:	d112      	bne.n	80014fc <HAL_RCC_OscConfig+0x68>
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	2380      	movs	r3, #128	@ 0x80
 80014da:	025b      	lsls	r3, r3, #9
 80014dc:	429a      	cmp	r2, r3
 80014de:	d10d      	bne.n	80014fc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e0:	4bbb      	ldr	r3, [pc, #748]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	2380      	movs	r3, #128	@ 0x80
 80014e6:	029b      	lsls	r3, r3, #10
 80014e8:	4013      	ands	r3, r2
 80014ea:	d100      	bne.n	80014ee <HAL_RCC_OscConfig+0x5a>
 80014ec:	e06b      	b.n	80015c6 <HAL_RCC_OscConfig+0x132>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d167      	bne.n	80015c6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	f000 fb95 	bl	8001c26 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	2380      	movs	r3, #128	@ 0x80
 8001502:	025b      	lsls	r3, r3, #9
 8001504:	429a      	cmp	r2, r3
 8001506:	d107      	bne.n	8001518 <HAL_RCC_OscConfig+0x84>
 8001508:	4bb1      	ldr	r3, [pc, #708]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4bb0      	ldr	r3, [pc, #704]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800150e:	2180      	movs	r1, #128	@ 0x80
 8001510:	0249      	lsls	r1, r1, #9
 8001512:	430a      	orrs	r2, r1
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	e027      	b.n	8001568 <HAL_RCC_OscConfig+0xd4>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	23a0      	movs	r3, #160	@ 0xa0
 800151e:	02db      	lsls	r3, r3, #11
 8001520:	429a      	cmp	r2, r3
 8001522:	d10e      	bne.n	8001542 <HAL_RCC_OscConfig+0xae>
 8001524:	4baa      	ldr	r3, [pc, #680]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4ba9      	ldr	r3, [pc, #676]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800152a:	2180      	movs	r1, #128	@ 0x80
 800152c:	02c9      	lsls	r1, r1, #11
 800152e:	430a      	orrs	r2, r1
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	4ba7      	ldr	r3, [pc, #668]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	4ba6      	ldr	r3, [pc, #664]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001538:	2180      	movs	r1, #128	@ 0x80
 800153a:	0249      	lsls	r1, r1, #9
 800153c:	430a      	orrs	r2, r1
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	e012      	b.n	8001568 <HAL_RCC_OscConfig+0xd4>
 8001542:	4ba3      	ldr	r3, [pc, #652]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	4ba2      	ldr	r3, [pc, #648]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001548:	49a2      	ldr	r1, [pc, #648]	@ (80017d4 <HAL_RCC_OscConfig+0x340>)
 800154a:	400a      	ands	r2, r1
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	4ba0      	ldr	r3, [pc, #640]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	2380      	movs	r3, #128	@ 0x80
 8001554:	025b      	lsls	r3, r3, #9
 8001556:	4013      	ands	r3, r2
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	4b9c      	ldr	r3, [pc, #624]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b9b      	ldr	r3, [pc, #620]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001562:	499d      	ldr	r1, [pc, #628]	@ (80017d8 <HAL_RCC_OscConfig+0x344>)
 8001564:	400a      	ands	r2, r1
 8001566:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d015      	beq.n	800159c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001570:	f7ff fc3a 	bl	8000de8 <HAL_GetTick>
 8001574:	0003      	movs	r3, r0
 8001576:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001578:	e009      	b.n	800158e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800157a:	f7ff fc35 	bl	8000de8 <HAL_GetTick>
 800157e:	0002      	movs	r2, r0
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b64      	cmp	r3, #100	@ 0x64
 8001586:	d902      	bls.n	800158e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	f000 fb4c 	bl	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800158e:	4b90      	ldr	r3, [pc, #576]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	2380      	movs	r3, #128	@ 0x80
 8001594:	029b      	lsls	r3, r3, #10
 8001596:	4013      	ands	r3, r2
 8001598:	d0ef      	beq.n	800157a <HAL_RCC_OscConfig+0xe6>
 800159a:	e015      	b.n	80015c8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159c:	f7ff fc24 	bl	8000de8 <HAL_GetTick>
 80015a0:	0003      	movs	r3, r0
 80015a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015a6:	f7ff fc1f 	bl	8000de8 <HAL_GetTick>
 80015aa:	0002      	movs	r2, r0
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b64      	cmp	r3, #100	@ 0x64
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e336      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015b8:	4b85      	ldr	r3, [pc, #532]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	2380      	movs	r3, #128	@ 0x80
 80015be:	029b      	lsls	r3, r3, #10
 80015c0:	4013      	ands	r3, r2
 80015c2:	d1f0      	bne.n	80015a6 <HAL_RCC_OscConfig+0x112>
 80015c4:	e000      	b.n	80015c8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2202      	movs	r2, #2
 80015ce:	4013      	ands	r3, r2
 80015d0:	d100      	bne.n	80015d4 <HAL_RCC_OscConfig+0x140>
 80015d2:	e099      	b.n	8001708 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80015da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015dc:	2220      	movs	r2, #32
 80015de:	4013      	ands	r3, r2
 80015e0:	d009      	beq.n	80015f6 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80015e2:	4b7b      	ldr	r3, [pc, #492]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4b7a      	ldr	r3, [pc, #488]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80015e8:	2120      	movs	r1, #32
 80015ea:	430a      	orrs	r2, r1
 80015ec:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80015ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f0:	2220      	movs	r2, #32
 80015f2:	4393      	bics	r3, r2
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	2b04      	cmp	r3, #4
 80015fa:	d005      	beq.n	8001608 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	2b0c      	cmp	r3, #12
 8001600:	d13e      	bne.n	8001680 <HAL_RCC_OscConfig+0x1ec>
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d13b      	bne.n	8001680 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001608:	4b71      	ldr	r3, [pc, #452]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2204      	movs	r2, #4
 800160e:	4013      	ands	r3, r2
 8001610:	d004      	beq.n	800161c <HAL_RCC_OscConfig+0x188>
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	2b00      	cmp	r3, #0
 8001616:	d101      	bne.n	800161c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e304      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800161c:	4b6c      	ldr	r3, [pc, #432]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	4a6e      	ldr	r2, [pc, #440]	@ (80017dc <HAL_RCC_OscConfig+0x348>)
 8001622:	4013      	ands	r3, r2
 8001624:	0019      	movs	r1, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	021a      	lsls	r2, r3, #8
 800162c:	4b68      	ldr	r3, [pc, #416]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800162e:	430a      	orrs	r2, r1
 8001630:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001632:	4b67      	ldr	r3, [pc, #412]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2209      	movs	r2, #9
 8001638:	4393      	bics	r3, r2
 800163a:	0019      	movs	r1, r3
 800163c:	4b64      	ldr	r3, [pc, #400]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800163e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001640:	430a      	orrs	r2, r1
 8001642:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001644:	f000 fc42 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8001648:	0001      	movs	r1, r0
 800164a:	4b61      	ldr	r3, [pc, #388]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	091b      	lsrs	r3, r3, #4
 8001650:	220f      	movs	r2, #15
 8001652:	4013      	ands	r3, r2
 8001654:	4a62      	ldr	r2, [pc, #392]	@ (80017e0 <HAL_RCC_OscConfig+0x34c>)
 8001656:	5cd3      	ldrb	r3, [r2, r3]
 8001658:	000a      	movs	r2, r1
 800165a:	40da      	lsrs	r2, r3
 800165c:	4b61      	ldr	r3, [pc, #388]	@ (80017e4 <HAL_RCC_OscConfig+0x350>)
 800165e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001660:	4b61      	ldr	r3, [pc, #388]	@ (80017e8 <HAL_RCC_OscConfig+0x354>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2513      	movs	r5, #19
 8001666:	197c      	adds	r4, r7, r5
 8001668:	0018      	movs	r0, r3
 800166a:	f7ff fb77 	bl	8000d5c <HAL_InitTick>
 800166e:	0003      	movs	r3, r0
 8001670:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001672:	197b      	adds	r3, r7, r5
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d046      	beq.n	8001708 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800167a:	197b      	adds	r3, r7, r5
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	e2d2      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001682:	2b00      	cmp	r3, #0
 8001684:	d027      	beq.n	80016d6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001686:	4b52      	ldr	r3, [pc, #328]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2209      	movs	r2, #9
 800168c:	4393      	bics	r3, r2
 800168e:	0019      	movs	r1, r3
 8001690:	4b4f      	ldr	r3, [pc, #316]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001694:	430a      	orrs	r2, r1
 8001696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff fba6 	bl	8000de8 <HAL_GetTick>
 800169c:	0003      	movs	r3, r0
 800169e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016a2:	f7ff fba1 	bl	8000de8 <HAL_GetTick>
 80016a6:	0002      	movs	r2, r0
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e2b8      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016b4:	4b46      	ldr	r3, [pc, #280]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2204      	movs	r2, #4
 80016ba:	4013      	ands	r3, r2
 80016bc:	d0f1      	beq.n	80016a2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016be:	4b44      	ldr	r3, [pc, #272]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	4a46      	ldr	r2, [pc, #280]	@ (80017dc <HAL_RCC_OscConfig+0x348>)
 80016c4:	4013      	ands	r3, r2
 80016c6:	0019      	movs	r1, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	021a      	lsls	r2, r3, #8
 80016ce:	4b40      	ldr	r3, [pc, #256]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80016d0:	430a      	orrs	r2, r1
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	e018      	b.n	8001708 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016d6:	4b3e      	ldr	r3, [pc, #248]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	4b3d      	ldr	r3, [pc, #244]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80016dc:	2101      	movs	r1, #1
 80016de:	438a      	bics	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e2:	f7ff fb81 	bl	8000de8 <HAL_GetTick>
 80016e6:	0003      	movs	r3, r0
 80016e8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016ec:	f7ff fb7c 	bl	8000de8 <HAL_GetTick>
 80016f0:	0002      	movs	r2, r0
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e293      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016fe:	4b34      	ldr	r3, [pc, #208]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2204      	movs	r2, #4
 8001704:	4013      	ands	r3, r2
 8001706:	d1f1      	bne.n	80016ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2210      	movs	r2, #16
 800170e:	4013      	ands	r3, r2
 8001710:	d100      	bne.n	8001714 <HAL_RCC_OscConfig+0x280>
 8001712:	e0a2      	b.n	800185a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001714:	69fb      	ldr	r3, [r7, #28]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d140      	bne.n	800179c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800171a:	4b2d      	ldr	r3, [pc, #180]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	2380      	movs	r3, #128	@ 0x80
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4013      	ands	r3, r2
 8001724:	d005      	beq.n	8001732 <HAL_RCC_OscConfig+0x29e>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e279      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001732:	4b27      	ldr	r3, [pc, #156]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4a2d      	ldr	r2, [pc, #180]	@ (80017ec <HAL_RCC_OscConfig+0x358>)
 8001738:	4013      	ands	r3, r2
 800173a:	0019      	movs	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001740:	4b23      	ldr	r3, [pc, #140]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001742:	430a      	orrs	r2, r1
 8001744:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001746:	4b22      	ldr	r3, [pc, #136]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	0a19      	lsrs	r1, r3, #8
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	061a      	lsls	r2, r3, #24
 8001754:	4b1e      	ldr	r3, [pc, #120]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 8001756:	430a      	orrs	r2, r1
 8001758:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175e:	0b5b      	lsrs	r3, r3, #13
 8001760:	3301      	adds	r3, #1
 8001762:	2280      	movs	r2, #128	@ 0x80
 8001764:	0212      	lsls	r2, r2, #8
 8001766:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001768:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	091b      	lsrs	r3, r3, #4
 800176e:	210f      	movs	r1, #15
 8001770:	400b      	ands	r3, r1
 8001772:	491b      	ldr	r1, [pc, #108]	@ (80017e0 <HAL_RCC_OscConfig+0x34c>)
 8001774:	5ccb      	ldrb	r3, [r1, r3]
 8001776:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001778:	4b1a      	ldr	r3, [pc, #104]	@ (80017e4 <HAL_RCC_OscConfig+0x350>)
 800177a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800177c:	4b1a      	ldr	r3, [pc, #104]	@ (80017e8 <HAL_RCC_OscConfig+0x354>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2513      	movs	r5, #19
 8001782:	197c      	adds	r4, r7, r5
 8001784:	0018      	movs	r0, r3
 8001786:	f7ff fae9 	bl	8000d5c <HAL_InitTick>
 800178a:	0003      	movs	r3, r0
 800178c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800178e:	197b      	adds	r3, r7, r5
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d061      	beq.n	800185a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001796:	197b      	adds	r3, r7, r5
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	e244      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d040      	beq.n	8001826 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017a4:	4b0a      	ldr	r3, [pc, #40]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b09      	ldr	r3, [pc, #36]	@ (80017d0 <HAL_RCC_OscConfig+0x33c>)
 80017aa:	2180      	movs	r1, #128	@ 0x80
 80017ac:	0049      	lsls	r1, r1, #1
 80017ae:	430a      	orrs	r2, r1
 80017b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b2:	f7ff fb19 	bl	8000de8 <HAL_GetTick>
 80017b6:	0003      	movs	r3, r0
 80017b8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017ba:	e019      	b.n	80017f0 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017bc:	f7ff fb14 	bl	8000de8 <HAL_GetTick>
 80017c0:	0002      	movs	r2, r0
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d912      	bls.n	80017f0 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e22b      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
 80017ce:	46c0      	nop			@ (mov r8, r8)
 80017d0:	40021000 	.word	0x40021000
 80017d4:	fffeffff 	.word	0xfffeffff
 80017d8:	fffbffff 	.word	0xfffbffff
 80017dc:	ffffe0ff 	.word	0xffffe0ff
 80017e0:	08004e00 	.word	0x08004e00
 80017e4:	20000000 	.word	0x20000000
 80017e8:	20000004 	.word	0x20000004
 80017ec:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017f0:	4bca      	ldr	r3, [pc, #808]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	2380      	movs	r3, #128	@ 0x80
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4013      	ands	r3, r2
 80017fa:	d0df      	beq.n	80017bc <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017fc:	4bc7      	ldr	r3, [pc, #796]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	4ac7      	ldr	r2, [pc, #796]	@ (8001b20 <HAL_RCC_OscConfig+0x68c>)
 8001802:	4013      	ands	r3, r2
 8001804:	0019      	movs	r1, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800180a:	4bc4      	ldr	r3, [pc, #784]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 800180c:	430a      	orrs	r2, r1
 800180e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001810:	4bc2      	ldr	r3, [pc, #776]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	021b      	lsls	r3, r3, #8
 8001816:	0a19      	lsrs	r1, r3, #8
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a1b      	ldr	r3, [r3, #32]
 800181c:	061a      	lsls	r2, r3, #24
 800181e:	4bbf      	ldr	r3, [pc, #764]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001820:	430a      	orrs	r2, r1
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	e019      	b.n	800185a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001826:	4bbd      	ldr	r3, [pc, #756]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	4bbc      	ldr	r3, [pc, #752]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 800182c:	49bd      	ldr	r1, [pc, #756]	@ (8001b24 <HAL_RCC_OscConfig+0x690>)
 800182e:	400a      	ands	r2, r1
 8001830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001832:	f7ff fad9 	bl	8000de8 <HAL_GetTick>
 8001836:	0003      	movs	r3, r0
 8001838:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800183a:	e008      	b.n	800184e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800183c:	f7ff fad4 	bl	8000de8 <HAL_GetTick>
 8001840:	0002      	movs	r2, r0
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	2b02      	cmp	r3, #2
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e1eb      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800184e:	4bb3      	ldr	r3, [pc, #716]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	2380      	movs	r3, #128	@ 0x80
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4013      	ands	r3, r2
 8001858:	d1f0      	bne.n	800183c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2208      	movs	r2, #8
 8001860:	4013      	ands	r3, r2
 8001862:	d036      	beq.n	80018d2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	695b      	ldr	r3, [r3, #20]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d019      	beq.n	80018a0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800186c:	4bab      	ldr	r3, [pc, #684]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 800186e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001870:	4baa      	ldr	r3, [pc, #680]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001872:	2101      	movs	r1, #1
 8001874:	430a      	orrs	r2, r1
 8001876:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001878:	f7ff fab6 	bl	8000de8 <HAL_GetTick>
 800187c:	0003      	movs	r3, r0
 800187e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001882:	f7ff fab1 	bl	8000de8 <HAL_GetTick>
 8001886:	0002      	movs	r2, r0
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e1c8      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001894:	4ba1      	ldr	r3, [pc, #644]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001898:	2202      	movs	r2, #2
 800189a:	4013      	ands	r3, r2
 800189c:	d0f1      	beq.n	8001882 <HAL_RCC_OscConfig+0x3ee>
 800189e:	e018      	b.n	80018d2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018a0:	4b9e      	ldr	r3, [pc, #632]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80018a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018a4:	4b9d      	ldr	r3, [pc, #628]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80018a6:	2101      	movs	r1, #1
 80018a8:	438a      	bics	r2, r1
 80018aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ac:	f7ff fa9c 	bl	8000de8 <HAL_GetTick>
 80018b0:	0003      	movs	r3, r0
 80018b2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018b6:	f7ff fa97 	bl	8000de8 <HAL_GetTick>
 80018ba:	0002      	movs	r2, r0
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e1ae      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018c8:	4b94      	ldr	r3, [pc, #592]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80018ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018cc:	2202      	movs	r2, #2
 80018ce:	4013      	ands	r3, r2
 80018d0:	d1f1      	bne.n	80018b6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2204      	movs	r2, #4
 80018d8:	4013      	ands	r3, r2
 80018da:	d100      	bne.n	80018de <HAL_RCC_OscConfig+0x44a>
 80018dc:	e0ae      	b.n	8001a3c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018de:	2023      	movs	r0, #35	@ 0x23
 80018e0:	183b      	adds	r3, r7, r0
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e6:	4b8d      	ldr	r3, [pc, #564]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80018e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	055b      	lsls	r3, r3, #21
 80018ee:	4013      	ands	r3, r2
 80018f0:	d109      	bne.n	8001906 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	4b8a      	ldr	r3, [pc, #552]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80018f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018f6:	4b89      	ldr	r3, [pc, #548]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80018f8:	2180      	movs	r1, #128	@ 0x80
 80018fa:	0549      	lsls	r1, r1, #21
 80018fc:	430a      	orrs	r2, r1
 80018fe:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001900:	183b      	adds	r3, r7, r0
 8001902:	2201      	movs	r2, #1
 8001904:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001906:	4b88      	ldr	r3, [pc, #544]	@ (8001b28 <HAL_RCC_OscConfig+0x694>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	2380      	movs	r3, #128	@ 0x80
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	4013      	ands	r3, r2
 8001910:	d11a      	bne.n	8001948 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001912:	4b85      	ldr	r3, [pc, #532]	@ (8001b28 <HAL_RCC_OscConfig+0x694>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	4b84      	ldr	r3, [pc, #528]	@ (8001b28 <HAL_RCC_OscConfig+0x694>)
 8001918:	2180      	movs	r1, #128	@ 0x80
 800191a:	0049      	lsls	r1, r1, #1
 800191c:	430a      	orrs	r2, r1
 800191e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001920:	f7ff fa62 	bl	8000de8 <HAL_GetTick>
 8001924:	0003      	movs	r3, r0
 8001926:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001928:	e008      	b.n	800193c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800192a:	f7ff fa5d 	bl	8000de8 <HAL_GetTick>
 800192e:	0002      	movs	r2, r0
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b64      	cmp	r3, #100	@ 0x64
 8001936:	d901      	bls.n	800193c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e174      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193c:	4b7a      	ldr	r3, [pc, #488]	@ (8001b28 <HAL_RCC_OscConfig+0x694>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2380      	movs	r3, #128	@ 0x80
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4013      	ands	r3, r2
 8001946:	d0f0      	beq.n	800192a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	2380      	movs	r3, #128	@ 0x80
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	429a      	cmp	r2, r3
 8001952:	d107      	bne.n	8001964 <HAL_RCC_OscConfig+0x4d0>
 8001954:	4b71      	ldr	r3, [pc, #452]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001956:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001958:	4b70      	ldr	r3, [pc, #448]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 800195a:	2180      	movs	r1, #128	@ 0x80
 800195c:	0049      	lsls	r1, r1, #1
 800195e:	430a      	orrs	r2, r1
 8001960:	651a      	str	r2, [r3, #80]	@ 0x50
 8001962:	e031      	b.n	80019c8 <HAL_RCC_OscConfig+0x534>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10c      	bne.n	8001986 <HAL_RCC_OscConfig+0x4f2>
 800196c:	4b6b      	ldr	r3, [pc, #428]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 800196e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001970:	4b6a      	ldr	r3, [pc, #424]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001972:	496c      	ldr	r1, [pc, #432]	@ (8001b24 <HAL_RCC_OscConfig+0x690>)
 8001974:	400a      	ands	r2, r1
 8001976:	651a      	str	r2, [r3, #80]	@ 0x50
 8001978:	4b68      	ldr	r3, [pc, #416]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 800197a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800197c:	4b67      	ldr	r3, [pc, #412]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 800197e:	496b      	ldr	r1, [pc, #428]	@ (8001b2c <HAL_RCC_OscConfig+0x698>)
 8001980:	400a      	ands	r2, r1
 8001982:	651a      	str	r2, [r3, #80]	@ 0x50
 8001984:	e020      	b.n	80019c8 <HAL_RCC_OscConfig+0x534>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689a      	ldr	r2, [r3, #8]
 800198a:	23a0      	movs	r3, #160	@ 0xa0
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	429a      	cmp	r2, r3
 8001990:	d10e      	bne.n	80019b0 <HAL_RCC_OscConfig+0x51c>
 8001992:	4b62      	ldr	r3, [pc, #392]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001994:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001996:	4b61      	ldr	r3, [pc, #388]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001998:	2180      	movs	r1, #128	@ 0x80
 800199a:	00c9      	lsls	r1, r1, #3
 800199c:	430a      	orrs	r2, r1
 800199e:	651a      	str	r2, [r3, #80]	@ 0x50
 80019a0:	4b5e      	ldr	r3, [pc, #376]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80019a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019a4:	4b5d      	ldr	r3, [pc, #372]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80019a6:	2180      	movs	r1, #128	@ 0x80
 80019a8:	0049      	lsls	r1, r1, #1
 80019aa:	430a      	orrs	r2, r1
 80019ac:	651a      	str	r2, [r3, #80]	@ 0x50
 80019ae:	e00b      	b.n	80019c8 <HAL_RCC_OscConfig+0x534>
 80019b0:	4b5a      	ldr	r3, [pc, #360]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80019b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019b4:	4b59      	ldr	r3, [pc, #356]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80019b6:	495b      	ldr	r1, [pc, #364]	@ (8001b24 <HAL_RCC_OscConfig+0x690>)
 80019b8:	400a      	ands	r2, r1
 80019ba:	651a      	str	r2, [r3, #80]	@ 0x50
 80019bc:	4b57      	ldr	r3, [pc, #348]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80019be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019c0:	4b56      	ldr	r3, [pc, #344]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80019c2:	495a      	ldr	r1, [pc, #360]	@ (8001b2c <HAL_RCC_OscConfig+0x698>)
 80019c4:	400a      	ands	r2, r1
 80019c6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d015      	beq.n	80019fc <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019d0:	f7ff fa0a 	bl	8000de8 <HAL_GetTick>
 80019d4:	0003      	movs	r3, r0
 80019d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019d8:	e009      	b.n	80019ee <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019da:	f7ff fa05 	bl	8000de8 <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	4a52      	ldr	r2, [pc, #328]	@ (8001b30 <HAL_RCC_OscConfig+0x69c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e11b      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019ee:	4b4b      	ldr	r3, [pc, #300]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 80019f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019f2:	2380      	movs	r3, #128	@ 0x80
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	4013      	ands	r3, r2
 80019f8:	d0ef      	beq.n	80019da <HAL_RCC_OscConfig+0x546>
 80019fa:	e014      	b.n	8001a26 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019fc:	f7ff f9f4 	bl	8000de8 <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a04:	e009      	b.n	8001a1a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a06:	f7ff f9ef 	bl	8000de8 <HAL_GetTick>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	4a47      	ldr	r2, [pc, #284]	@ (8001b30 <HAL_RCC_OscConfig+0x69c>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e105      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a1a:	4b40      	ldr	r3, [pc, #256]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a1e:	2380      	movs	r3, #128	@ 0x80
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4013      	ands	r3, r2
 8001a24:	d1ef      	bne.n	8001a06 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a26:	2323      	movs	r3, #35	@ 0x23
 8001a28:	18fb      	adds	r3, r7, r3
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d105      	bne.n	8001a3c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a30:	4b3a      	ldr	r3, [pc, #232]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a34:	4b39      	ldr	r3, [pc, #228]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a36:	493f      	ldr	r1, [pc, #252]	@ (8001b34 <HAL_RCC_OscConfig+0x6a0>)
 8001a38:	400a      	ands	r2, r1
 8001a3a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2220      	movs	r2, #32
 8001a42:	4013      	ands	r3, r2
 8001a44:	d049      	beq.n	8001ada <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d026      	beq.n	8001a9c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001a4e:	4b33      	ldr	r3, [pc, #204]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	4b32      	ldr	r3, [pc, #200]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a54:	2101      	movs	r1, #1
 8001a56:	430a      	orrs	r2, r1
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	4b30      	ldr	r3, [pc, #192]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a60:	2101      	movs	r1, #1
 8001a62:	430a      	orrs	r2, r1
 8001a64:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a66:	4b34      	ldr	r3, [pc, #208]	@ (8001b38 <HAL_RCC_OscConfig+0x6a4>)
 8001a68:	6a1a      	ldr	r2, [r3, #32]
 8001a6a:	4b33      	ldr	r3, [pc, #204]	@ (8001b38 <HAL_RCC_OscConfig+0x6a4>)
 8001a6c:	2180      	movs	r1, #128	@ 0x80
 8001a6e:	0189      	lsls	r1, r1, #6
 8001a70:	430a      	orrs	r2, r1
 8001a72:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a74:	f7ff f9b8 	bl	8000de8 <HAL_GetTick>
 8001a78:	0003      	movs	r3, r0
 8001a7a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a7c:	e008      	b.n	8001a90 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a7e:	f7ff f9b3 	bl	8000de8 <HAL_GetTick>
 8001a82:	0002      	movs	r2, r0
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d901      	bls.n	8001a90 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e0ca      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a90:	4b22      	ldr	r3, [pc, #136]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2202      	movs	r2, #2
 8001a96:	4013      	ands	r3, r2
 8001a98:	d0f1      	beq.n	8001a7e <HAL_RCC_OscConfig+0x5ea>
 8001a9a:	e01e      	b.n	8001ada <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001aa2:	2101      	movs	r1, #1
 8001aa4:	438a      	bics	r2, r1
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	4b23      	ldr	r3, [pc, #140]	@ (8001b38 <HAL_RCC_OscConfig+0x6a4>)
 8001aaa:	6a1a      	ldr	r2, [r3, #32]
 8001aac:	4b22      	ldr	r3, [pc, #136]	@ (8001b38 <HAL_RCC_OscConfig+0x6a4>)
 8001aae:	4923      	ldr	r1, [pc, #140]	@ (8001b3c <HAL_RCC_OscConfig+0x6a8>)
 8001ab0:	400a      	ands	r2, r1
 8001ab2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab4:	f7ff f998 	bl	8000de8 <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001abe:	f7ff f993 	bl	8000de8 <HAL_GetTick>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e0aa      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001ad0:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d1f1      	bne.n	8001abe <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d100      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x650>
 8001ae2:	e09f      	b.n	8001c24 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	2b0c      	cmp	r3, #12
 8001ae8:	d100      	bne.n	8001aec <HAL_RCC_OscConfig+0x658>
 8001aea:	e078      	b.n	8001bde <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d159      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001af4:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b08      	ldr	r3, [pc, #32]	@ (8001b1c <HAL_RCC_OscConfig+0x688>)
 8001afa:	4911      	ldr	r1, [pc, #68]	@ (8001b40 <HAL_RCC_OscConfig+0x6ac>)
 8001afc:	400a      	ands	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b00:	f7ff f972 	bl	8000de8 <HAL_GetTick>
 8001b04:	0003      	movs	r3, r0
 8001b06:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b08:	e01c      	b.n	8001b44 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b0a:	f7ff f96d 	bl	8000de8 <HAL_GetTick>
 8001b0e:	0002      	movs	r2, r0
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d915      	bls.n	8001b44 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e084      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	ffff1fff 	.word	0xffff1fff
 8001b24:	fffffeff 	.word	0xfffffeff
 8001b28:	40007000 	.word	0x40007000
 8001b2c:	fffffbff 	.word	0xfffffbff
 8001b30:	00001388 	.word	0x00001388
 8001b34:	efffffff 	.word	0xefffffff
 8001b38:	40010000 	.word	0x40010000
 8001b3c:	ffffdfff 	.word	0xffffdfff
 8001b40:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b44:	4b3a      	ldr	r3, [pc, #232]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	@ 0x80
 8001b4a:	049b      	lsls	r3, r3, #18
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d1dc      	bne.n	8001b0a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b50:	4b37      	ldr	r3, [pc, #220]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	4a37      	ldr	r2, [pc, #220]	@ (8001c34 <HAL_RCC_OscConfig+0x7a0>)
 8001b56:	4013      	ands	r3, r2
 8001b58:	0019      	movs	r1, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	4b31      	ldr	r3, [pc, #196]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b70:	4b2f      	ldr	r3, [pc, #188]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b2e      	ldr	r3, [pc, #184]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001b76:	2180      	movs	r1, #128	@ 0x80
 8001b78:	0449      	lsls	r1, r1, #17
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7ff f933 	bl	8000de8 <HAL_GetTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b88:	f7ff f92e 	bl	8000de8 <HAL_GetTick>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e045      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b9a:	4b25      	ldr	r3, [pc, #148]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	2380      	movs	r3, #128	@ 0x80
 8001ba0:	049b      	lsls	r3, r3, #18
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d0f0      	beq.n	8001b88 <HAL_RCC_OscConfig+0x6f4>
 8001ba6:	e03d      	b.n	8001c24 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba8:	4b21      	ldr	r3, [pc, #132]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b20      	ldr	r3, [pc, #128]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001bae:	4922      	ldr	r1, [pc, #136]	@ (8001c38 <HAL_RCC_OscConfig+0x7a4>)
 8001bb0:	400a      	ands	r2, r1
 8001bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff f918 	bl	8000de8 <HAL_GetTick>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bbe:	f7ff f913 	bl	8000de8 <HAL_GetTick>
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e02a      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bd0:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	@ 0x80
 8001bd6:	049b      	lsls	r3, r3, #18
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d1f0      	bne.n	8001bbe <HAL_RCC_OscConfig+0x72a>
 8001bdc:	e022      	b.n	8001c24 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e01d      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bea:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_RCC_OscConfig+0x79c>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	2380      	movs	r3, #128	@ 0x80
 8001bf4:	025b      	lsls	r3, r3, #9
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d10f      	bne.n	8001c20 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	23f0      	movs	r3, #240	@ 0xf0
 8001c04:	039b      	lsls	r3, r3, #14
 8001c06:	401a      	ands	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d107      	bne.n	8001c20 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	23c0      	movs	r3, #192	@ 0xc0
 8001c14:	041b      	lsls	r3, r3, #16
 8001c16:	401a      	ands	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d001      	beq.n	8001c24 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	0018      	movs	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b00a      	add	sp, #40	@ 0x28
 8001c2c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c2e:	46c0      	nop			@ (mov r8, r8)
 8001c30:	40021000 	.word	0x40021000
 8001c34:	ff02ffff 	.word	0xff02ffff
 8001c38:	feffffff 	.word	0xfeffffff

08001c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c3c:	b5b0      	push	{r4, r5, r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e128      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c50:	4b96      	ldr	r3, [pc, #600]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2201      	movs	r2, #1
 8001c56:	4013      	ands	r3, r2
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d91e      	bls.n	8001c9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b93      	ldr	r3, [pc, #588]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2201      	movs	r2, #1
 8001c64:	4393      	bics	r3, r2
 8001c66:	0019      	movs	r1, r3
 8001c68:	4b90      	ldr	r3, [pc, #576]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c70:	f7ff f8ba 	bl	8000de8 <HAL_GetTick>
 8001c74:	0003      	movs	r3, r0
 8001c76:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c78:	e009      	b.n	8001c8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7a:	f7ff f8b5 	bl	8000de8 <HAL_GetTick>
 8001c7e:	0002      	movs	r2, r0
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	4a8a      	ldr	r2, [pc, #552]	@ (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e109      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8e:	4b87      	ldr	r3, [pc, #540]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2201      	movs	r2, #1
 8001c94:	4013      	ands	r3, r2
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d1ee      	bne.n	8001c7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2202      	movs	r2, #2
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d009      	beq.n	8001cba <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ca6:	4b83      	ldr	r3, [pc, #524]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	22f0      	movs	r2, #240	@ 0xf0
 8001cac:	4393      	bics	r3, r2
 8001cae:	0019      	movs	r1, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d100      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0x8a>
 8001cc4:	e089      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d107      	bne.n	8001cde <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cce:	4b79      	ldr	r3, [pc, #484]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	2380      	movs	r3, #128	@ 0x80
 8001cd4:	029b      	lsls	r3, r3, #10
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d120      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e0e1      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d107      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ce6:	4b73      	ldr	r3, [pc, #460]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	049b      	lsls	r3, r3, #18
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d114      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e0d5      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d106      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cfe:	4b6d      	ldr	r3, [pc, #436]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2204      	movs	r2, #4
 8001d04:	4013      	ands	r3, r2
 8001d06:	d109      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0ca      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d0c:	4b69      	ldr	r3, [pc, #420]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4013      	ands	r3, r2
 8001d16:	d101      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e0c2      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d1c:	4b65      	ldr	r3, [pc, #404]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	2203      	movs	r2, #3
 8001d22:	4393      	bics	r3, r2
 8001d24:	0019      	movs	r1, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	4b62      	ldr	r3, [pc, #392]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d30:	f7ff f85a 	bl	8000de8 <HAL_GetTick>
 8001d34:	0003      	movs	r3, r0
 8001d36:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d111      	bne.n	8001d64 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d40:	e009      	b.n	8001d56 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d42:	f7ff f851 	bl	8000de8 <HAL_GetTick>
 8001d46:	0002      	movs	r2, r0
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	4a58      	ldr	r2, [pc, #352]	@ (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e0a5      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d56:	4b57      	ldr	r3, [pc, #348]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d1ef      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x106>
 8001d62:	e03a      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d111      	bne.n	8001d90 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d6c:	e009      	b.n	8001d82 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d6e:	f7ff f83b 	bl	8000de8 <HAL_GetTick>
 8001d72:	0002      	movs	r2, r0
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	4a4d      	ldr	r2, [pc, #308]	@ (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e08f      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d82:	4b4c      	ldr	r3, [pc, #304]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	220c      	movs	r2, #12
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b0c      	cmp	r3, #12
 8001d8c:	d1ef      	bne.n	8001d6e <HAL_RCC_ClockConfig+0x132>
 8001d8e:	e024      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d11b      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d98:	e009      	b.n	8001dae <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d9a:	f7ff f825 	bl	8000de8 <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	4a42      	ldr	r2, [pc, #264]	@ (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e079      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dae:	4b41      	ldr	r3, [pc, #260]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	220c      	movs	r2, #12
 8001db4:	4013      	ands	r3, r2
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d1ef      	bne.n	8001d9a <HAL_RCC_ClockConfig+0x15e>
 8001dba:	e00e      	b.n	8001dda <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dbc:	f7ff f814 	bl	8000de8 <HAL_GetTick>
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	4a3a      	ldr	r2, [pc, #232]	@ (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e068      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001dd0:	4b38      	ldr	r3, [pc, #224]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	220c      	movs	r2, #12
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dda:	4b34      	ldr	r3, [pc, #208]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2201      	movs	r2, #1
 8001de0:	4013      	ands	r3, r2
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d21e      	bcs.n	8001e26 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de8:	4b30      	ldr	r3, [pc, #192]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2201      	movs	r2, #1
 8001dee:	4393      	bics	r3, r2
 8001df0:	0019      	movs	r1, r3
 8001df2:	4b2e      	ldr	r3, [pc, #184]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001dfa:	f7fe fff5 	bl	8000de8 <HAL_GetTick>
 8001dfe:	0003      	movs	r3, r0
 8001e00:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e02:	e009      	b.n	8001e18 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e04:	f7fe fff0 	bl	8000de8 <HAL_GetTick>
 8001e08:	0002      	movs	r2, r0
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	4a28      	ldr	r2, [pc, #160]	@ (8001eb0 <HAL_RCC_ClockConfig+0x274>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e044      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e18:	4b24      	ldr	r3, [pc, #144]	@ (8001eac <HAL_RCC_ClockConfig+0x270>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	4013      	ands	r3, r2
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d1ee      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2204      	movs	r2, #4
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d009      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e30:	4b20      	ldr	r3, [pc, #128]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4a20      	ldr	r2, [pc, #128]	@ (8001eb8 <HAL_RCC_ClockConfig+0x27c>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	0019      	movs	r1, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e40:	430a      	orrs	r2, r1
 8001e42:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2208      	movs	r2, #8
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d00a      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e4e:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	4a1a      	ldr	r2, [pc, #104]	@ (8001ebc <HAL_RCC_ClockConfig+0x280>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	00da      	lsls	r2, r3, #3
 8001e5e:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e60:	430a      	orrs	r2, r1
 8001e62:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e64:	f000 f832 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8001e68:	0001      	movs	r1, r0
 8001e6a:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <HAL_RCC_ClockConfig+0x278>)
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	091b      	lsrs	r3, r3, #4
 8001e70:	220f      	movs	r2, #15
 8001e72:	4013      	ands	r3, r2
 8001e74:	4a12      	ldr	r2, [pc, #72]	@ (8001ec0 <HAL_RCC_ClockConfig+0x284>)
 8001e76:	5cd3      	ldrb	r3, [r2, r3]
 8001e78:	000a      	movs	r2, r1
 8001e7a:	40da      	lsrs	r2, r3
 8001e7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <HAL_RCC_ClockConfig+0x288>)
 8001e7e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <HAL_RCC_ClockConfig+0x28c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	250b      	movs	r5, #11
 8001e86:	197c      	adds	r4, r7, r5
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f7fe ff67 	bl	8000d5c <HAL_InitTick>
 8001e8e:	0003      	movs	r3, r0
 8001e90:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001e92:	197b      	adds	r3, r7, r5
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001e9a:	197b      	adds	r3, r7, r5
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	e000      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b004      	add	sp, #16
 8001ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eaa:	46c0      	nop			@ (mov r8, r8)
 8001eac:	40022000 	.word	0x40022000
 8001eb0:	00001388 	.word	0x00001388
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	fffff8ff 	.word	0xfffff8ff
 8001ebc:	ffffc7ff 	.word	0xffffc7ff
 8001ec0:	08004e00 	.word	0x08004e00
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	20000004 	.word	0x20000004

08001ecc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001ed2:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	220c      	movs	r2, #12
 8001edc:	4013      	ands	r3, r2
 8001ede:	2b0c      	cmp	r3, #12
 8001ee0:	d013      	beq.n	8001f0a <HAL_RCC_GetSysClockFreq+0x3e>
 8001ee2:	d85c      	bhi.n	8001f9e <HAL_RCC_GetSysClockFreq+0xd2>
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d002      	beq.n	8001eee <HAL_RCC_GetSysClockFreq+0x22>
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d00b      	beq.n	8001f04 <HAL_RCC_GetSysClockFreq+0x38>
 8001eec:	e057      	b.n	8001f9e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001eee:	4b35      	ldr	r3, [pc, #212]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2210      	movs	r2, #16
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d002      	beq.n	8001efe <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001ef8:	4b33      	ldr	r3, [pc, #204]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001efa:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001efc:	e05d      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001efe:	4b33      	ldr	r3, [pc, #204]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x100>)
 8001f00:	613b      	str	r3, [r7, #16]
      break;
 8001f02:	e05a      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f04:	4b32      	ldr	r3, [pc, #200]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f06:	613b      	str	r3, [r7, #16]
      break;
 8001f08:	e057      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	0c9b      	lsrs	r3, r3, #18
 8001f0e:	220f      	movs	r2, #15
 8001f10:	4013      	ands	r3, r2
 8001f12:	4a30      	ldr	r2, [pc, #192]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f14:	5cd3      	ldrb	r3, [r2, r3]
 8001f16:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	0d9b      	lsrs	r3, r3, #22
 8001f1c:	2203      	movs	r2, #3
 8001f1e:	4013      	ands	r3, r2
 8001f20:	3301      	adds	r3, #1
 8001f22:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f24:	4b27      	ldr	r3, [pc, #156]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	2380      	movs	r3, #128	@ 0x80
 8001f2a:	025b      	lsls	r3, r3, #9
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d00f      	beq.n	8001f50 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001f30:	68b9      	ldr	r1, [r7, #8]
 8001f32:	000a      	movs	r2, r1
 8001f34:	0152      	lsls	r2, r2, #5
 8001f36:	1a52      	subs	r2, r2, r1
 8001f38:	0193      	lsls	r3, r2, #6
 8001f3a:	1a9b      	subs	r3, r3, r2
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	185b      	adds	r3, r3, r1
 8001f40:	025b      	lsls	r3, r3, #9
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	0018      	movs	r0, r3
 8001f46:	f7fe f8e9 	bl	800011c <__udivsi3>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	e023      	b.n	8001f98 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f50:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2210      	movs	r2, #16
 8001f56:	4013      	ands	r3, r2
 8001f58:	d00f      	beq.n	8001f7a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001f5a:	68b9      	ldr	r1, [r7, #8]
 8001f5c:	000a      	movs	r2, r1
 8001f5e:	0152      	lsls	r2, r2, #5
 8001f60:	1a52      	subs	r2, r2, r1
 8001f62:	0193      	lsls	r3, r2, #6
 8001f64:	1a9b      	subs	r3, r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	185b      	adds	r3, r3, r1
 8001f6a:	021b      	lsls	r3, r3, #8
 8001f6c:	6879      	ldr	r1, [r7, #4]
 8001f6e:	0018      	movs	r0, r3
 8001f70:	f7fe f8d4 	bl	800011c <__udivsi3>
 8001f74:	0003      	movs	r3, r0
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	e00e      	b.n	8001f98 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001f7a:	68b9      	ldr	r1, [r7, #8]
 8001f7c:	000a      	movs	r2, r1
 8001f7e:	0152      	lsls	r2, r2, #5
 8001f80:	1a52      	subs	r2, r2, r1
 8001f82:	0193      	lsls	r3, r2, #6
 8001f84:	1a9b      	subs	r3, r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	185b      	adds	r3, r3, r1
 8001f8a:	029b      	lsls	r3, r3, #10
 8001f8c:	6879      	ldr	r1, [r7, #4]
 8001f8e:	0018      	movs	r0, r3
 8001f90:	f7fe f8c4 	bl	800011c <__udivsi3>
 8001f94:	0003      	movs	r3, r0
 8001f96:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	613b      	str	r3, [r7, #16]
      break;
 8001f9c:	e00d      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001f9e:	4b09      	ldr	r3, [pc, #36]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	0b5b      	lsrs	r3, r3, #13
 8001fa4:	2207      	movs	r2, #7
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	3301      	adds	r3, #1
 8001fae:	2280      	movs	r2, #128	@ 0x80
 8001fb0:	0212      	lsls	r2, r2, #8
 8001fb2:	409a      	lsls	r2, r3
 8001fb4:	0013      	movs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
      break;
 8001fb8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001fba:	693b      	ldr	r3, [r7, #16]
}
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b006      	add	sp, #24
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	003d0900 	.word	0x003d0900
 8001fcc:	00f42400 	.word	0x00f42400
 8001fd0:	007a1200 	.word	0x007a1200
 8001fd4:	08004e18 	.word	0x08004e18

08001fd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fdc:	4b02      	ldr	r3, [pc, #8]	@ (8001fe8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fde:	681b      	ldr	r3, [r3, #0]
}
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	46c0      	nop			@ (mov r8, r8)
 8001fe8:	20000000 	.word	0x20000000

08001fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ff0:	f7ff fff2 	bl	8001fd8 <HAL_RCC_GetHCLKFreq>
 8001ff4:	0001      	movs	r1, r0
 8001ff6:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	0a1b      	lsrs	r3, r3, #8
 8001ffc:	2207      	movs	r2, #7
 8001ffe:	4013      	ands	r3, r2
 8002000:	4a04      	ldr	r2, [pc, #16]	@ (8002014 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002002:	5cd3      	ldrb	r3, [r2, r3]
 8002004:	40d9      	lsrs	r1, r3
 8002006:	000b      	movs	r3, r1
}
 8002008:	0018      	movs	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	46c0      	nop			@ (mov r8, r8)
 8002010:	40021000 	.word	0x40021000
 8002014:	08004e10 	.word	0x08004e10

08002018 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800201c:	f7ff ffdc 	bl	8001fd8 <HAL_RCC_GetHCLKFreq>
 8002020:	0001      	movs	r1, r0
 8002022:	4b06      	ldr	r3, [pc, #24]	@ (800203c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	0adb      	lsrs	r3, r3, #11
 8002028:	2207      	movs	r2, #7
 800202a:	4013      	ands	r3, r2
 800202c:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <HAL_RCC_GetPCLK2Freq+0x28>)
 800202e:	5cd3      	ldrb	r3, [r2, r3]
 8002030:	40d9      	lsrs	r1, r3
 8002032:	000b      	movs	r3, r1
}
 8002034:	0018      	movs	r0, r3
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	46c0      	nop			@ (mov r8, r8)
 800203c:	40021000 	.word	0x40021000
 8002040:	08004e10 	.word	0x08004e10

08002044 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800204c:	2017      	movs	r0, #23
 800204e:	183b      	adds	r3, r7, r0
 8002050:	2200      	movs	r2, #0
 8002052:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2220      	movs	r2, #32
 800205a:	4013      	ands	r3, r2
 800205c:	d100      	bne.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800205e:	e0c7      	b.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002060:	4b9b      	ldr	r3, [pc, #620]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002062:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002064:	2380      	movs	r3, #128	@ 0x80
 8002066:	055b      	lsls	r3, r3, #21
 8002068:	4013      	ands	r3, r2
 800206a:	d109      	bne.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206c:	4b98      	ldr	r3, [pc, #608]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800206e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002070:	4b97      	ldr	r3, [pc, #604]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002072:	2180      	movs	r1, #128	@ 0x80
 8002074:	0549      	lsls	r1, r1, #21
 8002076:	430a      	orrs	r2, r1
 8002078:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800207a:	183b      	adds	r3, r7, r0
 800207c:	2201      	movs	r2, #1
 800207e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002080:	4b94      	ldr	r3, [pc, #592]	@ (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	2380      	movs	r3, #128	@ 0x80
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	4013      	ands	r3, r2
 800208a:	d11a      	bne.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800208c:	4b91      	ldr	r3, [pc, #580]	@ (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	4b90      	ldr	r3, [pc, #576]	@ (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002092:	2180      	movs	r1, #128	@ 0x80
 8002094:	0049      	lsls	r1, r1, #1
 8002096:	430a      	orrs	r2, r1
 8002098:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209a:	f7fe fea5 	bl	8000de8 <HAL_GetTick>
 800209e:	0003      	movs	r3, r0
 80020a0:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a2:	e008      	b.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a4:	f7fe fea0 	bl	8000de8 <HAL_GetTick>
 80020a8:	0002      	movs	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b64      	cmp	r3, #100	@ 0x64
 80020b0:	d901      	bls.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e107      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b6:	4b87      	ldr	r3, [pc, #540]	@ (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	2380      	movs	r3, #128	@ 0x80
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	4013      	ands	r3, r2
 80020c0:	d0f0      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80020c2:	4b83      	ldr	r3, [pc, #524]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	23c0      	movs	r3, #192	@ 0xc0
 80020c8:	039b      	lsls	r3, r3, #14
 80020ca:	4013      	ands	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	23c0      	movs	r3, #192	@ 0xc0
 80020d4:	039b      	lsls	r3, r3, #14
 80020d6:	4013      	ands	r3, r2
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d013      	beq.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	23c0      	movs	r3, #192	@ 0xc0
 80020e4:	029b      	lsls	r3, r3, #10
 80020e6:	401a      	ands	r2, r3
 80020e8:	23c0      	movs	r3, #192	@ 0xc0
 80020ea:	029b      	lsls	r3, r3, #10
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d10a      	bne.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80020f0:	4b77      	ldr	r3, [pc, #476]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	2380      	movs	r3, #128	@ 0x80
 80020f6:	029b      	lsls	r3, r3, #10
 80020f8:	401a      	ands	r2, r3
 80020fa:	2380      	movs	r3, #128	@ 0x80
 80020fc:	029b      	lsls	r3, r3, #10
 80020fe:	429a      	cmp	r2, r3
 8002100:	d101      	bne.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e0df      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002106:	4b72      	ldr	r3, [pc, #456]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002108:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800210a:	23c0      	movs	r3, #192	@ 0xc0
 800210c:	029b      	lsls	r3, r3, #10
 800210e:	4013      	ands	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d03b      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	23c0      	movs	r3, #192	@ 0xc0
 800211e:	029b      	lsls	r3, r3, #10
 8002120:	4013      	ands	r3, r2
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d033      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2220      	movs	r2, #32
 800212e:	4013      	ands	r3, r2
 8002130:	d02e      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002132:	4b67      	ldr	r3, [pc, #412]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002136:	4a68      	ldr	r2, [pc, #416]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8002138:	4013      	ands	r3, r2
 800213a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800213c:	4b64      	ldr	r3, [pc, #400]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800213e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002140:	4b63      	ldr	r3, [pc, #396]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002142:	2180      	movs	r1, #128	@ 0x80
 8002144:	0309      	lsls	r1, r1, #12
 8002146:	430a      	orrs	r2, r1
 8002148:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800214a:	4b61      	ldr	r3, [pc, #388]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800214c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800214e:	4b60      	ldr	r3, [pc, #384]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002150:	4962      	ldr	r1, [pc, #392]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002152:	400a      	ands	r2, r1
 8002154:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002156:	4b5e      	ldr	r3, [pc, #376]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	2380      	movs	r3, #128	@ 0x80
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	4013      	ands	r3, r2
 8002164:	d014      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002166:	f7fe fe3f 	bl	8000de8 <HAL_GetTick>
 800216a:	0003      	movs	r3, r0
 800216c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800216e:	e009      	b.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002170:	f7fe fe3a 	bl	8000de8 <HAL_GetTick>
 8002174:	0002      	movs	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	4a59      	ldr	r2, [pc, #356]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d901      	bls.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e0a0      	b.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002184:	4b52      	ldr	r3, [pc, #328]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002186:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002188:	2380      	movs	r3, #128	@ 0x80
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4013      	ands	r3, r2
 800218e:	d0ef      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2220      	movs	r2, #32
 8002196:	4013      	ands	r3, r2
 8002198:	d01f      	beq.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	23c0      	movs	r3, #192	@ 0xc0
 80021a0:	029b      	lsls	r3, r3, #10
 80021a2:	401a      	ands	r2, r3
 80021a4:	23c0      	movs	r3, #192	@ 0xc0
 80021a6:	029b      	lsls	r3, r3, #10
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d10c      	bne.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80021ac:	4b48      	ldr	r3, [pc, #288]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a4c      	ldr	r2, [pc, #304]	@ (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	0019      	movs	r1, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	23c0      	movs	r3, #192	@ 0xc0
 80021bc:	039b      	lsls	r3, r3, #14
 80021be:	401a      	ands	r2, r3
 80021c0:	4b43      	ldr	r3, [pc, #268]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021c2:	430a      	orrs	r2, r1
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	4b42      	ldr	r3, [pc, #264]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021c8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	23c0      	movs	r3, #192	@ 0xc0
 80021d0:	029b      	lsls	r3, r3, #10
 80021d2:	401a      	ands	r2, r3
 80021d4:	4b3e      	ldr	r3, [pc, #248]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021d6:	430a      	orrs	r2, r1
 80021d8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021da:	2317      	movs	r3, #23
 80021dc:	18fb      	adds	r3, r7, r3
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d105      	bne.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e4:	4b3a      	ldr	r3, [pc, #232]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021e8:	4b39      	ldr	r3, [pc, #228]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021ea:	493f      	ldr	r1, [pc, #252]	@ (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80021ec:	400a      	ands	r2, r1
 80021ee:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2201      	movs	r2, #1
 80021f6:	4013      	ands	r3, r2
 80021f8:	d009      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021fa:	4b35      	ldr	r3, [pc, #212]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fe:	2203      	movs	r2, #3
 8002200:	4393      	bics	r3, r2
 8002202:	0019      	movs	r1, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	4b31      	ldr	r3, [pc, #196]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800220a:	430a      	orrs	r2, r1
 800220c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2202      	movs	r2, #2
 8002214:	4013      	ands	r3, r2
 8002216:	d009      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002218:	4b2d      	ldr	r3, [pc, #180]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800221a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221c:	220c      	movs	r2, #12
 800221e:	4393      	bics	r3, r2
 8002220:	0019      	movs	r1, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	4b2a      	ldr	r3, [pc, #168]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002228:	430a      	orrs	r2, r1
 800222a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2204      	movs	r2, #4
 8002232:	4013      	ands	r3, r2
 8002234:	d009      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002236:	4b26      	ldr	r3, [pc, #152]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223a:	4a2c      	ldr	r2, [pc, #176]	@ (80022ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800223c:	4013      	ands	r3, r2
 800223e:	0019      	movs	r1, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	4b22      	ldr	r3, [pc, #136]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002246:	430a      	orrs	r2, r1
 8002248:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2208      	movs	r2, #8
 8002250:	4013      	ands	r3, r2
 8002252:	d009      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002254:	4b1e      	ldr	r3, [pc, #120]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002258:	4a25      	ldr	r2, [pc, #148]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800225a:	4013      	ands	r3, r2
 800225c:	0019      	movs	r1, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	695a      	ldr	r2, [r3, #20]
 8002262:	4b1b      	ldr	r3, [pc, #108]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002264:	430a      	orrs	r2, r1
 8002266:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	2380      	movs	r3, #128	@ 0x80
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	4013      	ands	r3, r2
 8002272:	d009      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002274:	4b16      	ldr	r3, [pc, #88]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002278:	4a17      	ldr	r2, [pc, #92]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800227a:	4013      	ands	r3, r2
 800227c:	0019      	movs	r1, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	699a      	ldr	r2, [r3, #24]
 8002282:	4b13      	ldr	r3, [pc, #76]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002284:	430a      	orrs	r2, r1
 8002286:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2240      	movs	r2, #64	@ 0x40
 800228e:	4013      	ands	r3, r2
 8002290:	d009      	beq.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002292:	4b0f      	ldr	r3, [pc, #60]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002296:	4a17      	ldr	r2, [pc, #92]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002298:	4013      	ands	r3, r2
 800229a:	0019      	movs	r1, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1a      	ldr	r2, [r3, #32]
 80022a0:	4b0b      	ldr	r3, [pc, #44]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022a2:	430a      	orrs	r2, r1
 80022a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2280      	movs	r2, #128	@ 0x80
 80022ac:	4013      	ands	r3, r2
 80022ae:	d009      	beq.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80022b0:	4b07      	ldr	r3, [pc, #28]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b4:	4a10      	ldr	r2, [pc, #64]	@ (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	4b04      	ldr	r3, [pc, #16]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022c0:	430a      	orrs	r2, r1
 80022c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	0018      	movs	r0, r3
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b006      	add	sp, #24
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	46c0      	nop			@ (mov r8, r8)
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40007000 	.word	0x40007000
 80022d8:	fffcffff 	.word	0xfffcffff
 80022dc:	fff7ffff 	.word	0xfff7ffff
 80022e0:	00001388 	.word	0x00001388
 80022e4:	ffcfffff 	.word	0xffcfffff
 80022e8:	efffffff 	.word	0xefffffff
 80022ec:	fffff3ff 	.word	0xfffff3ff
 80022f0:	ffffcfff 	.word	0xffffcfff
 80022f4:	fbffffff 	.word	0xfbffffff
 80022f8:	fff3ffff 	.word	0xfff3ffff

080022fc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80022fc:	b5b0      	push	{r4, r5, r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002304:	230f      	movs	r3, #15
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2201      	movs	r2, #1
 800230a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e088      	b.n	8002428 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2221      	movs	r2, #33	@ 0x21
 800231a:	5c9b      	ldrb	r3, [r3, r2]
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d107      	bne.n	8002332 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2220      	movs	r2, #32
 8002326:	2100      	movs	r1, #0
 8002328:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	0018      	movs	r0, r3
 800232e:	f7fe fb29 	bl	8000984 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2221      	movs	r2, #33	@ 0x21
 8002336:	2102      	movs	r1, #2
 8002338:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	2210      	movs	r2, #16
 8002342:	4013      	ands	r3, r2
 8002344:	2b10      	cmp	r3, #16
 8002346:	d05f      	beq.n	8002408 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	22ca      	movs	r2, #202	@ 0xca
 800234e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2253      	movs	r2, #83	@ 0x53
 8002356:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002358:	250f      	movs	r5, #15
 800235a:	197c      	adds	r4, r7, r5
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	0018      	movs	r0, r3
 8002360:	f000 fb86 	bl	8002a70 <RTC_EnterInitMode>
 8002364:	0003      	movs	r3, r0
 8002366:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002368:	0028      	movs	r0, r5
 800236a:	183b      	adds	r3, r7, r0
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d12c      	bne.n	80023cc <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	492c      	ldr	r1, [pc, #176]	@ (8002430 <HAL_RTC_Init+0x134>)
 800237e:	400a      	ands	r2, r1
 8002380:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6899      	ldr	r1, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	431a      	orrs	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	431a      	orrs	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	430a      	orrs	r2, r1
 800239e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	68d2      	ldr	r2, [r2, #12]
 80023a8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6919      	ldr	r1, [r3, #16]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	041a      	lsls	r2, r3, #16
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80023be:	183c      	adds	r4, r7, r0
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	0018      	movs	r0, r3
 80023c4:	f000 fb98 	bl	8002af8 <RTC_ExitInitMode>
 80023c8:	0003      	movs	r3, r0
 80023ca:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80023cc:	230f      	movs	r3, #15
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d113      	bne.n	80023fe <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2103      	movs	r1, #3
 80023e2:	438a      	bics	r2, r1
 80023e4:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	69da      	ldr	r2, [r3, #28]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	431a      	orrs	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	430a      	orrs	r2, r1
 80023fc:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	22ff      	movs	r2, #255	@ 0xff
 8002404:	625a      	str	r2, [r3, #36]	@ 0x24
 8002406:	e003      	b.n	8002410 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002408:	230f      	movs	r3, #15
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002410:	230f      	movs	r3, #15
 8002412:	18fb      	adds	r3, r7, r3
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d103      	bne.n	8002422 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2221      	movs	r2, #33	@ 0x21
 800241e:	2101      	movs	r1, #1
 8002420:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002422:	230f      	movs	r3, #15
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	781b      	ldrb	r3, [r3, #0]
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	b004      	add	sp, #16
 800242e:	bdb0      	pop	{r4, r5, r7, pc}
 8002430:	ff8fffbf 	.word	0xff8fffbf

08002434 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002434:	b5b0      	push	{r4, r5, r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2220      	movs	r2, #32
 8002448:	5c9b      	ldrb	r3, [r3, r2]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <HAL_RTC_SetTime+0x1e>
 800244e:	2302      	movs	r3, #2
 8002450:	e092      	b.n	8002578 <HAL_RTC_SetTime+0x144>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2220      	movs	r2, #32
 8002456:	2101      	movs	r1, #1
 8002458:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2221      	movs	r2, #33	@ 0x21
 800245e:	2102      	movs	r1, #2
 8002460:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d125      	bne.n	80024b4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2240      	movs	r2, #64	@ 0x40
 8002470:	4013      	ands	r3, r2
 8002472:	d102      	bne.n	800247a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	2200      	movs	r2, #0
 8002478:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	0018      	movs	r0, r3
 8002480:	f000 fb64 	bl	8002b4c <RTC_ByteToBcd2>
 8002484:	0003      	movs	r3, r0
 8002486:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	785b      	ldrb	r3, [r3, #1]
 800248c:	0018      	movs	r0, r3
 800248e:	f000 fb5d 	bl	8002b4c <RTC_ByteToBcd2>
 8002492:	0003      	movs	r3, r0
 8002494:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002496:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	789b      	ldrb	r3, [r3, #2]
 800249c:	0018      	movs	r0, r3
 800249e:	f000 fb55 	bl	8002b4c <RTC_ByteToBcd2>
 80024a2:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80024a4:	0022      	movs	r2, r4
 80024a6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	78db      	ldrb	r3, [r3, #3]
 80024ac:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80024ae:	4313      	orrs	r3, r2
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	e017      	b.n	80024e4 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	2240      	movs	r2, #64	@ 0x40
 80024bc:	4013      	ands	r3, r2
 80024be:	d102      	bne.n	80024c6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	2200      	movs	r2, #0
 80024c4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	785b      	ldrb	r3, [r3, #1]
 80024d0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80024d2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80024d8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	78db      	ldrb	r3, [r3, #3]
 80024de:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80024e0:	4313      	orrs	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	22ca      	movs	r2, #202	@ 0xca
 80024ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2253      	movs	r2, #83	@ 0x53
 80024f2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80024f4:	2513      	movs	r5, #19
 80024f6:	197c      	adds	r4, r7, r5
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	0018      	movs	r0, r3
 80024fc:	f000 fab8 	bl	8002a70 <RTC_EnterInitMode>
 8002500:	0003      	movs	r3, r0
 8002502:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002504:	0028      	movs	r0, r5
 8002506:	183b      	adds	r3, r7, r0
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d120      	bne.n	8002550 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	491a      	ldr	r1, [pc, #104]	@ (8002580 <HAL_RTC_SetTime+0x14c>)
 8002516:	400a      	ands	r2, r1
 8002518:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4917      	ldr	r1, [pc, #92]	@ (8002584 <HAL_RTC_SetTime+0x150>)
 8002526:	400a      	ands	r2, r1
 8002528:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6899      	ldr	r1, [r3, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	431a      	orrs	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	430a      	orrs	r2, r1
 8002540:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002542:	183c      	adds	r4, r7, r0
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	0018      	movs	r0, r3
 8002548:	f000 fad6 	bl	8002af8 <RTC_ExitInitMode>
 800254c:	0003      	movs	r3, r0
 800254e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8002550:	2313      	movs	r3, #19
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d103      	bne.n	8002562 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2221      	movs	r2, #33	@ 0x21
 800255e:	2101      	movs	r1, #1
 8002560:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	22ff      	movs	r2, #255	@ 0xff
 8002568:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2220      	movs	r2, #32
 800256e:	2100      	movs	r1, #0
 8002570:	5499      	strb	r1, [r3, r2]

  return status;
 8002572:	2313      	movs	r3, #19
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	781b      	ldrb	r3, [r3, #0]
}
 8002578:	0018      	movs	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	b006      	add	sp, #24
 800257e:	bdb0      	pop	{r4, r5, r7, pc}
 8002580:	007f7f7f 	.word	0x007f7f7f
 8002584:	fffbffff 	.word	0xfffbffff

08002588 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002588:	b5b0      	push	{r4, r5, r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2220      	movs	r2, #32
 800259c:	5c9b      	ldrb	r3, [r3, r2]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d101      	bne.n	80025a6 <HAL_RTC_SetDate+0x1e>
 80025a2:	2302      	movs	r3, #2
 80025a4:	e07e      	b.n	80026a4 <HAL_RTC_SetDate+0x11c>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2220      	movs	r2, #32
 80025aa:	2101      	movs	r1, #1
 80025ac:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2221      	movs	r2, #33	@ 0x21
 80025b2:	2102      	movs	r1, #2
 80025b4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10e      	bne.n	80025da <HAL_RTC_SetDate+0x52>
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	785b      	ldrb	r3, [r3, #1]
 80025c0:	001a      	movs	r2, r3
 80025c2:	2310      	movs	r3, #16
 80025c4:	4013      	ands	r3, r2
 80025c6:	d008      	beq.n	80025da <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	785b      	ldrb	r3, [r3, #1]
 80025cc:	2210      	movs	r2, #16
 80025ce:	4393      	bics	r3, r2
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	330a      	adds	r3, #10
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d11c      	bne.n	800261a <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	78db      	ldrb	r3, [r3, #3]
 80025e4:	0018      	movs	r0, r3
 80025e6:	f000 fab1 	bl	8002b4c <RTC_ByteToBcd2>
 80025ea:	0003      	movs	r3, r0
 80025ec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	785b      	ldrb	r3, [r3, #1]
 80025f2:	0018      	movs	r0, r3
 80025f4:	f000 faaa 	bl	8002b4c <RTC_ByteToBcd2>
 80025f8:	0003      	movs	r3, r0
 80025fa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80025fc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	789b      	ldrb	r3, [r3, #2]
 8002602:	0018      	movs	r0, r3
 8002604:	f000 faa2 	bl	8002b4c <RTC_ByteToBcd2>
 8002608:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800260a:	0022      	movs	r2, r4
 800260c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002614:	4313      	orrs	r3, r2
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	e00e      	b.n	8002638 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	78db      	ldrb	r3, [r3, #3]
 800261e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	785b      	ldrb	r3, [r3, #1]
 8002624:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002626:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800262c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	22ca      	movs	r2, #202	@ 0xca
 800263e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2253      	movs	r2, #83	@ 0x53
 8002646:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002648:	2513      	movs	r5, #19
 800264a:	197c      	adds	r4, r7, r5
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	0018      	movs	r0, r3
 8002650:	f000 fa0e 	bl	8002a70 <RTC_EnterInitMode>
 8002654:	0003      	movs	r3, r0
 8002656:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002658:	0028      	movs	r0, r5
 800265a:	183b      	adds	r3, r7, r0
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10c      	bne.n	800267c <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	697a      	ldr	r2, [r7, #20]
 8002668:	4910      	ldr	r1, [pc, #64]	@ (80026ac <HAL_RTC_SetDate+0x124>)
 800266a:	400a      	ands	r2, r1
 800266c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800266e:	183c      	adds	r4, r7, r0
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	0018      	movs	r0, r3
 8002674:	f000 fa40 	bl	8002af8 <RTC_ExitInitMode>
 8002678:	0003      	movs	r3, r0
 800267a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800267c:	2313      	movs	r3, #19
 800267e:	18fb      	adds	r3, r7, r3
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d103      	bne.n	800268e <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2221      	movs	r2, #33	@ 0x21
 800268a:	2101      	movs	r1, #1
 800268c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	22ff      	movs	r2, #255	@ 0xff
 8002694:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2220      	movs	r2, #32
 800269a:	2100      	movs	r1, #0
 800269c:	5499      	strb	r1, [r3, r2]

  return status;
 800269e:	2313      	movs	r3, #19
 80026a0:	18fb      	adds	r3, r7, r3
 80026a2:	781b      	ldrb	r3, [r3, #0]
}
 80026a4:	0018      	movs	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	b006      	add	sp, #24
 80026aa:	bdb0      	pop	{r4, r5, r7, pc}
 80026ac:	00ffff3f 	.word	0x00ffff3f

080026b0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80026b0:	b590      	push	{r4, r7, lr}
 80026b2:	b089      	sub	sp, #36	@ 0x24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80026bc:	4ba7      	ldr	r3, [pc, #668]	@ (800295c <HAL_RTC_SetAlarm_IT+0x2ac>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	22fa      	movs	r2, #250	@ 0xfa
 80026c2:	01d1      	lsls	r1, r2, #7
 80026c4:	0018      	movs	r0, r3
 80026c6:	f7fd fd29 	bl	800011c <__udivsi3>
 80026ca:	0003      	movs	r3, r0
 80026cc:	001a      	movs	r2, r3
 80026ce:	0013      	movs	r3, r2
 80026d0:	015b      	lsls	r3, r3, #5
 80026d2:	1a9b      	subs	r3, r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	189b      	adds	r3, r3, r2
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2220      	movs	r2, #32
 80026e8:	5c9b      	ldrb	r3, [r3, r2]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d101      	bne.n	80026f2 <HAL_RTC_SetAlarm_IT+0x42>
 80026ee:	2302      	movs	r3, #2
 80026f0:	e130      	b.n	8002954 <HAL_RTC_SetAlarm_IT+0x2a4>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2220      	movs	r2, #32
 80026f6:	2101      	movs	r1, #1
 80026f8:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2221      	movs	r2, #33	@ 0x21
 80026fe:	2102      	movs	r1, #2
 8002700:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d136      	bne.n	8002776 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	2240      	movs	r2, #64	@ 0x40
 8002710:	4013      	ands	r3, r2
 8002712:	d102      	bne.n	800271a <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2200      	movs	r2, #0
 8002718:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	0018      	movs	r0, r3
 8002720:	f000 fa14 	bl	8002b4c <RTC_ByteToBcd2>
 8002724:	0003      	movs	r3, r0
 8002726:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	785b      	ldrb	r3, [r3, #1]
 800272c:	0018      	movs	r0, r3
 800272e:	f000 fa0d 	bl	8002b4c <RTC_ByteToBcd2>
 8002732:	0003      	movs	r3, r0
 8002734:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002736:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	789b      	ldrb	r3, [r3, #2]
 800273c:	0018      	movs	r0, r3
 800273e:	f000 fa05 	bl	8002b4c <RTC_ByteToBcd2>
 8002742:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002744:	0022      	movs	r2, r4
 8002746:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	78db      	ldrb	r3, [r3, #3]
 800274c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800274e:	431a      	orrs	r2, r3
 8002750:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	2220      	movs	r2, #32
 8002756:	5c9b      	ldrb	r3, [r3, r2]
 8002758:	0018      	movs	r0, r3
 800275a:	f000 f9f7 	bl	8002b4c <RTC_ByteToBcd2>
 800275e:	0003      	movs	r3, r0
 8002760:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8002762:	0022      	movs	r2, r4
 8002764:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800276a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002770:	4313      	orrs	r3, r2
 8002772:	61fb      	str	r3, [r7, #28]
 8002774:	e022      	b.n	80027bc <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2240      	movs	r2, #64	@ 0x40
 800277e:	4013      	ands	r3, r2
 8002780:	d102      	bne.n	8002788 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	2200      	movs	r2, #0
 8002786:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	785b      	ldrb	r3, [r3, #1]
 8002792:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002794:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800279a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	78db      	ldrb	r3, [r3, #3]
 80027a0:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80027a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2120      	movs	r1, #32
 80027a8:	5c5b      	ldrb	r3, [r3, r1]
 80027aa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80027ac:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80027b2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80027b8:	4313      	orrs	r3, r2
 80027ba:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80027c4:	4313      	orrs	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	22ca      	movs	r2, #202	@ 0xca
 80027ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2253      	movs	r2, #83	@ 0x53
 80027d6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027dc:	2380      	movs	r3, #128	@ 0x80
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d146      	bne.n	8002872 <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689a      	ldr	r2, [r3, #8]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	495c      	ldr	r1, [pc, #368]	@ (8002960 <HAL_RTC_SetAlarm_IT+0x2b0>)
 80027f0:	400a      	ands	r2, r1
 80027f2:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	22ff      	movs	r2, #255	@ 0xff
 80027fc:	401a      	ands	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4958      	ldr	r1, [pc, #352]	@ (8002964 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8002804:	430a      	orrs	r2, r1
 8002806:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	3b01      	subs	r3, #1
 800280c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10d      	bne.n	8002830 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	22ff      	movs	r2, #255	@ 0xff
 800281a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2221      	movs	r2, #33	@ 0x21
 8002820:	2103      	movs	r1, #3
 8002822:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	2100      	movs	r1, #0
 800282a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e091      	b.n	8002954 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2201      	movs	r2, #1
 8002838:	4013      	ands	r3, r2
 800283a:	d0e5      	beq.n	8002808 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	69fa      	ldr	r2, [r7, #28]
 8002842:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689a      	ldr	r2, [r3, #8]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2180      	movs	r1, #128	@ 0x80
 8002858:	0049      	lsls	r1, r1, #1
 800285a:	430a      	orrs	r2, r1
 800285c:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2180      	movs	r1, #128	@ 0x80
 800286a:	0149      	lsls	r1, r1, #5
 800286c:	430a      	orrs	r2, r1
 800286e:	609a      	str	r2, [r3, #8]
 8002870:	e055      	b.n	800291e <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	493a      	ldr	r1, [pc, #232]	@ (8002968 <HAL_RTC_SetAlarm_IT+0x2b8>)
 800287e:	400a      	ands	r2, r1
 8002880:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	22ff      	movs	r2, #255	@ 0xff
 800288a:	401a      	ands	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4936      	ldr	r1, [pc, #216]	@ (800296c <HAL_RTC_SetAlarm_IT+0x2bc>)
 8002892:	430a      	orrs	r2, r1
 8002894:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002896:	4b31      	ldr	r3, [pc, #196]	@ (800295c <HAL_RTC_SetAlarm_IT+0x2ac>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	22fa      	movs	r2, #250	@ 0xfa
 800289c:	01d1      	lsls	r1, r2, #7
 800289e:	0018      	movs	r0, r3
 80028a0:	f7fd fc3c 	bl	800011c <__udivsi3>
 80028a4:	0003      	movs	r3, r0
 80028a6:	001a      	movs	r2, r3
 80028a8:	0013      	movs	r3, r2
 80028aa:	015b      	lsls	r3, r3, #5
 80028ac:	1a9b      	subs	r3, r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	189b      	adds	r3, r3, r2
 80028b2:	00db      	lsls	r3, r3, #3
 80028b4:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	3b01      	subs	r3, #1
 80028ba:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10d      	bne.n	80028de <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	22ff      	movs	r2, #255	@ 0xff
 80028c8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2221      	movs	r2, #33	@ 0x21
 80028ce:	2103      	movs	r1, #3
 80028d0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2220      	movs	r2, #32
 80028d6:	2100      	movs	r1, #0
 80028d8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e03a      	b.n	8002954 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	2202      	movs	r2, #2
 80028e6:	4013      	ands	r3, r2
 80028e8:	d0e5      	beq.n	80028b6 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	69fa      	ldr	r2, [r7, #28]
 80028f0:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2180      	movs	r1, #128	@ 0x80
 8002906:	0089      	lsls	r1, r1, #2
 8002908:	430a      	orrs	r2, r1
 800290a:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2180      	movs	r1, #128	@ 0x80
 8002918:	0189      	lsls	r1, r1, #6
 800291a:	430a      	orrs	r2, r1
 800291c:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800291e:	4b14      	ldr	r3, [pc, #80]	@ (8002970 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b13      	ldr	r3, [pc, #76]	@ (8002970 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8002924:	2180      	movs	r1, #128	@ 0x80
 8002926:	0289      	lsls	r1, r1, #10
 8002928:	430a      	orrs	r2, r1
 800292a:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800292c:	4b10      	ldr	r3, [pc, #64]	@ (8002970 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	4b0f      	ldr	r3, [pc, #60]	@ (8002970 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8002932:	2180      	movs	r1, #128	@ 0x80
 8002934:	0289      	lsls	r1, r1, #10
 8002936:	430a      	orrs	r2, r1
 8002938:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	22ff      	movs	r2, #255	@ 0xff
 8002940:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2221      	movs	r2, #33	@ 0x21
 8002946:	2101      	movs	r1, #1
 8002948:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2220      	movs	r2, #32
 800294e:	2100      	movs	r1, #0
 8002950:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	0018      	movs	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	b009      	add	sp, #36	@ 0x24
 800295a:	bd90      	pop	{r4, r7, pc}
 800295c:	20000000 	.word	0x20000000
 8002960:	fffffeff 	.word	0xfffffeff
 8002964:	fffffe7f 	.word	0xfffffe7f
 8002968:	fffffdff 	.word	0xfffffdff
 800296c:	fffffd7f 	.word	0xfffffd7f
 8002970:	40010400 	.word	0x40010400

08002974 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800297c:	4b21      	ldr	r3, [pc, #132]	@ (8002a04 <HAL_RTC_AlarmIRQHandler+0x90>)
 800297e:	2280      	movs	r2, #128	@ 0x80
 8002980:	0292      	lsls	r2, r2, #10
 8002982:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	2380      	movs	r3, #128	@ 0x80
 800298c:	015b      	lsls	r3, r3, #5
 800298e:	4013      	ands	r3, r2
 8002990:	d014      	beq.n	80029bc <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	2380      	movs	r3, #128	@ 0x80
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	4013      	ands	r3, r2
 800299e:	d00d      	beq.n	80029bc <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	22ff      	movs	r2, #255	@ 0xff
 80029a8:	401a      	ands	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4916      	ldr	r1, [pc, #88]	@ (8002a08 <HAL_RTC_AlarmIRQHandler+0x94>)
 80029b0:	430a      	orrs	r2, r1
 80029b2:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	0018      	movs	r0, r3
 80029b8:	f000 f82a 	bl	8002a10 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	2380      	movs	r3, #128	@ 0x80
 80029c4:	019b      	lsls	r3, r3, #6
 80029c6:	4013      	ands	r3, r2
 80029c8:	d014      	beq.n	80029f4 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	2380      	movs	r3, #128	@ 0x80
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4013      	ands	r3, r2
 80029d6:	d00d      	beq.n	80029f4 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	22ff      	movs	r2, #255	@ 0xff
 80029e0:	401a      	ands	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4909      	ldr	r1, [pc, #36]	@ (8002a0c <HAL_RTC_AlarmIRQHandler+0x98>)
 80029e8:	430a      	orrs	r2, r1
 80029ea:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	0018      	movs	r0, r3
 80029f0:	f000 f8cd 	bl	8002b8e <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2221      	movs	r2, #33	@ 0x21
 80029f8:	2101      	movs	r1, #1
 80029fa:	5499      	strb	r1, [r3, r2]
}
 80029fc:	46c0      	nop			@ (mov r8, r8)
 80029fe:	46bd      	mov	sp, r7
 8002a00:	b002      	add	sp, #8
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40010400 	.word	0x40010400
 8002a08:	fffffe7f 	.word	0xfffffe7f
 8002a0c:	fffffd7f 	.word	0xfffffd7f

08002a10 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002a18:	46c0      	nop			@ (mov r8, r8)
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b002      	add	sp, #8
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a0e      	ldr	r2, [pc, #56]	@ (8002a6c <HAL_RTC_WaitForSynchro+0x4c>)
 8002a32:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a34:	f7fe f9d8 	bl	8000de8 <HAL_GetTick>
 8002a38:	0003      	movs	r3, r0
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002a3c:	e00a      	b.n	8002a54 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002a3e:	f7fe f9d3 	bl	8000de8 <HAL_GetTick>
 8002a42:	0002      	movs	r2, r0
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	1ad2      	subs	r2, r2, r3
 8002a48:	23fa      	movs	r3, #250	@ 0xfa
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d901      	bls.n	8002a54 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e006      	b.n	8002a62 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d0ee      	beq.n	8002a3e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	0018      	movs	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	b004      	add	sp, #16
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	46c0      	nop			@ (mov r8, r8)
 8002a6c:	0001ff5f 	.word	0x0001ff5f

08002a70 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002a7c:	230f      	movs	r3, #15
 8002a7e:	18fb      	adds	r3, r7, r3
 8002a80:	2200      	movs	r2, #0
 8002a82:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	2240      	movs	r2, #64	@ 0x40
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d12c      	bne.n	8002aea <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2180      	movs	r1, #128	@ 0x80
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002aa0:	f7fe f9a2 	bl	8000de8 <HAL_GetTick>
 8002aa4:	0003      	movs	r3, r0
 8002aa6:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002aa8:	e014      	b.n	8002ad4 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002aaa:	f7fe f99d 	bl	8000de8 <HAL_GetTick>
 8002aae:	0002      	movs	r2, r0
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	1ad2      	subs	r2, r2, r3
 8002ab4:	200f      	movs	r0, #15
 8002ab6:	183b      	adds	r3, r7, r0
 8002ab8:	1839      	adds	r1, r7, r0
 8002aba:	7809      	ldrb	r1, [r1, #0]
 8002abc:	7019      	strb	r1, [r3, #0]
 8002abe:	23fa      	movs	r3, #250	@ 0xfa
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d906      	bls.n	8002ad4 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2221      	movs	r2, #33	@ 0x21
 8002aca:	2104      	movs	r1, #4
 8002acc:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8002ace:	183b      	adds	r3, r7, r0
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	2240      	movs	r2, #64	@ 0x40
 8002adc:	4013      	ands	r3, r2
 8002ade:	d104      	bne.n	8002aea <RTC_EnterInitMode+0x7a>
 8002ae0:	230f      	movs	r3, #15
 8002ae2:	18fb      	adds	r3, r7, r3
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d1df      	bne.n	8002aaa <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8002aea:	230f      	movs	r3, #15
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	781b      	ldrb	r3, [r3, #0]
}
 8002af0:	0018      	movs	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	b004      	add	sp, #16
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002af8:	b590      	push	{r4, r7, lr}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b00:	240f      	movs	r4, #15
 8002b02:	193b      	adds	r3, r7, r4
 8002b04:	2200      	movs	r2, #0
 8002b06:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68da      	ldr	r2, [r3, #12]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2180      	movs	r1, #128	@ 0x80
 8002b14:	438a      	bics	r2, r1
 8002b16:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	4013      	ands	r3, r2
 8002b22:	d10c      	bne.n	8002b3e <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	0018      	movs	r0, r3
 8002b28:	f7ff ff7a 	bl	8002a20 <HAL_RTC_WaitForSynchro>
 8002b2c:	1e03      	subs	r3, r0, #0
 8002b2e:	d006      	beq.n	8002b3e <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2221      	movs	r2, #33	@ 0x21
 8002b34:	2104      	movs	r1, #4
 8002b36:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8002b38:	193b      	adds	r3, r7, r4
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002b3e:	230f      	movs	r3, #15
 8002b40:	18fb      	adds	r3, r7, r3
 8002b42:	781b      	ldrb	r3, [r3, #0]
}
 8002b44:	0018      	movs	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	b005      	add	sp, #20
 8002b4a:	bd90      	pop	{r4, r7, pc}

08002b4c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	0002      	movs	r2, r0
 8002b54:	1dfb      	adds	r3, r7, #7
 8002b56:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002b5c:	e007      	b.n	8002b6e <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	3301      	adds	r3, #1
 8002b62:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002b64:	1dfb      	adds	r3, r7, #7
 8002b66:	1dfa      	adds	r2, r7, #7
 8002b68:	7812      	ldrb	r2, [r2, #0]
 8002b6a:	3a0a      	subs	r2, #10
 8002b6c:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8002b6e:	1dfb      	adds	r3, r7, #7
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b09      	cmp	r3, #9
 8002b74:	d8f3      	bhi.n	8002b5e <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	011b      	lsls	r3, r3, #4
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	1dfb      	adds	r3, r7, #7
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	b2db      	uxtb	r3, r3
}
 8002b86:	0018      	movs	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	b004      	add	sp, #16
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002b96:	46c0      	nop			@ (mov r8, r8)
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b002      	add	sp, #8
 8002b9c:	bd80      	pop	{r7, pc}
	...

08002ba0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e083      	b.n	8002cba <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d109      	bne.n	8002bce <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	2382      	movs	r3, #130	@ 0x82
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d009      	beq.n	8002bda <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	61da      	str	r2, [r3, #28]
 8002bcc:	e005      	b.n	8002bda <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2251      	movs	r2, #81	@ 0x51
 8002be4:	5c9b      	ldrb	r3, [r3, r2]
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d107      	bne.n	8002bfc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2250      	movs	r2, #80	@ 0x50
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f7fd fee4 	bl	80009c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2251      	movs	r2, #81	@ 0x51
 8002c00:	2102      	movs	r1, #2
 8002c02:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2140      	movs	r1, #64	@ 0x40
 8002c10:	438a      	bics	r2, r1
 8002c12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	2382      	movs	r3, #130	@ 0x82
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	401a      	ands	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6899      	ldr	r1, [r3, #8]
 8002c22:	2384      	movs	r3, #132	@ 0x84
 8002c24:	021b      	lsls	r3, r3, #8
 8002c26:	400b      	ands	r3, r1
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	68d9      	ldr	r1, [r3, #12]
 8002c2e:	2380      	movs	r3, #128	@ 0x80
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	400b      	ands	r3, r1
 8002c34:	431a      	orrs	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	2102      	movs	r1, #2
 8002c3c:	400b      	ands	r3, r1
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	2101      	movs	r1, #1
 8002c46:	400b      	ands	r3, r1
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6999      	ldr	r1, [r3, #24]
 8002c4e:	2380      	movs	r3, #128	@ 0x80
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	400b      	ands	r3, r1
 8002c54:	431a      	orrs	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	2138      	movs	r1, #56	@ 0x38
 8002c5c:	400b      	ands	r3, r1
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a1b      	ldr	r3, [r3, #32]
 8002c64:	2180      	movs	r1, #128	@ 0x80
 8002c66:	400b      	ands	r3, r1
 8002c68:	431a      	orrs	r2, r3
 8002c6a:	0011      	movs	r1, r2
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c70:	2380      	movs	r3, #128	@ 0x80
 8002c72:	019b      	lsls	r3, r3, #6
 8002c74:	401a      	ands	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	0c1b      	lsrs	r3, r3, #16
 8002c84:	2204      	movs	r2, #4
 8002c86:	4013      	ands	r3, r2
 8002c88:	0019      	movs	r1, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	2210      	movs	r2, #16
 8002c90:	401a      	ands	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	69da      	ldr	r2, [r3, #28]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4907      	ldr	r1, [pc, #28]	@ (8002cc4 <HAL_SPI_Init+0x124>)
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2251      	movs	r2, #81	@ 0x51
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	0018      	movs	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b002      	add	sp, #8
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	46c0      	nop			@ (mov r8, r8)
 8002cc4:	fffff7ff 	.word	0xfffff7ff

08002cc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e044      	b.n	8002d64 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d107      	bne.n	8002cf2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2278      	movs	r2, #120	@ 0x78
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	0018      	movs	r0, r3
 8002cee:	f7fd fecf 	bl	8000a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2224      	movs	r2, #36	@ 0x24
 8002cf6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2101      	movs	r1, #1
 8002d04:	438a      	bics	r2, r1
 8002d06:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d003      	beq.n	8002d18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	0018      	movs	r0, r3
 8002d14:	f000 fe86 	bl	8003a24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f000 fbe4 	bl	80034e8 <UART_SetConfig>
 8002d20:	0003      	movs	r3, r0
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d101      	bne.n	8002d2a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e01c      	b.n	8002d64 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	490d      	ldr	r1, [pc, #52]	@ (8002d6c <HAL_UART_Init+0xa4>)
 8002d36:	400a      	ands	r2, r1
 8002d38:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	212a      	movs	r1, #42	@ 0x2a
 8002d46:	438a      	bics	r2, r1
 8002d48:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2101      	movs	r1, #1
 8002d56:	430a      	orrs	r2, r1
 8002d58:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	f000 ff15 	bl	8003b8c <UART_CheckIdleState>
 8002d62:	0003      	movs	r3, r0
}
 8002d64:	0018      	movs	r0, r3
 8002d66:	46bd      	mov	sp, r7
 8002d68:	b002      	add	sp, #8
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	ffffb7ff 	.word	0xffffb7ff

08002d70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b08a      	sub	sp, #40	@ 0x28
 8002d74:	af02      	add	r7, sp, #8
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	603b      	str	r3, [r7, #0]
 8002d7c:	1dbb      	adds	r3, r7, #6
 8002d7e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d84:	2b20      	cmp	r3, #32
 8002d86:	d000      	beq.n	8002d8a <HAL_UART_Transmit+0x1a>
 8002d88:	e08c      	b.n	8002ea4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d003      	beq.n	8002d98 <HAL_UART_Transmit+0x28>
 8002d90:	1dbb      	adds	r3, r7, #6
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d101      	bne.n	8002d9c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e084      	b.n	8002ea6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	2380      	movs	r3, #128	@ 0x80
 8002da2:	015b      	lsls	r3, r3, #5
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d109      	bne.n	8002dbc <HAL_UART_Transmit+0x4c>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d105      	bne.n	8002dbc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2201      	movs	r2, #1
 8002db4:	4013      	ands	r3, r2
 8002db6:	d001      	beq.n	8002dbc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e074      	b.n	8002ea6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2284      	movs	r2, #132	@ 0x84
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2221      	movs	r2, #33	@ 0x21
 8002dc8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dca:	f7fe f80d 	bl	8000de8 <HAL_GetTick>
 8002dce:	0003      	movs	r3, r0
 8002dd0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	1dba      	adds	r2, r7, #6
 8002dd6:	2150      	movs	r1, #80	@ 0x50
 8002dd8:	8812      	ldrh	r2, [r2, #0]
 8002dda:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	1dba      	adds	r2, r7, #6
 8002de0:	2152      	movs	r1, #82	@ 0x52
 8002de2:	8812      	ldrh	r2, [r2, #0]
 8002de4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	2380      	movs	r3, #128	@ 0x80
 8002dec:	015b      	lsls	r3, r3, #5
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d108      	bne.n	8002e04 <HAL_UART_Transmit+0x94>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d104      	bne.n	8002e04 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	61bb      	str	r3, [r7, #24]
 8002e02:	e003      	b.n	8002e0c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e0c:	e02f      	b.n	8002e6e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	0013      	movs	r3, r2
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2180      	movs	r1, #128	@ 0x80
 8002e1c:	f000 ff5e 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8002e20:	1e03      	subs	r3, r0, #0
 8002e22:	d004      	beq.n	8002e2e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e03b      	b.n	8002ea6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10b      	bne.n	8002e4c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	881b      	ldrh	r3, [r3, #0]
 8002e38:	001a      	movs	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	05d2      	lsls	r2, r2, #23
 8002e40:	0dd2      	lsrs	r2, r2, #23
 8002e42:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	3302      	adds	r3, #2
 8002e48:	61bb      	str	r3, [r7, #24]
 8002e4a:	e007      	b.n	8002e5c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	781a      	ldrb	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	3301      	adds	r3, #1
 8002e5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2252      	movs	r2, #82	@ 0x52
 8002e60:	5a9b      	ldrh	r3, [r3, r2]
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b299      	uxth	r1, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2252      	movs	r2, #82	@ 0x52
 8002e6c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2252      	movs	r2, #82	@ 0x52
 8002e72:	5a9b      	ldrh	r3, [r3, r2]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1c9      	bne.n	8002e0e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	0013      	movs	r3, r2
 8002e84:	2200      	movs	r2, #0
 8002e86:	2140      	movs	r1, #64	@ 0x40
 8002e88:	f000 ff28 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8002e8c:	1e03      	subs	r3, r0, #0
 8002e8e:	d004      	beq.n	8002e9a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2220      	movs	r2, #32
 8002e94:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e005      	b.n	8002ea6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	e000      	b.n	8002ea6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002ea4:	2302      	movs	r3, #2
  }
}
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b008      	add	sp, #32
 8002eac:	bd80      	pop	{r7, pc}
	...

08002eb0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002eb0:	b590      	push	{r4, r7, lr}
 8002eb2:	b0ab      	sub	sp, #172	@ 0xac
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	22a4      	movs	r2, #164	@ 0xa4
 8002ec0:	18b9      	adds	r1, r7, r2
 8002ec2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	20a0      	movs	r0, #160	@ 0xa0
 8002ecc:	1839      	adds	r1, r7, r0
 8002ece:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	219c      	movs	r1, #156	@ 0x9c
 8002ed8:	1879      	adds	r1, r7, r1
 8002eda:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002edc:	0011      	movs	r1, r2
 8002ede:	18bb      	adds	r3, r7, r2
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a99      	ldr	r2, [pc, #612]	@ (8003148 <HAL_UART_IRQHandler+0x298>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2298      	movs	r2, #152	@ 0x98
 8002ee8:	18bc      	adds	r4, r7, r2
 8002eea:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002eec:	18bb      	adds	r3, r7, r2
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d114      	bne.n	8002f1e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002ef4:	187b      	adds	r3, r7, r1
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2220      	movs	r2, #32
 8002efa:	4013      	ands	r3, r2
 8002efc:	d00f      	beq.n	8002f1e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002efe:	183b      	adds	r3, r7, r0
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2220      	movs	r2, #32
 8002f04:	4013      	ands	r3, r2
 8002f06:	d00a      	beq.n	8002f1e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d100      	bne.n	8002f12 <HAL_UART_IRQHandler+0x62>
 8002f10:	e2be      	b.n	8003490 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	0010      	movs	r0, r2
 8002f1a:	4798      	blx	r3
      }
      return;
 8002f1c:	e2b8      	b.n	8003490 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002f1e:	2398      	movs	r3, #152	@ 0x98
 8002f20:	18fb      	adds	r3, r7, r3
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d100      	bne.n	8002f2a <HAL_UART_IRQHandler+0x7a>
 8002f28:	e114      	b.n	8003154 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002f2a:	239c      	movs	r3, #156	@ 0x9c
 8002f2c:	18fb      	adds	r3, r7, r3
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2201      	movs	r2, #1
 8002f32:	4013      	ands	r3, r2
 8002f34:	d106      	bne.n	8002f44 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002f36:	23a0      	movs	r3, #160	@ 0xa0
 8002f38:	18fb      	adds	r3, r7, r3
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a83      	ldr	r2, [pc, #524]	@ (800314c <HAL_UART_IRQHandler+0x29c>)
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d100      	bne.n	8002f44 <HAL_UART_IRQHandler+0x94>
 8002f42:	e107      	b.n	8003154 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f44:	23a4      	movs	r3, #164	@ 0xa4
 8002f46:	18fb      	adds	r3, r7, r3
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d012      	beq.n	8002f76 <HAL_UART_IRQHandler+0xc6>
 8002f50:	23a0      	movs	r3, #160	@ 0xa0
 8002f52:	18fb      	adds	r3, r7, r3
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	2380      	movs	r3, #128	@ 0x80
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d00b      	beq.n	8002f76 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2201      	movs	r2, #1
 8002f64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2284      	movs	r2, #132	@ 0x84
 8002f6a:	589b      	ldr	r3, [r3, r2]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2184      	movs	r1, #132	@ 0x84
 8002f74:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f76:	23a4      	movs	r3, #164	@ 0xa4
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d011      	beq.n	8002fa6 <HAL_UART_IRQHandler+0xf6>
 8002f82:	239c      	movs	r3, #156	@ 0x9c
 8002f84:	18fb      	adds	r3, r7, r3
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d00b      	beq.n	8002fa6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2202      	movs	r2, #2
 8002f94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2284      	movs	r2, #132	@ 0x84
 8002f9a:	589b      	ldr	r3, [r3, r2]
 8002f9c:	2204      	movs	r2, #4
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2184      	movs	r1, #132	@ 0x84
 8002fa4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002fa6:	23a4      	movs	r3, #164	@ 0xa4
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2204      	movs	r2, #4
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d011      	beq.n	8002fd6 <HAL_UART_IRQHandler+0x126>
 8002fb2:	239c      	movs	r3, #156	@ 0x9c
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2204      	movs	r2, #4
 8002fc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2284      	movs	r2, #132	@ 0x84
 8002fca:	589b      	ldr	r3, [r3, r2]
 8002fcc:	2202      	movs	r2, #2
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2184      	movs	r1, #132	@ 0x84
 8002fd4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002fd6:	23a4      	movs	r3, #164	@ 0xa4
 8002fd8:	18fb      	adds	r3, r7, r3
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2208      	movs	r2, #8
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d017      	beq.n	8003012 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002fe2:	23a0      	movs	r3, #160	@ 0xa0
 8002fe4:	18fb      	adds	r3, r7, r3
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	4013      	ands	r3, r2
 8002fec:	d105      	bne.n	8002ffa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002fee:	239c      	movs	r3, #156	@ 0x9c
 8002ff0:	18fb      	adds	r3, r7, r3
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ff8:	d00b      	beq.n	8003012 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2208      	movs	r2, #8
 8003000:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2284      	movs	r2, #132	@ 0x84
 8003006:	589b      	ldr	r3, [r3, r2]
 8003008:	2208      	movs	r2, #8
 800300a:	431a      	orrs	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2184      	movs	r1, #132	@ 0x84
 8003010:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003012:	23a4      	movs	r3, #164	@ 0xa4
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	2380      	movs	r3, #128	@ 0x80
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	4013      	ands	r3, r2
 800301e:	d013      	beq.n	8003048 <HAL_UART_IRQHandler+0x198>
 8003020:	23a0      	movs	r3, #160	@ 0xa0
 8003022:	18fb      	adds	r3, r7, r3
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	2380      	movs	r3, #128	@ 0x80
 8003028:	04db      	lsls	r3, r3, #19
 800302a:	4013      	ands	r3, r2
 800302c:	d00c      	beq.n	8003048 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2280      	movs	r2, #128	@ 0x80
 8003034:	0112      	lsls	r2, r2, #4
 8003036:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2284      	movs	r2, #132	@ 0x84
 800303c:	589b      	ldr	r3, [r3, r2]
 800303e:	2220      	movs	r2, #32
 8003040:	431a      	orrs	r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2184      	movs	r1, #132	@ 0x84
 8003046:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2284      	movs	r2, #132	@ 0x84
 800304c:	589b      	ldr	r3, [r3, r2]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d100      	bne.n	8003054 <HAL_UART_IRQHandler+0x1a4>
 8003052:	e21f      	b.n	8003494 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003054:	23a4      	movs	r3, #164	@ 0xa4
 8003056:	18fb      	adds	r3, r7, r3
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2220      	movs	r2, #32
 800305c:	4013      	ands	r3, r2
 800305e:	d00e      	beq.n	800307e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003060:	23a0      	movs	r3, #160	@ 0xa0
 8003062:	18fb      	adds	r3, r7, r3
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2220      	movs	r2, #32
 8003068:	4013      	ands	r3, r2
 800306a:	d008      	beq.n	800307e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003070:	2b00      	cmp	r3, #0
 8003072:	d004      	beq.n	800307e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	0010      	movs	r0, r2
 800307c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2284      	movs	r2, #132	@ 0x84
 8003082:	589b      	ldr	r3, [r3, r2]
 8003084:	2194      	movs	r1, #148	@ 0x94
 8003086:	187a      	adds	r2, r7, r1
 8003088:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2240      	movs	r2, #64	@ 0x40
 8003092:	4013      	ands	r3, r2
 8003094:	2b40      	cmp	r3, #64	@ 0x40
 8003096:	d004      	beq.n	80030a2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003098:	187b      	adds	r3, r7, r1
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2228      	movs	r2, #40	@ 0x28
 800309e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80030a0:	d047      	beq.n	8003132 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	0018      	movs	r0, r3
 80030a6:	f000 fe89 	bl	8003dbc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	2240      	movs	r2, #64	@ 0x40
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b40      	cmp	r3, #64	@ 0x40
 80030b6:	d137      	bne.n	8003128 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030b8:	f3ef 8310 	mrs	r3, PRIMASK
 80030bc:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80030be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030c0:	2090      	movs	r0, #144	@ 0x90
 80030c2:	183a      	adds	r2, r7, r0
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	2301      	movs	r3, #1
 80030c8:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030cc:	f383 8810 	msr	PRIMASK, r3
}
 80030d0:	46c0      	nop			@ (mov r8, r8)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2140      	movs	r1, #64	@ 0x40
 80030de:	438a      	bics	r2, r1
 80030e0:	609a      	str	r2, [r3, #8]
 80030e2:	183b      	adds	r3, r7, r0
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030ea:	f383 8810 	msr	PRIMASK, r3
}
 80030ee:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d012      	beq.n	800311e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030fc:	4a14      	ldr	r2, [pc, #80]	@ (8003150 <HAL_UART_IRQHandler+0x2a0>)
 80030fe:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003104:	0018      	movs	r0, r3
 8003106:	f7fd ffbb 	bl	8001080 <HAL_DMA_Abort_IT>
 800310a:	1e03      	subs	r3, r0, #0
 800310c:	d01a      	beq.n	8003144 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003112:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003118:	0018      	movs	r0, r3
 800311a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800311c:	e012      	b.n	8003144 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	0018      	movs	r0, r3
 8003122:	f000 f9cd 	bl	80034c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003126:	e00d      	b.n	8003144 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	0018      	movs	r0, r3
 800312c:	f000 f9c8 	bl	80034c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003130:	e008      	b.n	8003144 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	0018      	movs	r0, r3
 8003136:	f000 f9c3 	bl	80034c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2284      	movs	r2, #132	@ 0x84
 800313e:	2100      	movs	r1, #0
 8003140:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003142:	e1a7      	b.n	8003494 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003144:	46c0      	nop			@ (mov r8, r8)
    return;
 8003146:	e1a5      	b.n	8003494 <HAL_UART_IRQHandler+0x5e4>
 8003148:	0000080f 	.word	0x0000080f
 800314c:	04000120 	.word	0x04000120
 8003150:	08003e85 	.word	0x08003e85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003158:	2b01      	cmp	r3, #1
 800315a:	d000      	beq.n	800315e <HAL_UART_IRQHandler+0x2ae>
 800315c:	e159      	b.n	8003412 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800315e:	23a4      	movs	r3, #164	@ 0xa4
 8003160:	18fb      	adds	r3, r7, r3
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2210      	movs	r2, #16
 8003166:	4013      	ands	r3, r2
 8003168:	d100      	bne.n	800316c <HAL_UART_IRQHandler+0x2bc>
 800316a:	e152      	b.n	8003412 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800316c:	23a0      	movs	r3, #160	@ 0xa0
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2210      	movs	r2, #16
 8003174:	4013      	ands	r3, r2
 8003176:	d100      	bne.n	800317a <HAL_UART_IRQHandler+0x2ca>
 8003178:	e14b      	b.n	8003412 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2210      	movs	r2, #16
 8003180:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	2240      	movs	r2, #64	@ 0x40
 800318a:	4013      	ands	r3, r2
 800318c:	2b40      	cmp	r3, #64	@ 0x40
 800318e:	d000      	beq.n	8003192 <HAL_UART_IRQHandler+0x2e2>
 8003190:	e0bf      	b.n	8003312 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	217e      	movs	r1, #126	@ 0x7e
 800319c:	187b      	adds	r3, r7, r1
 800319e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80031a0:	187b      	adds	r3, r7, r1
 80031a2:	881b      	ldrh	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d100      	bne.n	80031aa <HAL_UART_IRQHandler+0x2fa>
 80031a8:	e095      	b.n	80032d6 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2258      	movs	r2, #88	@ 0x58
 80031ae:	5a9b      	ldrh	r3, [r3, r2]
 80031b0:	187a      	adds	r2, r7, r1
 80031b2:	8812      	ldrh	r2, [r2, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d300      	bcc.n	80031ba <HAL_UART_IRQHandler+0x30a>
 80031b8:	e08d      	b.n	80032d6 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	187a      	adds	r2, r7, r1
 80031be:	215a      	movs	r1, #90	@ 0x5a
 80031c0:	8812      	ldrh	r2, [r2, #0]
 80031c2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2220      	movs	r2, #32
 80031ce:	4013      	ands	r3, r2
 80031d0:	d16f      	bne.n	80032b2 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031d2:	f3ef 8310 	mrs	r3, PRIMASK
 80031d6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80031d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031dc:	2301      	movs	r3, #1
 80031de:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031e2:	f383 8810 	msr	PRIMASK, r3
}
 80031e6:	46c0      	nop			@ (mov r8, r8)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	49ad      	ldr	r1, [pc, #692]	@ (80034a8 <HAL_UART_IRQHandler+0x5f8>)
 80031f4:	400a      	ands	r2, r1
 80031f6:	601a      	str	r2, [r3, #0]
 80031f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031fe:	f383 8810 	msr	PRIMASK, r3
}
 8003202:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003204:	f3ef 8310 	mrs	r3, PRIMASK
 8003208:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800320a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800320c:	677b      	str	r3, [r7, #116]	@ 0x74
 800320e:	2301      	movs	r3, #1
 8003210:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003214:	f383 8810 	msr	PRIMASK, r3
}
 8003218:	46c0      	nop			@ (mov r8, r8)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2101      	movs	r1, #1
 8003226:	438a      	bics	r2, r1
 8003228:	609a      	str	r2, [r3, #8]
 800322a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800322c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800322e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003230:	f383 8810 	msr	PRIMASK, r3
}
 8003234:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003236:	f3ef 8310 	mrs	r3, PRIMASK
 800323a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800323c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800323e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003240:	2301      	movs	r3, #1
 8003242:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003246:	f383 8810 	msr	PRIMASK, r3
}
 800324a:	46c0      	nop			@ (mov r8, r8)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689a      	ldr	r2, [r3, #8]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2140      	movs	r1, #64	@ 0x40
 8003258:	438a      	bics	r2, r1
 800325a:	609a      	str	r2, [r3, #8]
 800325c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800325e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003260:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003262:	f383 8810 	msr	PRIMASK, r3
}
 8003266:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2280      	movs	r2, #128	@ 0x80
 800326c:	2120      	movs	r1, #32
 800326e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003276:	f3ef 8310 	mrs	r3, PRIMASK
 800327a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800327c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800327e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003280:	2301      	movs	r3, #1
 8003282:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003284:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003286:	f383 8810 	msr	PRIMASK, r3
}
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2110      	movs	r1, #16
 8003298:	438a      	bics	r2, r1
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800329e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032a2:	f383 8810 	msr	PRIMASK, r3
}
 80032a6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ac:	0018      	movs	r0, r3
 80032ae:	f7fd fea7 	bl	8001000 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2258      	movs	r2, #88	@ 0x58
 80032bc:	5a9a      	ldrh	r2, [r3, r2]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	215a      	movs	r1, #90	@ 0x5a
 80032c2:	5a5b      	ldrh	r3, [r3, r1]
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	0011      	movs	r1, r2
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 f8fe 	bl	80034d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80032d4:	e0e0      	b.n	8003498 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2258      	movs	r2, #88	@ 0x58
 80032da:	5a9b      	ldrh	r3, [r3, r2]
 80032dc:	227e      	movs	r2, #126	@ 0x7e
 80032de:	18ba      	adds	r2, r7, r2
 80032e0:	8812      	ldrh	r2, [r2, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d000      	beq.n	80032e8 <HAL_UART_IRQHandler+0x438>
 80032e6:	e0d7      	b.n	8003498 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2220      	movs	r2, #32
 80032f2:	4013      	ands	r3, r2
 80032f4:	2b20      	cmp	r3, #32
 80032f6:	d000      	beq.n	80032fa <HAL_UART_IRQHandler+0x44a>
 80032f8:	e0ce      	b.n	8003498 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2202      	movs	r2, #2
 80032fe:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2258      	movs	r2, #88	@ 0x58
 8003304:	5a9a      	ldrh	r2, [r3, r2]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	0011      	movs	r1, r2
 800330a:	0018      	movs	r0, r3
 800330c:	f000 f8e0 	bl	80034d0 <HAL_UARTEx_RxEventCallback>
      return;
 8003310:	e0c2      	b.n	8003498 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2258      	movs	r2, #88	@ 0x58
 8003316:	5a99      	ldrh	r1, [r3, r2]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	225a      	movs	r2, #90	@ 0x5a
 800331c:	5a9b      	ldrh	r3, [r3, r2]
 800331e:	b29a      	uxth	r2, r3
 8003320:	208e      	movs	r0, #142	@ 0x8e
 8003322:	183b      	adds	r3, r7, r0
 8003324:	1a8a      	subs	r2, r1, r2
 8003326:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	225a      	movs	r2, #90	@ 0x5a
 800332c:	5a9b      	ldrh	r3, [r3, r2]
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	d100      	bne.n	8003336 <HAL_UART_IRQHandler+0x486>
 8003334:	e0b2      	b.n	800349c <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8003336:	183b      	adds	r3, r7, r0
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d100      	bne.n	8003340 <HAL_UART_IRQHandler+0x490>
 800333e:	e0ad      	b.n	800349c <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003340:	f3ef 8310 	mrs	r3, PRIMASK
 8003344:	60fb      	str	r3, [r7, #12]
  return(result);
 8003346:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003348:	2488      	movs	r4, #136	@ 0x88
 800334a:	193a      	adds	r2, r7, r4
 800334c:	6013      	str	r3, [r2, #0]
 800334e:	2301      	movs	r3, #1
 8003350:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f383 8810 	msr	PRIMASK, r3
}
 8003358:	46c0      	nop			@ (mov r8, r8)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4951      	ldr	r1, [pc, #324]	@ (80034ac <HAL_UART_IRQHandler+0x5fc>)
 8003366:	400a      	ands	r2, r1
 8003368:	601a      	str	r2, [r3, #0]
 800336a:	193b      	adds	r3, r7, r4
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f383 8810 	msr	PRIMASK, r3
}
 8003376:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003378:	f3ef 8310 	mrs	r3, PRIMASK
 800337c:	61bb      	str	r3, [r7, #24]
  return(result);
 800337e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003380:	2484      	movs	r4, #132	@ 0x84
 8003382:	193a      	adds	r2, r7, r4
 8003384:	6013      	str	r3, [r2, #0]
 8003386:	2301      	movs	r3, #1
 8003388:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f383 8810 	msr	PRIMASK, r3
}
 8003390:	46c0      	nop			@ (mov r8, r8)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2101      	movs	r1, #1
 800339e:	438a      	bics	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]
 80033a2:	193b      	adds	r3, r7, r4
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a8:	6a3b      	ldr	r3, [r7, #32]
 80033aa:	f383 8810 	msr	PRIMASK, r3
}
 80033ae:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2280      	movs	r2, #128	@ 0x80
 80033b4:	2120      	movs	r1, #32
 80033b6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033c4:	f3ef 8310 	mrs	r3, PRIMASK
 80033c8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80033ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033cc:	2480      	movs	r4, #128	@ 0x80
 80033ce:	193a      	adds	r2, r7, r4
 80033d0:	6013      	str	r3, [r2, #0]
 80033d2:	2301      	movs	r3, #1
 80033d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d8:	f383 8810 	msr	PRIMASK, r3
}
 80033dc:	46c0      	nop			@ (mov r8, r8)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2110      	movs	r1, #16
 80033ea:	438a      	bics	r2, r1
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	193b      	adds	r3, r7, r4
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033f6:	f383 8810 	msr	PRIMASK, r3
}
 80033fa:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2202      	movs	r2, #2
 8003400:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003402:	183b      	adds	r3, r7, r0
 8003404:	881a      	ldrh	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	0011      	movs	r1, r2
 800340a:	0018      	movs	r0, r3
 800340c:	f000 f860 	bl	80034d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003410:	e044      	b.n	800349c <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003412:	23a4      	movs	r3, #164	@ 0xa4
 8003414:	18fb      	adds	r3, r7, r3
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	2380      	movs	r3, #128	@ 0x80
 800341a:	035b      	lsls	r3, r3, #13
 800341c:	4013      	ands	r3, r2
 800341e:	d010      	beq.n	8003442 <HAL_UART_IRQHandler+0x592>
 8003420:	239c      	movs	r3, #156	@ 0x9c
 8003422:	18fb      	adds	r3, r7, r3
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	2380      	movs	r3, #128	@ 0x80
 8003428:	03db      	lsls	r3, r3, #15
 800342a:	4013      	ands	r3, r2
 800342c:	d009      	beq.n	8003442 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2280      	movs	r2, #128	@ 0x80
 8003434:	0352      	lsls	r2, r2, #13
 8003436:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	0018      	movs	r0, r3
 800343c:	f000 fd60 	bl	8003f00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003440:	e02f      	b.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003442:	23a4      	movs	r3, #164	@ 0xa4
 8003444:	18fb      	adds	r3, r7, r3
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2280      	movs	r2, #128	@ 0x80
 800344a:	4013      	ands	r3, r2
 800344c:	d00f      	beq.n	800346e <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800344e:	23a0      	movs	r3, #160	@ 0xa0
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2280      	movs	r2, #128	@ 0x80
 8003456:	4013      	ands	r3, r2
 8003458:	d009      	beq.n	800346e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800345e:	2b00      	cmp	r3, #0
 8003460:	d01e      	beq.n	80034a0 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	0010      	movs	r0, r2
 800346a:	4798      	blx	r3
    }
    return;
 800346c:	e018      	b.n	80034a0 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800346e:	23a4      	movs	r3, #164	@ 0xa4
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2240      	movs	r2, #64	@ 0x40
 8003476:	4013      	ands	r3, r2
 8003478:	d013      	beq.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
 800347a:	23a0      	movs	r3, #160	@ 0xa0
 800347c:	18fb      	adds	r3, r7, r3
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2240      	movs	r2, #64	@ 0x40
 8003482:	4013      	ands	r3, r2
 8003484:	d00d      	beq.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	0018      	movs	r0, r3
 800348a:	f000 fd0e 	bl	8003eaa <UART_EndTransmit_IT>
    return;
 800348e:	e008      	b.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003490:	46c0      	nop			@ (mov r8, r8)
 8003492:	e006      	b.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003494:	46c0      	nop			@ (mov r8, r8)
 8003496:	e004      	b.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003498:	46c0      	nop			@ (mov r8, r8)
 800349a:	e002      	b.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
      return;
 800349c:	46c0      	nop			@ (mov r8, r8)
 800349e:	e000      	b.n	80034a2 <HAL_UART_IRQHandler+0x5f2>
    return;
 80034a0:	46c0      	nop			@ (mov r8, r8)
  }

}
 80034a2:	46bd      	mov	sp, r7
 80034a4:	b02b      	add	sp, #172	@ 0xac
 80034a6:	bd90      	pop	{r4, r7, pc}
 80034a8:	fffffeff 	.word	0xfffffeff
 80034ac:	fffffedf 	.word	0xfffffedf

080034b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80034b8:	46c0      	nop			@ (mov r8, r8)
 80034ba:	46bd      	mov	sp, r7
 80034bc:	b002      	add	sp, #8
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80034c8:	46c0      	nop			@ (mov r8, r8)
 80034ca:	46bd      	mov	sp, r7
 80034cc:	b002      	add	sp, #8
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	000a      	movs	r2, r1
 80034da:	1cbb      	adds	r3, r7, #2
 80034dc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80034de:	46c0      	nop			@ (mov r8, r8)
 80034e0:	46bd      	mov	sp, r7
 80034e2:	b002      	add	sp, #8
 80034e4:	bd80      	pop	{r7, pc}
	...

080034e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034e8:	b5b0      	push	{r4, r5, r7, lr}
 80034ea:	b08e      	sub	sp, #56	@ 0x38
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034f0:	231a      	movs	r3, #26
 80034f2:	2218      	movs	r2, #24
 80034f4:	189b      	adds	r3, r3, r2
 80034f6:	19db      	adds	r3, r3, r7
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	431a      	orrs	r2, r3
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	431a      	orrs	r2, r3
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	69db      	ldr	r3, [r3, #28]
 8003510:	4313      	orrs	r3, r2
 8003512:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4ac3      	ldr	r2, [pc, #780]	@ (8003828 <UART_SetConfig+0x340>)
 800351c:	4013      	ands	r3, r2
 800351e:	0019      	movs	r1, r3
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003526:	430a      	orrs	r2, r1
 8003528:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	4abe      	ldr	r2, [pc, #760]	@ (800382c <UART_SetConfig+0x344>)
 8003532:	4013      	ands	r3, r2
 8003534:	0019      	movs	r1, r3
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	68da      	ldr	r2, [r3, #12]
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4ab8      	ldr	r2, [pc, #736]	@ (8003830 <UART_SetConfig+0x348>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d004      	beq.n	800355c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003558:	4313      	orrs	r3, r2
 800355a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	4ab4      	ldr	r2, [pc, #720]	@ (8003834 <UART_SetConfig+0x34c>)
 8003564:	4013      	ands	r3, r2
 8003566:	0019      	movs	r1, r3
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800356e:	430a      	orrs	r2, r1
 8003570:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4ab0      	ldr	r2, [pc, #704]	@ (8003838 <UART_SetConfig+0x350>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d131      	bne.n	80035e0 <UART_SetConfig+0xf8>
 800357c:	4baf      	ldr	r3, [pc, #700]	@ (800383c <UART_SetConfig+0x354>)
 800357e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003580:	2203      	movs	r2, #3
 8003582:	4013      	ands	r3, r2
 8003584:	2b03      	cmp	r3, #3
 8003586:	d01d      	beq.n	80035c4 <UART_SetConfig+0xdc>
 8003588:	d823      	bhi.n	80035d2 <UART_SetConfig+0xea>
 800358a:	2b02      	cmp	r3, #2
 800358c:	d00c      	beq.n	80035a8 <UART_SetConfig+0xc0>
 800358e:	d820      	bhi.n	80035d2 <UART_SetConfig+0xea>
 8003590:	2b00      	cmp	r3, #0
 8003592:	d002      	beq.n	800359a <UART_SetConfig+0xb2>
 8003594:	2b01      	cmp	r3, #1
 8003596:	d00e      	beq.n	80035b6 <UART_SetConfig+0xce>
 8003598:	e01b      	b.n	80035d2 <UART_SetConfig+0xea>
 800359a:	231b      	movs	r3, #27
 800359c:	2218      	movs	r2, #24
 800359e:	189b      	adds	r3, r3, r2
 80035a0:	19db      	adds	r3, r3, r7
 80035a2:	2201      	movs	r2, #1
 80035a4:	701a      	strb	r2, [r3, #0]
 80035a6:	e0b4      	b.n	8003712 <UART_SetConfig+0x22a>
 80035a8:	231b      	movs	r3, #27
 80035aa:	2218      	movs	r2, #24
 80035ac:	189b      	adds	r3, r3, r2
 80035ae:	19db      	adds	r3, r3, r7
 80035b0:	2202      	movs	r2, #2
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	e0ad      	b.n	8003712 <UART_SetConfig+0x22a>
 80035b6:	231b      	movs	r3, #27
 80035b8:	2218      	movs	r2, #24
 80035ba:	189b      	adds	r3, r3, r2
 80035bc:	19db      	adds	r3, r3, r7
 80035be:	2204      	movs	r2, #4
 80035c0:	701a      	strb	r2, [r3, #0]
 80035c2:	e0a6      	b.n	8003712 <UART_SetConfig+0x22a>
 80035c4:	231b      	movs	r3, #27
 80035c6:	2218      	movs	r2, #24
 80035c8:	189b      	adds	r3, r3, r2
 80035ca:	19db      	adds	r3, r3, r7
 80035cc:	2208      	movs	r2, #8
 80035ce:	701a      	strb	r2, [r3, #0]
 80035d0:	e09f      	b.n	8003712 <UART_SetConfig+0x22a>
 80035d2:	231b      	movs	r3, #27
 80035d4:	2218      	movs	r2, #24
 80035d6:	189b      	adds	r3, r3, r2
 80035d8:	19db      	adds	r3, r3, r7
 80035da:	2210      	movs	r2, #16
 80035dc:	701a      	strb	r2, [r3, #0]
 80035de:	e098      	b.n	8003712 <UART_SetConfig+0x22a>
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a96      	ldr	r2, [pc, #600]	@ (8003840 <UART_SetConfig+0x358>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d131      	bne.n	800364e <UART_SetConfig+0x166>
 80035ea:	4b94      	ldr	r3, [pc, #592]	@ (800383c <UART_SetConfig+0x354>)
 80035ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ee:	220c      	movs	r2, #12
 80035f0:	4013      	ands	r3, r2
 80035f2:	2b0c      	cmp	r3, #12
 80035f4:	d01d      	beq.n	8003632 <UART_SetConfig+0x14a>
 80035f6:	d823      	bhi.n	8003640 <UART_SetConfig+0x158>
 80035f8:	2b08      	cmp	r3, #8
 80035fa:	d00c      	beq.n	8003616 <UART_SetConfig+0x12e>
 80035fc:	d820      	bhi.n	8003640 <UART_SetConfig+0x158>
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <UART_SetConfig+0x120>
 8003602:	2b04      	cmp	r3, #4
 8003604:	d00e      	beq.n	8003624 <UART_SetConfig+0x13c>
 8003606:	e01b      	b.n	8003640 <UART_SetConfig+0x158>
 8003608:	231b      	movs	r3, #27
 800360a:	2218      	movs	r2, #24
 800360c:	189b      	adds	r3, r3, r2
 800360e:	19db      	adds	r3, r3, r7
 8003610:	2200      	movs	r2, #0
 8003612:	701a      	strb	r2, [r3, #0]
 8003614:	e07d      	b.n	8003712 <UART_SetConfig+0x22a>
 8003616:	231b      	movs	r3, #27
 8003618:	2218      	movs	r2, #24
 800361a:	189b      	adds	r3, r3, r2
 800361c:	19db      	adds	r3, r3, r7
 800361e:	2202      	movs	r2, #2
 8003620:	701a      	strb	r2, [r3, #0]
 8003622:	e076      	b.n	8003712 <UART_SetConfig+0x22a>
 8003624:	231b      	movs	r3, #27
 8003626:	2218      	movs	r2, #24
 8003628:	189b      	adds	r3, r3, r2
 800362a:	19db      	adds	r3, r3, r7
 800362c:	2204      	movs	r2, #4
 800362e:	701a      	strb	r2, [r3, #0]
 8003630:	e06f      	b.n	8003712 <UART_SetConfig+0x22a>
 8003632:	231b      	movs	r3, #27
 8003634:	2218      	movs	r2, #24
 8003636:	189b      	adds	r3, r3, r2
 8003638:	19db      	adds	r3, r3, r7
 800363a:	2208      	movs	r2, #8
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	e068      	b.n	8003712 <UART_SetConfig+0x22a>
 8003640:	231b      	movs	r3, #27
 8003642:	2218      	movs	r2, #24
 8003644:	189b      	adds	r3, r3, r2
 8003646:	19db      	adds	r3, r3, r7
 8003648:	2210      	movs	r2, #16
 800364a:	701a      	strb	r2, [r3, #0]
 800364c:	e061      	b.n	8003712 <UART_SetConfig+0x22a>
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a7c      	ldr	r2, [pc, #496]	@ (8003844 <UART_SetConfig+0x35c>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d106      	bne.n	8003666 <UART_SetConfig+0x17e>
 8003658:	231b      	movs	r3, #27
 800365a:	2218      	movs	r2, #24
 800365c:	189b      	adds	r3, r3, r2
 800365e:	19db      	adds	r3, r3, r7
 8003660:	2200      	movs	r2, #0
 8003662:	701a      	strb	r2, [r3, #0]
 8003664:	e055      	b.n	8003712 <UART_SetConfig+0x22a>
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a77      	ldr	r2, [pc, #476]	@ (8003848 <UART_SetConfig+0x360>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d106      	bne.n	800367e <UART_SetConfig+0x196>
 8003670:	231b      	movs	r3, #27
 8003672:	2218      	movs	r2, #24
 8003674:	189b      	adds	r3, r3, r2
 8003676:	19db      	adds	r3, r3, r7
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
 800367c:	e049      	b.n	8003712 <UART_SetConfig+0x22a>
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a6b      	ldr	r2, [pc, #428]	@ (8003830 <UART_SetConfig+0x348>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d13e      	bne.n	8003706 <UART_SetConfig+0x21e>
 8003688:	4b6c      	ldr	r3, [pc, #432]	@ (800383c <UART_SetConfig+0x354>)
 800368a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800368c:	23c0      	movs	r3, #192	@ 0xc0
 800368e:	011b      	lsls	r3, r3, #4
 8003690:	4013      	ands	r3, r2
 8003692:	22c0      	movs	r2, #192	@ 0xc0
 8003694:	0112      	lsls	r2, r2, #4
 8003696:	4293      	cmp	r3, r2
 8003698:	d027      	beq.n	80036ea <UART_SetConfig+0x202>
 800369a:	22c0      	movs	r2, #192	@ 0xc0
 800369c:	0112      	lsls	r2, r2, #4
 800369e:	4293      	cmp	r3, r2
 80036a0:	d82a      	bhi.n	80036f8 <UART_SetConfig+0x210>
 80036a2:	2280      	movs	r2, #128	@ 0x80
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d011      	beq.n	80036ce <UART_SetConfig+0x1e6>
 80036aa:	2280      	movs	r2, #128	@ 0x80
 80036ac:	0112      	lsls	r2, r2, #4
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d822      	bhi.n	80036f8 <UART_SetConfig+0x210>
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d004      	beq.n	80036c0 <UART_SetConfig+0x1d8>
 80036b6:	2280      	movs	r2, #128	@ 0x80
 80036b8:	00d2      	lsls	r2, r2, #3
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d00e      	beq.n	80036dc <UART_SetConfig+0x1f4>
 80036be:	e01b      	b.n	80036f8 <UART_SetConfig+0x210>
 80036c0:	231b      	movs	r3, #27
 80036c2:	2218      	movs	r2, #24
 80036c4:	189b      	adds	r3, r3, r2
 80036c6:	19db      	adds	r3, r3, r7
 80036c8:	2200      	movs	r2, #0
 80036ca:	701a      	strb	r2, [r3, #0]
 80036cc:	e021      	b.n	8003712 <UART_SetConfig+0x22a>
 80036ce:	231b      	movs	r3, #27
 80036d0:	2218      	movs	r2, #24
 80036d2:	189b      	adds	r3, r3, r2
 80036d4:	19db      	adds	r3, r3, r7
 80036d6:	2202      	movs	r2, #2
 80036d8:	701a      	strb	r2, [r3, #0]
 80036da:	e01a      	b.n	8003712 <UART_SetConfig+0x22a>
 80036dc:	231b      	movs	r3, #27
 80036de:	2218      	movs	r2, #24
 80036e0:	189b      	adds	r3, r3, r2
 80036e2:	19db      	adds	r3, r3, r7
 80036e4:	2204      	movs	r2, #4
 80036e6:	701a      	strb	r2, [r3, #0]
 80036e8:	e013      	b.n	8003712 <UART_SetConfig+0x22a>
 80036ea:	231b      	movs	r3, #27
 80036ec:	2218      	movs	r2, #24
 80036ee:	189b      	adds	r3, r3, r2
 80036f0:	19db      	adds	r3, r3, r7
 80036f2:	2208      	movs	r2, #8
 80036f4:	701a      	strb	r2, [r3, #0]
 80036f6:	e00c      	b.n	8003712 <UART_SetConfig+0x22a>
 80036f8:	231b      	movs	r3, #27
 80036fa:	2218      	movs	r2, #24
 80036fc:	189b      	adds	r3, r3, r2
 80036fe:	19db      	adds	r3, r3, r7
 8003700:	2210      	movs	r2, #16
 8003702:	701a      	strb	r2, [r3, #0]
 8003704:	e005      	b.n	8003712 <UART_SetConfig+0x22a>
 8003706:	231b      	movs	r3, #27
 8003708:	2218      	movs	r2, #24
 800370a:	189b      	adds	r3, r3, r2
 800370c:	19db      	adds	r3, r3, r7
 800370e:	2210      	movs	r2, #16
 8003710:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a46      	ldr	r2, [pc, #280]	@ (8003830 <UART_SetConfig+0x348>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d000      	beq.n	800371e <UART_SetConfig+0x236>
 800371c:	e09a      	b.n	8003854 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800371e:	231b      	movs	r3, #27
 8003720:	2218      	movs	r2, #24
 8003722:	189b      	adds	r3, r3, r2
 8003724:	19db      	adds	r3, r3, r7
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b08      	cmp	r3, #8
 800372a:	d01d      	beq.n	8003768 <UART_SetConfig+0x280>
 800372c:	dc20      	bgt.n	8003770 <UART_SetConfig+0x288>
 800372e:	2b04      	cmp	r3, #4
 8003730:	d015      	beq.n	800375e <UART_SetConfig+0x276>
 8003732:	dc1d      	bgt.n	8003770 <UART_SetConfig+0x288>
 8003734:	2b00      	cmp	r3, #0
 8003736:	d002      	beq.n	800373e <UART_SetConfig+0x256>
 8003738:	2b02      	cmp	r3, #2
 800373a:	d005      	beq.n	8003748 <UART_SetConfig+0x260>
 800373c:	e018      	b.n	8003770 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800373e:	f7fe fc55 	bl	8001fec <HAL_RCC_GetPCLK1Freq>
 8003742:	0003      	movs	r3, r0
 8003744:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003746:	e01c      	b.n	8003782 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003748:	4b3c      	ldr	r3, [pc, #240]	@ (800383c <UART_SetConfig+0x354>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2210      	movs	r2, #16
 800374e:	4013      	ands	r3, r2
 8003750:	d002      	beq.n	8003758 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003752:	4b3e      	ldr	r3, [pc, #248]	@ (800384c <UART_SetConfig+0x364>)
 8003754:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003756:	e014      	b.n	8003782 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8003758:	4b3d      	ldr	r3, [pc, #244]	@ (8003850 <UART_SetConfig+0x368>)
 800375a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800375c:	e011      	b.n	8003782 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800375e:	f7fe fbb5 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8003762:	0003      	movs	r3, r0
 8003764:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003766:	e00c      	b.n	8003782 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003768:	2380      	movs	r3, #128	@ 0x80
 800376a:	021b      	lsls	r3, r3, #8
 800376c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800376e:	e008      	b.n	8003782 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8003770:	2300      	movs	r3, #0
 8003772:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003774:	231a      	movs	r3, #26
 8003776:	2218      	movs	r2, #24
 8003778:	189b      	adds	r3, r3, r2
 800377a:	19db      	adds	r3, r3, r7
 800377c:	2201      	movs	r2, #1
 800377e:	701a      	strb	r2, [r3, #0]
        break;
 8003780:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003784:	2b00      	cmp	r3, #0
 8003786:	d100      	bne.n	800378a <UART_SetConfig+0x2a2>
 8003788:	e133      	b.n	80039f2 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	0013      	movs	r3, r2
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	189b      	adds	r3, r3, r2
 8003794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003796:	429a      	cmp	r2, r3
 8003798:	d305      	bcc.n	80037a6 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80037a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d906      	bls.n	80037b4 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80037a6:	231a      	movs	r3, #26
 80037a8:	2218      	movs	r2, #24
 80037aa:	189b      	adds	r3, r3, r2
 80037ac:	19db      	adds	r3, r3, r7
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
 80037b2:	e11e      	b.n	80039f2 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80037b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b6:	613b      	str	r3, [r7, #16]
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
 80037bc:	6939      	ldr	r1, [r7, #16]
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	000b      	movs	r3, r1
 80037c2:	0e1b      	lsrs	r3, r3, #24
 80037c4:	0010      	movs	r0, r2
 80037c6:	0205      	lsls	r5, r0, #8
 80037c8:	431d      	orrs	r5, r3
 80037ca:	000b      	movs	r3, r1
 80037cc:	021c      	lsls	r4, r3, #8
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	085b      	lsrs	r3, r3, #1
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	2300      	movs	r3, #0
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	68b8      	ldr	r0, [r7, #8]
 80037dc:	68f9      	ldr	r1, [r7, #12]
 80037de:	1900      	adds	r0, r0, r4
 80037e0:	4169      	adcs	r1, r5
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	603b      	str	r3, [r7, #0]
 80037e8:	2300      	movs	r3, #0
 80037ea:	607b      	str	r3, [r7, #4]
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f7fc fd20 	bl	8000234 <__aeabi_uldivmod>
 80037f4:	0002      	movs	r2, r0
 80037f6:	000b      	movs	r3, r1
 80037f8:	0013      	movs	r3, r2
 80037fa:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037fe:	23c0      	movs	r3, #192	@ 0xc0
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	429a      	cmp	r2, r3
 8003804:	d309      	bcc.n	800381a <UART_SetConfig+0x332>
 8003806:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003808:	2380      	movs	r3, #128	@ 0x80
 800380a:	035b      	lsls	r3, r3, #13
 800380c:	429a      	cmp	r2, r3
 800380e:	d204      	bcs.n	800381a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003816:	60da      	str	r2, [r3, #12]
 8003818:	e0eb      	b.n	80039f2 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800381a:	231a      	movs	r3, #26
 800381c:	2218      	movs	r2, #24
 800381e:	189b      	adds	r3, r3, r2
 8003820:	19db      	adds	r3, r3, r7
 8003822:	2201      	movs	r2, #1
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	e0e4      	b.n	80039f2 <UART_SetConfig+0x50a>
 8003828:	efff69f3 	.word	0xefff69f3
 800382c:	ffffcfff 	.word	0xffffcfff
 8003830:	40004800 	.word	0x40004800
 8003834:	fffff4ff 	.word	0xfffff4ff
 8003838:	40013800 	.word	0x40013800
 800383c:	40021000 	.word	0x40021000
 8003840:	40004400 	.word	0x40004400
 8003844:	40004c00 	.word	0x40004c00
 8003848:	40005000 	.word	0x40005000
 800384c:	003d0900 	.word	0x003d0900
 8003850:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	69da      	ldr	r2, [r3, #28]
 8003858:	2380      	movs	r3, #128	@ 0x80
 800385a:	021b      	lsls	r3, r3, #8
 800385c:	429a      	cmp	r2, r3
 800385e:	d000      	beq.n	8003862 <UART_SetConfig+0x37a>
 8003860:	e070      	b.n	8003944 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8003862:	231b      	movs	r3, #27
 8003864:	2218      	movs	r2, #24
 8003866:	189b      	adds	r3, r3, r2
 8003868:	19db      	adds	r3, r3, r7
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	2b08      	cmp	r3, #8
 800386e:	d822      	bhi.n	80038b6 <UART_SetConfig+0x3ce>
 8003870:	009a      	lsls	r2, r3, #2
 8003872:	4b67      	ldr	r3, [pc, #412]	@ (8003a10 <UART_SetConfig+0x528>)
 8003874:	18d3      	adds	r3, r2, r3
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800387a:	f7fe fbb7 	bl	8001fec <HAL_RCC_GetPCLK1Freq>
 800387e:	0003      	movs	r3, r0
 8003880:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003882:	e021      	b.n	80038c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003884:	f7fe fbc8 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 8003888:	0003      	movs	r3, r0
 800388a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800388c:	e01c      	b.n	80038c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800388e:	4b61      	ldr	r3, [pc, #388]	@ (8003a14 <UART_SetConfig+0x52c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2210      	movs	r2, #16
 8003894:	4013      	ands	r3, r2
 8003896:	d002      	beq.n	800389e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003898:	4b5f      	ldr	r3, [pc, #380]	@ (8003a18 <UART_SetConfig+0x530>)
 800389a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800389c:	e014      	b.n	80038c8 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800389e:	4b5f      	ldr	r3, [pc, #380]	@ (8003a1c <UART_SetConfig+0x534>)
 80038a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038a2:	e011      	b.n	80038c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038a4:	f7fe fb12 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 80038a8:	0003      	movs	r3, r0
 80038aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038ac:	e00c      	b.n	80038c8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038ae:	2380      	movs	r3, #128	@ 0x80
 80038b0:	021b      	lsls	r3, r3, #8
 80038b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038b4:	e008      	b.n	80038c8 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80038ba:	231a      	movs	r3, #26
 80038bc:	2218      	movs	r2, #24
 80038be:	189b      	adds	r3, r3, r2
 80038c0:	19db      	adds	r3, r3, r7
 80038c2:	2201      	movs	r2, #1
 80038c4:	701a      	strb	r2, [r3, #0]
        break;
 80038c6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d100      	bne.n	80038d0 <UART_SetConfig+0x3e8>
 80038ce:	e090      	b.n	80039f2 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d2:	005a      	lsls	r2, r3, #1
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	085b      	lsrs	r3, r3, #1
 80038da:	18d2      	adds	r2, r2, r3
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	0019      	movs	r1, r3
 80038e2:	0010      	movs	r0, r2
 80038e4:	f7fc fc1a 	bl	800011c <__udivsi3>
 80038e8:	0003      	movs	r3, r0
 80038ea:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ee:	2b0f      	cmp	r3, #15
 80038f0:	d921      	bls.n	8003936 <UART_SetConfig+0x44e>
 80038f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038f4:	2380      	movs	r3, #128	@ 0x80
 80038f6:	025b      	lsls	r3, r3, #9
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d21c      	bcs.n	8003936 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038fe:	b29a      	uxth	r2, r3
 8003900:	200e      	movs	r0, #14
 8003902:	2418      	movs	r4, #24
 8003904:	1903      	adds	r3, r0, r4
 8003906:	19db      	adds	r3, r3, r7
 8003908:	210f      	movs	r1, #15
 800390a:	438a      	bics	r2, r1
 800390c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800390e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003910:	085b      	lsrs	r3, r3, #1
 8003912:	b29b      	uxth	r3, r3
 8003914:	2207      	movs	r2, #7
 8003916:	4013      	ands	r3, r2
 8003918:	b299      	uxth	r1, r3
 800391a:	1903      	adds	r3, r0, r4
 800391c:	19db      	adds	r3, r3, r7
 800391e:	1902      	adds	r2, r0, r4
 8003920:	19d2      	adds	r2, r2, r7
 8003922:	8812      	ldrh	r2, [r2, #0]
 8003924:	430a      	orrs	r2, r1
 8003926:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	1902      	adds	r2, r0, r4
 800392e:	19d2      	adds	r2, r2, r7
 8003930:	8812      	ldrh	r2, [r2, #0]
 8003932:	60da      	str	r2, [r3, #12]
 8003934:	e05d      	b.n	80039f2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8003936:	231a      	movs	r3, #26
 8003938:	2218      	movs	r2, #24
 800393a:	189b      	adds	r3, r3, r2
 800393c:	19db      	adds	r3, r3, r7
 800393e:	2201      	movs	r2, #1
 8003940:	701a      	strb	r2, [r3, #0]
 8003942:	e056      	b.n	80039f2 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003944:	231b      	movs	r3, #27
 8003946:	2218      	movs	r2, #24
 8003948:	189b      	adds	r3, r3, r2
 800394a:	19db      	adds	r3, r3, r7
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b08      	cmp	r3, #8
 8003950:	d822      	bhi.n	8003998 <UART_SetConfig+0x4b0>
 8003952:	009a      	lsls	r2, r3, #2
 8003954:	4b32      	ldr	r3, [pc, #200]	@ (8003a20 <UART_SetConfig+0x538>)
 8003956:	18d3      	adds	r3, r2, r3
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800395c:	f7fe fb46 	bl	8001fec <HAL_RCC_GetPCLK1Freq>
 8003960:	0003      	movs	r3, r0
 8003962:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003964:	e021      	b.n	80039aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003966:	f7fe fb57 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 800396a:	0003      	movs	r3, r0
 800396c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800396e:	e01c      	b.n	80039aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003970:	4b28      	ldr	r3, [pc, #160]	@ (8003a14 <UART_SetConfig+0x52c>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2210      	movs	r2, #16
 8003976:	4013      	ands	r3, r2
 8003978:	d002      	beq.n	8003980 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800397a:	4b27      	ldr	r3, [pc, #156]	@ (8003a18 <UART_SetConfig+0x530>)
 800397c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800397e:	e014      	b.n	80039aa <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8003980:	4b26      	ldr	r3, [pc, #152]	@ (8003a1c <UART_SetConfig+0x534>)
 8003982:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003984:	e011      	b.n	80039aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003986:	f7fe faa1 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 800398a:	0003      	movs	r3, r0
 800398c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800398e:	e00c      	b.n	80039aa <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003990:	2380      	movs	r3, #128	@ 0x80
 8003992:	021b      	lsls	r3, r3, #8
 8003994:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003996:	e008      	b.n	80039aa <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8003998:	2300      	movs	r3, #0
 800399a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800399c:	231a      	movs	r3, #26
 800399e:	2218      	movs	r2, #24
 80039a0:	189b      	adds	r3, r3, r2
 80039a2:	19db      	adds	r3, r3, r7
 80039a4:	2201      	movs	r2, #1
 80039a6:	701a      	strb	r2, [r3, #0]
        break;
 80039a8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80039aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d020      	beq.n	80039f2 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	085a      	lsrs	r2, r3, #1
 80039b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b8:	18d2      	adds	r2, r2, r3
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	0019      	movs	r1, r3
 80039c0:	0010      	movs	r0, r2
 80039c2:	f7fc fbab 	bl	800011c <__udivsi3>
 80039c6:	0003      	movs	r3, r0
 80039c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039cc:	2b0f      	cmp	r3, #15
 80039ce:	d90a      	bls.n	80039e6 <UART_SetConfig+0x4fe>
 80039d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039d2:	2380      	movs	r3, #128	@ 0x80
 80039d4:	025b      	lsls	r3, r3, #9
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d205      	bcs.n	80039e6 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039dc:	b29a      	uxth	r2, r3
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	60da      	str	r2, [r3, #12]
 80039e4:	e005      	b.n	80039f2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80039e6:	231a      	movs	r3, #26
 80039e8:	2218      	movs	r2, #24
 80039ea:	189b      	adds	r3, r3, r2
 80039ec:	19db      	adds	r3, r3, r7
 80039ee:	2201      	movs	r2, #1
 80039f0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	2200      	movs	r2, #0
 80039f6:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	2200      	movs	r2, #0
 80039fc:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80039fe:	231a      	movs	r3, #26
 8003a00:	2218      	movs	r2, #24
 8003a02:	189b      	adds	r3, r3, r2
 8003a04:	19db      	adds	r3, r3, r7
 8003a06:	781b      	ldrb	r3, [r3, #0]
}
 8003a08:	0018      	movs	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b00e      	add	sp, #56	@ 0x38
 8003a0e:	bdb0      	pop	{r4, r5, r7, pc}
 8003a10:	08004e24 	.word	0x08004e24
 8003a14:	40021000 	.word	0x40021000
 8003a18:	003d0900 	.word	0x003d0900
 8003a1c:	00f42400 	.word	0x00f42400
 8003a20:	08004e48 	.word	0x08004e48

08003a24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	2208      	movs	r2, #8
 8003a32:	4013      	ands	r3, r2
 8003a34:	d00b      	beq.n	8003a4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8003b68 <UART_AdvFeatureConfig+0x144>)
 8003a3e:	4013      	ands	r3, r2
 8003a40:	0019      	movs	r1, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a52:	2201      	movs	r2, #1
 8003a54:	4013      	ands	r3, r2
 8003a56:	d00b      	beq.n	8003a70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	4a43      	ldr	r2, [pc, #268]	@ (8003b6c <UART_AdvFeatureConfig+0x148>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	0019      	movs	r1, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	2202      	movs	r2, #2
 8003a76:	4013      	ands	r3, r2
 8003a78:	d00b      	beq.n	8003a92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	4a3b      	ldr	r2, [pc, #236]	@ (8003b70 <UART_AdvFeatureConfig+0x14c>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	0019      	movs	r1, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a96:	2204      	movs	r2, #4
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d00b      	beq.n	8003ab4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	4a34      	ldr	r2, [pc, #208]	@ (8003b74 <UART_AdvFeatureConfig+0x150>)
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	0019      	movs	r1, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab8:	2210      	movs	r2, #16
 8003aba:	4013      	ands	r3, r2
 8003abc:	d00b      	beq.n	8003ad6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a2c      	ldr	r2, [pc, #176]	@ (8003b78 <UART_AdvFeatureConfig+0x154>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	0019      	movs	r1, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ada:	2220      	movs	r2, #32
 8003adc:	4013      	ands	r3, r2
 8003ade:	d00b      	beq.n	8003af8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	4a25      	ldr	r2, [pc, #148]	@ (8003b7c <UART_AdvFeatureConfig+0x158>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	0019      	movs	r1, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	2240      	movs	r2, #64	@ 0x40
 8003afe:	4013      	ands	r3, r2
 8003b00:	d01d      	beq.n	8003b3e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	4a1d      	ldr	r2, [pc, #116]	@ (8003b80 <UART_AdvFeatureConfig+0x15c>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b1e:	2380      	movs	r3, #128	@ 0x80
 8003b20:	035b      	lsls	r3, r3, #13
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d10b      	bne.n	8003b3e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	4a15      	ldr	r2, [pc, #84]	@ (8003b84 <UART_AdvFeatureConfig+0x160>)
 8003b2e:	4013      	ands	r3, r2
 8003b30:	0019      	movs	r1, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	2280      	movs	r2, #128	@ 0x80
 8003b44:	4013      	ands	r3, r2
 8003b46:	d00b      	beq.n	8003b60 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8003b88 <UART_AdvFeatureConfig+0x164>)
 8003b50:	4013      	ands	r3, r2
 8003b52:	0019      	movs	r1, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	605a      	str	r2, [r3, #4]
  }
}
 8003b60:	46c0      	nop			@ (mov r8, r8)
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b002      	add	sp, #8
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	ffff7fff 	.word	0xffff7fff
 8003b6c:	fffdffff 	.word	0xfffdffff
 8003b70:	fffeffff 	.word	0xfffeffff
 8003b74:	fffbffff 	.word	0xfffbffff
 8003b78:	ffffefff 	.word	0xffffefff
 8003b7c:	ffffdfff 	.word	0xffffdfff
 8003b80:	ffefffff 	.word	0xffefffff
 8003b84:	ff9fffff 	.word	0xff9fffff
 8003b88:	fff7ffff 	.word	0xfff7ffff

08003b8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b092      	sub	sp, #72	@ 0x48
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2284      	movs	r2, #132	@ 0x84
 8003b98:	2100      	movs	r1, #0
 8003b9a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b9c:	f7fd f924 	bl	8000de8 <HAL_GetTick>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2208      	movs	r2, #8
 8003bac:	4013      	ands	r3, r2
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d12c      	bne.n	8003c0c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb4:	2280      	movs	r2, #128	@ 0x80
 8003bb6:	0391      	lsls	r1, r2, #14
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	4a46      	ldr	r2, [pc, #280]	@ (8003cd4 <UART_CheckIdleState+0x148>)
 8003bbc:	9200      	str	r2, [sp, #0]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f000 f88c 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8003bc4:	1e03      	subs	r3, r0, #0
 8003bc6:	d021      	beq.n	8003c0c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bc8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd8:	f383 8810 	msr	PRIMASK, r3
}
 8003bdc:	46c0      	nop			@ (mov r8, r8)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2180      	movs	r1, #128	@ 0x80
 8003bea:	438a      	bics	r2, r1
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf4:	f383 8810 	msr	PRIMASK, r3
}
 8003bf8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2278      	movs	r2, #120	@ 0x78
 8003c04:	2100      	movs	r1, #0
 8003c06:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e05f      	b.n	8003ccc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2204      	movs	r2, #4
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d146      	bne.n	8003ca8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1c:	2280      	movs	r2, #128	@ 0x80
 8003c1e:	03d1      	lsls	r1, r2, #15
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	4a2c      	ldr	r2, [pc, #176]	@ (8003cd4 <UART_CheckIdleState+0x148>)
 8003c24:	9200      	str	r2, [sp, #0]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f000 f858 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8003c2c:	1e03      	subs	r3, r0, #0
 8003c2e:	d03b      	beq.n	8003ca8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c30:	f3ef 8310 	mrs	r3, PRIMASK
 8003c34:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c36:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	f383 8810 	msr	PRIMASK, r3
}
 8003c44:	46c0      	nop			@ (mov r8, r8)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4921      	ldr	r1, [pc, #132]	@ (8003cd8 <UART_CheckIdleState+0x14c>)
 8003c52:	400a      	ands	r2, r1
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f383 8810 	msr	PRIMASK, r3
}
 8003c60:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c62:	f3ef 8310 	mrs	r3, PRIMASK
 8003c66:	61bb      	str	r3, [r7, #24]
  return(result);
 8003c68:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	f383 8810 	msr	PRIMASK, r3
}
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2101      	movs	r1, #1
 8003c84:	438a      	bics	r2, r1
 8003c86:	609a      	str	r2, [r3, #8]
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c8c:	6a3b      	ldr	r3, [r7, #32]
 8003c8e:	f383 8810 	msr	PRIMASK, r3
}
 8003c92:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2280      	movs	r2, #128	@ 0x80
 8003c98:	2120      	movs	r1, #32
 8003c9a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2278      	movs	r2, #120	@ 0x78
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e011      	b.n	8003ccc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2220      	movs	r2, #32
 8003cac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2280      	movs	r2, #128	@ 0x80
 8003cb2:	2120      	movs	r1, #32
 8003cb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2278      	movs	r2, #120	@ 0x78
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	0018      	movs	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b010      	add	sp, #64	@ 0x40
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	01ffffff 	.word	0x01ffffff
 8003cd8:	fffffedf 	.word	0xfffffedf

08003cdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	603b      	str	r3, [r7, #0]
 8003ce8:	1dfb      	adds	r3, r7, #7
 8003cea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cec:	e051      	b.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	d04e      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf4:	f7fd f878 	bl	8000de8 <HAL_GetTick>
 8003cf8:	0002      	movs	r2, r0
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d302      	bcc.n	8003d0a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e051      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2204      	movs	r2, #4
 8003d16:	4013      	ands	r3, r2
 8003d18:	d03b      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b80      	cmp	r3, #128	@ 0x80
 8003d1e:	d038      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2b40      	cmp	r3, #64	@ 0x40
 8003d24:	d035      	beq.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	2208      	movs	r2, #8
 8003d2e:	4013      	ands	r3, r2
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	d111      	bne.n	8003d58 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2208      	movs	r2, #8
 8003d3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f000 f83c 	bl	8003dbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2284      	movs	r2, #132	@ 0x84
 8003d48:	2108      	movs	r1, #8
 8003d4a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2278      	movs	r2, #120	@ 0x78
 8003d50:	2100      	movs	r1, #0
 8003d52:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e02c      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	69da      	ldr	r2, [r3, #28]
 8003d5e:	2380      	movs	r3, #128	@ 0x80
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	401a      	ands	r2, r3
 8003d64:	2380      	movs	r3, #128	@ 0x80
 8003d66:	011b      	lsls	r3, r3, #4
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d112      	bne.n	8003d92 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2280      	movs	r2, #128	@ 0x80
 8003d72:	0112      	lsls	r2, r2, #4
 8003d74:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f000 f81f 	bl	8003dbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2284      	movs	r2, #132	@ 0x84
 8003d82:	2120      	movs	r1, #32
 8003d84:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2278      	movs	r2, #120	@ 0x78
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e00f      	b.n	8003db2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69db      	ldr	r3, [r3, #28]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	425a      	negs	r2, r3
 8003da2:	4153      	adcs	r3, r2
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	001a      	movs	r2, r3
 8003da8:	1dfb      	adds	r3, r7, #7
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d09e      	beq.n	8003cee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	0018      	movs	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b004      	add	sp, #16
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08e      	sub	sp, #56	@ 0x38
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dc4:	f3ef 8310 	mrs	r3, PRIMASK
 8003dc8:	617b      	str	r3, [r7, #20]
  return(result);
 8003dca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dce:	2301      	movs	r3, #1
 8003dd0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	f383 8810 	msr	PRIMASK, r3
}
 8003dd8:	46c0      	nop			@ (mov r8, r8)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4926      	ldr	r1, [pc, #152]	@ (8003e80 <UART_EndRxTransfer+0xc4>)
 8003de6:	400a      	ands	r2, r1
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	f383 8810 	msr	PRIMASK, r3
}
 8003df4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df6:	f3ef 8310 	mrs	r3, PRIMASK
 8003dfa:	623b      	str	r3, [r7, #32]
  return(result);
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e00:	2301      	movs	r3, #1
 8003e02:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e06:	f383 8810 	msr	PRIMASK, r3
}
 8003e0a:	46c0      	nop			@ (mov r8, r8)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689a      	ldr	r2, [r3, #8]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2101      	movs	r1, #1
 8003e18:	438a      	bics	r2, r1
 8003e1a:	609a      	str	r2, [r3, #8]
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e22:	f383 8810 	msr	PRIMASK, r3
}
 8003e26:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d118      	bne.n	8003e62 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e30:	f3ef 8310 	mrs	r3, PRIMASK
 8003e34:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e36:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f383 8810 	msr	PRIMASK, r3
}
 8003e44:	46c0      	nop			@ (mov r8, r8)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2110      	movs	r1, #16
 8003e52:	438a      	bics	r2, r1
 8003e54:	601a      	str	r2, [r3, #0]
 8003e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	f383 8810 	msr	PRIMASK, r3
}
 8003e60:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2280      	movs	r2, #128	@ 0x80
 8003e66:	2120      	movs	r1, #32
 8003e68:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b00e      	add	sp, #56	@ 0x38
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	fffffedf 	.word	0xfffffedf

08003e84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	225a      	movs	r2, #90	@ 0x5a
 8003e96:	2100      	movs	r1, #0
 8003e98:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	f7ff fb0f 	bl	80034c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ea2:	46c0      	nop			@ (mov r8, r8)
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	b004      	add	sp, #16
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b086      	sub	sp, #24
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8003eb6:	60bb      	str	r3, [r7, #8]
  return(result);
 8003eb8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003eba:	617b      	str	r3, [r7, #20]
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f383 8810 	msr	PRIMASK, r3
}
 8003ec6:	46c0      	nop			@ (mov r8, r8)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2140      	movs	r1, #64	@ 0x40
 8003ed4:	438a      	bics	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	f383 8810 	msr	PRIMASK, r3
}
 8003ee2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	0018      	movs	r0, r3
 8003ef4:	f7ff fadc 	bl	80034b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ef8:	46c0      	nop			@ (mov r8, r8)
 8003efa:	46bd      	mov	sp, r7
 8003efc:	b006      	add	sp, #24
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003f08:	46c0      	nop			@ (mov r8, r8)
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b002      	add	sp, #8
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <std>:
 8003f10:	2300      	movs	r3, #0
 8003f12:	b510      	push	{r4, lr}
 8003f14:	0004      	movs	r4, r0
 8003f16:	6003      	str	r3, [r0, #0]
 8003f18:	6043      	str	r3, [r0, #4]
 8003f1a:	6083      	str	r3, [r0, #8]
 8003f1c:	8181      	strh	r1, [r0, #12]
 8003f1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f20:	81c2      	strh	r2, [r0, #14]
 8003f22:	6103      	str	r3, [r0, #16]
 8003f24:	6143      	str	r3, [r0, #20]
 8003f26:	6183      	str	r3, [r0, #24]
 8003f28:	0019      	movs	r1, r3
 8003f2a:	2208      	movs	r2, #8
 8003f2c:	305c      	adds	r0, #92	@ 0x5c
 8003f2e:	f000 f90f 	bl	8004150 <memset>
 8003f32:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <std+0x50>)
 8003f34:	6224      	str	r4, [r4, #32]
 8003f36:	6263      	str	r3, [r4, #36]	@ 0x24
 8003f38:	4b0a      	ldr	r3, [pc, #40]	@ (8003f64 <std+0x54>)
 8003f3a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f68 <std+0x58>)
 8003f3e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f40:	4b0a      	ldr	r3, [pc, #40]	@ (8003f6c <std+0x5c>)
 8003f42:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f44:	4b0a      	ldr	r3, [pc, #40]	@ (8003f70 <std+0x60>)
 8003f46:	429c      	cmp	r4, r3
 8003f48:	d005      	beq.n	8003f56 <std+0x46>
 8003f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f74 <std+0x64>)
 8003f4c:	429c      	cmp	r4, r3
 8003f4e:	d002      	beq.n	8003f56 <std+0x46>
 8003f50:	4b09      	ldr	r3, [pc, #36]	@ (8003f78 <std+0x68>)
 8003f52:	429c      	cmp	r4, r3
 8003f54:	d103      	bne.n	8003f5e <std+0x4e>
 8003f56:	0020      	movs	r0, r4
 8003f58:	3058      	adds	r0, #88	@ 0x58
 8003f5a:	f000 f979 	bl	8004250 <__retarget_lock_init_recursive>
 8003f5e:	bd10      	pop	{r4, pc}
 8003f60:	080040b9 	.word	0x080040b9
 8003f64:	080040e1 	.word	0x080040e1
 8003f68:	08004119 	.word	0x08004119
 8003f6c:	08004145 	.word	0x08004145
 8003f70:	20000194 	.word	0x20000194
 8003f74:	200001fc 	.word	0x200001fc
 8003f78:	20000264 	.word	0x20000264

08003f7c <stdio_exit_handler>:
 8003f7c:	b510      	push	{r4, lr}
 8003f7e:	4a03      	ldr	r2, [pc, #12]	@ (8003f8c <stdio_exit_handler+0x10>)
 8003f80:	4903      	ldr	r1, [pc, #12]	@ (8003f90 <stdio_exit_handler+0x14>)
 8003f82:	4804      	ldr	r0, [pc, #16]	@ (8003f94 <stdio_exit_handler+0x18>)
 8003f84:	f000 f86c 	bl	8004060 <_fwalk_sglue>
 8003f88:	bd10      	pop	{r4, pc}
 8003f8a:	46c0      	nop			@ (mov r8, r8)
 8003f8c:	2000000c 	.word	0x2000000c
 8003f90:	08004add 	.word	0x08004add
 8003f94:	2000001c 	.word	0x2000001c

08003f98 <cleanup_stdio>:
 8003f98:	6841      	ldr	r1, [r0, #4]
 8003f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <cleanup_stdio+0x30>)
 8003f9c:	b510      	push	{r4, lr}
 8003f9e:	0004      	movs	r4, r0
 8003fa0:	4299      	cmp	r1, r3
 8003fa2:	d001      	beq.n	8003fa8 <cleanup_stdio+0x10>
 8003fa4:	f000 fd9a 	bl	8004adc <_fflush_r>
 8003fa8:	68a1      	ldr	r1, [r4, #8]
 8003faa:	4b08      	ldr	r3, [pc, #32]	@ (8003fcc <cleanup_stdio+0x34>)
 8003fac:	4299      	cmp	r1, r3
 8003fae:	d002      	beq.n	8003fb6 <cleanup_stdio+0x1e>
 8003fb0:	0020      	movs	r0, r4
 8003fb2:	f000 fd93 	bl	8004adc <_fflush_r>
 8003fb6:	68e1      	ldr	r1, [r4, #12]
 8003fb8:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <cleanup_stdio+0x38>)
 8003fba:	4299      	cmp	r1, r3
 8003fbc:	d002      	beq.n	8003fc4 <cleanup_stdio+0x2c>
 8003fbe:	0020      	movs	r0, r4
 8003fc0:	f000 fd8c 	bl	8004adc <_fflush_r>
 8003fc4:	bd10      	pop	{r4, pc}
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	20000194 	.word	0x20000194
 8003fcc:	200001fc 	.word	0x200001fc
 8003fd0:	20000264 	.word	0x20000264

08003fd4 <global_stdio_init.part.0>:
 8003fd4:	b510      	push	{r4, lr}
 8003fd6:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <global_stdio_init.part.0+0x28>)
 8003fd8:	4a09      	ldr	r2, [pc, #36]	@ (8004000 <global_stdio_init.part.0+0x2c>)
 8003fda:	2104      	movs	r1, #4
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	4809      	ldr	r0, [pc, #36]	@ (8004004 <global_stdio_init.part.0+0x30>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f7ff ff95 	bl	8003f10 <std>
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	2109      	movs	r1, #9
 8003fea:	4807      	ldr	r0, [pc, #28]	@ (8004008 <global_stdio_init.part.0+0x34>)
 8003fec:	f7ff ff90 	bl	8003f10 <std>
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	2112      	movs	r1, #18
 8003ff4:	4805      	ldr	r0, [pc, #20]	@ (800400c <global_stdio_init.part.0+0x38>)
 8003ff6:	f7ff ff8b 	bl	8003f10 <std>
 8003ffa:	bd10      	pop	{r4, pc}
 8003ffc:	200002cc 	.word	0x200002cc
 8004000:	08003f7d 	.word	0x08003f7d
 8004004:	20000194 	.word	0x20000194
 8004008:	200001fc 	.word	0x200001fc
 800400c:	20000264 	.word	0x20000264

08004010 <__sfp_lock_acquire>:
 8004010:	b510      	push	{r4, lr}
 8004012:	4802      	ldr	r0, [pc, #8]	@ (800401c <__sfp_lock_acquire+0xc>)
 8004014:	f000 f91d 	bl	8004252 <__retarget_lock_acquire_recursive>
 8004018:	bd10      	pop	{r4, pc}
 800401a:	46c0      	nop			@ (mov r8, r8)
 800401c:	200002d5 	.word	0x200002d5

08004020 <__sfp_lock_release>:
 8004020:	b510      	push	{r4, lr}
 8004022:	4802      	ldr	r0, [pc, #8]	@ (800402c <__sfp_lock_release+0xc>)
 8004024:	f000 f916 	bl	8004254 <__retarget_lock_release_recursive>
 8004028:	bd10      	pop	{r4, pc}
 800402a:	46c0      	nop			@ (mov r8, r8)
 800402c:	200002d5 	.word	0x200002d5

08004030 <__sinit>:
 8004030:	b510      	push	{r4, lr}
 8004032:	0004      	movs	r4, r0
 8004034:	f7ff ffec 	bl	8004010 <__sfp_lock_acquire>
 8004038:	6a23      	ldr	r3, [r4, #32]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <__sinit+0x14>
 800403e:	f7ff ffef 	bl	8004020 <__sfp_lock_release>
 8004042:	bd10      	pop	{r4, pc}
 8004044:	4b04      	ldr	r3, [pc, #16]	@ (8004058 <__sinit+0x28>)
 8004046:	6223      	str	r3, [r4, #32]
 8004048:	4b04      	ldr	r3, [pc, #16]	@ (800405c <__sinit+0x2c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1f6      	bne.n	800403e <__sinit+0xe>
 8004050:	f7ff ffc0 	bl	8003fd4 <global_stdio_init.part.0>
 8004054:	e7f3      	b.n	800403e <__sinit+0xe>
 8004056:	46c0      	nop			@ (mov r8, r8)
 8004058:	08003f99 	.word	0x08003f99
 800405c:	200002cc 	.word	0x200002cc

08004060 <_fwalk_sglue>:
 8004060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004062:	0014      	movs	r4, r2
 8004064:	2600      	movs	r6, #0
 8004066:	9000      	str	r0, [sp, #0]
 8004068:	9101      	str	r1, [sp, #4]
 800406a:	68a5      	ldr	r5, [r4, #8]
 800406c:	6867      	ldr	r7, [r4, #4]
 800406e:	3f01      	subs	r7, #1
 8004070:	d504      	bpl.n	800407c <_fwalk_sglue+0x1c>
 8004072:	6824      	ldr	r4, [r4, #0]
 8004074:	2c00      	cmp	r4, #0
 8004076:	d1f8      	bne.n	800406a <_fwalk_sglue+0xa>
 8004078:	0030      	movs	r0, r6
 800407a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800407c:	89ab      	ldrh	r3, [r5, #12]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d908      	bls.n	8004094 <_fwalk_sglue+0x34>
 8004082:	220e      	movs	r2, #14
 8004084:	5eab      	ldrsh	r3, [r5, r2]
 8004086:	3301      	adds	r3, #1
 8004088:	d004      	beq.n	8004094 <_fwalk_sglue+0x34>
 800408a:	0029      	movs	r1, r5
 800408c:	9800      	ldr	r0, [sp, #0]
 800408e:	9b01      	ldr	r3, [sp, #4]
 8004090:	4798      	blx	r3
 8004092:	4306      	orrs	r6, r0
 8004094:	3568      	adds	r5, #104	@ 0x68
 8004096:	e7ea      	b.n	800406e <_fwalk_sglue+0xe>

08004098 <iprintf>:
 8004098:	b40f      	push	{r0, r1, r2, r3}
 800409a:	b507      	push	{r0, r1, r2, lr}
 800409c:	4905      	ldr	r1, [pc, #20]	@ (80040b4 <iprintf+0x1c>)
 800409e:	ab04      	add	r3, sp, #16
 80040a0:	6808      	ldr	r0, [r1, #0]
 80040a2:	cb04      	ldmia	r3!, {r2}
 80040a4:	6881      	ldr	r1, [r0, #8]
 80040a6:	9301      	str	r3, [sp, #4]
 80040a8:	f000 f9fa 	bl	80044a0 <_vfiprintf_r>
 80040ac:	b003      	add	sp, #12
 80040ae:	bc08      	pop	{r3}
 80040b0:	b004      	add	sp, #16
 80040b2:	4718      	bx	r3
 80040b4:	20000018 	.word	0x20000018

080040b8 <__sread>:
 80040b8:	b570      	push	{r4, r5, r6, lr}
 80040ba:	000c      	movs	r4, r1
 80040bc:	250e      	movs	r5, #14
 80040be:	5f49      	ldrsh	r1, [r1, r5]
 80040c0:	f000 f874 	bl	80041ac <_read_r>
 80040c4:	2800      	cmp	r0, #0
 80040c6:	db03      	blt.n	80040d0 <__sread+0x18>
 80040c8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80040ca:	181b      	adds	r3, r3, r0
 80040cc:	6563      	str	r3, [r4, #84]	@ 0x54
 80040ce:	bd70      	pop	{r4, r5, r6, pc}
 80040d0:	89a3      	ldrh	r3, [r4, #12]
 80040d2:	4a02      	ldr	r2, [pc, #8]	@ (80040dc <__sread+0x24>)
 80040d4:	4013      	ands	r3, r2
 80040d6:	81a3      	strh	r3, [r4, #12]
 80040d8:	e7f9      	b.n	80040ce <__sread+0x16>
 80040da:	46c0      	nop			@ (mov r8, r8)
 80040dc:	ffffefff 	.word	0xffffefff

080040e0 <__swrite>:
 80040e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e2:	001f      	movs	r7, r3
 80040e4:	898b      	ldrh	r3, [r1, #12]
 80040e6:	0005      	movs	r5, r0
 80040e8:	000c      	movs	r4, r1
 80040ea:	0016      	movs	r6, r2
 80040ec:	05db      	lsls	r3, r3, #23
 80040ee:	d505      	bpl.n	80040fc <__swrite+0x1c>
 80040f0:	230e      	movs	r3, #14
 80040f2:	5ec9      	ldrsh	r1, [r1, r3]
 80040f4:	2200      	movs	r2, #0
 80040f6:	2302      	movs	r3, #2
 80040f8:	f000 f844 	bl	8004184 <_lseek_r>
 80040fc:	89a3      	ldrh	r3, [r4, #12]
 80040fe:	4a05      	ldr	r2, [pc, #20]	@ (8004114 <__swrite+0x34>)
 8004100:	0028      	movs	r0, r5
 8004102:	4013      	ands	r3, r2
 8004104:	81a3      	strh	r3, [r4, #12]
 8004106:	0032      	movs	r2, r6
 8004108:	230e      	movs	r3, #14
 800410a:	5ee1      	ldrsh	r1, [r4, r3]
 800410c:	003b      	movs	r3, r7
 800410e:	f000 f861 	bl	80041d4 <_write_r>
 8004112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004114:	ffffefff 	.word	0xffffefff

08004118 <__sseek>:
 8004118:	b570      	push	{r4, r5, r6, lr}
 800411a:	000c      	movs	r4, r1
 800411c:	250e      	movs	r5, #14
 800411e:	5f49      	ldrsh	r1, [r1, r5]
 8004120:	f000 f830 	bl	8004184 <_lseek_r>
 8004124:	89a3      	ldrh	r3, [r4, #12]
 8004126:	1c42      	adds	r2, r0, #1
 8004128:	d103      	bne.n	8004132 <__sseek+0x1a>
 800412a:	4a05      	ldr	r2, [pc, #20]	@ (8004140 <__sseek+0x28>)
 800412c:	4013      	ands	r3, r2
 800412e:	81a3      	strh	r3, [r4, #12]
 8004130:	bd70      	pop	{r4, r5, r6, pc}
 8004132:	2280      	movs	r2, #128	@ 0x80
 8004134:	0152      	lsls	r2, r2, #5
 8004136:	4313      	orrs	r3, r2
 8004138:	81a3      	strh	r3, [r4, #12]
 800413a:	6560      	str	r0, [r4, #84]	@ 0x54
 800413c:	e7f8      	b.n	8004130 <__sseek+0x18>
 800413e:	46c0      	nop			@ (mov r8, r8)
 8004140:	ffffefff 	.word	0xffffefff

08004144 <__sclose>:
 8004144:	b510      	push	{r4, lr}
 8004146:	230e      	movs	r3, #14
 8004148:	5ec9      	ldrsh	r1, [r1, r3]
 800414a:	f000 f809 	bl	8004160 <_close_r>
 800414e:	bd10      	pop	{r4, pc}

08004150 <memset>:
 8004150:	0003      	movs	r3, r0
 8004152:	1882      	adds	r2, r0, r2
 8004154:	4293      	cmp	r3, r2
 8004156:	d100      	bne.n	800415a <memset+0xa>
 8004158:	4770      	bx	lr
 800415a:	7019      	strb	r1, [r3, #0]
 800415c:	3301      	adds	r3, #1
 800415e:	e7f9      	b.n	8004154 <memset+0x4>

08004160 <_close_r>:
 8004160:	2300      	movs	r3, #0
 8004162:	b570      	push	{r4, r5, r6, lr}
 8004164:	4d06      	ldr	r5, [pc, #24]	@ (8004180 <_close_r+0x20>)
 8004166:	0004      	movs	r4, r0
 8004168:	0008      	movs	r0, r1
 800416a:	602b      	str	r3, [r5, #0]
 800416c:	f7fc fd43 	bl	8000bf6 <_close>
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d103      	bne.n	800417c <_close_r+0x1c>
 8004174:	682b      	ldr	r3, [r5, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d000      	beq.n	800417c <_close_r+0x1c>
 800417a:	6023      	str	r3, [r4, #0]
 800417c:	bd70      	pop	{r4, r5, r6, pc}
 800417e:	46c0      	nop			@ (mov r8, r8)
 8004180:	200002d0 	.word	0x200002d0

08004184 <_lseek_r>:
 8004184:	b570      	push	{r4, r5, r6, lr}
 8004186:	0004      	movs	r4, r0
 8004188:	0008      	movs	r0, r1
 800418a:	0011      	movs	r1, r2
 800418c:	001a      	movs	r2, r3
 800418e:	2300      	movs	r3, #0
 8004190:	4d05      	ldr	r5, [pc, #20]	@ (80041a8 <_lseek_r+0x24>)
 8004192:	602b      	str	r3, [r5, #0]
 8004194:	f7fc fd50 	bl	8000c38 <_lseek>
 8004198:	1c43      	adds	r3, r0, #1
 800419a:	d103      	bne.n	80041a4 <_lseek_r+0x20>
 800419c:	682b      	ldr	r3, [r5, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d000      	beq.n	80041a4 <_lseek_r+0x20>
 80041a2:	6023      	str	r3, [r4, #0]
 80041a4:	bd70      	pop	{r4, r5, r6, pc}
 80041a6:	46c0      	nop			@ (mov r8, r8)
 80041a8:	200002d0 	.word	0x200002d0

080041ac <_read_r>:
 80041ac:	b570      	push	{r4, r5, r6, lr}
 80041ae:	0004      	movs	r4, r0
 80041b0:	0008      	movs	r0, r1
 80041b2:	0011      	movs	r1, r2
 80041b4:	001a      	movs	r2, r3
 80041b6:	2300      	movs	r3, #0
 80041b8:	4d05      	ldr	r5, [pc, #20]	@ (80041d0 <_read_r+0x24>)
 80041ba:	602b      	str	r3, [r5, #0]
 80041bc:	f7fc fcfe 	bl	8000bbc <_read>
 80041c0:	1c43      	adds	r3, r0, #1
 80041c2:	d103      	bne.n	80041cc <_read_r+0x20>
 80041c4:	682b      	ldr	r3, [r5, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d000      	beq.n	80041cc <_read_r+0x20>
 80041ca:	6023      	str	r3, [r4, #0]
 80041cc:	bd70      	pop	{r4, r5, r6, pc}
 80041ce:	46c0      	nop			@ (mov r8, r8)
 80041d0:	200002d0 	.word	0x200002d0

080041d4 <_write_r>:
 80041d4:	b570      	push	{r4, r5, r6, lr}
 80041d6:	0004      	movs	r4, r0
 80041d8:	0008      	movs	r0, r1
 80041da:	0011      	movs	r1, r2
 80041dc:	001a      	movs	r2, r3
 80041de:	2300      	movs	r3, #0
 80041e0:	4d05      	ldr	r5, [pc, #20]	@ (80041f8 <_write_r+0x24>)
 80041e2:	602b      	str	r3, [r5, #0]
 80041e4:	f7fc f93c 	bl	8000460 <_write>
 80041e8:	1c43      	adds	r3, r0, #1
 80041ea:	d103      	bne.n	80041f4 <_write_r+0x20>
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d000      	beq.n	80041f4 <_write_r+0x20>
 80041f2:	6023      	str	r3, [r4, #0]
 80041f4:	bd70      	pop	{r4, r5, r6, pc}
 80041f6:	46c0      	nop			@ (mov r8, r8)
 80041f8:	200002d0 	.word	0x200002d0

080041fc <__errno>:
 80041fc:	4b01      	ldr	r3, [pc, #4]	@ (8004204 <__errno+0x8>)
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	4770      	bx	lr
 8004202:	46c0      	nop			@ (mov r8, r8)
 8004204:	20000018 	.word	0x20000018

08004208 <__libc_init_array>:
 8004208:	b570      	push	{r4, r5, r6, lr}
 800420a:	2600      	movs	r6, #0
 800420c:	4c0c      	ldr	r4, [pc, #48]	@ (8004240 <__libc_init_array+0x38>)
 800420e:	4d0d      	ldr	r5, [pc, #52]	@ (8004244 <__libc_init_array+0x3c>)
 8004210:	1b64      	subs	r4, r4, r5
 8004212:	10a4      	asrs	r4, r4, #2
 8004214:	42a6      	cmp	r6, r4
 8004216:	d109      	bne.n	800422c <__libc_init_array+0x24>
 8004218:	2600      	movs	r6, #0
 800421a:	f000 fdd9 	bl	8004dd0 <_init>
 800421e:	4c0a      	ldr	r4, [pc, #40]	@ (8004248 <__libc_init_array+0x40>)
 8004220:	4d0a      	ldr	r5, [pc, #40]	@ (800424c <__libc_init_array+0x44>)
 8004222:	1b64      	subs	r4, r4, r5
 8004224:	10a4      	asrs	r4, r4, #2
 8004226:	42a6      	cmp	r6, r4
 8004228:	d105      	bne.n	8004236 <__libc_init_array+0x2e>
 800422a:	bd70      	pop	{r4, r5, r6, pc}
 800422c:	00b3      	lsls	r3, r6, #2
 800422e:	58eb      	ldr	r3, [r5, r3]
 8004230:	4798      	blx	r3
 8004232:	3601      	adds	r6, #1
 8004234:	e7ee      	b.n	8004214 <__libc_init_array+0xc>
 8004236:	00b3      	lsls	r3, r6, #2
 8004238:	58eb      	ldr	r3, [r5, r3]
 800423a:	4798      	blx	r3
 800423c:	3601      	adds	r6, #1
 800423e:	e7f2      	b.n	8004226 <__libc_init_array+0x1e>
 8004240:	08004ea8 	.word	0x08004ea8
 8004244:	08004ea8 	.word	0x08004ea8
 8004248:	08004eac 	.word	0x08004eac
 800424c:	08004ea8 	.word	0x08004ea8

08004250 <__retarget_lock_init_recursive>:
 8004250:	4770      	bx	lr

08004252 <__retarget_lock_acquire_recursive>:
 8004252:	4770      	bx	lr

08004254 <__retarget_lock_release_recursive>:
 8004254:	4770      	bx	lr
	...

08004258 <_free_r>:
 8004258:	b570      	push	{r4, r5, r6, lr}
 800425a:	0005      	movs	r5, r0
 800425c:	1e0c      	subs	r4, r1, #0
 800425e:	d010      	beq.n	8004282 <_free_r+0x2a>
 8004260:	3c04      	subs	r4, #4
 8004262:	6823      	ldr	r3, [r4, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	da00      	bge.n	800426a <_free_r+0x12>
 8004268:	18e4      	adds	r4, r4, r3
 800426a:	0028      	movs	r0, r5
 800426c:	f000 f8e0 	bl	8004430 <__malloc_lock>
 8004270:	4a1d      	ldr	r2, [pc, #116]	@ (80042e8 <_free_r+0x90>)
 8004272:	6813      	ldr	r3, [r2, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d105      	bne.n	8004284 <_free_r+0x2c>
 8004278:	6063      	str	r3, [r4, #4]
 800427a:	6014      	str	r4, [r2, #0]
 800427c:	0028      	movs	r0, r5
 800427e:	f000 f8df 	bl	8004440 <__malloc_unlock>
 8004282:	bd70      	pop	{r4, r5, r6, pc}
 8004284:	42a3      	cmp	r3, r4
 8004286:	d908      	bls.n	800429a <_free_r+0x42>
 8004288:	6820      	ldr	r0, [r4, #0]
 800428a:	1821      	adds	r1, r4, r0
 800428c:	428b      	cmp	r3, r1
 800428e:	d1f3      	bne.n	8004278 <_free_r+0x20>
 8004290:	6819      	ldr	r1, [r3, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	1809      	adds	r1, r1, r0
 8004296:	6021      	str	r1, [r4, #0]
 8004298:	e7ee      	b.n	8004278 <_free_r+0x20>
 800429a:	001a      	movs	r2, r3
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <_free_r+0x4e>
 80042a2:	42a3      	cmp	r3, r4
 80042a4:	d9f9      	bls.n	800429a <_free_r+0x42>
 80042a6:	6811      	ldr	r1, [r2, #0]
 80042a8:	1850      	adds	r0, r2, r1
 80042aa:	42a0      	cmp	r0, r4
 80042ac:	d10b      	bne.n	80042c6 <_free_r+0x6e>
 80042ae:	6820      	ldr	r0, [r4, #0]
 80042b0:	1809      	adds	r1, r1, r0
 80042b2:	1850      	adds	r0, r2, r1
 80042b4:	6011      	str	r1, [r2, #0]
 80042b6:	4283      	cmp	r3, r0
 80042b8:	d1e0      	bne.n	800427c <_free_r+0x24>
 80042ba:	6818      	ldr	r0, [r3, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	1841      	adds	r1, r0, r1
 80042c0:	6011      	str	r1, [r2, #0]
 80042c2:	6053      	str	r3, [r2, #4]
 80042c4:	e7da      	b.n	800427c <_free_r+0x24>
 80042c6:	42a0      	cmp	r0, r4
 80042c8:	d902      	bls.n	80042d0 <_free_r+0x78>
 80042ca:	230c      	movs	r3, #12
 80042cc:	602b      	str	r3, [r5, #0]
 80042ce:	e7d5      	b.n	800427c <_free_r+0x24>
 80042d0:	6820      	ldr	r0, [r4, #0]
 80042d2:	1821      	adds	r1, r4, r0
 80042d4:	428b      	cmp	r3, r1
 80042d6:	d103      	bne.n	80042e0 <_free_r+0x88>
 80042d8:	6819      	ldr	r1, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	1809      	adds	r1, r1, r0
 80042de:	6021      	str	r1, [r4, #0]
 80042e0:	6063      	str	r3, [r4, #4]
 80042e2:	6054      	str	r4, [r2, #4]
 80042e4:	e7ca      	b.n	800427c <_free_r+0x24>
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	200002dc 	.word	0x200002dc

080042ec <sbrk_aligned>:
 80042ec:	b570      	push	{r4, r5, r6, lr}
 80042ee:	4e0f      	ldr	r6, [pc, #60]	@ (800432c <sbrk_aligned+0x40>)
 80042f0:	000d      	movs	r5, r1
 80042f2:	6831      	ldr	r1, [r6, #0]
 80042f4:	0004      	movs	r4, r0
 80042f6:	2900      	cmp	r1, #0
 80042f8:	d102      	bne.n	8004300 <sbrk_aligned+0x14>
 80042fa:	f000 fcbb 	bl	8004c74 <_sbrk_r>
 80042fe:	6030      	str	r0, [r6, #0]
 8004300:	0029      	movs	r1, r5
 8004302:	0020      	movs	r0, r4
 8004304:	f000 fcb6 	bl	8004c74 <_sbrk_r>
 8004308:	1c43      	adds	r3, r0, #1
 800430a:	d103      	bne.n	8004314 <sbrk_aligned+0x28>
 800430c:	2501      	movs	r5, #1
 800430e:	426d      	negs	r5, r5
 8004310:	0028      	movs	r0, r5
 8004312:	bd70      	pop	{r4, r5, r6, pc}
 8004314:	2303      	movs	r3, #3
 8004316:	1cc5      	adds	r5, r0, #3
 8004318:	439d      	bics	r5, r3
 800431a:	42a8      	cmp	r0, r5
 800431c:	d0f8      	beq.n	8004310 <sbrk_aligned+0x24>
 800431e:	1a29      	subs	r1, r5, r0
 8004320:	0020      	movs	r0, r4
 8004322:	f000 fca7 	bl	8004c74 <_sbrk_r>
 8004326:	3001      	adds	r0, #1
 8004328:	d1f2      	bne.n	8004310 <sbrk_aligned+0x24>
 800432a:	e7ef      	b.n	800430c <sbrk_aligned+0x20>
 800432c:	200002d8 	.word	0x200002d8

08004330 <_malloc_r>:
 8004330:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004332:	2203      	movs	r2, #3
 8004334:	1ccb      	adds	r3, r1, #3
 8004336:	4393      	bics	r3, r2
 8004338:	3308      	adds	r3, #8
 800433a:	0005      	movs	r5, r0
 800433c:	001f      	movs	r7, r3
 800433e:	2b0c      	cmp	r3, #12
 8004340:	d234      	bcs.n	80043ac <_malloc_r+0x7c>
 8004342:	270c      	movs	r7, #12
 8004344:	42b9      	cmp	r1, r7
 8004346:	d833      	bhi.n	80043b0 <_malloc_r+0x80>
 8004348:	0028      	movs	r0, r5
 800434a:	f000 f871 	bl	8004430 <__malloc_lock>
 800434e:	4e37      	ldr	r6, [pc, #220]	@ (800442c <_malloc_r+0xfc>)
 8004350:	6833      	ldr	r3, [r6, #0]
 8004352:	001c      	movs	r4, r3
 8004354:	2c00      	cmp	r4, #0
 8004356:	d12f      	bne.n	80043b8 <_malloc_r+0x88>
 8004358:	0039      	movs	r1, r7
 800435a:	0028      	movs	r0, r5
 800435c:	f7ff ffc6 	bl	80042ec <sbrk_aligned>
 8004360:	0004      	movs	r4, r0
 8004362:	1c43      	adds	r3, r0, #1
 8004364:	d15f      	bne.n	8004426 <_malloc_r+0xf6>
 8004366:	6834      	ldr	r4, [r6, #0]
 8004368:	9400      	str	r4, [sp, #0]
 800436a:	9b00      	ldr	r3, [sp, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d14a      	bne.n	8004406 <_malloc_r+0xd6>
 8004370:	2c00      	cmp	r4, #0
 8004372:	d052      	beq.n	800441a <_malloc_r+0xea>
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	0028      	movs	r0, r5
 8004378:	18e3      	adds	r3, r4, r3
 800437a:	9900      	ldr	r1, [sp, #0]
 800437c:	9301      	str	r3, [sp, #4]
 800437e:	f000 fc79 	bl	8004c74 <_sbrk_r>
 8004382:	9b01      	ldr	r3, [sp, #4]
 8004384:	4283      	cmp	r3, r0
 8004386:	d148      	bne.n	800441a <_malloc_r+0xea>
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	0028      	movs	r0, r5
 800438c:	1aff      	subs	r7, r7, r3
 800438e:	0039      	movs	r1, r7
 8004390:	f7ff ffac 	bl	80042ec <sbrk_aligned>
 8004394:	3001      	adds	r0, #1
 8004396:	d040      	beq.n	800441a <_malloc_r+0xea>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	19db      	adds	r3, r3, r7
 800439c:	6023      	str	r3, [r4, #0]
 800439e:	6833      	ldr	r3, [r6, #0]
 80043a0:	685a      	ldr	r2, [r3, #4]
 80043a2:	2a00      	cmp	r2, #0
 80043a4:	d133      	bne.n	800440e <_malloc_r+0xde>
 80043a6:	9b00      	ldr	r3, [sp, #0]
 80043a8:	6033      	str	r3, [r6, #0]
 80043aa:	e019      	b.n	80043e0 <_malloc_r+0xb0>
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	dac9      	bge.n	8004344 <_malloc_r+0x14>
 80043b0:	230c      	movs	r3, #12
 80043b2:	602b      	str	r3, [r5, #0]
 80043b4:	2000      	movs	r0, #0
 80043b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043b8:	6821      	ldr	r1, [r4, #0]
 80043ba:	1bc9      	subs	r1, r1, r7
 80043bc:	d420      	bmi.n	8004400 <_malloc_r+0xd0>
 80043be:	290b      	cmp	r1, #11
 80043c0:	d90a      	bls.n	80043d8 <_malloc_r+0xa8>
 80043c2:	19e2      	adds	r2, r4, r7
 80043c4:	6027      	str	r7, [r4, #0]
 80043c6:	42a3      	cmp	r3, r4
 80043c8:	d104      	bne.n	80043d4 <_malloc_r+0xa4>
 80043ca:	6032      	str	r2, [r6, #0]
 80043cc:	6863      	ldr	r3, [r4, #4]
 80043ce:	6011      	str	r1, [r2, #0]
 80043d0:	6053      	str	r3, [r2, #4]
 80043d2:	e005      	b.n	80043e0 <_malloc_r+0xb0>
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	e7f9      	b.n	80043cc <_malloc_r+0x9c>
 80043d8:	6862      	ldr	r2, [r4, #4]
 80043da:	42a3      	cmp	r3, r4
 80043dc:	d10e      	bne.n	80043fc <_malloc_r+0xcc>
 80043de:	6032      	str	r2, [r6, #0]
 80043e0:	0028      	movs	r0, r5
 80043e2:	f000 f82d 	bl	8004440 <__malloc_unlock>
 80043e6:	0020      	movs	r0, r4
 80043e8:	2207      	movs	r2, #7
 80043ea:	300b      	adds	r0, #11
 80043ec:	1d23      	adds	r3, r4, #4
 80043ee:	4390      	bics	r0, r2
 80043f0:	1ac2      	subs	r2, r0, r3
 80043f2:	4298      	cmp	r0, r3
 80043f4:	d0df      	beq.n	80043b6 <_malloc_r+0x86>
 80043f6:	1a1b      	subs	r3, r3, r0
 80043f8:	50a3      	str	r3, [r4, r2]
 80043fa:	e7dc      	b.n	80043b6 <_malloc_r+0x86>
 80043fc:	605a      	str	r2, [r3, #4]
 80043fe:	e7ef      	b.n	80043e0 <_malloc_r+0xb0>
 8004400:	0023      	movs	r3, r4
 8004402:	6864      	ldr	r4, [r4, #4]
 8004404:	e7a6      	b.n	8004354 <_malloc_r+0x24>
 8004406:	9c00      	ldr	r4, [sp, #0]
 8004408:	6863      	ldr	r3, [r4, #4]
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	e7ad      	b.n	800436a <_malloc_r+0x3a>
 800440e:	001a      	movs	r2, r3
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	42a3      	cmp	r3, r4
 8004414:	d1fb      	bne.n	800440e <_malloc_r+0xde>
 8004416:	2300      	movs	r3, #0
 8004418:	e7da      	b.n	80043d0 <_malloc_r+0xa0>
 800441a:	230c      	movs	r3, #12
 800441c:	0028      	movs	r0, r5
 800441e:	602b      	str	r3, [r5, #0]
 8004420:	f000 f80e 	bl	8004440 <__malloc_unlock>
 8004424:	e7c6      	b.n	80043b4 <_malloc_r+0x84>
 8004426:	6007      	str	r7, [r0, #0]
 8004428:	e7da      	b.n	80043e0 <_malloc_r+0xb0>
 800442a:	46c0      	nop			@ (mov r8, r8)
 800442c:	200002dc 	.word	0x200002dc

08004430 <__malloc_lock>:
 8004430:	b510      	push	{r4, lr}
 8004432:	4802      	ldr	r0, [pc, #8]	@ (800443c <__malloc_lock+0xc>)
 8004434:	f7ff ff0d 	bl	8004252 <__retarget_lock_acquire_recursive>
 8004438:	bd10      	pop	{r4, pc}
 800443a:	46c0      	nop			@ (mov r8, r8)
 800443c:	200002d4 	.word	0x200002d4

08004440 <__malloc_unlock>:
 8004440:	b510      	push	{r4, lr}
 8004442:	4802      	ldr	r0, [pc, #8]	@ (800444c <__malloc_unlock+0xc>)
 8004444:	f7ff ff06 	bl	8004254 <__retarget_lock_release_recursive>
 8004448:	bd10      	pop	{r4, pc}
 800444a:	46c0      	nop			@ (mov r8, r8)
 800444c:	200002d4 	.word	0x200002d4

08004450 <__sfputc_r>:
 8004450:	6893      	ldr	r3, [r2, #8]
 8004452:	b510      	push	{r4, lr}
 8004454:	3b01      	subs	r3, #1
 8004456:	6093      	str	r3, [r2, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	da04      	bge.n	8004466 <__sfputc_r+0x16>
 800445c:	6994      	ldr	r4, [r2, #24]
 800445e:	42a3      	cmp	r3, r4
 8004460:	db07      	blt.n	8004472 <__sfputc_r+0x22>
 8004462:	290a      	cmp	r1, #10
 8004464:	d005      	beq.n	8004472 <__sfputc_r+0x22>
 8004466:	6813      	ldr	r3, [r2, #0]
 8004468:	1c58      	adds	r0, r3, #1
 800446a:	6010      	str	r0, [r2, #0]
 800446c:	7019      	strb	r1, [r3, #0]
 800446e:	0008      	movs	r0, r1
 8004470:	bd10      	pop	{r4, pc}
 8004472:	f000 fb5e 	bl	8004b32 <__swbuf_r>
 8004476:	0001      	movs	r1, r0
 8004478:	e7f9      	b.n	800446e <__sfputc_r+0x1e>

0800447a <__sfputs_r>:
 800447a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447c:	0006      	movs	r6, r0
 800447e:	000f      	movs	r7, r1
 8004480:	0014      	movs	r4, r2
 8004482:	18d5      	adds	r5, r2, r3
 8004484:	42ac      	cmp	r4, r5
 8004486:	d101      	bne.n	800448c <__sfputs_r+0x12>
 8004488:	2000      	movs	r0, #0
 800448a:	e007      	b.n	800449c <__sfputs_r+0x22>
 800448c:	7821      	ldrb	r1, [r4, #0]
 800448e:	003a      	movs	r2, r7
 8004490:	0030      	movs	r0, r6
 8004492:	f7ff ffdd 	bl	8004450 <__sfputc_r>
 8004496:	3401      	adds	r4, #1
 8004498:	1c43      	adds	r3, r0, #1
 800449a:	d1f3      	bne.n	8004484 <__sfputs_r+0xa>
 800449c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080044a0 <_vfiprintf_r>:
 80044a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044a2:	b0a1      	sub	sp, #132	@ 0x84
 80044a4:	000f      	movs	r7, r1
 80044a6:	0015      	movs	r5, r2
 80044a8:	001e      	movs	r6, r3
 80044aa:	9003      	str	r0, [sp, #12]
 80044ac:	2800      	cmp	r0, #0
 80044ae:	d004      	beq.n	80044ba <_vfiprintf_r+0x1a>
 80044b0:	6a03      	ldr	r3, [r0, #32]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <_vfiprintf_r+0x1a>
 80044b6:	f7ff fdbb 	bl	8004030 <__sinit>
 80044ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044bc:	07db      	lsls	r3, r3, #31
 80044be:	d405      	bmi.n	80044cc <_vfiprintf_r+0x2c>
 80044c0:	89bb      	ldrh	r3, [r7, #12]
 80044c2:	059b      	lsls	r3, r3, #22
 80044c4:	d402      	bmi.n	80044cc <_vfiprintf_r+0x2c>
 80044c6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80044c8:	f7ff fec3 	bl	8004252 <__retarget_lock_acquire_recursive>
 80044cc:	89bb      	ldrh	r3, [r7, #12]
 80044ce:	071b      	lsls	r3, r3, #28
 80044d0:	d502      	bpl.n	80044d8 <_vfiprintf_r+0x38>
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d113      	bne.n	8004500 <_vfiprintf_r+0x60>
 80044d8:	0039      	movs	r1, r7
 80044da:	9803      	ldr	r0, [sp, #12]
 80044dc:	f000 fb6c 	bl	8004bb8 <__swsetup_r>
 80044e0:	2800      	cmp	r0, #0
 80044e2:	d00d      	beq.n	8004500 <_vfiprintf_r+0x60>
 80044e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044e6:	07db      	lsls	r3, r3, #31
 80044e8:	d503      	bpl.n	80044f2 <_vfiprintf_r+0x52>
 80044ea:	2001      	movs	r0, #1
 80044ec:	4240      	negs	r0, r0
 80044ee:	b021      	add	sp, #132	@ 0x84
 80044f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044f2:	89bb      	ldrh	r3, [r7, #12]
 80044f4:	059b      	lsls	r3, r3, #22
 80044f6:	d4f8      	bmi.n	80044ea <_vfiprintf_r+0x4a>
 80044f8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80044fa:	f7ff feab 	bl	8004254 <__retarget_lock_release_recursive>
 80044fe:	e7f4      	b.n	80044ea <_vfiprintf_r+0x4a>
 8004500:	2300      	movs	r3, #0
 8004502:	ac08      	add	r4, sp, #32
 8004504:	6163      	str	r3, [r4, #20]
 8004506:	3320      	adds	r3, #32
 8004508:	7663      	strb	r3, [r4, #25]
 800450a:	3310      	adds	r3, #16
 800450c:	76a3      	strb	r3, [r4, #26]
 800450e:	9607      	str	r6, [sp, #28]
 8004510:	002e      	movs	r6, r5
 8004512:	7833      	ldrb	r3, [r6, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <_vfiprintf_r+0x7c>
 8004518:	2b25      	cmp	r3, #37	@ 0x25
 800451a:	d148      	bne.n	80045ae <_vfiprintf_r+0x10e>
 800451c:	1b73      	subs	r3, r6, r5
 800451e:	9305      	str	r3, [sp, #20]
 8004520:	42ae      	cmp	r6, r5
 8004522:	d00b      	beq.n	800453c <_vfiprintf_r+0x9c>
 8004524:	002a      	movs	r2, r5
 8004526:	0039      	movs	r1, r7
 8004528:	9803      	ldr	r0, [sp, #12]
 800452a:	f7ff ffa6 	bl	800447a <__sfputs_r>
 800452e:	3001      	adds	r0, #1
 8004530:	d100      	bne.n	8004534 <_vfiprintf_r+0x94>
 8004532:	e0ae      	b.n	8004692 <_vfiprintf_r+0x1f2>
 8004534:	6963      	ldr	r3, [r4, #20]
 8004536:	9a05      	ldr	r2, [sp, #20]
 8004538:	189b      	adds	r3, r3, r2
 800453a:	6163      	str	r3, [r4, #20]
 800453c:	7833      	ldrb	r3, [r6, #0]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d100      	bne.n	8004544 <_vfiprintf_r+0xa4>
 8004542:	e0a6      	b.n	8004692 <_vfiprintf_r+0x1f2>
 8004544:	2201      	movs	r2, #1
 8004546:	2300      	movs	r3, #0
 8004548:	4252      	negs	r2, r2
 800454a:	6062      	str	r2, [r4, #4]
 800454c:	a904      	add	r1, sp, #16
 800454e:	3254      	adds	r2, #84	@ 0x54
 8004550:	1852      	adds	r2, r2, r1
 8004552:	1c75      	adds	r5, r6, #1
 8004554:	6023      	str	r3, [r4, #0]
 8004556:	60e3      	str	r3, [r4, #12]
 8004558:	60a3      	str	r3, [r4, #8]
 800455a:	7013      	strb	r3, [r2, #0]
 800455c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800455e:	4b59      	ldr	r3, [pc, #356]	@ (80046c4 <_vfiprintf_r+0x224>)
 8004560:	2205      	movs	r2, #5
 8004562:	0018      	movs	r0, r3
 8004564:	7829      	ldrb	r1, [r5, #0]
 8004566:	9305      	str	r3, [sp, #20]
 8004568:	f000 fb96 	bl	8004c98 <memchr>
 800456c:	1c6e      	adds	r6, r5, #1
 800456e:	2800      	cmp	r0, #0
 8004570:	d11f      	bne.n	80045b2 <_vfiprintf_r+0x112>
 8004572:	6822      	ldr	r2, [r4, #0]
 8004574:	06d3      	lsls	r3, r2, #27
 8004576:	d504      	bpl.n	8004582 <_vfiprintf_r+0xe2>
 8004578:	2353      	movs	r3, #83	@ 0x53
 800457a:	a904      	add	r1, sp, #16
 800457c:	185b      	adds	r3, r3, r1
 800457e:	2120      	movs	r1, #32
 8004580:	7019      	strb	r1, [r3, #0]
 8004582:	0713      	lsls	r3, r2, #28
 8004584:	d504      	bpl.n	8004590 <_vfiprintf_r+0xf0>
 8004586:	2353      	movs	r3, #83	@ 0x53
 8004588:	a904      	add	r1, sp, #16
 800458a:	185b      	adds	r3, r3, r1
 800458c:	212b      	movs	r1, #43	@ 0x2b
 800458e:	7019      	strb	r1, [r3, #0]
 8004590:	782b      	ldrb	r3, [r5, #0]
 8004592:	2b2a      	cmp	r3, #42	@ 0x2a
 8004594:	d016      	beq.n	80045c4 <_vfiprintf_r+0x124>
 8004596:	002e      	movs	r6, r5
 8004598:	2100      	movs	r1, #0
 800459a:	200a      	movs	r0, #10
 800459c:	68e3      	ldr	r3, [r4, #12]
 800459e:	7832      	ldrb	r2, [r6, #0]
 80045a0:	1c75      	adds	r5, r6, #1
 80045a2:	3a30      	subs	r2, #48	@ 0x30
 80045a4:	2a09      	cmp	r2, #9
 80045a6:	d950      	bls.n	800464a <_vfiprintf_r+0x1aa>
 80045a8:	2900      	cmp	r1, #0
 80045aa:	d111      	bne.n	80045d0 <_vfiprintf_r+0x130>
 80045ac:	e017      	b.n	80045de <_vfiprintf_r+0x13e>
 80045ae:	3601      	adds	r6, #1
 80045b0:	e7af      	b.n	8004512 <_vfiprintf_r+0x72>
 80045b2:	9b05      	ldr	r3, [sp, #20]
 80045b4:	6822      	ldr	r2, [r4, #0]
 80045b6:	1ac0      	subs	r0, r0, r3
 80045b8:	2301      	movs	r3, #1
 80045ba:	4083      	lsls	r3, r0
 80045bc:	4313      	orrs	r3, r2
 80045be:	0035      	movs	r5, r6
 80045c0:	6023      	str	r3, [r4, #0]
 80045c2:	e7cc      	b.n	800455e <_vfiprintf_r+0xbe>
 80045c4:	9b07      	ldr	r3, [sp, #28]
 80045c6:	1d19      	adds	r1, r3, #4
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	9107      	str	r1, [sp, #28]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	db01      	blt.n	80045d4 <_vfiprintf_r+0x134>
 80045d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045d2:	e004      	b.n	80045de <_vfiprintf_r+0x13e>
 80045d4:	425b      	negs	r3, r3
 80045d6:	60e3      	str	r3, [r4, #12]
 80045d8:	2302      	movs	r3, #2
 80045da:	4313      	orrs	r3, r2
 80045dc:	6023      	str	r3, [r4, #0]
 80045de:	7833      	ldrb	r3, [r6, #0]
 80045e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80045e2:	d10c      	bne.n	80045fe <_vfiprintf_r+0x15e>
 80045e4:	7873      	ldrb	r3, [r6, #1]
 80045e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80045e8:	d134      	bne.n	8004654 <_vfiprintf_r+0x1b4>
 80045ea:	9b07      	ldr	r3, [sp, #28]
 80045ec:	3602      	adds	r6, #2
 80045ee:	1d1a      	adds	r2, r3, #4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	9207      	str	r2, [sp, #28]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	da01      	bge.n	80045fc <_vfiprintf_r+0x15c>
 80045f8:	2301      	movs	r3, #1
 80045fa:	425b      	negs	r3, r3
 80045fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80045fe:	4d32      	ldr	r5, [pc, #200]	@ (80046c8 <_vfiprintf_r+0x228>)
 8004600:	2203      	movs	r2, #3
 8004602:	0028      	movs	r0, r5
 8004604:	7831      	ldrb	r1, [r6, #0]
 8004606:	f000 fb47 	bl	8004c98 <memchr>
 800460a:	2800      	cmp	r0, #0
 800460c:	d006      	beq.n	800461c <_vfiprintf_r+0x17c>
 800460e:	2340      	movs	r3, #64	@ 0x40
 8004610:	1b40      	subs	r0, r0, r5
 8004612:	4083      	lsls	r3, r0
 8004614:	6822      	ldr	r2, [r4, #0]
 8004616:	3601      	adds	r6, #1
 8004618:	4313      	orrs	r3, r2
 800461a:	6023      	str	r3, [r4, #0]
 800461c:	7831      	ldrb	r1, [r6, #0]
 800461e:	2206      	movs	r2, #6
 8004620:	482a      	ldr	r0, [pc, #168]	@ (80046cc <_vfiprintf_r+0x22c>)
 8004622:	1c75      	adds	r5, r6, #1
 8004624:	7621      	strb	r1, [r4, #24]
 8004626:	f000 fb37 	bl	8004c98 <memchr>
 800462a:	2800      	cmp	r0, #0
 800462c:	d040      	beq.n	80046b0 <_vfiprintf_r+0x210>
 800462e:	4b28      	ldr	r3, [pc, #160]	@ (80046d0 <_vfiprintf_r+0x230>)
 8004630:	2b00      	cmp	r3, #0
 8004632:	d122      	bne.n	800467a <_vfiprintf_r+0x1da>
 8004634:	2207      	movs	r2, #7
 8004636:	9b07      	ldr	r3, [sp, #28]
 8004638:	3307      	adds	r3, #7
 800463a:	4393      	bics	r3, r2
 800463c:	3308      	adds	r3, #8
 800463e:	9307      	str	r3, [sp, #28]
 8004640:	6963      	ldr	r3, [r4, #20]
 8004642:	9a04      	ldr	r2, [sp, #16]
 8004644:	189b      	adds	r3, r3, r2
 8004646:	6163      	str	r3, [r4, #20]
 8004648:	e762      	b.n	8004510 <_vfiprintf_r+0x70>
 800464a:	4343      	muls	r3, r0
 800464c:	002e      	movs	r6, r5
 800464e:	2101      	movs	r1, #1
 8004650:	189b      	adds	r3, r3, r2
 8004652:	e7a4      	b.n	800459e <_vfiprintf_r+0xfe>
 8004654:	2300      	movs	r3, #0
 8004656:	200a      	movs	r0, #10
 8004658:	0019      	movs	r1, r3
 800465a:	3601      	adds	r6, #1
 800465c:	6063      	str	r3, [r4, #4]
 800465e:	7832      	ldrb	r2, [r6, #0]
 8004660:	1c75      	adds	r5, r6, #1
 8004662:	3a30      	subs	r2, #48	@ 0x30
 8004664:	2a09      	cmp	r2, #9
 8004666:	d903      	bls.n	8004670 <_vfiprintf_r+0x1d0>
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0c8      	beq.n	80045fe <_vfiprintf_r+0x15e>
 800466c:	9109      	str	r1, [sp, #36]	@ 0x24
 800466e:	e7c6      	b.n	80045fe <_vfiprintf_r+0x15e>
 8004670:	4341      	muls	r1, r0
 8004672:	002e      	movs	r6, r5
 8004674:	2301      	movs	r3, #1
 8004676:	1889      	adds	r1, r1, r2
 8004678:	e7f1      	b.n	800465e <_vfiprintf_r+0x1be>
 800467a:	aa07      	add	r2, sp, #28
 800467c:	9200      	str	r2, [sp, #0]
 800467e:	0021      	movs	r1, r4
 8004680:	003a      	movs	r2, r7
 8004682:	4b14      	ldr	r3, [pc, #80]	@ (80046d4 <_vfiprintf_r+0x234>)
 8004684:	9803      	ldr	r0, [sp, #12]
 8004686:	e000      	b.n	800468a <_vfiprintf_r+0x1ea>
 8004688:	bf00      	nop
 800468a:	9004      	str	r0, [sp, #16]
 800468c:	9b04      	ldr	r3, [sp, #16]
 800468e:	3301      	adds	r3, #1
 8004690:	d1d6      	bne.n	8004640 <_vfiprintf_r+0x1a0>
 8004692:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004694:	07db      	lsls	r3, r3, #31
 8004696:	d405      	bmi.n	80046a4 <_vfiprintf_r+0x204>
 8004698:	89bb      	ldrh	r3, [r7, #12]
 800469a:	059b      	lsls	r3, r3, #22
 800469c:	d402      	bmi.n	80046a4 <_vfiprintf_r+0x204>
 800469e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80046a0:	f7ff fdd8 	bl	8004254 <__retarget_lock_release_recursive>
 80046a4:	89bb      	ldrh	r3, [r7, #12]
 80046a6:	065b      	lsls	r3, r3, #25
 80046a8:	d500      	bpl.n	80046ac <_vfiprintf_r+0x20c>
 80046aa:	e71e      	b.n	80044ea <_vfiprintf_r+0x4a>
 80046ac:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80046ae:	e71e      	b.n	80044ee <_vfiprintf_r+0x4e>
 80046b0:	aa07      	add	r2, sp, #28
 80046b2:	9200      	str	r2, [sp, #0]
 80046b4:	0021      	movs	r1, r4
 80046b6:	003a      	movs	r2, r7
 80046b8:	4b06      	ldr	r3, [pc, #24]	@ (80046d4 <_vfiprintf_r+0x234>)
 80046ba:	9803      	ldr	r0, [sp, #12]
 80046bc:	f000 f87c 	bl	80047b8 <_printf_i>
 80046c0:	e7e3      	b.n	800468a <_vfiprintf_r+0x1ea>
 80046c2:	46c0      	nop			@ (mov r8, r8)
 80046c4:	08004e6c 	.word	0x08004e6c
 80046c8:	08004e72 	.word	0x08004e72
 80046cc:	08004e76 	.word	0x08004e76
 80046d0:	00000000 	.word	0x00000000
 80046d4:	0800447b 	.word	0x0800447b

080046d8 <_printf_common>:
 80046d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046da:	0016      	movs	r6, r2
 80046dc:	9301      	str	r3, [sp, #4]
 80046de:	688a      	ldr	r2, [r1, #8]
 80046e0:	690b      	ldr	r3, [r1, #16]
 80046e2:	000c      	movs	r4, r1
 80046e4:	9000      	str	r0, [sp, #0]
 80046e6:	4293      	cmp	r3, r2
 80046e8:	da00      	bge.n	80046ec <_printf_common+0x14>
 80046ea:	0013      	movs	r3, r2
 80046ec:	0022      	movs	r2, r4
 80046ee:	6033      	str	r3, [r6, #0]
 80046f0:	3243      	adds	r2, #67	@ 0x43
 80046f2:	7812      	ldrb	r2, [r2, #0]
 80046f4:	2a00      	cmp	r2, #0
 80046f6:	d001      	beq.n	80046fc <_printf_common+0x24>
 80046f8:	3301      	adds	r3, #1
 80046fa:	6033      	str	r3, [r6, #0]
 80046fc:	6823      	ldr	r3, [r4, #0]
 80046fe:	069b      	lsls	r3, r3, #26
 8004700:	d502      	bpl.n	8004708 <_printf_common+0x30>
 8004702:	6833      	ldr	r3, [r6, #0]
 8004704:	3302      	adds	r3, #2
 8004706:	6033      	str	r3, [r6, #0]
 8004708:	6822      	ldr	r2, [r4, #0]
 800470a:	2306      	movs	r3, #6
 800470c:	0015      	movs	r5, r2
 800470e:	401d      	ands	r5, r3
 8004710:	421a      	tst	r2, r3
 8004712:	d027      	beq.n	8004764 <_printf_common+0x8c>
 8004714:	0023      	movs	r3, r4
 8004716:	3343      	adds	r3, #67	@ 0x43
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	1e5a      	subs	r2, r3, #1
 800471c:	4193      	sbcs	r3, r2
 800471e:	6822      	ldr	r2, [r4, #0]
 8004720:	0692      	lsls	r2, r2, #26
 8004722:	d430      	bmi.n	8004786 <_printf_common+0xae>
 8004724:	0022      	movs	r2, r4
 8004726:	9901      	ldr	r1, [sp, #4]
 8004728:	9800      	ldr	r0, [sp, #0]
 800472a:	9d08      	ldr	r5, [sp, #32]
 800472c:	3243      	adds	r2, #67	@ 0x43
 800472e:	47a8      	blx	r5
 8004730:	3001      	adds	r0, #1
 8004732:	d025      	beq.n	8004780 <_printf_common+0xa8>
 8004734:	2206      	movs	r2, #6
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	2500      	movs	r5, #0
 800473a:	4013      	ands	r3, r2
 800473c:	2b04      	cmp	r3, #4
 800473e:	d105      	bne.n	800474c <_printf_common+0x74>
 8004740:	6833      	ldr	r3, [r6, #0]
 8004742:	68e5      	ldr	r5, [r4, #12]
 8004744:	1aed      	subs	r5, r5, r3
 8004746:	43eb      	mvns	r3, r5
 8004748:	17db      	asrs	r3, r3, #31
 800474a:	401d      	ands	r5, r3
 800474c:	68a3      	ldr	r3, [r4, #8]
 800474e:	6922      	ldr	r2, [r4, #16]
 8004750:	4293      	cmp	r3, r2
 8004752:	dd01      	ble.n	8004758 <_printf_common+0x80>
 8004754:	1a9b      	subs	r3, r3, r2
 8004756:	18ed      	adds	r5, r5, r3
 8004758:	2600      	movs	r6, #0
 800475a:	42b5      	cmp	r5, r6
 800475c:	d120      	bne.n	80047a0 <_printf_common+0xc8>
 800475e:	2000      	movs	r0, #0
 8004760:	e010      	b.n	8004784 <_printf_common+0xac>
 8004762:	3501      	adds	r5, #1
 8004764:	68e3      	ldr	r3, [r4, #12]
 8004766:	6832      	ldr	r2, [r6, #0]
 8004768:	1a9b      	subs	r3, r3, r2
 800476a:	42ab      	cmp	r3, r5
 800476c:	ddd2      	ble.n	8004714 <_printf_common+0x3c>
 800476e:	0022      	movs	r2, r4
 8004770:	2301      	movs	r3, #1
 8004772:	9901      	ldr	r1, [sp, #4]
 8004774:	9800      	ldr	r0, [sp, #0]
 8004776:	9f08      	ldr	r7, [sp, #32]
 8004778:	3219      	adds	r2, #25
 800477a:	47b8      	blx	r7
 800477c:	3001      	adds	r0, #1
 800477e:	d1f0      	bne.n	8004762 <_printf_common+0x8a>
 8004780:	2001      	movs	r0, #1
 8004782:	4240      	negs	r0, r0
 8004784:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004786:	2030      	movs	r0, #48	@ 0x30
 8004788:	18e1      	adds	r1, r4, r3
 800478a:	3143      	adds	r1, #67	@ 0x43
 800478c:	7008      	strb	r0, [r1, #0]
 800478e:	0021      	movs	r1, r4
 8004790:	1c5a      	adds	r2, r3, #1
 8004792:	3145      	adds	r1, #69	@ 0x45
 8004794:	7809      	ldrb	r1, [r1, #0]
 8004796:	18a2      	adds	r2, r4, r2
 8004798:	3243      	adds	r2, #67	@ 0x43
 800479a:	3302      	adds	r3, #2
 800479c:	7011      	strb	r1, [r2, #0]
 800479e:	e7c1      	b.n	8004724 <_printf_common+0x4c>
 80047a0:	0022      	movs	r2, r4
 80047a2:	2301      	movs	r3, #1
 80047a4:	9901      	ldr	r1, [sp, #4]
 80047a6:	9800      	ldr	r0, [sp, #0]
 80047a8:	9f08      	ldr	r7, [sp, #32]
 80047aa:	321a      	adds	r2, #26
 80047ac:	47b8      	blx	r7
 80047ae:	3001      	adds	r0, #1
 80047b0:	d0e6      	beq.n	8004780 <_printf_common+0xa8>
 80047b2:	3601      	adds	r6, #1
 80047b4:	e7d1      	b.n	800475a <_printf_common+0x82>
	...

080047b8 <_printf_i>:
 80047b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ba:	b08b      	sub	sp, #44	@ 0x2c
 80047bc:	9206      	str	r2, [sp, #24]
 80047be:	000a      	movs	r2, r1
 80047c0:	3243      	adds	r2, #67	@ 0x43
 80047c2:	9307      	str	r3, [sp, #28]
 80047c4:	9005      	str	r0, [sp, #20]
 80047c6:	9203      	str	r2, [sp, #12]
 80047c8:	7e0a      	ldrb	r2, [r1, #24]
 80047ca:	000c      	movs	r4, r1
 80047cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80047ce:	2a78      	cmp	r2, #120	@ 0x78
 80047d0:	d809      	bhi.n	80047e6 <_printf_i+0x2e>
 80047d2:	2a62      	cmp	r2, #98	@ 0x62
 80047d4:	d80b      	bhi.n	80047ee <_printf_i+0x36>
 80047d6:	2a00      	cmp	r2, #0
 80047d8:	d100      	bne.n	80047dc <_printf_i+0x24>
 80047da:	e0ba      	b.n	8004952 <_printf_i+0x19a>
 80047dc:	497a      	ldr	r1, [pc, #488]	@ (80049c8 <_printf_i+0x210>)
 80047de:	9104      	str	r1, [sp, #16]
 80047e0:	2a58      	cmp	r2, #88	@ 0x58
 80047e2:	d100      	bne.n	80047e6 <_printf_i+0x2e>
 80047e4:	e08e      	b.n	8004904 <_printf_i+0x14c>
 80047e6:	0025      	movs	r5, r4
 80047e8:	3542      	adds	r5, #66	@ 0x42
 80047ea:	702a      	strb	r2, [r5, #0]
 80047ec:	e022      	b.n	8004834 <_printf_i+0x7c>
 80047ee:	0010      	movs	r0, r2
 80047f0:	3863      	subs	r0, #99	@ 0x63
 80047f2:	2815      	cmp	r0, #21
 80047f4:	d8f7      	bhi.n	80047e6 <_printf_i+0x2e>
 80047f6:	f7fb fc87 	bl	8000108 <__gnu_thumb1_case_shi>
 80047fa:	0016      	.short	0x0016
 80047fc:	fff6001f 	.word	0xfff6001f
 8004800:	fff6fff6 	.word	0xfff6fff6
 8004804:	001ffff6 	.word	0x001ffff6
 8004808:	fff6fff6 	.word	0xfff6fff6
 800480c:	fff6fff6 	.word	0xfff6fff6
 8004810:	0036009f 	.word	0x0036009f
 8004814:	fff6007e 	.word	0xfff6007e
 8004818:	00b0fff6 	.word	0x00b0fff6
 800481c:	0036fff6 	.word	0x0036fff6
 8004820:	fff6fff6 	.word	0xfff6fff6
 8004824:	0082      	.short	0x0082
 8004826:	0025      	movs	r5, r4
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	3542      	adds	r5, #66	@ 0x42
 800482c:	1d11      	adds	r1, r2, #4
 800482e:	6019      	str	r1, [r3, #0]
 8004830:	6813      	ldr	r3, [r2, #0]
 8004832:	702b      	strb	r3, [r5, #0]
 8004834:	2301      	movs	r3, #1
 8004836:	e09e      	b.n	8004976 <_printf_i+0x1be>
 8004838:	6818      	ldr	r0, [r3, #0]
 800483a:	6809      	ldr	r1, [r1, #0]
 800483c:	1d02      	adds	r2, r0, #4
 800483e:	060d      	lsls	r5, r1, #24
 8004840:	d50b      	bpl.n	800485a <_printf_i+0xa2>
 8004842:	6806      	ldr	r6, [r0, #0]
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	2e00      	cmp	r6, #0
 8004848:	da03      	bge.n	8004852 <_printf_i+0x9a>
 800484a:	232d      	movs	r3, #45	@ 0x2d
 800484c:	9a03      	ldr	r2, [sp, #12]
 800484e:	4276      	negs	r6, r6
 8004850:	7013      	strb	r3, [r2, #0]
 8004852:	4b5d      	ldr	r3, [pc, #372]	@ (80049c8 <_printf_i+0x210>)
 8004854:	270a      	movs	r7, #10
 8004856:	9304      	str	r3, [sp, #16]
 8004858:	e018      	b.n	800488c <_printf_i+0xd4>
 800485a:	6806      	ldr	r6, [r0, #0]
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	0649      	lsls	r1, r1, #25
 8004860:	d5f1      	bpl.n	8004846 <_printf_i+0x8e>
 8004862:	b236      	sxth	r6, r6
 8004864:	e7ef      	b.n	8004846 <_printf_i+0x8e>
 8004866:	6808      	ldr	r0, [r1, #0]
 8004868:	6819      	ldr	r1, [r3, #0]
 800486a:	c940      	ldmia	r1!, {r6}
 800486c:	0605      	lsls	r5, r0, #24
 800486e:	d402      	bmi.n	8004876 <_printf_i+0xbe>
 8004870:	0640      	lsls	r0, r0, #25
 8004872:	d500      	bpl.n	8004876 <_printf_i+0xbe>
 8004874:	b2b6      	uxth	r6, r6
 8004876:	6019      	str	r1, [r3, #0]
 8004878:	4b53      	ldr	r3, [pc, #332]	@ (80049c8 <_printf_i+0x210>)
 800487a:	270a      	movs	r7, #10
 800487c:	9304      	str	r3, [sp, #16]
 800487e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004880:	d100      	bne.n	8004884 <_printf_i+0xcc>
 8004882:	3f02      	subs	r7, #2
 8004884:	0023      	movs	r3, r4
 8004886:	2200      	movs	r2, #0
 8004888:	3343      	adds	r3, #67	@ 0x43
 800488a:	701a      	strb	r2, [r3, #0]
 800488c:	6863      	ldr	r3, [r4, #4]
 800488e:	60a3      	str	r3, [r4, #8]
 8004890:	2b00      	cmp	r3, #0
 8004892:	db06      	blt.n	80048a2 <_printf_i+0xea>
 8004894:	2104      	movs	r1, #4
 8004896:	6822      	ldr	r2, [r4, #0]
 8004898:	9d03      	ldr	r5, [sp, #12]
 800489a:	438a      	bics	r2, r1
 800489c:	6022      	str	r2, [r4, #0]
 800489e:	4333      	orrs	r3, r6
 80048a0:	d00c      	beq.n	80048bc <_printf_i+0x104>
 80048a2:	9d03      	ldr	r5, [sp, #12]
 80048a4:	0030      	movs	r0, r6
 80048a6:	0039      	movs	r1, r7
 80048a8:	f7fb fcbe 	bl	8000228 <__aeabi_uidivmod>
 80048ac:	9b04      	ldr	r3, [sp, #16]
 80048ae:	3d01      	subs	r5, #1
 80048b0:	5c5b      	ldrb	r3, [r3, r1]
 80048b2:	702b      	strb	r3, [r5, #0]
 80048b4:	0033      	movs	r3, r6
 80048b6:	0006      	movs	r6, r0
 80048b8:	429f      	cmp	r7, r3
 80048ba:	d9f3      	bls.n	80048a4 <_printf_i+0xec>
 80048bc:	2f08      	cmp	r7, #8
 80048be:	d109      	bne.n	80048d4 <_printf_i+0x11c>
 80048c0:	6823      	ldr	r3, [r4, #0]
 80048c2:	07db      	lsls	r3, r3, #31
 80048c4:	d506      	bpl.n	80048d4 <_printf_i+0x11c>
 80048c6:	6862      	ldr	r2, [r4, #4]
 80048c8:	6923      	ldr	r3, [r4, #16]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	dc02      	bgt.n	80048d4 <_printf_i+0x11c>
 80048ce:	2330      	movs	r3, #48	@ 0x30
 80048d0:	3d01      	subs	r5, #1
 80048d2:	702b      	strb	r3, [r5, #0]
 80048d4:	9b03      	ldr	r3, [sp, #12]
 80048d6:	1b5b      	subs	r3, r3, r5
 80048d8:	6123      	str	r3, [r4, #16]
 80048da:	9b07      	ldr	r3, [sp, #28]
 80048dc:	0021      	movs	r1, r4
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	9805      	ldr	r0, [sp, #20]
 80048e2:	9b06      	ldr	r3, [sp, #24]
 80048e4:	aa09      	add	r2, sp, #36	@ 0x24
 80048e6:	f7ff fef7 	bl	80046d8 <_printf_common>
 80048ea:	3001      	adds	r0, #1
 80048ec:	d148      	bne.n	8004980 <_printf_i+0x1c8>
 80048ee:	2001      	movs	r0, #1
 80048f0:	4240      	negs	r0, r0
 80048f2:	b00b      	add	sp, #44	@ 0x2c
 80048f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048f6:	2220      	movs	r2, #32
 80048f8:	6809      	ldr	r1, [r1, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	6022      	str	r2, [r4, #0]
 80048fe:	2278      	movs	r2, #120	@ 0x78
 8004900:	4932      	ldr	r1, [pc, #200]	@ (80049cc <_printf_i+0x214>)
 8004902:	9104      	str	r1, [sp, #16]
 8004904:	0021      	movs	r1, r4
 8004906:	3145      	adds	r1, #69	@ 0x45
 8004908:	700a      	strb	r2, [r1, #0]
 800490a:	6819      	ldr	r1, [r3, #0]
 800490c:	6822      	ldr	r2, [r4, #0]
 800490e:	c940      	ldmia	r1!, {r6}
 8004910:	0610      	lsls	r0, r2, #24
 8004912:	d402      	bmi.n	800491a <_printf_i+0x162>
 8004914:	0650      	lsls	r0, r2, #25
 8004916:	d500      	bpl.n	800491a <_printf_i+0x162>
 8004918:	b2b6      	uxth	r6, r6
 800491a:	6019      	str	r1, [r3, #0]
 800491c:	07d3      	lsls	r3, r2, #31
 800491e:	d502      	bpl.n	8004926 <_printf_i+0x16e>
 8004920:	2320      	movs	r3, #32
 8004922:	4313      	orrs	r3, r2
 8004924:	6023      	str	r3, [r4, #0]
 8004926:	2e00      	cmp	r6, #0
 8004928:	d001      	beq.n	800492e <_printf_i+0x176>
 800492a:	2710      	movs	r7, #16
 800492c:	e7aa      	b.n	8004884 <_printf_i+0xcc>
 800492e:	2220      	movs	r2, #32
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	4393      	bics	r3, r2
 8004934:	6023      	str	r3, [r4, #0]
 8004936:	e7f8      	b.n	800492a <_printf_i+0x172>
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	680d      	ldr	r5, [r1, #0]
 800493c:	1d10      	adds	r0, r2, #4
 800493e:	6949      	ldr	r1, [r1, #20]
 8004940:	6018      	str	r0, [r3, #0]
 8004942:	6813      	ldr	r3, [r2, #0]
 8004944:	062e      	lsls	r6, r5, #24
 8004946:	d501      	bpl.n	800494c <_printf_i+0x194>
 8004948:	6019      	str	r1, [r3, #0]
 800494a:	e002      	b.n	8004952 <_printf_i+0x19a>
 800494c:	066d      	lsls	r5, r5, #25
 800494e:	d5fb      	bpl.n	8004948 <_printf_i+0x190>
 8004950:	8019      	strh	r1, [r3, #0]
 8004952:	2300      	movs	r3, #0
 8004954:	9d03      	ldr	r5, [sp, #12]
 8004956:	6123      	str	r3, [r4, #16]
 8004958:	e7bf      	b.n	80048da <_printf_i+0x122>
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	1d11      	adds	r1, r2, #4
 800495e:	6019      	str	r1, [r3, #0]
 8004960:	6815      	ldr	r5, [r2, #0]
 8004962:	2100      	movs	r1, #0
 8004964:	0028      	movs	r0, r5
 8004966:	6862      	ldr	r2, [r4, #4]
 8004968:	f000 f996 	bl	8004c98 <memchr>
 800496c:	2800      	cmp	r0, #0
 800496e:	d001      	beq.n	8004974 <_printf_i+0x1bc>
 8004970:	1b40      	subs	r0, r0, r5
 8004972:	6060      	str	r0, [r4, #4]
 8004974:	6863      	ldr	r3, [r4, #4]
 8004976:	6123      	str	r3, [r4, #16]
 8004978:	2300      	movs	r3, #0
 800497a:	9a03      	ldr	r2, [sp, #12]
 800497c:	7013      	strb	r3, [r2, #0]
 800497e:	e7ac      	b.n	80048da <_printf_i+0x122>
 8004980:	002a      	movs	r2, r5
 8004982:	6923      	ldr	r3, [r4, #16]
 8004984:	9906      	ldr	r1, [sp, #24]
 8004986:	9805      	ldr	r0, [sp, #20]
 8004988:	9d07      	ldr	r5, [sp, #28]
 800498a:	47a8      	blx	r5
 800498c:	3001      	adds	r0, #1
 800498e:	d0ae      	beq.n	80048ee <_printf_i+0x136>
 8004990:	6823      	ldr	r3, [r4, #0]
 8004992:	079b      	lsls	r3, r3, #30
 8004994:	d415      	bmi.n	80049c2 <_printf_i+0x20a>
 8004996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004998:	68e0      	ldr	r0, [r4, #12]
 800499a:	4298      	cmp	r0, r3
 800499c:	daa9      	bge.n	80048f2 <_printf_i+0x13a>
 800499e:	0018      	movs	r0, r3
 80049a0:	e7a7      	b.n	80048f2 <_printf_i+0x13a>
 80049a2:	0022      	movs	r2, r4
 80049a4:	2301      	movs	r3, #1
 80049a6:	9906      	ldr	r1, [sp, #24]
 80049a8:	9805      	ldr	r0, [sp, #20]
 80049aa:	9e07      	ldr	r6, [sp, #28]
 80049ac:	3219      	adds	r2, #25
 80049ae:	47b0      	blx	r6
 80049b0:	3001      	adds	r0, #1
 80049b2:	d09c      	beq.n	80048ee <_printf_i+0x136>
 80049b4:	3501      	adds	r5, #1
 80049b6:	68e3      	ldr	r3, [r4, #12]
 80049b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049ba:	1a9b      	subs	r3, r3, r2
 80049bc:	42ab      	cmp	r3, r5
 80049be:	dcf0      	bgt.n	80049a2 <_printf_i+0x1ea>
 80049c0:	e7e9      	b.n	8004996 <_printf_i+0x1de>
 80049c2:	2500      	movs	r5, #0
 80049c4:	e7f7      	b.n	80049b6 <_printf_i+0x1fe>
 80049c6:	46c0      	nop			@ (mov r8, r8)
 80049c8:	08004e7d 	.word	0x08004e7d
 80049cc:	08004e8e 	.word	0x08004e8e

080049d0 <__sflush_r>:
 80049d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049d2:	220c      	movs	r2, #12
 80049d4:	5e8b      	ldrsh	r3, [r1, r2]
 80049d6:	0005      	movs	r5, r0
 80049d8:	000c      	movs	r4, r1
 80049da:	071a      	lsls	r2, r3, #28
 80049dc:	d456      	bmi.n	8004a8c <__sflush_r+0xbc>
 80049de:	684a      	ldr	r2, [r1, #4]
 80049e0:	2a00      	cmp	r2, #0
 80049e2:	dc02      	bgt.n	80049ea <__sflush_r+0x1a>
 80049e4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80049e6:	2a00      	cmp	r2, #0
 80049e8:	dd4e      	ble.n	8004a88 <__sflush_r+0xb8>
 80049ea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80049ec:	2f00      	cmp	r7, #0
 80049ee:	d04b      	beq.n	8004a88 <__sflush_r+0xb8>
 80049f0:	2200      	movs	r2, #0
 80049f2:	2080      	movs	r0, #128	@ 0x80
 80049f4:	682e      	ldr	r6, [r5, #0]
 80049f6:	602a      	str	r2, [r5, #0]
 80049f8:	001a      	movs	r2, r3
 80049fa:	0140      	lsls	r0, r0, #5
 80049fc:	6a21      	ldr	r1, [r4, #32]
 80049fe:	4002      	ands	r2, r0
 8004a00:	4203      	tst	r3, r0
 8004a02:	d033      	beq.n	8004a6c <__sflush_r+0x9c>
 8004a04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a06:	89a3      	ldrh	r3, [r4, #12]
 8004a08:	075b      	lsls	r3, r3, #29
 8004a0a:	d506      	bpl.n	8004a1a <__sflush_r+0x4a>
 8004a0c:	6863      	ldr	r3, [r4, #4]
 8004a0e:	1ad2      	subs	r2, r2, r3
 8004a10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <__sflush_r+0x4a>
 8004a16:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a18:	1ad2      	subs	r2, r2, r3
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	0028      	movs	r0, r5
 8004a1e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004a20:	6a21      	ldr	r1, [r4, #32]
 8004a22:	47b8      	blx	r7
 8004a24:	89a2      	ldrh	r2, [r4, #12]
 8004a26:	1c43      	adds	r3, r0, #1
 8004a28:	d106      	bne.n	8004a38 <__sflush_r+0x68>
 8004a2a:	6829      	ldr	r1, [r5, #0]
 8004a2c:	291d      	cmp	r1, #29
 8004a2e:	d846      	bhi.n	8004abe <__sflush_r+0xee>
 8004a30:	4b29      	ldr	r3, [pc, #164]	@ (8004ad8 <__sflush_r+0x108>)
 8004a32:	40cb      	lsrs	r3, r1
 8004a34:	07db      	lsls	r3, r3, #31
 8004a36:	d542      	bpl.n	8004abe <__sflush_r+0xee>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	6063      	str	r3, [r4, #4]
 8004a3c:	6923      	ldr	r3, [r4, #16]
 8004a3e:	6023      	str	r3, [r4, #0]
 8004a40:	04d2      	lsls	r2, r2, #19
 8004a42:	d505      	bpl.n	8004a50 <__sflush_r+0x80>
 8004a44:	1c43      	adds	r3, r0, #1
 8004a46:	d102      	bne.n	8004a4e <__sflush_r+0x7e>
 8004a48:	682b      	ldr	r3, [r5, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d100      	bne.n	8004a50 <__sflush_r+0x80>
 8004a4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a52:	602e      	str	r6, [r5, #0]
 8004a54:	2900      	cmp	r1, #0
 8004a56:	d017      	beq.n	8004a88 <__sflush_r+0xb8>
 8004a58:	0023      	movs	r3, r4
 8004a5a:	3344      	adds	r3, #68	@ 0x44
 8004a5c:	4299      	cmp	r1, r3
 8004a5e:	d002      	beq.n	8004a66 <__sflush_r+0x96>
 8004a60:	0028      	movs	r0, r5
 8004a62:	f7ff fbf9 	bl	8004258 <_free_r>
 8004a66:	2300      	movs	r3, #0
 8004a68:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a6a:	e00d      	b.n	8004a88 <__sflush_r+0xb8>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	0028      	movs	r0, r5
 8004a70:	47b8      	blx	r7
 8004a72:	0002      	movs	r2, r0
 8004a74:	1c43      	adds	r3, r0, #1
 8004a76:	d1c6      	bne.n	8004a06 <__sflush_r+0x36>
 8004a78:	682b      	ldr	r3, [r5, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0c3      	beq.n	8004a06 <__sflush_r+0x36>
 8004a7e:	2b1d      	cmp	r3, #29
 8004a80:	d001      	beq.n	8004a86 <__sflush_r+0xb6>
 8004a82:	2b16      	cmp	r3, #22
 8004a84:	d11a      	bne.n	8004abc <__sflush_r+0xec>
 8004a86:	602e      	str	r6, [r5, #0]
 8004a88:	2000      	movs	r0, #0
 8004a8a:	e01e      	b.n	8004aca <__sflush_r+0xfa>
 8004a8c:	690e      	ldr	r6, [r1, #16]
 8004a8e:	2e00      	cmp	r6, #0
 8004a90:	d0fa      	beq.n	8004a88 <__sflush_r+0xb8>
 8004a92:	680f      	ldr	r7, [r1, #0]
 8004a94:	600e      	str	r6, [r1, #0]
 8004a96:	1bba      	subs	r2, r7, r6
 8004a98:	9201      	str	r2, [sp, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	079b      	lsls	r3, r3, #30
 8004a9e:	d100      	bne.n	8004aa2 <__sflush_r+0xd2>
 8004aa0:	694a      	ldr	r2, [r1, #20]
 8004aa2:	60a2      	str	r2, [r4, #8]
 8004aa4:	9b01      	ldr	r3, [sp, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	ddee      	ble.n	8004a88 <__sflush_r+0xb8>
 8004aaa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004aac:	0032      	movs	r2, r6
 8004aae:	001f      	movs	r7, r3
 8004ab0:	0028      	movs	r0, r5
 8004ab2:	9b01      	ldr	r3, [sp, #4]
 8004ab4:	6a21      	ldr	r1, [r4, #32]
 8004ab6:	47b8      	blx	r7
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	dc07      	bgt.n	8004acc <__sflush_r+0xfc>
 8004abc:	89a2      	ldrh	r2, [r4, #12]
 8004abe:	2340      	movs	r3, #64	@ 0x40
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	b21b      	sxth	r3, r3
 8004ac6:	81a3      	strh	r3, [r4, #12]
 8004ac8:	4240      	negs	r0, r0
 8004aca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004acc:	9b01      	ldr	r3, [sp, #4]
 8004ace:	1836      	adds	r6, r6, r0
 8004ad0:	1a1b      	subs	r3, r3, r0
 8004ad2:	9301      	str	r3, [sp, #4]
 8004ad4:	e7e6      	b.n	8004aa4 <__sflush_r+0xd4>
 8004ad6:	46c0      	nop			@ (mov r8, r8)
 8004ad8:	20400001 	.word	0x20400001

08004adc <_fflush_r>:
 8004adc:	690b      	ldr	r3, [r1, #16]
 8004ade:	b570      	push	{r4, r5, r6, lr}
 8004ae0:	0005      	movs	r5, r0
 8004ae2:	000c      	movs	r4, r1
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d102      	bne.n	8004aee <_fflush_r+0x12>
 8004ae8:	2500      	movs	r5, #0
 8004aea:	0028      	movs	r0, r5
 8004aec:	bd70      	pop	{r4, r5, r6, pc}
 8004aee:	2800      	cmp	r0, #0
 8004af0:	d004      	beq.n	8004afc <_fflush_r+0x20>
 8004af2:	6a03      	ldr	r3, [r0, #32]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <_fflush_r+0x20>
 8004af8:	f7ff fa9a 	bl	8004030 <__sinit>
 8004afc:	220c      	movs	r2, #12
 8004afe:	5ea3      	ldrsh	r3, [r4, r2]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d0f1      	beq.n	8004ae8 <_fflush_r+0xc>
 8004b04:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b06:	07d2      	lsls	r2, r2, #31
 8004b08:	d404      	bmi.n	8004b14 <_fflush_r+0x38>
 8004b0a:	059b      	lsls	r3, r3, #22
 8004b0c:	d402      	bmi.n	8004b14 <_fflush_r+0x38>
 8004b0e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b10:	f7ff fb9f 	bl	8004252 <__retarget_lock_acquire_recursive>
 8004b14:	0028      	movs	r0, r5
 8004b16:	0021      	movs	r1, r4
 8004b18:	f7ff ff5a 	bl	80049d0 <__sflush_r>
 8004b1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b1e:	0005      	movs	r5, r0
 8004b20:	07db      	lsls	r3, r3, #31
 8004b22:	d4e2      	bmi.n	8004aea <_fflush_r+0xe>
 8004b24:	89a3      	ldrh	r3, [r4, #12]
 8004b26:	059b      	lsls	r3, r3, #22
 8004b28:	d4df      	bmi.n	8004aea <_fflush_r+0xe>
 8004b2a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b2c:	f7ff fb92 	bl	8004254 <__retarget_lock_release_recursive>
 8004b30:	e7db      	b.n	8004aea <_fflush_r+0xe>

08004b32 <__swbuf_r>:
 8004b32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b34:	0006      	movs	r6, r0
 8004b36:	000d      	movs	r5, r1
 8004b38:	0014      	movs	r4, r2
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	d004      	beq.n	8004b48 <__swbuf_r+0x16>
 8004b3e:	6a03      	ldr	r3, [r0, #32]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d101      	bne.n	8004b48 <__swbuf_r+0x16>
 8004b44:	f7ff fa74 	bl	8004030 <__sinit>
 8004b48:	69a3      	ldr	r3, [r4, #24]
 8004b4a:	60a3      	str	r3, [r4, #8]
 8004b4c:	89a3      	ldrh	r3, [r4, #12]
 8004b4e:	071b      	lsls	r3, r3, #28
 8004b50:	d502      	bpl.n	8004b58 <__swbuf_r+0x26>
 8004b52:	6923      	ldr	r3, [r4, #16]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d109      	bne.n	8004b6c <__swbuf_r+0x3a>
 8004b58:	0021      	movs	r1, r4
 8004b5a:	0030      	movs	r0, r6
 8004b5c:	f000 f82c 	bl	8004bb8 <__swsetup_r>
 8004b60:	2800      	cmp	r0, #0
 8004b62:	d003      	beq.n	8004b6c <__swbuf_r+0x3a>
 8004b64:	2501      	movs	r5, #1
 8004b66:	426d      	negs	r5, r5
 8004b68:	0028      	movs	r0, r5
 8004b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b6c:	6923      	ldr	r3, [r4, #16]
 8004b6e:	6820      	ldr	r0, [r4, #0]
 8004b70:	b2ef      	uxtb	r7, r5
 8004b72:	1ac0      	subs	r0, r0, r3
 8004b74:	6963      	ldr	r3, [r4, #20]
 8004b76:	b2ed      	uxtb	r5, r5
 8004b78:	4283      	cmp	r3, r0
 8004b7a:	dc05      	bgt.n	8004b88 <__swbuf_r+0x56>
 8004b7c:	0021      	movs	r1, r4
 8004b7e:	0030      	movs	r0, r6
 8004b80:	f7ff ffac 	bl	8004adc <_fflush_r>
 8004b84:	2800      	cmp	r0, #0
 8004b86:	d1ed      	bne.n	8004b64 <__swbuf_r+0x32>
 8004b88:	68a3      	ldr	r3, [r4, #8]
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	60a3      	str	r3, [r4, #8]
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	1c5a      	adds	r2, r3, #1
 8004b94:	6022      	str	r2, [r4, #0]
 8004b96:	701f      	strb	r7, [r3, #0]
 8004b98:	6963      	ldr	r3, [r4, #20]
 8004b9a:	4283      	cmp	r3, r0
 8004b9c:	d004      	beq.n	8004ba8 <__swbuf_r+0x76>
 8004b9e:	89a3      	ldrh	r3, [r4, #12]
 8004ba0:	07db      	lsls	r3, r3, #31
 8004ba2:	d5e1      	bpl.n	8004b68 <__swbuf_r+0x36>
 8004ba4:	2d0a      	cmp	r5, #10
 8004ba6:	d1df      	bne.n	8004b68 <__swbuf_r+0x36>
 8004ba8:	0021      	movs	r1, r4
 8004baa:	0030      	movs	r0, r6
 8004bac:	f7ff ff96 	bl	8004adc <_fflush_r>
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	d0d9      	beq.n	8004b68 <__swbuf_r+0x36>
 8004bb4:	e7d6      	b.n	8004b64 <__swbuf_r+0x32>
	...

08004bb8 <__swsetup_r>:
 8004bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8004c70 <__swsetup_r+0xb8>)
 8004bba:	b570      	push	{r4, r5, r6, lr}
 8004bbc:	0005      	movs	r5, r0
 8004bbe:	6818      	ldr	r0, [r3, #0]
 8004bc0:	000c      	movs	r4, r1
 8004bc2:	2800      	cmp	r0, #0
 8004bc4:	d004      	beq.n	8004bd0 <__swsetup_r+0x18>
 8004bc6:	6a03      	ldr	r3, [r0, #32]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <__swsetup_r+0x18>
 8004bcc:	f7ff fa30 	bl	8004030 <__sinit>
 8004bd0:	220c      	movs	r2, #12
 8004bd2:	5ea3      	ldrsh	r3, [r4, r2]
 8004bd4:	071a      	lsls	r2, r3, #28
 8004bd6:	d423      	bmi.n	8004c20 <__swsetup_r+0x68>
 8004bd8:	06da      	lsls	r2, r3, #27
 8004bda:	d407      	bmi.n	8004bec <__swsetup_r+0x34>
 8004bdc:	2209      	movs	r2, #9
 8004bde:	602a      	str	r2, [r5, #0]
 8004be0:	2240      	movs	r2, #64	@ 0x40
 8004be2:	2001      	movs	r0, #1
 8004be4:	4313      	orrs	r3, r2
 8004be6:	81a3      	strh	r3, [r4, #12]
 8004be8:	4240      	negs	r0, r0
 8004bea:	e03a      	b.n	8004c62 <__swsetup_r+0xaa>
 8004bec:	075b      	lsls	r3, r3, #29
 8004bee:	d513      	bpl.n	8004c18 <__swsetup_r+0x60>
 8004bf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bf2:	2900      	cmp	r1, #0
 8004bf4:	d008      	beq.n	8004c08 <__swsetup_r+0x50>
 8004bf6:	0023      	movs	r3, r4
 8004bf8:	3344      	adds	r3, #68	@ 0x44
 8004bfa:	4299      	cmp	r1, r3
 8004bfc:	d002      	beq.n	8004c04 <__swsetup_r+0x4c>
 8004bfe:	0028      	movs	r0, r5
 8004c00:	f7ff fb2a 	bl	8004258 <_free_r>
 8004c04:	2300      	movs	r3, #0
 8004c06:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c08:	2224      	movs	r2, #36	@ 0x24
 8004c0a:	89a3      	ldrh	r3, [r4, #12]
 8004c0c:	4393      	bics	r3, r2
 8004c0e:	81a3      	strh	r3, [r4, #12]
 8004c10:	2300      	movs	r3, #0
 8004c12:	6063      	str	r3, [r4, #4]
 8004c14:	6923      	ldr	r3, [r4, #16]
 8004c16:	6023      	str	r3, [r4, #0]
 8004c18:	2308      	movs	r3, #8
 8004c1a:	89a2      	ldrh	r2, [r4, #12]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	81a3      	strh	r3, [r4, #12]
 8004c20:	6923      	ldr	r3, [r4, #16]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d10b      	bne.n	8004c3e <__swsetup_r+0x86>
 8004c26:	21a0      	movs	r1, #160	@ 0xa0
 8004c28:	2280      	movs	r2, #128	@ 0x80
 8004c2a:	89a3      	ldrh	r3, [r4, #12]
 8004c2c:	0089      	lsls	r1, r1, #2
 8004c2e:	0092      	lsls	r2, r2, #2
 8004c30:	400b      	ands	r3, r1
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d003      	beq.n	8004c3e <__swsetup_r+0x86>
 8004c36:	0021      	movs	r1, r4
 8004c38:	0028      	movs	r0, r5
 8004c3a:	f000 f863 	bl	8004d04 <__smakebuf_r>
 8004c3e:	220c      	movs	r2, #12
 8004c40:	5ea3      	ldrsh	r3, [r4, r2]
 8004c42:	2101      	movs	r1, #1
 8004c44:	001a      	movs	r2, r3
 8004c46:	400a      	ands	r2, r1
 8004c48:	420b      	tst	r3, r1
 8004c4a:	d00b      	beq.n	8004c64 <__swsetup_r+0xac>
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	60a2      	str	r2, [r4, #8]
 8004c50:	6962      	ldr	r2, [r4, #20]
 8004c52:	4252      	negs	r2, r2
 8004c54:	61a2      	str	r2, [r4, #24]
 8004c56:	2000      	movs	r0, #0
 8004c58:	6922      	ldr	r2, [r4, #16]
 8004c5a:	4282      	cmp	r2, r0
 8004c5c:	d101      	bne.n	8004c62 <__swsetup_r+0xaa>
 8004c5e:	061a      	lsls	r2, r3, #24
 8004c60:	d4be      	bmi.n	8004be0 <__swsetup_r+0x28>
 8004c62:	bd70      	pop	{r4, r5, r6, pc}
 8004c64:	0799      	lsls	r1, r3, #30
 8004c66:	d400      	bmi.n	8004c6a <__swsetup_r+0xb2>
 8004c68:	6962      	ldr	r2, [r4, #20]
 8004c6a:	60a2      	str	r2, [r4, #8]
 8004c6c:	e7f3      	b.n	8004c56 <__swsetup_r+0x9e>
 8004c6e:	46c0      	nop			@ (mov r8, r8)
 8004c70:	20000018 	.word	0x20000018

08004c74 <_sbrk_r>:
 8004c74:	2300      	movs	r3, #0
 8004c76:	b570      	push	{r4, r5, r6, lr}
 8004c78:	4d06      	ldr	r5, [pc, #24]	@ (8004c94 <_sbrk_r+0x20>)
 8004c7a:	0004      	movs	r4, r0
 8004c7c:	0008      	movs	r0, r1
 8004c7e:	602b      	str	r3, [r5, #0]
 8004c80:	f7fb ffe6 	bl	8000c50 <_sbrk>
 8004c84:	1c43      	adds	r3, r0, #1
 8004c86:	d103      	bne.n	8004c90 <_sbrk_r+0x1c>
 8004c88:	682b      	ldr	r3, [r5, #0]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d000      	beq.n	8004c90 <_sbrk_r+0x1c>
 8004c8e:	6023      	str	r3, [r4, #0]
 8004c90:	bd70      	pop	{r4, r5, r6, pc}
 8004c92:	46c0      	nop			@ (mov r8, r8)
 8004c94:	200002d0 	.word	0x200002d0

08004c98 <memchr>:
 8004c98:	b2c9      	uxtb	r1, r1
 8004c9a:	1882      	adds	r2, r0, r2
 8004c9c:	4290      	cmp	r0, r2
 8004c9e:	d101      	bne.n	8004ca4 <memchr+0xc>
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	4770      	bx	lr
 8004ca4:	7803      	ldrb	r3, [r0, #0]
 8004ca6:	428b      	cmp	r3, r1
 8004ca8:	d0fb      	beq.n	8004ca2 <memchr+0xa>
 8004caa:	3001      	adds	r0, #1
 8004cac:	e7f6      	b.n	8004c9c <memchr+0x4>
	...

08004cb0 <__swhatbuf_r>:
 8004cb0:	b570      	push	{r4, r5, r6, lr}
 8004cb2:	000e      	movs	r6, r1
 8004cb4:	001d      	movs	r5, r3
 8004cb6:	230e      	movs	r3, #14
 8004cb8:	5ec9      	ldrsh	r1, [r1, r3]
 8004cba:	0014      	movs	r4, r2
 8004cbc:	b096      	sub	sp, #88	@ 0x58
 8004cbe:	2900      	cmp	r1, #0
 8004cc0:	da0c      	bge.n	8004cdc <__swhatbuf_r+0x2c>
 8004cc2:	89b2      	ldrh	r2, [r6, #12]
 8004cc4:	2380      	movs	r3, #128	@ 0x80
 8004cc6:	0011      	movs	r1, r2
 8004cc8:	4019      	ands	r1, r3
 8004cca:	421a      	tst	r2, r3
 8004ccc:	d114      	bne.n	8004cf8 <__swhatbuf_r+0x48>
 8004cce:	2380      	movs	r3, #128	@ 0x80
 8004cd0:	00db      	lsls	r3, r3, #3
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	6029      	str	r1, [r5, #0]
 8004cd6:	6023      	str	r3, [r4, #0]
 8004cd8:	b016      	add	sp, #88	@ 0x58
 8004cda:	bd70      	pop	{r4, r5, r6, pc}
 8004cdc:	466a      	mov	r2, sp
 8004cde:	f000 f853 	bl	8004d88 <_fstat_r>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	dbed      	blt.n	8004cc2 <__swhatbuf_r+0x12>
 8004ce6:	23f0      	movs	r3, #240	@ 0xf0
 8004ce8:	9901      	ldr	r1, [sp, #4]
 8004cea:	021b      	lsls	r3, r3, #8
 8004cec:	4019      	ands	r1, r3
 8004cee:	4b04      	ldr	r3, [pc, #16]	@ (8004d00 <__swhatbuf_r+0x50>)
 8004cf0:	18c9      	adds	r1, r1, r3
 8004cf2:	424b      	negs	r3, r1
 8004cf4:	4159      	adcs	r1, r3
 8004cf6:	e7ea      	b.n	8004cce <__swhatbuf_r+0x1e>
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	2340      	movs	r3, #64	@ 0x40
 8004cfc:	e7e9      	b.n	8004cd2 <__swhatbuf_r+0x22>
 8004cfe:	46c0      	nop			@ (mov r8, r8)
 8004d00:	ffffe000 	.word	0xffffe000

08004d04 <__smakebuf_r>:
 8004d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d06:	2602      	movs	r6, #2
 8004d08:	898b      	ldrh	r3, [r1, #12]
 8004d0a:	0005      	movs	r5, r0
 8004d0c:	000c      	movs	r4, r1
 8004d0e:	b085      	sub	sp, #20
 8004d10:	4233      	tst	r3, r6
 8004d12:	d007      	beq.n	8004d24 <__smakebuf_r+0x20>
 8004d14:	0023      	movs	r3, r4
 8004d16:	3347      	adds	r3, #71	@ 0x47
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	6123      	str	r3, [r4, #16]
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	6163      	str	r3, [r4, #20]
 8004d20:	b005      	add	sp, #20
 8004d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d24:	ab03      	add	r3, sp, #12
 8004d26:	aa02      	add	r2, sp, #8
 8004d28:	f7ff ffc2 	bl	8004cb0 <__swhatbuf_r>
 8004d2c:	9f02      	ldr	r7, [sp, #8]
 8004d2e:	9001      	str	r0, [sp, #4]
 8004d30:	0039      	movs	r1, r7
 8004d32:	0028      	movs	r0, r5
 8004d34:	f7ff fafc 	bl	8004330 <_malloc_r>
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	d108      	bne.n	8004d4e <__smakebuf_r+0x4a>
 8004d3c:	220c      	movs	r2, #12
 8004d3e:	5ea3      	ldrsh	r3, [r4, r2]
 8004d40:	059a      	lsls	r2, r3, #22
 8004d42:	d4ed      	bmi.n	8004d20 <__smakebuf_r+0x1c>
 8004d44:	2203      	movs	r2, #3
 8004d46:	4393      	bics	r3, r2
 8004d48:	431e      	orrs	r6, r3
 8004d4a:	81a6      	strh	r6, [r4, #12]
 8004d4c:	e7e2      	b.n	8004d14 <__smakebuf_r+0x10>
 8004d4e:	2380      	movs	r3, #128	@ 0x80
 8004d50:	89a2      	ldrh	r2, [r4, #12]
 8004d52:	6020      	str	r0, [r4, #0]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	81a3      	strh	r3, [r4, #12]
 8004d58:	9b03      	ldr	r3, [sp, #12]
 8004d5a:	6120      	str	r0, [r4, #16]
 8004d5c:	6167      	str	r7, [r4, #20]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00c      	beq.n	8004d7c <__smakebuf_r+0x78>
 8004d62:	0028      	movs	r0, r5
 8004d64:	230e      	movs	r3, #14
 8004d66:	5ee1      	ldrsh	r1, [r4, r3]
 8004d68:	f000 f820 	bl	8004dac <_isatty_r>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	d005      	beq.n	8004d7c <__smakebuf_r+0x78>
 8004d70:	2303      	movs	r3, #3
 8004d72:	89a2      	ldrh	r2, [r4, #12]
 8004d74:	439a      	bics	r2, r3
 8004d76:	3b02      	subs	r3, #2
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	81a3      	strh	r3, [r4, #12]
 8004d7c:	89a3      	ldrh	r3, [r4, #12]
 8004d7e:	9a01      	ldr	r2, [sp, #4]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	81a3      	strh	r3, [r4, #12]
 8004d84:	e7cc      	b.n	8004d20 <__smakebuf_r+0x1c>
	...

08004d88 <_fstat_r>:
 8004d88:	2300      	movs	r3, #0
 8004d8a:	b570      	push	{r4, r5, r6, lr}
 8004d8c:	4d06      	ldr	r5, [pc, #24]	@ (8004da8 <_fstat_r+0x20>)
 8004d8e:	0004      	movs	r4, r0
 8004d90:	0008      	movs	r0, r1
 8004d92:	0011      	movs	r1, r2
 8004d94:	602b      	str	r3, [r5, #0]
 8004d96:	f7fb ff38 	bl	8000c0a <_fstat>
 8004d9a:	1c43      	adds	r3, r0, #1
 8004d9c:	d103      	bne.n	8004da6 <_fstat_r+0x1e>
 8004d9e:	682b      	ldr	r3, [r5, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d000      	beq.n	8004da6 <_fstat_r+0x1e>
 8004da4:	6023      	str	r3, [r4, #0]
 8004da6:	bd70      	pop	{r4, r5, r6, pc}
 8004da8:	200002d0 	.word	0x200002d0

08004dac <_isatty_r>:
 8004dac:	2300      	movs	r3, #0
 8004dae:	b570      	push	{r4, r5, r6, lr}
 8004db0:	4d06      	ldr	r5, [pc, #24]	@ (8004dcc <_isatty_r+0x20>)
 8004db2:	0004      	movs	r4, r0
 8004db4:	0008      	movs	r0, r1
 8004db6:	602b      	str	r3, [r5, #0]
 8004db8:	f7fb ff35 	bl	8000c26 <_isatty>
 8004dbc:	1c43      	adds	r3, r0, #1
 8004dbe:	d103      	bne.n	8004dc8 <_isatty_r+0x1c>
 8004dc0:	682b      	ldr	r3, [r5, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d000      	beq.n	8004dc8 <_isatty_r+0x1c>
 8004dc6:	6023      	str	r3, [r4, #0]
 8004dc8:	bd70      	pop	{r4, r5, r6, pc}
 8004dca:	46c0      	nop			@ (mov r8, r8)
 8004dcc:	200002d0 	.word	0x200002d0

08004dd0 <_init>:
 8004dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd2:	46c0      	nop			@ (mov r8, r8)
 8004dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd6:	bc08      	pop	{r3}
 8004dd8:	469e      	mov	lr, r3
 8004dda:	4770      	bx	lr

08004ddc <_fini>:
 8004ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dde:	46c0      	nop			@ (mov r8, r8)
 8004de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004de2:	bc08      	pop	{r3}
 8004de4:	469e      	mov	lr, r3
 8004de6:	4770      	bx	lr
