// Seed: 4044838755
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  reg id_3;
  always @(id_0) begin
    if (1) id_3 <= 1;
    else id_3 <= id_0;
  end
  logic id_4;
  logic id_5;
  type_9(
      1 + 1, 1, (1)
  );
endmodule
