#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e14a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e1630 .scope module, "tb" "tb" 3 53;
 .timescale -12 -12;
L_0x17df610 .functor NOT 1, L_0x1813ea0, C4<0>, C4<0>, C4<0>;
L_0x1813c00 .functor XOR 1, L_0x1813a10, L_0x1813b60, C4<0>, C4<0>;
L_0x1813d90 .functor XOR 1, L_0x1813c00, L_0x1813cc0, C4<0>, C4<0>;
v0x18125d0_0 .net *"_ivl_10", 0 0, L_0x1813cc0;  1 drivers
v0x18126d0_0 .net *"_ivl_12", 0 0, L_0x1813d90;  1 drivers
v0x18127b0_0 .net *"_ivl_2", 0 0, L_0x1813970;  1 drivers
v0x1812870_0 .net *"_ivl_4", 0 0, L_0x1813a10;  1 drivers
v0x1812950_0 .net *"_ivl_6", 0 0, L_0x1813b60;  1 drivers
v0x1812a80_0 .net *"_ivl_8", 0 0, L_0x1813c00;  1 drivers
v0x1812b60_0 .net "a", 0 0, v0x1811420_0;  1 drivers
v0x1812c00_0 .net "b", 0 0, v0x18114c0_0;  1 drivers
v0x1812ca0_0 .net "c", 0 0, v0x1811560_0;  1 drivers
v0x1812dd0_0 .var "clk", 0 0;
v0x1812e70_0 .net "out_dut", 0 0, L_0x1813810;  1 drivers
v0x1812f10_0 .net "out_ref", 0 0, L_0x17dfed0;  1 drivers
v0x1812fb0_0 .var/2u "stats1", 159 0;
v0x1813050_0 .var/2u "strobe", 0 0;
v0x18130f0_0 .net "tb_match", 0 0, L_0x1813ea0;  1 drivers
v0x18131b0_0 .net "tb_mismatch", 0 0, L_0x17df610;  1 drivers
v0x1813270_0 .net "wavedrom_enable", 0 0, v0x18116d0_0;  1 drivers
v0x1813310_0 .net "wavedrom_title", 511 0, v0x18117c0_0;  1 drivers
L_0x1813970 .concat [ 1 0 0 0], L_0x17dfed0;
L_0x1813a10 .concat [ 1 0 0 0], L_0x17dfed0;
L_0x1813b60 .concat [ 1 0 0 0], L_0x1813810;
L_0x1813cc0 .concat [ 1 0 0 0], L_0x17dfed0;
L_0x1813ea0 .cmp/eeq 1, L_0x1813970, L_0x1813d90;
S_0x17bda40 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x17e1630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x17ebf40 .functor OR 1, v0x1811420_0, v0x18114c0_0, C4<0>, C4<0>;
L_0x17dfed0 .functor OR 1, L_0x17ebf40, v0x1811560_0, C4<0>, C4<0>;
v0x17df880_0 .net *"_ivl_0", 0 0, L_0x17ebf40;  1 drivers
v0x17df920_0 .net "a", 0 0, v0x1811420_0;  alias, 1 drivers
v0x1810660_0 .net "b", 0 0, v0x18114c0_0;  alias, 1 drivers
v0x1810700_0 .net "c", 0 0, v0x1811560_0;  alias, 1 drivers
v0x18107c0_0 .net "out", 0 0, L_0x17dfed0;  alias, 1 drivers
S_0x1810950 .scope module, "stim1" "stimulus_gen" 3 90, 3 16 0, S_0x17e1630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1811420_0 .var "a", 0 0;
v0x18114c0_0 .var "b", 0 0;
v0x1811560_0 .var "c", 0 0;
v0x1811630_0 .net "clk", 0 0, v0x1812dd0_0;  1 drivers
v0x18116d0_0 .var "wavedrom_enable", 0 0;
v0x18117c0_0 .var "wavedrom_title", 511 0;
S_0x1810c20 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 37, 3 37 0, S_0x1810950;
 .timescale -12 -12;
v0x1810e60_0 .var/2s "count", 31 0;
E_0x17e7090/0 .event negedge, v0x1811630_0;
E_0x17e7090/1 .event posedge, v0x1811630_0;
E_0x17e7090 .event/or E_0x17e7090/0, E_0x17e7090/1;
E_0x17e72f0 .event posedge, v0x1811630_0;
S_0x1810f60 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x1810950;
 .timescale -12 -12;
v0x1811160_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1811240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x1810950;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1811920 .scope module, "top_module1" "top_module" 3 102, 4 1 0, S_0x17e1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x18135b0 .functor OR 1, v0x1811420_0, v0x18114c0_0, C4<0>, C4<0>;
L_0x1813640 .functor AND 1, v0x1811560_0, L_0x18135b0, C4<1>, C4<1>;
L_0x18136d0 .functor NOT 1, v0x1811560_0, C4<0>, C4<0>, C4<0>;
L_0x1813740 .functor AND 1, L_0x18136d0, v0x1811420_0, C4<1>, C4<1>;
L_0x1813810 .functor OR 1, L_0x1813640, L_0x1813740, C4<0>, C4<0>;
v0x1811bc0_0 .net *"_ivl_0", 0 0, L_0x18135b0;  1 drivers
v0x1811ca0_0 .net *"_ivl_2", 0 0, L_0x1813640;  1 drivers
v0x1811d80_0 .net *"_ivl_4", 0 0, L_0x18136d0;  1 drivers
v0x1811e70_0 .net *"_ivl_6", 0 0, L_0x1813740;  1 drivers
v0x1811f50_0 .net "a", 0 0, v0x1811420_0;  alias, 1 drivers
v0x1812090_0 .net "b", 0 0, v0x18114c0_0;  alias, 1 drivers
v0x1812180_0 .net "c", 0 0, v0x1811560_0;  alias, 1 drivers
v0x1812270_0 .net "out", 0 0, L_0x1813810;  alias, 1 drivers
S_0x18123b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0x17e1630;
 .timescale -12 -12;
E_0x17e6e40 .event anyedge, v0x1813050_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1813050_0;
    %nor/r;
    %assign/vec4 v0x1813050_0, 0;
    %wait E_0x17e6e40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1810950;
T_3 ;
    %fork t_1, S_0x1810c20;
    %jmp t_0;
    .scope S_0x1810c20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1810e60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1811560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18114c0_0, 0;
    %assign/vec4 v0x1811420_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e72f0;
    %load/vec4 v0x1810e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1810e60_0, 0, 32;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1811560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18114c0_0, 0;
    %assign/vec4 v0x1811420_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1811240;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e7090;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x1811420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18114c0_0, 0;
    %assign/vec4 v0x1811560_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .scope S_0x1810950;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17e1630;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1812dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1813050_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17e1630;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1812dd0_0;
    %inv;
    %store/vec4 v0x1812dd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17e1630;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1811630_0, v0x18131b0_0, v0x1812b60_0, v0x1812c00_0, v0x1812ca0_0, v0x1812f10_0, v0x1812e70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17e1630;
T_7 ;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17e1630;
T_8 ;
    %wait E_0x17e7090;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1812fb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1812fb0_0, 4, 32;
    %load/vec4 v0x18130f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1812fb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1812fb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1812fb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1812f10_0;
    %load/vec4 v0x1812f10_0;
    %load/vec4 v0x1812e70_0;
    %xor;
    %load/vec4 v0x1812f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1812fb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1812fb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1812fb0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap1/kmap1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap1/iter3/response3/top_module.sv";
