DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "tb_lib"
duName "hit_assertion"
elements [
]
mwi 0
uid 371,0
)
(Instance
name "U_1"
duLibraryName "tb_lib"
duName "hit_test_generator"
elements [
]
mwi 0
uid 421,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\hit_testbench\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\hit_testbench\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\hit_testbench"
)
(vvPair
variable "d_logical"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\hit_testbench"
)
(vvPair
variable "date"
value " 8.10.2019"
)
(vvPair
variable "day"
value "ti"
)
(vvPair
variable "day_long"
value "tiistai"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "entity_name"
value "hit_testbench"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "kayra"
)
(vvPair
variable "graphical_source_date"
value "10/08/19"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "09:41:55"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WS-11696-PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tb_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tb_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "hit_testbench"
)
(vvPair
variable "month"
value "loka"
)
(vvPair
variable "month_long"
value "lokakuu"
)
(vvPair
variable "p"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\hit_testbench\\struct.bd"
)
(vvPair
variable "p_logical"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\hit_testbench\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "new_digiharks_2k18"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Apps\\MODELTECH_10.2C\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:41:55"
)
(vvPair
variable "unit"
value "hit_testbench"
)
(vvPair
variable "user"
value "kayra"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 196,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "60500,33625,62000,34375"
)
(Line
uid 12,0
sl 0
ro 270
xt "60000,34000,60500,34000"
pts [
"60000,34000"
"60500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "63000,33500,65800,34500"
st "alien_x"
blo "63000,34300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "alien_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,43000,4400"
st "alien_x  : std_logic_vector(7 DOWNTO 0)
"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "57500,29625,59000,30375"
)
(Line
uid 26,0
sl 0
ro 270
xt "57000,30000,57500,30000"
pts [
"57000,30000"
"57500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "60000,29500,62800,30500"
st "alien_y"
blo "60000,30300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "alien_y"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,43000,5200"
st "alien_y  : std_logic_vector(7 DOWNTO 0)
"
)
)
*5 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "57500,27625,59000,28375"
)
(Line
uid 40,0
sl 0
ro 270
xt "57000,28000,57500,28000"
pts [
"57000,28000"
"57500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "60000,27500,63000,28500"
st "bullet_x"
blo "60000,28300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "bullet_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,43000,6800"
st "bullet_x : std_logic_vector(7 DOWNTO 0)
"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "57500,28625,59000,29375"
)
(Line
uid 54,0
sl 0
ro 270
xt "57000,29000,57500,29000"
pts [
"57000,29000"
"57500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "60000,28500,63000,29500"
st "bullet_y"
blo "60000,29300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "bullet_y"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,43000,7600"
st "bullet_y : std_logic_vector(7 DOWNTO 0)
"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "57500,14625,59000,15375"
)
(Line
uid 68,0
sl 0
ro 270
xt "57000,15000,57500,15000"
pts [
"57000,15000"
"57500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "60000,14500,61400,15500"
st "clk"
blo "60000,15300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "clk"
t "std_logic"
o 7
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,33500,8400"
st "clk      : std_logic
"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "60500,35625,62000,36375"
)
(Line
uid 82,0
sl 0
ro 270
xt "60000,36000,60500,36000"
pts [
"60000,36000"
"60500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "63000,35500,65400,36500"
st "gun_x"
blo "63000,36300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "gun_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,43000,9200"
st "gun_x    : std_logic_vector(7 DOWNTO 0)
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "-4200,15500,-3000,16500"
st "hit"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "hit"
t "std_logic"
o 1
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,33500,2800"
st "hit      : std_logic
"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "12000,34625,13500,35375"
)
(Line
uid 110,0
sl 0
ro 270
xt "13500,35000,14000,35000"
pts [
"13500,35000"
"14000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "8700,34500,11000,35500"
st "mode"
ju 2
blo "11000,35300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "mode"
t "std_logic"
o 2
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,33500,3600"
st "mode     : std_logic
"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "57500,15625,59000,16375"
)
(Line
uid 124,0
sl 0
ro 270
xt "57000,16000,57500,16000"
pts [
"57000,16000"
"57500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "60000,15500,62100,16500"
st "rst_n"
blo "60000,16300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "rst_n"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,33500,10000"
st "rst_n    : std_logic
"
)
)
*19 (Grouping
uid 153,0
optionalChildren [
*20 (CommentText
uid 155,0
shape (Rectangle
uid 156,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,48000,47000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 157,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,48000,39700,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 158,0
shape (Rectangle
uid 159,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,44000,51000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 160,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,44000,50200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 161,0
shape (Rectangle
uid 162,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,46000,47000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 163,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,46000,39700,47000"
st "
Testbench for hit module
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 164,0
shape (Rectangle
uid 165,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,46000,30000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 166,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,46000,28300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 167,0
shape (Rectangle
uid 168,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,45000,67000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 169,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,45200,60700,47200"
st "
Test assertion module and test case 
generator.

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 170,0
shape (Rectangle
uid 171,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,44000,67000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 172,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,44000,58900,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 173,0
shape (Rectangle
uid 174,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,44000,47000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 175,0
va (VaSet
fg "32768,0,0"
)
xt "32700,44500,40300,45500"
st "
Tampere University
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 176,0
shape (Rectangle
uid 177,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,47000,30000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 178,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,47000,28300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 179,0
shape (Rectangle
uid 180,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,48000,30000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 181,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,48000,28900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 182,0
shape (Rectangle
uid 183,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,47000,47000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 184,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,47000,39900,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 154,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "26000,44000,67000,49000"
)
oxt "14000,66000,55000,71000"
)
*30 (Net
uid 279,0
lang 11
decl (Decl
n "done"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 280,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,37000,11800"
st "SIGNAL done     : std_logic
"
)
)
*31 (Net
uid 313,0
decl (Decl
n "ref_hit"
t "std_logic"
o 11
suid 13,0
)
declText (MLText
uid 314,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,37000,12600"
st "SIGNAL ref_hit  : std_logic
"
)
)
*32 (SaComponent
uid 371,0
optionalChildren [
*33 (CptPort
uid 351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,14625,15750,15375"
)
tg (CPTG
uid 353,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 354,0
va (VaSet
)
xt "12600,14500,14000,15500"
st "clk"
ju 2
blo "14000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*34 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,16625,7000,17375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "8000,16500,10000,17500"
st "done"
blo "8000,17300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "done"
t "std_logic"
o 4
suid 11,0
)
)
)
*35 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,15625,7000,16375"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 362,0
va (VaSet
)
xt "8000,15500,9200,16500"
st "hit"
blo "8000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "hit"
t "std_logic"
o 3
suid 12,0
)
)
)
*36 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,17625,7000,18375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "8000,17500,10500,18500"
st "ref_hit"
blo "8000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ref_hit"
t "std_logic"
o 5
suid 13,0
)
)
)
*37 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,15625,15750,16375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "11900,15500,14000,16500"
st "rst_n"
ju 2
blo "14000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 2
suid 14,0
)
)
)
]
shape (Rectangle
uid 372,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,14000,15000,25000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 373,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 374,0
va (VaSet
font "Arial,8,1"
)
xt "8200,20000,10700,21000"
st "tb_lib"
blo "8200,20800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 375,0
va (VaSet
font "Arial,8,1"
)
xt "8200,21000,13800,22000"
st "hit_assertion"
blo "8200,21800"
tm "CptNameMgr"
)
*40 (Text
uid 376,0
va (VaSet
font "Arial,8,1"
)
xt "8200,22000,10000,23000"
st "U_0"
blo "8200,22800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 377,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 378,0
text (MLText
uid 379,0
va (VaSet
font "Courier New,8,0"
)
xt "-13000,15000,-13000,15000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 380,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,23250,8750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*41 (SaComponent
uid 421,0
optionalChildren [
*42 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,33625,38750,34375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "34200,33500,37000,34500"
st "alien_x"
ju 2
blo "37000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "alien_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*43 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,29625,38750,30375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "34200,29500,37000,30500"
st "alien_y"
ju 2
blo "37000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "alien_y"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 2,0
)
)
)
*44 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,27625,38750,28375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "34000,27500,37000,28500"
st "bullet_x"
ju 2
blo "37000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bullet_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 3,0
)
)
)
*45 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,28625,38750,29375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
)
xt "34000,28500,37000,29500"
st "bullet_y"
ju 2
blo "37000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bullet_y"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 4,0
)
)
)
*46 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,26625,27000,27375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "28000,26500,29400,27500"
st "clk"
blo "28000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 5,0
)
)
)
*47 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,37625,38750,38375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
)
xt "35000,37500,37000,38500"
st "done"
ju 2
blo "37000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 9
suid 6,0
)
)
)
*48 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,35625,38750,36375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "34600,35500,37000,36500"
st "gun_x"
ju 2
blo "37000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gun_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 7,0
)
)
)
*49 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,34625,27000,35375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "28000,34500,30300,35500"
st "mode"
blo "28000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "mode"
t "std_logic"
o 2
suid 8,0
)
)
)
*50 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,38625,38750,39375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "34500,38500,37000,39500"
st "ref_hit"
ju 2
blo "37000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ref_hit"
t "std_logic"
o 11
suid 9,0
)
)
)
*51 (CptPort
uid 417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,27625,27000,28375"
)
tg (CPTG
uid 419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
)
xt "28000,27500,30100,28500"
st "rst_n"
blo "28000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_n"
t "std_logic"
o 3
suid 10,0
)
)
)
*52 (CptPort
uid 477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,36625,38750,37375"
)
tg (CPTG
uid 479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 480,0
va (VaSet
)
xt "35600,36500,37000,37500"
st "btn"
ju 2
blo "37000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "btn"
t "std_logic"
o 6
suid 11,0
)
)
)
]
shape (Rectangle
uid 422,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,26000,38000,41000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 423,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 424,0
va (VaSet
font "Arial,8,1"
)
xt "28200,31000,30700,32000"
st "tb_lib"
blo "28200,31800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 425,0
va (VaSet
font "Arial,8,1"
)
xt "28200,32000,35800,33000"
st "hit_test_generator"
blo "28200,32800"
tm "CptNameMgr"
)
*55 (Text
uid 426,0
va (VaSet
font "Arial,8,1"
)
xt "28200,33000,30000,34000"
st "U_1"
blo "28200,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 427,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 428,0
text (MLText
uid 429,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,27000,10000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 430,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,39250,28750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*56 (PortIoOut
uid 481,0
shape (CompositeShape
uid 482,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 483,0
sl 0
ro 270
xt "60500,36625,62000,37375"
)
(Line
uid 484,0
sl 0
ro 270
xt "60000,37000,60500,37000"
pts [
"60000,37000"
"60500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 485,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 486,0
va (VaSet
)
xt "63000,36500,64400,37500"
st "btn"
blo "63000,37300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 487,0
decl (Decl
n "btn"
t "std_logic"
o 12
suid 14,0
)
declText (MLText
uid 488,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,33500,6000"
st "btn      : std_logic
"
)
)
*58 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,34000,60000,34000"
pts [
"60000,34000"
"38750,34000"
]
)
start &1
end &42
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "59000,33000,64400,34000"
st "alien_x : (7:0)"
blo "59000,33800"
tm "WireNameMgr"
)
)
on &2
)
*59 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,30000,57000,30000"
pts [
"57000,30000"
"38750,30000"
]
)
start &3
end &43
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "56000,29000,61400,30000"
st "alien_y : (7:0)"
blo "56000,29800"
tm "WireNameMgr"
)
)
on &4
)
*60 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,28000,57000,28000"
pts [
"57000,28000"
"38750,28000"
]
)
start &5
end &44
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "56000,27000,61600,28000"
st "bullet_x : (7:0)"
blo "56000,27800"
tm "WireNameMgr"
)
)
on &6
)
*61 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,29000,57000,29000"
pts [
"57000,29000"
"38750,29000"
]
)
start &7
end &45
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "56000,28000,61600,29000"
st "bullet_y : (7:0)"
blo "56000,28800"
tm "WireNameMgr"
)
)
on &8
)
*62 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,36000,60000,36000"
pts [
"60000,36000"
"38750,36000"
]
)
start &11
end &48
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "59000,35000,64000,36000"
st "gun_x : (7:0)"
blo "59000,35800"
tm "WireNameMgr"
)
)
on &12
)
*63 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "0,16000,6250,16000"
pts [
"0,16000"
"6250,16000"
]
)
start &13
end &35
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "2000,15000,3200,16000"
st "hit"
blo "2000,15800"
tm "WireNameMgr"
)
)
on &14
)
*64 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "14000,35000,26250,35000"
pts [
"14000,35000"
"26250,35000"
]
)
start &15
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "16000,34000,18300,35000"
st "mode"
blo "16000,34800"
tm "WireNameMgr"
)
)
on &16
)
*65 (Wire
uid 263,0
optionalChildren [
*66 (BdJunction
uid 331,0
ps "OnConnectorStrategy"
shape (Circle
uid 332,0
va (VaSet
vasetType 1
)
xt "23600,14600,24400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 264,0
va (VaSet
vasetType 3
)
xt "15750,15000,57000,15000"
pts [
"15750,15000"
"57000,15000"
]
)
start &33
end &9
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
)
xt "18000,14000,19400,15000"
st "clk"
blo "18000,14800"
tm "WireNameMgr"
)
)
on &10
)
*67 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "1000,17000,43000,43000"
pts [
"38750,38000"
"43000,38000"
"43000,43000"
"1000,43000"
"1000,17000"
"6250,17000"
]
)
start &47
end &34
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
isHidden 1
)
xt "36000,37000,38000,38000"
st "done"
blo "36000,37800"
tm "WireNameMgr"
)
)
on &30
)
*68 (Wire
uid 281,0
optionalChildren [
*69 (BdJunction
uid 347,0
ps "OnConnectorStrategy"
shape (Circle
uid 348,0
va (VaSet
vasetType 1
)
xt "22600,15600,23400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "15750,16000,57000,16000"
pts [
"15750,16000"
"57000,16000"
]
)
start &37
end &17
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "18000,15000,20100,16000"
st "rst_n"
blo "18000,15800"
tm "WireNameMgr"
)
)
on &18
)
*70 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "2000,18000,42000,42000"
pts [
"38750,39000"
"42000,39000"
"42000,42000"
"2000,42000"
"2000,18000"
"6250,18000"
]
)
start &50
end &36
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312,0
va (VaSet
isHidden 1
)
xt "35000,38000,37500,39000"
st "ref_hit"
blo "35000,38800"
tm "WireNameMgr"
)
)
on &31
)
*71 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
)
xt "24000,15000,26250,27000"
pts [
"24000,15000"
"24000,27000"
"26250,27000"
]
)
start &66
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
ro 270
va (VaSet
isHidden 1
)
xt "25000,25000,26000,26400"
st "clk"
blo "25800,26400"
tm "WireNameMgr"
)
)
on &10
)
*72 (Wire
uid 341,0
shape (OrthoPolyLine
uid 342,0
va (VaSet
vasetType 3
)
xt "23000,16000,26250,28000"
pts [
"23000,16000"
"23000,28000"
"26250,28000"
]
)
start &69
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
ro 270
va (VaSet
isHidden 1
)
xt "25000,25000,26000,27100"
st "rst_n"
blo "25800,27100"
tm "WireNameMgr"
)
)
on &18
)
*73 (Wire
uid 489,0
shape (OrthoPolyLine
uid 490,0
va (VaSet
vasetType 3
)
xt "38750,37000,60000,37000"
pts [
"38750,37000"
"60000,37000"
]
)
start &52
end &56
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 492,0
va (VaSet
isHidden 1
)
xt "40750,36000,42150,37000"
st "btn"
blo "40750,36800"
tm "WireNameMgr"
)
)
on &57
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *74 (PackageList
uid 185,0
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 186,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*76 (MLText
uid 187,0
va (VaSet
)
xt "0,1000,10800,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 188,0
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 189,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*78 (Text
uid 190,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*79 (MLText
uid 191,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*80 (Text
uid 192,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*81 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*82 (Text
uid 194,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*83 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "512,288,1586,1056"
viewArea "5214,-700,88122,59472"
cachedDiagramExtent "-4200,0,67000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-6000,0"
lastUid 494,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*102 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*104 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,10000,27100,11000"
st "Diagram Signals:"
blo "20000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 14,0
usingSuid 1
emptyRow *105 (LEmptyRow
)
uid 198,0
optionalChildren [
*106 (RefLabelRowHdr
)
*107 (TitleRowHdr
)
*108 (FilterRowHdr
)
*109 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*110 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*111 (GroupColHdr
tm "GroupColHdrMgr"
)
*112 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*113 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*114 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*115 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*116 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*117 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*118 (LeafLogPort
port (LogicalPort
decl (Decl
n "hit"
t "std_logic"
o 1
suid 7,0
)
)
uid 135,0
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "mode"
t "std_logic"
o 2
suid 8,0
)
)
uid 137,0
)
*120 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "alien_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 1,0
)
)
uid 139,0
)
*121 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "alien_y"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 2,0
)
)
uid 141,0
)
*122 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bullet_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 3,0
)
)
uid 143,0
)
*123 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bullet_y"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 4,0
)
)
uid 145,0
)
*124 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 7
suid 5,0
)
)
uid 147,0
)
*125 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gun_x"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 6,0
)
)
uid 149,0
)
*126 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 9
suid 9,0
)
)
uid 151,0
)
*127 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "done"
t "std_logic"
o 10
suid 10,0
)
)
uid 299,0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ref_hit"
t "std_logic"
o 11
suid 13,0
)
)
uid 349,0
)
*129 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "btn"
t "std_logic"
o 12
suid 14,0
)
)
uid 493,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 211,0
optionalChildren [
*130 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *131 (MRCItem
litem &105
pos 12
dimension 20
)
uid 213,0
optionalChildren [
*132 (MRCItem
litem &106
pos 0
dimension 20
uid 214,0
)
*133 (MRCItem
litem &107
pos 1
dimension 23
uid 215,0
)
*134 (MRCItem
litem &108
pos 2
hidden 1
dimension 20
uid 216,0
)
*135 (MRCItem
litem &118
pos 6
dimension 20
uid 136,0
)
*136 (MRCItem
litem &119
pos 7
dimension 20
uid 138,0
)
*137 (MRCItem
litem &120
pos 0
dimension 20
uid 140,0
)
*138 (MRCItem
litem &121
pos 1
dimension 20
uid 142,0
)
*139 (MRCItem
litem &122
pos 2
dimension 20
uid 144,0
)
*140 (MRCItem
litem &123
pos 3
dimension 20
uid 146,0
)
*141 (MRCItem
litem &124
pos 4
dimension 20
uid 148,0
)
*142 (MRCItem
litem &125
pos 5
dimension 20
uid 150,0
)
*143 (MRCItem
litem &126
pos 8
dimension 20
uid 152,0
)
*144 (MRCItem
litem &127
pos 9
dimension 20
uid 300,0
)
*145 (MRCItem
litem &128
pos 10
dimension 20
uid 350,0
)
*146 (MRCItem
litem &129
pos 11
dimension 20
uid 494,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 217,0
optionalChildren [
*147 (MRCItem
litem &109
pos 0
dimension 20
uid 218,0
)
*148 (MRCItem
litem &111
pos 1
dimension 50
uid 219,0
)
*149 (MRCItem
litem &112
pos 2
dimension 100
uid 220,0
)
*150 (MRCItem
litem &113
pos 3
dimension 50
uid 221,0
)
*151 (MRCItem
litem &114
pos 4
dimension 100
uid 222,0
)
*152 (MRCItem
litem &115
pos 5
dimension 100
uid 223,0
)
*153 (MRCItem
litem &116
pos 6
dimension 50
uid 224,0
)
*154 (MRCItem
litem &117
pos 7
dimension 80
uid 225,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 212,0
vaOverrides [
]
)
]
)
uid 197,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *155 (LEmptyRow
)
uid 227,0
optionalChildren [
*156 (RefLabelRowHdr
)
*157 (TitleRowHdr
)
*158 (FilterRowHdr
)
*159 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*160 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*161 (GroupColHdr
tm "GroupColHdrMgr"
)
*162 (NameColHdr
tm "GenericNameColHdrMgr"
)
*163 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*164 (InitColHdr
tm "GenericValueColHdrMgr"
)
*165 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*166 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 239,0
optionalChildren [
*167 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *168 (MRCItem
litem &155
pos 0
dimension 20
)
uid 241,0
optionalChildren [
*169 (MRCItem
litem &156
pos 0
dimension 20
uid 242,0
)
*170 (MRCItem
litem &157
pos 1
dimension 23
uid 243,0
)
*171 (MRCItem
litem &158
pos 2
hidden 1
dimension 20
uid 244,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 245,0
optionalChildren [
*172 (MRCItem
litem &159
pos 0
dimension 20
uid 246,0
)
*173 (MRCItem
litem &161
pos 1
dimension 50
uid 247,0
)
*174 (MRCItem
litem &162
pos 2
dimension 100
uid 248,0
)
*175 (MRCItem
litem &163
pos 3
dimension 100
uid 249,0
)
*176 (MRCItem
litem &164
pos 4
dimension 50
uid 250,0
)
*177 (MRCItem
litem &165
pos 5
dimension 50
uid 251,0
)
*178 (MRCItem
litem &166
pos 6
dimension 80
uid 252,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 240,0
vaOverrides [
]
)
]
)
uid 226,0
type 1
)
activeModelName "BlockDiag"
)
