{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.971449,
	"cts__clock__skew__setup__pre_repair": 2.61891,
	"cts__clock__skew__hold__pre_repair": 0.189813,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.0430003,
	"cts__timing__drv__max_slew__pre_repair": 1,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.92668,
	"cts__timing__drv__max_cap__pre_repair": 18,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 14708,
	"cts__power__internal__total__pre_repair": 0.167662,
	"cts__power__switching__total__pre_repair": 0.0912159,
	"cts__power__leakage__total__pre_repair": 0.0310656,
	"cts__power__total__pre_repair": 0.289943,
	"cts__design__io__pre_repair": 495,
	"cts__design__die__area__pre_repair": 2.25e+06,
	"cts__design__core__area__pre_repair": 2.06342e+06,
	"cts__design__instance__count__pre_repair": 172617,
	"cts__design__instance__area__pre_repair": 780189,
	"cts__design__instance__count__stdcell__pre_repair": 172481,
	"cts__design__instance__area__stdcell__pre_repair": 351106,
	"cts__design__instance__count__macros__pre_repair": 136,
	"cts__design__instance__area__macros__pre_repair": 429084,
	"cts__design__instance__utilization__pre_repair": 0.378106,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.214831,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.971449,
	"cts__clock__skew__setup__post_repair": 2.61891,
	"cts__clock__skew__hold__post_repair": 0.189813,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0430003,
	"cts__timing__drv__max_slew__post_repair": 1,
	"cts__timing__drv__max_cap_limit__post_repair": -0.92668,
	"cts__timing__drv__max_cap__post_repair": 18,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 15449,
	"cts__power__internal__total__post_repair": 0.167668,
	"cts__power__switching__total__post_repair": 0.0912304,
	"cts__power__leakage__total__post_repair": 0.0310658,
	"cts__power__total__post_repair": 0.289964,
	"cts__design__io__post_repair": 495,
	"cts__design__die__area__post_repair": 2.25e+06,
	"cts__design__core__area__post_repair": 2.06342e+06,
	"cts__design__instance__count__post_repair": 172618,
	"cts__design__instance__area__post_repair": 780193,
	"cts__design__instance__count__stdcell__post_repair": 172482,
	"cts__design__instance__area__stdcell__post_repair": 351109,
	"cts__design__instance__count__macros__post_repair": 136,
	"cts__design__instance__area__macros__post_repair": 429084,
	"cts__design__instance__utilization__post_repair": 0.378107,
	"cts__design__instance__utilization__stdcell__post_repair": 0.214833,
	"cts__design__instance__displacement__total": 1395.51,
	"cts__design__instance__displacement__mean": 0.008,
	"cts__design__instance__displacement__max": 19.487,
	"cts__route__wirelength__estimated": 5.20923e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 2150,
	"cts__design__instance__displacement__total": 5402.34,
	"cts__design__instance__displacement__mean": 0.0305,
	"cts__design__instance__displacement__max": 19.8365,
	"cts__route__wirelength__estimated": 5.22746e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.876884,
	"cts__clock__skew__setup": 2.62068,
	"cts__clock__skew__hold": 0.381853,
	"cts__timing__drv__max_slew_limit": -0.043001,
	"cts__timing__drv__max_slew": 1,
	"cts__timing__drv__max_cap_limit": -0.92668,
	"cts__timing__drv__max_cap": 18,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.167763,
	"cts__power__switching__total": 0.0915384,
	"cts__power__leakage__total": 0.031093,
	"cts__power__total": 0.290394,
	"cts__design__io": 495,
	"cts__design__die__area": 2.25e+06,
	"cts__design__core__area": 2.06342e+06,
	"cts__design__instance__count": 174768,
	"cts__design__instance__area": 781964,
	"cts__design__instance__count__stdcell": 174632,
	"cts__design__instance__area__stdcell": 352880,
	"cts__design__instance__count__macros": 136,
	"cts__design__instance__area__macros": 429084,
	"cts__design__instance__utilization": 0.378966,
	"cts__design__instance__utilization__stdcell": 0.215917
}