Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 13 17:34:37 2017
| Host         : DESKTOP-UUUV63S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file demo1_timing_summary_routed.rpt -rpx demo1_timing_summary_routed.rpx
| Design       : demo1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.310        0.000                      0                   18        0.219        0.000                      0                   18        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 7.310        0.000                      0                   18        0.219        0.000                      0                   18        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.642ns (26.563%)  route 1.775ns (73.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.530     8.047    controller0/led[7]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.681    15.163    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[1]/C
                         clock pessimism              0.434    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X113Y67        FDRE (Setup_fdre_C_CE)      -0.205    15.357    controller0/led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.642ns (26.563%)  route 1.775ns (73.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.530     8.047    controller0/led[7]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.681    15.163    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[2]/C
                         clock pessimism              0.434    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X113Y67        FDRE (Setup_fdre_C_CE)      -0.205    15.357    controller0/led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.642ns (26.563%)  route 1.775ns (73.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.530     8.047    controller0/led[7]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.681    15.163    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[6]/C
                         clock pessimism              0.434    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X113Y67        FDRE (Setup_fdre_C_CE)      -0.205    15.357    controller0/led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.642ns (26.563%)  route 1.775ns (73.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.530     8.047    controller0/led[7]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.681    15.163    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[7]/C
                         clock pessimism              0.434    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X113Y67        FDRE (Setup_fdre_C_CE)      -0.205    15.357    controller0/led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.642ns (27.117%)  route 1.725ns (72.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.481     7.998    controller0/led[7]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679    15.161    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[0]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X113Y68        FDRE (Setup_fdre_C_CE)      -0.205    15.355    controller0/led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.642ns (27.117%)  route 1.725ns (72.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.481     7.998    controller0/led[7]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679    15.161    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[3]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X113Y68        FDRE (Setup_fdre_C_CE)      -0.205    15.355    controller0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.642ns (27.117%)  route 1.725ns (72.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.481     7.998    controller0/led[7]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679    15.161    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[4]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X113Y68        FDRE (Setup_fdre_C_CE)      -0.205    15.355    controller0/led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.642ns (27.117%)  route 1.725ns (72.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 f  controller0/state_reg[2]/Q
                         net (fo=9, routed)           1.244     7.393    controller0/state[2]
    SLICE_X112Y67        LUT3 (Prop_lut3_I0_O)        0.124     7.517 r  controller0/led[7]_i_1/O
                         net (fo=8, routed)           0.481     7.998    controller0/led[7]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679    15.161    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[5]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X113Y68        FDRE (Setup_fdre_C_CE)      -0.205    15.355    controller0/led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 controller0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.580ns (24.161%)  route 1.821ns (75.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.456     6.086 r  controller0/state_reg[0]/Q
                         net (fo=10, routed)          1.821     7.907    controller0/state[0]
    SLICE_X113Y68        LUT6 (Prop_lut6_I4_O)        0.124     8.031 r  controller0/led[5]_i_1/O
                         net (fo=1, routed)           0.000     8.031    controller0/led[5]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679    15.161    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[5]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X113Y68        FDRE (Setup_fdre_C_D)        0.031    15.591    controller0/led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 controller0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.273%)  route 1.810ns (75.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.868     5.630    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.456     6.086 r  controller0/state_reg[0]/Q
                         net (fo=10, routed)          1.810     7.896    controller0/state[0]
    SLICE_X113Y68        LUT6 (Prop_lut6_I4_O)        0.124     8.020 r  controller0/led[4]_i_1/O
                         net (fo=1, routed)           0.000     8.020    controller0/led[4]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679    15.161    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[4]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X113Y68        FDRE (Setup_fdre_C_D)        0.031    15.591    controller0/led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 controller0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  controller0/state_reg[0]/Q
                         net (fo=10, routed)          0.125     1.851    controller0/state[0]
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  controller0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    controller0/state[0]_i_1_n_0
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.910     2.104    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[0]/C
                         clock pessimism             -0.519     1.585    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.092     1.677    controller0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  controller0/state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.894    controller0/state[1]
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.045     1.939 r  controller0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    controller0/state[1]_i_1_n_0
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.910     2.104    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[1]/C
                         clock pessimism             -0.519     1.585    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.091     1.676    controller0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.240%)  route 0.310ns (59.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  controller0/state_reg[2]/Q
                         net (fo=9, routed)           0.310     2.059    controller0/state[2]
    SLICE_X113Y68        LUT6 (Prop_lut6_I0_O)        0.045     2.104 r  controller0/led[4]_i_1/O
                         net (fo=1, routed)           0.000     2.104    controller0/led[4]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.901     2.095    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[4]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092     1.684    controller0/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.477%)  route 0.320ns (60.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  controller0/state_reg[2]/Q
                         net (fo=9, routed)           0.320     2.069    controller0/state[2]
    SLICE_X113Y67        LUT5 (Prop_lut5_I0_O)        0.045     2.114 r  controller0/led[7]_i_2/O
                         net (fo=1, routed)           0.000     2.114    controller0/led[7]_i_2_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.902     2.096    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[7]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.092     1.685    controller0/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.904%)  route 0.342ns (62.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  controller0/state_reg[2]/Q
                         net (fo=9, routed)           0.342     2.091    controller0/state[2]
    SLICE_X113Y68        LUT6 (Prop_lut6_I0_O)        0.045     2.136 r  controller0/led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.136    controller0/led[0]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.901     2.095    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[0]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092     1.684    controller0/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 controller0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.426%)  route 0.388ns (67.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  controller0/state_reg[0]/Q
                         net (fo=10, routed)          0.388     2.114    controller0/state[0]
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.045     2.159 r  controller0/led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.159    controller0/led[1]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.902     2.096    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[1]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.091     1.684    controller0/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 controller0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.700%)  route 0.420ns (69.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  controller0/state_reg[1]/Q
                         net (fo=10, routed)          0.420     2.146    controller0/state[1]
    SLICE_X113Y67        LUT6 (Prop_lut6_I3_O)        0.045     2.191 r  controller0/led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.191    controller0/led[2]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.902     2.096    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[2]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.092     1.685    controller0/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 controller0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.209ns (34.523%)  route 0.396ns (65.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  controller0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  controller0/state_reg[2]/Q
                         net (fo=9, routed)           0.396     2.145    controller0/state[2]
    SLICE_X113Y68        LUT6 (Prop_lut6_I0_O)        0.045     2.190 r  controller0/led[5]_i_1/O
                         net (fo=1, routed)           0.000     2.190    controller0/led[5]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.901     2.095    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[5]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092     1.684    controller0/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 controller0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.863%)  route 0.458ns (71.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  controller0/state_reg[1]/Q
                         net (fo=10, routed)          0.458     2.184    controller0/state[1]
    SLICE_X113Y68        LUT6 (Prop_lut6_I3_O)        0.045     2.229 r  controller0/led[3]_i_1/O
                         net (fo=1, routed)           0.000     2.229    controller0/led[3]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.901     2.095    controller0/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  controller0/led_reg[3]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.091     1.683    controller0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 controller0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.773%)  route 0.460ns (71.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.638     1.585    controller0/clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  controller0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  controller0/state_reg[1]/Q
                         net (fo=10, routed)          0.460     2.186    controller0/state[1]
    SLICE_X113Y67        LUT5 (Prop_lut5_I2_O)        0.045     2.231 r  controller0/led[6]_i_1/O
                         net (fo=1, routed)           0.000     2.231    controller0/led[6]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.902     2.096    controller0/clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  controller0/led_reg[6]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.092     1.685    controller0/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.546    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y68  controller0/led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y67  controller0/led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y67  controller0/led_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y68  controller0/led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y68  controller0/led_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y68  controller0/led_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y67  controller0/led_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y67  controller0/led_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y56  controller0/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  controller0/led_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y68  controller0/led_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y56  controller0/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y56  controller0/state_reg[1]/C



