@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_1 (in view: work.top(verilog)) on net tmds_data_p[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_2 (in view: work.top(verilog)) on net tmds_data_p[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_3 (in view: work.top(verilog)) on net tmds_data_p[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_1 (in view: work.top(verilog)) on net tmds_data_n[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_2 (in view: work.top(verilog)) on net tmds_data_n[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_3 (in view: work.top(verilog)) on net tmds_data_n[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":56:20:56:29|Tristate driver tmds_clk_p (in view: work.top(verilog)) on net tmds_clk_p (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":55:20:55:29|Tristate driver tmds_clk_n (in view: work.top(verilog)) on net tmds_clk_n (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":44:20:44:26|Tristate driver lcd_pwm (in view: work.top(verilog)) on net lcd_pwm (in view: work.top(verilog)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Found counter in view:work.hdmi_out_top(verilog) instance sync_vg1.h_count[10:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Found counter in view:work.hdmi_out_top(verilog) instance sync_vg.h_count[10:0] 
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Removing sequential instance sync_vg.y_out_1[0] (in view: work.hdmi_out_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Removing sequential instance sync_vg1.y_out_1[0] (in view: work.hdmi_out_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\pattern_vg.v":61:4:61:9|Removing sequential instance hdmi_out_top.pattern_vg1.ramp_values[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m[3] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m[1] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m[1] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n0q_m[2] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n1q_m[2] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n1q_m[1] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n0q_m[1] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m[3] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m[2] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m[2] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[7] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[8] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[9] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[0] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[3] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[1] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[2] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[6] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[7] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[0] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[11] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[8] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[8] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[6] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[4] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[1] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[5] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[10] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[4] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.de_reg (in view: work.top(verilog)) with 63 loads 3 times to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n1q_m[2] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n0q_m[2] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n0q_m[1] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n1q_m[1] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
