# Counter repeats each value of a mod-60 counter 60 times

Each count in the sequence of a mod-60 counter is repeated for 60 times. Verilog dataflow modelling style is used with only multiplexer, comparator, and adder.
