<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 265</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page265-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a265.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 1&#160;11-11</p>
<p style="position:absolute;top:47px;left:401px;white-space:nowrap" class="ft01">PROGRAMMING&#160;WITH INTEL® STREAMING SIMD EXTENSIONS 2&#160;(INTEL® SSE2)</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft04">The MOVDQA (move aligned&#160;double quadword)&#160;instruction&#160;transfers&#160;a double&#160;quadword&#160;operand from memory to&#160;<br/>an&#160;XMM&#160;register&#160;or&#160;vice&#160;versa;&#160;or&#160;between&#160;XMM&#160;registers.&#160;The&#160;memory&#160;address must be&#160;aligned to&#160;a 16-byte&#160;<br/>boundary; otherwise,&#160;a&#160;general-protection exception&#160;(#GP) is&#160;generated.<br/>The MOVDQU (move&#160;unaligned&#160;double&#160;quadword) instruction performs&#160;the same&#160;operations&#160;as&#160;the&#160;MOVDQA&#160;<br/>instruction, except&#160;that 16-byte alignment&#160;of a memory address&#160;is not required.<br/>The PADDQ&#160;(packed quadword&#160;add) instruction adds two packed&#160;quadword integer operands&#160;or two single quad-<br/>word&#160;integer operands,&#160;and stores&#160;the&#160;results in an&#160;XMM or&#160;MMX&#160;register, respectively.&#160;This instruction&#160;can&#160;operate&#160;<br/>on either&#160;unsigned&#160;or signed (two’s&#160;complement notation) integer&#160;operands.<br/>The&#160;PSUBQ (packed quadword subtract) instruction subtracts&#160;two&#160;packed quadword&#160;integer operands or&#160;two single&#160;<br/>quadword integer&#160;operands,&#160;and stores the&#160;results in&#160;an XMM or MMX&#160;register,&#160;respectively.&#160;Like&#160;the&#160;PADDQ&#160;<br/>instruction,&#160;PSUBQ&#160;can&#160;operate on&#160;either unsigned or&#160;signed (two’s&#160;complement notation) integer&#160;operands.<br/>The PMULUDQ (multiply&#160;packed unsigned&#160;doubleword&#160;integers)&#160;instruction&#160;performs an unsigned multiply&#160;of&#160;<br/>unsigned doubleword integers and&#160;returns a&#160;quadword&#160;result.&#160;Both&#160;64-bit and&#160;128-bit versions of this&#160;instruction&#160;<br/>are available.&#160;The 64-bit version operates on two doubleword&#160;integers&#160;stored&#160;in the low doubleword of&#160;each source&#160;<br/>operand,&#160;and the&#160;quadword result&#160;is returned&#160;to an MMX&#160;register. The&#160;128-bit version performs a&#160;packed&#160;multiply&#160;<br/>of two pairs of doubleword integers.&#160;Here,&#160;the&#160;doublewords&#160;are packed&#160;in the&#160;first and&#160;third doublewords of the&#160;<br/>source&#160;operands,&#160;and the quadword&#160;results are stored&#160;in&#160;the&#160;low and high&#160;quadwords of an&#160;XMM register.<br/>The&#160;PSHUFLW (shuffle packed&#160;low&#160;words) instruction shuffles&#160;the word integers&#160;packed&#160;into&#160;the low quadword&#160;of&#160;<br/>the source&#160;operand and&#160;stores&#160;the shuffled&#160;result in the&#160;low quadword&#160;of&#160;the destination operand. An&#160;8-bit imme-<br/>diate&#160;operand specifies&#160;the&#160;shuffle&#160;order.<br/>The PSHUFHW (shuffle&#160;packed high words) instruction shuffles&#160;the word integers packed into the high quadword&#160;of&#160;<br/>the source&#160;operand and stores&#160;the&#160;shuffled&#160;result&#160;in the&#160;high quadword&#160;of the destination&#160;operand. An 8-bit imme-<br/>diate&#160;operand specifies&#160;the&#160;shuffle&#160;order.<br/>The PSHUFD (shuffle packed&#160;doubleword&#160;integers)&#160;instruction shuffles the&#160;doubleword&#160;integers packed&#160;into the&#160;<br/>source operand and stores the&#160;shuffled result in&#160;the&#160;destination operand. An 8-bit immediate operand specifies the&#160;<br/>shuffle order.<br/>The PSLLDQ&#160;(shift&#160;double&#160;quadword left logical) instruction&#160;shifts the contents&#160;of&#160;the source operand to&#160;the left by&#160;<br/>the amount of bytes&#160;specified by&#160;an&#160;immediate&#160;operand.&#160;The empty&#160;low-order&#160;bytes are&#160;cleared (set to&#160;0).<br/>The PSRLDQ (shift double&#160;quadword right&#160;logical)&#160;instruction shifts the&#160;contents of the&#160;source operand&#160;to the&#160;right&#160;<br/>by the amount&#160;of&#160;bytes specified by an&#160;immediate operand. The empty&#160;high-order&#160;bytes are cleared&#160;(set to&#160;0).<br/>The PUNPCKHQDQ (Unpack&#160;high quadwords) instruction interleaves the high quadword&#160;of the&#160;source&#160;operand and&#160;<br/>the&#160;high&#160;quadword of&#160;the&#160;destination&#160;operand&#160;and writes them&#160;to the&#160;destination&#160;register.<br/>The&#160;PUNPCKLQDQ (Unpack&#160;low quadwords) instruction interleaves&#160;the&#160;low quadwords&#160;of the&#160;source&#160;operand&#160;and&#160;<br/>the low quadwords of the&#160;destination&#160;operand and&#160;writes&#160;them to&#160;the destination register.<br/>Two additional SSE&#160;instructions&#160;enable data&#160;movement from the&#160;MMX registers&#160;to the&#160;XMM&#160;registers.&#160;<br/>The&#160;MOVQ2DQ (move quadword&#160;integer from MMX&#160;to XMM registers) instruction moves the&#160;quadword integer&#160;from&#160;<br/>an MMX&#160;source&#160;register&#160;to an XMM&#160;destination&#160;register.<br/>The MOVDQ2Q (move quadword integer from&#160;XMM to MMX registers)&#160;instruction moves the low quadword integer&#160;<br/>from an&#160;XMM source&#160;register&#160;to an&#160;MMX destination register.&#160;</p>
<p style="position:absolute;top:883px;left:69px;white-space:nowrap" class="ft03">11.4.3&#160;</p>
<p style="position:absolute;top:883px;left:149px;white-space:nowrap" class="ft03">128-Bit SIMD Integer Instruction Extensions</p>
<p style="position:absolute;top:913px;left:69px;white-space:nowrap" class="ft04">All of 64-bit&#160;SIMD&#160;integer&#160;instructions introduced with&#160;MMX technology&#160;and SSE&#160;extensions (with the&#160;exception of&#160;<br/>the PSHUFW instruction) have&#160;been&#160;extended by&#160;SSE2&#160;extensions&#160;to operate&#160;on&#160;128-bit packed&#160;integer operands&#160;<br/>located in&#160;XMM registers. The 128-bit&#160;versions&#160;of&#160;these&#160;instructions follow&#160;the same&#160;SIMD&#160;conventions&#160;regarding&#160;<br/>packed&#160;operands&#160;as&#160;the&#160;64-bit&#160;versions.&#160;For example,&#160;where the 64-bit version of the PADDB instruction operates&#160;<br/>on 8&#160;packed&#160;bytes,&#160;the&#160;128-bit&#160;version operates&#160;on 16&#160;packed&#160;bytes.&#160;</p>
</div>
</body>
</html>
