
ProjectLasaros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000987c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008987c  0008987c  0001187c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000adc  20070000  00089884  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a358  20070ae0  0008a368  00018ae0  2**3
                  ALLOC
  4 .stack        00002000  2007ae38  000946c0  00018ae0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018adc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00018b05  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001d2e8  00000000  00000000  00018b60  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004f16  00000000  00000000  00035e48  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000a749  00000000  00000000  0003ad5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001290  00000000  00000000  000454a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000011a0  00000000  00000000  00046737  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ecd3  00000000  00000000  000478d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001d47b  00000000  00000000  000665aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006c9e9  00000000  00000000  00083a25  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000383c  00000000  00000000  000f0410  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ce38 	.word	0x2007ce38
   80004:	000832e5 	.word	0x000832e5
   80008:	000832e1 	.word	0x000832e1
   8000c:	000832e1 	.word	0x000832e1
   80010:	000832e1 	.word	0x000832e1
   80014:	000832e1 	.word	0x000832e1
   80018:	000832e1 	.word	0x000832e1
	...
   8002c:	000818f1 	.word	0x000818f1
   80030:	000832e1 	.word	0x000832e1
   80034:	00000000 	.word	0x00000000
   80038:	0008196d 	.word	0x0008196d
   8003c:	000819a9 	.word	0x000819a9
   80040:	000832e1 	.word	0x000832e1
   80044:	000832e1 	.word	0x000832e1
   80048:	000832e1 	.word	0x000832e1
   8004c:	000832e1 	.word	0x000832e1
   80050:	000832e1 	.word	0x000832e1
   80054:	000832e1 	.word	0x000832e1
   80058:	000832e1 	.word	0x000832e1
   8005c:	000832e1 	.word	0x000832e1
   80060:	000832e1 	.word	0x000832e1
   80064:	000832e1 	.word	0x000832e1
   80068:	00000000 	.word	0x00000000
   8006c:	0008312d 	.word	0x0008312d
   80070:	00083141 	.word	0x00083141
   80074:	00083155 	.word	0x00083155
   80078:	00083169 	.word	0x00083169
	...
   80084:	00081619 	.word	0x00081619
   80088:	000832e1 	.word	0x000832e1
   8008c:	000832e1 	.word	0x000832e1
   80090:	000832e1 	.word	0x000832e1
   80094:	000832e1 	.word	0x000832e1
   80098:	000832e1 	.word	0x000832e1
   8009c:	000832e1 	.word	0x000832e1
   800a0:	000832e1 	.word	0x000832e1
   800a4:	00000000 	.word	0x00000000
   800a8:	000832e1 	.word	0x000832e1
   800ac:	00081395 	.word	0x00081395
   800b0:	00081361 	.word	0x00081361
   800b4:	000832e1 	.word	0x000832e1
   800b8:	000832e1 	.word	0x000832e1
   800bc:	000832e1 	.word	0x000832e1
   800c0:	000832e1 	.word	0x000832e1
   800c4:	000832e1 	.word	0x000832e1
   800c8:	000832e1 	.word	0x000832e1
   800cc:	000832e1 	.word	0x000832e1
   800d0:	000832e1 	.word	0x000832e1
   800d4:	000832e1 	.word	0x000832e1
   800d8:	000832e1 	.word	0x000832e1
   800dc:	000832e1 	.word	0x000832e1
   800e0:	000832e1 	.word	0x000832e1
   800e4:	000832e1 	.word	0x000832e1
   800e8:	000832e1 	.word	0x000832e1
   800ec:	000832e1 	.word	0x000832e1
   800f0:	000832e1 	.word	0x000832e1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ae0 	.word	0x20070ae0
   80110:	00000000 	.word	0x00000000
   80114:	00089884 	.word	0x00089884

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00089884 	.word	0x00089884
   8013c:	20070ae4 	.word	0x20070ae4
   80140:	00089884 	.word	0x00089884
   80144:	00000000 	.word	0x00000000

00080148 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80148:	4b0f      	ldr	r3, [pc, #60]	; (80188 <twi_set_speed+0x40>)
   8014a:	4299      	cmp	r1, r3
   8014c:	d819      	bhi.n	80182 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8014e:	0049      	lsls	r1, r1, #1
   80150:	fbb2 f2f1 	udiv	r2, r2, r1
   80154:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80156:	2aff      	cmp	r2, #255	; 0xff
   80158:	d907      	bls.n	8016a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8015a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   8015c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8015e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80160:	2aff      	cmp	r2, #255	; 0xff
   80162:	d903      	bls.n	8016c <twi_set_speed+0x24>
   80164:	2b07      	cmp	r3, #7
   80166:	d1f9      	bne.n	8015c <twi_set_speed+0x14>
   80168:	e000      	b.n	8016c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8016a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8016c:	0211      	lsls	r1, r2, #8
   8016e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   80170:	041b      	lsls	r3, r3, #16
   80172:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80176:	430b      	orrs	r3, r1
   80178:	b2d2      	uxtb	r2, r2
   8017a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   8017c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   8017e:	2000      	movs	r0, #0
   80180:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   80182:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   80184:	4770      	bx	lr
   80186:	bf00      	nop
   80188:	00061a80 	.word	0x00061a80

0008018c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   8018c:	b538      	push	{r3, r4, r5, lr}
   8018e:	4604      	mov	r4, r0
   80190:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   80192:	f04f 33ff 	mov.w	r3, #4294967295
   80196:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80198:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8019a:	2380      	movs	r3, #128	; 0x80
   8019c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   8019e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   801a0:	2308      	movs	r3, #8
   801a2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   801a4:	2320      	movs	r3, #32
   801a6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   801a8:	2304      	movs	r3, #4
   801aa:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   801ac:	6849      	ldr	r1, [r1, #4]
   801ae:	682a      	ldr	r2, [r5, #0]
   801b0:	4b05      	ldr	r3, [pc, #20]	; (801c8 <twi_master_init+0x3c>)
   801b2:	4798      	blx	r3
   801b4:	2801      	cmp	r0, #1
   801b6:	bf14      	ite	ne
   801b8:	2000      	movne	r0, #0
   801ba:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   801bc:	7a6b      	ldrb	r3, [r5, #9]
   801be:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   801c0:	bf04      	itt	eq
   801c2:	2340      	moveq	r3, #64	; 0x40
   801c4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   801c6:	bd38      	pop	{r3, r4, r5, pc}
   801c8:	00080149 	.word	0x00080149

000801cc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   801cc:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   801d0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   801d2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   801d4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   801d6:	2b00      	cmp	r3, #0
   801d8:	d049      	beq.n	8026e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   801da:	2200      	movs	r2, #0
   801dc:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   801de:	6848      	ldr	r0, [r1, #4]
   801e0:	0200      	lsls	r0, r0, #8
   801e2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   801e6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   801ea:	7c0d      	ldrb	r5, [r1, #16]
   801ec:	042d      	lsls	r5, r5, #16
   801ee:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   801f2:	4328      	orrs	r0, r5
   801f4:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   801f6:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   801f8:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   801fa:	b15a      	cbz	r2, 80214 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   801fc:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   801fe:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80200:	bfc4      	itt	gt
   80202:	784d      	ldrbgt	r5, [r1, #1]
   80204:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80208:	2a02      	cmp	r2, #2
   8020a:	dd04      	ble.n	80216 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   8020c:	788a      	ldrb	r2, [r1, #2]
   8020e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   80212:	e000      	b.n	80216 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80214:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80216:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80218:	2b01      	cmp	r3, #1
   8021a:	d104      	bne.n	80226 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8021c:	2203      	movs	r2, #3
   8021e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80220:	f04f 0c01 	mov.w	ip, #1
   80224:	e02b      	b.n	8027e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80226:	2201      	movs	r2, #1
   80228:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   8022a:	f04f 0c00 	mov.w	ip, #0
   8022e:	e026      	b.n	8027e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80230:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80232:	f411 7f80 	tst.w	r1, #256	; 0x100
   80236:	d11c      	bne.n	80272 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80238:	1e55      	subs	r5, r2, #1
   8023a:	b1e2      	cbz	r2, 80276 <twi_master_read+0xaa>
   8023c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8023e:	2b01      	cmp	r3, #1
   80240:	d105      	bne.n	8024e <twi_master_read+0x82>
   80242:	f1bc 0f00 	cmp.w	ip, #0
   80246:	d102      	bne.n	8024e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80248:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   8024c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   8024e:	f011 0f02 	tst.w	r1, #2
   80252:	d004      	beq.n	8025e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80254:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80256:	7032      	strb	r2, [r6, #0]

		cnt--;
   80258:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8025a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   8025c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8025e:	2b00      	cmp	r3, #0
   80260:	d1e6      	bne.n	80230 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80262:	6a23      	ldr	r3, [r4, #32]
   80264:	f013 0f01 	tst.w	r3, #1
   80268:	d0fb      	beq.n	80262 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   8026a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   8026c:	e014      	b.n	80298 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8026e:	2001      	movs	r0, #1
   80270:	e012      	b.n	80298 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80272:	2005      	movs	r0, #5
   80274:	e010      	b.n	80298 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   80276:	2009      	movs	r0, #9
   80278:	e00e      	b.n	80298 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8027a:	2005      	movs	r0, #5
   8027c:	e00c      	b.n	80298 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8027e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80280:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   80284:	d1f9      	bne.n	8027a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80286:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   8028a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   8028e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   80292:	f643 2798 	movw	r7, #15000	; 0x3a98
   80296:	e7d2      	b.n	8023e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   80298:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   8029c:	4770      	bx	lr
   8029e:	bf00      	nop

000802a0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   802a0:	b470      	push	{r4, r5, r6}
   802a2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   802a4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   802a6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   802a8:	2a00      	cmp	r2, #0
   802aa:	d03f      	beq.n	8032c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   802ac:	2400      	movs	r4, #0
   802ae:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   802b0:	7c0e      	ldrb	r6, [r1, #16]
   802b2:	0436      	lsls	r6, r6, #16
   802b4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   802b8:	684d      	ldr	r5, [r1, #4]
   802ba:	022d      	lsls	r5, r5, #8
   802bc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   802c0:	4335      	orrs	r5, r6
   802c2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   802c4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   802c6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   802c8:	b15c      	cbz	r4, 802e2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
   802ca:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   802cc:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   802ce:	bfc4      	itt	gt
   802d0:	784e      	ldrbgt	r6, [r1, #1]
   802d2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   802d6:	2c02      	cmp	r4, #2
   802d8:	dd04      	ble.n	802e4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   802da:	7889      	ldrb	r1, [r1, #2]
   802dc:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   802e0:	e000      	b.n	802e4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   802e2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   802e4:	60dd      	str	r5, [r3, #12]
   802e6:	e00b      	b.n	80300 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   802e8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   802ea:	f411 7f80 	tst.w	r1, #256	; 0x100
   802ee:	d11f      	bne.n	80330 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   802f0:	f011 0f04 	tst.w	r1, #4
   802f4:	d0f8      	beq.n	802e8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   802f6:	f810 1b01 	ldrb.w	r1, [r0], #1
   802fa:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   802fc:	3a01      	subs	r2, #1
   802fe:	d007      	beq.n	80310 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80300:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80302:	f411 7f80 	tst.w	r1, #256	; 0x100
   80306:	d115      	bne.n	80334 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80308:	f011 0f04 	tst.w	r1, #4
   8030c:	d1f3      	bne.n	802f6 <twi_master_write+0x56>
   8030e:	e7eb      	b.n	802e8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80310:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   80312:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80316:	d10f      	bne.n	80338 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80318:	f012 0f04 	tst.w	r2, #4
   8031c:	d0f8      	beq.n	80310 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8031e:	2202      	movs	r2, #2
   80320:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80322:	6a1a      	ldr	r2, [r3, #32]
   80324:	f012 0f01 	tst.w	r2, #1
   80328:	d0fb      	beq.n	80322 <twi_master_write+0x82>
   8032a:	e006      	b.n	8033a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8032c:	2001      	movs	r0, #1
   8032e:	e004      	b.n	8033a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80330:	2005      	movs	r0, #5
   80332:	e002      	b.n	8033a <twi_master_write+0x9a>
   80334:	2005      	movs	r0, #5
   80336:	e000      	b.n	8033a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80338:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8033a:	bc70      	pop	{r4, r5, r6}
   8033c:	4770      	bx	lr
   8033e:	bf00      	nop

00080340 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
   80340:	b500      	push	{lr}
   80342:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
   80344:	2300      	movs	r3, #0
   80346:	aa06      	add	r2, sp, #24
   80348:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
   8034c:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
   8034e:	2201      	movs	r2, #1
   80350:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
   80352:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
   80356:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
   8035a:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
   8035c:	a901      	add	r1, sp, #4
   8035e:	4b02      	ldr	r3, [pc, #8]	; (80368 <twi_probe+0x28>)
   80360:	4798      	blx	r3
}
   80362:	b007      	add	sp, #28
   80364:	f85d fb04 	ldr.w	pc, [sp], #4
   80368:	000802a1 	.word	0x000802a1

0008036c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8036c:	b4f0      	push	{r4, r5, r6, r7}
   8036e:	b08c      	sub	sp, #48	; 0x30
   80370:	4607      	mov	r7, r0
   80372:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80374:	ac01      	add	r4, sp, #4
   80376:	4d12      	ldr	r5, [pc, #72]	; (803c0 <pwm_clocks_generate+0x54>)
   80378:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8037a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8037c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8037e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80380:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80384:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   80388:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8038a:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8038c:	f852 4f04 	ldr.w	r4, [r2, #4]!
   80390:	fbb6 f4f4 	udiv	r4, r6, r4
   80394:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   80398:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   8039c:	d903      	bls.n	803a6 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   8039e:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   803a0:	2b0b      	cmp	r3, #11
   803a2:	d1f3      	bne.n	8038c <pwm_clocks_generate+0x20>
   803a4:	e004      	b.n	803b0 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   803a6:	2b0a      	cmp	r3, #10
   803a8:	d805      	bhi.n	803b6 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   803aa:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   803ae:	e004      	b.n	803ba <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   803b0:	f64f 70ff 	movw	r0, #65535	; 0xffff
   803b4:	e001      	b.n	803ba <pwm_clocks_generate+0x4e>
   803b6:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   803ba:	b00c      	add	sp, #48	; 0x30
   803bc:	bcf0      	pop	{r4, r5, r6, r7}
   803be:	4770      	bx	lr
   803c0:	0008907c 	.word	0x0008907c

000803c4 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   803c4:	b570      	push	{r4, r5, r6, lr}
   803c6:	4606      	mov	r6, r0
   803c8:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   803ca:	6808      	ldr	r0, [r1, #0]
   803cc:	b140      	cbz	r0, 803e0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   803ce:	6889      	ldr	r1, [r1, #8]
   803d0:	4b0b      	ldr	r3, [pc, #44]	; (80400 <pwm_init+0x3c>)
   803d2:	4798      	blx	r3
   803d4:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   803d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   803da:	4298      	cmp	r0, r3
   803dc:	d101      	bne.n	803e2 <pwm_init+0x1e>
   803de:	e00e      	b.n	803fe <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   803e0:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   803e2:	6860      	ldr	r0, [r4, #4]
   803e4:	b140      	cbz	r0, 803f8 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   803e6:	68a1      	ldr	r1, [r4, #8]
   803e8:	4b05      	ldr	r3, [pc, #20]	; (80400 <pwm_init+0x3c>)
   803ea:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   803ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
   803f0:	4298      	cmp	r0, r3
   803f2:	d004      	beq.n	803fe <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   803f4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   803f8:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   803fa:	2000      	movs	r0, #0
   803fc:	bd70      	pop	{r4, r5, r6, pc}
}
   803fe:	bd70      	pop	{r4, r5, r6, pc}
   80400:	0008036d 	.word	0x0008036d

00080404 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80404:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80406:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80408:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8040a:	684a      	ldr	r2, [r1, #4]
   8040c:	f002 020f 	and.w	r2, r2, #15
   80410:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   80412:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80414:	432c      	orrs	r4, r5
   80416:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   80418:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   8041c:	7d8a      	ldrb	r2, [r1, #22]
   8041e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80422:	7dca      	ldrb	r2, [r1, #23]
   80424:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80428:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8042a:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8042e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80432:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80436:	68cc      	ldr	r4, [r1, #12]
   80438:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   8043c:	690c      	ldr	r4, [r1, #16]
   8043e:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80442:	7d8a      	ldrb	r2, [r1, #22]
   80444:	b13a      	cbz	r2, 80456 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80446:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80448:	8b4a      	ldrh	r2, [r1, #26]
   8044a:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8044e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   80452:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80456:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80458:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   8045c:	409a      	lsls	r2, r3
   8045e:	43d2      	mvns	r2, r2
   80460:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80462:	7fce      	ldrb	r6, [r1, #31]
   80464:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80466:	7f8c      	ldrb	r4, [r1, #30]
   80468:	409c      	lsls	r4, r3
   8046a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8046e:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80470:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80472:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80474:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80476:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   8047a:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   8047c:	f891 4020 	ldrb.w	r4, [r1, #32]
   80480:	409c      	lsls	r4, r3
   80482:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   80486:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80488:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   8048a:	2201      	movs	r2, #1
   8048c:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   8048e:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   80492:	b11c      	cbz	r4, 8049c <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   80494:	6a04      	ldr	r4, [r0, #32]
   80496:	4314      	orrs	r4, r2
   80498:	6204      	str	r4, [r0, #32]
   8049a:	e003      	b.n	804a4 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   8049c:	6a04      	ldr	r4, [r0, #32]
   8049e:	ea24 0402 	bic.w	r4, r4, r2
   804a2:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   804a4:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   804a8:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   804aa:	6e84      	ldr	r4, [r0, #104]	; 0x68
   804ac:	bf0c      	ite	eq
   804ae:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   804b0:	4394      	bicne	r4, r2
   804b2:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   804b4:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   804b8:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   804ba:	6e84      	ldr	r4, [r0, #104]	; 0x68
   804bc:	bf0c      	ite	eq
   804be:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   804c2:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   804c6:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   804c8:	2b03      	cmp	r3, #3
   804ca:	d80c      	bhi.n	804e6 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   804cc:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   804ce:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   804d0:	22ff      	movs	r2, #255	; 0xff
   804d2:	409a      	lsls	r2, r3
   804d4:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   804d8:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   804dc:	fa01 f303 	lsl.w	r3, r1, r3
   804e0:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   804e2:	66c3      	str	r3, [r0, #108]	; 0x6c
   804e4:	e00c      	b.n	80500 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   804e6:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   804e8:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   804ea:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   804ec:	22ff      	movs	r2, #255	; 0xff
   804ee:	409a      	lsls	r2, r3
   804f0:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   804f4:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   804f8:	fa01 f303 	lsl.w	r3, r1, r3
   804fc:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   804fe:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   80500:	2000      	movs	r0, #0
   80502:	bc70      	pop	{r4, r5, r6}
   80504:	4770      	bx	lr
   80506:	bf00      	nop

00080508 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   80508:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   8050a:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   8050c:	690b      	ldr	r3, [r1, #16]
   8050e:	4293      	cmp	r3, r2
   80510:	d306      	bcc.n	80520 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   80512:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80514:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80518:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   8051c:	2000      	movs	r0, #0
   8051e:	e001      	b.n	80524 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   80520:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80524:	f85d 4b04 	ldr.w	r4, [sp], #4
   80528:	4770      	bx	lr
   8052a:	bf00      	nop

0008052c <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   8052c:	2301      	movs	r3, #1
   8052e:	fa03 f101 	lsl.w	r1, r3, r1
   80532:	6041      	str	r1, [r0, #4]
   80534:	4770      	bx	lr
   80536:	bf00      	nop

00080538 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80538:	2301      	movs	r3, #1
   8053a:	fa03 f101 	lsl.w	r1, r3, r1
   8053e:	6081      	str	r1, [r0, #8]
   80540:	4770      	bx	lr
   80542:	bf00      	nop

00080544 <twi_comInit>:

PickupStatus twi_masterPickupStatus=PICKUP_RUNNING;
uint8_t twi_move_cm=0;//cm to move


void twi_comInit(void){
   80544:	b500      	push	{lr}
   80546:	b085      	sub	sp, #20
	// TWI master initialization options.
	//set that there is no data;
	theArm.hasData=0;
   80548:	2300      	movs	r3, #0
   8054a:	4a0b      	ldr	r2, [pc, #44]	; (80578 <twi_comInit+0x34>)
   8054c:	7153      	strb	r3, [r2, #5]
	SLAVE_ADDR= SLAVE_ADDR_ARM;//twi slave address for arm
   8054e:	2202      	movs	r2, #2
   80550:	490a      	ldr	r1, [pc, #40]	; (8057c <twi_comInit+0x38>)
   80552:	600a      	str	r2, [r1, #0]
	
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   80554:	490a      	ldr	r1, [pc, #40]	; (80580 <twi_comInit+0x3c>)
   80556:	9102      	str	r1, [sp, #8]
	opt.chip  = SLAVE_ADDR;
   80558:	f88d 200c 	strb.w	r2, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   8055c:	4a09      	ldr	r2, [pc, #36]	; (80584 <twi_comInit+0x40>)
   8055e:	9201      	str	r2, [sp, #4]
	p_opt->smbus      = 0;
   80560:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80564:	2017      	movs	r0, #23
   80566:	4b08      	ldr	r3, [pc, #32]	; (80588 <twi_comInit+0x44>)
   80568:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   8056a:	4808      	ldr	r0, [pc, #32]	; (8058c <twi_comInit+0x48>)
   8056c:	a901      	add	r1, sp, #4
   8056e:	4b08      	ldr	r3, [pc, #32]	; (80590 <twi_comInit+0x4c>)
   80570:	4798      	blx	r3

	// Initialize the TWI master driver.
	twi_master_setup(TWI_PORT, &opt);
}
   80572:	b005      	add	sp, #20
   80574:	f85d fb04 	ldr.w	pc, [sp], #4
   80578:	2007add0 	.word	0x2007add0
   8057c:	2007adcc 	.word	0x2007adcc
   80580:	000186a0 	.word	0x000186a0
   80584:	0501bd00 	.word	0x0501bd00
   80588:	00083265 	.word	0x00083265
   8058c:	40090000 	.word	0x40090000
   80590:	0008018d 	.word	0x0008018d

00080594 <twiSendData>:
}

//Send data to Arm with TWI
//data holds the data, dataLength is how many bytes the data is.
uint8_t twiSendData(uint8_t* data,int dataLength)
{
   80594:	b530      	push	{r4, r5, lr}
   80596:	b087      	sub	sp, #28

	twi_package_t packet = {
   80598:	2300      	movs	r3, #0
   8059a:	9301      	str	r3, [sp, #4]
   8059c:	9302      	str	r3, [sp, #8]
   8059e:	9305      	str	r3, [sp, #20]
   805a0:	9003      	str	r0, [sp, #12]
   805a2:	9104      	str	r1, [sp, #16]
   805a4:	4b0a      	ldr	r3, [pc, #40]	; (805d0 <twiSendData+0x3c>)
   805a6:	7819      	ldrb	r1, [r3, #0]
   805a8:	f88d 1014 	strb.w	r1, [sp, #20]
		.buffer       = data, // transfer data source buffer
		.length       = dataLength   // transfer data size (bytes)
	};


	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
   805ac:	4809      	ldr	r0, [pc, #36]	; (805d4 <twiSendData+0x40>)
   805ae:	4b0a      	ldr	r3, [pc, #40]	; (805d8 <twiSendData+0x44>)
   805b0:	4798      	blx	r3
   805b2:	b938      	cbnz	r0, 805c4 <twiSendData+0x30>
	{
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
   805b4:	4d07      	ldr	r5, [pc, #28]	; (805d4 <twiSendData+0x40>)
   805b6:	4c09      	ldr	r4, [pc, #36]	; (805dc <twiSendData+0x48>)
   805b8:	4628      	mov	r0, r5
   805ba:	a901      	add	r1, sp, #4
   805bc:	47a0      	blx	r4
   805be:	2800      	cmp	r0, #0
   805c0:	d1fa      	bne.n	805b8 <twiSendData+0x24>
   805c2:	e001      	b.n	805c8 <twiSendData+0x34>
		return 1;
	}
	else{
		return 0;
   805c4:	2000      	movs	r0, #0
   805c6:	e000      	b.n	805ca <twiSendData+0x36>


	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
	{
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
		return 1;
   805c8:	2001      	movs	r0, #1
	}
	else{
		return 0;
	}
}
   805ca:	b007      	add	sp, #28
   805cc:	bd30      	pop	{r4, r5, pc}
   805ce:	bf00      	nop
   805d0:	2007adcc 	.word	0x2007adcc
   805d4:	40090000 	.word	0x40090000
   805d8:	00080341 	.word	0x00080341
   805dc:	000802a1 	.word	0x000802a1

000805e0 <twiReciveData>:
//Recive data from ARM with TWI
//recives and prints the data out on Uart.
//packageSize how many bytes expected to recive
//returns the data recived as array.
uint8_t twiReciveData(uint8_t* recv,uint8_t packageSize)
{
   805e0:	b530      	push	{r4, r5, lr}
   805e2:	b087      	sub	sp, #28
	
	//package recived
	twi_package_t pkt_rcv = {
   805e4:	2300      	movs	r3, #0
   805e6:	9301      	str	r3, [sp, #4]
   805e8:	9302      	str	r3, [sp, #8]
   805ea:	9305      	str	r3, [sp, #20]
   805ec:	9003      	str	r0, [sp, #12]
   805ee:	9104      	str	r1, [sp, #16]
   805f0:	4b06      	ldr	r3, [pc, #24]	; (8060c <twiReciveData+0x2c>)
   805f2:	681b      	ldr	r3, [r3, #0]
   805f4:	f88d 3014 	strb.w	r3, [sp, #20]
		.length       = packageSize   // transfer data size (bytes)
	};
	
// 	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
// 	{
		while (twi_master_read(TWI_PORT, &pkt_rcv) != TWI_SUCCESS);
   805f8:	4d05      	ldr	r5, [pc, #20]	; (80610 <twiReciveData+0x30>)
   805fa:	4c06      	ldr	r4, [pc, #24]	; (80614 <twiReciveData+0x34>)
   805fc:	4628      	mov	r0, r5
   805fe:	a901      	add	r1, sp, #4
   80600:	47a0      	blx	r4
   80602:	2800      	cmp	r0, #0
   80604:	d1fa      	bne.n	805fc <twiReciveData+0x1c>
// 	}
// 	else{
// 		return 0;
// 	}
	
}
   80606:	2001      	movs	r0, #1
   80608:	b007      	add	sp, #28
   8060a:	bd30      	pop	{r4, r5, pc}
   8060c:	2007adcc 	.word	0x2007adcc
   80610:	40090000 	.word	0x40090000
   80614:	000801cd 	.word	0x000801cd

00080618 <handleCmd>:



void handleCmd(uint8_t cmd) {
   80618:	b508      	push	{r3, lr}

	switch (cmd) {
   8061a:	3802      	subs	r0, #2
   8061c:	2823      	cmp	r0, #35	; 0x23
   8061e:	d837      	bhi.n	80690 <handleCmd+0x78>
   80620:	e8df f000 	tbb	[pc, r0]
   80624:	361e1a16 	.word	0x361e1a16
   80628:	36363636 	.word	0x36363636
   8062c:	36363636 	.word	0x36363636
   80630:	36363636 	.word	0x36363636
   80634:	36363636 	.word	0x36363636
   80638:	36363636 	.word	0x36363636
   8063c:	36363636 	.word	0x36363636
   80640:	2a123636 	.word	0x2a123636
   80644:	32262e22 	.word	0x32262e22
		case TWI_CMD_ARM_INIT:
			printf("TWI_CMD_ARM_INIT\n");
   80648:	4813      	ldr	r0, [pc, #76]	; (80698 <handleCmd+0x80>)
   8064a:	4b14      	ldr	r3, [pc, #80]	; (8069c <handleCmd+0x84>)
   8064c:	4798      	blx	r3
			break;
   8064e:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_BOX_INFO:
			printf("TWI_CMD_ARM_REQ_BOX_INFO\n");
   80650:	4813      	ldr	r0, [pc, #76]	; (806a0 <handleCmd+0x88>)
   80652:	4b12      	ldr	r3, [pc, #72]	; (8069c <handleCmd+0x84>)
   80654:	4798      	blx	r3
			break;
   80656:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_OBJ_INFO:
			printf("TWI_CMD_ARM_REQ_OBJ_INFO\n");
   80658:	4812      	ldr	r0, [pc, #72]	; (806a4 <handleCmd+0x8c>)
   8065a:	4b10      	ldr	r3, [pc, #64]	; (8069c <handleCmd+0x84>)
   8065c:	4798      	blx	r3
			break;
   8065e:	bd08      	pop	{r3, pc}
		case TWI_CMD_ARM_REQ_COLLECT_INFO:
			printf("TWI_CMD_ARM_REQ_COLLECT_INFO\n");
   80660:	4811      	ldr	r0, [pc, #68]	; (806a8 <handleCmd+0x90>)
   80662:	4b0e      	ldr	r3, [pc, #56]	; (8069c <handleCmd+0x84>)
   80664:	4798      	blx	r3
			break;
   80666:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICKUP_START:
			printf("TWI_CMD_PICKUP_START\n");
   80668:	4810      	ldr	r0, [pc, #64]	; (806ac <handleCmd+0x94>)
   8066a:	4b0c      	ldr	r3, [pc, #48]	; (8069c <handleCmd+0x84>)
   8066c:	4798      	blx	r3
			break;
   8066e:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICKUP_STATUS:
			printf("TWI_CMD_PICKUP_STATUS\n");
   80670:	480f      	ldr	r0, [pc, #60]	; (806b0 <handleCmd+0x98>)
   80672:	4b0a      	ldr	r3, [pc, #40]	; (8069c <handleCmd+0x84>)
   80674:	4798      	blx	r3
			break;
   80676:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROPOFF_START:
			printf("TWI_CMD_DROPOFF_START\n");
   80678:	480e      	ldr	r0, [pc, #56]	; (806b4 <handleCmd+0x9c>)
   8067a:	4b08      	ldr	r3, [pc, #32]	; (8069c <handleCmd+0x84>)
   8067c:	4798      	blx	r3
			break;
   8067e:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROPOFF_STATUS:
			printf("TWI_CMD_DROPOFF_STATUS\n");
   80680:	480d      	ldr	r0, [pc, #52]	; (806b8 <handleCmd+0xa0>)
   80682:	4b06      	ldr	r3, [pc, #24]	; (8069c <handleCmd+0x84>)
   80684:	4798      	blx	r3
			break;
   80686:	bd08      	pop	{r3, pc}
		case TWI_CMD_ERROR:
			printf("TWI_CMD_ERROR\n");
   80688:	480c      	ldr	r0, [pc, #48]	; (806bc <handleCmd+0xa4>)
   8068a:	4b04      	ldr	r3, [pc, #16]	; (8069c <handleCmd+0x84>)
   8068c:	4798      	blx	r3
			break;
   8068e:	bd08      	pop	{r3, pc}
		default:
			printf("error\n");
   80690:	480b      	ldr	r0, [pc, #44]	; (806c0 <handleCmd+0xa8>)
   80692:	4b02      	ldr	r3, [pc, #8]	; (8069c <handleCmd+0x84>)
   80694:	4798      	blx	r3
   80696:	bd08      	pop	{r3, pc}
   80698:	000890ac 	.word	0x000890ac
   8069c:	00086625 	.word	0x00086625
   806a0:	000890c0 	.word	0x000890c0
   806a4:	000890dc 	.word	0x000890dc
   806a8:	000890f8 	.word	0x000890f8
   806ac:	00089118 	.word	0x00089118
   806b0:	00089130 	.word	0x00089130
   806b4:	00089148 	.word	0x00089148
   806b8:	00089160 	.word	0x00089160
   806bc:	00089178 	.word	0x00089178
   806c0:	00089188 	.word	0x00089188

000806c4 <twi_pickupStart>:

}

//send command for arm to start pickup
uint8_t twi_pickupStart()
{
   806c4:	b500      	push	{lr}
   806c6:	b083      	sub	sp, #12
	
	uint8_t data[3]={TWI_CMD_PICKUP_START,0,0};
   806c8:	2322      	movs	r3, #34	; 0x22
   806ca:	f88d 3004 	strb.w	r3, [sp, #4]
   806ce:	2300      	movs	r3, #0
   806d0:	f88d 3005 	strb.w	r3, [sp, #5]
   806d4:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	return twiSendData(data, 3);	
   806d8:	a801      	add	r0, sp, #4
   806da:	2103      	movs	r1, #3
   806dc:	4b02      	ldr	r3, [pc, #8]	; (806e8 <twi_pickupStart+0x24>)
   806de:	4798      	blx	r3
}
   806e0:	b003      	add	sp, #12
   806e2:	f85d fb04 	ldr.w	pc, [sp], #4
   806e6:	bf00      	nop
   806e8:	00080595 	.word	0x00080595

000806ec <twi_pickupGetStatus>:
	twi_move_cm =cm;
}

//set arm in send pickup status
PickupStatus twi_pickupGetStatus()
{
   806ec:	b510      	push	{r4, lr}
   806ee:	b082      	sub	sp, #8
	uint8_t data[3]={TWI_CMD_PICKUP_STATUS,0,0};
   806f0:	2324      	movs	r3, #36	; 0x24
   806f2:	f88d 3004 	strb.w	r3, [sp, #4]
   806f6:	2300      	movs	r3, #0
   806f8:	f88d 3005 	strb.w	r3, [sp, #5]
   806fc:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t recv[3] = {0};
   80700:	f8ad 3000 	strh.w	r3, [sp]
   80704:	f88d 3002 	strb.w	r3, [sp, #2]
	//send pickup start cmd
	if(twiSendData(data, 3))
   80708:	a801      	add	r0, sp, #4
   8070a:	2103      	movs	r1, #3
   8070c:	4b18      	ldr	r3, [pc, #96]	; (80770 <twi_pickupGetStatus+0x84>)
   8070e:	4798      	blx	r3
   80710:	b348      	cbz	r0, 80766 <twi_pickupGetStatus+0x7a>
	{
		//get status
		twiReciveData(recv,3);
   80712:	4668      	mov	r0, sp
   80714:	2103      	movs	r1, #3
   80716:	4b17      	ldr	r3, [pc, #92]	; (80774 <twi_pickupGetStatus+0x88>)
   80718:	4798      	blx	r3
		if(recv[0] == TWI_CMD_PICKUP_STATUS)
   8071a:	f89d 3000 	ldrb.w	r3, [sp]
   8071e:	2b24      	cmp	r3, #36	; 0x24
   80720:	d10c      	bne.n	8073c <twi_pickupGetStatus+0x50>
		{
			//printf("pickupstatus %x %u",recv[0],recv[1]);
			//vTaskDelay(pdMSTOTICKS(10));
			
			//when slave want to move
			if(recv[1] == PICKUP_FORWARD || recv[1] == PICKUP_BACKWARD )
   80722:	f89d 0001 	ldrb.w	r0, [sp, #1]
   80726:	1ec3      	subs	r3, r0, #3
   80728:	b2db      	uxtb	r3, r3
   8072a:	2b01      	cmp	r3, #1
   8072c:	d81e      	bhi.n	8076c <twi_pickupGetStatus+0x80>
}

//set pickup status. when done driving
void twi_pickupSetMasterStatus(PickupStatus newStatus)
{
	twi_masterPickupStatus = newStatus;
   8072e:	4b12      	ldr	r3, [pc, #72]	; (80778 <twi_pickupGetStatus+0x8c>)
   80730:	7018      	strb	r0, [r3, #0]
}


void twi_pickupSetCm(uint8_t cm)
{
	twi_move_cm =cm;
   80732:	f89d 2002 	ldrb.w	r2, [sp, #2]
   80736:	4b11      	ldr	r3, [pc, #68]	; (8077c <twi_pickupGetStatus+0x90>)
   80738:	701a      	strb	r2, [r3, #0]
   8073a:	e017      	b.n	8076c <twi_pickupGetStatus+0x80>
				twi_pickupSetCm(recv[2]);
			}
			return recv[1];
		}
		else{
			puts("ERROR pickup status");
   8073c:	4810      	ldr	r0, [pc, #64]	; (80780 <twi_pickupGetStatus+0x94>)
   8073e:	4b11      	ldr	r3, [pc, #68]	; (80784 <twi_pickupGetStatus+0x98>)
   80740:	4798      	blx	r3
			printf("got: %x %u\n",recv[0],recv[0]);			
   80742:	f89d 2000 	ldrb.w	r2, [sp]
   80746:	4810      	ldr	r0, [pc, #64]	; (80788 <twi_pickupGetStatus+0x9c>)
   80748:	4611      	mov	r1, r2
   8074a:	4b10      	ldr	r3, [pc, #64]	; (8078c <twi_pickupGetStatus+0xa0>)
   8074c:	4798      	blx	r3
			delay_ms(10);
   8074e:	f64e 2060 	movw	r0, #60000	; 0xea60
   80752:	4c0f      	ldr	r4, [pc, #60]	; (80790 <twi_pickupGetStatus+0xa4>)
   80754:	47a0      	blx	r4
			handleCmd(recv[0]);
   80756:	f89d 0000 	ldrb.w	r0, [sp]
   8075a:	4b0e      	ldr	r3, [pc, #56]	; (80794 <twi_pickupGetStatus+0xa8>)
   8075c:	4798      	blx	r3
			delay_ms(10);
   8075e:	f64e 2060 	movw	r0, #60000	; 0xea60
   80762:	47a0      	blx	r4
   80764:	e002      	b.n	8076c <twi_pickupGetStatus+0x80>
		}

	}
	else{
		puts("Error on send status pickup");
   80766:	480c      	ldr	r0, [pc, #48]	; (80798 <twi_pickupGetStatus+0xac>)
   80768:	4b06      	ldr	r3, [pc, #24]	; (80784 <twi_pickupGetStatus+0x98>)
   8076a:	4798      	blx	r3
	}
	
}
   8076c:	b002      	add	sp, #8
   8076e:	bd10      	pop	{r4, pc}
   80770:	00080595 	.word	0x00080595
   80774:	000805e1 	.word	0x000805e1
   80778:	20070138 	.word	0x20070138
   8077c:	20070afc 	.word	0x20070afc
   80780:	000891b4 	.word	0x000891b4
   80784:	0008682d 	.word	0x0008682d
   80788:	000891c8 	.word	0x000891c8
   8078c:	00086625 	.word	0x00086625
   80790:	20070001 	.word	0x20070001
   80794:	00080619 	.word	0x00080619
   80798:	000891d4 	.word	0x000891d4

0008079c <twi_pickupSendMovementDone>:

//send done driving
uint8_t twi_pickupSendMovementDone(){
   8079c:	b500      	push	{lr}
   8079e:	b083      	sub	sp, #12
		uint8_t data[3]={TWI_CMD_PICKUP_STATUS,PICKUP_DONE_DRIVE,0};
   807a0:	4b0a      	ldr	r3, [pc, #40]	; (807cc <twi_pickupSendMovementDone+0x30>)
   807a2:	881a      	ldrh	r2, [r3, #0]
   807a4:	789b      	ldrb	r3, [r3, #2]
   807a6:	f8ad 2004 	strh.w	r2, [sp, #4]
   807aa:	f88d 3006 	strb.w	r3, [sp, #6]
		//send pickup start cmd
		if(twiSendData(data, 3))
   807ae:	a801      	add	r0, sp, #4
   807b0:	2103      	movs	r1, #3
   807b2:	4b07      	ldr	r3, [pc, #28]	; (807d0 <twi_pickupSendMovementDone+0x34>)
   807b4:	4798      	blx	r3
   807b6:	4603      	mov	r3, r0
   807b8:	b118      	cbz	r0, 807c2 <twi_pickupSendMovementDone+0x26>
		{
			twi_masterPickupStatus= PICKUP_RUNNING;
   807ba:	2205      	movs	r2, #5
   807bc:	4b05      	ldr	r3, [pc, #20]	; (807d4 <twi_pickupSendMovementDone+0x38>)
   807be:	701a      	strb	r2, [r3, #0]
			//success
			return 1;
   807c0:	2301      	movs	r3, #1
		else{
			//failed
			return 0;
		}
		
}
   807c2:	4618      	mov	r0, r3
   807c4:	b003      	add	sp, #12
   807c6:	f85d fb04 	ldr.w	pc, [sp], #4
   807ca:	bf00      	nop
   807cc:	000890a8 	.word	0x000890a8
   807d0:	00080595 	.word	0x00080595
   807d4:	20070138 	.word	0x20070138

000807d8 <twi_dropoffStart>:

//start dropoff
uint8_t twi_dropoffStart(void){
   807d8:	b500      	push	{lr}
   807da:	b083      	sub	sp, #12
	
	uint8_t data[3]={TWI_CMD_DROPOFF_START,0,0};
   807dc:	2321      	movs	r3, #33	; 0x21
   807de:	f88d 3004 	strb.w	r3, [sp, #4]
   807e2:	2300      	movs	r3, #0
   807e4:	f88d 3005 	strb.w	r3, [sp, #5]
   807e8:	f88d 3006 	strb.w	r3, [sp, #6]
	//send pickup start cmd
	return twiSendData(data, 3);
   807ec:	a801      	add	r0, sp, #4
   807ee:	2103      	movs	r1, #3
   807f0:	4b02      	ldr	r3, [pc, #8]	; (807fc <twi_dropoffStart+0x24>)
   807f2:	4798      	blx	r3
}
   807f4:	b003      	add	sp, #12
   807f6:	f85d fb04 	ldr.w	pc, [sp], #4
   807fa:	bf00      	nop
   807fc:	00080595 	.word	0x00080595

00080800 <twi_dropoffGetStatus>:
//get the dropoff status
DropoffStatus twi_dropoffGetStatus(void){
   80800:	b510      	push	{r4, lr}
   80802:	b082      	sub	sp, #8
	uint8_t data[3]={TWI_CMD_DROPOFF_STATUS,0,0};
   80804:	2323      	movs	r3, #35	; 0x23
   80806:	f88d 3004 	strb.w	r3, [sp, #4]
   8080a:	2300      	movs	r3, #0
   8080c:	f88d 3005 	strb.w	r3, [sp, #5]
   80810:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t recv[3] = {0};
   80814:	f8ad 3000 	strh.w	r3, [sp]
   80818:	f88d 3002 	strb.w	r3, [sp, #2]
	//send pickup start cmd
	if(twiSendData(data, 3))
   8081c:	a801      	add	r0, sp, #4
   8081e:	2103      	movs	r1, #3
   80820:	4b13      	ldr	r3, [pc, #76]	; (80870 <twi_dropoffGetStatus+0x70>)
   80822:	4798      	blx	r3
   80824:	b1f8      	cbz	r0, 80866 <twi_dropoffGetStatus+0x66>
	{
		//get status
		twiReciveData(recv,3);
   80826:	4668      	mov	r0, sp
   80828:	2103      	movs	r1, #3
   8082a:	4b12      	ldr	r3, [pc, #72]	; (80874 <twi_dropoffGetStatus+0x74>)
   8082c:	4798      	blx	r3
		if(recv[0] == TWI_CMD_DROPOFF_STATUS)
   8082e:	f89d 3000 	ldrb.w	r3, [sp]
   80832:	2b23      	cmp	r3, #35	; 0x23
   80834:	d102      	bne.n	8083c <twi_dropoffGetStatus+0x3c>
		{
			//printf("pickupstatus %x %u",recv[0],recv[1]);
			//vTaskDelay(pdMSTOTICKS(10));
			//wait here for arm to finish..	
			
			return recv[1];
   80836:	f89d 0001 	ldrb.w	r0, [sp, #1]
   8083a:	e017      	b.n	8086c <twi_dropoffGetStatus+0x6c>
		}
		else{
			puts("ERROR pickup status");
   8083c:	480e      	ldr	r0, [pc, #56]	; (80878 <twi_dropoffGetStatus+0x78>)
   8083e:	4b0f      	ldr	r3, [pc, #60]	; (8087c <twi_dropoffGetStatus+0x7c>)
   80840:	4798      	blx	r3
			printf("got: %x %u\n",recv[0],recv[0]);
   80842:	f89d 2000 	ldrb.w	r2, [sp]
   80846:	480e      	ldr	r0, [pc, #56]	; (80880 <twi_dropoffGetStatus+0x80>)
   80848:	4611      	mov	r1, r2
   8084a:	4b0e      	ldr	r3, [pc, #56]	; (80884 <twi_dropoffGetStatus+0x84>)
   8084c:	4798      	blx	r3
			delay_ms(10);
   8084e:	f64e 2060 	movw	r0, #60000	; 0xea60
   80852:	4c0d      	ldr	r4, [pc, #52]	; (80888 <twi_dropoffGetStatus+0x88>)
   80854:	47a0      	blx	r4
			handleCmd(recv[0]);
   80856:	f89d 0000 	ldrb.w	r0, [sp]
   8085a:	4b0c      	ldr	r3, [pc, #48]	; (8088c <twi_dropoffGetStatus+0x8c>)
   8085c:	4798      	blx	r3
			delay_ms(10);
   8085e:	f64e 2060 	movw	r0, #60000	; 0xea60
   80862:	47a0      	blx	r4
   80864:	e002      	b.n	8086c <twi_dropoffGetStatus+0x6c>
		}

	}
	else{
		puts("Error on send status pickup");
   80866:	480a      	ldr	r0, [pc, #40]	; (80890 <twi_dropoffGetStatus+0x90>)
   80868:	4b04      	ldr	r3, [pc, #16]	; (8087c <twi_dropoffGetStatus+0x7c>)
   8086a:	4798      	blx	r3
	}
}
   8086c:	b002      	add	sp, #8
   8086e:	bd10      	pop	{r4, pc}
   80870:	00080595 	.word	0x00080595
   80874:	000805e1 	.word	0x000805e1
   80878:	000891b4 	.word	0x000891b4
   8087c:	0008682d 	.word	0x0008682d
   80880:	000891c8 	.word	0x000891c8
   80884:	00086625 	.word	0x00086625
   80888:	20070001 	.word	0x20070001
   8088c:	00080619 	.word	0x00080619
   80890:	000891d4 	.word	0x000891d4
   80894:	00000000 	.word	0x00000000

00080898 <goToNext>:
		return 1;
	}
	return 0;
}

uint8_t goToNext(void){
   80898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	printf("Inside gotoNext");
   8089c:	4892      	ldr	r0, [pc, #584]	; (80ae8 <goToNext+0x250>)
   8089e:	4c93      	ldr	r4, [pc, #588]	; (80aec <goToNext+0x254>)
   808a0:	47a0      	blx	r4
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   808a2:	4d93      	ldr	r5, [pc, #588]	; (80af0 <goToNext+0x258>)
   808a4:	200d      	movs	r0, #13
   808a6:	4629      	mov	r1, r5
   808a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   808ac:	4b91      	ldr	r3, [pc, #580]	; (80af4 <goToNext+0x25c>)
   808ae:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   808b0:	200d      	movs	r0, #13
   808b2:	4629      	mov	r1, r5
   808b4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   808b8:	4b8f      	ldr	r3, [pc, #572]	; (80af8 <goToNext+0x260>)
   808ba:	4798      	blx	r3

	pulse_init();
   808bc:	4b8f      	ldr	r3, [pc, #572]	; (80afc <goToNext+0x264>)
   808be:	4798      	blx	r3

	pulse_set_period(pulsev_ch, 1500);
   808c0:	2001      	movs	r0, #1
   808c2:	f240 51dc 	movw	r1, #1500	; 0x5dc
   808c6:	4d8e      	ldr	r5, [pc, #568]	; (80b00 <goToNext+0x268>)
   808c8:	47a8      	blx	r5
	pulse_set_period(pulseh_ch, 1500);
   808ca:	2000      	movs	r0, #0
   808cc:	f240 51dc 	movw	r1, #1500	; 0x5dc
   808d0:	47a8      	blx	r5

	pulse_start(pulseh_ch);
   808d2:	2000      	movs	r0, #0
   808d4:	4d8b      	ldr	r5, [pc, #556]	; (80b04 <goToNext+0x26c>)
   808d6:	47a8      	blx	r5
	pulse_start(pulsev_ch);
   808d8:	2001      	movs	r0, #1
   808da:	47a8      	blx	r5
	
	int degreesToPos;
	double tempVariabel = 0;
	
	
	valuesCalc(0);
   808dc:	2000      	movs	r0, #0
   808de:	4b8a      	ldr	r3, [pc, #552]	; (80b08 <goToNext+0x270>)
   808e0:	4798      	blx	r3
	degreesToPos = angleToPos();
   808e2:	4b8a      	ldr	r3, [pc, #552]	; (80b0c <goToNext+0x274>)
   808e4:	4798      	blx	r3
   808e6:	4605      	mov	r5, r0
	
	printf("\nRotating %d", degreesToPos);
   808e8:	4889      	ldr	r0, [pc, #548]	; (80b10 <goToNext+0x278>)
   808ea:	4629      	mov	r1, r5
   808ec:	47a0      	blx	r4
	printf("\n");
   808ee:	4889      	ldr	r0, [pc, #548]	; (80b14 <goToNext+0x27c>)
   808f0:	47a0      	blx	r4
	
	if (degreesToPos < 0)
   808f2:	2d00      	cmp	r5, #0
   808f4:	da08      	bge.n	80908 <goToNext+0x70>
	{
		degreesToPos = abs(degreesToPos);
		rotateRightByDegrees(degreesToPos);
   808f6:	ea85 70e5 	eor.w	r0, r5, r5, asr #31
   808fa:	eba0 70e5 	sub.w	r0, r0, r5, asr #31
   808fe:	4b86      	ldr	r3, [pc, #536]	; (80b18 <goToNext+0x280>)
   80900:	4798      	blx	r3
   80902:	4b86      	ldr	r3, [pc, #536]	; (80b1c <goToNext+0x284>)
   80904:	4798      	blx	r3
   80906:	e004      	b.n	80912 <goToNext+0x7a>
	}
	else
	{
		rotateLeftByDegrees(degreesToPos);
   80908:	4628      	mov	r0, r5
   8090a:	4b83      	ldr	r3, [pc, #524]	; (80b18 <goToNext+0x280>)
   8090c:	4798      	blx	r3
   8090e:	4b84      	ldr	r3, [pc, #528]	; (80b20 <goToNext+0x288>)
   80910:	4798      	blx	r3
	}
	updateAngle();
   80912:	4b84      	ldr	r3, [pc, #528]	; (80b24 <goToNext+0x28c>)
   80914:	4798      	blx	r3

	while (distanceToPosition(0)>30.0){
   80916:	f8df 925c 	ldr.w	r9, [pc, #604]	; 80b74 <goToNext+0x2dc>
   8091a:	2400      	movs	r4, #0
   8091c:	4d82      	ldr	r5, [pc, #520]	; (80b28 <goToNext+0x290>)
		
		vTaskDelay(pdMSTOTICKS(500));
		int ek = counterA-counterB;
		tempVariabel = counterA*1.355;
   8091e:	a770      	add	r7, pc, #448	; (adr r7, 80ae0 <goToNext+0x248>)
   80920:	e9d7 6700 	ldrd	r6, r7, [r7]
	{
		rotateLeftByDegrees(degreesToPos);
	}
	updateAngle();

	while (distanceToPosition(0)>30.0){
   80924:	e019      	b.n	8095a <goToNext+0xc2>
		
		vTaskDelay(pdMSTOTICKS(500));
   80926:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
   8092a:	4b80      	ldr	r3, [pc, #512]	; (80b2c <goToNext+0x294>)
   8092c:	4798      	blx	r3
		int ek = counterA-counterB;
   8092e:	4b80      	ldr	r3, [pc, #512]	; (80b30 <goToNext+0x298>)
   80930:	f8d3 8000 	ldr.w	r8, [r3]
   80934:	4b7f      	ldr	r3, [pc, #508]	; (80b34 <goToNext+0x29c>)
   80936:	6818      	ldr	r0, [r3, #0]
		tempVariabel = counterA*1.355;
		reglerahjul3(ek);
   80938:	ebc0 0008 	rsb	r0, r0, r8
   8093c:	4b7e      	ldr	r3, [pc, #504]	; (80b38 <goToNext+0x2a0>)
   8093e:	4798      	blx	r3

	while (distanceToPosition(0)>30.0){
		
		vTaskDelay(pdMSTOTICKS(500));
		int ek = counterA-counterB;
		tempVariabel = counterA*1.355;
   80940:	4640      	mov	r0, r8
   80942:	4b75      	ldr	r3, [pc, #468]	; (80b18 <goToNext+0x280>)
   80944:	4798      	blx	r3
   80946:	4632      	mov	r2, r6
   80948:	463b      	mov	r3, r7
   8094a:	f8df c22c 	ldr.w	ip, [pc, #556]	; 80b78 <goToNext+0x2e0>
   8094e:	47e0      	blx	ip
		reglerahjul3(ek);
		updatePos(tempVariabel);
   80950:	4b7a      	ldr	r3, [pc, #488]	; (80b3c <goToNext+0x2a4>)
   80952:	4798      	blx	r3
		tempVariabel = 0;
		printf("... rollin' ...");
   80954:	487a      	ldr	r0, [pc, #488]	; (80b40 <goToNext+0x2a8>)
   80956:	4b65      	ldr	r3, [pc, #404]	; (80aec <goToNext+0x254>)
   80958:	4798      	blx	r3
	{
		rotateLeftByDegrees(degreesToPos);
	}
	updateAngle();

	while (distanceToPosition(0)>30.0){
   8095a:	2000      	movs	r0, #0
   8095c:	47c8      	blx	r9
   8095e:	4622      	mov	r2, r4
   80960:	462b      	mov	r3, r5
   80962:	f8df c218 	ldr.w	ip, [pc, #536]	; 80b7c <goToNext+0x2e4>
   80966:	47e0      	blx	ip
   80968:	2800      	cmp	r0, #0
   8096a:	d1dc      	bne.n	80926 <goToNext+0x8e>
		updatePos(tempVariabel);
		tempVariabel = 0;
		printf("... rollin' ...");

	}
	stop();
   8096c:	4b75      	ldr	r3, [pc, #468]	; (80b44 <goToNext+0x2ac>)
   8096e:	4798      	blx	r3
	//returns 0;
	//delay...vTaskDelay
	printf("\nI have arrived!!!!!!!!!!!!!!!!!!!! %d\n",nextPos);
   80970:	4875      	ldr	r0, [pc, #468]	; (80b48 <goToNext+0x2b0>)
   80972:	4b76      	ldr	r3, [pc, #472]	; (80b4c <goToNext+0x2b4>)
   80974:	6819      	ldr	r1, [r3, #0]
   80976:	4b5d      	ldr	r3, [pc, #372]	; (80aec <goToNext+0x254>)
   80978:	4798      	blx	r3
	//decied were to go
	if(_isDonePickup)
   8097a:	4b75      	ldr	r3, [pc, #468]	; (80b50 <goToNext+0x2b8>)
   8097c:	781b      	ldrb	r3, [r3, #0]
   8097e:	2b00      	cmp	r3, #0
   80980:	f000 808c 	beq.w	80a9c <goToNext+0x204>
	{
		puts("_isDonePickup");
   80984:	4873      	ldr	r0, [pc, #460]	; (80b54 <goToNext+0x2bc>)
   80986:	4b74      	ldr	r3, [pc, #464]	; (80b58 <goToNext+0x2c0>)
   80988:	4798      	blx	r3

		if(_getall)
   8098a:	4b74      	ldr	r3, [pc, #464]	; (80b5c <goToNext+0x2c4>)
   8098c:	681b      	ldr	r3, [r3, #0]
   8098e:	b16b      	cbz	r3, 809ac <goToNext+0x114>
		{
			//go to next
			currentObj++;
   80990:	4a73      	ldr	r2, [pc, #460]	; (80b60 <goToNext+0x2c8>)
   80992:	6813      	ldr	r3, [r2, #0]
   80994:	3301      	adds	r3, #1
   80996:	6013      	str	r3, [r2, #0]
			nextPos=currentObj;
   80998:	4a6c      	ldr	r2, [pc, #432]	; (80b4c <goToNext+0x2b4>)
   8099a:	6013      	str	r3, [r2, #0]
			//if at dropoff
			if(nextPos >=3)
   8099c:	2b02      	cmp	r3, #2
   8099e:	dd08      	ble.n	809b2 <goToNext+0x11a>
			{
				currentObj=3;
   809a0:	2203      	movs	r2, #3
   809a2:	4b6f      	ldr	r3, [pc, #444]	; (80b60 <goToNext+0x2c8>)
   809a4:	601a      	str	r2, [r3, #0]
				return 2;
   809a6:	2002      	movs	r0, #2
   809a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			}
			
		}
		else{
			//go to drop off
			nextPos=3;
   809ac:	2203      	movs	r2, #3
   809ae:	4b67      	ldr	r3, [pc, #412]	; (80b4c <goToNext+0x2b4>)
   809b0:	601a      	str	r2, [r3, #0]
		}
		_isDonePickup=0;
   809b2:	2400      	movs	r4, #0
   809b4:	4b66      	ldr	r3, [pc, #408]	; (80b50 <goToNext+0x2b8>)
   809b6:	701c      	strb	r4, [r3, #0]
		
		//--------------------------driving loop -------------------------------------
		printf("Inside gotoNext");
   809b8:	484b      	ldr	r0, [pc, #300]	; (80ae8 <goToNext+0x250>)
   809ba:	4d4c      	ldr	r5, [pc, #304]	; (80aec <goToNext+0x254>)
   809bc:	47a8      	blx	r5
		pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   809be:	4e4c      	ldr	r6, [pc, #304]	; (80af0 <goToNext+0x258>)
   809c0:	200d      	movs	r0, #13
   809c2:	4631      	mov	r1, r6
   809c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   809c8:	4b4a      	ldr	r3, [pc, #296]	; (80af4 <goToNext+0x25c>)
   809ca:	4798      	blx	r3
		pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   809cc:	200d      	movs	r0, #13
   809ce:	4631      	mov	r1, r6
   809d0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   809d4:	4b48      	ldr	r3, [pc, #288]	; (80af8 <goToNext+0x260>)
   809d6:	4798      	blx	r3

		pulse_init();
   809d8:	4b48      	ldr	r3, [pc, #288]	; (80afc <goToNext+0x264>)
   809da:	4798      	blx	r3

		pulse_set_period(pulsev_ch, 1500);
   809dc:	2001      	movs	r0, #1
   809de:	f240 51dc 	movw	r1, #1500	; 0x5dc
   809e2:	4e47      	ldr	r6, [pc, #284]	; (80b00 <goToNext+0x268>)
   809e4:	47b0      	blx	r6
		pulse_set_period(pulseh_ch, 1500);
   809e6:	4620      	mov	r0, r4
   809e8:	f240 51dc 	movw	r1, #1500	; 0x5dc
   809ec:	47b0      	blx	r6

		pulse_start(pulseh_ch);
   809ee:	4620      	mov	r0, r4
   809f0:	4e44      	ldr	r6, [pc, #272]	; (80b04 <goToNext+0x26c>)
   809f2:	47b0      	blx	r6
		pulse_start(pulsev_ch);
   809f4:	2001      	movs	r0, #1
   809f6:	47b0      	blx	r6
		
		int degreesToPos;
		double tempVariabel = 0;
		
		
		valuesCalc(0);
   809f8:	4620      	mov	r0, r4
   809fa:	4b43      	ldr	r3, [pc, #268]	; (80b08 <goToNext+0x270>)
   809fc:	4798      	blx	r3
		degreesToPos = angleToPos();
   809fe:	4b43      	ldr	r3, [pc, #268]	; (80b0c <goToNext+0x274>)
   80a00:	4798      	blx	r3
   80a02:	4604      	mov	r4, r0
		
		printf("\nRotating %d", degreesToPos);
   80a04:	4842      	ldr	r0, [pc, #264]	; (80b10 <goToNext+0x278>)
   80a06:	4621      	mov	r1, r4
   80a08:	47a8      	blx	r5
		printf("\n");
   80a0a:	4842      	ldr	r0, [pc, #264]	; (80b14 <goToNext+0x27c>)
   80a0c:	47a8      	blx	r5
		
		if (degreesToPos < 0)
   80a0e:	2c00      	cmp	r4, #0
   80a10:	da08      	bge.n	80a24 <goToNext+0x18c>
		{
			degreesToPos = abs(degreesToPos);
			rotateRightByDegrees(degreesToPos);
   80a12:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
   80a16:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
   80a1a:	4b3f      	ldr	r3, [pc, #252]	; (80b18 <goToNext+0x280>)
   80a1c:	4798      	blx	r3
   80a1e:	4b3f      	ldr	r3, [pc, #252]	; (80b1c <goToNext+0x284>)
   80a20:	4798      	blx	r3
   80a22:	e004      	b.n	80a2e <goToNext+0x196>
		} 
		else
		{
			rotateLeftByDegrees(degreesToPos);
   80a24:	4620      	mov	r0, r4
   80a26:	4b3c      	ldr	r3, [pc, #240]	; (80b18 <goToNext+0x280>)
   80a28:	4798      	blx	r3
   80a2a:	4b3d      	ldr	r3, [pc, #244]	; (80b20 <goToNext+0x288>)
   80a2c:	4798      	blx	r3
		}
		updateAngle();
   80a2e:	4b3d      	ldr	r3, [pc, #244]	; (80b24 <goToNext+0x28c>)
   80a30:	4798      	blx	r3

		while (distanceToPosition(0)>30.0){
   80a32:	f8df 9140 	ldr.w	r9, [pc, #320]	; 80b74 <goToNext+0x2dc>
   80a36:	2400      	movs	r4, #0
   80a38:	4d3b      	ldr	r5, [pc, #236]	; (80b28 <goToNext+0x290>)
			
			vTaskDelay(pdMSTOTICKS(500));
			int ek = counterA-counterB;
			tempVariabel = counterA*1.355;
   80a3a:	a729      	add	r7, pc, #164	; (adr r7, 80ae0 <goToNext+0x248>)
   80a3c:	e9d7 6700 	ldrd	r6, r7, [r7]
		{
			rotateLeftByDegrees(degreesToPos);
		}
		updateAngle();

		while (distanceToPosition(0)>30.0){
   80a40:	e019      	b.n	80a76 <goToNext+0x1de>
			
			vTaskDelay(pdMSTOTICKS(500));
   80a42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
   80a46:	4b39      	ldr	r3, [pc, #228]	; (80b2c <goToNext+0x294>)
   80a48:	4798      	blx	r3
			int ek = counterA-counterB;
   80a4a:	4b39      	ldr	r3, [pc, #228]	; (80b30 <goToNext+0x298>)
   80a4c:	f8d3 8000 	ldr.w	r8, [r3]
   80a50:	4b38      	ldr	r3, [pc, #224]	; (80b34 <goToNext+0x29c>)
   80a52:	6818      	ldr	r0, [r3, #0]
			tempVariabel = counterA*1.355;
			reglerahjul3(ek);
   80a54:	ebc0 0008 	rsb	r0, r0, r8
   80a58:	4b37      	ldr	r3, [pc, #220]	; (80b38 <goToNext+0x2a0>)
   80a5a:	4798      	blx	r3

		while (distanceToPosition(0)>30.0){
			
			vTaskDelay(pdMSTOTICKS(500));
			int ek = counterA-counterB;
			tempVariabel = counterA*1.355;
   80a5c:	4640      	mov	r0, r8
   80a5e:	4b2e      	ldr	r3, [pc, #184]	; (80b18 <goToNext+0x280>)
   80a60:	4798      	blx	r3
   80a62:	4632      	mov	r2, r6
   80a64:	463b      	mov	r3, r7
   80a66:	f8df c110 	ldr.w	ip, [pc, #272]	; 80b78 <goToNext+0x2e0>
   80a6a:	47e0      	blx	ip
			reglerahjul3(ek);
			updatePos(tempVariabel);
   80a6c:	4b33      	ldr	r3, [pc, #204]	; (80b3c <goToNext+0x2a4>)
   80a6e:	4798      	blx	r3
			tempVariabel = 0;
			printf("... rollin' ...");
   80a70:	4833      	ldr	r0, [pc, #204]	; (80b40 <goToNext+0x2a8>)
   80a72:	4b1e      	ldr	r3, [pc, #120]	; (80aec <goToNext+0x254>)
   80a74:	4798      	blx	r3
		{
			rotateLeftByDegrees(degreesToPos);
		}
		updateAngle();

		while (distanceToPosition(0)>30.0){
   80a76:	2000      	movs	r0, #0
   80a78:	47c8      	blx	r9
   80a7a:	4622      	mov	r2, r4
   80a7c:	462b      	mov	r3, r5
   80a7e:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 80b7c <goToNext+0x2e4>
   80a82:	47e0      	blx	ip
   80a84:	2800      	cmp	r0, #0
   80a86:	d1dc      	bne.n	80a42 <goToNext+0x1aa>
			updatePos(tempVariabel);
			tempVariabel = 0;
			printf("... rollin' ...");

		}
		stop();
   80a88:	4b2e      	ldr	r3, [pc, #184]	; (80b44 <goToNext+0x2ac>)
   80a8a:	4798      	blx	r3
		//returns 0;
		//delay...vTaskDelay
		printf("\nI have arrived!!!!!!!!!!!!!!!!!!!! %d\n",nextPos);
   80a8c:	482e      	ldr	r0, [pc, #184]	; (80b48 <goToNext+0x2b0>)
   80a8e:	4b2f      	ldr	r3, [pc, #188]	; (80b4c <goToNext+0x2b4>)
   80a90:	6819      	ldr	r1, [r3, #0]
   80a92:	4b16      	ldr	r3, [pc, #88]	; (80aec <goToNext+0x254>)
   80a94:	4798      	blx	r3
		//when done
		return 1;
   80a96:	2001      	movs	r0, #1
   80a98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
	}
	if(_isDoneDropoff)
   80a9c:	4b31      	ldr	r3, [pc, #196]	; (80b64 <goToNext+0x2cc>)
   80a9e:	781b      	ldrb	r3, [r3, #0]
   80aa0:	b1cb      	cbz	r3, 80ad6 <goToNext+0x23e>
	{
		puts("_isDoneDropoff");
   80aa2:	4831      	ldr	r0, [pc, #196]	; (80b68 <goToNext+0x2d0>)
   80aa4:	4b2c      	ldr	r3, [pc, #176]	; (80b58 <goToNext+0x2c0>)
   80aa6:	4798      	blx	r3
		if(_getall == 0)
   80aa8:	4b2c      	ldr	r3, [pc, #176]	; (80b5c <goToNext+0x2c4>)
   80aaa:	681b      	ldr	r3, [r3, #0]
   80aac:	b92b      	cbnz	r3, 80aba <goToNext+0x222>
		{
			//goto next
			currentObj++;
   80aae:	4a2c      	ldr	r2, [pc, #176]	; (80b60 <goToNext+0x2c8>)
   80ab0:	6813      	ldr	r3, [r2, #0]
   80ab2:	3301      	adds	r3, #1
   80ab4:	6013      	str	r3, [r2, #0]
			nextPos=currentObj;
   80ab6:	4a25      	ldr	r2, [pc, #148]	; (80b4c <goToNext+0x2b4>)
   80ab8:	6013      	str	r3, [r2, #0]
		}
		else{
			//FINISHED!
		}
		_isDoneDropoff=0;
   80aba:	2200      	movs	r2, #0
   80abc:	4b29      	ldr	r3, [pc, #164]	; (80b64 <goToNext+0x2cc>)
   80abe:	701a      	strb	r2, [r3, #0]
		
		//do driving loop
		printf("Driving to %d\n",nextPos);
   80ac0:	4d22      	ldr	r5, [pc, #136]	; (80b4c <goToNext+0x2b4>)
   80ac2:	482a      	ldr	r0, [pc, #168]	; (80b6c <goToNext+0x2d4>)
   80ac4:	6829      	ldr	r1, [r5, #0]
   80ac6:	4c09      	ldr	r4, [pc, #36]	; (80aec <goToNext+0x254>)
   80ac8:	47a0      	blx	r4
		//returns 0;
		//delay...vTaskDelay
		printf("Arrived AT %d\n",nextPos);
   80aca:	4829      	ldr	r0, [pc, #164]	; (80b70 <goToNext+0x2d8>)
   80acc:	6829      	ldr	r1, [r5, #0]
   80ace:	47a0      	blx	r4
		//when done
		return 2;
   80ad0:	2002      	movs	r0, #2
   80ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}
	return 1;
   80ad6:	2001      	movs	r0, #1
}
   80ad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80adc:	f3af 8000 	nop.w
   80ae0:	7ae147ae 	.word	0x7ae147ae
   80ae4:	3ff5ae14 	.word	0x3ff5ae14
   80ae8:	000891f0 	.word	0x000891f0
   80aec:	00086625 	.word	0x00086625
   80af0:	400e1200 	.word	0x400e1200
   80af4:	0008148d 	.word	0x0008148d
   80af8:	000814ed 	.word	0x000814ed
   80afc:	000813c9 	.word	0x000813c9
   80b00:	0008141d 	.word	0x0008141d
   80b04:	000813e9 	.word	0x000813e9
   80b08:	00080f39 	.word	0x00080f39
   80b0c:	00080ecd 	.word	0x00080ecd
   80b10:	00089200 	.word	0x00089200
   80b14:	00089308 	.word	0x00089308
   80b18:	00085979 	.word	0x00085979
   80b1c:	00080ce9 	.word	0x00080ce9
   80b20:	00080dc1 	.word	0x00080dc1
   80b24:	00081059 	.word	0x00081059
   80b28:	403e0000 	.word	0x403e0000
   80b2c:	000825d5 	.word	0x000825d5
   80b30:	20070b28 	.word	0x20070b28
   80b34:	20070b2c 	.word	0x20070b2c
   80b38:	00080bb9 	.word	0x00080bb9
   80b3c:	00081091 	.word	0x00081091
   80b40:	00089210 	.word	0x00089210
   80b44:	00080ccd 	.word	0x00080ccd
   80b48:	00089220 	.word	0x00089220
   80b4c:	20070b00 	.word	0x20070b00
   80b50:	20070b04 	.word	0x20070b04
   80b54:	00089248 	.word	0x00089248
   80b58:	0008682d 	.word	0x0008682d
   80b5c:	20070b08 	.word	0x20070b08
   80b60:	20070b0c 	.word	0x20070b0c
   80b64:	20070afd 	.word	0x20070afd
   80b68:	00089258 	.word	0x00089258
   80b6c:	00089268 	.word	0x00089268
   80b70:	00089278 	.word	0x00089278
   80b74:	00080fe1 	.word	0x00080fe1
   80b78:	00085a45 	.word	0x00085a45
   80b7c:	00085f65 	.word	0x00085f65

00080b80 <setDonePickup>:
	printf("collectAll= %d",getall);
	_getall=getall;
}

void setDonePickup(void)
{
   80b80:	b508      	push	{r3, lr}
	puts("setDonePickup\n");
   80b82:	4803      	ldr	r0, [pc, #12]	; (80b90 <setDonePickup+0x10>)
   80b84:	4b03      	ldr	r3, [pc, #12]	; (80b94 <setDonePickup+0x14>)
   80b86:	4798      	blx	r3
	_isDonePickup=1;
   80b88:	2201      	movs	r2, #1
   80b8a:	4b03      	ldr	r3, [pc, #12]	; (80b98 <setDonePickup+0x18>)
   80b8c:	701a      	strb	r2, [r3, #0]
   80b8e:	bd08      	pop	{r3, pc}
   80b90:	00089298 	.word	0x00089298
   80b94:	0008682d 	.word	0x0008682d
   80b98:	20070b04 	.word	0x20070b04

00080b9c <setDoneDropoff>:
}

void setDoneDropoff(void)
{
   80b9c:	b508      	push	{r3, lr}
	puts("setDoneDropoff\n");
   80b9e:	4803      	ldr	r0, [pc, #12]	; (80bac <setDoneDropoff+0x10>)
   80ba0:	4b03      	ldr	r3, [pc, #12]	; (80bb0 <setDoneDropoff+0x14>)
   80ba2:	4798      	blx	r3
	_isDoneDropoff=1;
   80ba4:	2201      	movs	r2, #1
   80ba6:	4b03      	ldr	r3, [pc, #12]	; (80bb4 <setDoneDropoff+0x18>)
   80ba8:	701a      	strb	r2, [r3, #0]
   80baa:	bd08      	pop	{r3, pc}
   80bac:	000892a8 	.word	0x000892a8
   80bb0:	0008682d 	.word	0x0008682d
   80bb4:	20070afd 	.word	0x20070afd

00080bb8 <reglerahjul3>:


}
*/
//simpel P-reglering
void reglerahjul3(int ek){
   80bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80bbc:	b087      	sub	sp, #28
   80bbe:	9003      	str	r0, [sp, #12]
	int fool = 1;
	counterA = 0; //Nollstller rknarna
   80bc0:	2600      	movs	r6, #0
   80bc2:	4b31      	ldr	r3, [pc, #196]	; (80c88 <reglerahjul3+0xd0>)
   80bc4:	601e      	str	r6, [r3, #0]
	counterB = 0;
   80bc6:	4b31      	ldr	r3, [pc, #196]	; (80c8c <reglerahjul3+0xd4>)
   80bc8:	601e      	str	r6, [r3, #0]
	
	if (fool)
	{
		i_del = (i_del+ek)*kI/tS;
   80bca:	4d31      	ldr	r5, [pc, #196]	; (80c90 <reglerahjul3+0xd8>)
   80bcc:	47a8      	blx	r5
   80bce:	e9cd 0104 	strd	r0, r1, [sp, #16]
   80bd2:	4b30      	ldr	r3, [pc, #192]	; (80c94 <reglerahjul3+0xdc>)
   80bd4:	e9d3 8900 	ldrd	r8, r9, [r3]
   80bd8:	e9cd 8900 	strd	r8, r9, [sp]
   80bdc:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 80cbc <reglerahjul3+0x104>
   80be0:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 80cc0 <reglerahjul3+0x108>
   80be4:	e9d9 2300 	ldrd	r2, r3, [r9]
   80be8:	47c0      	blx	r8
   80bea:	4f2b      	ldr	r7, [pc, #172]	; (80c98 <reglerahjul3+0xe0>)
   80bec:	4b2b      	ldr	r3, [pc, #172]	; (80c9c <reglerahjul3+0xe4>)
   80bee:	e9d3 2300 	ldrd	r2, r3, [r3]
   80bf2:	47b8      	blx	r7
   80bf4:	4c2a      	ldr	r4, [pc, #168]	; (80ca0 <reglerahjul3+0xe8>)
   80bf6:	e9dd 2300 	ldrd	r2, r3, [sp]
   80bfa:	47a0      	blx	r4
   80bfc:	4682      	mov	sl, r0
   80bfe:	468b      	mov	fp, r1
   80c00:	e9c9 ab00 	strd	sl, fp, [r9]
		d_del = (ek-ek_1)*tS/kD;
   80c04:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80cc4 <reglerahjul3+0x10c>
   80c08:	f8d9 0000 	ldr.w	r0, [r9]
   80c0c:	9b03      	ldr	r3, [sp, #12]
   80c0e:	1a18      	subs	r0, r3, r0
   80c10:	47a8      	blx	r5
   80c12:	4602      	mov	r2, r0
   80c14:	460b      	mov	r3, r1
   80c16:	e9dd 0100 	ldrd	r0, r1, [sp]
   80c1a:	47b8      	blx	r7
   80c1c:	4b21      	ldr	r3, [pc, #132]	; (80ca4 <reglerahjul3+0xec>)
   80c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80c22:	47a0      	blx	r4
   80c24:	4604      	mov	r4, r0
   80c26:	460d      	mov	r5, r1
   80c28:	4b1f      	ldr	r3, [pc, #124]	; (80ca8 <reglerahjul3+0xf0>)
   80c2a:	e9c3 4500 	strd	r4, r5, [r3]
		fool = 0;
	}
	ek_1 = ek;
   80c2e:	9b03      	ldr	r3, [sp, #12]
   80c30:	f8c9 3000 	str.w	r3, [r9]
	
	periodh=min(2000, periodh);
   80c34:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80cc8 <reglerahjul3+0x110>
   80c38:	f8d9 3000 	ldr.w	r3, [r9]
   80c3c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
   80c40:	bf28      	it	cs
   80c42:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
   80c46:	f8c9 3000 	str.w	r3, [r9]
	
	
	int uk = kP * (ek + i_del + d_del); //pid-regleringen
   80c4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   80c4e:	4652      	mov	r2, sl
   80c50:	465b      	mov	r3, fp
   80c52:	47c0      	blx	r8
   80c54:	4602      	mov	r2, r0
   80c56:	460b      	mov	r3, r1
   80c58:	4620      	mov	r0, r4
   80c5a:	4629      	mov	r1, r5
   80c5c:	47c0      	blx	r8
   80c5e:	4b13      	ldr	r3, [pc, #76]	; (80cac <reglerahjul3+0xf4>)
   80c60:	e9d3 2300 	ldrd	r2, r3, [r3]
   80c64:	47b8      	blx	r7
   80c66:	4b12      	ldr	r3, [pc, #72]	; (80cb0 <reglerahjul3+0xf8>)
   80c68:	4798      	blx	r3
	periodv += uk;
   80c6a:	4b12      	ldr	r3, [pc, #72]	; (80cb4 <reglerahjul3+0xfc>)
   80c6c:	6819      	ldr	r1, [r3, #0]
   80c6e:	4401      	add	r1, r0
   80c70:	6019      	str	r1, [r3, #0]
	pulse_set_period(pulsev_ch, periodv); 
   80c72:	2001      	movs	r0, #1
   80c74:	4c10      	ldr	r4, [pc, #64]	; (80cb8 <reglerahjul3+0x100>)
   80c76:	47a0      	blx	r4
	pulse_set_period(pulseh_ch, periodh); 
   80c78:	4630      	mov	r0, r6
   80c7a:	f8d9 1000 	ldr.w	r1, [r9]
   80c7e:	47a0      	blx	r4
	
}
   80c80:	b007      	add	sp, #28
   80c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80c86:	bf00      	nop
   80c88:	20070b28 	.word	0x20070b28
   80c8c:	20070b2c 	.word	0x20070b2c
   80c90:	00085979 	.word	0x00085979
   80c94:	20070150 	.word	0x20070150
   80c98:	00085a45 	.word	0x00085a45
   80c9c:	20070160 	.word	0x20070160
   80ca0:	00085c99 	.word	0x00085c99
   80ca4:	20070158 	.word	0x20070158
   80ca8:	20070b18 	.word	0x20070b18
   80cac:	20070140 	.word	0x20070140
   80cb0:	00085f79 	.word	0x00085f79
   80cb4:	2007013c 	.word	0x2007013c
   80cb8:	0008141d 	.word	0x0008141d
   80cbc:	20070b10 	.word	0x20070b10
   80cc0:	000856e1 	.word	0x000856e1
   80cc4:	20070b20 	.word	0x20070b20
   80cc8:	20070148 	.word	0x20070148

00080ccc <stop>:
#define pulseh_timer 0
#define pulsev_timer 1

double distanceToMove;

void stop(){
   80ccc:	b510      	push	{r4, lr}
	pulse_set_period(pulseh_ch, 1500);
   80cce:	2000      	movs	r0, #0
   80cd0:	f240 51dc 	movw	r1, #1500	; 0x5dc
   80cd4:	4c03      	ldr	r4, [pc, #12]	; (80ce4 <stop+0x18>)
   80cd6:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, 1500);
   80cd8:	2001      	movs	r0, #1
   80cda:	f240 51dc 	movw	r1, #1500	; 0x5dc
   80cde:	47a0      	blx	r4
   80ce0:	bd10      	pop	{r4, pc}
   80ce2:	bf00      	nop
   80ce4:	0008141d 	.word	0x0008141d

00080ce8 <rotateRightByDegrees>:
}

void rotateRightByDegrees(double degree){
   80ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80cec:	4604      	mov	r4, r0
   80cee:	460d      	mov	r5, r1
	stop();
   80cf0:	4b27      	ldr	r3, [pc, #156]	; (80d90 <rotateRightByDegrees+0xa8>)
   80cf2:	4798      	blx	r3
	pulse_start(pulseh_ch);
   80cf4:	2000      	movs	r0, #0
   80cf6:	4e27      	ldr	r6, [pc, #156]	; (80d94 <rotateRightByDegrees+0xac>)
   80cf8:	47b0      	blx	r6
	pulse_start(pulsev_ch);
   80cfa:	2001      	movs	r0, #1
   80cfc:	47b0      	blx	r6
	degree=degree*1.1;
   80cfe:	4e26      	ldr	r6, [pc, #152]	; (80d98 <rotateRightByDegrees+0xb0>)
   80d00:	4620      	mov	r0, r4
   80d02:	4629      	mov	r1, r5
   80d04:	a320      	add	r3, pc, #128	; (adr r3, 80d88 <rotateRightByDegrees+0xa0>)
   80d06:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d0a:	47b0      	blx	r6
	degree=(degree/4)-1;
   80d0c:	2200      	movs	r2, #0
   80d0e:	4b23      	ldr	r3, [pc, #140]	; (80d9c <rotateRightByDegrees+0xb4>)
   80d10:	47b0      	blx	r6
   80d12:	2200      	movs	r2, #0
   80d14:	4b22      	ldr	r3, [pc, #136]	; (80da0 <rotateRightByDegrees+0xb8>)
   80d16:	4c23      	ldr	r4, [pc, #140]	; (80da4 <rotateRightByDegrees+0xbc>)
   80d18:	47a0      	blx	r4
   80d1a:	4604      	mov	r4, r0
   80d1c:	460d      	mov	r5, r1
	
	pulse_set_period(pulseh_ch, 1290); 
   80d1e:	2000      	movs	r0, #0
   80d20:	f240 510a 	movw	r1, #1290	; 0x50a
   80d24:	4e20      	ldr	r6, [pc, #128]	; (80da8 <rotateRightByDegrees+0xc0>)
   80d26:	47b0      	blx	r6
	pulse_set_period(pulsev_ch, 1660); 
   80d28:	2001      	movs	r0, #1
   80d2a:	f240 617c 	movw	r1, #1660	; 0x67c
   80d2e:	47b0      	blx	r6
	
	counterA = 0;
   80d30:	2000      	movs	r0, #0
   80d32:	4b1e      	ldr	r3, [pc, #120]	; (80dac <rotateRightByDegrees+0xc4>)
   80d34:	6018      	str	r0, [r3, #0]
	counterB = 0;
   80d36:	4b1e      	ldr	r3, [pc, #120]	; (80db0 <rotateRightByDegrees+0xc8>)
   80d38:	6018      	str	r0, [r3, #0]
	while((counterA<degree)){
   80d3a:	4b1e      	ldr	r3, [pc, #120]	; (80db4 <rotateRightByDegrees+0xcc>)
   80d3c:	4798      	blx	r3
   80d3e:	4602      	mov	r2, r0
   80d40:	460b      	mov	r3, r1
   80d42:	4620      	mov	r0, r4
   80d44:	4629      	mov	r1, r5
   80d46:	4e1c      	ldr	r6, [pc, #112]	; (80db8 <rotateRightByDegrees+0xd0>)
   80d48:	47b0      	blx	r6
   80d4a:	b190      	cbz	r0, 80d72 <rotateRightByDegrees+0x8a>
		delay_ms(1);
   80d4c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80dbc <rotateRightByDegrees+0xd4>
	pulse_set_period(pulseh_ch, 1290); 
	pulse_set_period(pulsev_ch, 1660); 
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   80d50:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80dac <rotateRightByDegrees+0xc4>
   80d54:	4f17      	ldr	r7, [pc, #92]	; (80db4 <rotateRightByDegrees+0xcc>)
		delay_ms(1);
   80d56:	f241 7070 	movw	r0, #6000	; 0x1770
   80d5a:	47c8      	blx	r9
	pulse_set_period(pulseh_ch, 1290); 
	pulse_set_period(pulsev_ch, 1660); 
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   80d5c:	f8d8 0000 	ldr.w	r0, [r8]
   80d60:	47b8      	blx	r7
   80d62:	4602      	mov	r2, r0
   80d64:	460b      	mov	r3, r1
   80d66:	4620      	mov	r0, r4
   80d68:	4629      	mov	r1, r5
   80d6a:	4e13      	ldr	r6, [pc, #76]	; (80db8 <rotateRightByDegrees+0xd0>)
   80d6c:	47b0      	blx	r6
   80d6e:	2800      	cmp	r0, #0
   80d70:	d1f1      	bne.n	80d56 <rotateRightByDegrees+0x6e>
		delay_ms(1);
	}
	stop();
   80d72:	4b07      	ldr	r3, [pc, #28]	; (80d90 <rotateRightByDegrees+0xa8>)
   80d74:	4798      	blx	r3

	counterA = 0;
   80d76:	2300      	movs	r3, #0
   80d78:	4a0c      	ldr	r2, [pc, #48]	; (80dac <rotateRightByDegrees+0xc4>)
   80d7a:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80d7c:	4a0c      	ldr	r2, [pc, #48]	; (80db0 <rotateRightByDegrees+0xc8>)
   80d7e:	6013      	str	r3, [r2, #0]
   80d80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80d84:	f3af 8000 	nop.w
   80d88:	9999999a 	.word	0x9999999a
   80d8c:	3ff19999 	.word	0x3ff19999
   80d90:	00080ccd 	.word	0x00080ccd
   80d94:	000813e9 	.word	0x000813e9
   80d98:	00085a45 	.word	0x00085a45
   80d9c:	3fd00000 	.word	0x3fd00000
   80da0:	3ff00000 	.word	0x3ff00000
   80da4:	000856dd 	.word	0x000856dd
   80da8:	0008141d 	.word	0x0008141d
   80dac:	20070b28 	.word	0x20070b28
   80db0:	20070b2c 	.word	0x20070b2c
   80db4:	00085979 	.word	0x00085979
   80db8:	00085f65 	.word	0x00085f65
   80dbc:	20070001 	.word	0x20070001

00080dc0 <rotateLeftByDegrees>:
}

void rotateLeftByDegrees(double degree){
   80dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80dc4:	4604      	mov	r4, r0
   80dc6:	460d      	mov	r5, r1
	printf("Inside rotateLeft");
   80dc8:	4829      	ldr	r0, [pc, #164]	; (80e70 <rotateLeftByDegrees+0xb0>)
   80dca:	4b2a      	ldr	r3, [pc, #168]	; (80e74 <rotateLeftByDegrees+0xb4>)
   80dcc:	4798      	blx	r3
	stop();
   80dce:	4b2a      	ldr	r3, [pc, #168]	; (80e78 <rotateLeftByDegrees+0xb8>)
   80dd0:	4798      	blx	r3
	degree = degree*1.05;
   80dd2:	4e2a      	ldr	r6, [pc, #168]	; (80e7c <rotateLeftByDegrees+0xbc>)
   80dd4:	4620      	mov	r0, r4
   80dd6:	4629      	mov	r1, r5
   80dd8:	a323      	add	r3, pc, #140	; (adr r3, 80e68 <rotateLeftByDegrees+0xa8>)
   80dda:	e9d3 2300 	ldrd	r2, r3, [r3]
   80dde:	47b0      	blx	r6
	degree=(degree/4)-1;
   80de0:	2200      	movs	r2, #0
   80de2:	4b27      	ldr	r3, [pc, #156]	; (80e80 <rotateLeftByDegrees+0xc0>)
   80de4:	47b0      	blx	r6
   80de6:	2200      	movs	r2, #0
   80de8:	4b26      	ldr	r3, [pc, #152]	; (80e84 <rotateLeftByDegrees+0xc4>)
   80dea:	4c27      	ldr	r4, [pc, #156]	; (80e88 <rotateLeftByDegrees+0xc8>)
   80dec:	47a0      	blx	r4
   80dee:	4604      	mov	r4, r0
   80df0:	460d      	mov	r5, r1
	
	pulse_set_period(pulseh_ch, 1700);
   80df2:	2000      	movs	r0, #0
   80df4:	f240 61a4 	movw	r1, #1700	; 0x6a4
   80df8:	4e24      	ldr	r6, [pc, #144]	; (80e8c <rotateLeftByDegrees+0xcc>)
   80dfa:	47b0      	blx	r6
	pulse_set_period(pulsev_ch, 1310);
   80dfc:	2001      	movs	r0, #1
   80dfe:	f240 511e 	movw	r1, #1310	; 0x51e
   80e02:	47b0      	blx	r6
	
	pulse_start(pulseh_ch);
   80e04:	2000      	movs	r0, #0
   80e06:	4e22      	ldr	r6, [pc, #136]	; (80e90 <rotateLeftByDegrees+0xd0>)
   80e08:	47b0      	blx	r6
	pulse_start(pulsev_ch);
   80e0a:	2001      	movs	r0, #1
   80e0c:	47b0      	blx	r6
	
	counterA = 0;
   80e0e:	2000      	movs	r0, #0
   80e10:	4b20      	ldr	r3, [pc, #128]	; (80e94 <rotateLeftByDegrees+0xd4>)
   80e12:	6018      	str	r0, [r3, #0]
	counterB = 0;
   80e14:	4b20      	ldr	r3, [pc, #128]	; (80e98 <rotateLeftByDegrees+0xd8>)
   80e16:	6018      	str	r0, [r3, #0]
	while((counterA<degree)){
   80e18:	4b20      	ldr	r3, [pc, #128]	; (80e9c <rotateLeftByDegrees+0xdc>)
   80e1a:	4798      	blx	r3
   80e1c:	4602      	mov	r2, r0
   80e1e:	460b      	mov	r3, r1
   80e20:	4620      	mov	r0, r4
   80e22:	4629      	mov	r1, r5
   80e24:	4e1e      	ldr	r6, [pc, #120]	; (80ea0 <rotateLeftByDegrees+0xe0>)
   80e26:	47b0      	blx	r6
   80e28:	b190      	cbz	r0, 80e50 <rotateLeftByDegrees+0x90>
		delay_ms(1);
   80e2a:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80ea4 <rotateLeftByDegrees+0xe4>
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   80e2e:	f8df 8064 	ldr.w	r8, [pc, #100]	; 80e94 <rotateLeftByDegrees+0xd4>
   80e32:	4f1a      	ldr	r7, [pc, #104]	; (80e9c <rotateLeftByDegrees+0xdc>)
		delay_ms(1);
   80e34:	f241 7070 	movw	r0, #6000	; 0x1770
   80e38:	47c8      	blx	r9
	pulse_start(pulseh_ch);
	pulse_start(pulsev_ch);
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   80e3a:	f8d8 0000 	ldr.w	r0, [r8]
   80e3e:	47b8      	blx	r7
   80e40:	4602      	mov	r2, r0
   80e42:	460b      	mov	r3, r1
   80e44:	4620      	mov	r0, r4
   80e46:	4629      	mov	r1, r5
   80e48:	4e15      	ldr	r6, [pc, #84]	; (80ea0 <rotateLeftByDegrees+0xe0>)
   80e4a:	47b0      	blx	r6
   80e4c:	2800      	cmp	r0, #0
   80e4e:	d1f1      	bne.n	80e34 <rotateLeftByDegrees+0x74>
		delay_ms(1);
	}
	stop();
   80e50:	4b09      	ldr	r3, [pc, #36]	; (80e78 <rotateLeftByDegrees+0xb8>)
   80e52:	4798      	blx	r3
	counterA = 0;
   80e54:	2300      	movs	r3, #0
   80e56:	4a0f      	ldr	r2, [pc, #60]	; (80e94 <rotateLeftByDegrees+0xd4>)
   80e58:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80e5a:	4a0f      	ldr	r2, [pc, #60]	; (80e98 <rotateLeftByDegrees+0xd8>)
   80e5c:	6013      	str	r3, [r2, #0]
   80e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80e62:	bf00      	nop
   80e64:	f3af 8000 	nop.w
   80e68:	cccccccd 	.word	0xcccccccd
   80e6c:	3ff0cccc 	.word	0x3ff0cccc
   80e70:	000892dc 	.word	0x000892dc
   80e74:	00086625 	.word	0x00086625
   80e78:	00080ccd 	.word	0x00080ccd
   80e7c:	00085a45 	.word	0x00085a45
   80e80:	3fd00000 	.word	0x3fd00000
   80e84:	3ff00000 	.word	0x3ff00000
   80e88:	000856dd 	.word	0x000856dd
   80e8c:	0008141d 	.word	0x0008141d
   80e90:	000813e9 	.word	0x000813e9
   80e94:	20070b28 	.word	0x20070b28
   80e98:	20070b2c 	.word	0x20070b2c
   80e9c:	00085979 	.word	0x00085979
   80ea0:	00085f65 	.word	0x00085f65
   80ea4:	20070001 	.word	0x20070001

00080ea8 <calcMidPos>:
void calcMidPos(){
	/*	Anvnds d navigeringsgruppen ger oss 2 stt av koordinater
		mid_x = (x1_pos+x2_pos)/2;
		mid_y = (y1_pos+y2_pos)/2;
	*/
	mid_x = x1_pos;
   80ea8:	4b04      	ldr	r3, [pc, #16]	; (80ebc <calcMidPos+0x14>)
   80eaa:	881a      	ldrh	r2, [r3, #0]
   80eac:	4b04      	ldr	r3, [pc, #16]	; (80ec0 <calcMidPos+0x18>)
   80eae:	801a      	strh	r2, [r3, #0]
	mid_y = y1_pos;
   80eb0:	4b04      	ldr	r3, [pc, #16]	; (80ec4 <calcMidPos+0x1c>)
   80eb2:	881a      	ldrh	r2, [r3, #0]
   80eb4:	4b04      	ldr	r3, [pc, #16]	; (80ec8 <calcMidPos+0x20>)
   80eb6:	801a      	strh	r2, [r3, #0]
   80eb8:	4770      	bx	lr
   80eba:	bf00      	nop
   80ebc:	20070168 	.word	0x20070168
   80ec0:	20070b24 	.word	0x20070b24
   80ec4:	2007016a 	.word	0x2007016a
   80ec8:	20070b26 	.word	0x20070b26

00080ecc <angleToPos>:
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
	return distanceLeft;
}

int angleToPos(){
	platformAngle = currentAngle;
   80ecc:	4b14      	ldr	r3, [pc, #80]	; (80f20 <angleToPos+0x54>)
   80ece:	681a      	ldr	r2, [r3, #0]
   80ed0:	4b14      	ldr	r3, [pc, #80]	; (80f24 <angleToPos+0x58>)
   80ed2:	601a      	str	r2, [r3, #0]
	objectAngle = 180 - angle;
   80ed4:	4b14      	ldr	r3, [pc, #80]	; (80f28 <angleToPos+0x5c>)
   80ed6:	681b      	ldr	r3, [r3, #0]
   80ed8:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
   80edc:	4913      	ldr	r1, [pc, #76]	; (80f2c <angleToPos+0x60>)
   80ede:	600b      	str	r3, [r1, #0]
	angleVal = abs(((abs(platformAngle-360) + objectAngle)%360) - 360);
   80ee0:	f5a2 71b4 	sub.w	r1, r2, #360	; 0x168
   80ee4:	2900      	cmp	r1, #0
   80ee6:	bfb8      	it	lt
   80ee8:	4249      	neglt	r1, r1
   80eea:	4419      	add	r1, r3
   80eec:	4a10      	ldr	r2, [pc, #64]	; (80f30 <angleToPos+0x64>)
   80eee:	fb81 2302 	smull	r2, r3, r1, r2
   80ef2:	18ca      	adds	r2, r1, r3
   80ef4:	17cb      	asrs	r3, r1, #31
   80ef6:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80efa:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80efe:	fb02 1113 	mls	r1, r2, r3, r1
   80f02:	f5a1 71b4 	sub.w	r1, r1, #360	; 0x168
   80f06:	2900      	cmp	r1, #0
   80f08:	bfb8      	it	lt
   80f0a:	4249      	neglt	r1, r1
	/*if (dummy>180){
		dummy = dummy - 360;
	}*/
	(angleVal > 180) ? (angleVal -= 360) : (0);
   80f0c:	29b4      	cmp	r1, #180	; 0xb4
   80f0e:	bfc8      	it	gt
   80f10:	f5a1 71b4 	subgt.w	r1, r1, #360	; 0x168
   80f14:	4b07      	ldr	r3, [pc, #28]	; (80f34 <angleToPos+0x68>)
   80f16:	6019      	str	r1, [r3, #0]
	return angleVal;
}
   80f18:	4b06      	ldr	r3, [pc, #24]	; (80f34 <angleToPos+0x68>)
   80f1a:	6818      	ldr	r0, [r3, #0]
   80f1c:	4770      	bx	lr
   80f1e:	bf00      	nop
   80f20:	2007016c 	.word	0x2007016c
   80f24:	2007ae10 	.word	0x2007ae10
   80f28:	2007adf0 	.word	0x2007adf0
   80f2c:	2007ae08 	.word	0x2007ae08
   80f30:	b60b60b7 	.word	0xb60b60b7
   80f34:	2007ae14 	.word	0x2007ae14

00080f38 <valuesCalc>:

/*
	Calculates the difference in X/Y between the platform and a given position
	Also calculates the angle to the object from the platform
*/
void valuesCalc(uint8_t obj){
   80f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80f3a:	4604      	mov	r4, r0
	calcMidPos();
   80f3c:	4b1a      	ldr	r3, [pc, #104]	; (80fa8 <valuesCalc+0x70>)
   80f3e:	4798      	blx	r3
	deltaX = objects[obj].x_pos - mid_x;
   80f40:	4b1a      	ldr	r3, [pc, #104]	; (80fac <valuesCalc+0x74>)
   80f42:	f833 7034 	ldrh.w	r7, [r3, r4, lsl #3]
   80f46:	4a1a      	ldr	r2, [pc, #104]	; (80fb0 <valuesCalc+0x78>)
   80f48:	8812      	ldrh	r2, [r2, #0]
   80f4a:	1abf      	subs	r7, r7, r2
   80f4c:	4a19      	ldr	r2, [pc, #100]	; (80fb4 <valuesCalc+0x7c>)
   80f4e:	6017      	str	r7, [r2, #0]
	deltaY = objects[obj].y_pos - mid_y;
   80f50:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   80f54:	8860      	ldrh	r0, [r4, #2]
   80f56:	4b18      	ldr	r3, [pc, #96]	; (80fb8 <valuesCalc+0x80>)
   80f58:	881b      	ldrh	r3, [r3, #0]
   80f5a:	1ac0      	subs	r0, r0, r3
   80f5c:	4b17      	ldr	r3, [pc, #92]	; (80fbc <valuesCalc+0x84>)
   80f5e:	6018      	str	r0, [r3, #0]
	angleRad = atan2(deltaY,deltaX);
   80f60:	4e17      	ldr	r6, [pc, #92]	; (80fc0 <valuesCalc+0x88>)
   80f62:	47b0      	blx	r6
   80f64:	4604      	mov	r4, r0
   80f66:	460d      	mov	r5, r1
   80f68:	4638      	mov	r0, r7
   80f6a:	47b0      	blx	r6
   80f6c:	4602      	mov	r2, r0
   80f6e:	460b      	mov	r3, r1
   80f70:	4620      	mov	r0, r4
   80f72:	4629      	mov	r1, r5
   80f74:	4c13      	ldr	r4, [pc, #76]	; (80fc4 <valuesCalc+0x8c>)
   80f76:	47a0      	blx	r4
   80f78:	4b13      	ldr	r3, [pc, #76]	; (80fc8 <valuesCalc+0x90>)
   80f7a:	e9c3 0100 	strd	r0, r1, [r3]
	angle = (angleRad*180)/PI;
   80f7e:	2200      	movs	r2, #0
   80f80:	4b12      	ldr	r3, [pc, #72]	; (80fcc <valuesCalc+0x94>)
   80f82:	4c13      	ldr	r4, [pc, #76]	; (80fd0 <valuesCalc+0x98>)
   80f84:	47a0      	blx	r4
   80f86:	a306      	add	r3, pc, #24	; (adr r3, 80fa0 <valuesCalc+0x68>)
   80f88:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f8c:	4c11      	ldr	r4, [pc, #68]	; (80fd4 <valuesCalc+0x9c>)
   80f8e:	47a0      	blx	r4
   80f90:	4b11      	ldr	r3, [pc, #68]	; (80fd8 <valuesCalc+0xa0>)
   80f92:	4798      	blx	r3
   80f94:	4b11      	ldr	r3, [pc, #68]	; (80fdc <valuesCalc+0xa4>)
   80f96:	6018      	str	r0, [r3, #0]
   80f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80f9a:	bf00      	nop
   80f9c:	f3af 8000 	nop.w
   80fa0:	fc8b007a 	.word	0xfc8b007a
   80fa4:	400921fa 	.word	0x400921fa
   80fa8:	00080ea9 	.word	0x00080ea9
   80fac:	20070170 	.word	0x20070170
   80fb0:	20070b24 	.word	0x20070b24
   80fb4:	2007ae0c 	.word	0x2007ae0c
   80fb8:	20070b26 	.word	0x20070b26
   80fbc:	2007ade0 	.word	0x2007ade0
   80fc0:	00085979 	.word	0x00085979
   80fc4:	00083d15 	.word	0x00083d15
   80fc8:	2007ae00 	.word	0x2007ae00
   80fcc:	40668000 	.word	0x40668000
   80fd0:	00085a45 	.word	0x00085a45
   80fd4:	00085c99 	.word	0x00085c99
   80fd8:	00085f79 	.word	0x00085f79
   80fdc:	2007adf0 	.word	0x2007adf0

00080fe0 <distanceToPosition>:
	mid_x = x1_pos;
	mid_y = y1_pos;
	
}

double distanceToPosition(uint8_t obj){
   80fe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	valuesCalc(obj);
   80fe4:	4b14      	ldr	r3, [pc, #80]	; (81038 <distanceToPosition+0x58>)
   80fe6:	4798      	blx	r3
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
   80fe8:	4e14      	ldr	r6, [pc, #80]	; (8103c <distanceToPosition+0x5c>)
   80fea:	4b15      	ldr	r3, [pc, #84]	; (81040 <distanceToPosition+0x60>)
   80fec:	6818      	ldr	r0, [r3, #0]
   80fee:	47b0      	blx	r6
   80ff0:	4604      	mov	r4, r0
   80ff2:	460d      	mov	r5, r1
   80ff4:	4b13      	ldr	r3, [pc, #76]	; (81044 <distanceToPosition+0x64>)
   80ff6:	6818      	ldr	r0, [r3, #0]
   80ff8:	47b0      	blx	r6
   80ffa:	4680      	mov	r8, r0
   80ffc:	4689      	mov	r9, r1
   80ffe:	f8df a050 	ldr.w	sl, [pc, #80]	; 81050 <distanceToPosition+0x70>
   81002:	f8df b050 	ldr.w	fp, [pc, #80]	; 81054 <distanceToPosition+0x74>
   81006:	4640      	mov	r0, r8
   81008:	4649      	mov	r1, r9
   8100a:	4642      	mov	r2, r8
   8100c:	464b      	mov	r3, r9
   8100e:	47d0      	blx	sl
   81010:	4606      	mov	r6, r0
   81012:	460f      	mov	r7, r1
   81014:	4620      	mov	r0, r4
   81016:	4629      	mov	r1, r5
   81018:	4622      	mov	r2, r4
   8101a:	462b      	mov	r3, r5
   8101c:	47d0      	blx	sl
   8101e:	4602      	mov	r2, r0
   81020:	460b      	mov	r3, r1
   81022:	4630      	mov	r0, r6
   81024:	4639      	mov	r1, r7
   81026:	47d8      	blx	fp
   81028:	4b07      	ldr	r3, [pc, #28]	; (81048 <distanceToPosition+0x68>)
   8102a:	4798      	blx	r3
   8102c:	4b07      	ldr	r3, [pc, #28]	; (8104c <distanceToPosition+0x6c>)
   8102e:	e9c3 0100 	strd	r0, r1, [r3]
	return distanceLeft;
}
   81032:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81036:	bf00      	nop
   81038:	00080f39 	.word	0x00080f39
   8103c:	00085979 	.word	0x00085979
   81040:	2007ae0c 	.word	0x2007ae0c
   81044:	2007ade0 	.word	0x2007ade0
   81048:	00083d19 	.word	0x00083d19
   8104c:	2007ade8 	.word	0x2007ade8
   81050:	00085a45 	.word	0x00085a45
   81054:	000856e1 	.word	0x000856e1

00081058 <updateAngle>:
/*
	Updates the angle of the platform to what it should be according
	to calculated values.
*/
void updateAngle(){
	currentAngle = ((currentAngle - angleVal)+360)%360;
   81058:	4809      	ldr	r0, [pc, #36]	; (81080 <updateAngle+0x28>)
   8105a:	6803      	ldr	r3, [r0, #0]
   8105c:	4a09      	ldr	r2, [pc, #36]	; (81084 <updateAngle+0x2c>)
   8105e:	6811      	ldr	r1, [r2, #0]
   81060:	1a59      	subs	r1, r3, r1
   81062:	f501 71b4 	add.w	r1, r1, #360	; 0x168
   81066:	4a08      	ldr	r2, [pc, #32]	; (81088 <updateAngle+0x30>)
   81068:	fb81 2302 	smull	r2, r3, r1, r2
   8106c:	18ca      	adds	r2, r1, r3
   8106e:	17cb      	asrs	r3, r1, #31
   81070:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   81074:	f44f 72b4 	mov.w	r2, #360	; 0x168
   81078:	fb02 1113 	mls	r1, r2, r3, r1
   8107c:	6001      	str	r1, [r0, #0]
   8107e:	4770      	bx	lr
   81080:	2007016c 	.word	0x2007016c
   81084:	2007ae14 	.word	0x2007ae14
   81088:	b60b60b7 	.word	0xb60b60b7
   8108c:	00000000 	.word	0x00000000

00081090 <updatePos>:
/*
	This function is only used when Dead Reckoning is being used.
	When fetching the location data from an external source instead 
	use "callForData" and update the position!
*/
void updatePos(double hyp){
   81090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81094:	b085      	sub	sp, #20
   81096:	4604      	mov	r4, r0
   81098:	460d      	mov	r5, r1
	angleRad = currentAngle * PI / 180;
   8109a:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 81174 <updatePos+0xe4>
   8109e:	4b2a      	ldr	r3, [pc, #168]	; (81148 <updatePos+0xb8>)
   810a0:	6818      	ldr	r0, [r3, #0]
   810a2:	47c8      	blx	r9
   810a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 81178 <updatePos+0xe8>
   810a8:	a325      	add	r3, pc, #148	; (adr r3, 81140 <updatePos+0xb0>)
   810aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   810ae:	47c0      	blx	r8
   810b0:	2200      	movs	r2, #0
   810b2:	4b26      	ldr	r3, [pc, #152]	; (8114c <updatePos+0xbc>)
   810b4:	4e26      	ldr	r6, [pc, #152]	; (81150 <updatePos+0xc0>)
   810b6:	47b0      	blx	r6
   810b8:	4606      	mov	r6, r0
   810ba:	460f      	mov	r7, r1
   810bc:	4b25      	ldr	r3, [pc, #148]	; (81154 <updatePos+0xc4>)
   810be:	e9c3 6700 	strd	r6, r7, [r3]
	mid_x = mid_x+(-(cos(angleRad) * hyp));
   810c2:	4b25      	ldr	r3, [pc, #148]	; (81158 <updatePos+0xc8>)
   810c4:	4798      	blx	r3
   810c6:	e9cd 0100 	strd	r0, r1, [sp]
   810ca:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8117c <updatePos+0xec>
   810ce:	f8bb 0000 	ldrh.w	r0, [fp]
   810d2:	47c8      	blx	r9
   810d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
   810d8:	e9dd 0100 	ldrd	r0, r1, [sp]
   810dc:	4622      	mov	r2, r4
   810de:	462b      	mov	r3, r5
   810e0:	47c0      	blx	r8
   810e2:	4602      	mov	r2, r0
   810e4:	460b      	mov	r3, r1
   810e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   810ea:	f8df c094 	ldr.w	ip, [pc, #148]	; 81180 <updatePos+0xf0>
   810ee:	47e0      	blx	ip
   810f0:	4b1a      	ldr	r3, [pc, #104]	; (8115c <updatePos+0xcc>)
   810f2:	4798      	blx	r3
   810f4:	fa1f fa80 	uxth.w	sl, r0
   810f8:	f8ab a000 	strh.w	sl, [fp]
	mid_y = mid_y+(sin(angleRad) * hyp);
   810fc:	4630      	mov	r0, r6
   810fe:	4639      	mov	r1, r7
   81100:	4b17      	ldr	r3, [pc, #92]	; (81160 <updatePos+0xd0>)
   81102:	4798      	blx	r3
   81104:	e9cd 0100 	strd	r0, r1, [sp]
   81108:	4e16      	ldr	r6, [pc, #88]	; (81164 <updatePos+0xd4>)
   8110a:	8830      	ldrh	r0, [r6, #0]
   8110c:	47c8      	blx	r9
   8110e:	e9cd 0102 	strd	r0, r1, [sp, #8]
   81112:	e9dd 0100 	ldrd	r0, r1, [sp]
   81116:	4622      	mov	r2, r4
   81118:	462b      	mov	r3, r5
   8111a:	47c0      	blx	r8
   8111c:	4602      	mov	r2, r0
   8111e:	460b      	mov	r3, r1
   81120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81124:	4c10      	ldr	r4, [pc, #64]	; (81168 <updatePos+0xd8>)
   81126:	47a0      	blx	r4
   81128:	4b0c      	ldr	r3, [pc, #48]	; (8115c <updatePos+0xcc>)
   8112a:	4798      	blx	r3
   8112c:	b280      	uxth	r0, r0
   8112e:	8030      	strh	r0, [r6, #0]
	x1_pos = mid_x;
   81130:	4b0e      	ldr	r3, [pc, #56]	; (8116c <updatePos+0xdc>)
   81132:	f8a3 a000 	strh.w	sl, [r3]
	y1_pos = mid_y;
   81136:	4b0e      	ldr	r3, [pc, #56]	; (81170 <updatePos+0xe0>)
   81138:	8018      	strh	r0, [r3, #0]
   8113a:	b005      	add	sp, #20
   8113c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81140:	fc8b007a 	.word	0xfc8b007a
   81144:	400921fa 	.word	0x400921fa
   81148:	2007016c 	.word	0x2007016c
   8114c:	40668000 	.word	0x40668000
   81150:	00085c99 	.word	0x00085c99
   81154:	2007ae00 	.word	0x2007ae00
   81158:	00083bf5 	.word	0x00083bf5
   8115c:	00085fc9 	.word	0x00085fc9
   81160:	00083c81 	.word	0x00083c81
   81164:	20070b26 	.word	0x20070b26
   81168:	000856e1 	.word	0x000856e1
   8116c:	20070168 	.word	0x20070168
   81170:	2007016a 	.word	0x2007016a
   81174:	00085979 	.word	0x00085979
   81178:	00085a45 	.word	0x00085a45
   8117c:	20070b24 	.word	0x20070b24
   81180:	000856dd 	.word	0x000856dd
   81184:	f3af 8000 	nop.w

00081188 <pulse_timer_init_channel>:

 /*
 * \brief Initialize the specified pulse timer channel
 *
 */
static void pulse_timer_init_channel(uint32_t ch_n) {
   81188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8118c:	4606      	mov	r6, r0

	ioport_set_pin_dir(pulse_timers[ch_n].pin, IOPORT_DIR_INPUT);
   8118e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
   81192:	4b3b      	ldr	r3, [pc, #236]	; (81280 <pulse_timer_init_channel+0xf8>)
   81194:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81198:	6944      	ldr	r4, [r0, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8119a:	0963      	lsrs	r3, r4, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8119c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   811a0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   811a4:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   811a6:	f004 041f 	and.w	r4, r4, #31
   811aa:	2201      	movs	r2, #1
   811ac:	fa02 f404 	lsl.w	r4, r2, r4
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   811b0:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   811b2:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	ioport_set_pin_mode(pulse_timers[ch_n].pin, pulse_timers[ch_n].mux | pulse_timers[ch_n].ioport_mode);
   811b6:	6943      	ldr	r3, [r0, #20]
   811b8:	69c4      	ldr	r4, [r0, #28]
   811ba:	6981      	ldr	r1, [r0, #24]
   811bc:	4321      	orrs	r1, r4
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   811be:	f003 001f 	and.w	r0, r3, #31
   811c2:	4082      	lsls	r2, r0
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   811c4:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   811c6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   811ca:	f203 7307 	addw	r3, r3, #1799	; 0x707
   811ce:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   811d0:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   811d4:	bf14      	ite	ne
   811d6:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   811d8:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   811da:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   811de:	bf14      	ite	ne
   811e0:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   811e2:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   811e4:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   811e8:	bf14      	ite	ne
   811ea:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   811ec:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   811ee:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   811f2:	bf14      	ite	ne
   811f4:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   811f8:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   811fc:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   81200:	6f19      	ldr	r1, [r3, #112]	; 0x70
   81202:	bf14      	ite	ne
   81204:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   81206:	ea21 0202 	biceq.w	r2, r1, r2
   8120a:	671a      	str	r2, [r3, #112]	; 0x70
	ioport_disable_pin(pulse_timers[ch_n].pin);
   8120c:	4d1c      	ldr	r5, [pc, #112]	; (81280 <pulse_timer_init_channel+0xf8>)
   8120e:	ea4f 09c6 	mov.w	r9, r6, lsl #3
   81212:	eb09 0706 	add.w	r7, r9, r6
   81216:	00bf      	lsls	r7, r7, #2
   81218:	19ec      	adds	r4, r5, r7
   8121a:	6963      	ldr	r3, [r4, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   8121c:	f003 021f 	and.w	r2, r3, #31
   81220:	f04f 0801 	mov.w	r8, #1
   81224:	fa08 f202 	lsl.w	r2, r8, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   81228:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8122a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8122e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81232:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   81234:	605a      	str	r2, [r3, #4]

	pmc_set_writeprotect(false);
   81236:	2000      	movs	r0, #0
   81238:	4b12      	ldr	r3, [pc, #72]	; (81284 <pulse_timer_init_channel+0xfc>)
   8123a:	4798      	blx	r3
	pmc_enable_periph_clk(pulse_timers[ch_n].id);
   8123c:	68a0      	ldr	r0, [r4, #8]
   8123e:	4b12      	ldr	r3, [pc, #72]	; (81288 <pulse_timer_init_channel+0x100>)
   81240:	4798      	blx	r3

	tc_init(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, pulse_timers[ch_n].tc_mode);
   81242:	59e8      	ldr	r0, [r5, r7]
   81244:	6861      	ldr	r1, [r4, #4]
   81246:	6922      	ldr	r2, [r4, #16]
   81248:	4b10      	ldr	r3, [pc, #64]	; (8128c <pulse_timer_init_channel+0x104>)
   8124a:	4798      	blx	r3

	tc_start(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch);
   8124c:	59e8      	ldr	r0, [r5, r7]
   8124e:	6861      	ldr	r1, [r4, #4]
   81250:	4b0f      	ldr	r3, [pc, #60]	; (81290 <pulse_timer_init_channel+0x108>)
   81252:	4798      	blx	r3
	tc_enable_interrupt(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, TC_IER_LDRBS );
   81254:	59e8      	ldr	r0, [r5, r7]
   81256:	6861      	ldr	r1, [r4, #4]
   81258:	2240      	movs	r2, #64	; 0x40
   8125a:	4b0e      	ldr	r3, [pc, #56]	; (81294 <pulse_timer_init_channel+0x10c>)
   8125c:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[ch_n].IRQn);
   8125e:	444e      	add	r6, r9
   81260:	eb05 0586 	add.w	r5, r5, r6, lsl #2
   81264:	7b2b      	ldrb	r3, [r5, #12]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   81266:	b259      	sxtb	r1, r3
   81268:	0949      	lsrs	r1, r1, #5
   8126a:	f003 031f 	and.w	r3, r3, #31
   8126e:	fa08 f303 	lsl.w	r3, r8, r3
   81272:	3120      	adds	r1, #32
   81274:	4a08      	ldr	r2, [pc, #32]	; (81298 <pulse_timer_init_channel+0x110>)
   81276:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   8127a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8127e:	bf00      	nop
   81280:	20070208 	.word	0x20070208
   81284:	000832bd 	.word	0x000832bd
   81288:	00083265 	.word	0x00083265
   8128c:	00081791 	.word	0x00081791
   81290:	000817ad 	.word	0x000817ad
   81294:	000817b5 	.word	0x000817b5
   81298:	e000e100 	.word	0xe000e100

0008129c <pulse_init_channel>:
 * \brief Initialize the specified pulse channel
 *
 * \note Need to call pulse_start(ch_n) to start output
 *
 */
 static void pulse_init_channel(uint32_t ch_n) {
   8129c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   812a0:	4604      	mov	r4, r0
    ioport_set_pin_mode(pulse_channels[ch_n].pin, pulse_channels[ch_n].mux);
   812a2:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   812a6:	4b29      	ldr	r3, [pc, #164]	; (8134c <pulse_init_channel+0xb0>)
   812a8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   812ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
   812ae:	6b51      	ldr	r1, [r2, #52]	; 0x34
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   812b0:	f003 021f 	and.w	r2, r3, #31
   812b4:	2001      	movs	r0, #1
   812b6:	fa00 f202 	lsl.w	r2, r0, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   812ba:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   812bc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   812c0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   812c4:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   812c6:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   812ca:	bf14      	ite	ne
   812cc:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   812ce:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   812d0:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   812d4:	bf14      	ite	ne
   812d6:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   812d8:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   812da:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   812de:	bf14      	ite	ne
   812e0:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   812e2:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   812e4:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   812e8:	bf14      	ite	ne
   812ea:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   812ee:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   812f2:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   812f6:	6f19      	ldr	r1, [r3, #112]	; 0x70
   812f8:	bf14      	ite	ne
   812fa:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   812fc:	ea21 0202 	biceq.w	r2, r1, r2
   81300:	671a      	str	r2, [r3, #112]	; 0x70
    ioport_disable_pin(pulse_channels[ch_n].pin);
   81302:	4d12      	ldr	r5, [pc, #72]	; (8134c <pulse_init_channel+0xb0>)
   81304:	0127      	lsls	r7, r4, #4
   81306:	ebc4 0807 	rsb	r8, r4, r7
   8130a:	ea4f 0888 	mov.w	r8, r8, lsl #2
   8130e:	eb05 0608 	add.w	r6, r5, r8
   81312:	6b33      	ldr	r3, [r6, #48]	; 0x30
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   81314:	f003 021f 	and.w	r2, r3, #31
   81318:	2101      	movs	r1, #1
   8131a:	fa01 f202 	lsl.w	r2, r1, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8131e:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81320:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81324:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81328:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   8132a:	605a      	str	r2, [r3, #4]

    pmc_enable_periph_clk(pulse_channels[ch_n].id);
   8132c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
   8132e:	4b08      	ldr	r3, [pc, #32]	; (81350 <pulse_init_channel+0xb4>)
   81330:	4798      	blx	r3
    pwm_channel_disable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   81332:	f855 0008 	ldr.w	r0, [r5, r8]
   81336:	6871      	ldr	r1, [r6, #4]
   81338:	4b06      	ldr	r3, [pc, #24]	; (81354 <pulse_init_channel+0xb8>)
   8133a:	4798      	blx	r3
    pwm_init(pulse_channels[ch_n].pwm, &pulse_clock_setting);
   8133c:	1b3c      	subs	r4, r7, r4
   8133e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   81342:	4905      	ldr	r1, [pc, #20]	; (81358 <pulse_init_channel+0xbc>)
   81344:	4b05      	ldr	r3, [pc, #20]	; (8135c <pulse_init_channel+0xc0>)
   81346:	4798      	blx	r3
   81348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8134c:	20070190 	.word	0x20070190
   81350:	00083265 	.word	0x00083265
   81354:	00080539 	.word	0x00080539
   81358:	20070250 	.word	0x20070250
   8135c:	000803c5 	.word	0x000803c5

00081360 <TC1_Handler>:
	// Calculate the duration in microseconds.
	uint32_t duration = (diff ) / (((CHIP_FREQ_CPU_MAX / pulse_timers[ch_n].divider)/1000)/1000);
	return duration;
}

void TC1_Handler(void) {
   81360:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC1_Handler_pulse_timer_idx].tc, pulse_timers[TC1_Handler_pulse_timer_idx].tc_ch);
   81362:	4c09      	ldr	r4, [pc, #36]	; (81388 <TC1_Handler+0x28>)
   81364:	6820      	ldr	r0, [r4, #0]
   81366:	6861      	ldr	r1, [r4, #4]
   81368:	4b08      	ldr	r3, [pc, #32]	; (8138c <TC1_Handler+0x2c>)
   8136a:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC1_Handler_pulse_timer_idx].IRQn);
   8136c:	7b23      	ldrb	r3, [r4, #12]
   8136e:	b259      	sxtb	r1, r3
   81370:	0949      	lsrs	r1, r1, #5
   81372:	f003 031f 	and.w	r3, r3, #31
   81376:	2201      	movs	r2, #1
   81378:	fa02 f303 	lsl.w	r3, r2, r3
   8137c:	3120      	adds	r1, #32
   8137e:	4a04      	ldr	r2, [pc, #16]	; (81390 <TC1_Handler+0x30>)
   81380:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   81384:	bd10      	pop	{r4, pc}
   81386:	bf00      	nop
   81388:	20070208 	.word	0x20070208
   8138c:	000817bd 	.word	0x000817bd
   81390:	e000e100 	.word	0xe000e100

00081394 <TC0_Handler>:
}

void TC0_Handler(void) {
   81394:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC2_Handler_pulse_timer_idx].tc, pulse_timers[TC2_Handler_pulse_timer_idx].tc_ch);
   81396:	4c09      	ldr	r4, [pc, #36]	; (813bc <TC0_Handler+0x28>)
   81398:	6a60      	ldr	r0, [r4, #36]	; 0x24
   8139a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   8139c:	4b08      	ldr	r3, [pc, #32]	; (813c0 <TC0_Handler+0x2c>)
   8139e:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC2_Handler_pulse_timer_idx].IRQn);
   813a0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   813a4:	b259      	sxtb	r1, r3
   813a6:	0949      	lsrs	r1, r1, #5
   813a8:	f003 031f 	and.w	r3, r3, #31
   813ac:	2201      	movs	r2, #1
   813ae:	fa02 f303 	lsl.w	r3, r2, r3
   813b2:	3120      	adds	r1, #32
   813b4:	4a03      	ldr	r2, [pc, #12]	; (813c4 <TC0_Handler+0x30>)
   813b6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   813ba:	bd10      	pop	{r4, pc}
   813bc:	20070208 	.word	0x20070208
   813c0:	000817bd 	.word	0x000817bd
   813c4:	e000e100 	.word	0xe000e100

000813c8 <pulse_init>:
}


void pulse_init() {
   813c8:	b510      	push	{r4, lr}
    pulse_init_channel(0);
   813ca:	2000      	movs	r0, #0
   813cc:	4c04      	ldr	r4, [pc, #16]	; (813e0 <pulse_init+0x18>)
   813ce:	47a0      	blx	r4
    pulse_init_channel(1);
   813d0:	2001      	movs	r0, #1
   813d2:	47a0      	blx	r4
	pulse_timer_init_channel(0);
   813d4:	2000      	movs	r0, #0
   813d6:	4c03      	ldr	r4, [pc, #12]	; (813e4 <pulse_init+0x1c>)
   813d8:	47a0      	blx	r4
	pulse_timer_init_channel(1);
   813da:	2001      	movs	r0, #1
   813dc:	47a0      	blx	r4
   813de:	bd10      	pop	{r4, pc}
   813e0:	0008129d 	.word	0x0008129d
   813e4:	00081189 	.word	0x00081189

000813e8 <pulse_start>:
}

void pulse_start(uint32_t ch_n) {
   813e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   813ea:	4606      	mov	r6, r0
    pwm_channel_init(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel));
   813ec:	4c08      	ldr	r4, [pc, #32]	; (81410 <pulse_start+0x28>)
   813ee:	0107      	lsls	r7, r0, #4
   813f0:	1a3d      	subs	r5, r7, r0
   813f2:	00ad      	lsls	r5, r5, #2
   813f4:	1961      	adds	r1, r4, r5
   813f6:	5960      	ldr	r0, [r4, r5]
   813f8:	3104      	adds	r1, #4
   813fa:	4b06      	ldr	r3, [pc, #24]	; (81414 <pulse_start+0x2c>)
   813fc:	4798      	blx	r3
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   813fe:	1bbe      	subs	r6, r7, r6
   81400:	eb04 0686 	add.w	r6, r4, r6, lsl #2
   81404:	5960      	ldr	r0, [r4, r5]
   81406:	6871      	ldr	r1, [r6, #4]
   81408:	4b03      	ldr	r3, [pc, #12]	; (81418 <pulse_start+0x30>)
   8140a:	4798      	blx	r3
   8140c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8140e:	bf00      	nop
   81410:	20070190 	.word	0x20070190
   81414:	00080405 	.word	0x00080405
   81418:	0008052d 	.word	0x0008052d

0008141c <pulse_set_period>:

void pulse_stop(uint32_t ch_n) {
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
   8141c:	b510      	push	{r4, lr}
   8141e:	460a      	mov	r2, r1
    if(period_us > pulse_channels[ch_n].dty_max) {
   81420:	ebc0 1100 	rsb	r1, r0, r0, lsl #4
   81424:	4b09      	ldr	r3, [pc, #36]	; (8144c <pulse_set_period+0x30>)
   81426:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   8142a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8142c:	4293      	cmp	r3, r2
   8142e:	d30b      	bcc.n	81448 <pulse_set_period+0x2c>
        return 1;
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
   81430:	4b06      	ldr	r3, [pc, #24]	; (8144c <pulse_set_period+0x30>)
   81432:	0101      	lsls	r1, r0, #4
   81434:	1a0c      	subs	r4, r1, r0
   81436:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   8143a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8143e:	3104      	adds	r1, #4
   81440:	4b03      	ldr	r3, [pc, #12]	; (81450 <pulse_set_period+0x34>)
   81442:	4798      	blx	r3
    return 0;
   81444:	2000      	movs	r0, #0
   81446:	bd10      	pop	{r4, pc}
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
    if(period_us > pulse_channels[ch_n].dty_max) {
        return 1;
   81448:	2001      	movs	r0, #1
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
    return 0;
   8144a:	bd10      	pop	{r4, pc}
   8144c:	20070190 	.word	0x20070190
   81450:	00080509 	.word	0x00080509

00081454 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81454:	4b04      	ldr	r3, [pc, #16]	; (81468 <pulseCounter_handlerA+0x14>)
   81456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
/* Initialization of extern variables goes only with definition */
int counterA = 0;
int counterB = 0;

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   81458:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   8145c:	d003      	beq.n	81466 <pulseCounter_handlerA+0x12>
	{
		counterA++;
   8145e:	4b03      	ldr	r3, [pc, #12]	; (8146c <pulseCounter_handlerA+0x18>)
   81460:	681a      	ldr	r2, [r3, #0]
   81462:	3201      	adds	r2, #1
   81464:	601a      	str	r2, [r3, #0]
   81466:	4770      	bx	lr
   81468:	400e1200 	.word	0x400e1200
   8146c:	20070b28 	.word	0x20070b28

00081470 <pulseCounter_handlerB>:
   81470:	4b04      	ldr	r3, [pc, #16]	; (81484 <pulseCounter_handlerB+0x14>)
   81472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   81474:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   81478:	d003      	beq.n	81482 <pulseCounter_handlerB+0x12>
	{
		counterB++;
   8147a:	4b03      	ldr	r3, [pc, #12]	; (81488 <pulseCounter_handlerB+0x18>)
   8147c:	681a      	ldr	r2, [r3, #0]
   8147e:	3201      	adds	r2, #1
   81480:	601a      	str	r2, [r3, #0]
   81482:	4770      	bx	lr
   81484:	400e1200 	.word	0x400e1200
   81488:	20070b2c 	.word	0x20070b2c

0008148c <pulseCounter_configA>:
	}
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   8148c:	b570      	push	{r4, r5, r6, lr}
   8148e:	b082      	sub	sp, #8
   81490:	4606      	mov	r6, r0
   81492:	460d      	mov	r5, r1
   81494:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   81496:	2000      	movs	r0, #0
   81498:	4b0d      	ldr	r3, [pc, #52]	; (814d0 <pulseCounter_configA+0x44>)
   8149a:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   8149c:	4630      	mov	r0, r6
   8149e:	4b0d      	ldr	r3, [pc, #52]	; (814d4 <pulseCounter_configA+0x48>)
   814a0:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   814a2:	4628      	mov	r0, r5
   814a4:	4621      	mov	r1, r4
   814a6:	2201      	movs	r2, #1
   814a8:	4b0b      	ldr	r3, [pc, #44]	; (814d8 <pulseCounter_configA+0x4c>)
   814aa:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   814ac:	4b0b      	ldr	r3, [pc, #44]	; (814dc <pulseCounter_configA+0x50>)
   814ae:	9300      	str	r3, [sp, #0]
   814b0:	4628      	mov	r0, r5
   814b2:	4631      	mov	r1, r6
   814b4:	4622      	mov	r2, r4
   814b6:	2340      	movs	r3, #64	; 0x40
   814b8:	4e09      	ldr	r6, [pc, #36]	; (814e0 <pulseCounter_configA+0x54>)
   814ba:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   814bc:	4628      	mov	r0, r5
   814be:	4621      	mov	r1, r4
   814c0:	4b08      	ldr	r3, [pc, #32]	; (814e4 <pulseCounter_configA+0x58>)
   814c2:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   814c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   814c8:	4b07      	ldr	r3, [pc, #28]	; (814e8 <pulseCounter_configA+0x5c>)
   814ca:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   814cc:	b002      	add	sp, #8
   814ce:	bd70      	pop	{r4, r5, r6, pc}
   814d0:	000832bd 	.word	0x000832bd
   814d4:	00083265 	.word	0x00083265
   814d8:	00082e89 	.word	0x00082e89
   814dc:	00081455 	.word	0x00081455
   814e0:	000830f1 	.word	0x000830f1
   814e4:	00082f15 	.word	0x00082f15
   814e8:	e000e100 	.word	0xe000e100

000814ec <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   814ec:	b570      	push	{r4, r5, r6, lr}
   814ee:	b082      	sub	sp, #8
   814f0:	4606      	mov	r6, r0
   814f2:	460d      	mov	r5, r1
   814f4:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   814f6:	2000      	movs	r0, #0
   814f8:	4b0d      	ldr	r3, [pc, #52]	; (81530 <pulseCounter_configB+0x44>)
   814fa:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   814fc:	4630      	mov	r0, r6
   814fe:	4b0d      	ldr	r3, [pc, #52]	; (81534 <pulseCounter_configB+0x48>)
   81500:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   81502:	4628      	mov	r0, r5
   81504:	4621      	mov	r1, r4
   81506:	2201      	movs	r2, #1
   81508:	4b0b      	ldr	r3, [pc, #44]	; (81538 <pulseCounter_configB+0x4c>)
   8150a:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   8150c:	4b0b      	ldr	r3, [pc, #44]	; (8153c <pulseCounter_configB+0x50>)
   8150e:	9300      	str	r3, [sp, #0]
   81510:	4628      	mov	r0, r5
   81512:	4631      	mov	r1, r6
   81514:	4622      	mov	r2, r4
   81516:	2340      	movs	r3, #64	; 0x40
   81518:	4e09      	ldr	r6, [pc, #36]	; (81540 <pulseCounter_configB+0x54>)
   8151a:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   8151c:	4628      	mov	r0, r5
   8151e:	4621      	mov	r1, r4
   81520:	4b08      	ldr	r3, [pc, #32]	; (81544 <pulseCounter_configB+0x58>)
   81522:	4798      	blx	r3
   81524:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81528:	4b07      	ldr	r3, [pc, #28]	; (81548 <pulseCounter_configB+0x5c>)
   8152a:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   8152c:	b002      	add	sp, #8
   8152e:	bd70      	pop	{r4, r5, r6, pc}
   81530:	000832bd 	.word	0x000832bd
   81534:	00083265 	.word	0x00083265
   81538:	00082e89 	.word	0x00082e89
   8153c:	00081471 	.word	0x00081471
   81540:	000830f1 	.word	0x000830f1
   81544:	00082f15 	.word	0x00082f15
   81548:	e000e100 	.word	0xe000e100

0008154c <TC0_init>:
static uint32_t disable_write_protect(uint32_t key){
	if(key == WPKEY_WPMR_PMC)
	{
		*p_PMC_WPMR &= 0;               // clear entire register just to be safe
		*p_PMC_WPMR |= WPKEY_WPMR_PMC;  // first write WPKEY = 0x504D43 to register
		*p_PMC_WPMR &= 0x11111100;      // then clear WPEN bit, mask upper bytes
   8154c:	4b11      	ldr	r3, [pc, #68]	; (81594 <TC0_init+0x48>)
   8154e:	4a12      	ldr	r2, [pc, #72]	; (81598 <TC0_init+0x4c>)
   81550:	6013      	str	r3, [r2, #0]
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   81552:	4a12      	ldr	r2, [pc, #72]	; (8159c <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   81554:	6811      	ldr	r1, [r2, #0]
   81556:	f021 0102 	bic.w	r1, r1, #2
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   8155a:	f041 0101 	orr.w	r1, r1, #1
   8155e:	6011      	str	r1, [r2, #0]
	else if (key == WPKEY_WPMR_TC)
	{
		enable_clock_TC0CH0();    /* in order to access TC_WPMR, the Timer Counter clock of the first channel must be enabled */	
		*p_TC_WPMR &= 0;
		*p_TC_WPMR |= WPKEY_WPMR_TC;
		*p_TC_WPMR &= 0x11111100; // disable Write Protect by clearing WPEN bit, mask upper bytes
   81560:	32e4      	adds	r2, #228	; 0xe4
   81562:	6013      	str	r3, [r2, #0]

static void enable_periph_clk(uint32_t periph_id){
	//disable_write_protect(WPKEY_WPMR_PMC);
	if(periph_id == PERIPH_ID_TCC0)
	{
		if((*p_PMC_PCSR0 & (1<<PERIPH_ID_TCC0)) != (1<<PERIPH_ID_TCC0)){  /* check status of peripheral clock corresponding to Timer Counter Channel 0 (if enabled) */
   81564:	4b0e      	ldr	r3, [pc, #56]	; (815a0 <TC0_init+0x54>)
   81566:	681b      	ldr	r3, [r3, #0]
   81568:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   8156c:	d103      	bne.n	81576 <TC0_init+0x2a>
			*p_PMC_PCER0 = (1 << PERIPH_ID_TCC0);                         /* enable peripheral clock corresponding to Timer Counter Channel 0 */
   8156e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81572:	4b0c      	ldr	r3, [pc, #48]	; (815a4 <TC0_init+0x58>)
   81574:	601a      	str	r2, [r3, #0]
	*p_TC_CMR0 &= ~(1 << WAVE);
}

/* Set TCCLKS bits in TC_CMR (clock selected MCK/2 clock signal (from PMC)) */
static void select_clock(void){
	*p_TC_CMR0 &= 0x11111110;
   81576:	4a0c      	ldr	r2, [pc, #48]	; (815a8 <TC0_init+0x5c>)
   81578:	6813      	ldr	r3, [r2, #0]
   8157a:	f003 3311 	and.w	r3, r3, #286331153	; 0x11111111
   8157e:	f023 0301 	bic.w	r3, r3, #1
   81582:	6013      	str	r3, [r2, #0]
/* The start and stop commands are effective only if the clock is enabled */
/* A trigger resets the counter and starts the counter clock */
/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
/* A software trigger is performed: the counter is reset and the clock is started */
static void start_clock(void){
	*p_TC_CCR |= (1 << SWTRG); 
   81584:	4b05      	ldr	r3, [pc, #20]	; (8159c <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(void){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   81586:	681a      	ldr	r2, [r3, #0]
   81588:	f022 0202 	bic.w	r2, r2, #2
/* The start and stop commands are effective only if the clock is enabled */
/* A trigger resets the counter and starts the counter clock */
/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
/* A software trigger is performed: the counter is reset and the clock is started */
static void start_clock(void){
	*p_TC_CCR |= (1 << SWTRG); 
   8158c:	f042 0205 	orr.w	r2, r2, #5
   81590:	601a      	str	r2, [r3, #0]
   81592:	4770      	bx	lr
   81594:	00100100 	.word	0x00100100
   81598:	400e06e4 	.word	0x400e06e4
   8159c:	40080000 	.word	0x40080000
   815a0:	400e0618 	.word	0x400e0618
   815a4:	400e0610 	.word	0x400e0610
   815a8:	40080004 	.word	0x40080004

000815ac <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   815ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   815b0:	460c      	mov	r4, r1
   815b2:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   815b4:	b960      	cbnz	r0, 815d0 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   815b6:	2a00      	cmp	r2, #0
   815b8:	dd0e      	ble.n	815d8 <_read+0x2c>
   815ba:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   815bc:	4e09      	ldr	r6, [pc, #36]	; (815e4 <_read+0x38>)
   815be:	4d0a      	ldr	r5, [pc, #40]	; (815e8 <_read+0x3c>)
   815c0:	6830      	ldr	r0, [r6, #0]
   815c2:	4621      	mov	r1, r4
   815c4:	682b      	ldr	r3, [r5, #0]
   815c6:	4798      	blx	r3
		ptr++;
   815c8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   815ca:	42bc      	cmp	r4, r7
   815cc:	d1f8      	bne.n	815c0 <_read+0x14>
   815ce:	e006      	b.n	815de <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   815d0:	f04f 30ff 	mov.w	r0, #4294967295
   815d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   815d8:	2000      	movs	r0, #0
   815da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   815de:	4640      	mov	r0, r8
	}
	return nChars;
}
   815e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   815e4:	2007ae20 	.word	0x2007ae20
   815e8:	2007ae18 	.word	0x2007ae18

000815ec <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   815ec:	6943      	ldr	r3, [r0, #20]
   815ee:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   815f2:	bf1d      	ittte	ne
   815f4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   815f8:	61c1      	strne	r1, [r0, #28]
	return 0;
   815fa:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   815fc:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   815fe:	4770      	bx	lr

00081600 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81600:	6943      	ldr	r3, [r0, #20]
   81602:	f013 0f01 	tst.w	r3, #1
   81606:	d005      	beq.n	81614 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81608:	6983      	ldr	r3, [r0, #24]
   8160a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8160e:	600b      	str	r3, [r1, #0]

	return 0;
   81610:	2000      	movs	r0, #0
   81612:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81614:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81616:	4770      	bx	lr

00081618 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   81618:	b500      	push	{lr}
   8161a:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   8161c:	4811      	ldr	r0, [pc, #68]	; (81664 <USART0_Handler+0x4c>)
   8161e:	f10d 0107 	add.w	r1, sp, #7
   81622:	2201      	movs	r2, #1
   81624:	4b10      	ldr	r3, [pc, #64]	; (81668 <USART0_Handler+0x50>)
   81626:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81628:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8162a:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   8162e:	2200      	movs	r2, #0
   81630:	4b0e      	ldr	r3, [pc, #56]	; (8166c <USART0_Handler+0x54>)
   81632:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   81634:	4b0e      	ldr	r3, [pc, #56]	; (81670 <USART0_Handler+0x58>)
   81636:	781b      	ldrb	r3, [r3, #0]
   81638:	f89d 1007 	ldrb.w	r1, [sp, #7]
   8163c:	4a0d      	ldr	r2, [pc, #52]	; (81674 <USART0_Handler+0x5c>)
   8163e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   81640:	2b9b      	cmp	r3, #155	; 0x9b
   81642:	d103      	bne.n	8164c <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   81644:	2200      	movs	r2, #0
   81646:	4b0a      	ldr	r3, [pc, #40]	; (81670 <USART0_Handler+0x58>)
   81648:	701a      	strb	r2, [r3, #0]
   8164a:	e002      	b.n	81652 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   8164c:	3301      	adds	r3, #1
   8164e:	4a08      	ldr	r2, [pc, #32]	; (81670 <USART0_Handler+0x58>)
   81650:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   81652:	2201      	movs	r2, #1
   81654:	4b05      	ldr	r3, [pc, #20]	; (8166c <USART0_Handler+0x54>)
   81656:	701a      	strb	r2, [r3, #0]
   81658:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   8165c:	b662      	cpsie	i
}
   8165e:	b003      	add	sp, #12
   81660:	f85d fb04 	ldr.w	pc, [sp], #4
   81664:	40098000 	.word	0x40098000
   81668:	000816cd 	.word	0x000816cd
   8166c:	20070268 	.word	0x20070268
   81670:	20070bd4 	.word	0x20070bd4
   81674:	20070b38 	.word	0x20070b38

00081678 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8167c:	460e      	mov	r6, r1
   8167e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81680:	3801      	subs	r0, #1
   81682:	2802      	cmp	r0, #2
   81684:	d80f      	bhi.n	816a6 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81686:	b192      	cbz	r2, 816ae <_write+0x36>
   81688:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8168a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 816c8 <_write+0x50>
   8168e:	4f0d      	ldr	r7, [pc, #52]	; (816c4 <_write+0x4c>)
   81690:	f8d8 0000 	ldr.w	r0, [r8]
   81694:	5d31      	ldrb	r1, [r6, r4]
   81696:	683b      	ldr	r3, [r7, #0]
   81698:	4798      	blx	r3
   8169a:	2800      	cmp	r0, #0
   8169c:	db0a      	blt.n	816b4 <_write+0x3c>
			return -1;
		}
		++nChars;
   8169e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   816a0:	42a5      	cmp	r5, r4
   816a2:	d1f5      	bne.n	81690 <_write+0x18>
   816a4:	e00a      	b.n	816bc <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   816a6:	f04f 30ff 	mov.w	r0, #4294967295
   816aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   816ae:	2000      	movs	r0, #0
   816b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   816b4:	f04f 30ff 	mov.w	r0, #4294967295
   816b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   816bc:	4620      	mov	r0, r4
	}
	return nChars;
}
   816be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   816c2:	bf00      	nop
   816c4:	2007ae1c 	.word	0x2007ae1c
   816c8:	2007ae20 	.word	0x2007ae20

000816cc <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   816cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   816d0:	b083      	sub	sp, #12
   816d2:	4605      	mov	r5, r0
	while (len) {
   816d4:	4690      	mov	r8, r2
   816d6:	2a00      	cmp	r2, #0
   816d8:	d047      	beq.n	8176a <usart_serial_read_packet+0x9e>
   816da:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   816dc:	4f25      	ldr	r7, [pc, #148]	; (81774 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   816de:	4c26      	ldr	r4, [pc, #152]	; (81778 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   816e0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8178c <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   816e4:	f8df b094 	ldr.w	fp, [pc, #148]	; 8177c <usart_serial_read_packet+0xb0>
   816e8:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   816ec:	2300      	movs	r3, #0
   816ee:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   816f0:	4b22      	ldr	r3, [pc, #136]	; (8177c <usart_serial_read_packet+0xb0>)
   816f2:	429d      	cmp	r5, r3
   816f4:	d106      	bne.n	81704 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   816f6:	4658      	mov	r0, fp
   816f8:	4649      	mov	r1, r9
   816fa:	4b21      	ldr	r3, [pc, #132]	; (81780 <usart_serial_read_packet+0xb4>)
   816fc:	4798      	blx	r3
   816fe:	2800      	cmp	r0, #0
   81700:	d1f9      	bne.n	816f6 <usart_serial_read_packet+0x2a>
   81702:	e019      	b.n	81738 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81704:	4b1f      	ldr	r3, [pc, #124]	; (81784 <usart_serial_read_packet+0xb8>)
   81706:	429d      	cmp	r5, r3
   81708:	d109      	bne.n	8171e <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8170a:	4699      	mov	r9, r3
   8170c:	4648      	mov	r0, r9
   8170e:	a901      	add	r1, sp, #4
   81710:	47a0      	blx	r4
   81712:	2800      	cmp	r0, #0
   81714:	d1fa      	bne.n	8170c <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   81716:	9b01      	ldr	r3, [sp, #4]
   81718:	f806 3c01 	strb.w	r3, [r6, #-1]
   8171c:	e017      	b.n	8174e <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8171e:	4b1a      	ldr	r3, [pc, #104]	; (81788 <usart_serial_read_packet+0xbc>)
   81720:	429d      	cmp	r5, r3
   81722:	d109      	bne.n	81738 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   81724:	4699      	mov	r9, r3
   81726:	4648      	mov	r0, r9
   81728:	a901      	add	r1, sp, #4
   8172a:	47a0      	blx	r4
   8172c:	2800      	cmp	r0, #0
   8172e:	d1fa      	bne.n	81726 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   81730:	9b01      	ldr	r3, [sp, #4]
   81732:	f806 3c01 	strb.w	r3, [r6, #-1]
   81736:	e014      	b.n	81762 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81738:	4555      	cmp	r5, sl
   8173a:	d108      	bne.n	8174e <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   8173c:	4650      	mov	r0, sl
   8173e:	a901      	add	r1, sp, #4
   81740:	47a0      	blx	r4
   81742:	2800      	cmp	r0, #0
   81744:	d1fa      	bne.n	8173c <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   81746:	9b01      	ldr	r3, [sp, #4]
   81748:	f806 3c01 	strb.w	r3, [r6, #-1]
   8174c:	e009      	b.n	81762 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8174e:	42bd      	cmp	r5, r7
   81750:	d107      	bne.n	81762 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   81752:	4638      	mov	r0, r7
   81754:	a901      	add	r1, sp, #4
   81756:	47a0      	blx	r4
   81758:	2800      	cmp	r0, #0
   8175a:	d1fa      	bne.n	81752 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   8175c:	9b01      	ldr	r3, [sp, #4]
   8175e:	f806 3c01 	strb.w	r3, [r6, #-1]
   81762:	3601      	adds	r6, #1
   81764:	f1b8 0801 	subs.w	r8, r8, #1
   81768:	d1be      	bne.n	816e8 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8176a:	2000      	movs	r0, #0
   8176c:	b003      	add	sp, #12
   8176e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81772:	bf00      	nop
   81774:	400a4000 	.word	0x400a4000
   81778:	00081601 	.word	0x00081601
   8177c:	400e0800 	.word	0x400e0800
   81780:	0008180d 	.word	0x0008180d
   81784:	40098000 	.word	0x40098000
   81788:	4009c000 	.word	0x4009c000
   8178c:	400a0000 	.word	0x400a0000

00081790 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   81790:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81792:	0189      	lsls	r1, r1, #6
   81794:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   81796:	2402      	movs	r4, #2
   81798:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   8179a:	f04f 31ff 	mov.w	r1, #4294967295
   8179e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   817a0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   817a2:	605a      	str	r2, [r3, #4]
}
   817a4:	f85d 4b04 	ldr.w	r4, [sp], #4
   817a8:	4770      	bx	lr
   817aa:	bf00      	nop

000817ac <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   817ac:	0189      	lsls	r1, r1, #6
   817ae:	2305      	movs	r3, #5
   817b0:	5043      	str	r3, [r0, r1]
   817b2:	4770      	bx	lr

000817b4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   817b4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   817b8:	624a      	str	r2, [r1, #36]	; 0x24
   817ba:	4770      	bx	lr

000817bc <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   817bc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   817c0:	6a08      	ldr	r0, [r1, #32]
}
   817c2:	4770      	bx	lr

000817c4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   817c4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   817c6:	23ac      	movs	r3, #172	; 0xac
   817c8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   817ca:	680a      	ldr	r2, [r1, #0]
   817cc:	684b      	ldr	r3, [r1, #4]
   817ce:	fbb2 f3f3 	udiv	r3, r2, r3
   817d2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   817d4:	1e5c      	subs	r4, r3, #1
   817d6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   817da:	4294      	cmp	r4, r2
   817dc:	d80a      	bhi.n	817f4 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   817de:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   817e0:	688b      	ldr	r3, [r1, #8]
   817e2:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   817e4:	f240 2302 	movw	r3, #514	; 0x202
   817e8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   817ec:	2350      	movs	r3, #80	; 0x50
   817ee:	6003      	str	r3, [r0, #0]

	return 0;
   817f0:	2000      	movs	r0, #0
   817f2:	e000      	b.n	817f6 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   817f4:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   817f6:	f85d 4b04 	ldr.w	r4, [sp], #4
   817fa:	4770      	bx	lr

000817fc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   817fc:	6943      	ldr	r3, [r0, #20]
   817fe:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81802:	bf1a      	itte	ne
   81804:	61c1      	strne	r1, [r0, #28]
	return 0;
   81806:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81808:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8180a:	4770      	bx	lr

0008180c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8180c:	6943      	ldr	r3, [r0, #20]
   8180e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81812:	bf1d      	ittte	ne
   81814:	6983      	ldrne	r3, [r0, #24]
   81816:	700b      	strbne	r3, [r1, #0]
	return 0;
   81818:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8181a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8181c:	4770      	bx	lr
   8181e:	bf00      	nop

00081820 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   81820:	f100 0308 	add.w	r3, r0, #8
   81824:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81826:	f04f 32ff 	mov.w	r2, #4294967295
   8182a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   8182c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   8182e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81830:	2300      	movs	r3, #0
   81832:	6003      	str	r3, [r0, #0]
   81834:	4770      	bx	lr
   81836:	bf00      	nop

00081838 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81838:	2300      	movs	r3, #0
   8183a:	6103      	str	r3, [r0, #16]
   8183c:	4770      	bx	lr
   8183e:	bf00      	nop

00081840 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   81840:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81842:	685a      	ldr	r2, [r3, #4]
   81844:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81846:	6842      	ldr	r2, [r0, #4]
   81848:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8184a:	685a      	ldr	r2, [r3, #4]
   8184c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8184e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81850:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81852:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81854:	6803      	ldr	r3, [r0, #0]
   81856:	3301      	adds	r3, #1
   81858:	6003      	str	r3, [r0, #0]
   8185a:	4770      	bx	lr

0008185c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   8185c:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   8185e:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81860:	f1b4 3fff 	cmp.w	r4, #4294967295
   81864:	d101      	bne.n	8186a <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81866:	6903      	ldr	r3, [r0, #16]
   81868:	e00a      	b.n	81880 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   8186a:	f100 0308 	add.w	r3, r0, #8
   8186e:	68c2      	ldr	r2, [r0, #12]
   81870:	6812      	ldr	r2, [r2, #0]
   81872:	4294      	cmp	r4, r2
   81874:	d304      	bcc.n	81880 <vListInsert+0x24>
   81876:	685b      	ldr	r3, [r3, #4]
   81878:	685a      	ldr	r2, [r3, #4]
   8187a:	6812      	ldr	r2, [r2, #0]
   8187c:	4294      	cmp	r4, r2
   8187e:	d2fa      	bcs.n	81876 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81880:	685a      	ldr	r2, [r3, #4]
   81882:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81884:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81886:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81888:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8188a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8188c:	6803      	ldr	r3, [r0, #0]
   8188e:	3301      	adds	r3, #1
   81890:	6003      	str	r3, [r0, #0]
}
   81892:	f85d 4b04 	ldr.w	r4, [sp], #4
   81896:	4770      	bx	lr

00081898 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81898:	6843      	ldr	r3, [r0, #4]
   8189a:	6882      	ldr	r2, [r0, #8]
   8189c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8189e:	6883      	ldr	r3, [r0, #8]
   818a0:	6842      	ldr	r2, [r0, #4]
   818a2:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   818a4:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   818a6:	685a      	ldr	r2, [r3, #4]
   818a8:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   818aa:	bf04      	itt	eq
   818ac:	6882      	ldreq	r2, [r0, #8]
   818ae:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   818b0:	2200      	movs	r2, #0
   818b2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   818b4:	681a      	ldr	r2, [r3, #0]
   818b6:	3a01      	subs	r2, #1
   818b8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   818ba:	6818      	ldr	r0, [r3, #0]
}
   818bc:	4770      	bx	lr
   818be:	bf00      	nop

000818c0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   818c0:	4803      	ldr	r0, [pc, #12]	; (818d0 <prvPortStartFirstTask+0x10>)
   818c2:	6800      	ldr	r0, [r0, #0]
   818c4:	6800      	ldr	r0, [r0, #0]
   818c6:	f380 8808 	msr	MSP, r0
   818ca:	b662      	cpsie	i
   818cc:	df00      	svc	0
   818ce:	bf00      	nop
   818d0:	e000ed08 	.word	0xe000ed08

000818d4 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   818d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   818d8:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   818dc:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   818e0:	2300      	movs	r3, #0
   818e2:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   818e6:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   818ea:	3840      	subs	r0, #64	; 0x40
   818ec:	4770      	bx	lr
   818ee:	bf00      	nop

000818f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   818f0:	4b06      	ldr	r3, [pc, #24]	; (8190c <pxCurrentTCBConst2>)
   818f2:	6819      	ldr	r1, [r3, #0]
   818f4:	6808      	ldr	r0, [r1, #0]
   818f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   818fa:	f380 8809 	msr	PSP, r0
   818fe:	f04f 0000 	mov.w	r0, #0
   81902:	f380 8811 	msr	BASEPRI, r0
   81906:	f04e 0e0d 	orr.w	lr, lr, #13
   8190a:	4770      	bx	lr

0008190c <pxCurrentTCBConst2>:
   8190c:	2007ac9c 	.word	0x2007ac9c

00081910 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81910:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81914:	4b01      	ldr	r3, [pc, #4]	; (8191c <vPortYieldFromISR+0xc>)
   81916:	601a      	str	r2, [r3, #0]
   81918:	4770      	bx	lr
   8191a:	bf00      	nop
   8191c:	e000ed04 	.word	0xe000ed04

00081920 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81920:	f3ef 8011 	mrs	r0, BASEPRI
   81924:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81928:	f381 8811 	msr	BASEPRI, r1
   8192c:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   8192e:	2000      	movs	r0, #0

00081930 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81930:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   81932:	4b03      	ldr	r3, [pc, #12]	; (81940 <vPortEnterCritical+0x10>)
   81934:	4798      	blx	r3
	uxCriticalNesting++;
   81936:	4b03      	ldr	r3, [pc, #12]	; (81944 <vPortEnterCritical+0x14>)
   81938:	681a      	ldr	r2, [r3, #0]
   8193a:	3201      	adds	r2, #1
   8193c:	601a      	str	r2, [r3, #0]
   8193e:	bd08      	pop	{r3, pc}
   81940:	00081921 	.word	0x00081921
   81944:	2007025c 	.word	0x2007025c

00081948 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   81948:	f380 8811 	msr	BASEPRI, r0
   8194c:	4770      	bx	lr
   8194e:	bf00      	nop

00081950 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81950:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81952:	4a04      	ldr	r2, [pc, #16]	; (81964 <vPortExitCritical+0x14>)
   81954:	6813      	ldr	r3, [r2, #0]
   81956:	3b01      	subs	r3, #1
   81958:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   8195a:	b913      	cbnz	r3, 81962 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   8195c:	2000      	movs	r0, #0
   8195e:	4b02      	ldr	r3, [pc, #8]	; (81968 <vPortExitCritical+0x18>)
   81960:	4798      	blx	r3
   81962:	bd08      	pop	{r3, pc}
   81964:	2007025c 	.word	0x2007025c
   81968:	00081949 	.word	0x00081949

0008196c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   8196c:	f3ef 8009 	mrs	r0, PSP
   81970:	4b0c      	ldr	r3, [pc, #48]	; (819a4 <pxCurrentTCBConst>)
   81972:	681a      	ldr	r2, [r3, #0]
   81974:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81978:	6010      	str	r0, [r2, #0]
   8197a:	e92d 4008 	stmdb	sp!, {r3, lr}
   8197e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81982:	f380 8811 	msr	BASEPRI, r0
   81986:	f000 fe8b 	bl	826a0 <vTaskSwitchContext>
   8198a:	f04f 0000 	mov.w	r0, #0
   8198e:	f380 8811 	msr	BASEPRI, r0
   81992:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81996:	6819      	ldr	r1, [r3, #0]
   81998:	6808      	ldr	r0, [r1, #0]
   8199a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8199e:	f380 8809 	msr	PSP, r0
   819a2:	4770      	bx	lr

000819a4 <pxCurrentTCBConst>:
   819a4:	2007ac9c 	.word	0x2007ac9c

000819a8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   819a8:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   819aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   819ae:	4b05      	ldr	r3, [pc, #20]	; (819c4 <SysTick_Handler+0x1c>)
   819b0:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   819b2:	4b05      	ldr	r3, [pc, #20]	; (819c8 <SysTick_Handler+0x20>)
   819b4:	4798      	blx	r3
	{
		vTaskIncrementTick();
   819b6:	4b05      	ldr	r3, [pc, #20]	; (819cc <SysTick_Handler+0x24>)
   819b8:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   819ba:	2000      	movs	r0, #0
   819bc:	4b04      	ldr	r3, [pc, #16]	; (819d0 <SysTick_Handler+0x28>)
   819be:	4798      	blx	r3
   819c0:	bd08      	pop	{r3, pc}
   819c2:	bf00      	nop
   819c4:	e000ed04 	.word	0xe000ed04
   819c8:	00081921 	.word	0x00081921
   819cc:	000823ad 	.word	0x000823ad
   819d0:	00081949 	.word	0x00081949

000819d4 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   819d4:	4a03      	ldr	r2, [pc, #12]	; (819e4 <vPortSetupTimerInterrupt+0x10>)
   819d6:	4b04      	ldr	r3, [pc, #16]	; (819e8 <vPortSetupTimerInterrupt+0x14>)
   819d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   819da:	2207      	movs	r2, #7
   819dc:	3b04      	subs	r3, #4
   819de:	601a      	str	r2, [r3, #0]
   819e0:	4770      	bx	lr
   819e2:	bf00      	nop
   819e4:	0001481f 	.word	0x0001481f
   819e8:	e000e014 	.word	0xe000e014

000819ec <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   819ec:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   819ee:	4b09      	ldr	r3, [pc, #36]	; (81a14 <xPortStartScheduler+0x28>)
   819f0:	681a      	ldr	r2, [r3, #0]
   819f2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   819f6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   819f8:	681a      	ldr	r2, [r3, #0]
   819fa:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   819fe:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81a00:	4b05      	ldr	r3, [pc, #20]	; (81a18 <xPortStartScheduler+0x2c>)
   81a02:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81a04:	2400      	movs	r4, #0
   81a06:	4b05      	ldr	r3, [pc, #20]	; (81a1c <xPortStartScheduler+0x30>)
   81a08:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81a0a:	4b05      	ldr	r3, [pc, #20]	; (81a20 <xPortStartScheduler+0x34>)
   81a0c:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   81a0e:	4620      	mov	r0, r4
   81a10:	bd10      	pop	{r4, pc}
   81a12:	bf00      	nop
   81a14:	e000ed20 	.word	0xe000ed20
   81a18:	000819d5 	.word	0x000819d5
   81a1c:	2007025c 	.word	0x2007025c
   81a20:	000818c1 	.word	0x000818c1

00081a24 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   81a24:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   81a26:	4a13      	ldr	r2, [pc, #76]	; (81a74 <prvInsertBlockIntoFreeList+0x50>)
   81a28:	6813      	ldr	r3, [r2, #0]
   81a2a:	4283      	cmp	r3, r0
   81a2c:	d201      	bcs.n	81a32 <prvInsertBlockIntoFreeList+0xe>
   81a2e:	461a      	mov	r2, r3
   81a30:	e7fa      	b.n	81a28 <prvInsertBlockIntoFreeList+0x4>
   81a32:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   81a34:	6854      	ldr	r4, [r2, #4]
   81a36:	1915      	adds	r5, r2, r4
   81a38:	4285      	cmp	r5, r0
   81a3a:	d103      	bne.n	81a44 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   81a3c:	6868      	ldr	r0, [r5, #4]
   81a3e:	4404      	add	r4, r0
   81a40:	6054      	str	r4, [r2, #4]
   81a42:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   81a44:	6842      	ldr	r2, [r0, #4]
   81a46:	1884      	adds	r4, r0, r2
   81a48:	42a3      	cmp	r3, r4
   81a4a:	d10c      	bne.n	81a66 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   81a4c:	4c0a      	ldr	r4, [pc, #40]	; (81a78 <prvInsertBlockIntoFreeList+0x54>)
   81a4e:	6824      	ldr	r4, [r4, #0]
   81a50:	429c      	cmp	r4, r3
   81a52:	d006      	beq.n	81a62 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81a54:	685b      	ldr	r3, [r3, #4]
   81a56:	441a      	add	r2, r3
   81a58:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   81a5a:	680b      	ldr	r3, [r1, #0]
   81a5c:	681b      	ldr	r3, [r3, #0]
   81a5e:	6003      	str	r3, [r0, #0]
   81a60:	e002      	b.n	81a68 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81a62:	6003      	str	r3, [r0, #0]
   81a64:	e000      	b.n	81a68 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   81a66:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81a68:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81a6a:	bf18      	it	ne
   81a6c:	6008      	strne	r0, [r1, #0]
	}
}
   81a6e:	bc30      	pop	{r4, r5}
   81a70:	4770      	bx	lr
   81a72:	bf00      	nop
   81a74:	2007abdc 	.word	0x2007abdc
   81a78:	2007abd8 	.word	0x2007abd8

00081a7c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81a7c:	b538      	push	{r3, r4, r5, lr}
   81a7e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   81a80:	4b28      	ldr	r3, [pc, #160]	; (81b24 <pvPortMalloc+0xa8>)
   81a82:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81a84:	4b28      	ldr	r3, [pc, #160]	; (81b28 <pvPortMalloc+0xac>)
   81a86:	681b      	ldr	r3, [r3, #0]
   81a88:	b99b      	cbnz	r3, 81ab2 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   81a8a:	4a28      	ldr	r2, [pc, #160]	; (81b2c <pvPortMalloc+0xb0>)
   81a8c:	4b28      	ldr	r3, [pc, #160]	; (81b30 <pvPortMalloc+0xb4>)
   81a8e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81a90:	2100      	movs	r1, #0
   81a92:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81a94:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   81a98:	1898      	adds	r0, r3, r2
   81a9a:	4d23      	ldr	r5, [pc, #140]	; (81b28 <pvPortMalloc+0xac>)
   81a9c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   81a9e:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   81aa2:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81aa4:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81aa6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81aa8:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   81aaa:	4b22      	ldr	r3, [pc, #136]	; (81b34 <pvPortMalloc+0xb8>)
   81aac:	681a      	ldr	r2, [r3, #0]
   81aae:	3a10      	subs	r2, #16
   81ab0:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   81ab2:	2c00      	cmp	r4, #0
   81ab4:	d02d      	beq.n	81b12 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81ab6:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   81aba:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81abe:	bf1c      	itt	ne
   81ac0:	f022 0207 	bicne.w	r2, r2, #7
   81ac4:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   81ac6:	1e51      	subs	r1, r2, #1
   81ac8:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   81acc:	4299      	cmp	r1, r3
   81ace:	d822      	bhi.n	81b16 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   81ad0:	4916      	ldr	r1, [pc, #88]	; (81b2c <pvPortMalloc+0xb0>)
   81ad2:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81ad4:	6863      	ldr	r3, [r4, #4]
   81ad6:	429a      	cmp	r2, r3
   81ad8:	d904      	bls.n	81ae4 <pvPortMalloc+0x68>
   81ada:	6823      	ldr	r3, [r4, #0]
   81adc:	b113      	cbz	r3, 81ae4 <pvPortMalloc+0x68>
   81ade:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81ae0:	461c      	mov	r4, r3
   81ae2:	e7f7      	b.n	81ad4 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   81ae4:	4b10      	ldr	r3, [pc, #64]	; (81b28 <pvPortMalloc+0xac>)
   81ae6:	681b      	ldr	r3, [r3, #0]
   81ae8:	429c      	cmp	r4, r3
   81aea:	d016      	beq.n	81b1a <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   81aec:	680d      	ldr	r5, [r1, #0]
   81aee:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81af0:	6823      	ldr	r3, [r4, #0]
   81af2:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81af4:	6863      	ldr	r3, [r4, #4]
   81af6:	1a9b      	subs	r3, r3, r2
   81af8:	2b20      	cmp	r3, #32
   81afa:	d904      	bls.n	81b06 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   81afc:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81afe:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81b00:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81b02:	4b0d      	ldr	r3, [pc, #52]	; (81b38 <pvPortMalloc+0xbc>)
   81b04:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   81b06:	4b0b      	ldr	r3, [pc, #44]	; (81b34 <pvPortMalloc+0xb8>)
   81b08:	681a      	ldr	r2, [r3, #0]
   81b0a:	6861      	ldr	r1, [r4, #4]
   81b0c:	1a52      	subs	r2, r2, r1
   81b0e:	601a      	str	r2, [r3, #0]
   81b10:	e004      	b.n	81b1c <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81b12:	2500      	movs	r5, #0
   81b14:	e002      	b.n	81b1c <pvPortMalloc+0xa0>
   81b16:	2500      	movs	r5, #0
   81b18:	e000      	b.n	81b1c <pvPortMalloc+0xa0>
   81b1a:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   81b1c:	4b07      	ldr	r3, [pc, #28]	; (81b3c <pvPortMalloc+0xc0>)
   81b1e:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   81b20:	4628      	mov	r0, r5
   81b22:	bd38      	pop	{r3, r4, r5, pc}
   81b24:	0008237d 	.word	0x0008237d
   81b28:	2007abd8 	.word	0x2007abd8
   81b2c:	2007abdc 	.word	0x2007abdc
   81b30:	20070bd8 	.word	0x20070bd8
   81b34:	20070260 	.word	0x20070260
   81b38:	00081a25 	.word	0x00081a25
   81b3c:	000824cd 	.word	0x000824cd

00081b40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81b40:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   81b42:	4604      	mov	r4, r0
   81b44:	b168      	cbz	r0, 81b62 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   81b46:	4b07      	ldr	r3, [pc, #28]	; (81b64 <vPortFree+0x24>)
   81b48:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81b4a:	4b07      	ldr	r3, [pc, #28]	; (81b68 <vPortFree+0x28>)
   81b4c:	6819      	ldr	r1, [r3, #0]
   81b4e:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81b52:	440a      	add	r2, r1
   81b54:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81b56:	f1a4 0010 	sub.w	r0, r4, #16
   81b5a:	4b04      	ldr	r3, [pc, #16]	; (81b6c <vPortFree+0x2c>)
   81b5c:	4798      	blx	r3
		}
		xTaskResumeAll();
   81b5e:	4b04      	ldr	r3, [pc, #16]	; (81b70 <vPortFree+0x30>)
   81b60:	4798      	blx	r3
   81b62:	bd10      	pop	{r4, pc}
   81b64:	0008237d 	.word	0x0008237d
   81b68:	20070260 	.word	0x20070260
   81b6c:	00081a25 	.word	0x00081a25
   81b70:	000824cd 	.word	0x000824cd

00081b74 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81b74:	b510      	push	{r4, lr}
   81b76:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81b78:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81b7a:	b93b      	cbnz	r3, 81b8c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81b7c:	6803      	ldr	r3, [r0, #0]
   81b7e:	bb1b      	cbnz	r3, 81bc8 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81b80:	6840      	ldr	r0, [r0, #4]
   81b82:	4b13      	ldr	r3, [pc, #76]	; (81bd0 <prvCopyDataToQueue+0x5c>)
   81b84:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81b86:	2300      	movs	r3, #0
   81b88:	6063      	str	r3, [r4, #4]
   81b8a:	e01d      	b.n	81bc8 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   81b8c:	b96a      	cbnz	r2, 81baa <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81b8e:	6880      	ldr	r0, [r0, #8]
   81b90:	461a      	mov	r2, r3
   81b92:	4b10      	ldr	r3, [pc, #64]	; (81bd4 <prvCopyDataToQueue+0x60>)
   81b94:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81b96:	68a2      	ldr	r2, [r4, #8]
   81b98:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81b9a:	4413      	add	r3, r2
   81b9c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81b9e:	6862      	ldr	r2, [r4, #4]
   81ba0:	4293      	cmp	r3, r2
   81ba2:	d311      	bcc.n	81bc8 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81ba4:	6823      	ldr	r3, [r4, #0]
   81ba6:	60a3      	str	r3, [r4, #8]
   81ba8:	e00e      	b.n	81bc8 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81baa:	68c0      	ldr	r0, [r0, #12]
   81bac:	461a      	mov	r2, r3
   81bae:	4b09      	ldr	r3, [pc, #36]	; (81bd4 <prvCopyDataToQueue+0x60>)
   81bb0:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81bb2:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81bb4:	4252      	negs	r2, r2
   81bb6:	68e3      	ldr	r3, [r4, #12]
   81bb8:	4413      	add	r3, r2
   81bba:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   81bbc:	6821      	ldr	r1, [r4, #0]
   81bbe:	428b      	cmp	r3, r1
   81bc0:	d202      	bcs.n	81bc8 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81bc2:	6863      	ldr	r3, [r4, #4]
   81bc4:	441a      	add	r2, r3
   81bc6:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81bc8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81bca:	3301      	adds	r3, #1
   81bcc:	63a3      	str	r3, [r4, #56]	; 0x38
   81bce:	bd10      	pop	{r4, pc}
   81bd0:	000829b9 	.word	0x000829b9
   81bd4:	0008664d 	.word	0x0008664d

00081bd8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   81bd8:	b538      	push	{r3, r4, r5, lr}
   81bda:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   81bdc:	6805      	ldr	r5, [r0, #0]
   81bde:	b15d      	cbz	r5, 81bf8 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81be0:	6c02      	ldr	r2, [r0, #64]	; 0x40
   81be2:	68c4      	ldr	r4, [r0, #12]
   81be4:	4414      	add	r4, r2
   81be6:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81be8:	6840      	ldr	r0, [r0, #4]
   81bea:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81bec:	bf28      	it	cs
   81bee:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81bf0:	4608      	mov	r0, r1
   81bf2:	68d9      	ldr	r1, [r3, #12]
   81bf4:	4b01      	ldr	r3, [pc, #4]	; (81bfc <prvCopyDataFromQueue+0x24>)
   81bf6:	4798      	blx	r3
   81bf8:	bd38      	pop	{r3, r4, r5, pc}
   81bfa:	bf00      	nop
   81bfc:	0008664d 	.word	0x0008664d

00081c00 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   81c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81c02:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   81c04:	4b1d      	ldr	r3, [pc, #116]	; (81c7c <prvUnlockQueue+0x7c>)
   81c06:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81c08:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81c0a:	2b00      	cmp	r3, #0
   81c0c:	dd12      	ble.n	81c34 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81c0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81c10:	b183      	cbz	r3, 81c34 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81c12:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81c16:	4d1a      	ldr	r5, [pc, #104]	; (81c80 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81c18:	4f1a      	ldr	r7, [pc, #104]	; (81c84 <prvUnlockQueue+0x84>)
   81c1a:	e001      	b.n	81c20 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81c1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81c1e:	b14b      	cbz	r3, 81c34 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81c20:	4630      	mov	r0, r6
   81c22:	47a8      	blx	r5
   81c24:	b100      	cbz	r0, 81c28 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81c26:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81c28:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81c2a:	3b01      	subs	r3, #1
   81c2c:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81c2e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81c30:	2b00      	cmp	r3, #0
   81c32:	dcf3      	bgt.n	81c1c <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   81c34:	f04f 33ff 	mov.w	r3, #4294967295
   81c38:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81c3a:	4b13      	ldr	r3, [pc, #76]	; (81c88 <prvUnlockQueue+0x88>)
   81c3c:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   81c3e:	4b0f      	ldr	r3, [pc, #60]	; (81c7c <prvUnlockQueue+0x7c>)
   81c40:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81c42:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81c44:	2b00      	cmp	r3, #0
   81c46:	dd12      	ble.n	81c6e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81c48:	6923      	ldr	r3, [r4, #16]
   81c4a:	b183      	cbz	r3, 81c6e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81c4c:	f104 0610 	add.w	r6, r4, #16
   81c50:	4d0b      	ldr	r5, [pc, #44]	; (81c80 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   81c52:	4f0c      	ldr	r7, [pc, #48]	; (81c84 <prvUnlockQueue+0x84>)
   81c54:	e001      	b.n	81c5a <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81c56:	6923      	ldr	r3, [r4, #16]
   81c58:	b14b      	cbz	r3, 81c6e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81c5a:	4630      	mov	r0, r6
   81c5c:	47a8      	blx	r5
   81c5e:	b100      	cbz	r0, 81c62 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81c60:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   81c62:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81c64:	3b01      	subs	r3, #1
   81c66:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81c68:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81c6a:	2b00      	cmp	r3, #0
   81c6c:	dcf3      	bgt.n	81c56 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   81c6e:	f04f 33ff 	mov.w	r3, #4294967295
   81c72:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   81c74:	4b04      	ldr	r3, [pc, #16]	; (81c88 <prvUnlockQueue+0x88>)
   81c76:	4798      	blx	r3
   81c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81c7a:	bf00      	nop
   81c7c:	00081931 	.word	0x00081931
   81c80:	000827d5 	.word	0x000827d5
   81c84:	00082905 	.word	0x00082905
   81c88:	00081951 	.word	0x00081951

00081c8c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81c8c:	b538      	push	{r3, r4, r5, lr}
   81c8e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81c90:	4604      	mov	r4, r0
   81c92:	b918      	cbnz	r0, 81c9c <xQueueGenericReset+0x10>
   81c94:	4b16      	ldr	r3, [pc, #88]	; (81cf0 <xQueueGenericReset+0x64>)
   81c96:	4798      	blx	r3
   81c98:	bf00      	nop
   81c9a:	e7fd      	b.n	81c98 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   81c9c:	4b15      	ldr	r3, [pc, #84]	; (81cf4 <xQueueGenericReset+0x68>)
   81c9e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81ca0:	6823      	ldr	r3, [r4, #0]
   81ca2:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81ca4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81ca6:	fb00 f002 	mul.w	r0, r0, r2
   81caa:	1819      	adds	r1, r3, r0
   81cac:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81cae:	2100      	movs	r1, #0
   81cb0:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81cb2:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81cb4:	1a82      	subs	r2, r0, r2
   81cb6:	4413      	add	r3, r2
   81cb8:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81cba:	f04f 33ff 	mov.w	r3, #4294967295
   81cbe:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81cc0:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81cc2:	b955      	cbnz	r5, 81cda <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81cc4:	6923      	ldr	r3, [r4, #16]
   81cc6:	b17b      	cbz	r3, 81ce8 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81cc8:	f104 0010 	add.w	r0, r4, #16
   81ccc:	4b0a      	ldr	r3, [pc, #40]	; (81cf8 <xQueueGenericReset+0x6c>)
   81cce:	4798      	blx	r3
   81cd0:	2801      	cmp	r0, #1
   81cd2:	d109      	bne.n	81ce8 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   81cd4:	4b09      	ldr	r3, [pc, #36]	; (81cfc <xQueueGenericReset+0x70>)
   81cd6:	4798      	blx	r3
   81cd8:	e006      	b.n	81ce8 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   81cda:	f104 0010 	add.w	r0, r4, #16
   81cde:	4d08      	ldr	r5, [pc, #32]	; (81d00 <xQueueGenericReset+0x74>)
   81ce0:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81ce2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81ce6:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   81ce8:	4b06      	ldr	r3, [pc, #24]	; (81d04 <xQueueGenericReset+0x78>)
   81cea:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   81cec:	2001      	movs	r0, #1
   81cee:	bd38      	pop	{r3, r4, r5, pc}
   81cf0:	00081921 	.word	0x00081921
   81cf4:	00081931 	.word	0x00081931
   81cf8:	000827d5 	.word	0x000827d5
   81cfc:	00081911 	.word	0x00081911
   81d00:	00081821 	.word	0x00081821
   81d04:	00081951 	.word	0x00081951

00081d08 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   81d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81d0a:	460d      	mov	r5, r1
   81d0c:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   81d0e:	4606      	mov	r6, r0
   81d10:	b188      	cbz	r0, 81d36 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81d12:	2050      	movs	r0, #80	; 0x50
   81d14:	4b0e      	ldr	r3, [pc, #56]	; (81d50 <xQueueGenericCreate+0x48>)
   81d16:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81d18:	4604      	mov	r4, r0
   81d1a:	b160      	cbz	r0, 81d36 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81d1c:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81d20:	3001      	adds	r0, #1
   81d22:	4b0b      	ldr	r3, [pc, #44]	; (81d50 <xQueueGenericCreate+0x48>)
   81d24:	4798      	blx	r3
   81d26:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81d28:	b940      	cbnz	r0, 81d3c <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81d2a:	4620      	mov	r0, r4
   81d2c:	4b09      	ldr	r3, [pc, #36]	; (81d54 <xQueueGenericCreate+0x4c>)
   81d2e:	4798      	blx	r3
   81d30:	e001      	b.n	81d36 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   81d32:	bf00      	nop
   81d34:	e7fd      	b.n	81d32 <xQueueGenericCreate+0x2a>
   81d36:	4b08      	ldr	r3, [pc, #32]	; (81d58 <xQueueGenericCreate+0x50>)
   81d38:	4798      	blx	r3
   81d3a:	e7fa      	b.n	81d32 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81d3c:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81d3e:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81d40:	4620      	mov	r0, r4
   81d42:	2101      	movs	r1, #1
   81d44:	4b05      	ldr	r3, [pc, #20]	; (81d5c <xQueueGenericCreate+0x54>)
   81d46:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81d48:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81d4c:	4620      	mov	r0, r4
   81d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81d50:	00081a7d 	.word	0x00081a7d
   81d54:	00081b41 	.word	0x00081b41
   81d58:	00081921 	.word	0x00081921
   81d5c:	00081c8d 	.word	0x00081c8d

00081d60 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81d64:	b085      	sub	sp, #20
   81d66:	468a      	mov	sl, r1
   81d68:	9201      	str	r2, [sp, #4]
   81d6a:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   81d6c:	4604      	mov	r4, r0
   81d6e:	b918      	cbnz	r0, 81d78 <xQueueGenericSend+0x18>
   81d70:	4b36      	ldr	r3, [pc, #216]	; (81e4c <xQueueGenericSend+0xec>)
   81d72:	4798      	blx	r3
   81d74:	bf00      	nop
   81d76:	e7fd      	b.n	81d74 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81d78:	b909      	cbnz	r1, 81d7e <xQueueGenericSend+0x1e>
   81d7a:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81d7c:	b91b      	cbnz	r3, 81d86 <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81d7e:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81d80:	4e33      	ldr	r6, [pc, #204]	; (81e50 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81d82:	4d34      	ldr	r5, [pc, #208]	; (81e54 <xQueueGenericSend+0xf4>)
   81d84:	e003      	b.n	81d8e <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81d86:	4b31      	ldr	r3, [pc, #196]	; (81e4c <xQueueGenericSend+0xec>)
   81d88:	4798      	blx	r3
   81d8a:	bf00      	nop
   81d8c:	e7fd      	b.n	81d8a <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81d8e:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81d90:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81d92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81d94:	429a      	cmp	r2, r3
   81d96:	d212      	bcs.n	81dbe <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81d98:	4620      	mov	r0, r4
   81d9a:	4651      	mov	r1, sl
   81d9c:	465a      	mov	r2, fp
   81d9e:	4b2e      	ldr	r3, [pc, #184]	; (81e58 <xQueueGenericSend+0xf8>)
   81da0:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81da2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81da4:	b13b      	cbz	r3, 81db6 <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81da6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81daa:	4b2c      	ldr	r3, [pc, #176]	; (81e5c <xQueueGenericSend+0xfc>)
   81dac:	4798      	blx	r3
   81dae:	2801      	cmp	r0, #1
   81db0:	d101      	bne.n	81db6 <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81db2:	4b2b      	ldr	r3, [pc, #172]	; (81e60 <xQueueGenericSend+0x100>)
   81db4:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   81db6:	4b27      	ldr	r3, [pc, #156]	; (81e54 <xQueueGenericSend+0xf4>)
   81db8:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   81dba:	2001      	movs	r0, #1
   81dbc:	e043      	b.n	81e46 <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81dbe:	9b01      	ldr	r3, [sp, #4]
   81dc0:	b91b      	cbnz	r3, 81dca <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81dc2:	4b24      	ldr	r3, [pc, #144]	; (81e54 <xQueueGenericSend+0xf4>)
   81dc4:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   81dc6:	2000      	movs	r0, #0
   81dc8:	e03d      	b.n	81e46 <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   81dca:	b91f      	cbnz	r7, 81dd4 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81dcc:	a802      	add	r0, sp, #8
   81dce:	4b25      	ldr	r3, [pc, #148]	; (81e64 <xQueueGenericSend+0x104>)
   81dd0:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   81dd2:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81dd4:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81dd6:	4b24      	ldr	r3, [pc, #144]	; (81e68 <xQueueGenericSend+0x108>)
   81dd8:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81dda:	47b0      	blx	r6
   81ddc:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81dde:	f1b3 3fff 	cmp.w	r3, #4294967295
   81de2:	bf04      	itt	eq
   81de4:	2300      	moveq	r3, #0
   81de6:	6463      	streq	r3, [r4, #68]	; 0x44
   81de8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81dea:	f1b3 3fff 	cmp.w	r3, #4294967295
   81dee:	bf04      	itt	eq
   81df0:	2300      	moveq	r3, #0
   81df2:	64a3      	streq	r3, [r4, #72]	; 0x48
   81df4:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81df6:	a802      	add	r0, sp, #8
   81df8:	a901      	add	r1, sp, #4
   81dfa:	4b1c      	ldr	r3, [pc, #112]	; (81e6c <xQueueGenericSend+0x10c>)
   81dfc:	4798      	blx	r3
   81dfe:	b9e0      	cbnz	r0, 81e3a <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81e00:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   81e02:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   81e06:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81e0a:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   81e0c:	45c1      	cmp	r9, r8
   81e0e:	d10e      	bne.n	81e2e <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   81e10:	f104 0010 	add.w	r0, r4, #16
   81e14:	9901      	ldr	r1, [sp, #4]
   81e16:	4b16      	ldr	r3, [pc, #88]	; (81e70 <xQueueGenericSend+0x110>)
   81e18:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   81e1a:	4620      	mov	r0, r4
   81e1c:	4b15      	ldr	r3, [pc, #84]	; (81e74 <xQueueGenericSend+0x114>)
   81e1e:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81e20:	4b15      	ldr	r3, [pc, #84]	; (81e78 <xQueueGenericSend+0x118>)
   81e22:	4798      	blx	r3
   81e24:	2800      	cmp	r0, #0
   81e26:	d1b2      	bne.n	81d8e <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   81e28:	4b0d      	ldr	r3, [pc, #52]	; (81e60 <xQueueGenericSend+0x100>)
   81e2a:	4798      	blx	r3
   81e2c:	e7af      	b.n	81d8e <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81e2e:	4620      	mov	r0, r4
   81e30:	4b10      	ldr	r3, [pc, #64]	; (81e74 <xQueueGenericSend+0x114>)
   81e32:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81e34:	4b10      	ldr	r3, [pc, #64]	; (81e78 <xQueueGenericSend+0x118>)
   81e36:	4798      	blx	r3
   81e38:	e7a9      	b.n	81d8e <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   81e3a:	4620      	mov	r0, r4
   81e3c:	4b0d      	ldr	r3, [pc, #52]	; (81e74 <xQueueGenericSend+0x114>)
   81e3e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81e40:	4b0d      	ldr	r3, [pc, #52]	; (81e78 <xQueueGenericSend+0x118>)
   81e42:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   81e44:	2000      	movs	r0, #0
		}
	}
}
   81e46:	b005      	add	sp, #20
   81e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81e4c:	00081921 	.word	0x00081921
   81e50:	00081931 	.word	0x00081931
   81e54:	00081951 	.word	0x00081951
   81e58:	00081b75 	.word	0x00081b75
   81e5c:	000827d5 	.word	0x000827d5
   81e60:	00081911 	.word	0x00081911
   81e64:	00082859 	.word	0x00082859
   81e68:	0008237d 	.word	0x0008237d
   81e6c:	00082881 	.word	0x00082881
   81e70:	00082731 	.word	0x00082731
   81e74:	00081c01 	.word	0x00081c01
   81e78:	000824cd 	.word	0x000824cd

00081e7c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81e80:	460e      	mov	r6, r1
   81e82:	4615      	mov	r5, r2
   81e84:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   81e86:	4604      	mov	r4, r0
   81e88:	b918      	cbnz	r0, 81e92 <xQueueGenericSendFromISR+0x16>
   81e8a:	4b1c      	ldr	r3, [pc, #112]	; (81efc <xQueueGenericSendFromISR+0x80>)
   81e8c:	4798      	blx	r3
   81e8e:	bf00      	nop
   81e90:	e7fd      	b.n	81e8e <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81e92:	b929      	cbnz	r1, 81ea0 <xQueueGenericSendFromISR+0x24>
   81e94:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81e96:	b11b      	cbz	r3, 81ea0 <xQueueGenericSendFromISR+0x24>
   81e98:	4b18      	ldr	r3, [pc, #96]	; (81efc <xQueueGenericSendFromISR+0x80>)
   81e9a:	4798      	blx	r3
   81e9c:	bf00      	nop
   81e9e:	e7fd      	b.n	81e9c <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81ea0:	4b16      	ldr	r3, [pc, #88]	; (81efc <xQueueGenericSendFromISR+0x80>)
   81ea2:	4798      	blx	r3
   81ea4:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81ea6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81ea8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81eaa:	429a      	cmp	r2, r3
   81eac:	d218      	bcs.n	81ee0 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81eae:	4620      	mov	r0, r4
   81eb0:	4631      	mov	r1, r6
   81eb2:	4642      	mov	r2, r8
   81eb4:	4b12      	ldr	r3, [pc, #72]	; (81f00 <xQueueGenericSendFromISR+0x84>)
   81eb6:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81eb8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81eba:	f1b3 3fff 	cmp.w	r3, #4294967295
   81ebe:	d10a      	bne.n	81ed6 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81ec0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81ec2:	b17b      	cbz	r3, 81ee4 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81ec4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81ec8:	4b0e      	ldr	r3, [pc, #56]	; (81f04 <xQueueGenericSendFromISR+0x88>)
   81eca:	4798      	blx	r3
   81ecc:	b160      	cbz	r0, 81ee8 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   81ece:	b16d      	cbz	r5, 81eec <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81ed0:	2401      	movs	r4, #1
   81ed2:	602c      	str	r4, [r5, #0]
   81ed4:	e00b      	b.n	81eee <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81ed6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81ed8:	3301      	adds	r3, #1
   81eda:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   81edc:	2401      	movs	r4, #1
   81ede:	e006      	b.n	81eee <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81ee0:	2400      	movs	r4, #0
   81ee2:	e004      	b.n	81eee <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   81ee4:	2401      	movs	r4, #1
   81ee6:	e002      	b.n	81eee <xQueueGenericSendFromISR+0x72>
   81ee8:	2401      	movs	r4, #1
   81eea:	e000      	b.n	81eee <xQueueGenericSendFromISR+0x72>
   81eec:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81eee:	4638      	mov	r0, r7
   81ef0:	4b05      	ldr	r3, [pc, #20]	; (81f08 <xQueueGenericSendFromISR+0x8c>)
   81ef2:	4798      	blx	r3

	return xReturn;
}
   81ef4:	4620      	mov	r0, r4
   81ef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81efa:	bf00      	nop
   81efc:	00081921 	.word	0x00081921
   81f00:	00081b75 	.word	0x00081b75
   81f04:	000827d5 	.word	0x000827d5
   81f08:	00081949 	.word	0x00081949

00081f0c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81f10:	b085      	sub	sp, #20
   81f12:	4689      	mov	r9, r1
   81f14:	9201      	str	r2, [sp, #4]
   81f16:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   81f18:	4604      	mov	r4, r0
   81f1a:	b918      	cbnz	r0, 81f24 <xQueueGenericReceive+0x18>
   81f1c:	4b44      	ldr	r3, [pc, #272]	; (82030 <xQueueGenericReceive+0x124>)
   81f1e:	4798      	blx	r3
   81f20:	bf00      	nop
   81f22:	e7fd      	b.n	81f20 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81f24:	b909      	cbnz	r1, 81f2a <xQueueGenericReceive+0x1e>
   81f26:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81f28:	b92b      	cbnz	r3, 81f36 <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81f2a:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81f2c:	4e41      	ldr	r6, [pc, #260]	; (82034 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81f2e:	f8df b134 	ldr.w	fp, [pc, #308]	; 82064 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81f32:	4d41      	ldr	r5, [pc, #260]	; (82038 <xQueueGenericReceive+0x12c>)
   81f34:	e003      	b.n	81f3e <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81f36:	4b3e      	ldr	r3, [pc, #248]	; (82030 <xQueueGenericReceive+0x124>)
   81f38:	4798      	blx	r3
   81f3a:	bf00      	nop
   81f3c:	e7fd      	b.n	81f3a <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81f3e:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   81f40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81f42:	2b00      	cmp	r3, #0
   81f44:	d028      	beq.n	81f98 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81f46:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81f48:	4620      	mov	r0, r4
   81f4a:	4649      	mov	r1, r9
   81f4c:	4b3b      	ldr	r3, [pc, #236]	; (8203c <xQueueGenericReceive+0x130>)
   81f4e:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81f50:	f1ba 0f00 	cmp.w	sl, #0
   81f54:	d112      	bne.n	81f7c <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81f56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81f58:	3b01      	subs	r3, #1
   81f5a:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81f5c:	6823      	ldr	r3, [r4, #0]
   81f5e:	b913      	cbnz	r3, 81f66 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   81f60:	4b37      	ldr	r3, [pc, #220]	; (82040 <xQueueGenericReceive+0x134>)
   81f62:	4798      	blx	r3
   81f64:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81f66:	6923      	ldr	r3, [r4, #16]
   81f68:	b193      	cbz	r3, 81f90 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81f6a:	f104 0010 	add.w	r0, r4, #16
   81f6e:	4b35      	ldr	r3, [pc, #212]	; (82044 <xQueueGenericReceive+0x138>)
   81f70:	4798      	blx	r3
   81f72:	2801      	cmp	r0, #1
   81f74:	d10c      	bne.n	81f90 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   81f76:	4b34      	ldr	r3, [pc, #208]	; (82048 <xQueueGenericReceive+0x13c>)
   81f78:	4798      	blx	r3
   81f7a:	e009      	b.n	81f90 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81f7c:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81f7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81f80:	b133      	cbz	r3, 81f90 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81f82:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81f86:	4b2f      	ldr	r3, [pc, #188]	; (82044 <xQueueGenericReceive+0x138>)
   81f88:	4798      	blx	r3
   81f8a:	b108      	cbz	r0, 81f90 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81f8c:	4b2e      	ldr	r3, [pc, #184]	; (82048 <xQueueGenericReceive+0x13c>)
   81f8e:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   81f90:	4b29      	ldr	r3, [pc, #164]	; (82038 <xQueueGenericReceive+0x12c>)
   81f92:	4798      	blx	r3
				return pdPASS;
   81f94:	2001      	movs	r0, #1
   81f96:	e048      	b.n	8202a <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81f98:	9b01      	ldr	r3, [sp, #4]
   81f9a:	b91b      	cbnz	r3, 81fa4 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81f9c:	4b26      	ldr	r3, [pc, #152]	; (82038 <xQueueGenericReceive+0x12c>)
   81f9e:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81fa0:	2000      	movs	r0, #0
   81fa2:	e042      	b.n	8202a <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   81fa4:	b917      	cbnz	r7, 81fac <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81fa6:	a802      	add	r0, sp, #8
   81fa8:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81faa:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81fac:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81fae:	4b27      	ldr	r3, [pc, #156]	; (8204c <xQueueGenericReceive+0x140>)
   81fb0:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81fb2:	47b0      	blx	r6
   81fb4:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
   81fba:	bf04      	itt	eq
   81fbc:	2300      	moveq	r3, #0
   81fbe:	6463      	streq	r3, [r4, #68]	; 0x44
   81fc0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
   81fc6:	bf04      	itt	eq
   81fc8:	2300      	moveq	r3, #0
   81fca:	64a3      	streq	r3, [r4, #72]	; 0x48
   81fcc:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81fce:	a802      	add	r0, sp, #8
   81fd0:	a901      	add	r1, sp, #4
   81fd2:	4b1f      	ldr	r3, [pc, #124]	; (82050 <xQueueGenericReceive+0x144>)
   81fd4:	4798      	blx	r3
   81fd6:	bb10      	cbnz	r0, 8201e <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81fd8:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   81fda:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81fde:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   81fe0:	f1b8 0f00 	cmp.w	r8, #0
   81fe4:	d115      	bne.n	82012 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81fe6:	6823      	ldr	r3, [r4, #0]
   81fe8:	b923      	cbnz	r3, 81ff4 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   81fea:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81fec:	6860      	ldr	r0, [r4, #4]
   81fee:	4b19      	ldr	r3, [pc, #100]	; (82054 <xQueueGenericReceive+0x148>)
   81ff0:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   81ff2:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81ff4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81ff8:	9901      	ldr	r1, [sp, #4]
   81ffa:	4b17      	ldr	r3, [pc, #92]	; (82058 <xQueueGenericReceive+0x14c>)
   81ffc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81ffe:	4620      	mov	r0, r4
   82000:	4b16      	ldr	r3, [pc, #88]	; (8205c <xQueueGenericReceive+0x150>)
   82002:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   82004:	4b16      	ldr	r3, [pc, #88]	; (82060 <xQueueGenericReceive+0x154>)
   82006:	4798      	blx	r3
   82008:	2800      	cmp	r0, #0
   8200a:	d198      	bne.n	81f3e <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   8200c:	4b0e      	ldr	r3, [pc, #56]	; (82048 <xQueueGenericReceive+0x13c>)
   8200e:	4798      	blx	r3
   82010:	e795      	b.n	81f3e <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   82012:	4620      	mov	r0, r4
   82014:	4b11      	ldr	r3, [pc, #68]	; (8205c <xQueueGenericReceive+0x150>)
   82016:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82018:	4b11      	ldr	r3, [pc, #68]	; (82060 <xQueueGenericReceive+0x154>)
   8201a:	4798      	blx	r3
   8201c:	e78f      	b.n	81f3e <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   8201e:	4620      	mov	r0, r4
   82020:	4b0e      	ldr	r3, [pc, #56]	; (8205c <xQueueGenericReceive+0x150>)
   82022:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82024:	4b0e      	ldr	r3, [pc, #56]	; (82060 <xQueueGenericReceive+0x154>)
   82026:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   82028:	2000      	movs	r0, #0
		}
	}
}
   8202a:	b005      	add	sp, #20
   8202c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82030:	00081921 	.word	0x00081921
   82034:	00081931 	.word	0x00081931
   82038:	00081951 	.word	0x00081951
   8203c:	00081bd9 	.word	0x00081bd9
   82040:	00082911 	.word	0x00082911
   82044:	000827d5 	.word	0x000827d5
   82048:	00081911 	.word	0x00081911
   8204c:	0008237d 	.word	0x0008237d
   82050:	00082881 	.word	0x00082881
   82054:	0008293d 	.word	0x0008293d
   82058:	00082731 	.word	0x00082731
   8205c:	00081c01 	.word	0x00081c01
   82060:	000824cd 	.word	0x000824cd
   82064:	00082859 	.word	0x00082859

00082068 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   82068:	b538      	push	{r3, r4, r5, lr}
   8206a:	4604      	mov	r4, r0
   8206c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8206e:	4b0d      	ldr	r3, [pc, #52]	; (820a4 <vQueueWaitForMessageRestricted+0x3c>)
   82070:	4798      	blx	r3
   82072:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82074:	f1b3 3fff 	cmp.w	r3, #4294967295
   82078:	bf04      	itt	eq
   8207a:	2300      	moveq	r3, #0
   8207c:	6463      	streq	r3, [r4, #68]	; 0x44
   8207e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82080:	f1b3 3fff 	cmp.w	r3, #4294967295
   82084:	bf04      	itt	eq
   82086:	2300      	moveq	r3, #0
   82088:	64a3      	streq	r3, [r4, #72]	; 0x48
   8208a:	4b07      	ldr	r3, [pc, #28]	; (820a8 <vQueueWaitForMessageRestricted+0x40>)
   8208c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8208e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82090:	b923      	cbnz	r3, 8209c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82092:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82096:	4629      	mov	r1, r5
   82098:	4b04      	ldr	r3, [pc, #16]	; (820ac <vQueueWaitForMessageRestricted+0x44>)
   8209a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   8209c:	4620      	mov	r0, r4
   8209e:	4b04      	ldr	r3, [pc, #16]	; (820b0 <vQueueWaitForMessageRestricted+0x48>)
   820a0:	4798      	blx	r3
   820a2:	bd38      	pop	{r3, r4, r5, pc}
   820a4:	00081931 	.word	0x00081931
   820a8:	00081951 	.word	0x00081951
   820ac:	00082791 	.word	0x00082791
   820b0:	00081c01 	.word	0x00081c01

000820b4 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   820b4:	b510      	push	{r4, lr}
   820b6:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   820b8:	4b0e      	ldr	r3, [pc, #56]	; (820f4 <prvAddCurrentTaskToDelayedList+0x40>)
   820ba:	681b      	ldr	r3, [r3, #0]
   820bc:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   820be:	4b0e      	ldr	r3, [pc, #56]	; (820f8 <prvAddCurrentTaskToDelayedList+0x44>)
   820c0:	681b      	ldr	r3, [r3, #0]
   820c2:	4298      	cmp	r0, r3
   820c4:	d207      	bcs.n	820d6 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   820c6:	4b0d      	ldr	r3, [pc, #52]	; (820fc <prvAddCurrentTaskToDelayedList+0x48>)
   820c8:	6818      	ldr	r0, [r3, #0]
   820ca:	4b0a      	ldr	r3, [pc, #40]	; (820f4 <prvAddCurrentTaskToDelayedList+0x40>)
   820cc:	6819      	ldr	r1, [r3, #0]
   820ce:	3104      	adds	r1, #4
   820d0:	4b0b      	ldr	r3, [pc, #44]	; (82100 <prvAddCurrentTaskToDelayedList+0x4c>)
   820d2:	4798      	blx	r3
   820d4:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   820d6:	4b0b      	ldr	r3, [pc, #44]	; (82104 <prvAddCurrentTaskToDelayedList+0x50>)
   820d8:	6818      	ldr	r0, [r3, #0]
   820da:	4b06      	ldr	r3, [pc, #24]	; (820f4 <prvAddCurrentTaskToDelayedList+0x40>)
   820dc:	6819      	ldr	r1, [r3, #0]
   820de:	3104      	adds	r1, #4
   820e0:	4b07      	ldr	r3, [pc, #28]	; (82100 <prvAddCurrentTaskToDelayedList+0x4c>)
   820e2:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   820e4:	4b08      	ldr	r3, [pc, #32]	; (82108 <prvAddCurrentTaskToDelayedList+0x54>)
   820e6:	681b      	ldr	r3, [r3, #0]
   820e8:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   820ea:	bf3c      	itt	cc
   820ec:	4b06      	ldrcc	r3, [pc, #24]	; (82108 <prvAddCurrentTaskToDelayedList+0x54>)
   820ee:	601c      	strcc	r4, [r3, #0]
   820f0:	bd10      	pop	{r4, pc}
   820f2:	bf00      	nop
   820f4:	2007ac9c 	.word	0x2007ac9c
   820f8:	2007acb8 	.word	0x2007acb8
   820fc:	2007acbc 	.word	0x2007acbc
   82100:	0008185d 	.word	0x0008185d
   82104:	2007abfc 	.word	0x2007abfc
   82108:	20070264 	.word	0x20070264

0008210c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   8210c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82110:	460e      	mov	r6, r1
   82112:	4617      	mov	r7, r2
   82114:	469a      	mov	sl, r3
   82116:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   82118:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   8211c:	4681      	mov	r9, r0
   8211e:	b918      	cbnz	r0, 82128 <xTaskGenericCreate+0x1c>
   82120:	4b62      	ldr	r3, [pc, #392]	; (822ac <xTaskGenericCreate+0x1a0>)
   82122:	4798      	blx	r3
   82124:	bf00      	nop
   82126:	e7fd      	b.n	82124 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   82128:	2d04      	cmp	r5, #4
   8212a:	d903      	bls.n	82134 <xTaskGenericCreate+0x28>
   8212c:	4b5f      	ldr	r3, [pc, #380]	; (822ac <xTaskGenericCreate+0x1a0>)
   8212e:	4798      	blx	r3
   82130:	bf00      	nop
   82132:	e7fd      	b.n	82130 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   82134:	204c      	movs	r0, #76	; 0x4c
   82136:	4b5e      	ldr	r3, [pc, #376]	; (822b0 <xTaskGenericCreate+0x1a4>)
   82138:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8213a:	4604      	mov	r4, r0
   8213c:	2800      	cmp	r0, #0
   8213e:	f000 80b1 	beq.w	822a4 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   82142:	f1b8 0f00 	cmp.w	r8, #0
   82146:	f040 80a9 	bne.w	8229c <xTaskGenericCreate+0x190>
   8214a:	00b8      	lsls	r0, r7, #2
   8214c:	4b58      	ldr	r3, [pc, #352]	; (822b0 <xTaskGenericCreate+0x1a4>)
   8214e:	4798      	blx	r3
   82150:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   82152:	b918      	cbnz	r0, 8215c <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   82154:	4620      	mov	r0, r4
   82156:	4b57      	ldr	r3, [pc, #348]	; (822b4 <xTaskGenericCreate+0x1a8>)
   82158:	4798      	blx	r3
   8215a:	e0a3      	b.n	822a4 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   8215c:	21a5      	movs	r1, #165	; 0xa5
   8215e:	00ba      	lsls	r2, r7, #2
   82160:	4b55      	ldr	r3, [pc, #340]	; (822b8 <xTaskGenericCreate+0x1ac>)
   82162:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   82164:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   82168:	3f01      	subs	r7, #1
   8216a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8216c:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   82170:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   82174:	f104 0034 	add.w	r0, r4, #52	; 0x34
   82178:	4631      	mov	r1, r6
   8217a:	220a      	movs	r2, #10
   8217c:	4b4f      	ldr	r3, [pc, #316]	; (822bc <xTaskGenericCreate+0x1b0>)
   8217e:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   82180:	2300      	movs	r3, #0
   82182:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   82186:	2d04      	cmp	r5, #4
   82188:	bf34      	ite	cc
   8218a:	462e      	movcc	r6, r5
   8218c:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   8218e:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   82190:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   82192:	1d27      	adds	r7, r4, #4
   82194:	4638      	mov	r0, r7
   82196:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82308 <xTaskGenericCreate+0x1fc>
   8219a:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   8219c:	f104 0018 	add.w	r0, r4, #24
   821a0:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   821a2:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   821a4:	f1c6 0605 	rsb	r6, r6, #5
   821a8:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   821aa:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   821ac:	4658      	mov	r0, fp
   821ae:	4649      	mov	r1, r9
   821b0:	4652      	mov	r2, sl
   821b2:	4b43      	ldr	r3, [pc, #268]	; (822c0 <xTaskGenericCreate+0x1b4>)
   821b4:	4798      	blx	r3
   821b6:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   821b8:	f010 0f07 	tst.w	r0, #7
   821bc:	d003      	beq.n	821c6 <xTaskGenericCreate+0xba>
   821be:	4b3b      	ldr	r3, [pc, #236]	; (822ac <xTaskGenericCreate+0x1a0>)
   821c0:	4798      	blx	r3
   821c2:	bf00      	nop
   821c4:	e7fd      	b.n	821c2 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   821c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   821c8:	b103      	cbz	r3, 821cc <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   821ca:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   821cc:	4b3d      	ldr	r3, [pc, #244]	; (822c4 <xTaskGenericCreate+0x1b8>)
   821ce:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   821d0:	4b3d      	ldr	r3, [pc, #244]	; (822c8 <xTaskGenericCreate+0x1bc>)
   821d2:	681a      	ldr	r2, [r3, #0]
   821d4:	3201      	adds	r2, #1
   821d6:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   821d8:	4b3c      	ldr	r3, [pc, #240]	; (822cc <xTaskGenericCreate+0x1c0>)
   821da:	681b      	ldr	r3, [r3, #0]
   821dc:	bb2b      	cbnz	r3, 8222a <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   821de:	4b3b      	ldr	r3, [pc, #236]	; (822cc <xTaskGenericCreate+0x1c0>)
   821e0:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   821e2:	4b39      	ldr	r3, [pc, #228]	; (822c8 <xTaskGenericCreate+0x1bc>)
   821e4:	681b      	ldr	r3, [r3, #0]
   821e6:	2b01      	cmp	r3, #1
   821e8:	d129      	bne.n	8223e <xTaskGenericCreate+0x132>
   821ea:	4e39      	ldr	r6, [pc, #228]	; (822d0 <xTaskGenericCreate+0x1c4>)
   821ec:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   821f0:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 822d4 <xTaskGenericCreate+0x1c8>
   821f4:	4630      	mov	r0, r6
   821f6:	47c0      	blx	r8
   821f8:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   821fa:	454e      	cmp	r6, r9
   821fc:	d1fa      	bne.n	821f4 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   821fe:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8230c <xTaskGenericCreate+0x200>
   82202:	4648      	mov	r0, r9
   82204:	4e33      	ldr	r6, [pc, #204]	; (822d4 <xTaskGenericCreate+0x1c8>)
   82206:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   82208:	f8df 8104 	ldr.w	r8, [pc, #260]	; 82310 <xTaskGenericCreate+0x204>
   8220c:	4640      	mov	r0, r8
   8220e:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   82210:	4831      	ldr	r0, [pc, #196]	; (822d8 <xTaskGenericCreate+0x1cc>)
   82212:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   82214:	4831      	ldr	r0, [pc, #196]	; (822dc <xTaskGenericCreate+0x1d0>)
   82216:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   82218:	4831      	ldr	r0, [pc, #196]	; (822e0 <xTaskGenericCreate+0x1d4>)
   8221a:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   8221c:	4b31      	ldr	r3, [pc, #196]	; (822e4 <xTaskGenericCreate+0x1d8>)
   8221e:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   82222:	4b31      	ldr	r3, [pc, #196]	; (822e8 <xTaskGenericCreate+0x1dc>)
   82224:	f8c3 8000 	str.w	r8, [r3]
   82228:	e009      	b.n	8223e <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   8222a:	4b30      	ldr	r3, [pc, #192]	; (822ec <xTaskGenericCreate+0x1e0>)
   8222c:	681b      	ldr	r3, [r3, #0]
   8222e:	b933      	cbnz	r3, 8223e <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   82230:	4b26      	ldr	r3, [pc, #152]	; (822cc <xTaskGenericCreate+0x1c0>)
   82232:	681b      	ldr	r3, [r3, #0]
   82234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82236:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   82238:	bf24      	itt	cs
   8223a:	4b24      	ldrcs	r3, [pc, #144]	; (822cc <xTaskGenericCreate+0x1c0>)
   8223c:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8223e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82240:	4a2b      	ldr	r2, [pc, #172]	; (822f0 <xTaskGenericCreate+0x1e4>)
   82242:	6812      	ldr	r2, [r2, #0]
   82244:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   82246:	bf84      	itt	hi
   82248:	4a29      	ldrhi	r2, [pc, #164]	; (822f0 <xTaskGenericCreate+0x1e4>)
   8224a:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   8224c:	4a29      	ldr	r2, [pc, #164]	; (822f4 <xTaskGenericCreate+0x1e8>)
   8224e:	6811      	ldr	r1, [r2, #0]
   82250:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   82252:	3101      	adds	r1, #1
   82254:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   82256:	4a28      	ldr	r2, [pc, #160]	; (822f8 <xTaskGenericCreate+0x1ec>)
   82258:	6812      	ldr	r2, [r2, #0]
   8225a:	4293      	cmp	r3, r2
   8225c:	bf84      	itt	hi
   8225e:	4a26      	ldrhi	r2, [pc, #152]	; (822f8 <xTaskGenericCreate+0x1ec>)
   82260:	6013      	strhi	r3, [r2, #0]
   82262:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82266:	481a      	ldr	r0, [pc, #104]	; (822d0 <xTaskGenericCreate+0x1c4>)
   82268:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8226c:	4639      	mov	r1, r7
   8226e:	4b23      	ldr	r3, [pc, #140]	; (822fc <xTaskGenericCreate+0x1f0>)
   82270:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   82272:	4b23      	ldr	r3, [pc, #140]	; (82300 <xTaskGenericCreate+0x1f4>)
   82274:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   82276:	4b1d      	ldr	r3, [pc, #116]	; (822ec <xTaskGenericCreate+0x1e0>)
   82278:	681b      	ldr	r3, [r3, #0]
   8227a:	b14b      	cbz	r3, 82290 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   8227c:	4b13      	ldr	r3, [pc, #76]	; (822cc <xTaskGenericCreate+0x1c0>)
   8227e:	681b      	ldr	r3, [r3, #0]
   82280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82282:	429d      	cmp	r5, r3
   82284:	d907      	bls.n	82296 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   82286:	4b1f      	ldr	r3, [pc, #124]	; (82304 <xTaskGenericCreate+0x1f8>)
   82288:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   8228a:	2001      	movs	r0, #1
   8228c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82290:	2001      	movs	r0, #1
   82292:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82296:	2001      	movs	r0, #1
   82298:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8229c:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   822a0:	4640      	mov	r0, r8
   822a2:	e75b      	b.n	8215c <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   822a4:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   822a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822ac:	00081921 	.word	0x00081921
   822b0:	00081a7d 	.word	0x00081a7d
   822b4:	00081b41 	.word	0x00081b41
   822b8:	00086739 	.word	0x00086739
   822bc:	000869ad 	.word	0x000869ad
   822c0:	000818d5 	.word	0x000818d5
   822c4:	00081931 	.word	0x00081931
   822c8:	2007acdc 	.word	0x2007acdc
   822cc:	2007ac9c 	.word	0x2007ac9c
   822d0:	2007ac34 	.word	0x2007ac34
   822d4:	00081821 	.word	0x00081821
   822d8:	2007aca0 	.word	0x2007aca0
   822dc:	2007ac08 	.word	0x2007ac08
   822e0:	2007abe8 	.word	0x2007abe8
   822e4:	2007abfc 	.word	0x2007abfc
   822e8:	2007acbc 	.word	0x2007acbc
   822ec:	2007ac00 	.word	0x2007ac00
   822f0:	2007ace0 	.word	0x2007ace0
   822f4:	2007acc0 	.word	0x2007acc0
   822f8:	2007ac30 	.word	0x2007ac30
   822fc:	00081841 	.word	0x00081841
   82300:	00081951 	.word	0x00081951
   82304:	00081911 	.word	0x00081911
   82308:	00081839 	.word	0x00081839
   8230c:	2007acc4 	.word	0x2007acc4
   82310:	2007ac1c 	.word	0x2007ac1c

00082314 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   82314:	b510      	push	{r4, lr}
   82316:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   82318:	2300      	movs	r3, #0
   8231a:	9300      	str	r3, [sp, #0]
   8231c:	9301      	str	r3, [sp, #4]
   8231e:	9302      	str	r3, [sp, #8]
   82320:	9303      	str	r3, [sp, #12]
   82322:	480e      	ldr	r0, [pc, #56]	; (8235c <vTaskStartScheduler+0x48>)
   82324:	490e      	ldr	r1, [pc, #56]	; (82360 <vTaskStartScheduler+0x4c>)
   82326:	2282      	movs	r2, #130	; 0x82
   82328:	4c0e      	ldr	r4, [pc, #56]	; (82364 <vTaskStartScheduler+0x50>)
   8232a:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   8232c:	2801      	cmp	r0, #1
   8232e:	d10e      	bne.n	8234e <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   82330:	4b0d      	ldr	r3, [pc, #52]	; (82368 <vTaskStartScheduler+0x54>)
   82332:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   82334:	2801      	cmp	r0, #1
   82336:	d10a      	bne.n	8234e <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   82338:	4b0c      	ldr	r3, [pc, #48]	; (8236c <vTaskStartScheduler+0x58>)
   8233a:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   8233c:	2201      	movs	r2, #1
   8233e:	4b0c      	ldr	r3, [pc, #48]	; (82370 <vTaskStartScheduler+0x5c>)
   82340:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   82342:	2200      	movs	r2, #0
   82344:	4b0b      	ldr	r3, [pc, #44]	; (82374 <vTaskStartScheduler+0x60>)
   82346:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   82348:	4b0b      	ldr	r3, [pc, #44]	; (82378 <vTaskStartScheduler+0x64>)
   8234a:	4798      	blx	r3
   8234c:	e004      	b.n	82358 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   8234e:	b918      	cbnz	r0, 82358 <vTaskStartScheduler+0x44>
   82350:	4b06      	ldr	r3, [pc, #24]	; (8236c <vTaskStartScheduler+0x58>)
   82352:	4798      	blx	r3
   82354:	bf00      	nop
   82356:	e7fd      	b.n	82354 <vTaskStartScheduler+0x40>
}
   82358:	b004      	add	sp, #16
   8235a:	bd10      	pop	{r4, pc}
   8235c:	0008261d 	.word	0x0008261d
   82360:	0008930c 	.word	0x0008930c
   82364:	0008210d 	.word	0x0008210d
   82368:	00082ab1 	.word	0x00082ab1
   8236c:	00081921 	.word	0x00081921
   82370:	2007ac00 	.word	0x2007ac00
   82374:	2007acb8 	.word	0x2007acb8
   82378:	000819ed 	.word	0x000819ed

0008237c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   8237c:	4b02      	ldr	r3, [pc, #8]	; (82388 <vTaskSuspendAll+0xc>)
   8237e:	681a      	ldr	r2, [r3, #0]
   82380:	3201      	adds	r2, #1
   82382:	601a      	str	r2, [r3, #0]
   82384:	4770      	bx	lr
   82386:	bf00      	nop
   82388:	2007ac98 	.word	0x2007ac98

0008238c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   8238c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8238e:	4b04      	ldr	r3, [pc, #16]	; (823a0 <xTaskGetTickCount+0x14>)
   82390:	4798      	blx	r3
	{
		xTicks = xTickCount;
   82392:	4b04      	ldr	r3, [pc, #16]	; (823a4 <xTaskGetTickCount+0x18>)
   82394:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   82396:	4b04      	ldr	r3, [pc, #16]	; (823a8 <xTaskGetTickCount+0x1c>)
   82398:	4798      	blx	r3

	return xTicks;
}
   8239a:	4620      	mov	r0, r4
   8239c:	bd10      	pop	{r4, pc}
   8239e:	bf00      	nop
   823a0:	00081931 	.word	0x00081931
   823a4:	2007acb8 	.word	0x2007acb8
   823a8:	00081951 	.word	0x00081951

000823ac <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   823ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   823b0:	4b3a      	ldr	r3, [pc, #232]	; (8249c <vTaskIncrementTick+0xf0>)
   823b2:	681b      	ldr	r3, [r3, #0]
   823b4:	2b00      	cmp	r3, #0
   823b6:	d16b      	bne.n	82490 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   823b8:	4b39      	ldr	r3, [pc, #228]	; (824a0 <vTaskIncrementTick+0xf4>)
   823ba:	681a      	ldr	r2, [r3, #0]
   823bc:	3201      	adds	r2, #1
   823be:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   823c0:	681b      	ldr	r3, [r3, #0]
   823c2:	bb03      	cbnz	r3, 82406 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   823c4:	4b37      	ldr	r3, [pc, #220]	; (824a4 <vTaskIncrementTick+0xf8>)
   823c6:	681b      	ldr	r3, [r3, #0]
   823c8:	681b      	ldr	r3, [r3, #0]
   823ca:	b11b      	cbz	r3, 823d4 <vTaskIncrementTick+0x28>
   823cc:	4b36      	ldr	r3, [pc, #216]	; (824a8 <vTaskIncrementTick+0xfc>)
   823ce:	4798      	blx	r3
   823d0:	bf00      	nop
   823d2:	e7fd      	b.n	823d0 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   823d4:	4b33      	ldr	r3, [pc, #204]	; (824a4 <vTaskIncrementTick+0xf8>)
   823d6:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   823d8:	4a34      	ldr	r2, [pc, #208]	; (824ac <vTaskIncrementTick+0x100>)
   823da:	6810      	ldr	r0, [r2, #0]
   823dc:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   823de:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   823e0:	4a33      	ldr	r2, [pc, #204]	; (824b0 <vTaskIncrementTick+0x104>)
   823e2:	6811      	ldr	r1, [r2, #0]
   823e4:	3101      	adds	r1, #1
   823e6:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   823e8:	681b      	ldr	r3, [r3, #0]
   823ea:	681b      	ldr	r3, [r3, #0]
   823ec:	b923      	cbnz	r3, 823f8 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   823ee:	f04f 32ff 	mov.w	r2, #4294967295
   823f2:	4b30      	ldr	r3, [pc, #192]	; (824b4 <vTaskIncrementTick+0x108>)
   823f4:	601a      	str	r2, [r3, #0]
   823f6:	e006      	b.n	82406 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   823f8:	4b2a      	ldr	r3, [pc, #168]	; (824a4 <vTaskIncrementTick+0xf8>)
   823fa:	681b      	ldr	r3, [r3, #0]
   823fc:	68db      	ldr	r3, [r3, #12]
   823fe:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82400:	685a      	ldr	r2, [r3, #4]
   82402:	4b2c      	ldr	r3, [pc, #176]	; (824b4 <vTaskIncrementTick+0x108>)
   82404:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   82406:	4b26      	ldr	r3, [pc, #152]	; (824a0 <vTaskIncrementTick+0xf4>)
   82408:	681a      	ldr	r2, [r3, #0]
   8240a:	4b2a      	ldr	r3, [pc, #168]	; (824b4 <vTaskIncrementTick+0x108>)
   8240c:	681b      	ldr	r3, [r3, #0]
   8240e:	429a      	cmp	r2, r3
   82410:	d342      	bcc.n	82498 <vTaskIncrementTick+0xec>
   82412:	4b24      	ldr	r3, [pc, #144]	; (824a4 <vTaskIncrementTick+0xf8>)
   82414:	681b      	ldr	r3, [r3, #0]
   82416:	681b      	ldr	r3, [r3, #0]
   82418:	b14b      	cbz	r3, 8242e <vTaskIncrementTick+0x82>
   8241a:	4b22      	ldr	r3, [pc, #136]	; (824a4 <vTaskIncrementTick+0xf8>)
   8241c:	681b      	ldr	r3, [r3, #0]
   8241e:	68db      	ldr	r3, [r3, #12]
   82420:	68dc      	ldr	r4, [r3, #12]
   82422:	6863      	ldr	r3, [r4, #4]
   82424:	4a1e      	ldr	r2, [pc, #120]	; (824a0 <vTaskIncrementTick+0xf4>)
   82426:	6812      	ldr	r2, [r2, #0]
   82428:	4293      	cmp	r3, r2
   8242a:	d913      	bls.n	82454 <vTaskIncrementTick+0xa8>
   8242c:	e00e      	b.n	8244c <vTaskIncrementTick+0xa0>
   8242e:	f04f 32ff 	mov.w	r2, #4294967295
   82432:	4b20      	ldr	r3, [pc, #128]	; (824b4 <vTaskIncrementTick+0x108>)
   82434:	601a      	str	r2, [r3, #0]
   82436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8243a:	4b1a      	ldr	r3, [pc, #104]	; (824a4 <vTaskIncrementTick+0xf8>)
   8243c:	681b      	ldr	r3, [r3, #0]
   8243e:	68db      	ldr	r3, [r3, #12]
   82440:	68dc      	ldr	r4, [r3, #12]
   82442:	6863      	ldr	r3, [r4, #4]
   82444:	4a16      	ldr	r2, [pc, #88]	; (824a0 <vTaskIncrementTick+0xf4>)
   82446:	6812      	ldr	r2, [r2, #0]
   82448:	4293      	cmp	r3, r2
   8244a:	d907      	bls.n	8245c <vTaskIncrementTick+0xb0>
   8244c:	4a19      	ldr	r2, [pc, #100]	; (824b4 <vTaskIncrementTick+0x108>)
   8244e:	6013      	str	r3, [r2, #0]
   82450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82454:	4e18      	ldr	r6, [pc, #96]	; (824b8 <vTaskIncrementTick+0x10c>)
   82456:	4f19      	ldr	r7, [pc, #100]	; (824bc <vTaskIncrementTick+0x110>)
   82458:	f8df 806c 	ldr.w	r8, [pc, #108]	; 824c8 <vTaskIncrementTick+0x11c>
   8245c:	1d25      	adds	r5, r4, #4
   8245e:	4628      	mov	r0, r5
   82460:	47b0      	blx	r6
   82462:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82464:	b113      	cbz	r3, 8246c <vTaskIncrementTick+0xc0>
   82466:	f104 0018 	add.w	r0, r4, #24
   8246a:	47b0      	blx	r6
   8246c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8246e:	683a      	ldr	r2, [r7, #0]
   82470:	4293      	cmp	r3, r2
   82472:	bf88      	it	hi
   82474:	603b      	strhi	r3, [r7, #0]
   82476:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   8247a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   8247e:	4629      	mov	r1, r5
   82480:	4b0f      	ldr	r3, [pc, #60]	; (824c0 <vTaskIncrementTick+0x114>)
   82482:	4798      	blx	r3
   82484:	4b07      	ldr	r3, [pc, #28]	; (824a4 <vTaskIncrementTick+0xf8>)
   82486:	681b      	ldr	r3, [r3, #0]
   82488:	681b      	ldr	r3, [r3, #0]
   8248a:	2b00      	cmp	r3, #0
   8248c:	d1d5      	bne.n	8243a <vTaskIncrementTick+0x8e>
   8248e:	e7ce      	b.n	8242e <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   82490:	4b0c      	ldr	r3, [pc, #48]	; (824c4 <vTaskIncrementTick+0x118>)
   82492:	681a      	ldr	r2, [r3, #0]
   82494:	3201      	adds	r2, #1
   82496:	601a      	str	r2, [r3, #0]
   82498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8249c:	2007ac98 	.word	0x2007ac98
   824a0:	2007acb8 	.word	0x2007acb8
   824a4:	2007abfc 	.word	0x2007abfc
   824a8:	00081921 	.word	0x00081921
   824ac:	2007acbc 	.word	0x2007acbc
   824b0:	2007acb4 	.word	0x2007acb4
   824b4:	20070264 	.word	0x20070264
   824b8:	00081899 	.word	0x00081899
   824bc:	2007ac30 	.word	0x2007ac30
   824c0:	00081841 	.word	0x00081841
   824c4:	2007abe4 	.word	0x2007abe4
   824c8:	2007ac34 	.word	0x2007ac34

000824cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   824cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   824d0:	4b31      	ldr	r3, [pc, #196]	; (82598 <xTaskResumeAll+0xcc>)
   824d2:	681b      	ldr	r3, [r3, #0]
   824d4:	b91b      	cbnz	r3, 824de <xTaskResumeAll+0x12>
   824d6:	4b31      	ldr	r3, [pc, #196]	; (8259c <xTaskResumeAll+0xd0>)
   824d8:	4798      	blx	r3
   824da:	bf00      	nop
   824dc:	e7fd      	b.n	824da <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   824de:	4b30      	ldr	r3, [pc, #192]	; (825a0 <xTaskResumeAll+0xd4>)
   824e0:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   824e2:	4b2d      	ldr	r3, [pc, #180]	; (82598 <xTaskResumeAll+0xcc>)
   824e4:	681a      	ldr	r2, [r3, #0]
   824e6:	3a01      	subs	r2, #1
   824e8:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   824ea:	681b      	ldr	r3, [r3, #0]
   824ec:	2b00      	cmp	r3, #0
   824ee:	d148      	bne.n	82582 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   824f0:	4b2c      	ldr	r3, [pc, #176]	; (825a4 <xTaskResumeAll+0xd8>)
   824f2:	681b      	ldr	r3, [r3, #0]
   824f4:	2b00      	cmp	r3, #0
   824f6:	d046      	beq.n	82586 <xTaskResumeAll+0xba>
   824f8:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   824fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 825d0 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   824fe:	4f2a      	ldr	r7, [pc, #168]	; (825a8 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   82500:	4e2a      	ldr	r6, [pc, #168]	; (825ac <xTaskResumeAll+0xe0>)
   82502:	e01d      	b.n	82540 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   82504:	f8d8 300c 	ldr.w	r3, [r8, #12]
   82508:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   8250a:	f104 0018 	add.w	r0, r4, #24
   8250e:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82510:	f104 0904 	add.w	r9, r4, #4
   82514:	4648      	mov	r0, r9
   82516:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   82518:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8251a:	6832      	ldr	r2, [r6, #0]
   8251c:	4293      	cmp	r3, r2
   8251e:	bf88      	it	hi
   82520:	6033      	strhi	r3, [r6, #0]
   82522:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82526:	4822      	ldr	r0, [pc, #136]	; (825b0 <xTaskResumeAll+0xe4>)
   82528:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8252c:	4649      	mov	r1, r9
   8252e:	4b21      	ldr	r3, [pc, #132]	; (825b4 <xTaskResumeAll+0xe8>)
   82530:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82532:	4b21      	ldr	r3, [pc, #132]	; (825b8 <xTaskResumeAll+0xec>)
   82534:	681b      	ldr	r3, [r3, #0]
   82536:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   82538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8253a:	429a      	cmp	r2, r3
   8253c:	bf28      	it	cs
   8253e:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82540:	f8d8 3000 	ldr.w	r3, [r8]
   82544:	2b00      	cmp	r3, #0
   82546:	d1dd      	bne.n	82504 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82548:	4b1c      	ldr	r3, [pc, #112]	; (825bc <xTaskResumeAll+0xf0>)
   8254a:	681b      	ldr	r3, [r3, #0]
   8254c:	b163      	cbz	r3, 82568 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8254e:	4b1b      	ldr	r3, [pc, #108]	; (825bc <xTaskResumeAll+0xf0>)
   82550:	681b      	ldr	r3, [r3, #0]
   82552:	b17b      	cbz	r3, 82574 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   82554:	4d1a      	ldr	r5, [pc, #104]	; (825c0 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   82556:	4c19      	ldr	r4, [pc, #100]	; (825bc <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   82558:	47a8      	blx	r5
						--uxMissedTicks;
   8255a:	6823      	ldr	r3, [r4, #0]
   8255c:	3b01      	subs	r3, #1
   8255e:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82560:	6823      	ldr	r3, [r4, #0]
   82562:	2b00      	cmp	r3, #0
   82564:	d1f8      	bne.n	82558 <xTaskResumeAll+0x8c>
   82566:	e005      	b.n	82574 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   82568:	2d01      	cmp	r5, #1
   8256a:	d003      	beq.n	82574 <xTaskResumeAll+0xa8>
   8256c:	4b15      	ldr	r3, [pc, #84]	; (825c4 <xTaskResumeAll+0xf8>)
   8256e:	681b      	ldr	r3, [r3, #0]
   82570:	2b01      	cmp	r3, #1
   82572:	d10a      	bne.n	8258a <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   82574:	2200      	movs	r2, #0
   82576:	4b13      	ldr	r3, [pc, #76]	; (825c4 <xTaskResumeAll+0xf8>)
   82578:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   8257a:	4b13      	ldr	r3, [pc, #76]	; (825c8 <xTaskResumeAll+0xfc>)
   8257c:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   8257e:	2401      	movs	r4, #1
   82580:	e004      	b.n	8258c <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   82582:	2400      	movs	r4, #0
   82584:	e002      	b.n	8258c <xTaskResumeAll+0xc0>
   82586:	2400      	movs	r4, #0
   82588:	e000      	b.n	8258c <xTaskResumeAll+0xc0>
   8258a:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   8258c:	4b0f      	ldr	r3, [pc, #60]	; (825cc <xTaskResumeAll+0x100>)
   8258e:	4798      	blx	r3

	return xAlreadyYielded;
}
   82590:	4620      	mov	r0, r4
   82592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82596:	bf00      	nop
   82598:	2007ac98 	.word	0x2007ac98
   8259c:	00081921 	.word	0x00081921
   825a0:	00081931 	.word	0x00081931
   825a4:	2007acdc 	.word	0x2007acdc
   825a8:	00081899 	.word	0x00081899
   825ac:	2007ac30 	.word	0x2007ac30
   825b0:	2007ac34 	.word	0x2007ac34
   825b4:	00081841 	.word	0x00081841
   825b8:	2007ac9c 	.word	0x2007ac9c
   825bc:	2007abe4 	.word	0x2007abe4
   825c0:	000823ad 	.word	0x000823ad
   825c4:	2007acd8 	.word	0x2007acd8
   825c8:	00081911 	.word	0x00081911
   825cc:	00081951 	.word	0x00081951
   825d0:	2007aca0 	.word	0x2007aca0

000825d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   825d4:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   825d6:	4604      	mov	r4, r0
   825d8:	b178      	cbz	r0, 825fa <vTaskDelay+0x26>
		{
			vTaskSuspendAll();
   825da:	4b09      	ldr	r3, [pc, #36]	; (82600 <vTaskDelay+0x2c>)
   825dc:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   825de:	4b09      	ldr	r3, [pc, #36]	; (82604 <vTaskDelay+0x30>)
   825e0:	681b      	ldr	r3, [r3, #0]
   825e2:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   825e4:	4b08      	ldr	r3, [pc, #32]	; (82608 <vTaskDelay+0x34>)
   825e6:	6818      	ldr	r0, [r3, #0]
   825e8:	3004      	adds	r0, #4
   825ea:	4b08      	ldr	r3, [pc, #32]	; (8260c <vTaskDelay+0x38>)
   825ec:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   825ee:	4620      	mov	r0, r4
   825f0:	4b07      	ldr	r3, [pc, #28]	; (82610 <vTaskDelay+0x3c>)
   825f2:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   825f4:	4b07      	ldr	r3, [pc, #28]	; (82614 <vTaskDelay+0x40>)
   825f6:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   825f8:	b908      	cbnz	r0, 825fe <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
   825fa:	4b07      	ldr	r3, [pc, #28]	; (82618 <vTaskDelay+0x44>)
   825fc:	4798      	blx	r3
   825fe:	bd10      	pop	{r4, pc}
   82600:	0008237d 	.word	0x0008237d
   82604:	2007acb8 	.word	0x2007acb8
   82608:	2007ac9c 	.word	0x2007ac9c
   8260c:	00081899 	.word	0x00081899
   82610:	000820b5 	.word	0x000820b5
   82614:	000824cd 	.word	0x000824cd
   82618:	00081911 	.word	0x00081911

0008261c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   8261c:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8261e:	4d15      	ldr	r5, [pc, #84]	; (82674 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82620:	4e15      	ldr	r6, [pc, #84]	; (82678 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   82622:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8269c <prvIdleTask+0x80>
   82626:	e01c      	b.n	82662 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   82628:	4b14      	ldr	r3, [pc, #80]	; (8267c <prvIdleTask+0x60>)
   8262a:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   8262c:	4b14      	ldr	r3, [pc, #80]	; (82680 <prvIdleTask+0x64>)
   8262e:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   82630:	4b14      	ldr	r3, [pc, #80]	; (82684 <prvIdleTask+0x68>)
   82632:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   82634:	b1ac      	cbz	r4, 82662 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   82636:	4b14      	ldr	r3, [pc, #80]	; (82688 <prvIdleTask+0x6c>)
   82638:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   8263a:	4b11      	ldr	r3, [pc, #68]	; (82680 <prvIdleTask+0x64>)
   8263c:	68db      	ldr	r3, [r3, #12]
   8263e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82640:	1d20      	adds	r0, r4, #4
   82642:	4b12      	ldr	r3, [pc, #72]	; (8268c <prvIdleTask+0x70>)
   82644:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   82646:	4b12      	ldr	r3, [pc, #72]	; (82690 <prvIdleTask+0x74>)
   82648:	681a      	ldr	r2, [r3, #0]
   8264a:	3a01      	subs	r2, #1
   8264c:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   8264e:	682b      	ldr	r3, [r5, #0]
   82650:	3b01      	subs	r3, #1
   82652:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   82654:	4b0f      	ldr	r3, [pc, #60]	; (82694 <prvIdleTask+0x78>)
   82656:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   82658:	6b20      	ldr	r0, [r4, #48]	; 0x30
   8265a:	4f0f      	ldr	r7, [pc, #60]	; (82698 <prvIdleTask+0x7c>)
   8265c:	47b8      	blx	r7
		vPortFree( pxTCB );
   8265e:	4620      	mov	r0, r4
   82660:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82662:	682b      	ldr	r3, [r5, #0]
   82664:	2b00      	cmp	r3, #0
   82666:	d1df      	bne.n	82628 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82668:	6833      	ldr	r3, [r6, #0]
   8266a:	2b01      	cmp	r3, #1
   8266c:	d9f9      	bls.n	82662 <prvIdleTask+0x46>
			{
				taskYIELD();
   8266e:	47c0      	blx	r8
   82670:	e7f7      	b.n	82662 <prvIdleTask+0x46>
   82672:	bf00      	nop
   82674:	2007ac04 	.word	0x2007ac04
   82678:	2007ac34 	.word	0x2007ac34
   8267c:	0008237d 	.word	0x0008237d
   82680:	2007ac08 	.word	0x2007ac08
   82684:	000824cd 	.word	0x000824cd
   82688:	00081931 	.word	0x00081931
   8268c:	00081899 	.word	0x00081899
   82690:	2007acdc 	.word	0x2007acdc
   82694:	00081951 	.word	0x00081951
   82698:	00081b41 	.word	0x00081b41
   8269c:	00081911 	.word	0x00081911

000826a0 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   826a0:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   826a2:	4b1d      	ldr	r3, [pc, #116]	; (82718 <vTaskSwitchContext+0x78>)
   826a4:	681b      	ldr	r3, [r3, #0]
   826a6:	b95b      	cbnz	r3, 826c0 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   826a8:	4b1c      	ldr	r3, [pc, #112]	; (8271c <vTaskSwitchContext+0x7c>)
   826aa:	681b      	ldr	r3, [r3, #0]
   826ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   826b0:	009b      	lsls	r3, r3, #2
   826b2:	4a1b      	ldr	r2, [pc, #108]	; (82720 <vTaskSwitchContext+0x80>)
   826b4:	58d3      	ldr	r3, [r2, r3]
   826b6:	b9cb      	cbnz	r3, 826ec <vTaskSwitchContext+0x4c>
   826b8:	4b18      	ldr	r3, [pc, #96]	; (8271c <vTaskSwitchContext+0x7c>)
   826ba:	681b      	ldr	r3, [r3, #0]
   826bc:	b953      	cbnz	r3, 826d4 <vTaskSwitchContext+0x34>
   826be:	e005      	b.n	826cc <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   826c0:	2201      	movs	r2, #1
   826c2:	4b18      	ldr	r3, [pc, #96]	; (82724 <vTaskSwitchContext+0x84>)
   826c4:	601a      	str	r2, [r3, #0]
   826c6:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   826c8:	681a      	ldr	r2, [r3, #0]
   826ca:	b92a      	cbnz	r2, 826d8 <vTaskSwitchContext+0x38>
   826cc:	4b16      	ldr	r3, [pc, #88]	; (82728 <vTaskSwitchContext+0x88>)
   826ce:	4798      	blx	r3
   826d0:	bf00      	nop
   826d2:	e7fd      	b.n	826d0 <vTaskSwitchContext+0x30>
   826d4:	4b11      	ldr	r3, [pc, #68]	; (8271c <vTaskSwitchContext+0x7c>)
   826d6:	4912      	ldr	r1, [pc, #72]	; (82720 <vTaskSwitchContext+0x80>)
   826d8:	681a      	ldr	r2, [r3, #0]
   826da:	3a01      	subs	r2, #1
   826dc:	601a      	str	r2, [r3, #0]
   826de:	681a      	ldr	r2, [r3, #0]
   826e0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   826e4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   826e8:	2a00      	cmp	r2, #0
   826ea:	d0ed      	beq.n	826c8 <vTaskSwitchContext+0x28>
   826ec:	4b0b      	ldr	r3, [pc, #44]	; (8271c <vTaskSwitchContext+0x7c>)
   826ee:	681b      	ldr	r3, [r3, #0]
   826f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   826f4:	4a0a      	ldr	r2, [pc, #40]	; (82720 <vTaskSwitchContext+0x80>)
   826f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   826fa:	685a      	ldr	r2, [r3, #4]
   826fc:	6852      	ldr	r2, [r2, #4]
   826fe:	605a      	str	r2, [r3, #4]
   82700:	f103 0108 	add.w	r1, r3, #8
   82704:	428a      	cmp	r2, r1
   82706:	bf04      	itt	eq
   82708:	6852      	ldreq	r2, [r2, #4]
   8270a:	605a      	streq	r2, [r3, #4]
   8270c:	685b      	ldr	r3, [r3, #4]
   8270e:	68da      	ldr	r2, [r3, #12]
   82710:	4b06      	ldr	r3, [pc, #24]	; (8272c <vTaskSwitchContext+0x8c>)
   82712:	601a      	str	r2, [r3, #0]
   82714:	bd08      	pop	{r3, pc}
   82716:	bf00      	nop
   82718:	2007ac98 	.word	0x2007ac98
   8271c:	2007ac30 	.word	0x2007ac30
   82720:	2007ac34 	.word	0x2007ac34
   82724:	2007acd8 	.word	0x2007acd8
   82728:	00081921 	.word	0x00081921
   8272c:	2007ac9c 	.word	0x2007ac9c

00082730 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   82730:	b538      	push	{r3, r4, r5, lr}
   82732:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   82734:	b918      	cbnz	r0, 8273e <vTaskPlaceOnEventList+0xe>
   82736:	4b0e      	ldr	r3, [pc, #56]	; (82770 <vTaskPlaceOnEventList+0x40>)
   82738:	4798      	blx	r3
   8273a:	bf00      	nop
   8273c:	e7fd      	b.n	8273a <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8273e:	4d0d      	ldr	r5, [pc, #52]	; (82774 <vTaskPlaceOnEventList+0x44>)
   82740:	6829      	ldr	r1, [r5, #0]
   82742:	3118      	adds	r1, #24
   82744:	4b0c      	ldr	r3, [pc, #48]	; (82778 <vTaskPlaceOnEventList+0x48>)
   82746:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82748:	6828      	ldr	r0, [r5, #0]
   8274a:	3004      	adds	r0, #4
   8274c:	4b0b      	ldr	r3, [pc, #44]	; (8277c <vTaskPlaceOnEventList+0x4c>)
   8274e:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   82750:	f1b4 3fff 	cmp.w	r4, #4294967295
   82754:	d105      	bne.n	82762 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82756:	6829      	ldr	r1, [r5, #0]
   82758:	4809      	ldr	r0, [pc, #36]	; (82780 <vTaskPlaceOnEventList+0x50>)
   8275a:	3104      	adds	r1, #4
   8275c:	4b09      	ldr	r3, [pc, #36]	; (82784 <vTaskPlaceOnEventList+0x54>)
   8275e:	4798      	blx	r3
   82760:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   82762:	4b09      	ldr	r3, [pc, #36]	; (82788 <vTaskPlaceOnEventList+0x58>)
   82764:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82766:	4420      	add	r0, r4
   82768:	4b08      	ldr	r3, [pc, #32]	; (8278c <vTaskPlaceOnEventList+0x5c>)
   8276a:	4798      	blx	r3
   8276c:	bd38      	pop	{r3, r4, r5, pc}
   8276e:	bf00      	nop
   82770:	00081921 	.word	0x00081921
   82774:	2007ac9c 	.word	0x2007ac9c
   82778:	0008185d 	.word	0x0008185d
   8277c:	00081899 	.word	0x00081899
   82780:	2007abe8 	.word	0x2007abe8
   82784:	00081841 	.word	0x00081841
   82788:	2007acb8 	.word	0x2007acb8
   8278c:	000820b5 	.word	0x000820b5

00082790 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   82790:	b538      	push	{r3, r4, r5, lr}
   82792:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82794:	b918      	cbnz	r0, 8279e <vTaskPlaceOnEventListRestricted+0xe>
   82796:	4b09      	ldr	r3, [pc, #36]	; (827bc <vTaskPlaceOnEventListRestricted+0x2c>)
   82798:	4798      	blx	r3
   8279a:	bf00      	nop
   8279c:	e7fd      	b.n	8279a <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8279e:	4c08      	ldr	r4, [pc, #32]	; (827c0 <vTaskPlaceOnEventListRestricted+0x30>)
   827a0:	6821      	ldr	r1, [r4, #0]
   827a2:	3118      	adds	r1, #24
   827a4:	4b07      	ldr	r3, [pc, #28]	; (827c4 <vTaskPlaceOnEventListRestricted+0x34>)
   827a6:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   827a8:	6820      	ldr	r0, [r4, #0]
   827aa:	3004      	adds	r0, #4
   827ac:	4b06      	ldr	r3, [pc, #24]	; (827c8 <vTaskPlaceOnEventListRestricted+0x38>)
   827ae:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   827b0:	4b06      	ldr	r3, [pc, #24]	; (827cc <vTaskPlaceOnEventListRestricted+0x3c>)
   827b2:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   827b4:	4428      	add	r0, r5
   827b6:	4b06      	ldr	r3, [pc, #24]	; (827d0 <vTaskPlaceOnEventListRestricted+0x40>)
   827b8:	4798      	blx	r3
   827ba:	bd38      	pop	{r3, r4, r5, pc}
   827bc:	00081921 	.word	0x00081921
   827c0:	2007ac9c 	.word	0x2007ac9c
   827c4:	00081841 	.word	0x00081841
   827c8:	00081899 	.word	0x00081899
   827cc:	2007acb8 	.word	0x2007acb8
   827d0:	000820b5 	.word	0x000820b5

000827d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   827d4:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   827d6:	68c3      	ldr	r3, [r0, #12]
   827d8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   827da:	b91c      	cbnz	r4, 827e4 <xTaskRemoveFromEventList+0x10>
   827dc:	4b16      	ldr	r3, [pc, #88]	; (82838 <xTaskRemoveFromEventList+0x64>)
   827de:	4798      	blx	r3
   827e0:	bf00      	nop
   827e2:	e7fd      	b.n	827e0 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   827e4:	f104 0518 	add.w	r5, r4, #24
   827e8:	4628      	mov	r0, r5
   827ea:	4b14      	ldr	r3, [pc, #80]	; (8283c <xTaskRemoveFromEventList+0x68>)
   827ec:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   827ee:	4b14      	ldr	r3, [pc, #80]	; (82840 <xTaskRemoveFromEventList+0x6c>)
   827f0:	681b      	ldr	r3, [r3, #0]
   827f2:	b99b      	cbnz	r3, 8281c <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   827f4:	1d25      	adds	r5, r4, #4
   827f6:	4628      	mov	r0, r5
   827f8:	4b10      	ldr	r3, [pc, #64]	; (8283c <xTaskRemoveFromEventList+0x68>)
   827fa:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   827fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   827fe:	4a11      	ldr	r2, [pc, #68]	; (82844 <xTaskRemoveFromEventList+0x70>)
   82800:	6812      	ldr	r2, [r2, #0]
   82802:	4293      	cmp	r3, r2
   82804:	bf84      	itt	hi
   82806:	4a0f      	ldrhi	r2, [pc, #60]	; (82844 <xTaskRemoveFromEventList+0x70>)
   82808:	6013      	strhi	r3, [r2, #0]
   8280a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8280e:	480e      	ldr	r0, [pc, #56]	; (82848 <xTaskRemoveFromEventList+0x74>)
   82810:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82814:	4629      	mov	r1, r5
   82816:	4b0d      	ldr	r3, [pc, #52]	; (8284c <xTaskRemoveFromEventList+0x78>)
   82818:	4798      	blx	r3
   8281a:	e003      	b.n	82824 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   8281c:	480c      	ldr	r0, [pc, #48]	; (82850 <xTaskRemoveFromEventList+0x7c>)
   8281e:	4629      	mov	r1, r5
   82820:	4b0a      	ldr	r3, [pc, #40]	; (8284c <xTaskRemoveFromEventList+0x78>)
   82822:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82824:	4b0b      	ldr	r3, [pc, #44]	; (82854 <xTaskRemoveFromEventList+0x80>)
   82826:	681b      	ldr	r3, [r3, #0]
   82828:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8282a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   8282c:	4298      	cmp	r0, r3
   8282e:	bf34      	ite	cc
   82830:	2000      	movcc	r0, #0
   82832:	2001      	movcs	r0, #1
   82834:	bd38      	pop	{r3, r4, r5, pc}
   82836:	bf00      	nop
   82838:	00081921 	.word	0x00081921
   8283c:	00081899 	.word	0x00081899
   82840:	2007ac98 	.word	0x2007ac98
   82844:	2007ac30 	.word	0x2007ac30
   82848:	2007ac34 	.word	0x2007ac34
   8284c:	00081841 	.word	0x00081841
   82850:	2007aca0 	.word	0x2007aca0
   82854:	2007ac9c 	.word	0x2007ac9c

00082858 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82858:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   8285a:	b918      	cbnz	r0, 82864 <vTaskSetTimeOutState+0xc>
   8285c:	4b05      	ldr	r3, [pc, #20]	; (82874 <vTaskSetTimeOutState+0x1c>)
   8285e:	4798      	blx	r3
   82860:	bf00      	nop
   82862:	e7fd      	b.n	82860 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82864:	4a04      	ldr	r2, [pc, #16]	; (82878 <vTaskSetTimeOutState+0x20>)
   82866:	6812      	ldr	r2, [r2, #0]
   82868:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   8286a:	4a04      	ldr	r2, [pc, #16]	; (8287c <vTaskSetTimeOutState+0x24>)
   8286c:	6812      	ldr	r2, [r2, #0]
   8286e:	6042      	str	r2, [r0, #4]
   82870:	bd08      	pop	{r3, pc}
   82872:	bf00      	nop
   82874:	00081921 	.word	0x00081921
   82878:	2007acb4 	.word	0x2007acb4
   8287c:	2007acb8 	.word	0x2007acb8

00082880 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   82880:	b538      	push	{r3, r4, r5, lr}
   82882:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82884:	4604      	mov	r4, r0
   82886:	b918      	cbnz	r0, 82890 <xTaskCheckForTimeOut+0x10>
   82888:	4b18      	ldr	r3, [pc, #96]	; (828ec <xTaskCheckForTimeOut+0x6c>)
   8288a:	4798      	blx	r3
   8288c:	bf00      	nop
   8288e:	e7fd      	b.n	8288c <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82890:	b919      	cbnz	r1, 8289a <xTaskCheckForTimeOut+0x1a>
   82892:	4b16      	ldr	r3, [pc, #88]	; (828ec <xTaskCheckForTimeOut+0x6c>)
   82894:	4798      	blx	r3
   82896:	bf00      	nop
   82898:	e7fd      	b.n	82896 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   8289a:	4b15      	ldr	r3, [pc, #84]	; (828f0 <xTaskCheckForTimeOut+0x70>)
   8289c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   8289e:	682b      	ldr	r3, [r5, #0]
   828a0:	f1b3 3fff 	cmp.w	r3, #4294967295
   828a4:	d019      	beq.n	828da <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   828a6:	4a13      	ldr	r2, [pc, #76]	; (828f4 <xTaskCheckForTimeOut+0x74>)
   828a8:	6811      	ldr	r1, [r2, #0]
   828aa:	6822      	ldr	r2, [r4, #0]
   828ac:	428a      	cmp	r2, r1
   828ae:	d004      	beq.n	828ba <xTaskCheckForTimeOut+0x3a>
   828b0:	4a11      	ldr	r2, [pc, #68]	; (828f8 <xTaskCheckForTimeOut+0x78>)
   828b2:	6811      	ldr	r1, [r2, #0]
   828b4:	6862      	ldr	r2, [r4, #4]
   828b6:	428a      	cmp	r2, r1
   828b8:	d911      	bls.n	828de <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   828ba:	4a0f      	ldr	r2, [pc, #60]	; (828f8 <xTaskCheckForTimeOut+0x78>)
   828bc:	6811      	ldr	r1, [r2, #0]
   828be:	6862      	ldr	r2, [r4, #4]
   828c0:	1a89      	subs	r1, r1, r2
   828c2:	428b      	cmp	r3, r1
   828c4:	d90d      	bls.n	828e2 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   828c6:	490c      	ldr	r1, [pc, #48]	; (828f8 <xTaskCheckForTimeOut+0x78>)
   828c8:	6809      	ldr	r1, [r1, #0]
   828ca:	1a52      	subs	r2, r2, r1
   828cc:	4413      	add	r3, r2
   828ce:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   828d0:	4620      	mov	r0, r4
   828d2:	4b0a      	ldr	r3, [pc, #40]	; (828fc <xTaskCheckForTimeOut+0x7c>)
   828d4:	4798      	blx	r3
			xReturn = pdFALSE;
   828d6:	2400      	movs	r4, #0
   828d8:	e004      	b.n	828e4 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   828da:	2400      	movs	r4, #0
   828dc:	e002      	b.n	828e4 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   828de:	2401      	movs	r4, #1
   828e0:	e000      	b.n	828e4 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   828e2:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   828e4:	4b06      	ldr	r3, [pc, #24]	; (82900 <xTaskCheckForTimeOut+0x80>)
   828e6:	4798      	blx	r3

	return xReturn;
}
   828e8:	4620      	mov	r0, r4
   828ea:	bd38      	pop	{r3, r4, r5, pc}
   828ec:	00081921 	.word	0x00081921
   828f0:	00081931 	.word	0x00081931
   828f4:	2007acb4 	.word	0x2007acb4
   828f8:	2007acb8 	.word	0x2007acb8
   828fc:	00082859 	.word	0x00082859
   82900:	00081951 	.word	0x00081951

00082904 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82904:	2201      	movs	r2, #1
   82906:	4b01      	ldr	r3, [pc, #4]	; (8290c <vTaskMissedYield+0x8>)
   82908:	601a      	str	r2, [r3, #0]
   8290a:	4770      	bx	lr
   8290c:	2007acd8 	.word	0x2007acd8

00082910 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82910:	4b01      	ldr	r3, [pc, #4]	; (82918 <xTaskGetCurrentTaskHandle+0x8>)
   82912:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82914:	4770      	bx	lr
   82916:	bf00      	nop
   82918:	2007ac9c 	.word	0x2007ac9c

0008291c <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   8291c:	4b05      	ldr	r3, [pc, #20]	; (82934 <xTaskGetSchedulerState+0x18>)
   8291e:	681b      	ldr	r3, [r3, #0]
   82920:	b133      	cbz	r3, 82930 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82922:	4b05      	ldr	r3, [pc, #20]	; (82938 <xTaskGetSchedulerState+0x1c>)
   82924:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82926:	2b00      	cmp	r3, #0
   82928:	bf14      	ite	ne
   8292a:	2002      	movne	r0, #2
   8292c:	2001      	moveq	r0, #1
   8292e:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82930:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82932:	4770      	bx	lr
   82934:	2007ac00 	.word	0x2007ac00
   82938:	2007ac98 	.word	0x2007ac98

0008293c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   8293c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   8293e:	4604      	mov	r4, r0
   82940:	2800      	cmp	r0, #0
   82942:	d02e      	beq.n	829a2 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82944:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   82946:	4a17      	ldr	r2, [pc, #92]	; (829a4 <vTaskPriorityInherit+0x68>)
   82948:	6812      	ldr	r2, [r2, #0]
   8294a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   8294c:	4293      	cmp	r3, r2
   8294e:	d228      	bcs.n	829a2 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   82950:	4a14      	ldr	r2, [pc, #80]	; (829a4 <vTaskPriorityInherit+0x68>)
   82952:	6812      	ldr	r2, [r2, #0]
   82954:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82956:	f1c2 0205 	rsb	r2, r2, #5
   8295a:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   8295c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82960:	4a11      	ldr	r2, [pc, #68]	; (829a8 <vTaskPriorityInherit+0x6c>)
   82962:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82966:	6942      	ldr	r2, [r0, #20]
   82968:	429a      	cmp	r2, r3
   8296a:	d116      	bne.n	8299a <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8296c:	1d05      	adds	r5, r0, #4
   8296e:	4628      	mov	r0, r5
   82970:	4b0e      	ldr	r3, [pc, #56]	; (829ac <vTaskPriorityInherit+0x70>)
   82972:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82974:	4b0b      	ldr	r3, [pc, #44]	; (829a4 <vTaskPriorityInherit+0x68>)
   82976:	681b      	ldr	r3, [r3, #0]
   82978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8297a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   8297c:	4a0c      	ldr	r2, [pc, #48]	; (829b0 <vTaskPriorityInherit+0x74>)
   8297e:	6812      	ldr	r2, [r2, #0]
   82980:	4293      	cmp	r3, r2
   82982:	bf84      	itt	hi
   82984:	4a0a      	ldrhi	r2, [pc, #40]	; (829b0 <vTaskPriorityInherit+0x74>)
   82986:	6013      	strhi	r3, [r2, #0]
   82988:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8298c:	4806      	ldr	r0, [pc, #24]	; (829a8 <vTaskPriorityInherit+0x6c>)
   8298e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82992:	4629      	mov	r1, r5
   82994:	4b07      	ldr	r3, [pc, #28]	; (829b4 <vTaskPriorityInherit+0x78>)
   82996:	4798      	blx	r3
   82998:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8299a:	4b02      	ldr	r3, [pc, #8]	; (829a4 <vTaskPriorityInherit+0x68>)
   8299c:	681b      	ldr	r3, [r3, #0]
   8299e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   829a0:	62c3      	str	r3, [r0, #44]	; 0x2c
   829a2:	bd38      	pop	{r3, r4, r5, pc}
   829a4:	2007ac9c 	.word	0x2007ac9c
   829a8:	2007ac34 	.word	0x2007ac34
   829ac:	00081899 	.word	0x00081899
   829b0:	2007ac30 	.word	0x2007ac30
   829b4:	00081841 	.word	0x00081841

000829b8 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   829b8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   829ba:	4604      	mov	r4, r0
   829bc:	b1d0      	cbz	r0, 829f4 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   829be:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   829c0:	6c83      	ldr	r3, [r0, #72]	; 0x48
   829c2:	429a      	cmp	r2, r3
   829c4:	d016      	beq.n	829f4 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   829c6:	1d05      	adds	r5, r0, #4
   829c8:	4628      	mov	r0, r5
   829ca:	4b0b      	ldr	r3, [pc, #44]	; (829f8 <vTaskPriorityDisinherit+0x40>)
   829cc:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   829ce:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   829d0:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   829d2:	f1c3 0205 	rsb	r2, r3, #5
   829d6:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   829d8:	4a08      	ldr	r2, [pc, #32]	; (829fc <vTaskPriorityDisinherit+0x44>)
   829da:	6812      	ldr	r2, [r2, #0]
   829dc:	4293      	cmp	r3, r2
   829de:	bf84      	itt	hi
   829e0:	4a06      	ldrhi	r2, [pc, #24]	; (829fc <vTaskPriorityDisinherit+0x44>)
   829e2:	6013      	strhi	r3, [r2, #0]
   829e4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   829e8:	4805      	ldr	r0, [pc, #20]	; (82a00 <vTaskPriorityDisinherit+0x48>)
   829ea:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   829ee:	4629      	mov	r1, r5
   829f0:	4b04      	ldr	r3, [pc, #16]	; (82a04 <vTaskPriorityDisinherit+0x4c>)
   829f2:	4798      	blx	r3
   829f4:	bd38      	pop	{r3, r4, r5, pc}
   829f6:	bf00      	nop
   829f8:	00081899 	.word	0x00081899
   829fc:	2007ac30 	.word	0x2007ac30
   82a00:	2007ac34 	.word	0x2007ac34
   82a04:	00081841 	.word	0x00081841

00082a08 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   82a08:	b510      	push	{r4, lr}
   82a0a:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82a0c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82a0e:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82a10:	4291      	cmp	r1, r2
   82a12:	d80a      	bhi.n	82a2a <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82a14:	1ad2      	subs	r2, r2, r3
   82a16:	6981      	ldr	r1, [r0, #24]
   82a18:	428a      	cmp	r2, r1
   82a1a:	d211      	bcs.n	82a40 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82a1c:	4b0a      	ldr	r3, [pc, #40]	; (82a48 <prvInsertTimerInActiveList+0x40>)
   82a1e:	6818      	ldr	r0, [r3, #0]
   82a20:	1d21      	adds	r1, r4, #4
   82a22:	4b0a      	ldr	r3, [pc, #40]	; (82a4c <prvInsertTimerInActiveList+0x44>)
   82a24:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82a26:	2000      	movs	r0, #0
   82a28:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82a2a:	429a      	cmp	r2, r3
   82a2c:	d201      	bcs.n	82a32 <prvInsertTimerInActiveList+0x2a>
   82a2e:	4299      	cmp	r1, r3
   82a30:	d208      	bcs.n	82a44 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82a32:	4b07      	ldr	r3, [pc, #28]	; (82a50 <prvInsertTimerInActiveList+0x48>)
   82a34:	6818      	ldr	r0, [r3, #0]
   82a36:	1d21      	adds	r1, r4, #4
   82a38:	4b04      	ldr	r3, [pc, #16]	; (82a4c <prvInsertTimerInActiveList+0x44>)
   82a3a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82a3c:	2000      	movs	r0, #0
   82a3e:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82a40:	2001      	movs	r0, #1
   82a42:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   82a44:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82a46:	bd10      	pop	{r4, pc}
   82a48:	2007ad18 	.word	0x2007ad18
   82a4c:	0008185d 	.word	0x0008185d
   82a50:	2007ace4 	.word	0x2007ace4

00082a54 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82a54:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   82a56:	4b0d      	ldr	r3, [pc, #52]	; (82a8c <prvCheckForValidListAndQueue+0x38>)
   82a58:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   82a5a:	4b0d      	ldr	r3, [pc, #52]	; (82a90 <prvCheckForValidListAndQueue+0x3c>)
   82a5c:	681b      	ldr	r3, [r3, #0]
   82a5e:	b98b      	cbnz	r3, 82a84 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82a60:	4d0c      	ldr	r5, [pc, #48]	; (82a94 <prvCheckForValidListAndQueue+0x40>)
   82a62:	4628      	mov	r0, r5
   82a64:	4e0c      	ldr	r6, [pc, #48]	; (82a98 <prvCheckForValidListAndQueue+0x44>)
   82a66:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82a68:	4c0c      	ldr	r4, [pc, #48]	; (82a9c <prvCheckForValidListAndQueue+0x48>)
   82a6a:	4620      	mov	r0, r4
   82a6c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   82a6e:	4b0c      	ldr	r3, [pc, #48]	; (82aa0 <prvCheckForValidListAndQueue+0x4c>)
   82a70:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82a72:	4b0c      	ldr	r3, [pc, #48]	; (82aa4 <prvCheckForValidListAndQueue+0x50>)
   82a74:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82a76:	2005      	movs	r0, #5
   82a78:	210c      	movs	r1, #12
   82a7a:	2200      	movs	r2, #0
   82a7c:	4b0a      	ldr	r3, [pc, #40]	; (82aa8 <prvCheckForValidListAndQueue+0x54>)
   82a7e:	4798      	blx	r3
   82a80:	4b03      	ldr	r3, [pc, #12]	; (82a90 <prvCheckForValidListAndQueue+0x3c>)
   82a82:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82a84:	4b09      	ldr	r3, [pc, #36]	; (82aac <prvCheckForValidListAndQueue+0x58>)
   82a86:	4798      	blx	r3
   82a88:	bd70      	pop	{r4, r5, r6, pc}
   82a8a:	bf00      	nop
   82a8c:	00081931 	.word	0x00081931
   82a90:	2007ad14 	.word	0x2007ad14
   82a94:	2007ace8 	.word	0x2007ace8
   82a98:	00081821 	.word	0x00081821
   82a9c:	2007acfc 	.word	0x2007acfc
   82aa0:	2007ace4 	.word	0x2007ace4
   82aa4:	2007ad18 	.word	0x2007ad18
   82aa8:	00081d09 	.word	0x00081d09
   82aac:	00081951 	.word	0x00081951

00082ab0 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   82ab0:	b510      	push	{r4, lr}
   82ab2:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   82ab4:	4b0b      	ldr	r3, [pc, #44]	; (82ae4 <xTimerCreateTimerTask+0x34>)
   82ab6:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82ab8:	4b0b      	ldr	r3, [pc, #44]	; (82ae8 <xTimerCreateTimerTask+0x38>)
   82aba:	681b      	ldr	r3, [r3, #0]
   82abc:	b163      	cbz	r3, 82ad8 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82abe:	2304      	movs	r3, #4
   82ac0:	9300      	str	r3, [sp, #0]
   82ac2:	2300      	movs	r3, #0
   82ac4:	9301      	str	r3, [sp, #4]
   82ac6:	9302      	str	r3, [sp, #8]
   82ac8:	9303      	str	r3, [sp, #12]
   82aca:	4808      	ldr	r0, [pc, #32]	; (82aec <xTimerCreateTimerTask+0x3c>)
   82acc:	4908      	ldr	r1, [pc, #32]	; (82af0 <xTimerCreateTimerTask+0x40>)
   82ace:	f44f 7282 	mov.w	r2, #260	; 0x104
   82ad2:	4c08      	ldr	r4, [pc, #32]	; (82af4 <xTimerCreateTimerTask+0x44>)
   82ad4:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   82ad6:	b918      	cbnz	r0, 82ae0 <xTimerCreateTimerTask+0x30>
   82ad8:	4b07      	ldr	r3, [pc, #28]	; (82af8 <xTimerCreateTimerTask+0x48>)
   82ada:	4798      	blx	r3
   82adc:	bf00      	nop
   82ade:	e7fd      	b.n	82adc <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82ae0:	b004      	add	sp, #16
   82ae2:	bd10      	pop	{r4, pc}
   82ae4:	00082a55 	.word	0x00082a55
   82ae8:	2007ad14 	.word	0x2007ad14
   82aec:	00082c05 	.word	0x00082c05
   82af0:	00089318 	.word	0x00089318
   82af4:	0008210d 	.word	0x0008210d
   82af8:	00081921 	.word	0x00081921

00082afc <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82afc:	b510      	push	{r4, lr}
   82afe:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82b00:	4c0f      	ldr	r4, [pc, #60]	; (82b40 <xTimerGenericCommand+0x44>)
   82b02:	6824      	ldr	r4, [r4, #0]
   82b04:	b1c4      	cbz	r4, 82b38 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   82b06:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82b08:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82b0a:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82b0c:	b96b      	cbnz	r3, 82b2a <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82b0e:	4b0d      	ldr	r3, [pc, #52]	; (82b44 <xTimerGenericCommand+0x48>)
   82b10:	4798      	blx	r3
   82b12:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82b14:	4b0a      	ldr	r3, [pc, #40]	; (82b40 <xTimerGenericCommand+0x44>)
   82b16:	6818      	ldr	r0, [r3, #0]
   82b18:	a901      	add	r1, sp, #4
   82b1a:	bf07      	ittee	eq
   82b1c:	9a06      	ldreq	r2, [sp, #24]
   82b1e:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   82b20:	2200      	movne	r2, #0
   82b22:	4613      	movne	r3, r2
   82b24:	4c08      	ldr	r4, [pc, #32]	; (82b48 <xTimerGenericCommand+0x4c>)
   82b26:	47a0      	blx	r4
   82b28:	e007      	b.n	82b3a <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82b2a:	4620      	mov	r0, r4
   82b2c:	a901      	add	r1, sp, #4
   82b2e:	461a      	mov	r2, r3
   82b30:	2300      	movs	r3, #0
   82b32:	4c06      	ldr	r4, [pc, #24]	; (82b4c <xTimerGenericCommand+0x50>)
   82b34:	47a0      	blx	r4
   82b36:	e000      	b.n	82b3a <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82b38:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82b3a:	b004      	add	sp, #16
   82b3c:	bd10      	pop	{r4, pc}
   82b3e:	bf00      	nop
   82b40:	2007ad14 	.word	0x2007ad14
   82b44:	0008291d 	.word	0x0008291d
   82b48:	00081d61 	.word	0x00081d61
   82b4c:	00081e7d 	.word	0x00081e7d

00082b50 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82b54:	b082      	sub	sp, #8
   82b56:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   82b58:	4b22      	ldr	r3, [pc, #136]	; (82be4 <prvSampleTimeNow+0x94>)
   82b5a:	4798      	blx	r3
   82b5c:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82b5e:	4b22      	ldr	r3, [pc, #136]	; (82be8 <prvSampleTimeNow+0x98>)
   82b60:	681b      	ldr	r3, [r3, #0]
   82b62:	4298      	cmp	r0, r3
   82b64:	d234      	bcs.n	82bd0 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82b66:	4e21      	ldr	r6, [pc, #132]	; (82bec <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82b68:	4f21      	ldr	r7, [pc, #132]	; (82bf0 <prvSampleTimeNow+0xa0>)
   82b6a:	e024      	b.n	82bb6 <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82b6c:	68da      	ldr	r2, [r3, #12]
   82b6e:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82b72:	68db      	ldr	r3, [r3, #12]
   82b74:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82b76:	1d25      	adds	r5, r4, #4
   82b78:	4628      	mov	r0, r5
   82b7a:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82b7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82b7e:	4620      	mov	r0, r4
   82b80:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82b82:	69e3      	ldr	r3, [r4, #28]
   82b84:	2b01      	cmp	r3, #1
   82b86:	d116      	bne.n	82bb6 <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   82b88:	69a3      	ldr	r3, [r4, #24]
   82b8a:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   82b8c:	4553      	cmp	r3, sl
   82b8e:	d906      	bls.n	82b9e <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82b90:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82b92:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82b94:	6830      	ldr	r0, [r6, #0]
   82b96:	4629      	mov	r1, r5
   82b98:	4b16      	ldr	r3, [pc, #88]	; (82bf4 <prvSampleTimeNow+0xa4>)
   82b9a:	4798      	blx	r3
   82b9c:	e00b      	b.n	82bb6 <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82b9e:	2300      	movs	r3, #0
   82ba0:	9300      	str	r3, [sp, #0]
   82ba2:	4620      	mov	r0, r4
   82ba4:	4619      	mov	r1, r3
   82ba6:	4652      	mov	r2, sl
   82ba8:	4c13      	ldr	r4, [pc, #76]	; (82bf8 <prvSampleTimeNow+0xa8>)
   82baa:	47a0      	blx	r4
				configASSERT( xResult );
   82bac:	b918      	cbnz	r0, 82bb6 <prvSampleTimeNow+0x66>
   82bae:	4b13      	ldr	r3, [pc, #76]	; (82bfc <prvSampleTimeNow+0xac>)
   82bb0:	4798      	blx	r3
   82bb2:	bf00      	nop
   82bb4:	e7fd      	b.n	82bb2 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82bb6:	6833      	ldr	r3, [r6, #0]
   82bb8:	681a      	ldr	r2, [r3, #0]
   82bba:	2a00      	cmp	r2, #0
   82bbc:	d1d6      	bne.n	82b6c <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82bbe:	4a10      	ldr	r2, [pc, #64]	; (82c00 <prvSampleTimeNow+0xb0>)
   82bc0:	6811      	ldr	r1, [r2, #0]
   82bc2:	480a      	ldr	r0, [pc, #40]	; (82bec <prvSampleTimeNow+0x9c>)
   82bc4:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   82bc6:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   82bc8:	2301      	movs	r3, #1
   82bca:	f8c9 3000 	str.w	r3, [r9]
   82bce:	e002      	b.n	82bd6 <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82bd0:	2300      	movs	r3, #0
   82bd2:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   82bd6:	4b04      	ldr	r3, [pc, #16]	; (82be8 <prvSampleTimeNow+0x98>)
   82bd8:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   82bdc:	4640      	mov	r0, r8
   82bde:	b002      	add	sp, #8
   82be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82be4:	0008238d 	.word	0x0008238d
   82be8:	2007ad10 	.word	0x2007ad10
   82bec:	2007ace4 	.word	0x2007ace4
   82bf0:	00081899 	.word	0x00081899
   82bf4:	0008185d 	.word	0x0008185d
   82bf8:	00082afd 	.word	0x00082afd
   82bfc:	00081921 	.word	0x00081921
   82c00:	2007ad18 	.word	0x2007ad18

00082c04 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82c04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82c08:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82c0a:	4d4d      	ldr	r5, [pc, #308]	; (82d40 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82c0c:	f8df 8160 	ldr.w	r8, [pc, #352]	; 82d70 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82c10:	4b4c      	ldr	r3, [pc, #304]	; (82d44 <prvTimerTask+0x140>)
   82c12:	681b      	ldr	r3, [r3, #0]
   82c14:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   82c16:	2a00      	cmp	r2, #0
   82c18:	f000 8087 	beq.w	82d2a <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82c1c:	68db      	ldr	r3, [r3, #12]
   82c1e:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82c20:	4b49      	ldr	r3, [pc, #292]	; (82d48 <prvTimerTask+0x144>)
   82c22:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82c24:	a803      	add	r0, sp, #12
   82c26:	4b49      	ldr	r3, [pc, #292]	; (82d4c <prvTimerTask+0x148>)
   82c28:	4798      	blx	r3
   82c2a:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82c2c:	9b03      	ldr	r3, [sp, #12]
   82c2e:	2b00      	cmp	r3, #0
   82c30:	d130      	bne.n	82c94 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82c32:	4286      	cmp	r6, r0
   82c34:	d824      	bhi.n	82c80 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   82c36:	4b46      	ldr	r3, [pc, #280]	; (82d50 <prvTimerTask+0x14c>)
   82c38:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82c3a:	4b42      	ldr	r3, [pc, #264]	; (82d44 <prvTimerTask+0x140>)
   82c3c:	681b      	ldr	r3, [r3, #0]
   82c3e:	68db      	ldr	r3, [r3, #12]
   82c40:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82c42:	1d20      	adds	r0, r4, #4
   82c44:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82c46:	69e3      	ldr	r3, [r4, #28]
   82c48:	2b01      	cmp	r3, #1
   82c4a:	d114      	bne.n	82c76 <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   82c4c:	69a1      	ldr	r1, [r4, #24]
   82c4e:	4620      	mov	r0, r4
   82c50:	4431      	add	r1, r6
   82c52:	463a      	mov	r2, r7
   82c54:	4633      	mov	r3, r6
   82c56:	4f3f      	ldr	r7, [pc, #252]	; (82d54 <prvTimerTask+0x150>)
   82c58:	47b8      	blx	r7
   82c5a:	2801      	cmp	r0, #1
   82c5c:	d10b      	bne.n	82c76 <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82c5e:	2300      	movs	r3, #0
   82c60:	9300      	str	r3, [sp, #0]
   82c62:	4620      	mov	r0, r4
   82c64:	4619      	mov	r1, r3
   82c66:	4632      	mov	r2, r6
   82c68:	4e3b      	ldr	r6, [pc, #236]	; (82d58 <prvTimerTask+0x154>)
   82c6a:	47b0      	blx	r6
			configASSERT( xResult );
   82c6c:	b918      	cbnz	r0, 82c76 <prvTimerTask+0x72>
   82c6e:	4b3b      	ldr	r3, [pc, #236]	; (82d5c <prvTimerTask+0x158>)
   82c70:	4798      	blx	r3
   82c72:	bf00      	nop
   82c74:	e7fd      	b.n	82c72 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82c76:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82c78:	4620      	mov	r0, r4
   82c7a:	4798      	blx	r3
   82c7c:	e00c      	b.n	82c98 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   82c7e:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82c80:	6828      	ldr	r0, [r5, #0]
   82c82:	1bf1      	subs	r1, r6, r7
   82c84:	4b36      	ldr	r3, [pc, #216]	; (82d60 <prvTimerTask+0x15c>)
   82c86:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   82c88:	4b31      	ldr	r3, [pc, #196]	; (82d50 <prvTimerTask+0x14c>)
   82c8a:	4798      	blx	r3
   82c8c:	b920      	cbnz	r0, 82c98 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82c8e:	4b35      	ldr	r3, [pc, #212]	; (82d64 <prvTimerTask+0x160>)
   82c90:	4798      	blx	r3
   82c92:	e001      	b.n	82c98 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82c94:	4b2e      	ldr	r3, [pc, #184]	; (82d50 <prvTimerTask+0x14c>)
   82c96:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82c98:	a802      	add	r0, sp, #8
   82c9a:	4b2c      	ldr	r3, [pc, #176]	; (82d4c <prvTimerTask+0x148>)
   82c9c:	4798      	blx	r3
   82c9e:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82ca0:	4e31      	ldr	r6, [pc, #196]	; (82d68 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82ca2:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 82d54 <prvTimerTask+0x150>
   82ca6:	e038      	b.n	82d1a <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82ca8:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82caa:	b11c      	cbz	r4, 82cb4 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82cac:	6961      	ldr	r1, [r4, #20]
   82cae:	b109      	cbz	r1, 82cb4 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   82cb0:	1d20      	adds	r0, r4, #4
   82cb2:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   82cb4:	9903      	ldr	r1, [sp, #12]
   82cb6:	2902      	cmp	r1, #2
   82cb8:	d01f      	beq.n	82cfa <prvTimerTask+0xf6>
   82cba:	2903      	cmp	r1, #3
   82cbc:	d02a      	beq.n	82d14 <prvTimerTask+0x110>
   82cbe:	2900      	cmp	r1, #0
   82cc0:	d12b      	bne.n	82d1a <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   82cc2:	9b04      	ldr	r3, [sp, #16]
   82cc4:	69a1      	ldr	r1, [r4, #24]
   82cc6:	4620      	mov	r0, r4
   82cc8:	4419      	add	r1, r3
   82cca:	463a      	mov	r2, r7
   82ccc:	47c8      	blx	r9
   82cce:	2801      	cmp	r0, #1
   82cd0:	d123      	bne.n	82d1a <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82cd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82cd4:	4620      	mov	r0, r4
   82cd6:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82cd8:	69e3      	ldr	r3, [r4, #28]
   82cda:	2b01      	cmp	r3, #1
   82cdc:	d11d      	bne.n	82d1a <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   82cde:	69a2      	ldr	r2, [r4, #24]
   82ce0:	2300      	movs	r3, #0
   82ce2:	9300      	str	r3, [sp, #0]
   82ce4:	4620      	mov	r0, r4
   82ce6:	4619      	mov	r1, r3
   82ce8:	9c04      	ldr	r4, [sp, #16]
   82cea:	4422      	add	r2, r4
   82cec:	4c1a      	ldr	r4, [pc, #104]	; (82d58 <prvTimerTask+0x154>)
   82cee:	47a0      	blx	r4
						configASSERT( xResult );
   82cf0:	b998      	cbnz	r0, 82d1a <prvTimerTask+0x116>
   82cf2:	4b1a      	ldr	r3, [pc, #104]	; (82d5c <prvTimerTask+0x158>)
   82cf4:	4798      	blx	r3
   82cf6:	bf00      	nop
   82cf8:	e7fd      	b.n	82cf6 <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   82cfa:	9904      	ldr	r1, [sp, #16]
   82cfc:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   82cfe:	b919      	cbnz	r1, 82d08 <prvTimerTask+0x104>
   82d00:	4b16      	ldr	r3, [pc, #88]	; (82d5c <prvTimerTask+0x158>)
   82d02:	4798      	blx	r3
   82d04:	bf00      	nop
   82d06:	e7fd      	b.n	82d04 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82d08:	4620      	mov	r0, r4
   82d0a:	4439      	add	r1, r7
   82d0c:	463a      	mov	r2, r7
   82d0e:	463b      	mov	r3, r7
   82d10:	47c8      	blx	r9
   82d12:	e002      	b.n	82d1a <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   82d14:	4620      	mov	r0, r4
   82d16:	4b15      	ldr	r3, [pc, #84]	; (82d6c <prvTimerTask+0x168>)
   82d18:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82d1a:	6828      	ldr	r0, [r5, #0]
   82d1c:	a903      	add	r1, sp, #12
   82d1e:	2200      	movs	r2, #0
   82d20:	4613      	mov	r3, r2
   82d22:	47b0      	blx	r6
   82d24:	2800      	cmp	r0, #0
   82d26:	d1bf      	bne.n	82ca8 <prvTimerTask+0xa4>
   82d28:	e772      	b.n	82c10 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82d2a:	4b07      	ldr	r3, [pc, #28]	; (82d48 <prvTimerTask+0x144>)
   82d2c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82d2e:	a803      	add	r0, sp, #12
   82d30:	4b06      	ldr	r3, [pc, #24]	; (82d4c <prvTimerTask+0x148>)
   82d32:	4798      	blx	r3
   82d34:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82d36:	9b03      	ldr	r3, [sp, #12]
   82d38:	2b00      	cmp	r3, #0
   82d3a:	d0a0      	beq.n	82c7e <prvTimerTask+0x7a>
   82d3c:	e7aa      	b.n	82c94 <prvTimerTask+0x90>
   82d3e:	bf00      	nop
   82d40:	2007ad14 	.word	0x2007ad14
   82d44:	2007ace4 	.word	0x2007ace4
   82d48:	0008237d 	.word	0x0008237d
   82d4c:	00082b51 	.word	0x00082b51
   82d50:	000824cd 	.word	0x000824cd
   82d54:	00082a09 	.word	0x00082a09
   82d58:	00082afd 	.word	0x00082afd
   82d5c:	00081921 	.word	0x00081921
   82d60:	00082069 	.word	0x00082069
   82d64:	00081911 	.word	0x00081911
   82d68:	00081f0d 	.word	0x00081f0d
   82d6c:	00081b41 	.word	0x00081b41
   82d70:	00081899 	.word	0x00081899

00082d74 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82d74:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82d76:	480e      	ldr	r0, [pc, #56]	; (82db0 <sysclk_init+0x3c>)
   82d78:	4b0e      	ldr	r3, [pc, #56]	; (82db4 <sysclk_init+0x40>)
   82d7a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82d7c:	2000      	movs	r0, #0
   82d7e:	213e      	movs	r1, #62	; 0x3e
   82d80:	4b0d      	ldr	r3, [pc, #52]	; (82db8 <sysclk_init+0x44>)
   82d82:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82d84:	4c0d      	ldr	r4, [pc, #52]	; (82dbc <sysclk_init+0x48>)
   82d86:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82d88:	2800      	cmp	r0, #0
   82d8a:	d0fc      	beq.n	82d86 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82d8c:	4b0c      	ldr	r3, [pc, #48]	; (82dc0 <sysclk_init+0x4c>)
   82d8e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82d90:	4a0c      	ldr	r2, [pc, #48]	; (82dc4 <sysclk_init+0x50>)
   82d92:	4b0d      	ldr	r3, [pc, #52]	; (82dc8 <sysclk_init+0x54>)
   82d94:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   82d96:	4c0d      	ldr	r4, [pc, #52]	; (82dcc <sysclk_init+0x58>)
   82d98:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82d9a:	2800      	cmp	r0, #0
   82d9c:	d0fc      	beq.n	82d98 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82d9e:	2010      	movs	r0, #16
   82da0:	4b0b      	ldr	r3, [pc, #44]	; (82dd0 <sysclk_init+0x5c>)
   82da2:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   82da4:	4b0b      	ldr	r3, [pc, #44]	; (82dd4 <sysclk_init+0x60>)
   82da6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82da8:	4801      	ldr	r0, [pc, #4]	; (82db0 <sysclk_init+0x3c>)
   82daa:	4b02      	ldr	r3, [pc, #8]	; (82db4 <sysclk_init+0x40>)
   82dac:	4798      	blx	r3
   82dae:	bd10      	pop	{r4, pc}
   82db0:	0501bd00 	.word	0x0501bd00
   82db4:	200700b1 	.word	0x200700b1
   82db8:	000831e1 	.word	0x000831e1
   82dbc:	00083235 	.word	0x00083235
   82dc0:	00083245 	.word	0x00083245
   82dc4:	200d3f01 	.word	0x200d3f01
   82dc8:	400e0600 	.word	0x400e0600
   82dcc:	00083255 	.word	0x00083255
   82dd0:	0008317d 	.word	0x0008317d
   82dd4:	00083395 	.word	0x00083395

00082dd8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   82dd8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82dda:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82dde:	4b12      	ldr	r3, [pc, #72]	; (82e28 <board_init+0x50>)
   82de0:	605a      	str	r2, [r3, #4]
   82de2:	200b      	movs	r0, #11
   82de4:	4c11      	ldr	r4, [pc, #68]	; (82e2c <board_init+0x54>)
   82de6:	47a0      	blx	r4
   82de8:	200c      	movs	r0, #12
   82dea:	47a0      	blx	r4
   82dec:	200d      	movs	r0, #13
   82dee:	47a0      	blx	r4
   82df0:	200e      	movs	r0, #14
   82df2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   82df4:	203b      	movs	r0, #59	; 0x3b
   82df6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82dfa:	4c0d      	ldr	r4, [pc, #52]	; (82e30 <board_init+0x58>)
   82dfc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82dfe:	2055      	movs	r0, #85	; 0x55
   82e00:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82e04:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   82e06:	2056      	movs	r0, #86	; 0x56
   82e08:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82e0c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   82e0e:	2068      	movs	r0, #104	; 0x68
   82e10:	4908      	ldr	r1, [pc, #32]	; (82e34 <board_init+0x5c>)
   82e12:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   82e14:	205c      	movs	r0, #92	; 0x5c
   82e16:	4908      	ldr	r1, [pc, #32]	; (82e38 <board_init+0x60>)
   82e18:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82e1a:	4808      	ldr	r0, [pc, #32]	; (82e3c <board_init+0x64>)
   82e1c:	f44f 7140 	mov.w	r1, #768	; 0x300
   82e20:	4a07      	ldr	r2, [pc, #28]	; (82e40 <board_init+0x68>)
   82e22:	4b08      	ldr	r3, [pc, #32]	; (82e44 <board_init+0x6c>)
   82e24:	4798      	blx	r3
   82e26:	bd10      	pop	{r4, pc}
   82e28:	400e1a50 	.word	0x400e1a50
   82e2c:	00083265 	.word	0x00083265
   82e30:	00082f25 	.word	0x00082f25
   82e34:	28000079 	.word	0x28000079
   82e38:	28000001 	.word	0x28000001
   82e3c:	400e0e00 	.word	0x400e0e00
   82e40:	08000001 	.word	0x08000001
   82e44:	00082ff9 	.word	0x00082ff9

00082e48 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82e48:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82e4a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82e4e:	d016      	beq.n	82e7e <pio_set_peripheral+0x36>
   82e50:	d804      	bhi.n	82e5c <pio_set_peripheral+0x14>
   82e52:	b1c1      	cbz	r1, 82e86 <pio_set_peripheral+0x3e>
   82e54:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82e58:	d00a      	beq.n	82e70 <pio_set_peripheral+0x28>
   82e5a:	e013      	b.n	82e84 <pio_set_peripheral+0x3c>
   82e5c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82e60:	d011      	beq.n	82e86 <pio_set_peripheral+0x3e>
   82e62:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82e66:	d00e      	beq.n	82e86 <pio_set_peripheral+0x3e>
   82e68:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82e6c:	d10a      	bne.n	82e84 <pio_set_peripheral+0x3c>
   82e6e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82e70:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   82e72:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82e74:	400b      	ands	r3, r1
   82e76:	ea23 0302 	bic.w	r3, r3, r2
   82e7a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82e7c:	e002      	b.n	82e84 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82e7e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82e80:	4313      	orrs	r3, r2
   82e82:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82e84:	6042      	str	r2, [r0, #4]
   82e86:	4770      	bx	lr

00082e88 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82e88:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82e8a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82e8e:	bf14      	ite	ne
   82e90:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82e92:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82e94:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82e98:	bf14      	ite	ne
   82e9a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82e9c:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82e9e:	f012 0f02 	tst.w	r2, #2
   82ea2:	d002      	beq.n	82eaa <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82ea4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82ea8:	e004      	b.n	82eb4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82eaa:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82eae:	bf18      	it	ne
   82eb0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   82eb4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   82eb6:	6001      	str	r1, [r0, #0]
   82eb8:	4770      	bx	lr
   82eba:	bf00      	nop

00082ebc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82ebc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82ebe:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82ec0:	9c01      	ldr	r4, [sp, #4]
   82ec2:	b10c      	cbz	r4, 82ec8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   82ec4:	6641      	str	r1, [r0, #100]	; 0x64
   82ec6:	e000      	b.n	82eca <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82ec8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82eca:	b10b      	cbz	r3, 82ed0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82ecc:	6501      	str	r1, [r0, #80]	; 0x50
   82ece:	e000      	b.n	82ed2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82ed0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   82ed2:	b10a      	cbz	r2, 82ed8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82ed4:	6301      	str	r1, [r0, #48]	; 0x30
   82ed6:	e000      	b.n	82eda <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82ed8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82eda:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82edc:	6001      	str	r1, [r0, #0]
}
   82ede:	f85d 4b04 	ldr.w	r4, [sp], #4
   82ee2:	4770      	bx	lr

00082ee4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   82ee4:	f012 0f10 	tst.w	r2, #16
   82ee8:	d010      	beq.n	82f0c <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   82eea:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   82eee:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   82ef2:	bf14      	ite	ne
   82ef4:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   82ef8:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   82efc:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   82f00:	bf14      	ite	ne
   82f02:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   82f06:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   82f0a:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   82f0c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   82f10:	4770      	bx	lr
   82f12:	bf00      	nop

00082f14 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   82f14:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   82f16:	6401      	str	r1, [r0, #64]	; 0x40
   82f18:	4770      	bx	lr
   82f1a:	bf00      	nop

00082f1c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82f1c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82f1e:	4770      	bx	lr

00082f20 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82f20:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82f22:	4770      	bx	lr

00082f24 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82f24:	b570      	push	{r4, r5, r6, lr}
   82f26:	b082      	sub	sp, #8
   82f28:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   82f2a:	0944      	lsrs	r4, r0, #5
   82f2c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82f30:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82f34:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82f36:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82f3a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82f3e:	d030      	beq.n	82fa2 <pio_configure_pin+0x7e>
   82f40:	d806      	bhi.n	82f50 <pio_configure_pin+0x2c>
   82f42:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82f46:	d00a      	beq.n	82f5e <pio_configure_pin+0x3a>
   82f48:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82f4c:	d018      	beq.n	82f80 <pio_configure_pin+0x5c>
   82f4e:	e049      	b.n	82fe4 <pio_configure_pin+0xc0>
   82f50:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82f54:	d030      	beq.n	82fb8 <pio_configure_pin+0x94>
   82f56:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82f5a:	d02d      	beq.n	82fb8 <pio_configure_pin+0x94>
   82f5c:	e042      	b.n	82fe4 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82f5e:	f000 001f 	and.w	r0, r0, #31
   82f62:	2401      	movs	r4, #1
   82f64:	4084      	lsls	r4, r0
   82f66:	4630      	mov	r0, r6
   82f68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82f6c:	4622      	mov	r2, r4
   82f6e:	4b1f      	ldr	r3, [pc, #124]	; (82fec <pio_configure_pin+0xc8>)
   82f70:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82f72:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82f76:	bf14      	ite	ne
   82f78:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82f7a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82f7c:	2001      	movs	r0, #1
   82f7e:	e032      	b.n	82fe6 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82f80:	f000 001f 	and.w	r0, r0, #31
   82f84:	2401      	movs	r4, #1
   82f86:	4084      	lsls	r4, r0
   82f88:	4630      	mov	r0, r6
   82f8a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82f8e:	4622      	mov	r2, r4
   82f90:	4b16      	ldr	r3, [pc, #88]	; (82fec <pio_configure_pin+0xc8>)
   82f92:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82f94:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82f98:	bf14      	ite	ne
   82f9a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82f9c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82f9e:	2001      	movs	r0, #1
   82fa0:	e021      	b.n	82fe6 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   82fa2:	f000 011f 	and.w	r1, r0, #31
   82fa6:	2401      	movs	r4, #1
   82fa8:	4630      	mov	r0, r6
   82faa:	fa04 f101 	lsl.w	r1, r4, r1
   82fae:	462a      	mov	r2, r5
   82fb0:	4b0f      	ldr	r3, [pc, #60]	; (82ff0 <pio_configure_pin+0xcc>)
   82fb2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82fb4:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   82fb6:	e016      	b.n	82fe6 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82fb8:	f000 011f 	and.w	r1, r0, #31
   82fbc:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82fbe:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82fc2:	ea05 0304 	and.w	r3, r5, r4
   82fc6:	9300      	str	r3, [sp, #0]
   82fc8:	4630      	mov	r0, r6
   82fca:	fa04 f101 	lsl.w	r1, r4, r1
   82fce:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82fd2:	bf14      	ite	ne
   82fd4:	2200      	movne	r2, #0
   82fd6:	2201      	moveq	r2, #1
   82fd8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82fdc:	4d05      	ldr	r5, [pc, #20]	; (82ff4 <pio_configure_pin+0xd0>)
   82fde:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   82fe0:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82fe2:	e000      	b.n	82fe6 <pio_configure_pin+0xc2>

	default:
		return 0;
   82fe4:	2000      	movs	r0, #0
	}

	return 1;
}
   82fe6:	b002      	add	sp, #8
   82fe8:	bd70      	pop	{r4, r5, r6, pc}
   82fea:	bf00      	nop
   82fec:	00082e49 	.word	0x00082e49
   82ff0:	00082e89 	.word	0x00082e89
   82ff4:	00082ebd 	.word	0x00082ebd

00082ff8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
   82ffa:	b083      	sub	sp, #12
   82ffc:	4607      	mov	r7, r0
   82ffe:	460e      	mov	r6, r1
   83000:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   83002:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   83006:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8300a:	d026      	beq.n	8305a <pio_configure_pin_group+0x62>
   8300c:	d806      	bhi.n	8301c <pio_configure_pin_group+0x24>
   8300e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   83012:	d00a      	beq.n	8302a <pio_configure_pin_group+0x32>
   83014:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   83018:	d013      	beq.n	83042 <pio_configure_pin_group+0x4a>
   8301a:	e034      	b.n	83086 <pio_configure_pin_group+0x8e>
   8301c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   83020:	d01f      	beq.n	83062 <pio_configure_pin_group+0x6a>
   83022:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   83026:	d01c      	beq.n	83062 <pio_configure_pin_group+0x6a>
   83028:	e02d      	b.n	83086 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8302a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8302e:	4632      	mov	r2, r6
   83030:	4b16      	ldr	r3, [pc, #88]	; (8308c <pio_configure_pin_group+0x94>)
   83032:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83034:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83038:	bf14      	ite	ne
   8303a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8303c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8303e:	2001      	movs	r0, #1
   83040:	e022      	b.n	83088 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   83042:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   83046:	4632      	mov	r2, r6
   83048:	4b10      	ldr	r3, [pc, #64]	; (8308c <pio_configure_pin_group+0x94>)
   8304a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8304c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83050:	bf14      	ite	ne
   83052:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83054:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   83056:	2001      	movs	r0, #1
   83058:	e016      	b.n	83088 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8305a:	4b0d      	ldr	r3, [pc, #52]	; (83090 <pio_configure_pin_group+0x98>)
   8305c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8305e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   83060:	e012      	b.n	83088 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   83062:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   83066:	f005 0301 	and.w	r3, r5, #1
   8306a:	9300      	str	r3, [sp, #0]
   8306c:	4638      	mov	r0, r7
   8306e:	4631      	mov	r1, r6
   83070:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   83074:	bf14      	ite	ne
   83076:	2200      	movne	r2, #0
   83078:	2201      	moveq	r2, #1
   8307a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8307e:	4c05      	ldr	r4, [pc, #20]	; (83094 <pio_configure_pin_group+0x9c>)
   83080:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   83082:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   83084:	e000      	b.n	83088 <pio_configure_pin_group+0x90>

	default:
		return 0;
   83086:	2000      	movs	r0, #0
	}

	return 1;
}
   83088:	b003      	add	sp, #12
   8308a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8308c:	00082e49 	.word	0x00082e49
   83090:	00082e89 	.word	0x00082e89
   83094:	00082ebd 	.word	0x00082ebd

00083098 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   83098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8309c:	4604      	mov	r4, r0
   8309e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   830a0:	4b10      	ldr	r3, [pc, #64]	; (830e4 <pio_handler_process+0x4c>)
   830a2:	4798      	blx	r3
   830a4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   830a6:	4620      	mov	r0, r4
   830a8:	4b0f      	ldr	r3, [pc, #60]	; (830e8 <pio_handler_process+0x50>)
   830aa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   830ac:	4005      	ands	r5, r0
   830ae:	d017      	beq.n	830e0 <pio_handler_process+0x48>
   830b0:	4f0e      	ldr	r7, [pc, #56]	; (830ec <pio_handler_process+0x54>)
   830b2:	f107 040c 	add.w	r4, r7, #12
   830b6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   830b8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   830bc:	42b3      	cmp	r3, r6
   830be:	d10a      	bne.n	830d6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   830c0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   830c4:	4229      	tst	r1, r5
   830c6:	d006      	beq.n	830d6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   830c8:	6823      	ldr	r3, [r4, #0]
   830ca:	4630      	mov	r0, r6
   830cc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   830ce:	f854 3c08 	ldr.w	r3, [r4, #-8]
   830d2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   830d6:	42bc      	cmp	r4, r7
   830d8:	d002      	beq.n	830e0 <pio_handler_process+0x48>
   830da:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   830dc:	2d00      	cmp	r5, #0
   830de:	d1eb      	bne.n	830b8 <pio_handler_process+0x20>
   830e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   830e4:	00082f1d 	.word	0x00082f1d
   830e8:	00082f21 	.word	0x00082f21
   830ec:	2007ad20 	.word	0x2007ad20

000830f0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   830f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   830f2:	4c0b      	ldr	r4, [pc, #44]	; (83120 <pio_handler_set+0x30>)
   830f4:	6824      	ldr	r4, [r4, #0]
   830f6:	2c06      	cmp	r4, #6
   830f8:	d810      	bhi.n	8311c <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   830fa:	4f0a      	ldr	r7, [pc, #40]	; (83124 <pio_handler_set+0x34>)
   830fc:	0126      	lsls	r6, r4, #4
   830fe:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   83100:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   83102:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   83104:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   83106:	9906      	ldr	r1, [sp, #24]
   83108:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   8310a:	3401      	adds	r4, #1
   8310c:	4904      	ldr	r1, [pc, #16]	; (83120 <pio_handler_set+0x30>)
   8310e:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   83110:	4611      	mov	r1, r2
   83112:	461a      	mov	r2, r3
   83114:	4b04      	ldr	r3, [pc, #16]	; (83128 <pio_handler_set+0x38>)
   83116:	4798      	blx	r3

	return 0;
   83118:	2000      	movs	r0, #0
   8311a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   8311c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   8311e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83120:	2007ad1c 	.word	0x2007ad1c
   83124:	2007ad20 	.word	0x2007ad20
   83128:	00082ee5 	.word	0x00082ee5

0008312c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8312c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8312e:	4802      	ldr	r0, [pc, #8]	; (83138 <PIOA_Handler+0xc>)
   83130:	210b      	movs	r1, #11
   83132:	4b02      	ldr	r3, [pc, #8]	; (8313c <PIOA_Handler+0x10>)
   83134:	4798      	blx	r3
   83136:	bd08      	pop	{r3, pc}
   83138:	400e0e00 	.word	0x400e0e00
   8313c:	00083099 	.word	0x00083099

00083140 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   83140:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   83142:	4802      	ldr	r0, [pc, #8]	; (8314c <PIOB_Handler+0xc>)
   83144:	210c      	movs	r1, #12
   83146:	4b02      	ldr	r3, [pc, #8]	; (83150 <PIOB_Handler+0x10>)
   83148:	4798      	blx	r3
   8314a:	bd08      	pop	{r3, pc}
   8314c:	400e1000 	.word	0x400e1000
   83150:	00083099 	.word	0x00083099

00083154 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   83154:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   83156:	4802      	ldr	r0, [pc, #8]	; (83160 <PIOC_Handler+0xc>)
   83158:	210d      	movs	r1, #13
   8315a:	4b02      	ldr	r3, [pc, #8]	; (83164 <PIOC_Handler+0x10>)
   8315c:	4798      	blx	r3
   8315e:	bd08      	pop	{r3, pc}
   83160:	400e1200 	.word	0x400e1200
   83164:	00083099 	.word	0x00083099

00083168 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   83168:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8316a:	4802      	ldr	r0, [pc, #8]	; (83174 <PIOD_Handler+0xc>)
   8316c:	210e      	movs	r1, #14
   8316e:	4b02      	ldr	r3, [pc, #8]	; (83178 <PIOD_Handler+0x10>)
   83170:	4798      	blx	r3
   83172:	bd08      	pop	{r3, pc}
   83174:	400e1400 	.word	0x400e1400
   83178:	00083099 	.word	0x00083099

0008317c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8317c:	4b17      	ldr	r3, [pc, #92]	; (831dc <pmc_switch_mck_to_pllack+0x60>)
   8317e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83180:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   83184:	4310      	orrs	r0, r2
   83186:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83188:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8318a:	f013 0f08 	tst.w	r3, #8
   8318e:	d109      	bne.n	831a4 <pmc_switch_mck_to_pllack+0x28>
   83190:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83194:	4911      	ldr	r1, [pc, #68]	; (831dc <pmc_switch_mck_to_pllack+0x60>)
   83196:	e001      	b.n	8319c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83198:	3b01      	subs	r3, #1
   8319a:	d019      	beq.n	831d0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8319c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8319e:	f012 0f08 	tst.w	r2, #8
   831a2:	d0f9      	beq.n	83198 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   831a4:	4b0d      	ldr	r3, [pc, #52]	; (831dc <pmc_switch_mck_to_pllack+0x60>)
   831a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   831a8:	f022 0203 	bic.w	r2, r2, #3
   831ac:	f042 0202 	orr.w	r2, r2, #2
   831b0:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   831b2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   831b4:	f010 0008 	ands.w	r0, r0, #8
   831b8:	d10c      	bne.n	831d4 <pmc_switch_mck_to_pllack+0x58>
   831ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
   831be:	4907      	ldr	r1, [pc, #28]	; (831dc <pmc_switch_mck_to_pllack+0x60>)
   831c0:	e001      	b.n	831c6 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   831c2:	3b01      	subs	r3, #1
   831c4:	d008      	beq.n	831d8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   831c6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   831c8:	f012 0f08 	tst.w	r2, #8
   831cc:	d0f9      	beq.n	831c2 <pmc_switch_mck_to_pllack+0x46>
   831ce:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   831d0:	2001      	movs	r0, #1
   831d2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   831d4:	2000      	movs	r0, #0
   831d6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   831d8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   831da:	4770      	bx	lr
   831dc:	400e0600 	.word	0x400e0600

000831e0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   831e0:	b138      	cbz	r0, 831f2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   831e2:	4911      	ldr	r1, [pc, #68]	; (83228 <pmc_switch_mainck_to_xtal+0x48>)
   831e4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   831e6:	4a11      	ldr	r2, [pc, #68]	; (8322c <pmc_switch_mainck_to_xtal+0x4c>)
   831e8:	401a      	ands	r2, r3
   831ea:	4b11      	ldr	r3, [pc, #68]	; (83230 <pmc_switch_mainck_to_xtal+0x50>)
   831ec:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   831ee:	620b      	str	r3, [r1, #32]
   831f0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   831f2:	4a0d      	ldr	r2, [pc, #52]	; (83228 <pmc_switch_mainck_to_xtal+0x48>)
   831f4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   831f6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   831fa:	f023 0303 	bic.w	r3, r3, #3
   831fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83202:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   83206:	0209      	lsls	r1, r1, #8
   83208:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8320a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8320c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8320e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   83210:	f013 0f01 	tst.w	r3, #1
   83214:	d0fb      	beq.n	8320e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   83216:	4a04      	ldr	r2, [pc, #16]	; (83228 <pmc_switch_mainck_to_xtal+0x48>)
   83218:	6a13      	ldr	r3, [r2, #32]
   8321a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8321e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   83222:	6213      	str	r3, [r2, #32]
   83224:	4770      	bx	lr
   83226:	bf00      	nop
   83228:	400e0600 	.word	0x400e0600
   8322c:	fec8fffc 	.word	0xfec8fffc
   83230:	01370002 	.word	0x01370002

00083234 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   83234:	4b02      	ldr	r3, [pc, #8]	; (83240 <pmc_osc_is_ready_mainck+0xc>)
   83236:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   83238:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8323c:	4770      	bx	lr
   8323e:	bf00      	nop
   83240:	400e0600 	.word	0x400e0600

00083244 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   83244:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83248:	4b01      	ldr	r3, [pc, #4]	; (83250 <pmc_disable_pllack+0xc>)
   8324a:	629a      	str	r2, [r3, #40]	; 0x28
   8324c:	4770      	bx	lr
   8324e:	bf00      	nop
   83250:	400e0600 	.word	0x400e0600

00083254 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   83254:	4b02      	ldr	r3, [pc, #8]	; (83260 <pmc_is_locked_pllack+0xc>)
   83256:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   83258:	f000 0002 	and.w	r0, r0, #2
   8325c:	4770      	bx	lr
   8325e:	bf00      	nop
   83260:	400e0600 	.word	0x400e0600

00083264 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   83264:	282c      	cmp	r0, #44	; 0x2c
   83266:	d820      	bhi.n	832aa <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   83268:	281f      	cmp	r0, #31
   8326a:	d80d      	bhi.n	83288 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8326c:	4b12      	ldr	r3, [pc, #72]	; (832b8 <pmc_enable_periph_clk+0x54>)
   8326e:	699a      	ldr	r2, [r3, #24]
   83270:	2301      	movs	r3, #1
   83272:	4083      	lsls	r3, r0
   83274:	401a      	ands	r2, r3
   83276:	4293      	cmp	r3, r2
   83278:	d019      	beq.n	832ae <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8327a:	2301      	movs	r3, #1
   8327c:	fa03 f000 	lsl.w	r0, r3, r0
   83280:	4b0d      	ldr	r3, [pc, #52]	; (832b8 <pmc_enable_periph_clk+0x54>)
   83282:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   83284:	2000      	movs	r0, #0
   83286:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83288:	4b0b      	ldr	r3, [pc, #44]	; (832b8 <pmc_enable_periph_clk+0x54>)
   8328a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   8328e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83290:	2301      	movs	r3, #1
   83292:	4083      	lsls	r3, r0
   83294:	401a      	ands	r2, r3
   83296:	4293      	cmp	r3, r2
   83298:	d00b      	beq.n	832b2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8329a:	2301      	movs	r3, #1
   8329c:	fa03 f000 	lsl.w	r0, r3, r0
   832a0:	4b05      	ldr	r3, [pc, #20]	; (832b8 <pmc_enable_periph_clk+0x54>)
   832a2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   832a6:	2000      	movs	r0, #0
   832a8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   832aa:	2001      	movs	r0, #1
   832ac:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   832ae:	2000      	movs	r0, #0
   832b0:	4770      	bx	lr
   832b2:	2000      	movs	r0, #0
}
   832b4:	4770      	bx	lr
   832b6:	bf00      	nop
   832b8:	400e0600 	.word	0x400e0600

000832bc <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   832bc:	b120      	cbz	r0, 832c8 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   832be:	4a05      	ldr	r2, [pc, #20]	; (832d4 <pmc_set_writeprotect+0x18>)
   832c0:	4b05      	ldr	r3, [pc, #20]	; (832d8 <pmc_set_writeprotect+0x1c>)
   832c2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   832c6:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   832c8:	4a04      	ldr	r2, [pc, #16]	; (832dc <pmc_set_writeprotect+0x20>)
   832ca:	4b03      	ldr	r3, [pc, #12]	; (832d8 <pmc_set_writeprotect+0x1c>)
   832cc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   832d0:	4770      	bx	lr
   832d2:	bf00      	nop
   832d4:	504d4301 	.word	0x504d4301
   832d8:	400e0600 	.word	0x400e0600
   832dc:	504d4300 	.word	0x504d4300

000832e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   832e0:	e7fe      	b.n	832e0 <Dummy_Handler>
   832e2:	bf00      	nop

000832e4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   832e4:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   832e6:	4b1e      	ldr	r3, [pc, #120]	; (83360 <Reset_Handler+0x7c>)
   832e8:	4a1e      	ldr	r2, [pc, #120]	; (83364 <Reset_Handler+0x80>)
   832ea:	429a      	cmp	r2, r3
   832ec:	d003      	beq.n	832f6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   832ee:	4b1e      	ldr	r3, [pc, #120]	; (83368 <Reset_Handler+0x84>)
   832f0:	4a1b      	ldr	r2, [pc, #108]	; (83360 <Reset_Handler+0x7c>)
   832f2:	429a      	cmp	r2, r3
   832f4:	d304      	bcc.n	83300 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   832f6:	4b1d      	ldr	r3, [pc, #116]	; (8336c <Reset_Handler+0x88>)
   832f8:	4a1d      	ldr	r2, [pc, #116]	; (83370 <Reset_Handler+0x8c>)
   832fa:	429a      	cmp	r2, r3
   832fc:	d30f      	bcc.n	8331e <Reset_Handler+0x3a>
   832fe:	e01a      	b.n	83336 <Reset_Handler+0x52>
   83300:	4b1c      	ldr	r3, [pc, #112]	; (83374 <Reset_Handler+0x90>)
   83302:	4c1d      	ldr	r4, [pc, #116]	; (83378 <Reset_Handler+0x94>)
   83304:	1ae4      	subs	r4, r4, r3
   83306:	f024 0403 	bic.w	r4, r4, #3
   8330a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8330c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   8330e:	4814      	ldr	r0, [pc, #80]	; (83360 <Reset_Handler+0x7c>)
   83310:	4914      	ldr	r1, [pc, #80]	; (83364 <Reset_Handler+0x80>)
   83312:	585a      	ldr	r2, [r3, r1]
   83314:	501a      	str	r2, [r3, r0]
   83316:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   83318:	42a3      	cmp	r3, r4
   8331a:	d1fa      	bne.n	83312 <Reset_Handler+0x2e>
   8331c:	e7eb      	b.n	832f6 <Reset_Handler+0x12>
   8331e:	4b17      	ldr	r3, [pc, #92]	; (8337c <Reset_Handler+0x98>)
   83320:	4917      	ldr	r1, [pc, #92]	; (83380 <Reset_Handler+0x9c>)
   83322:	1ac9      	subs	r1, r1, r3
   83324:	f021 0103 	bic.w	r1, r1, #3
   83328:	1d1a      	adds	r2, r3, #4
   8332a:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   8332c:	2200      	movs	r2, #0
   8332e:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   83332:	428b      	cmp	r3, r1
   83334:	d1fb      	bne.n	8332e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   83336:	4a13      	ldr	r2, [pc, #76]	; (83384 <Reset_Handler+0xa0>)
   83338:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   8333c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   83340:	4911      	ldr	r1, [pc, #68]	; (83388 <Reset_Handler+0xa4>)
   83342:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   83344:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   83348:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   8334c:	d203      	bcs.n	83356 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8334e:	688a      	ldr	r2, [r1, #8]
   83350:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   83354:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   83356:	4b0d      	ldr	r3, [pc, #52]	; (8338c <Reset_Handler+0xa8>)
   83358:	4798      	blx	r3

	/* Branch to main function */
	main();
   8335a:	4b0d      	ldr	r3, [pc, #52]	; (83390 <Reset_Handler+0xac>)
   8335c:	4798      	blx	r3
   8335e:	e7fe      	b.n	8335e <Reset_Handler+0x7a>
   83360:	20070000 	.word	0x20070000
   83364:	00089884 	.word	0x00089884
   83368:	20070adc 	.word	0x20070adc
   8336c:	2007ae38 	.word	0x2007ae38
   83370:	20070ae0 	.word	0x20070ae0
   83374:	20070004 	.word	0x20070004
   83378:	20070adf 	.word	0x20070adf
   8337c:	20070adc 	.word	0x20070adc
   83380:	2007ae33 	.word	0x2007ae33
   83384:	00080000 	.word	0x00080000
   83388:	e000ed00 	.word	0xe000ed00
   8338c:	000865d5 	.word	0x000865d5
   83390:	00083a29 	.word	0x00083a29

00083394 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   83394:	4b3e      	ldr	r3, [pc, #248]	; (83490 <SystemCoreClockUpdate+0xfc>)
   83396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83398:	f003 0303 	and.w	r3, r3, #3
   8339c:	2b03      	cmp	r3, #3
   8339e:	d85f      	bhi.n	83460 <SystemCoreClockUpdate+0xcc>
   833a0:	e8df f003 	tbb	[pc, r3]
   833a4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   833a8:	4b3a      	ldr	r3, [pc, #232]	; (83494 <SystemCoreClockUpdate+0x100>)
   833aa:	695b      	ldr	r3, [r3, #20]
   833ac:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   833b0:	bf14      	ite	ne
   833b2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   833b6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   833ba:	4b37      	ldr	r3, [pc, #220]	; (83498 <SystemCoreClockUpdate+0x104>)
   833bc:	601a      	str	r2, [r3, #0]
   833be:	e04f      	b.n	83460 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   833c0:	4b33      	ldr	r3, [pc, #204]	; (83490 <SystemCoreClockUpdate+0xfc>)
   833c2:	6a1b      	ldr	r3, [r3, #32]
   833c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   833c8:	d003      	beq.n	833d2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   833ca:	4a34      	ldr	r2, [pc, #208]	; (8349c <SystemCoreClockUpdate+0x108>)
   833cc:	4b32      	ldr	r3, [pc, #200]	; (83498 <SystemCoreClockUpdate+0x104>)
   833ce:	601a      	str	r2, [r3, #0]
   833d0:	e046      	b.n	83460 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   833d2:	4a33      	ldr	r2, [pc, #204]	; (834a0 <SystemCoreClockUpdate+0x10c>)
   833d4:	4b30      	ldr	r3, [pc, #192]	; (83498 <SystemCoreClockUpdate+0x104>)
   833d6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   833d8:	4b2d      	ldr	r3, [pc, #180]	; (83490 <SystemCoreClockUpdate+0xfc>)
   833da:	6a1b      	ldr	r3, [r3, #32]
   833dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   833e0:	2b10      	cmp	r3, #16
   833e2:	d002      	beq.n	833ea <SystemCoreClockUpdate+0x56>
   833e4:	2b20      	cmp	r3, #32
   833e6:	d004      	beq.n	833f2 <SystemCoreClockUpdate+0x5e>
   833e8:	e03a      	b.n	83460 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   833ea:	4a2e      	ldr	r2, [pc, #184]	; (834a4 <SystemCoreClockUpdate+0x110>)
   833ec:	4b2a      	ldr	r3, [pc, #168]	; (83498 <SystemCoreClockUpdate+0x104>)
   833ee:	601a      	str	r2, [r3, #0]
				break;
   833f0:	e036      	b.n	83460 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   833f2:	4a2a      	ldr	r2, [pc, #168]	; (8349c <SystemCoreClockUpdate+0x108>)
   833f4:	4b28      	ldr	r3, [pc, #160]	; (83498 <SystemCoreClockUpdate+0x104>)
   833f6:	601a      	str	r2, [r3, #0]
				break;
   833f8:	e032      	b.n	83460 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   833fa:	4b25      	ldr	r3, [pc, #148]	; (83490 <SystemCoreClockUpdate+0xfc>)
   833fc:	6a1b      	ldr	r3, [r3, #32]
   833fe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   83402:	d003      	beq.n	8340c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   83404:	4a25      	ldr	r2, [pc, #148]	; (8349c <SystemCoreClockUpdate+0x108>)
   83406:	4b24      	ldr	r3, [pc, #144]	; (83498 <SystemCoreClockUpdate+0x104>)
   83408:	601a      	str	r2, [r3, #0]
   8340a:	e012      	b.n	83432 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8340c:	4a24      	ldr	r2, [pc, #144]	; (834a0 <SystemCoreClockUpdate+0x10c>)
   8340e:	4b22      	ldr	r3, [pc, #136]	; (83498 <SystemCoreClockUpdate+0x104>)
   83410:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   83412:	4b1f      	ldr	r3, [pc, #124]	; (83490 <SystemCoreClockUpdate+0xfc>)
   83414:	6a1b      	ldr	r3, [r3, #32]
   83416:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8341a:	2b10      	cmp	r3, #16
   8341c:	d002      	beq.n	83424 <SystemCoreClockUpdate+0x90>
   8341e:	2b20      	cmp	r3, #32
   83420:	d004      	beq.n	8342c <SystemCoreClockUpdate+0x98>
   83422:	e006      	b.n	83432 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   83424:	4a1f      	ldr	r2, [pc, #124]	; (834a4 <SystemCoreClockUpdate+0x110>)
   83426:	4b1c      	ldr	r3, [pc, #112]	; (83498 <SystemCoreClockUpdate+0x104>)
   83428:	601a      	str	r2, [r3, #0]
				break;
   8342a:	e002      	b.n	83432 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8342c:	4a1b      	ldr	r2, [pc, #108]	; (8349c <SystemCoreClockUpdate+0x108>)
   8342e:	4b1a      	ldr	r3, [pc, #104]	; (83498 <SystemCoreClockUpdate+0x104>)
   83430:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   83432:	4b17      	ldr	r3, [pc, #92]	; (83490 <SystemCoreClockUpdate+0xfc>)
   83434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83436:	f003 0303 	and.w	r3, r3, #3
   8343a:	2b02      	cmp	r3, #2
   8343c:	d10d      	bne.n	8345a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8343e:	4b14      	ldr	r3, [pc, #80]	; (83490 <SystemCoreClockUpdate+0xfc>)
   83440:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   83442:	6a99      	ldr	r1, [r3, #40]	; 0x28
   83444:	4b14      	ldr	r3, [pc, #80]	; (83498 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   83446:	f3c0 400a 	ubfx	r0, r0, #16, #11
   8344a:	681a      	ldr	r2, [r3, #0]
   8344c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   83450:	b2c9      	uxtb	r1, r1
   83452:	fbb2 f2f1 	udiv	r2, r2, r1
   83456:	601a      	str	r2, [r3, #0]
   83458:	e002      	b.n	83460 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8345a:	4a13      	ldr	r2, [pc, #76]	; (834a8 <SystemCoreClockUpdate+0x114>)
   8345c:	4b0e      	ldr	r3, [pc, #56]	; (83498 <SystemCoreClockUpdate+0x104>)
   8345e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   83460:	4b0b      	ldr	r3, [pc, #44]	; (83490 <SystemCoreClockUpdate+0xfc>)
   83462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83464:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83468:	2b70      	cmp	r3, #112	; 0x70
   8346a:	d107      	bne.n	8347c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   8346c:	4b0a      	ldr	r3, [pc, #40]	; (83498 <SystemCoreClockUpdate+0x104>)
   8346e:	681a      	ldr	r2, [r3, #0]
   83470:	490e      	ldr	r1, [pc, #56]	; (834ac <SystemCoreClockUpdate+0x118>)
   83472:	fba1 0202 	umull	r0, r2, r1, r2
   83476:	0852      	lsrs	r2, r2, #1
   83478:	601a      	str	r2, [r3, #0]
   8347a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8347c:	4b04      	ldr	r3, [pc, #16]	; (83490 <SystemCoreClockUpdate+0xfc>)
   8347e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   83480:	4b05      	ldr	r3, [pc, #20]	; (83498 <SystemCoreClockUpdate+0x104>)
   83482:	f3c1 1102 	ubfx	r1, r1, #4, #3
   83486:	681a      	ldr	r2, [r3, #0]
   83488:	40ca      	lsrs	r2, r1
   8348a:	601a      	str	r2, [r3, #0]
   8348c:	4770      	bx	lr
   8348e:	bf00      	nop
   83490:	400e0600 	.word	0x400e0600
   83494:	400e1a10 	.word	0x400e1a10
   83498:	2007026c 	.word	0x2007026c
   8349c:	00b71b00 	.word	0x00b71b00
   834a0:	003d0900 	.word	0x003d0900
   834a4:	007a1200 	.word	0x007a1200
   834a8:	0e4e1c00 	.word	0x0e4e1c00
   834ac:	aaaaaaab 	.word	0xaaaaaaab

000834b0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   834b0:	4b09      	ldr	r3, [pc, #36]	; (834d8 <_sbrk+0x28>)
   834b2:	681b      	ldr	r3, [r3, #0]
   834b4:	b913      	cbnz	r3, 834bc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   834b6:	4a09      	ldr	r2, [pc, #36]	; (834dc <_sbrk+0x2c>)
   834b8:	4b07      	ldr	r3, [pc, #28]	; (834d8 <_sbrk+0x28>)
   834ba:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   834bc:	4b06      	ldr	r3, [pc, #24]	; (834d8 <_sbrk+0x28>)
   834be:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   834c0:	181a      	adds	r2, r3, r0
   834c2:	4907      	ldr	r1, [pc, #28]	; (834e0 <_sbrk+0x30>)
   834c4:	4291      	cmp	r1, r2
   834c6:	db04      	blt.n	834d2 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   834c8:	4610      	mov	r0, r2
   834ca:	4a03      	ldr	r2, [pc, #12]	; (834d8 <_sbrk+0x28>)
   834cc:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   834ce:	4618      	mov	r0, r3
   834d0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   834d2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   834d6:	4770      	bx	lr
   834d8:	2007ad90 	.word	0x2007ad90
   834dc:	2007ce38 	.word	0x2007ce38
   834e0:	20087ffc 	.word	0x20087ffc

000834e4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   834e4:	f04f 30ff 	mov.w	r0, #4294967295
   834e8:	4770      	bx	lr
   834ea:	bf00      	nop

000834ec <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   834ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   834f0:	604b      	str	r3, [r1, #4]

	return 0;
}
   834f2:	2000      	movs	r0, #0
   834f4:	4770      	bx	lr
   834f6:	bf00      	nop

000834f8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   834f8:	2001      	movs	r0, #1
   834fa:	4770      	bx	lr

000834fc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   834fc:	2000      	movs	r0, #0
   834fe:	4770      	bx	lr

00083500 <vDriveToObjectTask>:
static arminfo_t armInfo;
static void adjustPositionDuringPickup(void);


//handles driving the robot to next object/goalbox
void vDriveToObjectTask(void *pvParam) {
   83500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
   83502:	4c1d      	ldr	r4, [pc, #116]	; (83578 <vDriveToObjectTask+0x78>)
			printf("\nGotoVal = %u", gotoVal);
			
		}
		else
		{
			vTaskDelay(pdMSTOTICKS(200));
   83504:	4d1d      	ldr	r5, [pc, #116]	; (8357c <vDriveToObjectTask+0x7c>)
//handles driving the robot to next object/goalbox
void vDriveToObjectTask(void *pvParam) {
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
   83506:	4e1e      	ldr	r6, [pc, #120]	; (83580 <vDriveToObjectTask+0x80>)
   83508:	7823      	ldrb	r3, [r4, #0]
   8350a:	2b01      	cmp	r3, #1
   8350c:	d131      	bne.n	83572 <vDriveToObjectTask+0x72>
   8350e:	7833      	ldrb	r3, [r6, #0]
   83510:	2b00      	cmp	r3, #0
   83512:	d12e      	bne.n	83572 <vDriveToObjectTask+0x72>
   83514:	4b1b      	ldr	r3, [pc, #108]	; (83584 <vDriveToObjectTask+0x84>)
   83516:	781b      	ldrb	r3, [r3, #0]
   83518:	2b00      	cmp	r3, #0
   8351a:	d12a      	bne.n	83572 <vDriveToObjectTask+0x72>
		{
			printf("\n>>>>>>>>>>>>DRIVING TO OBJECT<<<<<<<<<<<<\n");
   8351c:	481a      	ldr	r0, [pc, #104]	; (83588 <vDriveToObjectTask+0x88>)
   8351e:	4b1b      	ldr	r3, [pc, #108]	; (8358c <vDriveToObjectTask+0x8c>)
   83520:	4798      	blx	r3
			//do moving
			uint8_t gotoVal = goToNext();
   83522:	4b1b      	ldr	r3, [pc, #108]	; (83590 <vDriveToObjectTask+0x90>)
   83524:	4798      	blx	r3
   83526:	4607      	mov	r7, r0
			if(gotoVal==1)
   83528:	2801      	cmp	r0, #1
   8352a:	d10d      	bne.n	83548 <vDriveToObjectTask+0x48>
			{	
				booleanDriving = 0;
   8352c:	2300      	movs	r3, #0
   8352e:	7023      	strb	r3, [r4, #0]
				booleanCommunication = 0;
   83530:	4a14      	ldr	r2, [pc, #80]	; (83584 <vDriveToObjectTask+0x84>)
   83532:	7013      	strb	r3, [r2, #0]
				booleanUltraSensor = 1;
   83534:	2201      	movs	r2, #1
   83536:	7032      	strb	r2, [r6, #0]
				booleanModifyPosition = 0;
   83538:	4916      	ldr	r1, [pc, #88]	; (83594 <vDriveToObjectTask+0x94>)
   8353a:	700b      	strb	r3, [r1, #0]
				current_twi_state = START_PICKUP; 
   8353c:	4b16      	ldr	r3, [pc, #88]	; (83598 <vDriveToObjectTask+0x98>)
   8353e:	701a      	strb	r2, [r3, #0]
				puts("GOTO PICKUP FROM DRIVE");
   83540:	4816      	ldr	r0, [pc, #88]	; (8359c <vDriveToObjectTask+0x9c>)
   83542:	4b17      	ldr	r3, [pc, #92]	; (835a0 <vDriveToObjectTask+0xa0>)
   83544:	4798      	blx	r3
   83546:	e00f      	b.n	83568 <vDriveToObjectTask+0x68>

			}
			else if(gotoVal == 2)
   83548:	2802      	cmp	r0, #2
   8354a:	d10d      	bne.n	83568 <vDriveToObjectTask+0x68>
			{
				booleanDriving = 0;
   8354c:	2300      	movs	r3, #0
   8354e:	7023      	strb	r3, [r4, #0]
				booleanCommunication = 0;
   83550:	4a0c      	ldr	r2, [pc, #48]	; (83584 <vDriveToObjectTask+0x84>)
   83552:	7013      	strb	r3, [r2, #0]
				booleanUltraSensor = 1;
   83554:	2201      	movs	r2, #1
   83556:	7032      	strb	r2, [r6, #0]
				booleanModifyPosition = 0;
   83558:	4a0e      	ldr	r2, [pc, #56]	; (83594 <vDriveToObjectTask+0x94>)
   8355a:	7013      	strb	r3, [r2, #0]
				current_twi_state = START_DROP_OFF; 
   8355c:	2203      	movs	r2, #3
   8355e:	4b0e      	ldr	r3, [pc, #56]	; (83598 <vDriveToObjectTask+0x98>)
   83560:	701a      	strb	r2, [r3, #0]
				puts("GOTO DROPOFF FROM DRIVE");
   83562:	4810      	ldr	r0, [pc, #64]	; (835a4 <vDriveToObjectTask+0xa4>)
   83564:	4b0e      	ldr	r3, [pc, #56]	; (835a0 <vDriveToObjectTask+0xa0>)
   83566:	4798      	blx	r3

			}
			printf("\nGotoVal = %u", gotoVal);
   83568:	480f      	ldr	r0, [pc, #60]	; (835a8 <vDriveToObjectTask+0xa8>)
   8356a:	4639      	mov	r1, r7
   8356c:	4b07      	ldr	r3, [pc, #28]	; (8358c <vDriveToObjectTask+0x8c>)
   8356e:	4798      	blx	r3
void vDriveToObjectTask(void *pvParam) {
	
	while (1)
	{
		if (booleanDriving == 1 && booleanUltraSensor == 0 && booleanCommunication == 0)
		{
   83570:	e7ca      	b.n	83508 <vDriveToObjectTask+0x8>
			printf("\nGotoVal = %u", gotoVal);
			
		}
		else
		{
			vTaskDelay(pdMSTOTICKS(200));
   83572:	20c8      	movs	r0, #200	; 0xc8
   83574:	47a8      	blx	r5
   83576:	e7c7      	b.n	83508 <vDriveToObjectTask+0x8>
   83578:	2007ad94 	.word	0x2007ad94
   8357c:	000825d5 	.word	0x000825d5
   83580:	2007ad96 	.word	0x2007ad96
   83584:	2007ad95 	.word	0x2007ad95
   83588:	00089320 	.word	0x00089320
   8358c:	00086625 	.word	0x00086625
   83590:	00080899 	.word	0x00080899
   83594:	2007ad97 	.word	0x2007ad97
   83598:	2007ae31 	.word	0x2007ae31
   8359c:	0008934c 	.word	0x0008934c
   835a0:	0008682d 	.word	0x0008682d
   835a4:	00089364 	.word	0x00089364
   835a8:	0008937c 	.word	0x0008937c
   835ac:	00000000 	.word	0x00000000

000835b0 <vUltraSensorTask>:
	}
	vTaskDelete(NULL);
}

//When driving is done do Locate object
void vUltraSensorTask(void *pvParam) {
   835b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	while (1)
	{
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
   835b4:	4e36      	ldr	r6, [pc, #216]	; (83690 <vUltraSensorTask+0xe0>)
			booleanModifyPosition=1;
			if (booleanModifyPosition == 1)
			{
				
				distanceToMove = 10/1.355;
				counterA = 0;
   835b6:	4c37      	ldr	r4, [pc, #220]	; (83694 <vUltraSensorTask+0xe4>)
				pulse_start(pulseh_ch);
				pulse_start(pulsev_ch);

				while (counterA<distanceToMove)
				{
					delay_ms(1);
   835b8:	4d37      	ldr	r5, [pc, #220]	; (83698 <vUltraSensorTask+0xe8>)
//When driving is done do Locate object
void vUltraSensorTask(void *pvParam) {

	while (1)
	{
		if (booleanUltraSensor == 1 && booleanCommunication == 0 && booleanDriving == 0)
   835ba:	7833      	ldrb	r3, [r6, #0]
   835bc:	2b01      	cmp	r3, #1
   835be:	d15d      	bne.n	8367c <vUltraSensorTask+0xcc>
   835c0:	4b36      	ldr	r3, [pc, #216]	; (8369c <vUltraSensorTask+0xec>)
   835c2:	781b      	ldrb	r3, [r3, #0]
   835c4:	2b00      	cmp	r3, #0
   835c6:	d159      	bne.n	8367c <vUltraSensorTask+0xcc>
   835c8:	4b35      	ldr	r3, [pc, #212]	; (836a0 <vUltraSensorTask+0xf0>)
   835ca:	781b      	ldrb	r3, [r3, #0]
   835cc:	2b00      	cmp	r3, #0
   835ce:	d155      	bne.n	8367c <vUltraSensorTask+0xcc>
		{
			
			//todo del
			puts("Ultrasound found object distance\n");
   835d0:	4834      	ldr	r0, [pc, #208]	; (836a4 <vUltraSensorTask+0xf4>)
   835d2:	4b35      	ldr	r3, [pc, #212]	; (836a8 <vUltraSensorTask+0xf8>)
   835d4:	4798      	blx	r3
			printf("Distance to object: %u\n", distanceUltraSensor);
   835d6:	4835      	ldr	r0, [pc, #212]	; (836ac <vUltraSensorTask+0xfc>)
   835d8:	4b35      	ldr	r3, [pc, #212]	; (836b0 <vUltraSensorTask+0x100>)
   835da:	6819      	ldr	r1, [r3, #0]
   835dc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 836e0 <vUltraSensorTask+0x130>
   835e0:	47c8      	blx	r9
			printf("Angle to object: %u\n", angleUltraSensor);
   835e2:	4834      	ldr	r0, [pc, #208]	; (836b4 <vUltraSensorTask+0x104>)
   835e4:	4b34      	ldr	r3, [pc, #208]	; (836b8 <vUltraSensorTask+0x108>)
   835e6:	6819      	ldr	r1, [r3, #0]
   835e8:	47c8      	blx	r9
 					//printf("Detected object");
 					//booleanModifyPosition = 1;
 				//}
			//}

			booleanModifyPosition=1;
   835ea:	f04f 0801 	mov.w	r8, #1
   835ee:	4b33      	ldr	r3, [pc, #204]	; (836bc <vUltraSensorTask+0x10c>)
   835f0:	f883 8000 	strb.w	r8, [r3]
			if (booleanModifyPosition == 1)
			{
				
				distanceToMove = 10/1.355;
   835f4:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 836d4 <vUltraSensorTask+0x124>
   835f8:	a323      	add	r3, pc, #140	; (adr r3, 83688 <vUltraSensorTask+0xd8>)
   835fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   835fe:	e9ca 2300 	strd	r2, r3, [sl]
				counterA = 0;
   83602:	2700      	movs	r7, #0
   83604:	6027      	str	r7, [r4, #0]
				counterB = 0;
   83606:	4b2e      	ldr	r3, [pc, #184]	; (836c0 <vUltraSensorTask+0x110>)
   83608:	601f      	str	r7, [r3, #0]
				printf("Driving");
   8360a:	482e      	ldr	r0, [pc, #184]	; (836c4 <vUltraSensorTask+0x114>)
   8360c:	47c8      	blx	r9
				
				pulse_set_period(pulsev_ch, 1660);
   8360e:	4640      	mov	r0, r8
   83610:	f240 617c 	movw	r1, #1660	; 0x67c
   83614:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 836e8 <vUltraSensorTask+0x138>
   83618:	47c8      	blx	r9
				pulse_set_period(pulseh_ch, 1700);
   8361a:	4638      	mov	r0, r7
   8361c:	f240 61a4 	movw	r1, #1700	; 0x6a4
   83620:	47c8      	blx	r9
				
				pulse_start(pulseh_ch);
   83622:	4638      	mov	r0, r7
   83624:	4f28      	ldr	r7, [pc, #160]	; (836c8 <vUltraSensorTask+0x118>)
   83626:	47b8      	blx	r7
				pulse_start(pulsev_ch);
   83628:	4640      	mov	r0, r8
   8362a:	47b8      	blx	r7

				while (counterA<distanceToMove)
   8362c:	6820      	ldr	r0, [r4, #0]
   8362e:	4b27      	ldr	r3, [pc, #156]	; (836cc <vUltraSensorTask+0x11c>)
   83630:	4798      	blx	r3
   83632:	e9da 2300 	ldrd	r2, r3, [sl]
   83636:	4f26      	ldr	r7, [pc, #152]	; (836d0 <vUltraSensorTask+0x120>)
   83638:	47b8      	blx	r7
   8363a:	b168      	cbz	r0, 83658 <vUltraSensorTask+0xa8>
   8363c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 836cc <vUltraSensorTask+0x11c>
				{
					delay_ms(1);
   83640:	f241 7070 	movw	r0, #6000	; 0x1770
   83644:	47a8      	blx	r5
				pulse_set_period(pulseh_ch, 1700);
				
				pulse_start(pulseh_ch);
				pulse_start(pulsev_ch);

				while (counterA<distanceToMove)
   83646:	6820      	ldr	r0, [r4, #0]
   83648:	47c0      	blx	r8
   8364a:	4b22      	ldr	r3, [pc, #136]	; (836d4 <vUltraSensorTask+0x124>)
   8364c:	e9d3 2300 	ldrd	r2, r3, [r3]
   83650:	4f1f      	ldr	r7, [pc, #124]	; (836d0 <vUltraSensorTask+0x120>)
   83652:	47b8      	blx	r7
   83654:	2800      	cmp	r0, #0
   83656:	d1f3      	bne.n	83640 <vUltraSensorTask+0x90>
				{
					delay_ms(1);
				}
				stop();
   83658:	4b1f      	ldr	r3, [pc, #124]	; (836d8 <vUltraSensorTask+0x128>)
   8365a:	4798      	blx	r3
				counterA = 0;
   8365c:	2700      	movs	r7, #0
   8365e:	6027      	str	r7, [r4, #0]
				counterB = 0;
   83660:	4b17      	ldr	r3, [pc, #92]	; (836c0 <vUltraSensorTask+0x110>)
   83662:	601f      	str	r7, [r3, #0]
				//forwardDrive(distanceUltraSensor);
				//activate twi communication
				printf("Modifying driving\n");
   83664:	481d      	ldr	r0, [pc, #116]	; (836dc <vUltraSensorTask+0x12c>)
   83666:	4b1e      	ldr	r3, [pc, #120]	; (836e0 <vUltraSensorTask+0x130>)
   83668:	4798      	blx	r3
				booleanDriving=0;
   8366a:	4b0d      	ldr	r3, [pc, #52]	; (836a0 <vUltraSensorTask+0xf0>)
   8366c:	701f      	strb	r7, [r3, #0]
				booleanUltraSensor=0;
   8366e:	7037      	strb	r7, [r6, #0]
				booleanModifyPosition = 0;
   83670:	4b12      	ldr	r3, [pc, #72]	; (836bc <vUltraSensorTask+0x10c>)
   83672:	701f      	strb	r7, [r3, #0]
				//start pickup. goto communication
				booleanCommunication = 1;
   83674:	2201      	movs	r2, #1
   83676:	4b09      	ldr	r3, [pc, #36]	; (8369c <vUltraSensorTask+0xec>)
   83678:	701a      	strb	r2, [r3, #0]
   8367a:	e79e      	b.n	835ba <vUltraSensorTask+0xa>
				
			}
		} 
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   8367c:	2064      	movs	r0, #100	; 0x64
   8367e:	4b19      	ldr	r3, [pc, #100]	; (836e4 <vUltraSensorTask+0x134>)
   83680:	4798      	blx	r3
   83682:	e79a      	b.n	835ba <vUltraSensorTask+0xa>
   83684:	f3af 8000 	nop.w
   83688:	1100f1d5 	.word	0x1100f1d5
   8368c:	401d8532 	.word	0x401d8532
   83690:	2007ad96 	.word	0x2007ad96
   83694:	20070b28 	.word	0x20070b28
   83698:	20070001 	.word	0x20070001
   8369c:	2007ad95 	.word	0x2007ad95
   836a0:	2007ad94 	.word	0x2007ad94
   836a4:	0008938c 	.word	0x0008938c
   836a8:	0008682d 	.word	0x0008682d
   836ac:	000893b0 	.word	0x000893b0
   836b0:	20070b34 	.word	0x20070b34
   836b4:	000893c8 	.word	0x000893c8
   836b8:	20070b30 	.word	0x20070b30
   836bc:	2007ad97 	.word	0x2007ad97
   836c0:	20070b2c 	.word	0x20070b2c
   836c4:	000892f0 	.word	0x000892f0
   836c8:	000813e9 	.word	0x000813e9
   836cc:	00085979 	.word	0x00085979
   836d0:	00085f29 	.word	0x00085f29
   836d4:	2007add8 	.word	0x2007add8
   836d8:	00080ccd 	.word	0x00080ccd
   836dc:	000893e0 	.word	0x000893e0
   836e0:	00086625 	.word	0x00086625
   836e4:	000825d5 	.word	0x000825d5
   836e8:	0008141d 	.word	0x0008141d
   836ec:	f3af 8000 	nop.w

000836f0 <vCommunicationTask>:
static void adjustPositionDuringPickup(){
	printf("\nAdjusting position during pickup!!!");
}
//TWI communcation
void vCommunicationTask(void *pvParam)
{
   836f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	while(1)
	{
		if (booleanCommunication == 1 && booleanUltraSensor == 0 && booleanDriving == 0 && booleanModifyPosition == 0)
   836f2:	4c59      	ldr	r4, [pc, #356]	; (83858 <vCommunicationTask+0x168>)
			}
			//end of current_twi_state
		} 
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   836f4:	4d59      	ldr	r5, [pc, #356]	; (8385c <vCommunicationTask+0x16c>)
void vCommunicationTask(void *pvParam)
{
	
	while(1)
	{
		if (booleanCommunication == 1 && booleanUltraSensor == 0 && booleanDriving == 0 && booleanModifyPosition == 0)
   836f6:	4e5a      	ldr	r6, [pc, #360]	; (83860 <vCommunicationTask+0x170>)
   836f8:	7823      	ldrb	r3, [r4, #0]
   836fa:	2b01      	cmp	r3, #1
   836fc:	f040 80a8 	bne.w	83850 <vCommunicationTask+0x160>
   83700:	7833      	ldrb	r3, [r6, #0]
   83702:	2b00      	cmp	r3, #0
   83704:	f040 80a4 	bne.w	83850 <vCommunicationTask+0x160>
   83708:	4b56      	ldr	r3, [pc, #344]	; (83864 <vCommunicationTask+0x174>)
   8370a:	781b      	ldrb	r3, [r3, #0]
   8370c:	2b00      	cmp	r3, #0
   8370e:	f040 809f 	bne.w	83850 <vCommunicationTask+0x160>
   83712:	4b55      	ldr	r3, [pc, #340]	; (83868 <vCommunicationTask+0x178>)
   83714:	781b      	ldrb	r3, [r3, #0]
   83716:	2b00      	cmp	r3, #0
   83718:	f040 809a 	bne.w	83850 <vCommunicationTask+0x160>
		{
			//check state for communication
			switch (current_twi_state)
   8371c:	4b53      	ldr	r3, [pc, #332]	; (8386c <vCommunicationTask+0x17c>)
   8371e:	7819      	ldrb	r1, [r3, #0]
   83720:	2905      	cmp	r1, #5
   83722:	f200 8091 	bhi.w	83848 <vCommunicationTask+0x158>
   83726:	e8df f001 	tbb	[pc, r1]
   8372a:	0c03      	.short	0x0c03
   8372c:	8b68591e 	.word	0x8b68591e
			{
				case INIT_ARM:
					puts("INIT_ARM");
   83730:	484f      	ldr	r0, [pc, #316]	; (83870 <vCommunicationTask+0x180>)
   83732:	4b50      	ldr	r3, [pc, #320]	; (83874 <vCommunicationTask+0x184>)
   83734:	4798      	blx	r3
					}
					else
					{
						puts("INIT ARM NO DATA");
					}*/
					booleanCommunication = 0;
   83736:	2300      	movs	r3, #0
   83738:	7023      	strb	r3, [r4, #0]
					booleanDriving = 1;					
   8373a:	2201      	movs	r2, #1
   8373c:	4b49      	ldr	r3, [pc, #292]	; (83864 <vCommunicationTask+0x174>)
   8373e:	701a      	strb	r2, [r3, #0]
				break;
   83740:	e7da      	b.n	836f8 <vCommunicationTask+0x8>
				case START_PICKUP:
					
					//start pickup after modify position
					if (twi_pickupStart() == 1)
   83742:	4b4d      	ldr	r3, [pc, #308]	; (83878 <vCommunicationTask+0x188>)
   83744:	4798      	blx	r3
   83746:	2801      	cmp	r0, #1
   83748:	d106      	bne.n	83758 <vCommunicationTask+0x68>
					{
						puts("STARTED PICKUP");
   8374a:	484c      	ldr	r0, [pc, #304]	; (8387c <vCommunicationTask+0x18c>)
   8374c:	4b49      	ldr	r3, [pc, #292]	; (83874 <vCommunicationTask+0x184>)
   8374e:	4798      	blx	r3
						//Could start pickup
						
						current_twi_state=GET_STATUS_PICKUP;
   83750:	2202      	movs	r2, #2
   83752:	4b46      	ldr	r3, [pc, #280]	; (8386c <vCommunicationTask+0x17c>)
   83754:	701a      	strb	r2, [r3, #0]
   83756:	e7cf      	b.n	836f8 <vCommunicationTask+0x8>
						
					}
					else
					{
						//failed to start pickup!! try again!
						puts("FAILED TO START_PICKUP");
   83758:	4849      	ldr	r0, [pc, #292]	; (83880 <vCommunicationTask+0x190>)
   8375a:	4b46      	ldr	r3, [pc, #280]	; (83874 <vCommunicationTask+0x184>)
   8375c:	4798      	blx	r3
						current_twi_state=START_PICKUP;
   8375e:	2201      	movs	r2, #1
   83760:	4b42      	ldr	r3, [pc, #264]	; (8386c <vCommunicationTask+0x17c>)
   83762:	701a      	strb	r2, [r3, #0]
   83764:	e7c8      	b.n	836f8 <vCommunicationTask+0x8>
					}
				break;
				//pick up is started, getting status
				case GET_STATUS_PICKUP:
					printf("");
   83766:	4847      	ldr	r0, [pc, #284]	; (83884 <vCommunicationTask+0x194>)
   83768:	4b47      	ldr	r3, [pc, #284]	; (83888 <vCommunicationTask+0x198>)
   8376a:	4798      	blx	r3
					//get current arm status about pickup
					uint8_t status = twi_pickupGetStatus();
   8376c:	4b47      	ldr	r3, [pc, #284]	; (8388c <vCommunicationTask+0x19c>)
   8376e:	4798      	blx	r3
					
					switch(status)
   83770:	3802      	subs	r0, #2
   83772:	2805      	cmp	r0, #5
   83774:	d8c0      	bhi.n	836f8 <vCommunicationTask+0x8>
   83776:	a301      	add	r3, pc, #4	; (adr r3, 8377c <vCommunicationTask+0x8c>)
   83778:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
   8377c:	000837a5 	.word	0x000837a5
   83780:	000837c1 	.word	0x000837c1
   83784:	000837c1 	.word	0x000837c1
   83788:	000836f9 	.word	0x000836f9
   8378c:	00083795 	.word	0x00083795
   83790:	0008379d 	.word	0x0008379d
					{
						case PICKUP_FAILED:
						puts("PICKUP_FAILED");
   83794:	483e      	ldr	r0, [pc, #248]	; (83890 <vCommunicationTask+0x1a0>)
   83796:	4b37      	ldr	r3, [pc, #220]	; (83874 <vCommunicationTask+0x184>)
   83798:	4798      	blx	r3
						break;
   8379a:	e7ad      	b.n	836f8 <vCommunicationTask+0x8>
						case PICKUP_DONE_DRIVE:
						puts("PICKUP_DONE_DRIVE");
   8379c:	483d      	ldr	r0, [pc, #244]	; (83894 <vCommunicationTask+0x1a4>)
   8379e:	4b35      	ldr	r3, [pc, #212]	; (83874 <vCommunicationTask+0x184>)
   837a0:	4798      	blx	r3
						break;
   837a2:	e7a9      	b.n	836f8 <vCommunicationTask+0x8>
							//done with pickup, continue to drive
							//stop communicating
						
							//current_twi_state = IDLE;
						
							puts("PICKUP_DONE");
   837a4:	483c      	ldr	r0, [pc, #240]	; (83898 <vCommunicationTask+0x1a8>)
   837a6:	4b33      	ldr	r3, [pc, #204]	; (83874 <vCommunicationTask+0x184>)
   837a8:	4798      	blx	r3
							//tell (set) movement that pickup is done
							setDonePickup();
   837aa:	4b3c      	ldr	r3, [pc, #240]	; (8389c <vCommunicationTask+0x1ac>)
   837ac:	4798      	blx	r3
							
							//TODO UNCOMMENT
							
							booleanUltraSensor=0;
   837ae:	2300      	movs	r3, #0
   837b0:	7033      	strb	r3, [r6, #0]
							booleanModifyPosition=0;
   837b2:	4a2d      	ldr	r2, [pc, #180]	; (83868 <vCommunicationTask+0x178>)
   837b4:	7013      	strb	r3, [r2, #0]
							booleanCommunication=0;
   837b6:	7023      	strb	r3, [r4, #0]
							booleanDriving=1;
   837b8:	2201      	movs	r2, #1
   837ba:	4b2a      	ldr	r3, [pc, #168]	; (83864 <vCommunicationTask+0x174>)
   837bc:	701a      	strb	r2, [r3, #0]
							
						break;						
   837be:	e79b      	b.n	836f8 <vCommunicationTask+0x8>
						case PICKUP_FORWARD:
						case PICKUP_BACKWARD:
							puts("go forward or back");
   837c0:	4837      	ldr	r0, [pc, #220]	; (838a0 <vCommunicationTask+0x1b0>)
   837c2:	4b2c      	ldr	r3, [pc, #176]	; (83874 <vCommunicationTask+0x184>)
   837c4:	4798      	blx	r3
							//TODO: call function that drives forward/backwards based on cm
							printf("Driving forward/backward");
   837c6:	4837      	ldr	r0, [pc, #220]	; (838a4 <vCommunicationTask+0x1b4>)
   837c8:	4f2f      	ldr	r7, [pc, #188]	; (83888 <vCommunicationTask+0x198>)
   837ca:	47b8      	blx	r7
	}
	vTaskDelete(NULL);
}

static void adjustPositionDuringPickup(){
	printf("\nAdjusting position during pickup!!!");
   837cc:	4836      	ldr	r0, [pc, #216]	; (838a8 <vCommunicationTask+0x1b8>)
   837ce:	47b8      	blx	r7
							puts("go forward or back");
							//TODO: call function that drives forward/backwards based on cm
							printf("Driving forward/backward");
							//if we needed to drive during pickup, check if driving is done
							adjustPositionDuringPickup();
							twi_pickupSendMovementDone();
   837d0:	4b36      	ldr	r3, [pc, #216]	; (838ac <vCommunicationTask+0x1bc>)
   837d2:	4798      	blx	r3
							current_twi_state = PICKUP_DONE_DRIVE;
   837d4:	2207      	movs	r2, #7
   837d6:	4b25      	ldr	r3, [pc, #148]	; (8386c <vCommunicationTask+0x17c>)
   837d8:	701a      	strb	r2, [r3, #0]
						break;
   837da:	e78d      	b.n	836f8 <vCommunicationTask+0x8>
					//end of get status pickup
				break;
				
				
				case START_DROP_OFF:
					if (twi_dropoffStart() == 1)
   837dc:	4b34      	ldr	r3, [pc, #208]	; (838b0 <vCommunicationTask+0x1c0>)
   837de:	4798      	blx	r3
   837e0:	2801      	cmp	r0, #1
   837e2:	d103      	bne.n	837ec <vCommunicationTask+0xfc>
					{
						//done starting pickup
						current_twi_state=GET_STATUS_DROP_OFF;
   837e4:	2204      	movs	r2, #4
   837e6:	4b21      	ldr	r3, [pc, #132]	; (8386c <vCommunicationTask+0x17c>)
   837e8:	701a      	strb	r2, [r3, #0]
   837ea:	e785      	b.n	836f8 <vCommunicationTask+0x8>
					}
					else
					{
						//failed to start DROPOFF
						puts("FAILD TO START DROPOFF");
   837ec:	4831      	ldr	r0, [pc, #196]	; (838b4 <vCommunicationTask+0x1c4>)
   837ee:	4b21      	ldr	r3, [pc, #132]	; (83874 <vCommunicationTask+0x184>)
   837f0:	4798      	blx	r3
						current_twi_state=START_DROP_OFF;
   837f2:	2203      	movs	r2, #3
   837f4:	4b1d      	ldr	r3, [pc, #116]	; (8386c <vCommunicationTask+0x17c>)
   837f6:	701a      	strb	r2, [r3, #0]
   837f8:	e77e      	b.n	836f8 <vCommunicationTask+0x8>
					}
				break;
				
				case GET_STATUS_DROP_OFF:
					//puts("STATUS DROP OFF");
					switch(twi_dropoffGetStatus())
   837fa:	4b2f      	ldr	r3, [pc, #188]	; (838b8 <vCommunicationTask+0x1c8>)
   837fc:	4798      	blx	r3
   837fe:	3802      	subs	r0, #2
   83800:	2803      	cmp	r0, #3
   83802:	f63f af79 	bhi.w	836f8 <vCommunicationTask+0x8>
   83806:	e8df f000 	tbb	[pc, r0]
   8380a:	0f02      	.short	0x0f02
   8380c:	1713      	.short	0x1713
					{
						case DROPOFF_DONE:
						//tell (set)drive that pickup is done.
							setDoneDropoff();
   8380e:	4b2b      	ldr	r3, [pc, #172]	; (838bc <vCommunicationTask+0x1cc>)
   83810:	4798      	blx	r3
							printf("DROPOFF_DONE\n");
   83812:	482b      	ldr	r0, [pc, #172]	; (838c0 <vCommunicationTask+0x1d0>)
   83814:	4b1c      	ldr	r3, [pc, #112]	; (83888 <vCommunicationTask+0x198>)
   83816:	4798      	blx	r3
							booleanUltraSensor=0;
   83818:	2300      	movs	r3, #0
   8381a:	7033      	strb	r3, [r6, #0]
							booleanModifyPosition=0;
   8381c:	4a12      	ldr	r2, [pc, #72]	; (83868 <vCommunicationTask+0x178>)
   8381e:	7013      	strb	r3, [r2, #0]
							booleanCommunication=0;
   83820:	7023      	strb	r3, [r4, #0]
							booleanDriving=0;
   83822:	4a10      	ldr	r2, [pc, #64]	; (83864 <vCommunicationTask+0x174>)
   83824:	7013      	strb	r3, [r2, #0]
						break;
   83826:	e767      	b.n	836f8 <vCommunicationTask+0x8>
						case DROPOFF_RUNNING:
							printf("DROPOFF_RUNNING\n");
   83828:	4826      	ldr	r0, [pc, #152]	; (838c4 <vCommunicationTask+0x1d4>)
   8382a:	4b17      	ldr	r3, [pc, #92]	; (83888 <vCommunicationTask+0x198>)
   8382c:	4798      	blx	r3
						break;
   8382e:	e763      	b.n	836f8 <vCommunicationTask+0x8>
						case DROPOFF_FAILED:
							printf("DROPOFF_FAILED\n");
   83830:	4825      	ldr	r0, [pc, #148]	; (838c8 <vCommunicationTask+0x1d8>)
   83832:	4b15      	ldr	r3, [pc, #84]	; (83888 <vCommunicationTask+0x198>)
   83834:	4798      	blx	r3
						break;
   83836:	e75f      	b.n	836f8 <vCommunicationTask+0x8>
						case DROPOFF_IDLE:
							printf("DROPOFF_IDLE\n");
   83838:	4824      	ldr	r0, [pc, #144]	; (838cc <vCommunicationTask+0x1dc>)
   8383a:	4b13      	ldr	r3, [pc, #76]	; (83888 <vCommunicationTask+0x198>)
   8383c:	4798      	blx	r3
						break;
   8383e:	e75b      	b.n	836f8 <vCommunicationTask+0x8>
					}				
				break;
				case IDLE:
				puts("IDLE");
   83840:	4823      	ldr	r0, [pc, #140]	; (838d0 <vCommunicationTask+0x1e0>)
   83842:	4b0c      	ldr	r3, [pc, #48]	; (83874 <vCommunicationTask+0x184>)
   83844:	4798      	blx	r3
				break;
   83846:	e757      	b.n	836f8 <vCommunicationTask+0x8>
				default:
				printf("failed twi switch %d\n",current_twi_state);
   83848:	4822      	ldr	r0, [pc, #136]	; (838d4 <vCommunicationTask+0x1e4>)
   8384a:	4b0f      	ldr	r3, [pc, #60]	; (83888 <vCommunicationTask+0x198>)
   8384c:	4798      	blx	r3
   8384e:	e753      	b.n	836f8 <vCommunicationTask+0x8>
			}
			//end of current_twi_state
		} 
		else
		{
			vTaskDelay(pdMSTOTICKS(100));
   83850:	2064      	movs	r0, #100	; 0x64
   83852:	47a8      	blx	r5
   83854:	e750      	b.n	836f8 <vCommunicationTask+0x8>
   83856:	bf00      	nop
   83858:	2007ad95 	.word	0x2007ad95
   8385c:	000825d5 	.word	0x000825d5
   83860:	2007ad96 	.word	0x2007ad96
   83864:	2007ad94 	.word	0x2007ad94
   83868:	2007ad97 	.word	0x2007ad97
   8386c:	2007ae31 	.word	0x2007ae31
   83870:	000893f4 	.word	0x000893f4
   83874:	0008682d 	.word	0x0008682d
   83878:	000806c5 	.word	0x000806c5
   8387c:	00089400 	.word	0x00089400
   83880:	00089410 	.word	0x00089410
   83884:	000894e8 	.word	0x000894e8
   83888:	00086625 	.word	0x00086625
   8388c:	000806ed 	.word	0x000806ed
   83890:	00089428 	.word	0x00089428
   83894:	00089438 	.word	0x00089438
   83898:	0008944c 	.word	0x0008944c
   8389c:	00080b81 	.word	0x00080b81
   838a0:	00089458 	.word	0x00089458
   838a4:	0008946c 	.word	0x0008946c
   838a8:	00089488 	.word	0x00089488
   838ac:	0008079d 	.word	0x0008079d
   838b0:	000807d9 	.word	0x000807d9
   838b4:	000894b0 	.word	0x000894b0
   838b8:	00080801 	.word	0x00080801
   838bc:	00080b9d 	.word	0x00080b9d
   838c0:	000894c8 	.word	0x000894c8
   838c4:	000894d8 	.word	0x000894d8
   838c8:	000894ec 	.word	0x000894ec
   838cc:	000894fc 	.word	0x000894fc
   838d0:	0008930c 	.word	0x0008930c
   838d4:	0008950c 	.word	0x0008950c

000838d8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   838d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   838da:	b083      	sub	sp, #12
   838dc:	4604      	mov	r4, r0
   838de:	460d      	mov	r5, r1
	uint32_t val = 0;
   838e0:	2300      	movs	r3, #0
   838e2:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   838e4:	4b1f      	ldr	r3, [pc, #124]	; (83964 <usart_serial_getchar+0x8c>)
   838e6:	4298      	cmp	r0, r3
   838e8:	d107      	bne.n	838fa <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   838ea:	461f      	mov	r7, r3
   838ec:	4e1e      	ldr	r6, [pc, #120]	; (83968 <usart_serial_getchar+0x90>)
   838ee:	4638      	mov	r0, r7
   838f0:	4629      	mov	r1, r5
   838f2:	47b0      	blx	r6
   838f4:	2800      	cmp	r0, #0
   838f6:	d1fa      	bne.n	838ee <usart_serial_getchar+0x16>
   838f8:	e019      	b.n	8392e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   838fa:	4b1c      	ldr	r3, [pc, #112]	; (8396c <usart_serial_getchar+0x94>)
   838fc:	4298      	cmp	r0, r3
   838fe:	d109      	bne.n	83914 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   83900:	461f      	mov	r7, r3
   83902:	4e1b      	ldr	r6, [pc, #108]	; (83970 <usart_serial_getchar+0x98>)
   83904:	4638      	mov	r0, r7
   83906:	a901      	add	r1, sp, #4
   83908:	47b0      	blx	r6
   8390a:	2800      	cmp	r0, #0
   8390c:	d1fa      	bne.n	83904 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8390e:	9b01      	ldr	r3, [sp, #4]
   83910:	702b      	strb	r3, [r5, #0]
   83912:	e019      	b.n	83948 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   83914:	4b17      	ldr	r3, [pc, #92]	; (83974 <usart_serial_getchar+0x9c>)
   83916:	4298      	cmp	r0, r3
   83918:	d109      	bne.n	8392e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8391a:	461e      	mov	r6, r3
   8391c:	4c14      	ldr	r4, [pc, #80]	; (83970 <usart_serial_getchar+0x98>)
   8391e:	4630      	mov	r0, r6
   83920:	a901      	add	r1, sp, #4
   83922:	47a0      	blx	r4
   83924:	2800      	cmp	r0, #0
   83926:	d1fa      	bne.n	8391e <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   83928:	9b01      	ldr	r3, [sp, #4]
   8392a:	702b      	strb	r3, [r5, #0]
   8392c:	e018      	b.n	83960 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8392e:	4b12      	ldr	r3, [pc, #72]	; (83978 <usart_serial_getchar+0xa0>)
   83930:	429c      	cmp	r4, r3
   83932:	d109      	bne.n	83948 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   83934:	461e      	mov	r6, r3
   83936:	4c0e      	ldr	r4, [pc, #56]	; (83970 <usart_serial_getchar+0x98>)
   83938:	4630      	mov	r0, r6
   8393a:	a901      	add	r1, sp, #4
   8393c:	47a0      	blx	r4
   8393e:	2800      	cmp	r0, #0
   83940:	d1fa      	bne.n	83938 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   83942:	9b01      	ldr	r3, [sp, #4]
   83944:	702b      	strb	r3, [r5, #0]
   83946:	e00b      	b.n	83960 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   83948:	4b0c      	ldr	r3, [pc, #48]	; (8397c <usart_serial_getchar+0xa4>)
   8394a:	429c      	cmp	r4, r3
   8394c:	d108      	bne.n	83960 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   8394e:	461e      	mov	r6, r3
   83950:	4c07      	ldr	r4, [pc, #28]	; (83970 <usart_serial_getchar+0x98>)
   83952:	4630      	mov	r0, r6
   83954:	a901      	add	r1, sp, #4
   83956:	47a0      	blx	r4
   83958:	2800      	cmp	r0, #0
   8395a:	d1fa      	bne.n	83952 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   8395c:	9b01      	ldr	r3, [sp, #4]
   8395e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   83960:	b003      	add	sp, #12
   83962:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83964:	400e0800 	.word	0x400e0800
   83968:	0008180d 	.word	0x0008180d
   8396c:	40098000 	.word	0x40098000
   83970:	00081601 	.word	0x00081601
   83974:	4009c000 	.word	0x4009c000
   83978:	400a0000 	.word	0x400a0000
   8397c:	400a4000 	.word	0x400a4000

00083980 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   83980:	b570      	push	{r4, r5, r6, lr}
   83982:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   83984:	4b21      	ldr	r3, [pc, #132]	; (83a0c <usart_serial_putchar+0x8c>)
   83986:	4298      	cmp	r0, r3
   83988:	d107      	bne.n	8399a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   8398a:	461e      	mov	r6, r3
   8398c:	4d20      	ldr	r5, [pc, #128]	; (83a10 <usart_serial_putchar+0x90>)
   8398e:	4630      	mov	r0, r6
   83990:	4621      	mov	r1, r4
   83992:	47a8      	blx	r5
   83994:	2800      	cmp	r0, #0
   83996:	d1fa      	bne.n	8398e <usart_serial_putchar+0xe>
   83998:	e02b      	b.n	839f2 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8399a:	4b1e      	ldr	r3, [pc, #120]	; (83a14 <usart_serial_putchar+0x94>)
   8399c:	4298      	cmp	r0, r3
   8399e:	d107      	bne.n	839b0 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   839a0:	461e      	mov	r6, r3
   839a2:	4d1d      	ldr	r5, [pc, #116]	; (83a18 <usart_serial_putchar+0x98>)
   839a4:	4630      	mov	r0, r6
   839a6:	4621      	mov	r1, r4
   839a8:	47a8      	blx	r5
   839aa:	2800      	cmp	r0, #0
   839ac:	d1fa      	bne.n	839a4 <usart_serial_putchar+0x24>
   839ae:	e022      	b.n	839f6 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   839b0:	4b1a      	ldr	r3, [pc, #104]	; (83a1c <usart_serial_putchar+0x9c>)
   839b2:	4298      	cmp	r0, r3
   839b4:	d107      	bne.n	839c6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   839b6:	461e      	mov	r6, r3
   839b8:	4d17      	ldr	r5, [pc, #92]	; (83a18 <usart_serial_putchar+0x98>)
   839ba:	4630      	mov	r0, r6
   839bc:	4621      	mov	r1, r4
   839be:	47a8      	blx	r5
   839c0:	2800      	cmp	r0, #0
   839c2:	d1fa      	bne.n	839ba <usart_serial_putchar+0x3a>
   839c4:	e019      	b.n	839fa <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   839c6:	4b16      	ldr	r3, [pc, #88]	; (83a20 <usart_serial_putchar+0xa0>)
   839c8:	4298      	cmp	r0, r3
   839ca:	d107      	bne.n	839dc <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   839cc:	461e      	mov	r6, r3
   839ce:	4d12      	ldr	r5, [pc, #72]	; (83a18 <usart_serial_putchar+0x98>)
   839d0:	4630      	mov	r0, r6
   839d2:	4621      	mov	r1, r4
   839d4:	47a8      	blx	r5
   839d6:	2800      	cmp	r0, #0
   839d8:	d1fa      	bne.n	839d0 <usart_serial_putchar+0x50>
   839da:	e010      	b.n	839fe <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   839dc:	4b11      	ldr	r3, [pc, #68]	; (83a24 <usart_serial_putchar+0xa4>)
   839de:	4298      	cmp	r0, r3
   839e0:	d10f      	bne.n	83a02 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   839e2:	461e      	mov	r6, r3
   839e4:	4d0c      	ldr	r5, [pc, #48]	; (83a18 <usart_serial_putchar+0x98>)
   839e6:	4630      	mov	r0, r6
   839e8:	4621      	mov	r1, r4
   839ea:	47a8      	blx	r5
   839ec:	2800      	cmp	r0, #0
   839ee:	d1fa      	bne.n	839e6 <usart_serial_putchar+0x66>
   839f0:	e009      	b.n	83a06 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   839f2:	2001      	movs	r0, #1
   839f4:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   839f6:	2001      	movs	r0, #1
   839f8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   839fa:	2001      	movs	r0, #1
   839fc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   839fe:	2001      	movs	r0, #1
   83a00:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   83a02:	2000      	movs	r0, #0
   83a04:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   83a06:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   83a08:	bd70      	pop	{r4, r5, r6, pc}
   83a0a:	bf00      	nop
   83a0c:	400e0800 	.word	0x400e0800
   83a10:	000817fd 	.word	0x000817fd
   83a14:	40098000 	.word	0x40098000
   83a18:	000815ed 	.word	0x000815ed
   83a1c:	4009c000 	.word	0x4009c000
   83a20:	400a0000 	.word	0x400a0000
   83a24:	400a4000 	.word	0x400a4000

00083a28 <main>:
	printf("Console ready\n");
	printf("=============\n");
}

int main (void)
{
   83a28:	b570      	push	{r4, r5, r6, lr}
   83a2a:	b088      	sub	sp, #32
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   83a2c:	4b4b      	ldr	r3, [pc, #300]	; (83b5c <main+0x134>)
   83a2e:	4798      	blx	r3
	board_init();
   83a30:	4b4b      	ldr	r3, [pc, #300]	; (83b60 <main+0x138>)
   83a32:	4798      	blx	r3
   83a34:	2008      	movs	r0, #8
   83a36:	4c4b      	ldr	r4, [pc, #300]	; (83b64 <main+0x13c>)
   83a38:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   83a3a:	4d4b      	ldr	r5, [pc, #300]	; (83b68 <main+0x140>)
   83a3c:	4b4b      	ldr	r3, [pc, #300]	; (83b6c <main+0x144>)
   83a3e:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   83a40:	4a4b      	ldr	r2, [pc, #300]	; (83b70 <main+0x148>)
   83a42:	4b4c      	ldr	r3, [pc, #304]	; (83b74 <main+0x14c>)
   83a44:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   83a46:	4a4c      	ldr	r2, [pc, #304]	; (83b78 <main+0x150>)
   83a48:	4b4c      	ldr	r3, [pc, #304]	; (83b7c <main+0x154>)
   83a4a:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   83a4c:	4b4c      	ldr	r3, [pc, #304]	; (83b80 <main+0x158>)
   83a4e:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   83a50:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   83a54:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   83a56:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83a5a:	9307      	str	r3, [sp, #28]
   83a5c:	2008      	movs	r0, #8
   83a5e:	47a0      	blx	r4
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   83a60:	4628      	mov	r0, r5
   83a62:	a905      	add	r1, sp, #20
   83a64:	4b47      	ldr	r3, [pc, #284]	; (83b84 <main+0x15c>)
   83a66:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   83a68:	4e47      	ldr	r6, [pc, #284]	; (83b88 <main+0x160>)
   83a6a:	6833      	ldr	r3, [r6, #0]
   83a6c:	6898      	ldr	r0, [r3, #8]
   83a6e:	2100      	movs	r1, #0
   83a70:	4d46      	ldr	r5, [pc, #280]	; (83b8c <main+0x164>)
   83a72:	47a8      	blx	r5
	setbuf(stdin, NULL);
   83a74:	6833      	ldr	r3, [r6, #0]
   83a76:	6858      	ldr	r0, [r3, #4]
   83a78:	2100      	movs	r1, #0
   83a7a:	47a8      	blx	r5

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   83a7c:	4844      	ldr	r0, [pc, #272]	; (83b90 <main+0x168>)
   83a7e:	4d45      	ldr	r5, [pc, #276]	; (83b94 <main+0x16c>)
   83a80:	47a8      	blx	r5
	printf("=============\n");
   83a82:	4845      	ldr	r0, [pc, #276]	; (83b98 <main+0x170>)
   83a84:	47a8      	blx	r5
{
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
	board_init();
	configure_console();
	TC0_init();
   83a86:	4b45      	ldr	r3, [pc, #276]	; (83b9c <main+0x174>)
   83a88:	4798      	blx	r3
	//init twi communication
	twi_comInit();
   83a8a:	4b45      	ldr	r3, [pc, #276]	; (83ba0 <main+0x178>)
   83a8c:	4798      	blx	r3
	
	//armInfo = twi_getArmInfo();
	
	uint32_t value = 0;
	
	current_twi_state = INIT_ARM;
   83a8e:	2500      	movs	r5, #0
   83a90:	4b44      	ldr	r3, [pc, #272]	; (83ba4 <main+0x17c>)
   83a92:	701d      	strb	r5, [r3, #0]
   83a94:	200b      	movs	r0, #11
   83a96:	47a0      	blx	r4
   83a98:	200c      	movs	r0, #12
   83a9a:	47a0      	blx	r4
   83a9c:	200d      	movs	r0, #13
   83a9e:	47a0      	blx	r4
   83aa0:	200e      	movs	r0, #14
   83aa2:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   83aa4:	4a40      	ldr	r2, [pc, #256]	; (83ba8 <main+0x180>)
   83aa6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   83aaa:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83aac:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   83ab0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   83ab4:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83ab6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   83aba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   83abe:	6153      	str	r3, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83ac0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   83ac4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   83ac8:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83aca:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   83ace:	6353      	str	r3, [r2, #52]	; 0x34
	ioport_set_pin_dir(trig, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(servo, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(servo, LOW);
	
	if(xTaskCreate(vDriveToObjectTask, "DriveToObject", 1000, NULL, 1, pxTaskDriveToObject) != pdPASS){
   83ad0:	2301      	movs	r3, #1
   83ad2:	9300      	str	r3, [sp, #0]
   83ad4:	4b35      	ldr	r3, [pc, #212]	; (83bac <main+0x184>)
   83ad6:	681b      	ldr	r3, [r3, #0]
   83ad8:	9301      	str	r3, [sp, #4]
   83ada:	9502      	str	r5, [sp, #8]
   83adc:	9503      	str	r5, [sp, #12]
   83ade:	4834      	ldr	r0, [pc, #208]	; (83bb0 <main+0x188>)
   83ae0:	4934      	ldr	r1, [pc, #208]	; (83bb4 <main+0x18c>)
   83ae2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   83ae6:	462b      	mov	r3, r5
   83ae8:	4c33      	ldr	r4, [pc, #204]	; (83bb8 <main+0x190>)
   83aea:	47a0      	blx	r4
   83aec:	2801      	cmp	r0, #1
   83aee:	d002      	beq.n	83af6 <main+0xce>
		printf("Failed to create DriveToObject-task");
   83af0:	4832      	ldr	r0, [pc, #200]	; (83bbc <main+0x194>)
   83af2:	4b28      	ldr	r3, [pc, #160]	; (83b94 <main+0x16c>)
   83af4:	4798      	blx	r3
	}
	
	if(xTaskCreate(vUltraSensorTask, "UltraSensor", 1000, NULL, 1, pxTaskUltraSensor) != pdPASS){
   83af6:	2301      	movs	r3, #1
   83af8:	9300      	str	r3, [sp, #0]
   83afa:	4b31      	ldr	r3, [pc, #196]	; (83bc0 <main+0x198>)
   83afc:	681b      	ldr	r3, [r3, #0]
   83afe:	9301      	str	r3, [sp, #4]
   83b00:	2300      	movs	r3, #0
   83b02:	9302      	str	r3, [sp, #8]
   83b04:	9303      	str	r3, [sp, #12]
   83b06:	482f      	ldr	r0, [pc, #188]	; (83bc4 <main+0x19c>)
   83b08:	492f      	ldr	r1, [pc, #188]	; (83bc8 <main+0x1a0>)
   83b0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   83b0e:	4c2a      	ldr	r4, [pc, #168]	; (83bb8 <main+0x190>)
   83b10:	47a0      	blx	r4
   83b12:	2801      	cmp	r0, #1
   83b14:	d002      	beq.n	83b1c <main+0xf4>
		printf("Failed to create UltraSensor-task");
   83b16:	482d      	ldr	r0, [pc, #180]	; (83bcc <main+0x1a4>)
   83b18:	4b1e      	ldr	r3, [pc, #120]	; (83b94 <main+0x16c>)
   83b1a:	4798      	blx	r3
	}
	
	if(xTaskCreate(vCommunicationTask, "Communication", 1000, NULL, 1, pxTaskCommunication) != pdPASS){
   83b1c:	2301      	movs	r3, #1
   83b1e:	9300      	str	r3, [sp, #0]
   83b20:	4b2b      	ldr	r3, [pc, #172]	; (83bd0 <main+0x1a8>)
   83b22:	681b      	ldr	r3, [r3, #0]
   83b24:	9301      	str	r3, [sp, #4]
   83b26:	2300      	movs	r3, #0
   83b28:	9302      	str	r3, [sp, #8]
   83b2a:	9303      	str	r3, [sp, #12]
   83b2c:	4829      	ldr	r0, [pc, #164]	; (83bd4 <main+0x1ac>)
   83b2e:	492a      	ldr	r1, [pc, #168]	; (83bd8 <main+0x1b0>)
   83b30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   83b34:	4c20      	ldr	r4, [pc, #128]	; (83bb8 <main+0x190>)
   83b36:	47a0      	blx	r4
   83b38:	2801      	cmp	r0, #1
   83b3a:	d002      	beq.n	83b42 <main+0x11a>
		printf("Failed to create Communication-task");
   83b3c:	4827      	ldr	r0, [pc, #156]	; (83bdc <main+0x1b4>)
   83b3e:	4b15      	ldr	r3, [pc, #84]	; (83b94 <main+0x16c>)
   83b40:	4798      	blx	r3
	}
	
	booleanDriving = 0;
   83b42:	2300      	movs	r3, #0
   83b44:	4a26      	ldr	r2, [pc, #152]	; (83be0 <main+0x1b8>)
   83b46:	7013      	strb	r3, [r2, #0]
	booleanUltraSensor = 0;
   83b48:	4a26      	ldr	r2, [pc, #152]	; (83be4 <main+0x1bc>)
   83b4a:	7013      	strb	r3, [r2, #0]
	booleanModifyPosition = 0;
   83b4c:	4a26      	ldr	r2, [pc, #152]	; (83be8 <main+0x1c0>)
   83b4e:	7013      	strb	r3, [r2, #0]
	booleanCommunication = 1;
   83b50:	2201      	movs	r2, #1
   83b52:	4b26      	ldr	r3, [pc, #152]	; (83bec <main+0x1c4>)
   83b54:	701a      	strb	r2, [r3, #0]
	
	vTaskStartScheduler();
   83b56:	4b26      	ldr	r3, [pc, #152]	; (83bf0 <main+0x1c8>)
   83b58:	4798      	blx	r3
   83b5a:	e7fe      	b.n	83b5a <main+0x132>
   83b5c:	00082d75 	.word	0x00082d75
   83b60:	00082dd9 	.word	0x00082dd9
   83b64:	00083265 	.word	0x00083265
   83b68:	400e0800 	.word	0x400e0800
   83b6c:	2007ae20 	.word	0x2007ae20
   83b70:	00083981 	.word	0x00083981
   83b74:	2007ae1c 	.word	0x2007ae1c
   83b78:	000838d9 	.word	0x000838d9
   83b7c:	2007ae18 	.word	0x2007ae18
   83b80:	0501bd00 	.word	0x0501bd00
   83b84:	000817c5 	.word	0x000817c5
   83b88:	200706a0 	.word	0x200706a0
   83b8c:	0008683d 	.word	0x0008683d
   83b90:	00089524 	.word	0x00089524
   83b94:	00086625 	.word	0x00086625
   83b98:	00089534 	.word	0x00089534
   83b9c:	0008154d 	.word	0x0008154d
   83ba0:	00080545 	.word	0x00080545
   83ba4:	2007ae31 	.word	0x2007ae31
   83ba8:	400e1200 	.word	0x400e1200
   83bac:	2007ae28 	.word	0x2007ae28
   83bb0:	00083501 	.word	0x00083501
   83bb4:	00089544 	.word	0x00089544
   83bb8:	0008210d 	.word	0x0008210d
   83bbc:	00089554 	.word	0x00089554
   83bc0:	2007ae24 	.word	0x2007ae24
   83bc4:	000835b1 	.word	0x000835b1
   83bc8:	00089578 	.word	0x00089578
   83bcc:	00089584 	.word	0x00089584
   83bd0:	2007ae2c 	.word	0x2007ae2c
   83bd4:	000836f1 	.word	0x000836f1
   83bd8:	000895a8 	.word	0x000895a8
   83bdc:	000895b8 	.word	0x000895b8
   83be0:	2007ad94 	.word	0x2007ad94
   83be4:	2007ad96 	.word	0x2007ad96
   83be8:	2007ad97 	.word	0x2007ad97
   83bec:	2007ad95 	.word	0x2007ad95
   83bf0:	00082315 	.word	0x00082315

00083bf4 <cos>:
   83bf4:	b570      	push	{r4, r5, r6, lr}
   83bf6:	4e20      	ldr	r6, [pc, #128]	; (83c78 <cos+0x84>)
   83bf8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   83bfc:	42b4      	cmp	r4, r6
   83bfe:	b086      	sub	sp, #24
   83c00:	4602      	mov	r2, r0
   83c02:	460b      	mov	r3, r1
   83c04:	dd19      	ble.n	83c3a <cos+0x46>
   83c06:	4d1d      	ldr	r5, [pc, #116]	; (83c7c <cos+0x88>)
   83c08:	42ac      	cmp	r4, r5
   83c0a:	dd03      	ble.n	83c14 <cos+0x20>
   83c0c:	f001 fd66 	bl	856dc <__aeabi_dsub>
   83c10:	b006      	add	sp, #24
   83c12:	bd70      	pop	{r4, r5, r6, pc}
   83c14:	aa02      	add	r2, sp, #8
   83c16:	f000 f9cf 	bl	83fb8 <__ieee754_rem_pio2>
   83c1a:	f000 0003 	and.w	r0, r0, #3
   83c1e:	2801      	cmp	r0, #1
   83c20:	d01b      	beq.n	83c5a <cos+0x66>
   83c22:	2802      	cmp	r0, #2
   83c24:	d00f      	beq.n	83c46 <cos+0x52>
   83c26:	b300      	cbz	r0, 83c6a <cos+0x76>
   83c28:	2301      	movs	r3, #1
   83c2a:	9300      	str	r3, [sp, #0]
   83c2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83c30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83c34:	f001 f9a4 	bl	84f80 <__kernel_sin>
   83c38:	e7ea      	b.n	83c10 <cos+0x1c>
   83c3a:	2200      	movs	r2, #0
   83c3c:	2300      	movs	r3, #0
   83c3e:	f000 fc9b 	bl	84578 <__kernel_cos>
   83c42:	b006      	add	sp, #24
   83c44:	bd70      	pop	{r4, r5, r6, pc}
   83c46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83c4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83c4e:	f000 fc93 	bl	84578 <__kernel_cos>
   83c52:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83c56:	b006      	add	sp, #24
   83c58:	bd70      	pop	{r4, r5, r6, pc}
   83c5a:	9000      	str	r0, [sp, #0]
   83c5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83c60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83c64:	f001 f98c 	bl	84f80 <__kernel_sin>
   83c68:	e7f3      	b.n	83c52 <cos+0x5e>
   83c6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83c6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83c72:	f000 fc81 	bl	84578 <__kernel_cos>
   83c76:	e7cb      	b.n	83c10 <cos+0x1c>
   83c78:	3fe921fb 	.word	0x3fe921fb
   83c7c:	7fefffff 	.word	0x7fefffff

00083c80 <sin>:
   83c80:	b570      	push	{r4, r5, r6, lr}
   83c82:	4e22      	ldr	r6, [pc, #136]	; (83d0c <sin+0x8c>)
   83c84:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   83c88:	42b4      	cmp	r4, r6
   83c8a:	b086      	sub	sp, #24
   83c8c:	4602      	mov	r2, r0
   83c8e:	460b      	mov	r3, r1
   83c90:	dd1a      	ble.n	83cc8 <sin+0x48>
   83c92:	4d1f      	ldr	r5, [pc, #124]	; (83d10 <sin+0x90>)
   83c94:	42ac      	cmp	r4, r5
   83c96:	dd03      	ble.n	83ca0 <sin+0x20>
   83c98:	f001 fd20 	bl	856dc <__aeabi_dsub>
   83c9c:	b006      	add	sp, #24
   83c9e:	bd70      	pop	{r4, r5, r6, pc}
   83ca0:	aa02      	add	r2, sp, #8
   83ca2:	f000 f989 	bl	83fb8 <__ieee754_rem_pio2>
   83ca6:	f000 0003 	and.w	r0, r0, #3
   83caa:	2801      	cmp	r0, #1
   83cac:	d01d      	beq.n	83cea <sin+0x6a>
   83cae:	2802      	cmp	r0, #2
   83cb0:	d012      	beq.n	83cd8 <sin+0x58>
   83cb2:	b308      	cbz	r0, 83cf8 <sin+0x78>
   83cb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83cb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83cbc:	f000 fc5c 	bl	84578 <__kernel_cos>
   83cc0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83cc4:	b006      	add	sp, #24
   83cc6:	bd70      	pop	{r4, r5, r6, pc}
   83cc8:	2300      	movs	r3, #0
   83cca:	9300      	str	r3, [sp, #0]
   83ccc:	2200      	movs	r2, #0
   83cce:	2300      	movs	r3, #0
   83cd0:	f001 f956 	bl	84f80 <__kernel_sin>
   83cd4:	b006      	add	sp, #24
   83cd6:	bd70      	pop	{r4, r5, r6, pc}
   83cd8:	2301      	movs	r3, #1
   83cda:	9300      	str	r3, [sp, #0]
   83cdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83ce0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83ce4:	f001 f94c 	bl	84f80 <__kernel_sin>
   83ce8:	e7ea      	b.n	83cc0 <sin+0x40>
   83cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83cee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83cf2:	f000 fc41 	bl	84578 <__kernel_cos>
   83cf6:	e7d1      	b.n	83c9c <sin+0x1c>
   83cf8:	2301      	movs	r3, #1
   83cfa:	9300      	str	r3, [sp, #0]
   83cfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83d00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83d04:	f001 f93c 	bl	84f80 <__kernel_sin>
   83d08:	e7c8      	b.n	83c9c <sin+0x1c>
   83d0a:	bf00      	nop
   83d0c:	3fe921fb 	.word	0x3fe921fb
   83d10:	7fefffff 	.word	0x7fefffff

00083d14 <atan2>:
   83d14:	f000 b858 	b.w	83dc8 <__ieee754_atan2>

00083d18 <sqrt>:
   83d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83d1c:	b08a      	sub	sp, #40	; 0x28
   83d1e:	4604      	mov	r4, r0
   83d20:	460d      	mov	r5, r1
   83d22:	f000 fb69 	bl	843f8 <__ieee754_sqrt>
   83d26:	f8df a098 	ldr.w	sl, [pc, #152]	; 83dc0 <sqrt+0xa8>
   83d2a:	4606      	mov	r6, r0
   83d2c:	f99a 3000 	ldrsb.w	r3, [sl]
   83d30:	460f      	mov	r7, r1
   83d32:	3301      	adds	r3, #1
   83d34:	d00f      	beq.n	83d56 <sqrt+0x3e>
   83d36:	4620      	mov	r0, r4
   83d38:	4629      	mov	r1, r5
   83d3a:	f001 fc15 	bl	85568 <__fpclassifyd>
   83d3e:	b150      	cbz	r0, 83d56 <sqrt+0x3e>
   83d40:	f04f 0800 	mov.w	r8, #0
   83d44:	f04f 0900 	mov.w	r9, #0
   83d48:	4642      	mov	r2, r8
   83d4a:	464b      	mov	r3, r9
   83d4c:	4620      	mov	r0, r4
   83d4e:	4629      	mov	r1, r5
   83d50:	f002 f8ea 	bl	85f28 <__aeabi_dcmplt>
   83d54:	b920      	cbnz	r0, 83d60 <sqrt+0x48>
   83d56:	4630      	mov	r0, r6
   83d58:	4639      	mov	r1, r7
   83d5a:	b00a      	add	sp, #40	; 0x28
   83d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83d60:	4916      	ldr	r1, [pc, #88]	; (83dbc <sqrt+0xa4>)
   83d62:	f89a 6000 	ldrb.w	r6, [sl]
   83d66:	2201      	movs	r2, #1
   83d68:	2300      	movs	r3, #0
   83d6a:	e9cd 4504 	strd	r4, r5, [sp, #16]
   83d6e:	e9cd 4502 	strd	r4, r5, [sp, #8]
   83d72:	9101      	str	r1, [sp, #4]
   83d74:	9200      	str	r2, [sp, #0]
   83d76:	9308      	str	r3, [sp, #32]
   83d78:	b966      	cbnz	r6, 83d94 <sqrt+0x7c>
   83d7a:	e9cd 8906 	strd	r8, r9, [sp, #24]
   83d7e:	4668      	mov	r0, sp
   83d80:	f001 fc1a 	bl	855b8 <matherr>
   83d84:	b180      	cbz	r0, 83da8 <sqrt+0x90>
   83d86:	9b08      	ldr	r3, [sp, #32]
   83d88:	b99b      	cbnz	r3, 83db2 <sqrt+0x9a>
   83d8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   83d8e:	b00a      	add	sp, #40	; 0x28
   83d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83d94:	4640      	mov	r0, r8
   83d96:	4649      	mov	r1, r9
   83d98:	4642      	mov	r2, r8
   83d9a:	464b      	mov	r3, r9
   83d9c:	f001 ff7c 	bl	85c98 <__aeabi_ddiv>
   83da0:	2e02      	cmp	r6, #2
   83da2:	e9cd 0106 	strd	r0, r1, [sp, #24]
   83da6:	d1ea      	bne.n	83d7e <sqrt+0x66>
   83da8:	f002 fc0e 	bl	865c8 <__errno>
   83dac:	2321      	movs	r3, #33	; 0x21
   83dae:	6003      	str	r3, [r0, #0]
   83db0:	e7e9      	b.n	83d86 <sqrt+0x6e>
   83db2:	f002 fc09 	bl	865c8 <__errno>
   83db6:	9b08      	ldr	r3, [sp, #32]
   83db8:	6003      	str	r3, [r0, #0]
   83dba:	e7e6      	b.n	83d8a <sqrt+0x72>
   83dbc:	000895dc 	.word	0x000895dc
   83dc0:	20070270 	.word	0x20070270
   83dc4:	00000000 	.word	0x00000000

00083dc8 <__ieee754_atan2>:
   83dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83dcc:	f1c2 0900 	rsb	r9, r2, #0
   83dd0:	ea49 0902 	orr.w	r9, r9, r2
   83dd4:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
   83dd8:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 83fb0 <__ieee754_atan2+0x1e8>
   83ddc:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
   83de0:	b082      	sub	sp, #8
   83de2:	45e1      	cmp	r9, ip
   83de4:	4614      	mov	r4, r2
   83de6:	461d      	mov	r5, r3
   83de8:	e9cd 0100 	strd	r0, r1, [sp]
   83dec:	460f      	mov	r7, r1
   83dee:	d847      	bhi.n	83e80 <__ieee754_atan2+0xb8>
   83df0:	f1c0 0a00 	rsb	sl, r0, #0
   83df4:	ea4a 0a00 	orr.w	sl, sl, r0
   83df8:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   83dfc:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
   83e00:	45e2      	cmp	sl, ip
   83e02:	d83d      	bhi.n	83e80 <__ieee754_atan2+0xb8>
   83e04:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
   83e08:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   83e0c:	ea5c 0c02 	orrs.w	ip, ip, r2
   83e10:	d04c      	beq.n	83eac <__ieee754_atan2+0xe4>
   83e12:	ea4f 7aa3 	mov.w	sl, r3, asr #30
   83e16:	f00a 0a02 	and.w	sl, sl, #2
   83e1a:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
   83e1e:	ea59 0100 	orrs.w	r1, r9, r0
   83e22:	d036      	beq.n	83e92 <__ieee754_atan2+0xca>
   83e24:	ea58 0104 	orrs.w	r1, r8, r4
   83e28:	d03a      	beq.n	83ea0 <__ieee754_atan2+0xd8>
   83e2a:	4961      	ldr	r1, [pc, #388]	; (83fb0 <__ieee754_atan2+0x1e8>)
   83e2c:	4588      	cmp	r8, r1
   83e2e:	d051      	beq.n	83ed4 <__ieee754_atan2+0x10c>
   83e30:	495f      	ldr	r1, [pc, #380]	; (83fb0 <__ieee754_atan2+0x1e8>)
   83e32:	4589      	cmp	r9, r1
   83e34:	d034      	beq.n	83ea0 <__ieee754_atan2+0xd8>
   83e36:	ebc8 0809 	rsb	r8, r8, r9
   83e3a:	ea4f 5828 	mov.w	r8, r8, asr #20
   83e3e:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   83e42:	dc43      	bgt.n	83ecc <__ieee754_atan2+0x104>
   83e44:	2d00      	cmp	r5, #0
   83e46:	db70      	blt.n	83f2a <__ieee754_atan2+0x162>
   83e48:	e9dd 0100 	ldrd	r0, r1, [sp]
   83e4c:	f001 ff24 	bl	85c98 <__aeabi_ddiv>
   83e50:	f001 faf6 	bl	85440 <fabs>
   83e54:	f001 f94c 	bl	850f0 <atan>
   83e58:	f1ba 0f01 	cmp.w	sl, #1
   83e5c:	d062      	beq.n	83f24 <__ieee754_atan2+0x15c>
   83e5e:	f1ba 0f02 	cmp.w	sl, #2
   83e62:	d052      	beq.n	83f0a <__ieee754_atan2+0x142>
   83e64:	f1ba 0f00 	cmp.w	sl, #0
   83e68:	d010      	beq.n	83e8c <__ieee754_atan2+0xc4>
   83e6a:	a33f      	add	r3, pc, #252	; (adr r3, 83f68 <__ieee754_atan2+0x1a0>)
   83e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
   83e70:	f001 fc34 	bl	856dc <__aeabi_dsub>
   83e74:	a33e      	add	r3, pc, #248	; (adr r3, 83f70 <__ieee754_atan2+0x1a8>)
   83e76:	e9d3 2300 	ldrd	r2, r3, [r3]
   83e7a:	f001 fc2f 	bl	856dc <__aeabi_dsub>
   83e7e:	e005      	b.n	83e8c <__ieee754_atan2+0xc4>
   83e80:	4610      	mov	r0, r2
   83e82:	4619      	mov	r1, r3
   83e84:	e9dd 2300 	ldrd	r2, r3, [sp]
   83e88:	f001 fc2a 	bl	856e0 <__adddf3>
   83e8c:	b002      	add	sp, #8
   83e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83e92:	f1ba 0f03 	cmp.w	sl, #3
   83e96:	d8c5      	bhi.n	83e24 <__ieee754_atan2+0x5c>
   83e98:	e8df f00a 	tbb	[pc, sl]
   83e9c:	10140d0d 	.word	0x10140d0d
   83ea0:	2f00      	cmp	r7, #0
   83ea2:	db2e      	blt.n	83f02 <__ieee754_atan2+0x13a>
   83ea4:	a134      	add	r1, pc, #208	; (adr r1, 83f78 <__ieee754_atan2+0x1b0>)
   83ea6:	e9d1 0100 	ldrd	r0, r1, [r1]
   83eaa:	e7ef      	b.n	83e8c <__ieee754_atan2+0xc4>
   83eac:	b002      	add	sp, #8
   83eae:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83eb2:	f001 b91d 	b.w	850f0 <atan>
   83eb6:	e9dd 0100 	ldrd	r0, r1, [sp]
   83eba:	e7e7      	b.n	83e8c <__ieee754_atan2+0xc4>
   83ebc:	a130      	add	r1, pc, #192	; (adr r1, 83f80 <__ieee754_atan2+0x1b8>)
   83ebe:	e9d1 0100 	ldrd	r0, r1, [r1]
   83ec2:	e7e3      	b.n	83e8c <__ieee754_atan2+0xc4>
   83ec4:	a12a      	add	r1, pc, #168	; (adr r1, 83f70 <__ieee754_atan2+0x1a8>)
   83ec6:	e9d1 0100 	ldrd	r0, r1, [r1]
   83eca:	e7df      	b.n	83e8c <__ieee754_atan2+0xc4>
   83ecc:	a12a      	add	r1, pc, #168	; (adr r1, 83f78 <__ieee754_atan2+0x1b0>)
   83ece:	e9d1 0100 	ldrd	r0, r1, [r1]
   83ed2:	e7c1      	b.n	83e58 <__ieee754_atan2+0x90>
   83ed4:	45c1      	cmp	r9, r8
   83ed6:	d02e      	beq.n	83f36 <__ieee754_atan2+0x16e>
   83ed8:	f1ba 0f03 	cmp.w	sl, #3
   83edc:	d8a8      	bhi.n	83e30 <__ieee754_atan2+0x68>
   83ede:	a101      	add	r1, pc, #4	; (adr r1, 83ee4 <__ieee754_atan2+0x11c>)
   83ee0:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
   83ee4:	00083efd 	.word	0x00083efd
   83ee8:	00083ef5 	.word	0x00083ef5
   83eec:	00083ec5 	.word	0x00083ec5
   83ef0:	00083ebd 	.word	0x00083ebd
   83ef4:	2000      	movs	r0, #0
   83ef6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   83efa:	e7c7      	b.n	83e8c <__ieee754_atan2+0xc4>
   83efc:	2000      	movs	r0, #0
   83efe:	2100      	movs	r1, #0
   83f00:	e7c4      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f02:	a121      	add	r1, pc, #132	; (adr r1, 83f88 <__ieee754_atan2+0x1c0>)
   83f04:	e9d1 0100 	ldrd	r0, r1, [r1]
   83f08:	e7c0      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f0a:	a317      	add	r3, pc, #92	; (adr r3, 83f68 <__ieee754_atan2+0x1a0>)
   83f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
   83f10:	f001 fbe4 	bl	856dc <__aeabi_dsub>
   83f14:	4602      	mov	r2, r0
   83f16:	460b      	mov	r3, r1
   83f18:	a115      	add	r1, pc, #84	; (adr r1, 83f70 <__ieee754_atan2+0x1a8>)
   83f1a:	e9d1 0100 	ldrd	r0, r1, [r1]
   83f1e:	f001 fbdd 	bl	856dc <__aeabi_dsub>
   83f22:	e7b3      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f24:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83f28:	e7b0      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f2a:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
   83f2e:	da8b      	bge.n	83e48 <__ieee754_atan2+0x80>
   83f30:	2000      	movs	r0, #0
   83f32:	2100      	movs	r1, #0
   83f34:	e790      	b.n	83e58 <__ieee754_atan2+0x90>
   83f36:	f1ba 0f03 	cmp.w	sl, #3
   83f3a:	d8b1      	bhi.n	83ea0 <__ieee754_atan2+0xd8>
   83f3c:	e8df f00a 	tbb	[pc, sl]
   83f40:	0a0e0206 	.word	0x0a0e0206
   83f44:	a112      	add	r1, pc, #72	; (adr r1, 83f90 <__ieee754_atan2+0x1c8>)
   83f46:	e9d1 0100 	ldrd	r0, r1, [r1]
   83f4a:	e79f      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f4c:	a112      	add	r1, pc, #72	; (adr r1, 83f98 <__ieee754_atan2+0x1d0>)
   83f4e:	e9d1 0100 	ldrd	r0, r1, [r1]
   83f52:	e79b      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f54:	a112      	add	r1, pc, #72	; (adr r1, 83fa0 <__ieee754_atan2+0x1d8>)
   83f56:	e9d1 0100 	ldrd	r0, r1, [r1]
   83f5a:	e797      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f5c:	a112      	add	r1, pc, #72	; (adr r1, 83fa8 <__ieee754_atan2+0x1e0>)
   83f5e:	e9d1 0100 	ldrd	r0, r1, [r1]
   83f62:	e793      	b.n	83e8c <__ieee754_atan2+0xc4>
   83f64:	f3af 8000 	nop.w
   83f68:	33145c07 	.word	0x33145c07
   83f6c:	3ca1a626 	.word	0x3ca1a626
   83f70:	54442d18 	.word	0x54442d18
   83f74:	400921fb 	.word	0x400921fb
   83f78:	54442d18 	.word	0x54442d18
   83f7c:	3ff921fb 	.word	0x3ff921fb
   83f80:	54442d18 	.word	0x54442d18
   83f84:	c00921fb 	.word	0xc00921fb
   83f88:	54442d18 	.word	0x54442d18
   83f8c:	bff921fb 	.word	0xbff921fb
   83f90:	54442d18 	.word	0x54442d18
   83f94:	bfe921fb 	.word	0xbfe921fb
   83f98:	54442d18 	.word	0x54442d18
   83f9c:	3fe921fb 	.word	0x3fe921fb
   83fa0:	7f3321d2 	.word	0x7f3321d2
   83fa4:	c002d97c 	.word	0xc002d97c
   83fa8:	7f3321d2 	.word	0x7f3321d2
   83fac:	4002d97c 	.word	0x4002d97c
   83fb0:	7ff00000 	.word	0x7ff00000
   83fb4:	f3af 8000 	nop.w

00083fb8 <__ieee754_rem_pio2>:
   83fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83fbc:	4b96      	ldr	r3, [pc, #600]	; (84218 <__ieee754_rem_pio2+0x260>)
   83fbe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   83fc2:	429e      	cmp	r6, r3
   83fc4:	b091      	sub	sp, #68	; 0x44
   83fc6:	4604      	mov	r4, r0
   83fc8:	460d      	mov	r5, r1
   83fca:	468b      	mov	fp, r1
   83fcc:	4690      	mov	r8, r2
   83fce:	f340 8081 	ble.w	840d4 <__ieee754_rem_pio2+0x11c>
   83fd2:	4b92      	ldr	r3, [pc, #584]	; (8421c <__ieee754_rem_pio2+0x264>)
   83fd4:	429e      	cmp	r6, r3
   83fd6:	dc26      	bgt.n	84026 <__ieee754_rem_pio2+0x6e>
   83fd8:	a385      	add	r3, pc, #532	; (adr r3, 841f0 <__ieee754_rem_pio2+0x238>)
   83fda:	e9d3 2300 	ldrd	r2, r3, [r3]
   83fde:	2900      	cmp	r1, #0
   83fe0:	f340 81a0 	ble.w	84324 <__ieee754_rem_pio2+0x36c>
   83fe4:	f001 fb7a 	bl	856dc <__aeabi_dsub>
   83fe8:	4b8d      	ldr	r3, [pc, #564]	; (84220 <__ieee754_rem_pio2+0x268>)
   83fea:	4604      	mov	r4, r0
   83fec:	429e      	cmp	r6, r3
   83fee:	460d      	mov	r5, r1
   83ff0:	f000 8085 	beq.w	840fe <__ieee754_rem_pio2+0x146>
   83ff4:	a380      	add	r3, pc, #512	; (adr r3, 841f8 <__ieee754_rem_pio2+0x240>)
   83ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
   83ffa:	f001 fb6f 	bl	856dc <__aeabi_dsub>
   83ffe:	4602      	mov	r2, r0
   84000:	460b      	mov	r3, r1
   84002:	e9c8 2300 	strd	r2, r3, [r8]
   84006:	4620      	mov	r0, r4
   84008:	4629      	mov	r1, r5
   8400a:	f001 fb67 	bl	856dc <__aeabi_dsub>
   8400e:	a37a      	add	r3, pc, #488	; (adr r3, 841f8 <__ieee754_rem_pio2+0x240>)
   84010:	e9d3 2300 	ldrd	r2, r3, [r3]
   84014:	f001 fb62 	bl	856dc <__aeabi_dsub>
   84018:	2701      	movs	r7, #1
   8401a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8401e:	4638      	mov	r0, r7
   84020:	b011      	add	sp, #68	; 0x44
   84022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84026:	4b7f      	ldr	r3, [pc, #508]	; (84224 <__ieee754_rem_pio2+0x26c>)
   84028:	429e      	cmp	r6, r3
   8402a:	f340 8085 	ble.w	84138 <__ieee754_rem_pio2+0x180>
   8402e:	4b7e      	ldr	r3, [pc, #504]	; (84228 <__ieee754_rem_pio2+0x270>)
   84030:	429e      	cmp	r6, r3
   84032:	dc5a      	bgt.n	840ea <__ieee754_rem_pio2+0x132>
   84034:	ea4f 5926 	mov.w	r9, r6, asr #20
   84038:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
   8403c:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
   84040:	4629      	mov	r1, r5
   84042:	4604      	mov	r4, r0
   84044:	f001 ff98 	bl	85f78 <__aeabi_d2iz>
   84048:	f001 fc96 	bl	85978 <__aeabi_i2d>
   8404c:	4606      	mov	r6, r0
   8404e:	460f      	mov	r7, r1
   84050:	4602      	mov	r2, r0
   84052:	460b      	mov	r3, r1
   84054:	4620      	mov	r0, r4
   84056:	4629      	mov	r1, r5
   84058:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
   8405c:	f001 fb3e 	bl	856dc <__aeabi_dsub>
   84060:	2200      	movs	r2, #0
   84062:	4b72      	ldr	r3, [pc, #456]	; (8422c <__ieee754_rem_pio2+0x274>)
   84064:	f001 fcee 	bl	85a44 <__aeabi_dmul>
   84068:	460f      	mov	r7, r1
   8406a:	4606      	mov	r6, r0
   8406c:	f001 ff84 	bl	85f78 <__aeabi_d2iz>
   84070:	f001 fc82 	bl	85978 <__aeabi_i2d>
   84074:	4602      	mov	r2, r0
   84076:	460b      	mov	r3, r1
   84078:	4604      	mov	r4, r0
   8407a:	460d      	mov	r5, r1
   8407c:	4630      	mov	r0, r6
   8407e:	4639      	mov	r1, r7
   84080:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
   84084:	f001 fb2a 	bl	856dc <__aeabi_dsub>
   84088:	2200      	movs	r2, #0
   8408a:	4b68      	ldr	r3, [pc, #416]	; (8422c <__ieee754_rem_pio2+0x274>)
   8408c:	f001 fcda 	bl	85a44 <__aeabi_dmul>
   84090:	2200      	movs	r2, #0
   84092:	2300      	movs	r3, #0
   84094:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   84098:	f001 ff3c 	bl	85f14 <__aeabi_dcmpeq>
   8409c:	2800      	cmp	r0, #0
   8409e:	f000 816d 	beq.w	8437c <__ieee754_rem_pio2+0x3c4>
   840a2:	2300      	movs	r3, #0
   840a4:	4620      	mov	r0, r4
   840a6:	4629      	mov	r1, r5
   840a8:	2200      	movs	r2, #0
   840aa:	f001 ff33 	bl	85f14 <__aeabi_dcmpeq>
   840ae:	2800      	cmp	r0, #0
   840b0:	bf14      	ite	ne
   840b2:	2301      	movne	r3, #1
   840b4:	2302      	moveq	r3, #2
   840b6:	485e      	ldr	r0, [pc, #376]	; (84230 <__ieee754_rem_pio2+0x278>)
   840b8:	2102      	movs	r1, #2
   840ba:	9001      	str	r0, [sp, #4]
   840bc:	9100      	str	r1, [sp, #0]
   840be:	464a      	mov	r2, r9
   840c0:	a80a      	add	r0, sp, #40	; 0x28
   840c2:	4641      	mov	r1, r8
   840c4:	f000 fb7c 	bl	847c0 <__kernel_rem_pio2>
   840c8:	f1bb 0f00 	cmp.w	fp, #0
   840cc:	f2c0 8148 	blt.w	84360 <__ieee754_rem_pio2+0x3a8>
   840d0:	4607      	mov	r7, r0
   840d2:	e006      	b.n	840e2 <__ieee754_rem_pio2+0x12a>
   840d4:	2200      	movs	r2, #0
   840d6:	2300      	movs	r3, #0
   840d8:	e9c8 4500 	strd	r4, r5, [r8]
   840dc:	e9c8 2302 	strd	r2, r3, [r8, #8]
   840e0:	2700      	movs	r7, #0
   840e2:	4638      	mov	r0, r7
   840e4:	b011      	add	sp, #68	; 0x44
   840e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   840ea:	4602      	mov	r2, r0
   840ec:	460b      	mov	r3, r1
   840ee:	f001 faf5 	bl	856dc <__aeabi_dsub>
   840f2:	2700      	movs	r7, #0
   840f4:	e9c8 0102 	strd	r0, r1, [r8, #8]
   840f8:	e9c8 0100 	strd	r0, r1, [r8]
   840fc:	e7f1      	b.n	840e2 <__ieee754_rem_pio2+0x12a>
   840fe:	a340      	add	r3, pc, #256	; (adr r3, 84200 <__ieee754_rem_pio2+0x248>)
   84100:	e9d3 2300 	ldrd	r2, r3, [r3]
   84104:	f001 faea 	bl	856dc <__aeabi_dsub>
   84108:	a33f      	add	r3, pc, #252	; (adr r3, 84208 <__ieee754_rem_pio2+0x250>)
   8410a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8410e:	4604      	mov	r4, r0
   84110:	460d      	mov	r5, r1
   84112:	f001 fae3 	bl	856dc <__aeabi_dsub>
   84116:	4602      	mov	r2, r0
   84118:	460b      	mov	r3, r1
   8411a:	e9c8 2300 	strd	r2, r3, [r8]
   8411e:	4620      	mov	r0, r4
   84120:	4629      	mov	r1, r5
   84122:	f001 fadb 	bl	856dc <__aeabi_dsub>
   84126:	a338      	add	r3, pc, #224	; (adr r3, 84208 <__ieee754_rem_pio2+0x250>)
   84128:	e9d3 2300 	ldrd	r2, r3, [r3]
   8412c:	f001 fad6 	bl	856dc <__aeabi_dsub>
   84130:	2701      	movs	r7, #1
   84132:	e9c8 0102 	strd	r0, r1, [r8, #8]
   84136:	e7d4      	b.n	840e2 <__ieee754_rem_pio2+0x12a>
   84138:	f001 f982 	bl	85440 <fabs>
   8413c:	a334      	add	r3, pc, #208	; (adr r3, 84210 <__ieee754_rem_pio2+0x258>)
   8413e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84142:	4604      	mov	r4, r0
   84144:	460d      	mov	r5, r1
   84146:	f001 fc7d 	bl	85a44 <__aeabi_dmul>
   8414a:	2200      	movs	r2, #0
   8414c:	4b39      	ldr	r3, [pc, #228]	; (84234 <__ieee754_rem_pio2+0x27c>)
   8414e:	f001 fac7 	bl	856e0 <__adddf3>
   84152:	f001 ff11 	bl	85f78 <__aeabi_d2iz>
   84156:	4607      	mov	r7, r0
   84158:	f001 fc0e 	bl	85978 <__aeabi_i2d>
   8415c:	a324      	add	r3, pc, #144	; (adr r3, 841f0 <__ieee754_rem_pio2+0x238>)
   8415e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84162:	e9cd 0106 	strd	r0, r1, [sp, #24]
   84166:	f001 fc6d 	bl	85a44 <__aeabi_dmul>
   8416a:	4602      	mov	r2, r0
   8416c:	460b      	mov	r3, r1
   8416e:	4620      	mov	r0, r4
   84170:	4629      	mov	r1, r5
   84172:	f001 fab3 	bl	856dc <__aeabi_dsub>
   84176:	a320      	add	r3, pc, #128	; (adr r3, 841f8 <__ieee754_rem_pio2+0x240>)
   84178:	e9d3 2300 	ldrd	r2, r3, [r3]
   8417c:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84180:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   84184:	f001 fc5e 	bl	85a44 <__aeabi_dmul>
   84188:	2f1f      	cmp	r7, #31
   8418a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8418e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84192:	dc53      	bgt.n	8423c <__ieee754_rem_pio2+0x284>
   84194:	4b28      	ldr	r3, [pc, #160]	; (84238 <__ieee754_rem_pio2+0x280>)
   84196:	1e7a      	subs	r2, r7, #1
   84198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8419c:	42b3      	cmp	r3, r6
   8419e:	d04d      	beq.n	8423c <__ieee754_rem_pio2+0x284>
   841a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   841a4:	f001 fa9a 	bl	856dc <__aeabi_dsub>
   841a8:	4604      	mov	r4, r0
   841aa:	460d      	mov	r5, r1
   841ac:	e9c8 4500 	strd	r4, r5, [r8]
   841b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   841b4:	4622      	mov	r2, r4
   841b6:	462b      	mov	r3, r5
   841b8:	f001 fa90 	bl	856dc <__aeabi_dsub>
   841bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   841c0:	f001 fa8c 	bl	856dc <__aeabi_dsub>
   841c4:	f1bb 0f00 	cmp.w	fp, #0
   841c8:	e9c8 0102 	strd	r0, r1, [r8, #8]
   841cc:	da89      	bge.n	840e2 <__ieee754_rem_pio2+0x12a>
   841ce:	4626      	mov	r6, r4
   841d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   841d4:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
   841d8:	427f      	negs	r7, r7
   841da:	f8c8 6000 	str.w	r6, [r8]
   841de:	f8c8 4004 	str.w	r4, [r8, #4]
   841e2:	f8c8 0008 	str.w	r0, [r8, #8]
   841e6:	f8c8 300c 	str.w	r3, [r8, #12]
   841ea:	e77a      	b.n	840e2 <__ieee754_rem_pio2+0x12a>
   841ec:	f3af 8000 	nop.w
   841f0:	54400000 	.word	0x54400000
   841f4:	3ff921fb 	.word	0x3ff921fb
   841f8:	1a626331 	.word	0x1a626331
   841fc:	3dd0b461 	.word	0x3dd0b461
   84200:	1a600000 	.word	0x1a600000
   84204:	3dd0b461 	.word	0x3dd0b461
   84208:	2e037073 	.word	0x2e037073
   8420c:	3ba3198a 	.word	0x3ba3198a
   84210:	6dc9c883 	.word	0x6dc9c883
   84214:	3fe45f30 	.word	0x3fe45f30
   84218:	3fe921fb 	.word	0x3fe921fb
   8421c:	4002d97b 	.word	0x4002d97b
   84220:	3ff921fb 	.word	0x3ff921fb
   84224:	413921fb 	.word	0x413921fb
   84228:	7fefffff 	.word	0x7fefffff
   8422c:	41700000 	.word	0x41700000
   84230:	00089664 	.word	0x00089664
   84234:	3fe00000 	.word	0x3fe00000
   84238:	000895e4 	.word	0x000895e4
   8423c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84240:	f001 fa4c 	bl	856dc <__aeabi_dsub>
   84244:	1536      	asrs	r6, r6, #20
   84246:	f3c1 530a 	ubfx	r3, r1, #20, #11
   8424a:	1af3      	subs	r3, r6, r3
   8424c:	4604      	mov	r4, r0
   8424e:	460d      	mov	r5, r1
   84250:	2b10      	cmp	r3, #16
   84252:	e9c8 4500 	strd	r4, r5, [r8]
   84256:	ddab      	ble.n	841b0 <__ieee754_rem_pio2+0x1f8>
   84258:	a35b      	add	r3, pc, #364	; (adr r3, 843c8 <__ieee754_rem_pio2+0x410>)
   8425a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8425e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   84262:	f001 fbef 	bl	85a44 <__aeabi_dmul>
   84266:	4604      	mov	r4, r0
   84268:	460d      	mov	r5, r1
   8426a:	4622      	mov	r2, r4
   8426c:	462b      	mov	r3, r5
   8426e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84272:	f001 fa33 	bl	856dc <__aeabi_dsub>
   84276:	e9cd 0108 	strd	r0, r1, [sp, #32]
   8427a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8427e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84282:	f001 fa2b 	bl	856dc <__aeabi_dsub>
   84286:	4622      	mov	r2, r4
   84288:	462b      	mov	r3, r5
   8428a:	f001 fa27 	bl	856dc <__aeabi_dsub>
   8428e:	a350      	add	r3, pc, #320	; (adr r3, 843d0 <__ieee754_rem_pio2+0x418>)
   84290:	e9d3 2300 	ldrd	r2, r3, [r3]
   84294:	4604      	mov	r4, r0
   84296:	460d      	mov	r5, r1
   84298:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8429c:	f001 fbd2 	bl	85a44 <__aeabi_dmul>
   842a0:	4622      	mov	r2, r4
   842a2:	462b      	mov	r3, r5
   842a4:	f001 fa1a 	bl	856dc <__aeabi_dsub>
   842a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
   842ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   842b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   842b4:	f001 fa12 	bl	856dc <__aeabi_dsub>
   842b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
   842bc:	1af6      	subs	r6, r6, r3
   842be:	4604      	mov	r4, r0
   842c0:	460d      	mov	r5, r1
   842c2:	2e31      	cmp	r6, #49	; 0x31
   842c4:	e9c8 4500 	strd	r4, r5, [r8]
   842c8:	dd78      	ble.n	843bc <__ieee754_rem_pio2+0x404>
   842ca:	a343      	add	r3, pc, #268	; (adr r3, 843d8 <__ieee754_rem_pio2+0x420>)
   842cc:	e9d3 2300 	ldrd	r2, r3, [r3]
   842d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   842d4:	f001 fbb6 	bl	85a44 <__aeabi_dmul>
   842d8:	4604      	mov	r4, r0
   842da:	460d      	mov	r5, r1
   842dc:	4622      	mov	r2, r4
   842de:	462b      	mov	r3, r5
   842e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   842e4:	f001 f9fa 	bl	856dc <__aeabi_dsub>
   842e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   842ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   842f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   842f4:	f001 f9f2 	bl	856dc <__aeabi_dsub>
   842f8:	4622      	mov	r2, r4
   842fa:	462b      	mov	r3, r5
   842fc:	f001 f9ee 	bl	856dc <__aeabi_dsub>
   84300:	a337      	add	r3, pc, #220	; (adr r3, 843e0 <__ieee754_rem_pio2+0x428>)
   84302:	e9d3 2300 	ldrd	r2, r3, [r3]
   84306:	4604      	mov	r4, r0
   84308:	460d      	mov	r5, r1
   8430a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8430e:	f001 fb99 	bl	85a44 <__aeabi_dmul>
   84312:	4622      	mov	r2, r4
   84314:	462b      	mov	r3, r5
   84316:	f001 f9e1 	bl	856dc <__aeabi_dsub>
   8431a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8431e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84322:	e73d      	b.n	841a0 <__ieee754_rem_pio2+0x1e8>
   84324:	f001 f9dc 	bl	856e0 <__adddf3>
   84328:	4b31      	ldr	r3, [pc, #196]	; (843f0 <__ieee754_rem_pio2+0x438>)
   8432a:	4604      	mov	r4, r0
   8432c:	429e      	cmp	r6, r3
   8432e:	460d      	mov	r5, r1
   84330:	d026      	beq.n	84380 <__ieee754_rem_pio2+0x3c8>
   84332:	a32d      	add	r3, pc, #180	; (adr r3, 843e8 <__ieee754_rem_pio2+0x430>)
   84334:	e9d3 2300 	ldrd	r2, r3, [r3]
   84338:	f001 f9d2 	bl	856e0 <__adddf3>
   8433c:	4602      	mov	r2, r0
   8433e:	460b      	mov	r3, r1
   84340:	e9c8 2300 	strd	r2, r3, [r8]
   84344:	4620      	mov	r0, r4
   84346:	4629      	mov	r1, r5
   84348:	f001 f9c8 	bl	856dc <__aeabi_dsub>
   8434c:	a326      	add	r3, pc, #152	; (adr r3, 843e8 <__ieee754_rem_pio2+0x430>)
   8434e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84352:	f001 f9c5 	bl	856e0 <__adddf3>
   84356:	f04f 37ff 	mov.w	r7, #4294967295
   8435a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8435e:	e6c0      	b.n	840e2 <__ieee754_rem_pio2+0x12a>
   84360:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84364:	f8d8 300c 	ldr.w	r3, [r8, #12]
   84368:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
   8436c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   84370:	4247      	negs	r7, r0
   84372:	f8c8 2004 	str.w	r2, [r8, #4]
   84376:	f8c8 300c 	str.w	r3, [r8, #12]
   8437a:	e6b2      	b.n	840e2 <__ieee754_rem_pio2+0x12a>
   8437c:	2303      	movs	r3, #3
   8437e:	e69a      	b.n	840b6 <__ieee754_rem_pio2+0xfe>
   84380:	a311      	add	r3, pc, #68	; (adr r3, 843c8 <__ieee754_rem_pio2+0x410>)
   84382:	e9d3 2300 	ldrd	r2, r3, [r3]
   84386:	f001 f9ab 	bl	856e0 <__adddf3>
   8438a:	a311      	add	r3, pc, #68	; (adr r3, 843d0 <__ieee754_rem_pio2+0x418>)
   8438c:	e9d3 2300 	ldrd	r2, r3, [r3]
   84390:	4604      	mov	r4, r0
   84392:	460d      	mov	r5, r1
   84394:	f001 f9a4 	bl	856e0 <__adddf3>
   84398:	4602      	mov	r2, r0
   8439a:	460b      	mov	r3, r1
   8439c:	e9c8 2300 	strd	r2, r3, [r8]
   843a0:	4620      	mov	r0, r4
   843a2:	4629      	mov	r1, r5
   843a4:	f001 f99a 	bl	856dc <__aeabi_dsub>
   843a8:	a309      	add	r3, pc, #36	; (adr r3, 843d0 <__ieee754_rem_pio2+0x418>)
   843aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   843ae:	f001 f997 	bl	856e0 <__adddf3>
   843b2:	f04f 37ff 	mov.w	r7, #4294967295
   843b6:	e9c8 0102 	strd	r0, r1, [r8, #8]
   843ba:	e692      	b.n	840e2 <__ieee754_rem_pio2+0x12a>
   843bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   843c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
   843c4:	e6f4      	b.n	841b0 <__ieee754_rem_pio2+0x1f8>
   843c6:	bf00      	nop
   843c8:	1a600000 	.word	0x1a600000
   843cc:	3dd0b461 	.word	0x3dd0b461
   843d0:	2e037073 	.word	0x2e037073
   843d4:	3ba3198a 	.word	0x3ba3198a
   843d8:	2e000000 	.word	0x2e000000
   843dc:	3ba3198a 	.word	0x3ba3198a
   843e0:	252049c1 	.word	0x252049c1
   843e4:	397b839a 	.word	0x397b839a
   843e8:	1a626331 	.word	0x1a626331
   843ec:	3dd0b461 	.word	0x3dd0b461
   843f0:	3ff921fb 	.word	0x3ff921fb
   843f4:	f3af 8000 	nop.w

000843f8 <__ieee754_sqrt>:
   843f8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   843fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84400:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   84404:	f8df 816c 	ldr.w	r8, [pc, #364]	; 84574 <__ieee754_sqrt+0x17c>
   84408:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   8440c:	45c4      	cmp	ip, r8
   8440e:	4606      	mov	r6, r0
   84410:	460f      	mov	r7, r1
   84412:	460b      	mov	r3, r1
   84414:	4602      	mov	r2, r0
   84416:	f000 808f 	beq.w	84538 <__ieee754_sqrt+0x140>
   8441a:	2900      	cmp	r1, #0
   8441c:	dd6f      	ble.n	844fe <__ieee754_sqrt+0x106>
   8441e:	150f      	asrs	r7, r1, #20
   84420:	d078      	beq.n	84514 <__ieee754_sqrt+0x11c>
   84422:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   84426:	f3c3 0313 	ubfx	r3, r3, #0, #20
   8442a:	07f9      	lsls	r1, r7, #31
   8442c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84430:	d460      	bmi.n	844f4 <__ieee754_sqrt+0xfc>
   84432:	0fd1      	lsrs	r1, r2, #31
   84434:	f04f 0c00 	mov.w	ip, #0
   84438:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   8443c:	107f      	asrs	r7, r7, #1
   8443e:	0052      	lsls	r2, r2, #1
   84440:	4665      	mov	r5, ip
   84442:	2016      	movs	r0, #22
   84444:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   84448:	186c      	adds	r4, r5, r1
   8444a:	429c      	cmp	r4, r3
   8444c:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   84450:	ea4f 0242 	mov.w	r2, r2, lsl #1
   84454:	dc02      	bgt.n	8445c <__ieee754_sqrt+0x64>
   84456:	1b1b      	subs	r3, r3, r4
   84458:	1865      	adds	r5, r4, r1
   8445a:	448c      	add	ip, r1
   8445c:	3801      	subs	r0, #1
   8445e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   84462:	ea4f 0151 	mov.w	r1, r1, lsr #1
   84466:	d1ef      	bne.n	84448 <__ieee754_sqrt+0x50>
   84468:	4680      	mov	r8, r0
   8446a:	2620      	movs	r6, #32
   8446c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   84470:	e009      	b.n	84486 <__ieee754_sqrt+0x8e>
   84472:	d023      	beq.n	844bc <__ieee754_sqrt+0xc4>
   84474:	0fd4      	lsrs	r4, r2, #31
   84476:	3e01      	subs	r6, #1
   84478:	ea4f 0151 	mov.w	r1, r1, lsr #1
   8447c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   84480:	ea4f 0242 	mov.w	r2, r2, lsl #1
   84484:	d01e      	beq.n	844c4 <__ieee754_sqrt+0xcc>
   84486:	42ab      	cmp	r3, r5
   84488:	eb01 0408 	add.w	r4, r1, r8
   8448c:	ddf1      	ble.n	84472 <__ieee754_sqrt+0x7a>
   8448e:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   84492:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   84496:	eb04 0801 	add.w	r8, r4, r1
   8449a:	d009      	beq.n	844b0 <__ieee754_sqrt+0xb8>
   8449c:	46a9      	mov	r9, r5
   8449e:	1b5b      	subs	r3, r3, r5
   844a0:	4294      	cmp	r4, r2
   844a2:	bf88      	it	hi
   844a4:	f103 33ff 	addhi.w	r3, r3, #4294967295
   844a8:	1b12      	subs	r2, r2, r4
   844aa:	4408      	add	r0, r1
   844ac:	464d      	mov	r5, r9
   844ae:	e7e1      	b.n	84474 <__ieee754_sqrt+0x7c>
   844b0:	f1b8 0f00 	cmp.w	r8, #0
   844b4:	dbf2      	blt.n	8449c <__ieee754_sqrt+0xa4>
   844b6:	f105 0901 	add.w	r9, r5, #1
   844ba:	e7f0      	b.n	8449e <__ieee754_sqrt+0xa6>
   844bc:	4294      	cmp	r4, r2
   844be:	d9e6      	bls.n	8448e <__ieee754_sqrt+0x96>
   844c0:	461d      	mov	r5, r3
   844c2:	e7d7      	b.n	84474 <__ieee754_sqrt+0x7c>
   844c4:	431a      	orrs	r2, r3
   844c6:	d004      	beq.n	844d2 <__ieee754_sqrt+0xda>
   844c8:	1c43      	adds	r3, r0, #1
   844ca:	d041      	beq.n	84550 <__ieee754_sqrt+0x158>
   844cc:	f000 0301 	and.w	r3, r0, #1
   844d0:	4418      	add	r0, r3
   844d2:	0846      	lsrs	r6, r0, #1
   844d4:	ea4f 036c 	mov.w	r3, ip, asr #1
   844d8:	f01c 0f01 	tst.w	ip, #1
   844dc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   844e0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   844e4:	bf18      	it	ne
   844e6:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   844ea:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   844ee:	4630      	mov	r0, r6
   844f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   844f4:	0fd1      	lsrs	r1, r2, #31
   844f6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   844fa:	0052      	lsls	r2, r2, #1
   844fc:	e799      	b.n	84432 <__ieee754_sqrt+0x3a>
   844fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   84502:	4303      	orrs	r3, r0
   84504:	d022      	beq.n	8454c <__ieee754_sqrt+0x154>
   84506:	bb51      	cbnz	r1, 8455e <__ieee754_sqrt+0x166>
   84508:	460f      	mov	r7, r1
   8450a:	0ad3      	lsrs	r3, r2, #11
   8450c:	3f15      	subs	r7, #21
   8450e:	0552      	lsls	r2, r2, #21
   84510:	2b00      	cmp	r3, #0
   84512:	d0fa      	beq.n	8450a <__ieee754_sqrt+0x112>
   84514:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   84518:	d11d      	bne.n	84556 <__ieee754_sqrt+0x15e>
   8451a:	005b      	lsls	r3, r3, #1
   8451c:	02d8      	lsls	r0, r3, #11
   8451e:	f101 0101 	add.w	r1, r1, #1
   84522:	d5fa      	bpl.n	8451a <__ieee754_sqrt+0x122>
   84524:	f1c1 0001 	rsb	r0, r1, #1
   84528:	f1c1 0420 	rsb	r4, r1, #32
   8452c:	fa22 f404 	lsr.w	r4, r2, r4
   84530:	4407      	add	r7, r0
   84532:	408a      	lsls	r2, r1
   84534:	4323      	orrs	r3, r4
   84536:	e774      	b.n	84422 <__ieee754_sqrt+0x2a>
   84538:	4602      	mov	r2, r0
   8453a:	460b      	mov	r3, r1
   8453c:	f001 fa82 	bl	85a44 <__aeabi_dmul>
   84540:	4632      	mov	r2, r6
   84542:	463b      	mov	r3, r7
   84544:	f001 f8cc 	bl	856e0 <__adddf3>
   84548:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8454c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84550:	f10c 0c01 	add.w	ip, ip, #1
   84554:	e7be      	b.n	844d4 <__ieee754_sqrt+0xdc>
   84556:	2420      	movs	r4, #32
   84558:	2001      	movs	r0, #1
   8455a:	2100      	movs	r1, #0
   8455c:	e7e6      	b.n	8452c <__ieee754_sqrt+0x134>
   8455e:	4602      	mov	r2, r0
   84560:	460b      	mov	r3, r1
   84562:	f001 f8bb 	bl	856dc <__aeabi_dsub>
   84566:	4602      	mov	r2, r0
   84568:	460b      	mov	r3, r1
   8456a:	f001 fb95 	bl	85c98 <__aeabi_ddiv>
   8456e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84572:	bf00      	nop
   84574:	7ff00000 	.word	0x7ff00000

00084578 <__kernel_cos>:
   84578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8457c:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   84580:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
   84584:	b085      	sub	sp, #20
   84586:	4606      	mov	r6, r0
   84588:	460f      	mov	r7, r1
   8458a:	4692      	mov	sl, r2
   8458c:	469b      	mov	fp, r3
   8458e:	da6b      	bge.n	84668 <__kernel_cos+0xf0>
   84590:	f001 fcf2 	bl	85f78 <__aeabi_d2iz>
   84594:	2800      	cmp	r0, #0
   84596:	f000 80ea 	beq.w	8476e <__kernel_cos+0x1f6>
   8459a:	4632      	mov	r2, r6
   8459c:	463b      	mov	r3, r7
   8459e:	4630      	mov	r0, r6
   845a0:	4639      	mov	r1, r7
   845a2:	f001 fa4f 	bl	85a44 <__aeabi_dmul>
   845a6:	a374      	add	r3, pc, #464	; (adr r3, 84778 <__kernel_cos+0x200>)
   845a8:	e9d3 2300 	ldrd	r2, r3, [r3]
   845ac:	4604      	mov	r4, r0
   845ae:	460d      	mov	r5, r1
   845b0:	f001 fa48 	bl	85a44 <__aeabi_dmul>
   845b4:	a372      	add	r3, pc, #456	; (adr r3, 84780 <__kernel_cos+0x208>)
   845b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   845ba:	f001 f891 	bl	856e0 <__adddf3>
   845be:	4622      	mov	r2, r4
   845c0:	462b      	mov	r3, r5
   845c2:	f001 fa3f 	bl	85a44 <__aeabi_dmul>
   845c6:	a370      	add	r3, pc, #448	; (adr r3, 84788 <__kernel_cos+0x210>)
   845c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   845cc:	f001 f886 	bl	856dc <__aeabi_dsub>
   845d0:	4622      	mov	r2, r4
   845d2:	462b      	mov	r3, r5
   845d4:	f001 fa36 	bl	85a44 <__aeabi_dmul>
   845d8:	a36d      	add	r3, pc, #436	; (adr r3, 84790 <__kernel_cos+0x218>)
   845da:	e9d3 2300 	ldrd	r2, r3, [r3]
   845de:	f001 f87f 	bl	856e0 <__adddf3>
   845e2:	4622      	mov	r2, r4
   845e4:	462b      	mov	r3, r5
   845e6:	f001 fa2d 	bl	85a44 <__aeabi_dmul>
   845ea:	a36b      	add	r3, pc, #428	; (adr r3, 84798 <__kernel_cos+0x220>)
   845ec:	e9d3 2300 	ldrd	r2, r3, [r3]
   845f0:	f001 f874 	bl	856dc <__aeabi_dsub>
   845f4:	4622      	mov	r2, r4
   845f6:	462b      	mov	r3, r5
   845f8:	f001 fa24 	bl	85a44 <__aeabi_dmul>
   845fc:	a368      	add	r3, pc, #416	; (adr r3, 847a0 <__kernel_cos+0x228>)
   845fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   84602:	f001 f86d 	bl	856e0 <__adddf3>
   84606:	4622      	mov	r2, r4
   84608:	462b      	mov	r3, r5
   8460a:	f001 fa1b 	bl	85a44 <__aeabi_dmul>
   8460e:	e9cd 0100 	strd	r0, r1, [sp]
   84612:	4620      	mov	r0, r4
   84614:	4629      	mov	r1, r5
   84616:	2200      	movs	r2, #0
   84618:	4b63      	ldr	r3, [pc, #396]	; (847a8 <__kernel_cos+0x230>)
   8461a:	f001 fa13 	bl	85a44 <__aeabi_dmul>
   8461e:	e9dd 2300 	ldrd	r2, r3, [sp]
   84622:	4680      	mov	r8, r0
   84624:	4689      	mov	r9, r1
   84626:	4620      	mov	r0, r4
   84628:	4629      	mov	r1, r5
   8462a:	f001 fa0b 	bl	85a44 <__aeabi_dmul>
   8462e:	4652      	mov	r2, sl
   84630:	4604      	mov	r4, r0
   84632:	460d      	mov	r5, r1
   84634:	465b      	mov	r3, fp
   84636:	4630      	mov	r0, r6
   84638:	4639      	mov	r1, r7
   8463a:	f001 fa03 	bl	85a44 <__aeabi_dmul>
   8463e:	4602      	mov	r2, r0
   84640:	460b      	mov	r3, r1
   84642:	4620      	mov	r0, r4
   84644:	4629      	mov	r1, r5
   84646:	f001 f849 	bl	856dc <__aeabi_dsub>
   8464a:	4602      	mov	r2, r0
   8464c:	460b      	mov	r3, r1
   8464e:	4640      	mov	r0, r8
   84650:	4649      	mov	r1, r9
   84652:	f001 f843 	bl	856dc <__aeabi_dsub>
   84656:	4602      	mov	r2, r0
   84658:	460b      	mov	r3, r1
   8465a:	2000      	movs	r0, #0
   8465c:	4953      	ldr	r1, [pc, #332]	; (847ac <__kernel_cos+0x234>)
   8465e:	f001 f83d 	bl	856dc <__aeabi_dsub>
   84662:	b005      	add	sp, #20
   84664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84668:	4602      	mov	r2, r0
   8466a:	460b      	mov	r3, r1
   8466c:	f001 f9ea 	bl	85a44 <__aeabi_dmul>
   84670:	a341      	add	r3, pc, #260	; (adr r3, 84778 <__kernel_cos+0x200>)
   84672:	e9d3 2300 	ldrd	r2, r3, [r3]
   84676:	4604      	mov	r4, r0
   84678:	460d      	mov	r5, r1
   8467a:	f001 f9e3 	bl	85a44 <__aeabi_dmul>
   8467e:	a340      	add	r3, pc, #256	; (adr r3, 84780 <__kernel_cos+0x208>)
   84680:	e9d3 2300 	ldrd	r2, r3, [r3]
   84684:	f001 f82c 	bl	856e0 <__adddf3>
   84688:	4622      	mov	r2, r4
   8468a:	462b      	mov	r3, r5
   8468c:	f001 f9da 	bl	85a44 <__aeabi_dmul>
   84690:	a33d      	add	r3, pc, #244	; (adr r3, 84788 <__kernel_cos+0x210>)
   84692:	e9d3 2300 	ldrd	r2, r3, [r3]
   84696:	f001 f821 	bl	856dc <__aeabi_dsub>
   8469a:	4622      	mov	r2, r4
   8469c:	462b      	mov	r3, r5
   8469e:	f001 f9d1 	bl	85a44 <__aeabi_dmul>
   846a2:	a33b      	add	r3, pc, #236	; (adr r3, 84790 <__kernel_cos+0x218>)
   846a4:	e9d3 2300 	ldrd	r2, r3, [r3]
   846a8:	f001 f81a 	bl	856e0 <__adddf3>
   846ac:	4622      	mov	r2, r4
   846ae:	462b      	mov	r3, r5
   846b0:	f001 f9c8 	bl	85a44 <__aeabi_dmul>
   846b4:	a338      	add	r3, pc, #224	; (adr r3, 84798 <__kernel_cos+0x220>)
   846b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   846ba:	f001 f80f 	bl	856dc <__aeabi_dsub>
   846be:	4622      	mov	r2, r4
   846c0:	462b      	mov	r3, r5
   846c2:	f001 f9bf 	bl	85a44 <__aeabi_dmul>
   846c6:	a336      	add	r3, pc, #216	; (adr r3, 847a0 <__kernel_cos+0x228>)
   846c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   846cc:	f001 f808 	bl	856e0 <__adddf3>
   846d0:	462b      	mov	r3, r5
   846d2:	4622      	mov	r2, r4
   846d4:	f001 f9b6 	bl	85a44 <__aeabi_dmul>
   846d8:	4b35      	ldr	r3, [pc, #212]	; (847b0 <__kernel_cos+0x238>)
   846da:	e9cd 0100 	strd	r0, r1, [sp]
   846de:	4599      	cmp	r9, r3
   846e0:	dd97      	ble.n	84612 <__kernel_cos+0x9a>
   846e2:	4b34      	ldr	r3, [pc, #208]	; (847b4 <__kernel_cos+0x23c>)
   846e4:	2200      	movs	r2, #0
   846e6:	4599      	cmp	r9, r3
   846e8:	dc39      	bgt.n	8475e <__kernel_cos+0x1e6>
   846ea:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
   846ee:	2200      	movs	r2, #0
   846f0:	2000      	movs	r0, #0
   846f2:	492e      	ldr	r1, [pc, #184]	; (847ac <__kernel_cos+0x234>)
   846f4:	4690      	mov	r8, r2
   846f6:	4699      	mov	r9, r3
   846f8:	f000 fff0 	bl	856dc <__aeabi_dsub>
   846fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84700:	4620      	mov	r0, r4
   84702:	4629      	mov	r1, r5
   84704:	2200      	movs	r2, #0
   84706:	4b28      	ldr	r3, [pc, #160]	; (847a8 <__kernel_cos+0x230>)
   84708:	f001 f99c 	bl	85a44 <__aeabi_dmul>
   8470c:	4642      	mov	r2, r8
   8470e:	464b      	mov	r3, r9
   84710:	f000 ffe4 	bl	856dc <__aeabi_dsub>
   84714:	e9dd 2300 	ldrd	r2, r3, [sp]
   84718:	4680      	mov	r8, r0
   8471a:	4689      	mov	r9, r1
   8471c:	4620      	mov	r0, r4
   8471e:	4629      	mov	r1, r5
   84720:	f001 f990 	bl	85a44 <__aeabi_dmul>
   84724:	4652      	mov	r2, sl
   84726:	4604      	mov	r4, r0
   84728:	460d      	mov	r5, r1
   8472a:	465b      	mov	r3, fp
   8472c:	4630      	mov	r0, r6
   8472e:	4639      	mov	r1, r7
   84730:	f001 f988 	bl	85a44 <__aeabi_dmul>
   84734:	4602      	mov	r2, r0
   84736:	460b      	mov	r3, r1
   84738:	4620      	mov	r0, r4
   8473a:	4629      	mov	r1, r5
   8473c:	f000 ffce 	bl	856dc <__aeabi_dsub>
   84740:	4602      	mov	r2, r0
   84742:	460b      	mov	r3, r1
   84744:	4640      	mov	r0, r8
   84746:	4649      	mov	r1, r9
   84748:	f000 ffc8 	bl	856dc <__aeabi_dsub>
   8474c:	4602      	mov	r2, r0
   8474e:	460b      	mov	r3, r1
   84750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84754:	f000 ffc2 	bl	856dc <__aeabi_dsub>
   84758:	b005      	add	sp, #20
   8475a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8475e:	4b16      	ldr	r3, [pc, #88]	; (847b8 <__kernel_cos+0x240>)
   84760:	f04f 0800 	mov.w	r8, #0
   84764:	e9cd 2302 	strd	r2, r3, [sp, #8]
   84768:	f8df 9050 	ldr.w	r9, [pc, #80]	; 847bc <__kernel_cos+0x244>
   8476c:	e7c8      	b.n	84700 <__kernel_cos+0x188>
   8476e:	490f      	ldr	r1, [pc, #60]	; (847ac <__kernel_cos+0x234>)
   84770:	2000      	movs	r0, #0
   84772:	b005      	add	sp, #20
   84774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84778:	be8838d4 	.word	0xbe8838d4
   8477c:	bda8fae9 	.word	0xbda8fae9
   84780:	bdb4b1c4 	.word	0xbdb4b1c4
   84784:	3e21ee9e 	.word	0x3e21ee9e
   84788:	809c52ad 	.word	0x809c52ad
   8478c:	3e927e4f 	.word	0x3e927e4f
   84790:	19cb1590 	.word	0x19cb1590
   84794:	3efa01a0 	.word	0x3efa01a0
   84798:	16c15177 	.word	0x16c15177
   8479c:	3f56c16c 	.word	0x3f56c16c
   847a0:	5555554c 	.word	0x5555554c
   847a4:	3fa55555 	.word	0x3fa55555
   847a8:	3fe00000 	.word	0x3fe00000
   847ac:	3ff00000 	.word	0x3ff00000
   847b0:	3fd33332 	.word	0x3fd33332
   847b4:	3fe90000 	.word	0x3fe90000
   847b8:	3fe70000 	.word	0x3fe70000
   847bc:	3fd20000 	.word	0x3fd20000

000847c0 <__kernel_rem_pio2>:
   847c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   847c4:	4d7b      	ldr	r5, [pc, #492]	; (849b4 <__kernel_rem_pio2+0x1f4>)
   847c6:	1ed4      	subs	r4, r2, #3
   847c8:	fb85 6504 	smull	r6, r5, r5, r4
   847cc:	17e4      	asrs	r4, r4, #31
   847ce:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
   847d2:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
   847d6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   847da:	950e      	str	r5, [sp, #56]	; 0x38
   847dc:	4699      	mov	r9, r3
   847de:	4c76      	ldr	r4, [pc, #472]	; (849b8 <__kernel_rem_pio2+0x1f8>)
   847e0:	43eb      	mvns	r3, r5
   847e2:	9da6      	ldr	r5, [sp, #664]	; 0x298
   847e4:	f109 36ff 	add.w	r6, r9, #4294967295
   847e8:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
   847ec:	9604      	str	r6, [sp, #16]
   847ee:	940c      	str	r4, [sp, #48]	; 0x30
   847f0:	9007      	str	r0, [sp, #28]
   847f2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   847f4:	9d04      	ldr	r5, [sp, #16]
   847f6:	980c      	ldr	r0, [sp, #48]	; 0x30
   847f8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   847fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   84800:	1ba6      	subs	r6, r4, r6
   84802:	182c      	adds	r4, r5, r0
   84804:	910b      	str	r1, [sp, #44]	; 0x2c
   84806:	930a      	str	r3, [sp, #40]	; 0x28
   84808:	d417      	bmi.n	8483a <__kernel_rem_pio2+0x7a>
   8480a:	98a7      	ldr	r0, [sp, #668]	; 0x29c
   8480c:	4434      	add	r4, r6
   8480e:	3401      	adds	r4, #1
   84810:	f10d 0888 	add.w	r8, sp, #136	; 0x88
   84814:	eb00 0586 	add.w	r5, r0, r6, lsl #2
   84818:	2700      	movs	r7, #0
   8481a:	e009      	b.n	84830 <__kernel_rem_pio2+0x70>
   8481c:	59e8      	ldr	r0, [r5, r7]
   8481e:	f001 f8ab 	bl	85978 <__aeabi_i2d>
   84822:	3601      	adds	r6, #1
   84824:	42a6      	cmp	r6, r4
   84826:	e9e8 0102 	strd	r0, r1, [r8, #8]!
   8482a:	f107 0704 	add.w	r7, r7, #4
   8482e:	d004      	beq.n	8483a <__kernel_rem_pio2+0x7a>
   84830:	2e00      	cmp	r6, #0
   84832:	daf3      	bge.n	8481c <__kernel_rem_pio2+0x5c>
   84834:	2000      	movs	r0, #0
   84836:	2100      	movs	r1, #0
   84838:	e7f3      	b.n	84822 <__kernel_rem_pio2+0x62>
   8483a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   8483c:	2c00      	cmp	r4, #0
   8483e:	db2d      	blt.n	8489c <__kernel_rem_pio2+0xdc>
   84840:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   84842:	ae74      	add	r6, sp, #464	; 0x1d0
   84844:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
   84848:	a824      	add	r0, sp, #144	; 0x90
   8484a:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
   8484e:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
   84852:	f8cd b00c 	str.w	fp, [sp, #12]
   84856:	9c04      	ldr	r4, [sp, #16]
   84858:	2c00      	cmp	r4, #0
   8485a:	f2c0 8195 	blt.w	84b88 <__kernel_rem_pio2+0x3c8>
   8485e:	9d07      	ldr	r5, [sp, #28]
   84860:	4657      	mov	r7, sl
   84862:	f1a5 0b08 	sub.w	fp, r5, #8
   84866:	2400      	movs	r4, #0
   84868:	2500      	movs	r5, #0
   8486a:	2600      	movs	r6, #0
   8486c:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   84870:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
   84874:	f001 f8e6 	bl	85a44 <__aeabi_dmul>
   84878:	4602      	mov	r2, r0
   8487a:	460b      	mov	r3, r1
   8487c:	4620      	mov	r0, r4
   8487e:	4629      	mov	r1, r5
   84880:	f000 ff2e 	bl	856e0 <__adddf3>
   84884:	3601      	adds	r6, #1
   84886:	454e      	cmp	r6, r9
   84888:	4604      	mov	r4, r0
   8488a:	460d      	mov	r5, r1
   8488c:	d1ee      	bne.n	8486c <__kernel_rem_pio2+0xac>
   8488e:	e9e8 4502 	strd	r4, r5, [r8, #8]!
   84892:	9c03      	ldr	r4, [sp, #12]
   84894:	f10a 0a08 	add.w	sl, sl, #8
   84898:	45a0      	cmp	r8, r4
   8489a:	d1dc      	bne.n	84856 <__kernel_rem_pio2+0x96>
   8489c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   8489e:	ac10      	add	r4, sp, #64	; 0x40
   848a0:	eb04 0685 	add.w	r6, r4, r5, lsl #2
   848a4:	9402      	str	r4, [sp, #8]
   848a6:	960f      	str	r6, [sp, #60]	; 0x3c
   848a8:	9503      	str	r5, [sp, #12]
   848aa:	9e03      	ldr	r6, [sp, #12]
   848ac:	ab9c      	add	r3, sp, #624	; 0x270
   848ae:	00f6      	lsls	r6, r6, #3
   848b0:	4433      	add	r3, r6
   848b2:	9606      	str	r6, [sp, #24]
   848b4:	9e03      	ldr	r6, [sp, #12]
   848b6:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
   848ba:	2e00      	cmp	r6, #0
   848bc:	dd2e      	ble.n	8491c <__kernel_rem_pio2+0x15c>
   848be:	9e06      	ldr	r6, [sp, #24]
   848c0:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
   848c4:	44b2      	add	sl, r6
   848c6:	9e03      	ldr	r6, [sp, #12]
   848c8:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
   848cc:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
   848d0:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
   848d4:	2200      	movs	r2, #0
   848d6:	4b39      	ldr	r3, [pc, #228]	; (849bc <__kernel_rem_pio2+0x1fc>)
   848d8:	4620      	mov	r0, r4
   848da:	4629      	mov	r1, r5
   848dc:	f001 f8b2 	bl	85a44 <__aeabi_dmul>
   848e0:	f001 fb4a 	bl	85f78 <__aeabi_d2iz>
   848e4:	f001 f848 	bl	85978 <__aeabi_i2d>
   848e8:	2200      	movs	r2, #0
   848ea:	4b35      	ldr	r3, [pc, #212]	; (849c0 <__kernel_rem_pio2+0x200>)
   848ec:	4606      	mov	r6, r0
   848ee:	460f      	mov	r7, r1
   848f0:	f001 f8a8 	bl	85a44 <__aeabi_dmul>
   848f4:	4602      	mov	r2, r0
   848f6:	460b      	mov	r3, r1
   848f8:	4620      	mov	r0, r4
   848fa:	4629      	mov	r1, r5
   848fc:	f000 feee 	bl	856dc <__aeabi_dsub>
   84900:	f001 fb3a 	bl	85f78 <__aeabi_d2iz>
   84904:	4632      	mov	r2, r6
   84906:	f848 0f04 	str.w	r0, [r8, #4]!
   8490a:	463b      	mov	r3, r7
   8490c:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
   84910:	f000 fee6 	bl	856e0 <__adddf3>
   84914:	45d8      	cmp	r8, fp
   84916:	4604      	mov	r4, r0
   84918:	460d      	mov	r5, r1
   8491a:	d1db      	bne.n	848d4 <__kernel_rem_pio2+0x114>
   8491c:	4620      	mov	r0, r4
   8491e:	4629      	mov	r1, r5
   84920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84922:	f000 fe4d 	bl	855c0 <scalbn>
   84926:	2200      	movs	r2, #0
   84928:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   8492c:	4604      	mov	r4, r0
   8492e:	460d      	mov	r5, r1
   84930:	f001 f888 	bl	85a44 <__aeabi_dmul>
   84934:	f000 fd88 	bl	85448 <floor>
   84938:	2200      	movs	r2, #0
   8493a:	4b22      	ldr	r3, [pc, #136]	; (849c4 <__kernel_rem_pio2+0x204>)
   8493c:	f001 f882 	bl	85a44 <__aeabi_dmul>
   84940:	4602      	mov	r2, r0
   84942:	460b      	mov	r3, r1
   84944:	4620      	mov	r0, r4
   84946:	4629      	mov	r1, r5
   84948:	f000 fec8 	bl	856dc <__aeabi_dsub>
   8494c:	4604      	mov	r4, r0
   8494e:	460d      	mov	r5, r1
   84950:	f001 fb12 	bl	85f78 <__aeabi_d2iz>
   84954:	4682      	mov	sl, r0
   84956:	f001 f80f 	bl	85978 <__aeabi_i2d>
   8495a:	4602      	mov	r2, r0
   8495c:	460b      	mov	r3, r1
   8495e:	4620      	mov	r0, r4
   84960:	4629      	mov	r1, r5
   84962:	f000 febb 	bl	856dc <__aeabi_dsub>
   84966:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84968:	4606      	mov	r6, r0
   8496a:	2c00      	cmp	r4, #0
   8496c:	460f      	mov	r7, r1
   8496e:	f340 80f2 	ble.w	84b56 <__kernel_rem_pio2+0x396>
   84972:	9d03      	ldr	r5, [sp, #12]
   84974:	a810      	add	r0, sp, #64	; 0x40
   84976:	1e69      	subs	r1, r5, #1
   84978:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   8497c:	f1c4 0018 	rsb	r0, r4, #24
   84980:	fa43 f200 	asr.w	r2, r3, r0
   84984:	fa02 f000 	lsl.w	r0, r2, r0
   84988:	f1c4 0517 	rsb	r5, r4, #23
   8498c:	1a1b      	subs	r3, r3, r0
   8498e:	fa43 f505 	asr.w	r5, r3, r5
   84992:	ac10      	add	r4, sp, #64	; 0x40
   84994:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
   84998:	4492      	add	sl, r2
   8499a:	2d00      	cmp	r5, #0
   8499c:	dd3e      	ble.n	84a1c <__kernel_rem_pio2+0x25c>
   8499e:	9c03      	ldr	r4, [sp, #12]
   849a0:	f10a 0a01 	add.w	sl, sl, #1
   849a4:	2c00      	cmp	r4, #0
   849a6:	f340 80f9 	ble.w	84b9c <__kernel_rem_pio2+0x3dc>
   849aa:	ab10      	add	r3, sp, #64	; 0x40
   849ac:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   849b0:	2400      	movs	r4, #0
   849b2:	e011      	b.n	849d8 <__kernel_rem_pio2+0x218>
   849b4:	2aaaaaab 	.word	0x2aaaaaab
   849b8:	0008976c 	.word	0x0008976c
   849bc:	3e700000 	.word	0x3e700000
   849c0:	41700000 	.word	0x41700000
   849c4:	40200000 	.word	0x40200000
   849c8:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
   849cc:	b112      	cbz	r2, 849d4 <__kernel_rem_pio2+0x214>
   849ce:	f843 0c04 	str.w	r0, [r3, #-4]
   849d2:	2401      	movs	r4, #1
   849d4:	428b      	cmp	r3, r1
   849d6:	d00d      	beq.n	849f4 <__kernel_rem_pio2+0x234>
   849d8:	f853 2b04 	ldr.w	r2, [r3], #4
   849dc:	2c00      	cmp	r4, #0
   849de:	d0f3      	beq.n	849c8 <__kernel_rem_pio2+0x208>
   849e0:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
   849e4:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
   849e8:	428b      	cmp	r3, r1
   849ea:	f843 2c04 	str.w	r2, [r3, #-4]
   849ee:	f04f 0401 	mov.w	r4, #1
   849f2:	d1f1      	bne.n	849d8 <__kernel_rem_pio2+0x218>
   849f4:	980a      	ldr	r0, [sp, #40]	; 0x28
   849f6:	2800      	cmp	r0, #0
   849f8:	dd0d      	ble.n	84a16 <__kernel_rem_pio2+0x256>
   849fa:	2801      	cmp	r0, #1
   849fc:	f000 80b3 	beq.w	84b66 <__kernel_rem_pio2+0x3a6>
   84a00:	2802      	cmp	r0, #2
   84a02:	d108      	bne.n	84a16 <__kernel_rem_pio2+0x256>
   84a04:	9903      	ldr	r1, [sp, #12]
   84a06:	a810      	add	r0, sp, #64	; 0x40
   84a08:	1e4b      	subs	r3, r1, #1
   84a0a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   84a0e:	f3c2 0215 	ubfx	r2, r2, #0, #22
   84a12:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   84a16:	2d02      	cmp	r5, #2
   84a18:	f000 8084 	beq.w	84b24 <__kernel_rem_pio2+0x364>
   84a1c:	4630      	mov	r0, r6
   84a1e:	4639      	mov	r1, r7
   84a20:	2200      	movs	r2, #0
   84a22:	2300      	movs	r3, #0
   84a24:	f001 fa76 	bl	85f14 <__aeabi_dcmpeq>
   84a28:	2800      	cmp	r0, #0
   84a2a:	f000 80b9 	beq.w	84ba0 <__kernel_rem_pio2+0x3e0>
   84a2e:	9c03      	ldr	r4, [sp, #12]
   84a30:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   84a32:	f104 38ff 	add.w	r8, r4, #4294967295
   84a36:	4546      	cmp	r6, r8
   84a38:	dc0d      	bgt.n	84a56 <__kernel_rem_pio2+0x296>
   84a3a:	a810      	add	r0, sp, #64	; 0x40
   84a3c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   84a40:	980f      	ldr	r0, [sp, #60]	; 0x3c
   84a42:	2200      	movs	r2, #0
   84a44:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   84a48:	4283      	cmp	r3, r0
   84a4a:	ea42 0201 	orr.w	r2, r2, r1
   84a4e:	d1f9      	bne.n	84a44 <__kernel_rem_pio2+0x284>
   84a50:	2a00      	cmp	r2, #0
   84a52:	f040 8244 	bne.w	84ede <__kernel_rem_pio2+0x71e>
   84a56:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   84a58:	ad10      	add	r5, sp, #64	; 0x40
   84a5a:	1e62      	subs	r2, r4, #1
   84a5c:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
   84a60:	2b00      	cmp	r3, #0
   84a62:	f040 8254 	bne.w	84f0e <__kernel_rem_pio2+0x74e>
   84a66:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   84a6a:	2301      	movs	r3, #1
   84a6c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   84a70:	3301      	adds	r3, #1
   84a72:	2900      	cmp	r1, #0
   84a74:	d0fa      	beq.n	84a6c <__kernel_rem_pio2+0x2ac>
   84a76:	9e03      	ldr	r6, [sp, #12]
   84a78:	9c03      	ldr	r4, [sp, #12]
   84a7a:	441e      	add	r6, r3
   84a7c:	1c63      	adds	r3, r4, #1
   84a7e:	42b3      	cmp	r3, r6
   84a80:	960d      	str	r6, [sp, #52]	; 0x34
   84a82:	dc49      	bgt.n	84b18 <__kernel_rem_pio2+0x358>
   84a84:	9d04      	ldr	r5, [sp, #16]
   84a86:	9e0e      	ldr	r6, [sp, #56]	; 0x38
   84a88:	442b      	add	r3, r5
   84a8a:	4621      	mov	r1, r4
   84a8c:	4622      	mov	r2, r4
   84a8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   84a90:	4432      	add	r2, r6
   84a92:	4449      	add	r1, r9
   84a94:	ae24      	add	r6, sp, #144	; 0x90
   84a96:	f103 3bff 	add.w	fp, r3, #4294967295
   84a9a:	1b2b      	subs	r3, r5, r4
   84a9c:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
   84aa0:	9409      	str	r4, [sp, #36]	; 0x24
   84aa2:	9da7      	ldr	r5, [sp, #668]	; 0x29c
   84aa4:	9c06      	ldr	r4, [sp, #24]
   84aa6:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
   84aaa:	ae74      	add	r6, sp, #464	; 0x1d0
   84aac:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   84ab0:	00db      	lsls	r3, r3, #3
   84ab2:	4426      	add	r6, r4
   84ab4:	9203      	str	r2, [sp, #12]
   84ab6:	9308      	str	r3, [sp, #32]
   84ab8:	9606      	str	r6, [sp, #24]
   84aba:	f04f 0800 	mov.w	r8, #0
   84abe:	9d03      	ldr	r5, [sp, #12]
   84ac0:	f108 0808 	add.w	r8, r8, #8
   84ac4:	f855 0f04 	ldr.w	r0, [r5, #4]!
   84ac8:	9503      	str	r5, [sp, #12]
   84aca:	f000 ff55 	bl	85978 <__aeabi_i2d>
   84ace:	9e04      	ldr	r6, [sp, #16]
   84ad0:	e9eb 0102 	strd	r0, r1, [fp, #8]!
   84ad4:	2e00      	cmp	r6, #0
   84ad6:	db22      	blt.n	84b1e <__kernel_rem_pio2+0x35e>
   84ad8:	9c07      	ldr	r4, [sp, #28]
   84ada:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84adc:	f1a4 0a08 	sub.w	sl, r4, #8
   84ae0:	4447      	add	r7, r8
   84ae2:	2400      	movs	r4, #0
   84ae4:	2500      	movs	r5, #0
   84ae6:	2600      	movs	r6, #0
   84ae8:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   84aec:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   84af0:	f000 ffa8 	bl	85a44 <__aeabi_dmul>
   84af4:	4602      	mov	r2, r0
   84af6:	460b      	mov	r3, r1
   84af8:	4620      	mov	r0, r4
   84afa:	4629      	mov	r1, r5
   84afc:	f000 fdf0 	bl	856e0 <__adddf3>
   84b00:	3601      	adds	r6, #1
   84b02:	454e      	cmp	r6, r9
   84b04:	4604      	mov	r4, r0
   84b06:	460d      	mov	r5, r1
   84b08:	d1ee      	bne.n	84ae8 <__kernel_rem_pio2+0x328>
   84b0a:	9e06      	ldr	r6, [sp, #24]
   84b0c:	e9e6 4502 	strd	r4, r5, [r6, #8]!
   84b10:	9c08      	ldr	r4, [sp, #32]
   84b12:	9606      	str	r6, [sp, #24]
   84b14:	45a0      	cmp	r8, r4
   84b16:	d1d2      	bne.n	84abe <__kernel_rem_pio2+0x2fe>
   84b18:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   84b1a:	9503      	str	r5, [sp, #12]
   84b1c:	e6c5      	b.n	848aa <__kernel_rem_pio2+0xea>
   84b1e:	2400      	movs	r4, #0
   84b20:	2500      	movs	r5, #0
   84b22:	e7f2      	b.n	84b0a <__kernel_rem_pio2+0x34a>
   84b24:	4632      	mov	r2, r6
   84b26:	463b      	mov	r3, r7
   84b28:	2000      	movs	r0, #0
   84b2a:	4992      	ldr	r1, [pc, #584]	; (84d74 <__kernel_rem_pio2+0x5b4>)
   84b2c:	f000 fdd6 	bl	856dc <__aeabi_dsub>
   84b30:	4606      	mov	r6, r0
   84b32:	460f      	mov	r7, r1
   84b34:	2c00      	cmp	r4, #0
   84b36:	f43f af71 	beq.w	84a1c <__kernel_rem_pio2+0x25c>
   84b3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84b3c:	2000      	movs	r0, #0
   84b3e:	498d      	ldr	r1, [pc, #564]	; (84d74 <__kernel_rem_pio2+0x5b4>)
   84b40:	f000 fd3e 	bl	855c0 <scalbn>
   84b44:	4602      	mov	r2, r0
   84b46:	460b      	mov	r3, r1
   84b48:	4630      	mov	r0, r6
   84b4a:	4639      	mov	r1, r7
   84b4c:	f000 fdc6 	bl	856dc <__aeabi_dsub>
   84b50:	4606      	mov	r6, r0
   84b52:	460f      	mov	r7, r1
   84b54:	e762      	b.n	84a1c <__kernel_rem_pio2+0x25c>
   84b56:	d110      	bne.n	84b7a <__kernel_rem_pio2+0x3ba>
   84b58:	9d03      	ldr	r5, [sp, #12]
   84b5a:	a810      	add	r0, sp, #64	; 0x40
   84b5c:	1e6b      	subs	r3, r5, #1
   84b5e:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
   84b62:	15ed      	asrs	r5, r5, #23
   84b64:	e719      	b.n	8499a <__kernel_rem_pio2+0x1da>
   84b66:	9903      	ldr	r1, [sp, #12]
   84b68:	a810      	add	r0, sp, #64	; 0x40
   84b6a:	1e4b      	subs	r3, r1, #1
   84b6c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   84b70:	f3c2 0216 	ubfx	r2, r2, #0, #23
   84b74:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   84b78:	e74d      	b.n	84a16 <__kernel_rem_pio2+0x256>
   84b7a:	2200      	movs	r2, #0
   84b7c:	4b7e      	ldr	r3, [pc, #504]	; (84d78 <__kernel_rem_pio2+0x5b8>)
   84b7e:	f001 f9e7 	bl	85f50 <__aeabi_dcmpge>
   84b82:	b920      	cbnz	r0, 84b8e <__kernel_rem_pio2+0x3ce>
   84b84:	4605      	mov	r5, r0
   84b86:	e749      	b.n	84a1c <__kernel_rem_pio2+0x25c>
   84b88:	2400      	movs	r4, #0
   84b8a:	2500      	movs	r5, #0
   84b8c:	e67f      	b.n	8488e <__kernel_rem_pio2+0xce>
   84b8e:	9c03      	ldr	r4, [sp, #12]
   84b90:	2502      	movs	r5, #2
   84b92:	2c00      	cmp	r4, #0
   84b94:	f10a 0a01 	add.w	sl, sl, #1
   84b98:	f73f af07 	bgt.w	849aa <__kernel_rem_pio2+0x1ea>
   84b9c:	2400      	movs	r4, #0
   84b9e:	e729      	b.n	849f4 <__kernel_rem_pio2+0x234>
   84ba0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84ba2:	4630      	mov	r0, r6
   84ba4:	4262      	negs	r2, r4
   84ba6:	4639      	mov	r1, r7
   84ba8:	9506      	str	r5, [sp, #24]
   84baa:	f8cd a01c 	str.w	sl, [sp, #28]
   84bae:	f000 fd07 	bl	855c0 <scalbn>
   84bb2:	2200      	movs	r2, #0
   84bb4:	4b71      	ldr	r3, [pc, #452]	; (84d7c <__kernel_rem_pio2+0x5bc>)
   84bb6:	4604      	mov	r4, r0
   84bb8:	460d      	mov	r5, r1
   84bba:	f001 f9c9 	bl	85f50 <__aeabi_dcmpge>
   84bbe:	2800      	cmp	r0, #0
   84bc0:	f000 81bb 	beq.w	84f3a <__kernel_rem_pio2+0x77a>
   84bc4:	2200      	movs	r2, #0
   84bc6:	4b6e      	ldr	r3, [pc, #440]	; (84d80 <__kernel_rem_pio2+0x5c0>)
   84bc8:	4620      	mov	r0, r4
   84bca:	4629      	mov	r1, r5
   84bcc:	f000 ff3a 	bl	85a44 <__aeabi_dmul>
   84bd0:	f001 f9d2 	bl	85f78 <__aeabi_d2iz>
   84bd4:	4606      	mov	r6, r0
   84bd6:	f000 fecf 	bl	85978 <__aeabi_i2d>
   84bda:	2200      	movs	r2, #0
   84bdc:	4b67      	ldr	r3, [pc, #412]	; (84d7c <__kernel_rem_pio2+0x5bc>)
   84bde:	f000 ff31 	bl	85a44 <__aeabi_dmul>
   84be2:	4602      	mov	r2, r0
   84be4:	460b      	mov	r3, r1
   84be6:	4620      	mov	r0, r4
   84be8:	4629      	mov	r1, r5
   84bea:	f000 fd77 	bl	856dc <__aeabi_dsub>
   84bee:	f001 f9c3 	bl	85f78 <__aeabi_d2iz>
   84bf2:	9c03      	ldr	r4, [sp, #12]
   84bf4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   84bf6:	a910      	add	r1, sp, #64	; 0x40
   84bf8:	f104 0801 	add.w	r8, r4, #1
   84bfc:	3518      	adds	r5, #24
   84bfe:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
   84c02:	950a      	str	r5, [sp, #40]	; 0x28
   84c04:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
   84c08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84c0a:	2000      	movs	r0, #0
   84c0c:	4959      	ldr	r1, [pc, #356]	; (84d74 <__kernel_rem_pio2+0x5b4>)
   84c0e:	f000 fcd7 	bl	855c0 <scalbn>
   84c12:	f1b8 0f00 	cmp.w	r8, #0
   84c16:	4604      	mov	r4, r0
   84c18:	460d      	mov	r5, r1
   84c1a:	db5a      	blt.n	84cd2 <__kernel_rem_pio2+0x512>
   84c1c:	f108 0601 	add.w	r6, r8, #1
   84c20:	a810      	add	r0, sp, #64	; 0x40
   84c22:	a974      	add	r1, sp, #464	; 0x1d0
   84c24:	9603      	str	r6, [sp, #12]
   84c26:	eb00 0786 	add.w	r7, r0, r6, lsl #2
   84c2a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
   84c2e:	f857 0d04 	ldr.w	r0, [r7, #-4]!
   84c32:	f000 fea1 	bl	85978 <__aeabi_i2d>
   84c36:	4622      	mov	r2, r4
   84c38:	462b      	mov	r3, r5
   84c3a:	f000 ff03 	bl	85a44 <__aeabi_dmul>
   84c3e:	2200      	movs	r2, #0
   84c40:	e966 0102 	strd	r0, r1, [r6, #-8]!
   84c44:	4b4e      	ldr	r3, [pc, #312]	; (84d80 <__kernel_rem_pio2+0x5c0>)
   84c46:	4620      	mov	r0, r4
   84c48:	4629      	mov	r1, r5
   84c4a:	f000 fefb 	bl	85a44 <__aeabi_dmul>
   84c4e:	9a02      	ldr	r2, [sp, #8]
   84c50:	4604      	mov	r4, r0
   84c52:	4297      	cmp	r7, r2
   84c54:	460d      	mov	r5, r1
   84c56:	d1ea      	bne.n	84c2e <__kernel_rem_pio2+0x46e>
   84c58:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
   84c5c:	f10b 3bff 	add.w	fp, fp, #4294967295
   84c60:	ab74      	add	r3, sp, #464	; 0x1d0
   84c62:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84c66:	f8cd 8020 	str.w	r8, [sp, #32]
   84c6a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   84c6e:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
   84c72:	f04f 0900 	mov.w	r9, #0
   84c76:	f8cd a010 	str.w	sl, [sp, #16]
   84c7a:	f1b8 0f00 	cmp.w	r8, #0
   84c7e:	f2c0 8128 	blt.w	84ed2 <__kernel_rem_pio2+0x712>
   84c82:	f8df a100 	ldr.w	sl, [pc, #256]	; 84d84 <__kernel_rem_pio2+0x5c4>
   84c86:	465f      	mov	r7, fp
   84c88:	2400      	movs	r4, #0
   84c8a:	2500      	movs	r5, #0
   84c8c:	2600      	movs	r6, #0
   84c8e:	e001      	b.n	84c94 <__kernel_rem_pio2+0x4d4>
   84c90:	454e      	cmp	r6, r9
   84c92:	dc10      	bgt.n	84cb6 <__kernel_rem_pio2+0x4f6>
   84c94:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
   84c98:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   84c9c:	f000 fed2 	bl	85a44 <__aeabi_dmul>
   84ca0:	4602      	mov	r2, r0
   84ca2:	460b      	mov	r3, r1
   84ca4:	4620      	mov	r0, r4
   84ca6:	4629      	mov	r1, r5
   84ca8:	f000 fd1a 	bl	856e0 <__adddf3>
   84cac:	3601      	adds	r6, #1
   84cae:	45b0      	cmp	r8, r6
   84cb0:	4604      	mov	r4, r0
   84cb2:	460d      	mov	r5, r1
   84cb4:	daec      	bge.n	84c90 <__kernel_rem_pio2+0x4d0>
   84cb6:	9e04      	ldr	r6, [sp, #16]
   84cb8:	f1ab 0b08 	sub.w	fp, fp, #8
   84cbc:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
   84cc0:	e9c3 4500 	strd	r4, r5, [r3]
   84cc4:	9c03      	ldr	r4, [sp, #12]
   84cc6:	f109 0901 	add.w	r9, r9, #1
   84cca:	45a1      	cmp	r9, r4
   84ccc:	d1d5      	bne.n	84c7a <__kernel_rem_pio2+0x4ba>
   84cce:	f8dd 8020 	ldr.w	r8, [sp, #32]
   84cd2:	9da6      	ldr	r5, [sp, #664]	; 0x298
   84cd4:	2d03      	cmp	r5, #3
   84cd6:	f200 8097 	bhi.w	84e08 <__kernel_rem_pio2+0x648>
   84cda:	e8df f015 	tbh	[pc, r5, lsl #1]
   84cde:	00da      	.short	0x00da
   84ce0:	009c009c 	.word	0x009c009c
   84ce4:	0004      	.short	0x0004
   84ce6:	f1b8 0f00 	cmp.w	r8, #0
   84cea:	f340 8112 	ble.w	84f12 <__kernel_rem_pio2+0x752>
   84cee:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84cf2:	f108 0301 	add.w	r3, r8, #1
   84cf6:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
   84cfa:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
   84cfe:	9303      	str	r3, [sp, #12]
   84d00:	4699      	mov	r9, r3
   84d02:	eb0a 030b 	add.w	r3, sl, fp
   84d06:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
   84d0a:	e9d3 6700 	ldrd	r6, r7, [r3]
   84d0e:	e001      	b.n	84d14 <__kernel_rem_pio2+0x554>
   84d10:	4626      	mov	r6, r4
   84d12:	462f      	mov	r7, r5
   84d14:	e959 4504 	ldrd	r4, r5, [r9, #-16]
   84d18:	4632      	mov	r2, r6
   84d1a:	463b      	mov	r3, r7
   84d1c:	4620      	mov	r0, r4
   84d1e:	4629      	mov	r1, r5
   84d20:	f8cd c004 	str.w	ip, [sp, #4]
   84d24:	e9cd 4504 	strd	r4, r5, [sp, #16]
   84d28:	f000 fcda 	bl	856e0 <__adddf3>
   84d2c:	4604      	mov	r4, r0
   84d2e:	460d      	mov	r5, r1
   84d30:	4622      	mov	r2, r4
   84d32:	462b      	mov	r3, r5
   84d34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84d38:	f000 fcd0 	bl	856dc <__aeabi_dsub>
   84d3c:	4632      	mov	r2, r6
   84d3e:	463b      	mov	r3, r7
   84d40:	f000 fcce 	bl	856e0 <__adddf3>
   84d44:	e969 0102 	strd	r0, r1, [r9, #-8]!
   84d48:	f8dd c004 	ldr.w	ip, [sp, #4]
   84d4c:	e949 4502 	strd	r4, r5, [r9, #-8]
   84d50:	45e1      	cmp	r9, ip
   84d52:	d1dd      	bne.n	84d10 <__kernel_rem_pio2+0x550>
   84d54:	f1b8 0f01 	cmp.w	r8, #1
   84d58:	f340 810d 	ble.w	84f76 <__kernel_rem_pio2+0x7b6>
   84d5c:	f8dd c00c 	ldr.w	ip, [sp, #12]
   84d60:	eb0a 030b 	add.w	r3, sl, fp
   84d64:	f8cd a010 	str.w	sl, [sp, #16]
   84d68:	f10a 0b10 	add.w	fp, sl, #16
   84d6c:	e9d3 4500 	ldrd	r4, r5, [r3]
   84d70:	46e2      	mov	sl, ip
   84d72:	e00b      	b.n	84d8c <__kernel_rem_pio2+0x5cc>
   84d74:	3ff00000 	.word	0x3ff00000
   84d78:	3fe00000 	.word	0x3fe00000
   84d7c:	41700000 	.word	0x41700000
   84d80:	3e700000 	.word	0x3e700000
   84d84:	00089778 	.word	0x00089778
   84d88:	4634      	mov	r4, r6
   84d8a:	463d      	mov	r5, r7
   84d8c:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
   84d90:	4622      	mov	r2, r4
   84d92:	462b      	mov	r3, r5
   84d94:	4640      	mov	r0, r8
   84d96:	4649      	mov	r1, r9
   84d98:	f000 fca2 	bl	856e0 <__adddf3>
   84d9c:	4606      	mov	r6, r0
   84d9e:	460f      	mov	r7, r1
   84da0:	4632      	mov	r2, r6
   84da2:	463b      	mov	r3, r7
   84da4:	4640      	mov	r0, r8
   84da6:	4649      	mov	r1, r9
   84da8:	f000 fc98 	bl	856dc <__aeabi_dsub>
   84dac:	4622      	mov	r2, r4
   84dae:	462b      	mov	r3, r5
   84db0:	f000 fc96 	bl	856e0 <__adddf3>
   84db4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
   84db8:	45da      	cmp	sl, fp
   84dba:	e94a 6702 	strd	r6, r7, [sl, #-8]
   84dbe:	d1e3      	bne.n	84d88 <__kernel_rem_pio2+0x5c8>
   84dc0:	f8dd a010 	ldr.w	sl, [sp, #16]
   84dc4:	9c03      	ldr	r4, [sp, #12]
   84dc6:	2000      	movs	r0, #0
   84dc8:	2100      	movs	r1, #0
   84dca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   84dce:	f000 fc87 	bl	856e0 <__adddf3>
   84dd2:	45a3      	cmp	fp, r4
   84dd4:	d1f9      	bne.n	84dca <__kernel_rem_pio2+0x60a>
   84dd6:	9d06      	ldr	r5, [sp, #24]
   84dd8:	2d00      	cmp	r5, #0
   84dda:	f000 80a2 	beq.w	84f22 <__kernel_rem_pio2+0x762>
   84dde:	f8da 5004 	ldr.w	r5, [sl, #4]
   84de2:	f8da 400c 	ldr.w	r4, [sl, #12]
   84de6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   84de8:	f8da 2000 	ldr.w	r2, [sl]
   84dec:	f8da 3008 	ldr.w	r3, [sl, #8]
   84df0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   84df4:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   84df8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   84dfc:	6075      	str	r5, [r6, #4]
   84dfe:	60f4      	str	r4, [r6, #12]
   84e00:	6032      	str	r2, [r6, #0]
   84e02:	60b3      	str	r3, [r6, #8]
   84e04:	6130      	str	r0, [r6, #16]
   84e06:	6171      	str	r1, [r6, #20]
   84e08:	9c07      	ldr	r4, [sp, #28]
   84e0a:	f004 0007 	and.w	r0, r4, #7
   84e0e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   84e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e16:	f1b8 0f00 	cmp.w	r8, #0
   84e1a:	f2c0 80a7 	blt.w	84f6c <__kernel_rem_pio2+0x7ac>
   84e1e:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84e22:	f108 0401 	add.w	r4, r8, #1
   84e26:	2200      	movs	r2, #0
   84e28:	2300      	movs	r3, #0
   84e2a:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
   84e2e:	4610      	mov	r0, r2
   84e30:	4619      	mov	r1, r3
   84e32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   84e36:	f000 fc53 	bl	856e0 <__adddf3>
   84e3a:	4554      	cmp	r4, sl
   84e3c:	d1f9      	bne.n	84e32 <__kernel_rem_pio2+0x672>
   84e3e:	4602      	mov	r2, r0
   84e40:	460b      	mov	r3, r1
   84e42:	9e06      	ldr	r6, [sp, #24]
   84e44:	2e00      	cmp	r6, #0
   84e46:	d047      	beq.n	84ed8 <__kernel_rem_pio2+0x718>
   84e48:	4610      	mov	r0, r2
   84e4a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
   84e4e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   84e50:	e9c4 0100 	strd	r0, r1, [r4]
   84e54:	e9da 0100 	ldrd	r0, r1, [sl]
   84e58:	f000 fc40 	bl	856dc <__aeabi_dsub>
   84e5c:	f1b8 0f00 	cmp.w	r8, #0
   84e60:	dd07      	ble.n	84e72 <__kernel_rem_pio2+0x6b2>
   84e62:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
   84e66:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
   84e6a:	f000 fc39 	bl	856e0 <__adddf3>
   84e6e:	45c2      	cmp	sl, r8
   84e70:	d1f9      	bne.n	84e66 <__kernel_rem_pio2+0x6a6>
   84e72:	9d06      	ldr	r5, [sp, #24]
   84e74:	2d00      	cmp	r5, #0
   84e76:	d06a      	beq.n	84f4e <__kernel_rem_pio2+0x78e>
   84e78:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   84e7a:	4602      	mov	r2, r0
   84e7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   84e80:	e9c6 2302 	strd	r2, r3, [r6, #8]
   84e84:	9c07      	ldr	r4, [sp, #28]
   84e86:	f004 0007 	and.w	r0, r4, #7
   84e8a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   84e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e92:	f1b8 0f00 	cmp.w	r8, #0
   84e96:	db66      	blt.n	84f66 <__kernel_rem_pio2+0x7a6>
   84e98:	f108 0401 	add.w	r4, r8, #1
   84e9c:	ad4c      	add	r5, sp, #304	; 0x130
   84e9e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   84ea2:	2000      	movs	r0, #0
   84ea4:	2100      	movs	r1, #0
   84ea6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   84eaa:	f000 fc19 	bl	856e0 <__adddf3>
   84eae:	42ac      	cmp	r4, r5
   84eb0:	d1f9      	bne.n	84ea6 <__kernel_rem_pio2+0x6e6>
   84eb2:	9c06      	ldr	r4, [sp, #24]
   84eb4:	2c00      	cmp	r4, #0
   84eb6:	d050      	beq.n	84f5a <__kernel_rem_pio2+0x79a>
   84eb8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84eba:	4602      	mov	r2, r0
   84ebc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   84ec0:	e9c5 2300 	strd	r2, r3, [r5]
   84ec4:	9c07      	ldr	r4, [sp, #28]
   84ec6:	f004 0007 	and.w	r0, r4, #7
   84eca:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   84ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84ed2:	2400      	movs	r4, #0
   84ed4:	2500      	movs	r5, #0
   84ed6:	e6ee      	b.n	84cb6 <__kernel_rem_pio2+0x4f6>
   84ed8:	4610      	mov	r0, r2
   84eda:	4619      	mov	r1, r3
   84edc:	e7b7      	b.n	84e4e <__kernel_rem_pio2+0x68e>
   84ede:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   84ee0:	9506      	str	r5, [sp, #24]
   84ee2:	ad10      	add	r5, sp, #64	; 0x40
   84ee4:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
   84ee8:	3e18      	subs	r6, #24
   84eea:	f8cd a01c 	str.w	sl, [sp, #28]
   84eee:	960a      	str	r6, [sp, #40]	; 0x28
   84ef0:	2b00      	cmp	r3, #0
   84ef2:	f47f ae89 	bne.w	84c08 <__kernel_rem_pio2+0x448>
   84ef6:	eb05 0388 	add.w	r3, r5, r8, lsl #2
   84efa:	4632      	mov	r2, r6
   84efc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   84f00:	f108 38ff 	add.w	r8, r8, #4294967295
   84f04:	3a18      	subs	r2, #24
   84f06:	2900      	cmp	r1, #0
   84f08:	d0f8      	beq.n	84efc <__kernel_rem_pio2+0x73c>
   84f0a:	920a      	str	r2, [sp, #40]	; 0x28
   84f0c:	e67c      	b.n	84c08 <__kernel_rem_pio2+0x448>
   84f0e:	2301      	movs	r3, #1
   84f10:	e5b1      	b.n	84a76 <__kernel_rem_pio2+0x2b6>
   84f12:	9d06      	ldr	r5, [sp, #24]
   84f14:	2000      	movs	r0, #0
   84f16:	2100      	movs	r1, #0
   84f18:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84f1c:	2d00      	cmp	r5, #0
   84f1e:	f47f af5e 	bne.w	84dde <__kernel_rem_pio2+0x61e>
   84f22:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   84f24:	e9da 2300 	ldrd	r2, r3, [sl]
   84f28:	e9c6 0104 	strd	r0, r1, [r6, #16]
   84f2c:	e9da 0102 	ldrd	r0, r1, [sl, #8]
   84f30:	e9c6 2300 	strd	r2, r3, [r6]
   84f34:	e9c6 0102 	strd	r0, r1, [r6, #8]
   84f38:	e766      	b.n	84e08 <__kernel_rem_pio2+0x648>
   84f3a:	4620      	mov	r0, r4
   84f3c:	4629      	mov	r1, r5
   84f3e:	f001 f81b 	bl	85f78 <__aeabi_d2iz>
   84f42:	f8dd 800c 	ldr.w	r8, [sp, #12]
   84f46:	aa10      	add	r2, sp, #64	; 0x40
   84f48:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
   84f4c:	e65c      	b.n	84c08 <__kernel_rem_pio2+0x448>
   84f4e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   84f50:	4602      	mov	r2, r0
   84f52:	460b      	mov	r3, r1
   84f54:	e9c6 2302 	strd	r2, r3, [r6, #8]
   84f58:	e794      	b.n	84e84 <__kernel_rem_pio2+0x6c4>
   84f5a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84f5c:	4602      	mov	r2, r0
   84f5e:	460b      	mov	r3, r1
   84f60:	e9c5 2300 	strd	r2, r3, [r5]
   84f64:	e7ae      	b.n	84ec4 <__kernel_rem_pio2+0x704>
   84f66:	2000      	movs	r0, #0
   84f68:	2100      	movs	r1, #0
   84f6a:	e7a2      	b.n	84eb2 <__kernel_rem_pio2+0x6f2>
   84f6c:	2200      	movs	r2, #0
   84f6e:	2300      	movs	r3, #0
   84f70:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84f74:	e765      	b.n	84e42 <__kernel_rem_pio2+0x682>
   84f76:	2000      	movs	r0, #0
   84f78:	2100      	movs	r1, #0
   84f7a:	e72c      	b.n	84dd6 <__kernel_rem_pio2+0x616>
   84f7c:	0000      	movs	r0, r0
	...

00084f80 <__kernel_sin>:
   84f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84f84:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   84f88:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
   84f8c:	b085      	sub	sp, #20
   84f8e:	4604      	mov	r4, r0
   84f90:	460d      	mov	r5, r1
   84f92:	4690      	mov	r8, r2
   84f94:	4699      	mov	r9, r3
   84f96:	da04      	bge.n	84fa2 <__kernel_sin+0x22>
   84f98:	f000 ffee 	bl	85f78 <__aeabi_d2iz>
   84f9c:	2800      	cmp	r0, #0
   84f9e:	f000 8084 	beq.w	850aa <__kernel_sin+0x12a>
   84fa2:	4622      	mov	r2, r4
   84fa4:	462b      	mov	r3, r5
   84fa6:	4620      	mov	r0, r4
   84fa8:	4629      	mov	r1, r5
   84faa:	f000 fd4b 	bl	85a44 <__aeabi_dmul>
   84fae:	4622      	mov	r2, r4
   84fb0:	462b      	mov	r3, r5
   84fb2:	4606      	mov	r6, r0
   84fb4:	460f      	mov	r7, r1
   84fb6:	f000 fd45 	bl	85a44 <__aeabi_dmul>
   84fba:	a33f      	add	r3, pc, #252	; (adr r3, 850b8 <__kernel_sin+0x138>)
   84fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
   84fc0:	4682      	mov	sl, r0
   84fc2:	468b      	mov	fp, r1
   84fc4:	4630      	mov	r0, r6
   84fc6:	4639      	mov	r1, r7
   84fc8:	f000 fd3c 	bl	85a44 <__aeabi_dmul>
   84fcc:	a33c      	add	r3, pc, #240	; (adr r3, 850c0 <__kernel_sin+0x140>)
   84fce:	e9d3 2300 	ldrd	r2, r3, [r3]
   84fd2:	f000 fb83 	bl	856dc <__aeabi_dsub>
   84fd6:	4632      	mov	r2, r6
   84fd8:	463b      	mov	r3, r7
   84fda:	f000 fd33 	bl	85a44 <__aeabi_dmul>
   84fde:	a33a      	add	r3, pc, #232	; (adr r3, 850c8 <__kernel_sin+0x148>)
   84fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
   84fe4:	f000 fb7c 	bl	856e0 <__adddf3>
   84fe8:	4632      	mov	r2, r6
   84fea:	463b      	mov	r3, r7
   84fec:	f000 fd2a 	bl	85a44 <__aeabi_dmul>
   84ff0:	a337      	add	r3, pc, #220	; (adr r3, 850d0 <__kernel_sin+0x150>)
   84ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
   84ff6:	f000 fb71 	bl	856dc <__aeabi_dsub>
   84ffa:	4632      	mov	r2, r6
   84ffc:	463b      	mov	r3, r7
   84ffe:	f000 fd21 	bl	85a44 <__aeabi_dmul>
   85002:	a335      	add	r3, pc, #212	; (adr r3, 850d8 <__kernel_sin+0x158>)
   85004:	e9d3 2300 	ldrd	r2, r3, [r3]
   85008:	f000 fb6a 	bl	856e0 <__adddf3>
   8500c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8500e:	e9cd 0102 	strd	r0, r1, [sp, #8]
   85012:	2b00      	cmp	r3, #0
   85014:	d033      	beq.n	8507e <__kernel_sin+0xfe>
   85016:	4640      	mov	r0, r8
   85018:	4649      	mov	r1, r9
   8501a:	2200      	movs	r2, #0
   8501c:	4b32      	ldr	r3, [pc, #200]	; (850e8 <__kernel_sin+0x168>)
   8501e:	f000 fd11 	bl	85a44 <__aeabi_dmul>
   85022:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   85026:	e9cd 0100 	strd	r0, r1, [sp]
   8502a:	4650      	mov	r0, sl
   8502c:	4659      	mov	r1, fp
   8502e:	f000 fd09 	bl	85a44 <__aeabi_dmul>
   85032:	4602      	mov	r2, r0
   85034:	460b      	mov	r3, r1
   85036:	e9dd 0100 	ldrd	r0, r1, [sp]
   8503a:	f000 fb4f 	bl	856dc <__aeabi_dsub>
   8503e:	4632      	mov	r2, r6
   85040:	463b      	mov	r3, r7
   85042:	f000 fcff 	bl	85a44 <__aeabi_dmul>
   85046:	4642      	mov	r2, r8
   85048:	464b      	mov	r3, r9
   8504a:	f000 fb47 	bl	856dc <__aeabi_dsub>
   8504e:	a324      	add	r3, pc, #144	; (adr r3, 850e0 <__kernel_sin+0x160>)
   85050:	e9d3 2300 	ldrd	r2, r3, [r3]
   85054:	4606      	mov	r6, r0
   85056:	460f      	mov	r7, r1
   85058:	4650      	mov	r0, sl
   8505a:	4659      	mov	r1, fp
   8505c:	f000 fcf2 	bl	85a44 <__aeabi_dmul>
   85060:	4602      	mov	r2, r0
   85062:	460b      	mov	r3, r1
   85064:	4630      	mov	r0, r6
   85066:	4639      	mov	r1, r7
   85068:	f000 fb3a 	bl	856e0 <__adddf3>
   8506c:	4602      	mov	r2, r0
   8506e:	460b      	mov	r3, r1
   85070:	4620      	mov	r0, r4
   85072:	4629      	mov	r1, r5
   85074:	f000 fb32 	bl	856dc <__aeabi_dsub>
   85078:	b005      	add	sp, #20
   8507a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8507e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   85082:	4630      	mov	r0, r6
   85084:	4639      	mov	r1, r7
   85086:	f000 fcdd 	bl	85a44 <__aeabi_dmul>
   8508a:	a315      	add	r3, pc, #84	; (adr r3, 850e0 <__kernel_sin+0x160>)
   8508c:	e9d3 2300 	ldrd	r2, r3, [r3]
   85090:	f000 fb24 	bl	856dc <__aeabi_dsub>
   85094:	4652      	mov	r2, sl
   85096:	465b      	mov	r3, fp
   85098:	f000 fcd4 	bl	85a44 <__aeabi_dmul>
   8509c:	4622      	mov	r2, r4
   8509e:	462b      	mov	r3, r5
   850a0:	f000 fb1e 	bl	856e0 <__adddf3>
   850a4:	b005      	add	sp, #20
   850a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   850aa:	4620      	mov	r0, r4
   850ac:	4629      	mov	r1, r5
   850ae:	b005      	add	sp, #20
   850b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   850b4:	f3af 8000 	nop.w
   850b8:	5acfd57c 	.word	0x5acfd57c
   850bc:	3de5d93a 	.word	0x3de5d93a
   850c0:	8a2b9ceb 	.word	0x8a2b9ceb
   850c4:	3e5ae5e6 	.word	0x3e5ae5e6
   850c8:	57b1fe7d 	.word	0x57b1fe7d
   850cc:	3ec71de3 	.word	0x3ec71de3
   850d0:	19c161d5 	.word	0x19c161d5
   850d4:	3f2a01a0 	.word	0x3f2a01a0
   850d8:	1110f8a6 	.word	0x1110f8a6
   850dc:	3f811111 	.word	0x3f811111
   850e0:	55555549 	.word	0x55555549
   850e4:	3fc55555 	.word	0x3fc55555
   850e8:	3fe00000 	.word	0x3fe00000
   850ec:	f3af 8000 	nop.w

000850f0 <atan>:
   850f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   850f4:	4bb6      	ldr	r3, [pc, #728]	; (853d0 <atan+0x2e0>)
   850f6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   850fa:	429e      	cmp	r6, r3
   850fc:	b083      	sub	sp, #12
   850fe:	4604      	mov	r4, r0
   85100:	460d      	mov	r5, r1
   85102:	4689      	mov	r9, r1
   85104:	dd0f      	ble.n	85126 <atan+0x36>
   85106:	49b3      	ldr	r1, [pc, #716]	; (853d4 <atan+0x2e4>)
   85108:	428e      	cmp	r6, r1
   8510a:	f300 80b3 	bgt.w	85274 <atan+0x184>
   8510e:	f000 80ae 	beq.w	8526e <atan+0x17e>
   85112:	f1b9 0f00 	cmp.w	r9, #0
   85116:	f340 80ef 	ble.w	852f8 <atan+0x208>
   8511a:	a191      	add	r1, pc, #580	; (adr r1, 85360 <atan+0x270>)
   8511c:	e9d1 0100 	ldrd	r0, r1, [r1]
   85120:	b003      	add	sp, #12
   85122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85126:	4bac      	ldr	r3, [pc, #688]	; (853d8 <atan+0x2e8>)
   85128:	429e      	cmp	r6, r3
   8512a:	f300 80bd 	bgt.w	852a8 <atan+0x1b8>
   8512e:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   85132:	429e      	cmp	r6, r3
   85134:	f340 80a7 	ble.w	85286 <atan+0x196>
   85138:	f04f 3cff 	mov.w	ip, #4294967295
   8513c:	4622      	mov	r2, r4
   8513e:	462b      	mov	r3, r5
   85140:	4620      	mov	r0, r4
   85142:	4629      	mov	r1, r5
   85144:	f8cd c004 	str.w	ip, [sp, #4]
   85148:	f000 fc7c 	bl	85a44 <__aeabi_dmul>
   8514c:	4602      	mov	r2, r0
   8514e:	460b      	mov	r3, r1
   85150:	4682      	mov	sl, r0
   85152:	468b      	mov	fp, r1
   85154:	f000 fc76 	bl	85a44 <__aeabi_dmul>
   85158:	a383      	add	r3, pc, #524	; (adr r3, 85368 <atan+0x278>)
   8515a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8515e:	4606      	mov	r6, r0
   85160:	460f      	mov	r7, r1
   85162:	f000 fc6f 	bl	85a44 <__aeabi_dmul>
   85166:	a382      	add	r3, pc, #520	; (adr r3, 85370 <atan+0x280>)
   85168:	e9d3 2300 	ldrd	r2, r3, [r3]
   8516c:	f000 fab8 	bl	856e0 <__adddf3>
   85170:	4632      	mov	r2, r6
   85172:	463b      	mov	r3, r7
   85174:	f000 fc66 	bl	85a44 <__aeabi_dmul>
   85178:	a37f      	add	r3, pc, #508	; (adr r3, 85378 <atan+0x288>)
   8517a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8517e:	f000 faaf 	bl	856e0 <__adddf3>
   85182:	4632      	mov	r2, r6
   85184:	463b      	mov	r3, r7
   85186:	f000 fc5d 	bl	85a44 <__aeabi_dmul>
   8518a:	a37d      	add	r3, pc, #500	; (adr r3, 85380 <atan+0x290>)
   8518c:	e9d3 2300 	ldrd	r2, r3, [r3]
   85190:	f000 faa6 	bl	856e0 <__adddf3>
   85194:	4632      	mov	r2, r6
   85196:	463b      	mov	r3, r7
   85198:	f000 fc54 	bl	85a44 <__aeabi_dmul>
   8519c:	a37a      	add	r3, pc, #488	; (adr r3, 85388 <atan+0x298>)
   8519e:	e9d3 2300 	ldrd	r2, r3, [r3]
   851a2:	f000 fa9d 	bl	856e0 <__adddf3>
   851a6:	4632      	mov	r2, r6
   851a8:	463b      	mov	r3, r7
   851aa:	f000 fc4b 	bl	85a44 <__aeabi_dmul>
   851ae:	a378      	add	r3, pc, #480	; (adr r3, 85390 <atan+0x2a0>)
   851b0:	e9d3 2300 	ldrd	r2, r3, [r3]
   851b4:	f000 fa94 	bl	856e0 <__adddf3>
   851b8:	4652      	mov	r2, sl
   851ba:	465b      	mov	r3, fp
   851bc:	f000 fc42 	bl	85a44 <__aeabi_dmul>
   851c0:	a375      	add	r3, pc, #468	; (adr r3, 85398 <atan+0x2a8>)
   851c2:	e9d3 2300 	ldrd	r2, r3, [r3]
   851c6:	4682      	mov	sl, r0
   851c8:	468b      	mov	fp, r1
   851ca:	4630      	mov	r0, r6
   851cc:	4639      	mov	r1, r7
   851ce:	f000 fc39 	bl	85a44 <__aeabi_dmul>
   851d2:	a373      	add	r3, pc, #460	; (adr r3, 853a0 <atan+0x2b0>)
   851d4:	e9d3 2300 	ldrd	r2, r3, [r3]
   851d8:	f000 fa80 	bl	856dc <__aeabi_dsub>
   851dc:	4632      	mov	r2, r6
   851de:	463b      	mov	r3, r7
   851e0:	f000 fc30 	bl	85a44 <__aeabi_dmul>
   851e4:	a370      	add	r3, pc, #448	; (adr r3, 853a8 <atan+0x2b8>)
   851e6:	e9d3 2300 	ldrd	r2, r3, [r3]
   851ea:	f000 fa77 	bl	856dc <__aeabi_dsub>
   851ee:	4632      	mov	r2, r6
   851f0:	463b      	mov	r3, r7
   851f2:	f000 fc27 	bl	85a44 <__aeabi_dmul>
   851f6:	a36e      	add	r3, pc, #440	; (adr r3, 853b0 <atan+0x2c0>)
   851f8:	e9d3 2300 	ldrd	r2, r3, [r3]
   851fc:	f000 fa6e 	bl	856dc <__aeabi_dsub>
   85200:	4632      	mov	r2, r6
   85202:	463b      	mov	r3, r7
   85204:	f000 fc1e 	bl	85a44 <__aeabi_dmul>
   85208:	a36b      	add	r3, pc, #428	; (adr r3, 853b8 <atan+0x2c8>)
   8520a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8520e:	f000 fa65 	bl	856dc <__aeabi_dsub>
   85212:	4632      	mov	r2, r6
   85214:	463b      	mov	r3, r7
   85216:	f000 fc15 	bl	85a44 <__aeabi_dmul>
   8521a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8521e:	4602      	mov	r2, r0
   85220:	f1bc 3fff 	cmp.w	ip, #4294967295
   85224:	460b      	mov	r3, r1
   85226:	d06b      	beq.n	85300 <atan+0x210>
   85228:	4650      	mov	r0, sl
   8522a:	4659      	mov	r1, fp
   8522c:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   85230:	f000 fa56 	bl	856e0 <__adddf3>
   85234:	4622      	mov	r2, r4
   85236:	462b      	mov	r3, r5
   85238:	f000 fc04 	bl	85a44 <__aeabi_dmul>
   8523c:	4f67      	ldr	r7, [pc, #412]	; (853dc <atan+0x2ec>)
   8523e:	4b68      	ldr	r3, [pc, #416]	; (853e0 <atan+0x2f0>)
   85240:	4437      	add	r7, r6
   85242:	441e      	add	r6, r3
   85244:	e9d6 2300 	ldrd	r2, r3, [r6]
   85248:	f000 fa48 	bl	856dc <__aeabi_dsub>
   8524c:	4622      	mov	r2, r4
   8524e:	462b      	mov	r3, r5
   85250:	f000 fa44 	bl	856dc <__aeabi_dsub>
   85254:	4602      	mov	r2, r0
   85256:	460b      	mov	r3, r1
   85258:	e9d7 0100 	ldrd	r0, r1, [r7]
   8525c:	f000 fa3e 	bl	856dc <__aeabi_dsub>
   85260:	f1b9 0f00 	cmp.w	r9, #0
   85264:	da0c      	bge.n	85280 <atan+0x190>
   85266:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   8526a:	4629      	mov	r1, r5
   8526c:	e008      	b.n	85280 <atan+0x190>
   8526e:	2800      	cmp	r0, #0
   85270:	f43f af4f 	beq.w	85112 <atan+0x22>
   85274:	4620      	mov	r0, r4
   85276:	4629      	mov	r1, r5
   85278:	4622      	mov	r2, r4
   8527a:	462b      	mov	r3, r5
   8527c:	f000 fa30 	bl	856e0 <__adddf3>
   85280:	b003      	add	sp, #12
   85282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85286:	a34e      	add	r3, pc, #312	; (adr r3, 853c0 <atan+0x2d0>)
   85288:	e9d3 2300 	ldrd	r2, r3, [r3]
   8528c:	f000 fa28 	bl	856e0 <__adddf3>
   85290:	2200      	movs	r2, #0
   85292:	4b54      	ldr	r3, [pc, #336]	; (853e4 <atan+0x2f4>)
   85294:	f000 fe66 	bl	85f64 <__aeabi_dcmpgt>
   85298:	2800      	cmp	r0, #0
   8529a:	f43f af4d 	beq.w	85138 <atan+0x48>
   8529e:	4620      	mov	r0, r4
   852a0:	4629      	mov	r1, r5
   852a2:	b003      	add	sp, #12
   852a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   852a8:	f000 f8ca 	bl	85440 <fabs>
   852ac:	4b4e      	ldr	r3, [pc, #312]	; (853e8 <atan+0x2f8>)
   852ae:	4604      	mov	r4, r0
   852b0:	429e      	cmp	r6, r3
   852b2:	460d      	mov	r5, r1
   852b4:	dc33      	bgt.n	8531e <atan+0x22e>
   852b6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   852ba:	429e      	cmp	r6, r3
   852bc:	f300 80a5 	bgt.w	8540a <atan+0x31a>
   852c0:	4602      	mov	r2, r0
   852c2:	460b      	mov	r3, r1
   852c4:	f000 fa0c 	bl	856e0 <__adddf3>
   852c8:	2200      	movs	r2, #0
   852ca:	4b46      	ldr	r3, [pc, #280]	; (853e4 <atan+0x2f4>)
   852cc:	f000 fa06 	bl	856dc <__aeabi_dsub>
   852d0:	2200      	movs	r2, #0
   852d2:	4606      	mov	r6, r0
   852d4:	460f      	mov	r7, r1
   852d6:	4620      	mov	r0, r4
   852d8:	4629      	mov	r1, r5
   852da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   852de:	f000 f9ff 	bl	856e0 <__adddf3>
   852e2:	4602      	mov	r2, r0
   852e4:	460b      	mov	r3, r1
   852e6:	4630      	mov	r0, r6
   852e8:	4639      	mov	r1, r7
   852ea:	f000 fcd5 	bl	85c98 <__aeabi_ddiv>
   852ee:	f04f 0c00 	mov.w	ip, #0
   852f2:	4604      	mov	r4, r0
   852f4:	460d      	mov	r5, r1
   852f6:	e721      	b.n	8513c <atan+0x4c>
   852f8:	a133      	add	r1, pc, #204	; (adr r1, 853c8 <atan+0x2d8>)
   852fa:	e9d1 0100 	ldrd	r0, r1, [r1]
   852fe:	e7bf      	b.n	85280 <atan+0x190>
   85300:	4650      	mov	r0, sl
   85302:	4659      	mov	r1, fp
   85304:	f000 f9ec 	bl	856e0 <__adddf3>
   85308:	4622      	mov	r2, r4
   8530a:	462b      	mov	r3, r5
   8530c:	f000 fb9a 	bl	85a44 <__aeabi_dmul>
   85310:	4602      	mov	r2, r0
   85312:	460b      	mov	r3, r1
   85314:	4620      	mov	r0, r4
   85316:	4629      	mov	r1, r5
   85318:	f000 f9e0 	bl	856dc <__aeabi_dsub>
   8531c:	e7b0      	b.n	85280 <atan+0x190>
   8531e:	4b33      	ldr	r3, [pc, #204]	; (853ec <atan+0x2fc>)
   85320:	429e      	cmp	r6, r3
   85322:	dc67      	bgt.n	853f4 <atan+0x304>
   85324:	2200      	movs	r2, #0
   85326:	4b32      	ldr	r3, [pc, #200]	; (853f0 <atan+0x300>)
   85328:	f000 f9d8 	bl	856dc <__aeabi_dsub>
   8532c:	2200      	movs	r2, #0
   8532e:	4606      	mov	r6, r0
   85330:	460f      	mov	r7, r1
   85332:	4620      	mov	r0, r4
   85334:	4629      	mov	r1, r5
   85336:	4b2e      	ldr	r3, [pc, #184]	; (853f0 <atan+0x300>)
   85338:	f000 fb84 	bl	85a44 <__aeabi_dmul>
   8533c:	2200      	movs	r2, #0
   8533e:	4b29      	ldr	r3, [pc, #164]	; (853e4 <atan+0x2f4>)
   85340:	f000 f9ce 	bl	856e0 <__adddf3>
   85344:	4602      	mov	r2, r0
   85346:	460b      	mov	r3, r1
   85348:	4630      	mov	r0, r6
   8534a:	4639      	mov	r1, r7
   8534c:	f000 fca4 	bl	85c98 <__aeabi_ddiv>
   85350:	f04f 0c02 	mov.w	ip, #2
   85354:	4604      	mov	r4, r0
   85356:	460d      	mov	r5, r1
   85358:	e6f0      	b.n	8513c <atan+0x4c>
   8535a:	bf00      	nop
   8535c:	f3af 8000 	nop.w
   85360:	54442d18 	.word	0x54442d18
   85364:	3ff921fb 	.word	0x3ff921fb
   85368:	e322da11 	.word	0xe322da11
   8536c:	3f90ad3a 	.word	0x3f90ad3a
   85370:	24760deb 	.word	0x24760deb
   85374:	3fa97b4b 	.word	0x3fa97b4b
   85378:	a0d03d51 	.word	0xa0d03d51
   8537c:	3fb10d66 	.word	0x3fb10d66
   85380:	c54c206e 	.word	0xc54c206e
   85384:	3fb745cd 	.word	0x3fb745cd
   85388:	920083ff 	.word	0x920083ff
   8538c:	3fc24924 	.word	0x3fc24924
   85390:	5555550d 	.word	0x5555550d
   85394:	3fd55555 	.word	0x3fd55555
   85398:	2c6a6c2f 	.word	0x2c6a6c2f
   8539c:	bfa2b444 	.word	0xbfa2b444
   853a0:	52defd9a 	.word	0x52defd9a
   853a4:	3fadde2d 	.word	0x3fadde2d
   853a8:	af749a6d 	.word	0xaf749a6d
   853ac:	3fb3b0f2 	.word	0x3fb3b0f2
   853b0:	fe231671 	.word	0xfe231671
   853b4:	3fbc71c6 	.word	0x3fbc71c6
   853b8:	9998ebc4 	.word	0x9998ebc4
   853bc:	3fc99999 	.word	0x3fc99999
   853c0:	8800759c 	.word	0x8800759c
   853c4:	7e37e43c 	.word	0x7e37e43c
   853c8:	54442d18 	.word	0x54442d18
   853cc:	bff921fb 	.word	0xbff921fb
   853d0:	440fffff 	.word	0x440fffff
   853d4:	7ff00000 	.word	0x7ff00000
   853d8:	3fdbffff 	.word	0x3fdbffff
   853dc:	000897e0 	.word	0x000897e0
   853e0:	000897c0 	.word	0x000897c0
   853e4:	3ff00000 	.word	0x3ff00000
   853e8:	3ff2ffff 	.word	0x3ff2ffff
   853ec:	40037fff 	.word	0x40037fff
   853f0:	3ff80000 	.word	0x3ff80000
   853f4:	4602      	mov	r2, r0
   853f6:	460b      	mov	r3, r1
   853f8:	2000      	movs	r0, #0
   853fa:	490f      	ldr	r1, [pc, #60]	; (85438 <atan+0x348>)
   853fc:	f000 fc4c 	bl	85c98 <__aeabi_ddiv>
   85400:	f04f 0c03 	mov.w	ip, #3
   85404:	4604      	mov	r4, r0
   85406:	460d      	mov	r5, r1
   85408:	e698      	b.n	8513c <atan+0x4c>
   8540a:	2200      	movs	r2, #0
   8540c:	4b0b      	ldr	r3, [pc, #44]	; (8543c <atan+0x34c>)
   8540e:	f000 f965 	bl	856dc <__aeabi_dsub>
   85412:	2200      	movs	r2, #0
   85414:	4606      	mov	r6, r0
   85416:	460f      	mov	r7, r1
   85418:	4620      	mov	r0, r4
   8541a:	4629      	mov	r1, r5
   8541c:	4b07      	ldr	r3, [pc, #28]	; (8543c <atan+0x34c>)
   8541e:	f000 f95f 	bl	856e0 <__adddf3>
   85422:	4602      	mov	r2, r0
   85424:	460b      	mov	r3, r1
   85426:	4630      	mov	r0, r6
   85428:	4639      	mov	r1, r7
   8542a:	f000 fc35 	bl	85c98 <__aeabi_ddiv>
   8542e:	f04f 0c01 	mov.w	ip, #1
   85432:	4604      	mov	r4, r0
   85434:	460d      	mov	r5, r1
   85436:	e681      	b.n	8513c <atan+0x4c>
   85438:	bff00000 	.word	0xbff00000
   8543c:	3ff00000 	.word	0x3ff00000

00085440 <fabs>:
   85440:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85444:	4770      	bx	lr
   85446:	bf00      	nop

00085448 <floor>:
   85448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8544c:	f3c1 570a 	ubfx	r7, r1, #20, #11
   85450:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
   85454:	2e13      	cmp	r6, #19
   85456:	4602      	mov	r2, r0
   85458:	460b      	mov	r3, r1
   8545a:	4604      	mov	r4, r0
   8545c:	460d      	mov	r5, r1
   8545e:	4689      	mov	r9, r1
   85460:	468a      	mov	sl, r1
   85462:	4680      	mov	r8, r0
   85464:	dc1c      	bgt.n	854a0 <floor+0x58>
   85466:	2e00      	cmp	r6, #0
   85468:	db40      	blt.n	854ec <floor+0xa4>
   8546a:	4f3d      	ldr	r7, [pc, #244]	; (85560 <floor+0x118>)
   8546c:	4137      	asrs	r7, r6
   8546e:	ea07 0c01 	and.w	ip, r7, r1
   85472:	ea5c 0c00 	orrs.w	ip, ip, r0
   85476:	d018      	beq.n	854aa <floor+0x62>
   85478:	a337      	add	r3, pc, #220	; (adr r3, 85558 <floor+0x110>)
   8547a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8547e:	f000 f92f 	bl	856e0 <__adddf3>
   85482:	2200      	movs	r2, #0
   85484:	2300      	movs	r3, #0
   85486:	f000 fd6d 	bl	85f64 <__aeabi_dcmpgt>
   8548a:	b128      	cbz	r0, 85498 <floor+0x50>
   8548c:	2d00      	cmp	r5, #0
   8548e:	db42      	blt.n	85516 <floor+0xce>
   85490:	ea2a 0907 	bic.w	r9, sl, r7
   85494:	f04f 0800 	mov.w	r8, #0
   85498:	4640      	mov	r0, r8
   8549a:	4649      	mov	r1, r9
   8549c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   854a0:	2e33      	cmp	r6, #51	; 0x33
   854a2:	dd06      	ble.n	854b2 <floor+0x6a>
   854a4:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   854a8:	d031      	beq.n	8550e <floor+0xc6>
   854aa:	4610      	mov	r0, r2
   854ac:	4619      	mov	r1, r3
   854ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   854b2:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
   854b6:	f04f 3bff 	mov.w	fp, #4294967295
   854ba:	fa2b fb0c 	lsr.w	fp, fp, ip
   854be:	ea1b 0f00 	tst.w	fp, r0
   854c2:	d0f2      	beq.n	854aa <floor+0x62>
   854c4:	a324      	add	r3, pc, #144	; (adr r3, 85558 <floor+0x110>)
   854c6:	e9d3 2300 	ldrd	r2, r3, [r3]
   854ca:	f000 f909 	bl	856e0 <__adddf3>
   854ce:	2200      	movs	r2, #0
   854d0:	2300      	movs	r3, #0
   854d2:	f000 fd47 	bl	85f64 <__aeabi_dcmpgt>
   854d6:	2800      	cmp	r0, #0
   854d8:	d0de      	beq.n	85498 <floor+0x50>
   854da:	2d00      	cmp	r5, #0
   854dc:	db22      	blt.n	85524 <floor+0xdc>
   854de:	ea28 080b 	bic.w	r8, r8, fp
   854e2:	46d1      	mov	r9, sl
   854e4:	4640      	mov	r0, r8
   854e6:	4649      	mov	r1, r9
   854e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   854ec:	a31a      	add	r3, pc, #104	; (adr r3, 85558 <floor+0x110>)
   854ee:	e9d3 2300 	ldrd	r2, r3, [r3]
   854f2:	f000 f8f5 	bl	856e0 <__adddf3>
   854f6:	2200      	movs	r2, #0
   854f8:	2300      	movs	r3, #0
   854fa:	f000 fd33 	bl	85f64 <__aeabi_dcmpgt>
   854fe:	2800      	cmp	r0, #0
   85500:	d0ca      	beq.n	85498 <floor+0x50>
   85502:	2d00      	cmp	r5, #0
   85504:	db1c      	blt.n	85540 <floor+0xf8>
   85506:	f04f 0800 	mov.w	r8, #0
   8550a:	46c1      	mov	r9, r8
   8550c:	e7c4      	b.n	85498 <floor+0x50>
   8550e:	f000 f8e7 	bl	856e0 <__adddf3>
   85512:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85516:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
   8551a:	fa4a f606 	asr.w	r6, sl, r6
   8551e:	eb06 0a05 	add.w	sl, r6, r5
   85522:	e7b5      	b.n	85490 <floor+0x48>
   85524:	2e14      	cmp	r6, #20
   85526:	d014      	beq.n	85552 <floor+0x10a>
   85528:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
   8552c:	2301      	movs	r3, #1
   8552e:	3703      	adds	r7, #3
   85530:	fa03 f707 	lsl.w	r7, r3, r7
   85534:	eb17 0804 	adds.w	r8, r7, r4
   85538:	bf28      	it	cs
   8553a:	eb05 0a03 	addcs.w	sl, r5, r3
   8553e:	e7ce      	b.n	854de <floor+0x96>
   85540:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   85544:	4b07      	ldr	r3, [pc, #28]	; (85564 <floor+0x11c>)
   85546:	4322      	orrs	r2, r4
   85548:	bf18      	it	ne
   8554a:	4699      	movne	r9, r3
   8554c:	f04f 0800 	mov.w	r8, #0
   85550:	e7a2      	b.n	85498 <floor+0x50>
   85552:	f105 0a01 	add.w	sl, r5, #1
   85556:	e7c2      	b.n	854de <floor+0x96>
   85558:	8800759c 	.word	0x8800759c
   8555c:	7e37e43c 	.word	0x7e37e43c
   85560:	000fffff 	.word	0x000fffff
   85564:	bff00000 	.word	0xbff00000

00085568 <__fpclassifyd>:
   85568:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   8556c:	b410      	push	{r4}
   8556e:	d008      	beq.n	85582 <__fpclassifyd+0x1a>
   85570:	4a0f      	ldr	r2, [pc, #60]	; (855b0 <__fpclassifyd+0x48>)
   85572:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   85576:	4294      	cmp	r4, r2
   85578:	d80a      	bhi.n	85590 <__fpclassifyd+0x28>
   8557a:	2004      	movs	r0, #4
   8557c:	f85d 4b04 	ldr.w	r4, [sp], #4
   85580:	4770      	bx	lr
   85582:	2800      	cmp	r0, #0
   85584:	bf0c      	ite	eq
   85586:	2002      	moveq	r0, #2
   85588:	2003      	movne	r0, #3
   8558a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8558e:	4770      	bx	lr
   85590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   85594:	d201      	bcs.n	8559a <__fpclassifyd+0x32>
   85596:	2003      	movs	r0, #3
   85598:	e7f7      	b.n	8558a <__fpclassifyd+0x22>
   8559a:	4a06      	ldr	r2, [pc, #24]	; (855b4 <__fpclassifyd+0x4c>)
   8559c:	4293      	cmp	r3, r2
   8559e:	d001      	beq.n	855a4 <__fpclassifyd+0x3c>
   855a0:	2000      	movs	r0, #0
   855a2:	e7f2      	b.n	8558a <__fpclassifyd+0x22>
   855a4:	f1d0 0001 	rsbs	r0, r0, #1
   855a8:	bf38      	it	cc
   855aa:	2000      	movcc	r0, #0
   855ac:	e7ed      	b.n	8558a <__fpclassifyd+0x22>
   855ae:	bf00      	nop
   855b0:	7fdfffff 	.word	0x7fdfffff
   855b4:	7ff00000 	.word	0x7ff00000

000855b8 <matherr>:
   855b8:	2000      	movs	r0, #0
   855ba:	4770      	bx	lr
   855bc:	0000      	movs	r0, r0
	...

000855c0 <scalbn>:
   855c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   855c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   855c8:	4690      	mov	r8, r2
   855ca:	4606      	mov	r6, r0
   855cc:	460f      	mov	r7, r1
   855ce:	460a      	mov	r2, r1
   855d0:	bb1b      	cbnz	r3, 8561a <scalbn+0x5a>
   855d2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   855d6:	4303      	orrs	r3, r0
   855d8:	d034      	beq.n	85644 <scalbn+0x84>
   855da:	4b35      	ldr	r3, [pc, #212]	; (856b0 <scalbn+0xf0>)
   855dc:	2200      	movs	r2, #0
   855de:	f000 fa31 	bl	85a44 <__aeabi_dmul>
   855e2:	4b34      	ldr	r3, [pc, #208]	; (856b4 <scalbn+0xf4>)
   855e4:	4606      	mov	r6, r0
   855e6:	4598      	cmp	r8, r3
   855e8:	460f      	mov	r7, r1
   855ea:	db3b      	blt.n	85664 <scalbn+0xa4>
   855ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
   855f0:	3b36      	subs	r3, #54	; 0x36
   855f2:	460a      	mov	r2, r1
   855f4:	4443      	add	r3, r8
   855f6:	f240 71fe 	movw	r1, #2046	; 0x7fe
   855fa:	428b      	cmp	r3, r1
   855fc:	dd16      	ble.n	8562c <scalbn+0x6c>
   855fe:	a128      	add	r1, pc, #160	; (adr r1, 856a0 <scalbn+0xe0>)
   85600:	e9d1 0100 	ldrd	r0, r1, [r1]
   85604:	4632      	mov	r2, r6
   85606:	463b      	mov	r3, r7
   85608:	f000 f85a 	bl	856c0 <copysign>
   8560c:	a324      	add	r3, pc, #144	; (adr r3, 856a0 <scalbn+0xe0>)
   8560e:	e9d3 2300 	ldrd	r2, r3, [r3]
   85612:	f000 fa17 	bl	85a44 <__aeabi_dmul>
   85616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8561a:	f240 74ff 	movw	r4, #2047	; 0x7ff
   8561e:	42a3      	cmp	r3, r4
   85620:	d027      	beq.n	85672 <scalbn+0xb2>
   85622:	4443      	add	r3, r8
   85624:	f240 71fe 	movw	r1, #2046	; 0x7fe
   85628:	428b      	cmp	r3, r1
   8562a:	dce8      	bgt.n	855fe <scalbn+0x3e>
   8562c:	2b00      	cmp	r3, #0
   8562e:	dd0b      	ble.n	85648 <scalbn+0x88>
   85630:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   85634:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   85638:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   8563c:	4630      	mov	r0, r6
   8563e:	4639      	mov	r1, r7
   85640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85648:	f113 0f35 	cmn.w	r3, #53	; 0x35
   8564c:	da17      	bge.n	8567e <scalbn+0xbe>
   8564e:	f24c 3350 	movw	r3, #50000	; 0xc350
   85652:	4598      	cmp	r8, r3
   85654:	dcd3      	bgt.n	855fe <scalbn+0x3e>
   85656:	a114      	add	r1, pc, #80	; (adr r1, 856a8 <scalbn+0xe8>)
   85658:	e9d1 0100 	ldrd	r0, r1, [r1]
   8565c:	4632      	mov	r2, r6
   8565e:	463b      	mov	r3, r7
   85660:	f000 f82e 	bl	856c0 <copysign>
   85664:	a310      	add	r3, pc, #64	; (adr r3, 856a8 <scalbn+0xe8>)
   85666:	e9d3 2300 	ldrd	r2, r3, [r3]
   8566a:	f000 f9eb 	bl	85a44 <__aeabi_dmul>
   8566e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85672:	4602      	mov	r2, r0
   85674:	460b      	mov	r3, r1
   85676:	f000 f833 	bl	856e0 <__adddf3>
   8567a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8567e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   85682:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   85686:	3336      	adds	r3, #54	; 0x36
   85688:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   8568c:	4630      	mov	r0, r6
   8568e:	4639      	mov	r1, r7
   85690:	2200      	movs	r2, #0
   85692:	4b09      	ldr	r3, [pc, #36]	; (856b8 <scalbn+0xf8>)
   85694:	f000 f9d6 	bl	85a44 <__aeabi_dmul>
   85698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8569c:	f3af 8000 	nop.w
   856a0:	8800759c 	.word	0x8800759c
   856a4:	7e37e43c 	.word	0x7e37e43c
   856a8:	c2f8f359 	.word	0xc2f8f359
   856ac:	01a56e1f 	.word	0x01a56e1f
   856b0:	43500000 	.word	0x43500000
   856b4:	ffff3cb0 	.word	0xffff3cb0
   856b8:	3c900000 	.word	0x3c900000
   856bc:	f3af 8000 	nop.w

000856c0 <copysign>:
   856c0:	b430      	push	{r4, r5}
   856c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
   856c6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   856ca:	ea43 0102 	orr.w	r1, r3, r2
   856ce:	bc30      	pop	{r4, r5}
   856d0:	4770      	bx	lr
   856d2:	bf00      	nop

000856d4 <__aeabi_drsub>:
   856d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   856d8:	e002      	b.n	856e0 <__adddf3>
   856da:	bf00      	nop

000856dc <__aeabi_dsub>:
   856dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000856e0 <__adddf3>:
   856e0:	b530      	push	{r4, r5, lr}
   856e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   856e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   856ea:	ea94 0f05 	teq	r4, r5
   856ee:	bf08      	it	eq
   856f0:	ea90 0f02 	teqeq	r0, r2
   856f4:	bf1f      	itttt	ne
   856f6:	ea54 0c00 	orrsne.w	ip, r4, r0
   856fa:	ea55 0c02 	orrsne.w	ip, r5, r2
   856fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   85702:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85706:	f000 80e2 	beq.w	858ce <__adddf3+0x1ee>
   8570a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8570e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   85712:	bfb8      	it	lt
   85714:	426d      	neglt	r5, r5
   85716:	dd0c      	ble.n	85732 <__adddf3+0x52>
   85718:	442c      	add	r4, r5
   8571a:	ea80 0202 	eor.w	r2, r0, r2
   8571e:	ea81 0303 	eor.w	r3, r1, r3
   85722:	ea82 0000 	eor.w	r0, r2, r0
   85726:	ea83 0101 	eor.w	r1, r3, r1
   8572a:	ea80 0202 	eor.w	r2, r0, r2
   8572e:	ea81 0303 	eor.w	r3, r1, r3
   85732:	2d36      	cmp	r5, #54	; 0x36
   85734:	bf88      	it	hi
   85736:	bd30      	pophi	{r4, r5, pc}
   85738:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8573c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85740:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   85744:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   85748:	d002      	beq.n	85750 <__adddf3+0x70>
   8574a:	4240      	negs	r0, r0
   8574c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85750:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   85754:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85758:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8575c:	d002      	beq.n	85764 <__adddf3+0x84>
   8575e:	4252      	negs	r2, r2
   85760:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85764:	ea94 0f05 	teq	r4, r5
   85768:	f000 80a7 	beq.w	858ba <__adddf3+0x1da>
   8576c:	f1a4 0401 	sub.w	r4, r4, #1
   85770:	f1d5 0e20 	rsbs	lr, r5, #32
   85774:	db0d      	blt.n	85792 <__adddf3+0xb2>
   85776:	fa02 fc0e 	lsl.w	ip, r2, lr
   8577a:	fa22 f205 	lsr.w	r2, r2, r5
   8577e:	1880      	adds	r0, r0, r2
   85780:	f141 0100 	adc.w	r1, r1, #0
   85784:	fa03 f20e 	lsl.w	r2, r3, lr
   85788:	1880      	adds	r0, r0, r2
   8578a:	fa43 f305 	asr.w	r3, r3, r5
   8578e:	4159      	adcs	r1, r3
   85790:	e00e      	b.n	857b0 <__adddf3+0xd0>
   85792:	f1a5 0520 	sub.w	r5, r5, #32
   85796:	f10e 0e20 	add.w	lr, lr, #32
   8579a:	2a01      	cmp	r2, #1
   8579c:	fa03 fc0e 	lsl.w	ip, r3, lr
   857a0:	bf28      	it	cs
   857a2:	f04c 0c02 	orrcs.w	ip, ip, #2
   857a6:	fa43 f305 	asr.w	r3, r3, r5
   857aa:	18c0      	adds	r0, r0, r3
   857ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   857b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   857b4:	d507      	bpl.n	857c6 <__adddf3+0xe6>
   857b6:	f04f 0e00 	mov.w	lr, #0
   857ba:	f1dc 0c00 	rsbs	ip, ip, #0
   857be:	eb7e 0000 	sbcs.w	r0, lr, r0
   857c2:	eb6e 0101 	sbc.w	r1, lr, r1
   857c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   857ca:	d31b      	bcc.n	85804 <__adddf3+0x124>
   857cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   857d0:	d30c      	bcc.n	857ec <__adddf3+0x10c>
   857d2:	0849      	lsrs	r1, r1, #1
   857d4:	ea5f 0030 	movs.w	r0, r0, rrx
   857d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   857dc:	f104 0401 	add.w	r4, r4, #1
   857e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   857e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   857e8:	f080 809a 	bcs.w	85920 <__adddf3+0x240>
   857ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   857f0:	bf08      	it	eq
   857f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   857f6:	f150 0000 	adcs.w	r0, r0, #0
   857fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   857fe:	ea41 0105 	orr.w	r1, r1, r5
   85802:	bd30      	pop	{r4, r5, pc}
   85804:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   85808:	4140      	adcs	r0, r0
   8580a:	eb41 0101 	adc.w	r1, r1, r1
   8580e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85812:	f1a4 0401 	sub.w	r4, r4, #1
   85816:	d1e9      	bne.n	857ec <__adddf3+0x10c>
   85818:	f091 0f00 	teq	r1, #0
   8581c:	bf04      	itt	eq
   8581e:	4601      	moveq	r1, r0
   85820:	2000      	moveq	r0, #0
   85822:	fab1 f381 	clz	r3, r1
   85826:	bf08      	it	eq
   85828:	3320      	addeq	r3, #32
   8582a:	f1a3 030b 	sub.w	r3, r3, #11
   8582e:	f1b3 0220 	subs.w	r2, r3, #32
   85832:	da0c      	bge.n	8584e <__adddf3+0x16e>
   85834:	320c      	adds	r2, #12
   85836:	dd08      	ble.n	8584a <__adddf3+0x16a>
   85838:	f102 0c14 	add.w	ip, r2, #20
   8583c:	f1c2 020c 	rsb	r2, r2, #12
   85840:	fa01 f00c 	lsl.w	r0, r1, ip
   85844:	fa21 f102 	lsr.w	r1, r1, r2
   85848:	e00c      	b.n	85864 <__adddf3+0x184>
   8584a:	f102 0214 	add.w	r2, r2, #20
   8584e:	bfd8      	it	le
   85850:	f1c2 0c20 	rsble	ip, r2, #32
   85854:	fa01 f102 	lsl.w	r1, r1, r2
   85858:	fa20 fc0c 	lsr.w	ip, r0, ip
   8585c:	bfdc      	itt	le
   8585e:	ea41 010c 	orrle.w	r1, r1, ip
   85862:	4090      	lslle	r0, r2
   85864:	1ae4      	subs	r4, r4, r3
   85866:	bfa2      	ittt	ge
   85868:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8586c:	4329      	orrge	r1, r5
   8586e:	bd30      	popge	{r4, r5, pc}
   85870:	ea6f 0404 	mvn.w	r4, r4
   85874:	3c1f      	subs	r4, #31
   85876:	da1c      	bge.n	858b2 <__adddf3+0x1d2>
   85878:	340c      	adds	r4, #12
   8587a:	dc0e      	bgt.n	8589a <__adddf3+0x1ba>
   8587c:	f104 0414 	add.w	r4, r4, #20
   85880:	f1c4 0220 	rsb	r2, r4, #32
   85884:	fa20 f004 	lsr.w	r0, r0, r4
   85888:	fa01 f302 	lsl.w	r3, r1, r2
   8588c:	ea40 0003 	orr.w	r0, r0, r3
   85890:	fa21 f304 	lsr.w	r3, r1, r4
   85894:	ea45 0103 	orr.w	r1, r5, r3
   85898:	bd30      	pop	{r4, r5, pc}
   8589a:	f1c4 040c 	rsb	r4, r4, #12
   8589e:	f1c4 0220 	rsb	r2, r4, #32
   858a2:	fa20 f002 	lsr.w	r0, r0, r2
   858a6:	fa01 f304 	lsl.w	r3, r1, r4
   858aa:	ea40 0003 	orr.w	r0, r0, r3
   858ae:	4629      	mov	r1, r5
   858b0:	bd30      	pop	{r4, r5, pc}
   858b2:	fa21 f004 	lsr.w	r0, r1, r4
   858b6:	4629      	mov	r1, r5
   858b8:	bd30      	pop	{r4, r5, pc}
   858ba:	f094 0f00 	teq	r4, #0
   858be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   858c2:	bf06      	itte	eq
   858c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   858c8:	3401      	addeq	r4, #1
   858ca:	3d01      	subne	r5, #1
   858cc:	e74e      	b.n	8576c <__adddf3+0x8c>
   858ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   858d2:	bf18      	it	ne
   858d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   858d8:	d029      	beq.n	8592e <__adddf3+0x24e>
   858da:	ea94 0f05 	teq	r4, r5
   858de:	bf08      	it	eq
   858e0:	ea90 0f02 	teqeq	r0, r2
   858e4:	d005      	beq.n	858f2 <__adddf3+0x212>
   858e6:	ea54 0c00 	orrs.w	ip, r4, r0
   858ea:	bf04      	itt	eq
   858ec:	4619      	moveq	r1, r3
   858ee:	4610      	moveq	r0, r2
   858f0:	bd30      	pop	{r4, r5, pc}
   858f2:	ea91 0f03 	teq	r1, r3
   858f6:	bf1e      	ittt	ne
   858f8:	2100      	movne	r1, #0
   858fa:	2000      	movne	r0, #0
   858fc:	bd30      	popne	{r4, r5, pc}
   858fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   85902:	d105      	bne.n	85910 <__adddf3+0x230>
   85904:	0040      	lsls	r0, r0, #1
   85906:	4149      	adcs	r1, r1
   85908:	bf28      	it	cs
   8590a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8590e:	bd30      	pop	{r4, r5, pc}
   85910:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   85914:	bf3c      	itt	cc
   85916:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8591a:	bd30      	popcc	{r4, r5, pc}
   8591c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85920:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   85924:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85928:	f04f 0000 	mov.w	r0, #0
   8592c:	bd30      	pop	{r4, r5, pc}
   8592e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   85932:	bf1a      	itte	ne
   85934:	4619      	movne	r1, r3
   85936:	4610      	movne	r0, r2
   85938:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8593c:	bf1c      	itt	ne
   8593e:	460b      	movne	r3, r1
   85940:	4602      	movne	r2, r0
   85942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   85946:	bf06      	itte	eq
   85948:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8594c:	ea91 0f03 	teqeq	r1, r3
   85950:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   85954:	bd30      	pop	{r4, r5, pc}
   85956:	bf00      	nop

00085958 <__aeabi_ui2d>:
   85958:	f090 0f00 	teq	r0, #0
   8595c:	bf04      	itt	eq
   8595e:	2100      	moveq	r1, #0
   85960:	4770      	bxeq	lr
   85962:	b530      	push	{r4, r5, lr}
   85964:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85968:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8596c:	f04f 0500 	mov.w	r5, #0
   85970:	f04f 0100 	mov.w	r1, #0
   85974:	e750      	b.n	85818 <__adddf3+0x138>
   85976:	bf00      	nop

00085978 <__aeabi_i2d>:
   85978:	f090 0f00 	teq	r0, #0
   8597c:	bf04      	itt	eq
   8597e:	2100      	moveq	r1, #0
   85980:	4770      	bxeq	lr
   85982:	b530      	push	{r4, r5, lr}
   85984:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85988:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8598c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   85990:	bf48      	it	mi
   85992:	4240      	negmi	r0, r0
   85994:	f04f 0100 	mov.w	r1, #0
   85998:	e73e      	b.n	85818 <__adddf3+0x138>
   8599a:	bf00      	nop

0008599c <__aeabi_f2d>:
   8599c:	0042      	lsls	r2, r0, #1
   8599e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   859a2:	ea4f 0131 	mov.w	r1, r1, rrx
   859a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   859aa:	bf1f      	itttt	ne
   859ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   859b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   859b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   859b8:	4770      	bxne	lr
   859ba:	f092 0f00 	teq	r2, #0
   859be:	bf14      	ite	ne
   859c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   859c4:	4770      	bxeq	lr
   859c6:	b530      	push	{r4, r5, lr}
   859c8:	f44f 7460 	mov.w	r4, #896	; 0x380
   859cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   859d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   859d4:	e720      	b.n	85818 <__adddf3+0x138>
   859d6:	bf00      	nop

000859d8 <__aeabi_ul2d>:
   859d8:	ea50 0201 	orrs.w	r2, r0, r1
   859dc:	bf08      	it	eq
   859de:	4770      	bxeq	lr
   859e0:	b530      	push	{r4, r5, lr}
   859e2:	f04f 0500 	mov.w	r5, #0
   859e6:	e00a      	b.n	859fe <__aeabi_l2d+0x16>

000859e8 <__aeabi_l2d>:
   859e8:	ea50 0201 	orrs.w	r2, r0, r1
   859ec:	bf08      	it	eq
   859ee:	4770      	bxeq	lr
   859f0:	b530      	push	{r4, r5, lr}
   859f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   859f6:	d502      	bpl.n	859fe <__aeabi_l2d+0x16>
   859f8:	4240      	negs	r0, r0
   859fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   859fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85a02:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85a06:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   85a0a:	f43f aedc 	beq.w	857c6 <__adddf3+0xe6>
   85a0e:	f04f 0203 	mov.w	r2, #3
   85a12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85a16:	bf18      	it	ne
   85a18:	3203      	addne	r2, #3
   85a1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85a1e:	bf18      	it	ne
   85a20:	3203      	addne	r2, #3
   85a22:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   85a26:	f1c2 0320 	rsb	r3, r2, #32
   85a2a:	fa00 fc03 	lsl.w	ip, r0, r3
   85a2e:	fa20 f002 	lsr.w	r0, r0, r2
   85a32:	fa01 fe03 	lsl.w	lr, r1, r3
   85a36:	ea40 000e 	orr.w	r0, r0, lr
   85a3a:	fa21 f102 	lsr.w	r1, r1, r2
   85a3e:	4414      	add	r4, r2
   85a40:	e6c1      	b.n	857c6 <__adddf3+0xe6>
   85a42:	bf00      	nop

00085a44 <__aeabi_dmul>:
   85a44:	b570      	push	{r4, r5, r6, lr}
   85a46:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85a4a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   85a4e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   85a52:	bf1d      	ittte	ne
   85a54:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   85a58:	ea94 0f0c 	teqne	r4, ip
   85a5c:	ea95 0f0c 	teqne	r5, ip
   85a60:	f000 f8de 	bleq	85c20 <__aeabi_dmul+0x1dc>
   85a64:	442c      	add	r4, r5
   85a66:	ea81 0603 	eor.w	r6, r1, r3
   85a6a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   85a6e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   85a72:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   85a76:	bf18      	it	ne
   85a78:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   85a7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85a80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   85a84:	d038      	beq.n	85af8 <__aeabi_dmul+0xb4>
   85a86:	fba0 ce02 	umull	ip, lr, r0, r2
   85a8a:	f04f 0500 	mov.w	r5, #0
   85a8e:	fbe1 e502 	umlal	lr, r5, r1, r2
   85a92:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   85a96:	fbe0 e503 	umlal	lr, r5, r0, r3
   85a9a:	f04f 0600 	mov.w	r6, #0
   85a9e:	fbe1 5603 	umlal	r5, r6, r1, r3
   85aa2:	f09c 0f00 	teq	ip, #0
   85aa6:	bf18      	it	ne
   85aa8:	f04e 0e01 	orrne.w	lr, lr, #1
   85aac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   85ab0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   85ab4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   85ab8:	d204      	bcs.n	85ac4 <__aeabi_dmul+0x80>
   85aba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   85abe:	416d      	adcs	r5, r5
   85ac0:	eb46 0606 	adc.w	r6, r6, r6
   85ac4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   85ac8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   85acc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   85ad0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   85ad4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   85ad8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   85adc:	bf88      	it	hi
   85ade:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   85ae2:	d81e      	bhi.n	85b22 <__aeabi_dmul+0xde>
   85ae4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   85ae8:	bf08      	it	eq
   85aea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   85aee:	f150 0000 	adcs.w	r0, r0, #0
   85af2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85af6:	bd70      	pop	{r4, r5, r6, pc}
   85af8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   85afc:	ea46 0101 	orr.w	r1, r6, r1
   85b00:	ea40 0002 	orr.w	r0, r0, r2
   85b04:	ea81 0103 	eor.w	r1, r1, r3
   85b08:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   85b0c:	bfc2      	ittt	gt
   85b0e:	ebd4 050c 	rsbsgt	r5, r4, ip
   85b12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   85b16:	bd70      	popgt	{r4, r5, r6, pc}
   85b18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85b1c:	f04f 0e00 	mov.w	lr, #0
   85b20:	3c01      	subs	r4, #1
   85b22:	f300 80ab 	bgt.w	85c7c <__aeabi_dmul+0x238>
   85b26:	f114 0f36 	cmn.w	r4, #54	; 0x36
   85b2a:	bfde      	ittt	le
   85b2c:	2000      	movle	r0, #0
   85b2e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   85b32:	bd70      	pople	{r4, r5, r6, pc}
   85b34:	f1c4 0400 	rsb	r4, r4, #0
   85b38:	3c20      	subs	r4, #32
   85b3a:	da35      	bge.n	85ba8 <__aeabi_dmul+0x164>
   85b3c:	340c      	adds	r4, #12
   85b3e:	dc1b      	bgt.n	85b78 <__aeabi_dmul+0x134>
   85b40:	f104 0414 	add.w	r4, r4, #20
   85b44:	f1c4 0520 	rsb	r5, r4, #32
   85b48:	fa00 f305 	lsl.w	r3, r0, r5
   85b4c:	fa20 f004 	lsr.w	r0, r0, r4
   85b50:	fa01 f205 	lsl.w	r2, r1, r5
   85b54:	ea40 0002 	orr.w	r0, r0, r2
   85b58:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   85b5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85b60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85b64:	fa21 f604 	lsr.w	r6, r1, r4
   85b68:	eb42 0106 	adc.w	r1, r2, r6
   85b6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85b70:	bf08      	it	eq
   85b72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85b76:	bd70      	pop	{r4, r5, r6, pc}
   85b78:	f1c4 040c 	rsb	r4, r4, #12
   85b7c:	f1c4 0520 	rsb	r5, r4, #32
   85b80:	fa00 f304 	lsl.w	r3, r0, r4
   85b84:	fa20 f005 	lsr.w	r0, r0, r5
   85b88:	fa01 f204 	lsl.w	r2, r1, r4
   85b8c:	ea40 0002 	orr.w	r0, r0, r2
   85b90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85b94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85b98:	f141 0100 	adc.w	r1, r1, #0
   85b9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85ba0:	bf08      	it	eq
   85ba2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85ba6:	bd70      	pop	{r4, r5, r6, pc}
   85ba8:	f1c4 0520 	rsb	r5, r4, #32
   85bac:	fa00 f205 	lsl.w	r2, r0, r5
   85bb0:	ea4e 0e02 	orr.w	lr, lr, r2
   85bb4:	fa20 f304 	lsr.w	r3, r0, r4
   85bb8:	fa01 f205 	lsl.w	r2, r1, r5
   85bbc:	ea43 0302 	orr.w	r3, r3, r2
   85bc0:	fa21 f004 	lsr.w	r0, r1, r4
   85bc4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85bc8:	fa21 f204 	lsr.w	r2, r1, r4
   85bcc:	ea20 0002 	bic.w	r0, r0, r2
   85bd0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   85bd4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85bd8:	bf08      	it	eq
   85bda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85bde:	bd70      	pop	{r4, r5, r6, pc}
   85be0:	f094 0f00 	teq	r4, #0
   85be4:	d10f      	bne.n	85c06 <__aeabi_dmul+0x1c2>
   85be6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   85bea:	0040      	lsls	r0, r0, #1
   85bec:	eb41 0101 	adc.w	r1, r1, r1
   85bf0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85bf4:	bf08      	it	eq
   85bf6:	3c01      	subeq	r4, #1
   85bf8:	d0f7      	beq.n	85bea <__aeabi_dmul+0x1a6>
   85bfa:	ea41 0106 	orr.w	r1, r1, r6
   85bfe:	f095 0f00 	teq	r5, #0
   85c02:	bf18      	it	ne
   85c04:	4770      	bxne	lr
   85c06:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   85c0a:	0052      	lsls	r2, r2, #1
   85c0c:	eb43 0303 	adc.w	r3, r3, r3
   85c10:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   85c14:	bf08      	it	eq
   85c16:	3d01      	subeq	r5, #1
   85c18:	d0f7      	beq.n	85c0a <__aeabi_dmul+0x1c6>
   85c1a:	ea43 0306 	orr.w	r3, r3, r6
   85c1e:	4770      	bx	lr
   85c20:	ea94 0f0c 	teq	r4, ip
   85c24:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   85c28:	bf18      	it	ne
   85c2a:	ea95 0f0c 	teqne	r5, ip
   85c2e:	d00c      	beq.n	85c4a <__aeabi_dmul+0x206>
   85c30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85c34:	bf18      	it	ne
   85c36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85c3a:	d1d1      	bne.n	85be0 <__aeabi_dmul+0x19c>
   85c3c:	ea81 0103 	eor.w	r1, r1, r3
   85c40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85c44:	f04f 0000 	mov.w	r0, #0
   85c48:	bd70      	pop	{r4, r5, r6, pc}
   85c4a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85c4e:	bf06      	itte	eq
   85c50:	4610      	moveq	r0, r2
   85c52:	4619      	moveq	r1, r3
   85c54:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85c58:	d019      	beq.n	85c8e <__aeabi_dmul+0x24a>
   85c5a:	ea94 0f0c 	teq	r4, ip
   85c5e:	d102      	bne.n	85c66 <__aeabi_dmul+0x222>
   85c60:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   85c64:	d113      	bne.n	85c8e <__aeabi_dmul+0x24a>
   85c66:	ea95 0f0c 	teq	r5, ip
   85c6a:	d105      	bne.n	85c78 <__aeabi_dmul+0x234>
   85c6c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   85c70:	bf1c      	itt	ne
   85c72:	4610      	movne	r0, r2
   85c74:	4619      	movne	r1, r3
   85c76:	d10a      	bne.n	85c8e <__aeabi_dmul+0x24a>
   85c78:	ea81 0103 	eor.w	r1, r1, r3
   85c7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85c80:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85c84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85c88:	f04f 0000 	mov.w	r0, #0
   85c8c:	bd70      	pop	{r4, r5, r6, pc}
   85c8e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85c92:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   85c96:	bd70      	pop	{r4, r5, r6, pc}

00085c98 <__aeabi_ddiv>:
   85c98:	b570      	push	{r4, r5, r6, lr}
   85c9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85c9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   85ca2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   85ca6:	bf1d      	ittte	ne
   85ca8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   85cac:	ea94 0f0c 	teqne	r4, ip
   85cb0:	ea95 0f0c 	teqne	r5, ip
   85cb4:	f000 f8a7 	bleq	85e06 <__aeabi_ddiv+0x16e>
   85cb8:	eba4 0405 	sub.w	r4, r4, r5
   85cbc:	ea81 0e03 	eor.w	lr, r1, r3
   85cc0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   85cc4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85cc8:	f000 8088 	beq.w	85ddc <__aeabi_ddiv+0x144>
   85ccc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85cd0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   85cd4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   85cd8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   85cdc:	ea4f 2202 	mov.w	r2, r2, lsl #8
   85ce0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   85ce4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   85ce8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   85cec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   85cf0:	429d      	cmp	r5, r3
   85cf2:	bf08      	it	eq
   85cf4:	4296      	cmpeq	r6, r2
   85cf6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   85cfa:	f504 7440 	add.w	r4, r4, #768	; 0x300
   85cfe:	d202      	bcs.n	85d06 <__aeabi_ddiv+0x6e>
   85d00:	085b      	lsrs	r3, r3, #1
   85d02:	ea4f 0232 	mov.w	r2, r2, rrx
   85d06:	1ab6      	subs	r6, r6, r2
   85d08:	eb65 0503 	sbc.w	r5, r5, r3
   85d0c:	085b      	lsrs	r3, r3, #1
   85d0e:	ea4f 0232 	mov.w	r2, r2, rrx
   85d12:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   85d16:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   85d1a:	ebb6 0e02 	subs.w	lr, r6, r2
   85d1e:	eb75 0e03 	sbcs.w	lr, r5, r3
   85d22:	bf22      	ittt	cs
   85d24:	1ab6      	subcs	r6, r6, r2
   85d26:	4675      	movcs	r5, lr
   85d28:	ea40 000c 	orrcs.w	r0, r0, ip
   85d2c:	085b      	lsrs	r3, r3, #1
   85d2e:	ea4f 0232 	mov.w	r2, r2, rrx
   85d32:	ebb6 0e02 	subs.w	lr, r6, r2
   85d36:	eb75 0e03 	sbcs.w	lr, r5, r3
   85d3a:	bf22      	ittt	cs
   85d3c:	1ab6      	subcs	r6, r6, r2
   85d3e:	4675      	movcs	r5, lr
   85d40:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   85d44:	085b      	lsrs	r3, r3, #1
   85d46:	ea4f 0232 	mov.w	r2, r2, rrx
   85d4a:	ebb6 0e02 	subs.w	lr, r6, r2
   85d4e:	eb75 0e03 	sbcs.w	lr, r5, r3
   85d52:	bf22      	ittt	cs
   85d54:	1ab6      	subcs	r6, r6, r2
   85d56:	4675      	movcs	r5, lr
   85d58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   85d5c:	085b      	lsrs	r3, r3, #1
   85d5e:	ea4f 0232 	mov.w	r2, r2, rrx
   85d62:	ebb6 0e02 	subs.w	lr, r6, r2
   85d66:	eb75 0e03 	sbcs.w	lr, r5, r3
   85d6a:	bf22      	ittt	cs
   85d6c:	1ab6      	subcs	r6, r6, r2
   85d6e:	4675      	movcs	r5, lr
   85d70:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   85d74:	ea55 0e06 	orrs.w	lr, r5, r6
   85d78:	d018      	beq.n	85dac <__aeabi_ddiv+0x114>
   85d7a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   85d7e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   85d82:	ea4f 1606 	mov.w	r6, r6, lsl #4
   85d86:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   85d8a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   85d8e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   85d92:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   85d96:	d1c0      	bne.n	85d1a <__aeabi_ddiv+0x82>
   85d98:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85d9c:	d10b      	bne.n	85db6 <__aeabi_ddiv+0x11e>
   85d9e:	ea41 0100 	orr.w	r1, r1, r0
   85da2:	f04f 0000 	mov.w	r0, #0
   85da6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   85daa:	e7b6      	b.n	85d1a <__aeabi_ddiv+0x82>
   85dac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85db0:	bf04      	itt	eq
   85db2:	4301      	orreq	r1, r0
   85db4:	2000      	moveq	r0, #0
   85db6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   85dba:	bf88      	it	hi
   85dbc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   85dc0:	f63f aeaf 	bhi.w	85b22 <__aeabi_dmul+0xde>
   85dc4:	ebb5 0c03 	subs.w	ip, r5, r3
   85dc8:	bf04      	itt	eq
   85dca:	ebb6 0c02 	subseq.w	ip, r6, r2
   85dce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   85dd2:	f150 0000 	adcs.w	r0, r0, #0
   85dd6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85dda:	bd70      	pop	{r4, r5, r6, pc}
   85ddc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   85de0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   85de4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   85de8:	bfc2      	ittt	gt
   85dea:	ebd4 050c 	rsbsgt	r5, r4, ip
   85dee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   85df2:	bd70      	popgt	{r4, r5, r6, pc}
   85df4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85df8:	f04f 0e00 	mov.w	lr, #0
   85dfc:	3c01      	subs	r4, #1
   85dfe:	e690      	b.n	85b22 <__aeabi_dmul+0xde>
   85e00:	ea45 0e06 	orr.w	lr, r5, r6
   85e04:	e68d      	b.n	85b22 <__aeabi_dmul+0xde>
   85e06:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   85e0a:	ea94 0f0c 	teq	r4, ip
   85e0e:	bf08      	it	eq
   85e10:	ea95 0f0c 	teqeq	r5, ip
   85e14:	f43f af3b 	beq.w	85c8e <__aeabi_dmul+0x24a>
   85e18:	ea94 0f0c 	teq	r4, ip
   85e1c:	d10a      	bne.n	85e34 <__aeabi_ddiv+0x19c>
   85e1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   85e22:	f47f af34 	bne.w	85c8e <__aeabi_dmul+0x24a>
   85e26:	ea95 0f0c 	teq	r5, ip
   85e2a:	f47f af25 	bne.w	85c78 <__aeabi_dmul+0x234>
   85e2e:	4610      	mov	r0, r2
   85e30:	4619      	mov	r1, r3
   85e32:	e72c      	b.n	85c8e <__aeabi_dmul+0x24a>
   85e34:	ea95 0f0c 	teq	r5, ip
   85e38:	d106      	bne.n	85e48 <__aeabi_ddiv+0x1b0>
   85e3a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   85e3e:	f43f aefd 	beq.w	85c3c <__aeabi_dmul+0x1f8>
   85e42:	4610      	mov	r0, r2
   85e44:	4619      	mov	r1, r3
   85e46:	e722      	b.n	85c8e <__aeabi_dmul+0x24a>
   85e48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85e4c:	bf18      	it	ne
   85e4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85e52:	f47f aec5 	bne.w	85be0 <__aeabi_dmul+0x19c>
   85e56:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   85e5a:	f47f af0d 	bne.w	85c78 <__aeabi_dmul+0x234>
   85e5e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   85e62:	f47f aeeb 	bne.w	85c3c <__aeabi_dmul+0x1f8>
   85e66:	e712      	b.n	85c8e <__aeabi_dmul+0x24a>

00085e68 <__gedf2>:
   85e68:	f04f 3cff 	mov.w	ip, #4294967295
   85e6c:	e006      	b.n	85e7c <__cmpdf2+0x4>
   85e6e:	bf00      	nop

00085e70 <__ledf2>:
   85e70:	f04f 0c01 	mov.w	ip, #1
   85e74:	e002      	b.n	85e7c <__cmpdf2+0x4>
   85e76:	bf00      	nop

00085e78 <__cmpdf2>:
   85e78:	f04f 0c01 	mov.w	ip, #1
   85e7c:	f84d cd04 	str.w	ip, [sp, #-4]!
   85e80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   85e84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   85e88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   85e8c:	bf18      	it	ne
   85e8e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   85e92:	d01b      	beq.n	85ecc <__cmpdf2+0x54>
   85e94:	b001      	add	sp, #4
   85e96:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   85e9a:	bf0c      	ite	eq
   85e9c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   85ea0:	ea91 0f03 	teqne	r1, r3
   85ea4:	bf02      	ittt	eq
   85ea6:	ea90 0f02 	teqeq	r0, r2
   85eaa:	2000      	moveq	r0, #0
   85eac:	4770      	bxeq	lr
   85eae:	f110 0f00 	cmn.w	r0, #0
   85eb2:	ea91 0f03 	teq	r1, r3
   85eb6:	bf58      	it	pl
   85eb8:	4299      	cmppl	r1, r3
   85eba:	bf08      	it	eq
   85ebc:	4290      	cmpeq	r0, r2
   85ebe:	bf2c      	ite	cs
   85ec0:	17d8      	asrcs	r0, r3, #31
   85ec2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   85ec6:	f040 0001 	orr.w	r0, r0, #1
   85eca:	4770      	bx	lr
   85ecc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   85ed0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   85ed4:	d102      	bne.n	85edc <__cmpdf2+0x64>
   85ed6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   85eda:	d107      	bne.n	85eec <__cmpdf2+0x74>
   85edc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   85ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   85ee4:	d1d6      	bne.n	85e94 <__cmpdf2+0x1c>
   85ee6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   85eea:	d0d3      	beq.n	85e94 <__cmpdf2+0x1c>
   85eec:	f85d 0b04 	ldr.w	r0, [sp], #4
   85ef0:	4770      	bx	lr
   85ef2:	bf00      	nop

00085ef4 <__aeabi_cdrcmple>:
   85ef4:	4684      	mov	ip, r0
   85ef6:	4610      	mov	r0, r2
   85ef8:	4662      	mov	r2, ip
   85efa:	468c      	mov	ip, r1
   85efc:	4619      	mov	r1, r3
   85efe:	4663      	mov	r3, ip
   85f00:	e000      	b.n	85f04 <__aeabi_cdcmpeq>
   85f02:	bf00      	nop

00085f04 <__aeabi_cdcmpeq>:
   85f04:	b501      	push	{r0, lr}
   85f06:	f7ff ffb7 	bl	85e78 <__cmpdf2>
   85f0a:	2800      	cmp	r0, #0
   85f0c:	bf48      	it	mi
   85f0e:	f110 0f00 	cmnmi.w	r0, #0
   85f12:	bd01      	pop	{r0, pc}

00085f14 <__aeabi_dcmpeq>:
   85f14:	f84d ed08 	str.w	lr, [sp, #-8]!
   85f18:	f7ff fff4 	bl	85f04 <__aeabi_cdcmpeq>
   85f1c:	bf0c      	ite	eq
   85f1e:	2001      	moveq	r0, #1
   85f20:	2000      	movne	r0, #0
   85f22:	f85d fb08 	ldr.w	pc, [sp], #8
   85f26:	bf00      	nop

00085f28 <__aeabi_dcmplt>:
   85f28:	f84d ed08 	str.w	lr, [sp, #-8]!
   85f2c:	f7ff ffea 	bl	85f04 <__aeabi_cdcmpeq>
   85f30:	bf34      	ite	cc
   85f32:	2001      	movcc	r0, #1
   85f34:	2000      	movcs	r0, #0
   85f36:	f85d fb08 	ldr.w	pc, [sp], #8
   85f3a:	bf00      	nop

00085f3c <__aeabi_dcmple>:
   85f3c:	f84d ed08 	str.w	lr, [sp, #-8]!
   85f40:	f7ff ffe0 	bl	85f04 <__aeabi_cdcmpeq>
   85f44:	bf94      	ite	ls
   85f46:	2001      	movls	r0, #1
   85f48:	2000      	movhi	r0, #0
   85f4a:	f85d fb08 	ldr.w	pc, [sp], #8
   85f4e:	bf00      	nop

00085f50 <__aeabi_dcmpge>:
   85f50:	f84d ed08 	str.w	lr, [sp, #-8]!
   85f54:	f7ff ffce 	bl	85ef4 <__aeabi_cdrcmple>
   85f58:	bf94      	ite	ls
   85f5a:	2001      	movls	r0, #1
   85f5c:	2000      	movhi	r0, #0
   85f5e:	f85d fb08 	ldr.w	pc, [sp], #8
   85f62:	bf00      	nop

00085f64 <__aeabi_dcmpgt>:
   85f64:	f84d ed08 	str.w	lr, [sp, #-8]!
   85f68:	f7ff ffc4 	bl	85ef4 <__aeabi_cdrcmple>
   85f6c:	bf34      	ite	cc
   85f6e:	2001      	movcc	r0, #1
   85f70:	2000      	movcs	r0, #0
   85f72:	f85d fb08 	ldr.w	pc, [sp], #8
   85f76:	bf00      	nop

00085f78 <__aeabi_d2iz>:
   85f78:	ea4f 0241 	mov.w	r2, r1, lsl #1
   85f7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   85f80:	d215      	bcs.n	85fae <__aeabi_d2iz+0x36>
   85f82:	d511      	bpl.n	85fa8 <__aeabi_d2iz+0x30>
   85f84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   85f88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   85f8c:	d912      	bls.n	85fb4 <__aeabi_d2iz+0x3c>
   85f8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   85f92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   85f96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   85f9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85f9e:	fa23 f002 	lsr.w	r0, r3, r2
   85fa2:	bf18      	it	ne
   85fa4:	4240      	negne	r0, r0
   85fa6:	4770      	bx	lr
   85fa8:	f04f 0000 	mov.w	r0, #0
   85fac:	4770      	bx	lr
   85fae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   85fb2:	d105      	bne.n	85fc0 <__aeabi_d2iz+0x48>
   85fb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   85fb8:	bf08      	it	eq
   85fba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   85fbe:	4770      	bx	lr
   85fc0:	f04f 0000 	mov.w	r0, #0
   85fc4:	4770      	bx	lr
   85fc6:	bf00      	nop

00085fc8 <__aeabi_d2uiz>:
   85fc8:	004a      	lsls	r2, r1, #1
   85fca:	d211      	bcs.n	85ff0 <__aeabi_d2uiz+0x28>
   85fcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   85fd0:	d211      	bcs.n	85ff6 <__aeabi_d2uiz+0x2e>
   85fd2:	d50d      	bpl.n	85ff0 <__aeabi_d2uiz+0x28>
   85fd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   85fd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   85fdc:	d40e      	bmi.n	85ffc <__aeabi_d2uiz+0x34>
   85fde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   85fe2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   85fe6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   85fea:	fa23 f002 	lsr.w	r0, r3, r2
   85fee:	4770      	bx	lr
   85ff0:	f04f 0000 	mov.w	r0, #0
   85ff4:	4770      	bx	lr
   85ff6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   85ffa:	d102      	bne.n	86002 <__aeabi_d2uiz+0x3a>
   85ffc:	f04f 30ff 	mov.w	r0, #4294967295
   86000:	4770      	bx	lr
   86002:	f04f 0000 	mov.w	r0, #0
   86006:	4770      	bx	lr

00086008 <__aeabi_uldivmod>:
   86008:	b94b      	cbnz	r3, 8601e <__aeabi_uldivmod+0x16>
   8600a:	b942      	cbnz	r2, 8601e <__aeabi_uldivmod+0x16>
   8600c:	2900      	cmp	r1, #0
   8600e:	bf08      	it	eq
   86010:	2800      	cmpeq	r0, #0
   86012:	d002      	beq.n	8601a <__aeabi_uldivmod+0x12>
   86014:	f04f 31ff 	mov.w	r1, #4294967295
   86018:	4608      	mov	r0, r1
   8601a:	f000 b83b 	b.w	86094 <__aeabi_idiv0>
   8601e:	b082      	sub	sp, #8
   86020:	46ec      	mov	ip, sp
   86022:	e92d 5000 	stmdb	sp!, {ip, lr}
   86026:	f000 f81d 	bl	86064 <__gnu_uldivmod_helper>
   8602a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8602e:	b002      	add	sp, #8
   86030:	bc0c      	pop	{r2, r3}
   86032:	4770      	bx	lr

00086034 <__gnu_ldivmod_helper>:
   86034:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86038:	9e08      	ldr	r6, [sp, #32]
   8603a:	4614      	mov	r4, r2
   8603c:	461d      	mov	r5, r3
   8603e:	4680      	mov	r8, r0
   86040:	4689      	mov	r9, r1
   86042:	f000 f829 	bl	86098 <__divdi3>
   86046:	fb04 f301 	mul.w	r3, r4, r1
   8604a:	fba4 ab00 	umull	sl, fp, r4, r0
   8604e:	fb00 3205 	mla	r2, r0, r5, r3
   86052:	4493      	add	fp, r2
   86054:	ebb8 080a 	subs.w	r8, r8, sl
   86058:	eb69 090b 	sbc.w	r9, r9, fp
   8605c:	e9c6 8900 	strd	r8, r9, [r6]
   86060:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086064 <__gnu_uldivmod_helper>:
   86064:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86068:	9e08      	ldr	r6, [sp, #32]
   8606a:	4614      	mov	r4, r2
   8606c:	461d      	mov	r5, r3
   8606e:	4680      	mov	r8, r0
   86070:	4689      	mov	r9, r1
   86072:	f000 f961 	bl	86338 <__udivdi3>
   86076:	fb00 f505 	mul.w	r5, r0, r5
   8607a:	fba0 ab04 	umull	sl, fp, r0, r4
   8607e:	fb04 5401 	mla	r4, r4, r1, r5
   86082:	44a3      	add	fp, r4
   86084:	ebb8 080a 	subs.w	r8, r8, sl
   86088:	eb69 090b 	sbc.w	r9, r9, fp
   8608c:	e9c6 8900 	strd	r8, r9, [r6]
   86090:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086094 <__aeabi_idiv0>:
   86094:	4770      	bx	lr
   86096:	bf00      	nop

00086098 <__divdi3>:
   86098:	2900      	cmp	r1, #0
   8609a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8609e:	f2c0 80a1 	blt.w	861e4 <__divdi3+0x14c>
   860a2:	2400      	movs	r4, #0
   860a4:	2b00      	cmp	r3, #0
   860a6:	f2c0 8098 	blt.w	861da <__divdi3+0x142>
   860aa:	4615      	mov	r5, r2
   860ac:	4606      	mov	r6, r0
   860ae:	460f      	mov	r7, r1
   860b0:	2b00      	cmp	r3, #0
   860b2:	d13f      	bne.n	86134 <__divdi3+0x9c>
   860b4:	428a      	cmp	r2, r1
   860b6:	d958      	bls.n	8616a <__divdi3+0xd2>
   860b8:	fab2 f382 	clz	r3, r2
   860bc:	b14b      	cbz	r3, 860d2 <__divdi3+0x3a>
   860be:	f1c3 0220 	rsb	r2, r3, #32
   860c2:	fa01 f703 	lsl.w	r7, r1, r3
   860c6:	fa20 f202 	lsr.w	r2, r0, r2
   860ca:	409d      	lsls	r5, r3
   860cc:	fa00 f603 	lsl.w	r6, r0, r3
   860d0:	4317      	orrs	r7, r2
   860d2:	0c29      	lsrs	r1, r5, #16
   860d4:	fbb7 f2f1 	udiv	r2, r7, r1
   860d8:	fb01 7712 	mls	r7, r1, r2, r7
   860dc:	b2a8      	uxth	r0, r5
   860de:	fb00 f302 	mul.w	r3, r0, r2
   860e2:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   860e6:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   860ea:	42bb      	cmp	r3, r7
   860ec:	d909      	bls.n	86102 <__divdi3+0x6a>
   860ee:	197f      	adds	r7, r7, r5
   860f0:	f102 3cff 	add.w	ip, r2, #4294967295
   860f4:	f080 8105 	bcs.w	86302 <__divdi3+0x26a>
   860f8:	42bb      	cmp	r3, r7
   860fa:	f240 8102 	bls.w	86302 <__divdi3+0x26a>
   860fe:	3a02      	subs	r2, #2
   86100:	442f      	add	r7, r5
   86102:	1aff      	subs	r7, r7, r3
   86104:	fbb7 f3f1 	udiv	r3, r7, r1
   86108:	fb01 7113 	mls	r1, r1, r3, r7
   8610c:	fb00 f003 	mul.w	r0, r0, r3
   86110:	b2b6      	uxth	r6, r6
   86112:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   86116:	4288      	cmp	r0, r1
   86118:	d908      	bls.n	8612c <__divdi3+0x94>
   8611a:	1949      	adds	r1, r1, r5
   8611c:	f103 37ff 	add.w	r7, r3, #4294967295
   86120:	f080 80f1 	bcs.w	86306 <__divdi3+0x26e>
   86124:	4288      	cmp	r0, r1
   86126:	f240 80ee 	bls.w	86306 <__divdi3+0x26e>
   8612a:	3b02      	subs	r3, #2
   8612c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86130:	2300      	movs	r3, #0
   86132:	e003      	b.n	8613c <__divdi3+0xa4>
   86134:	428b      	cmp	r3, r1
   86136:	d90a      	bls.n	8614e <__divdi3+0xb6>
   86138:	2300      	movs	r3, #0
   8613a:	461a      	mov	r2, r3
   8613c:	4610      	mov	r0, r2
   8613e:	4619      	mov	r1, r3
   86140:	b114      	cbz	r4, 86148 <__divdi3+0xb0>
   86142:	4240      	negs	r0, r0
   86144:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86148:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8614c:	4770      	bx	lr
   8614e:	fab3 f883 	clz	r8, r3
   86152:	f1b8 0f00 	cmp.w	r8, #0
   86156:	f040 8088 	bne.w	8626a <__divdi3+0x1d2>
   8615a:	428b      	cmp	r3, r1
   8615c:	d302      	bcc.n	86164 <__divdi3+0xcc>
   8615e:	4282      	cmp	r2, r0
   86160:	f200 80e2 	bhi.w	86328 <__divdi3+0x290>
   86164:	2300      	movs	r3, #0
   86166:	2201      	movs	r2, #1
   86168:	e7e8      	b.n	8613c <__divdi3+0xa4>
   8616a:	b912      	cbnz	r2, 86172 <__divdi3+0xda>
   8616c:	2301      	movs	r3, #1
   8616e:	fbb3 f5f2 	udiv	r5, r3, r2
   86172:	fab5 f285 	clz	r2, r5
   86176:	2a00      	cmp	r2, #0
   86178:	d13a      	bne.n	861f0 <__divdi3+0x158>
   8617a:	1b7f      	subs	r7, r7, r5
   8617c:	0c28      	lsrs	r0, r5, #16
   8617e:	fa1f fc85 	uxth.w	ip, r5
   86182:	2301      	movs	r3, #1
   86184:	fbb7 f1f0 	udiv	r1, r7, r0
   86188:	fb00 7711 	mls	r7, r0, r1, r7
   8618c:	fb0c f201 	mul.w	r2, ip, r1
   86190:	ea4f 4816 	mov.w	r8, r6, lsr #16
   86194:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   86198:	42ba      	cmp	r2, r7
   8619a:	d907      	bls.n	861ac <__divdi3+0x114>
   8619c:	197f      	adds	r7, r7, r5
   8619e:	f101 38ff 	add.w	r8, r1, #4294967295
   861a2:	d202      	bcs.n	861aa <__divdi3+0x112>
   861a4:	42ba      	cmp	r2, r7
   861a6:	f200 80c4 	bhi.w	86332 <__divdi3+0x29a>
   861aa:	4641      	mov	r1, r8
   861ac:	1abf      	subs	r7, r7, r2
   861ae:	fbb7 f2f0 	udiv	r2, r7, r0
   861b2:	fb00 7012 	mls	r0, r0, r2, r7
   861b6:	fb0c fc02 	mul.w	ip, ip, r2
   861ba:	b2b6      	uxth	r6, r6
   861bc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   861c0:	4584      	cmp	ip, r0
   861c2:	d907      	bls.n	861d4 <__divdi3+0x13c>
   861c4:	1940      	adds	r0, r0, r5
   861c6:	f102 37ff 	add.w	r7, r2, #4294967295
   861ca:	d202      	bcs.n	861d2 <__divdi3+0x13a>
   861cc:	4584      	cmp	ip, r0
   861ce:	f200 80ae 	bhi.w	8632e <__divdi3+0x296>
   861d2:	463a      	mov	r2, r7
   861d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   861d8:	e7b0      	b.n	8613c <__divdi3+0xa4>
   861da:	43e4      	mvns	r4, r4
   861dc:	4252      	negs	r2, r2
   861de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   861e2:	e762      	b.n	860aa <__divdi3+0x12>
   861e4:	4240      	negs	r0, r0
   861e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   861ea:	f04f 34ff 	mov.w	r4, #4294967295
   861ee:	e759      	b.n	860a4 <__divdi3+0xc>
   861f0:	4095      	lsls	r5, r2
   861f2:	f1c2 0920 	rsb	r9, r2, #32
   861f6:	fa27 f109 	lsr.w	r1, r7, r9
   861fa:	fa26 f909 	lsr.w	r9, r6, r9
   861fe:	4097      	lsls	r7, r2
   86200:	0c28      	lsrs	r0, r5, #16
   86202:	fbb1 f8f0 	udiv	r8, r1, r0
   86206:	fb00 1118 	mls	r1, r0, r8, r1
   8620a:	fa1f fc85 	uxth.w	ip, r5
   8620e:	fb0c f308 	mul.w	r3, ip, r8
   86212:	ea49 0907 	orr.w	r9, r9, r7
   86216:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8621a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   8621e:	428b      	cmp	r3, r1
   86220:	fa06 f602 	lsl.w	r6, r6, r2
   86224:	d908      	bls.n	86238 <__divdi3+0x1a0>
   86226:	1949      	adds	r1, r1, r5
   86228:	f108 32ff 	add.w	r2, r8, #4294967295
   8622c:	d27a      	bcs.n	86324 <__divdi3+0x28c>
   8622e:	428b      	cmp	r3, r1
   86230:	d978      	bls.n	86324 <__divdi3+0x28c>
   86232:	f1a8 0802 	sub.w	r8, r8, #2
   86236:	4429      	add	r1, r5
   86238:	1ac9      	subs	r1, r1, r3
   8623a:	fbb1 f3f0 	udiv	r3, r1, r0
   8623e:	fb00 1713 	mls	r7, r0, r3, r1
   86242:	fb0c f203 	mul.w	r2, ip, r3
   86246:	fa1f f989 	uxth.w	r9, r9
   8624a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8624e:	42ba      	cmp	r2, r7
   86250:	d907      	bls.n	86262 <__divdi3+0x1ca>
   86252:	197f      	adds	r7, r7, r5
   86254:	f103 31ff 	add.w	r1, r3, #4294967295
   86258:	d260      	bcs.n	8631c <__divdi3+0x284>
   8625a:	42ba      	cmp	r2, r7
   8625c:	d95e      	bls.n	8631c <__divdi3+0x284>
   8625e:	3b02      	subs	r3, #2
   86260:	442f      	add	r7, r5
   86262:	1abf      	subs	r7, r7, r2
   86264:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86268:	e78c      	b.n	86184 <__divdi3+0xec>
   8626a:	f1c8 0220 	rsb	r2, r8, #32
   8626e:	fa25 f102 	lsr.w	r1, r5, r2
   86272:	fa03 fc08 	lsl.w	ip, r3, r8
   86276:	fa27 f302 	lsr.w	r3, r7, r2
   8627a:	fa20 f202 	lsr.w	r2, r0, r2
   8627e:	fa07 f708 	lsl.w	r7, r7, r8
   86282:	ea41 0c0c 	orr.w	ip, r1, ip
   86286:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8628a:	fbb3 f1f9 	udiv	r1, r3, r9
   8628e:	fb09 3311 	mls	r3, r9, r1, r3
   86292:	fa1f fa8c 	uxth.w	sl, ip
   86296:	fb0a fb01 	mul.w	fp, sl, r1
   8629a:	4317      	orrs	r7, r2
   8629c:	0c3a      	lsrs	r2, r7, #16
   8629e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   862a2:	459b      	cmp	fp, r3
   862a4:	fa05 f008 	lsl.w	r0, r5, r8
   862a8:	d908      	bls.n	862bc <__divdi3+0x224>
   862aa:	eb13 030c 	adds.w	r3, r3, ip
   862ae:	f101 32ff 	add.w	r2, r1, #4294967295
   862b2:	d235      	bcs.n	86320 <__divdi3+0x288>
   862b4:	459b      	cmp	fp, r3
   862b6:	d933      	bls.n	86320 <__divdi3+0x288>
   862b8:	3902      	subs	r1, #2
   862ba:	4463      	add	r3, ip
   862bc:	ebcb 0303 	rsb	r3, fp, r3
   862c0:	fbb3 f2f9 	udiv	r2, r3, r9
   862c4:	fb09 3312 	mls	r3, r9, r2, r3
   862c8:	fb0a fa02 	mul.w	sl, sl, r2
   862cc:	b2bf      	uxth	r7, r7
   862ce:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   862d2:	45ba      	cmp	sl, r7
   862d4:	d908      	bls.n	862e8 <__divdi3+0x250>
   862d6:	eb17 070c 	adds.w	r7, r7, ip
   862da:	f102 33ff 	add.w	r3, r2, #4294967295
   862de:	d21b      	bcs.n	86318 <__divdi3+0x280>
   862e0:	45ba      	cmp	sl, r7
   862e2:	d919      	bls.n	86318 <__divdi3+0x280>
   862e4:	3a02      	subs	r2, #2
   862e6:	4467      	add	r7, ip
   862e8:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   862ec:	fba5 0100 	umull	r0, r1, r5, r0
   862f0:	ebca 0707 	rsb	r7, sl, r7
   862f4:	428f      	cmp	r7, r1
   862f6:	f04f 0300 	mov.w	r3, #0
   862fa:	d30a      	bcc.n	86312 <__divdi3+0x27a>
   862fc:	d005      	beq.n	8630a <__divdi3+0x272>
   862fe:	462a      	mov	r2, r5
   86300:	e71c      	b.n	8613c <__divdi3+0xa4>
   86302:	4662      	mov	r2, ip
   86304:	e6fd      	b.n	86102 <__divdi3+0x6a>
   86306:	463b      	mov	r3, r7
   86308:	e710      	b.n	8612c <__divdi3+0x94>
   8630a:	fa06 f608 	lsl.w	r6, r6, r8
   8630e:	4286      	cmp	r6, r0
   86310:	d2f5      	bcs.n	862fe <__divdi3+0x266>
   86312:	1e6a      	subs	r2, r5, #1
   86314:	2300      	movs	r3, #0
   86316:	e711      	b.n	8613c <__divdi3+0xa4>
   86318:	461a      	mov	r2, r3
   8631a:	e7e5      	b.n	862e8 <__divdi3+0x250>
   8631c:	460b      	mov	r3, r1
   8631e:	e7a0      	b.n	86262 <__divdi3+0x1ca>
   86320:	4611      	mov	r1, r2
   86322:	e7cb      	b.n	862bc <__divdi3+0x224>
   86324:	4690      	mov	r8, r2
   86326:	e787      	b.n	86238 <__divdi3+0x1a0>
   86328:	4643      	mov	r3, r8
   8632a:	4642      	mov	r2, r8
   8632c:	e706      	b.n	8613c <__divdi3+0xa4>
   8632e:	3a02      	subs	r2, #2
   86330:	e750      	b.n	861d4 <__divdi3+0x13c>
   86332:	3902      	subs	r1, #2
   86334:	442f      	add	r7, r5
   86336:	e739      	b.n	861ac <__divdi3+0x114>

00086338 <__udivdi3>:
   86338:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8633c:	4614      	mov	r4, r2
   8633e:	4605      	mov	r5, r0
   86340:	460e      	mov	r6, r1
   86342:	2b00      	cmp	r3, #0
   86344:	d143      	bne.n	863ce <__udivdi3+0x96>
   86346:	428a      	cmp	r2, r1
   86348:	d953      	bls.n	863f2 <__udivdi3+0xba>
   8634a:	fab2 f782 	clz	r7, r2
   8634e:	b157      	cbz	r7, 86366 <__udivdi3+0x2e>
   86350:	f1c7 0620 	rsb	r6, r7, #32
   86354:	fa20 f606 	lsr.w	r6, r0, r6
   86358:	fa01 f307 	lsl.w	r3, r1, r7
   8635c:	fa02 f407 	lsl.w	r4, r2, r7
   86360:	fa00 f507 	lsl.w	r5, r0, r7
   86364:	431e      	orrs	r6, r3
   86366:	0c21      	lsrs	r1, r4, #16
   86368:	fbb6 f2f1 	udiv	r2, r6, r1
   8636c:	fb01 6612 	mls	r6, r1, r2, r6
   86370:	b2a0      	uxth	r0, r4
   86372:	fb00 f302 	mul.w	r3, r0, r2
   86376:	0c2f      	lsrs	r7, r5, #16
   86378:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8637c:	42b3      	cmp	r3, r6
   8637e:	d909      	bls.n	86394 <__udivdi3+0x5c>
   86380:	1936      	adds	r6, r6, r4
   86382:	f102 37ff 	add.w	r7, r2, #4294967295
   86386:	f080 80fd 	bcs.w	86584 <__udivdi3+0x24c>
   8638a:	42b3      	cmp	r3, r6
   8638c:	f240 80fa 	bls.w	86584 <__udivdi3+0x24c>
   86390:	3a02      	subs	r2, #2
   86392:	4426      	add	r6, r4
   86394:	1af6      	subs	r6, r6, r3
   86396:	fbb6 f3f1 	udiv	r3, r6, r1
   8639a:	fb01 6113 	mls	r1, r1, r3, r6
   8639e:	fb00 f003 	mul.w	r0, r0, r3
   863a2:	b2ad      	uxth	r5, r5
   863a4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   863a8:	4288      	cmp	r0, r1
   863aa:	d908      	bls.n	863be <__udivdi3+0x86>
   863ac:	1909      	adds	r1, r1, r4
   863ae:	f103 36ff 	add.w	r6, r3, #4294967295
   863b2:	f080 80e9 	bcs.w	86588 <__udivdi3+0x250>
   863b6:	4288      	cmp	r0, r1
   863b8:	f240 80e6 	bls.w	86588 <__udivdi3+0x250>
   863bc:	3b02      	subs	r3, #2
   863be:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   863c2:	2300      	movs	r3, #0
   863c4:	4610      	mov	r0, r2
   863c6:	4619      	mov	r1, r3
   863c8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   863cc:	4770      	bx	lr
   863ce:	428b      	cmp	r3, r1
   863d0:	d84c      	bhi.n	8646c <__udivdi3+0x134>
   863d2:	fab3 f683 	clz	r6, r3
   863d6:	2e00      	cmp	r6, #0
   863d8:	d14f      	bne.n	8647a <__udivdi3+0x142>
   863da:	428b      	cmp	r3, r1
   863dc:	d302      	bcc.n	863e4 <__udivdi3+0xac>
   863de:	4282      	cmp	r2, r0
   863e0:	f200 80dd 	bhi.w	8659e <__udivdi3+0x266>
   863e4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   863e8:	2300      	movs	r3, #0
   863ea:	2201      	movs	r2, #1
   863ec:	4610      	mov	r0, r2
   863ee:	4619      	mov	r1, r3
   863f0:	4770      	bx	lr
   863f2:	b912      	cbnz	r2, 863fa <__udivdi3+0xc2>
   863f4:	2401      	movs	r4, #1
   863f6:	fbb4 f4f2 	udiv	r4, r4, r2
   863fa:	fab4 f284 	clz	r2, r4
   863fe:	2a00      	cmp	r2, #0
   86400:	f040 8082 	bne.w	86508 <__udivdi3+0x1d0>
   86404:	1b09      	subs	r1, r1, r4
   86406:	0c26      	lsrs	r6, r4, #16
   86408:	b2a7      	uxth	r7, r4
   8640a:	2301      	movs	r3, #1
   8640c:	fbb1 f0f6 	udiv	r0, r1, r6
   86410:	fb06 1110 	mls	r1, r6, r0, r1
   86414:	fb07 f200 	mul.w	r2, r7, r0
   86418:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8641c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   86420:	428a      	cmp	r2, r1
   86422:	d907      	bls.n	86434 <__udivdi3+0xfc>
   86424:	1909      	adds	r1, r1, r4
   86426:	f100 3cff 	add.w	ip, r0, #4294967295
   8642a:	d202      	bcs.n	86432 <__udivdi3+0xfa>
   8642c:	428a      	cmp	r2, r1
   8642e:	f200 80c8 	bhi.w	865c2 <__udivdi3+0x28a>
   86432:	4660      	mov	r0, ip
   86434:	1a89      	subs	r1, r1, r2
   86436:	fbb1 f2f6 	udiv	r2, r1, r6
   8643a:	fb06 1112 	mls	r1, r6, r2, r1
   8643e:	fb07 f702 	mul.w	r7, r7, r2
   86442:	b2ad      	uxth	r5, r5
   86444:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   86448:	42af      	cmp	r7, r5
   8644a:	d908      	bls.n	8645e <__udivdi3+0x126>
   8644c:	192c      	adds	r4, r5, r4
   8644e:	f102 31ff 	add.w	r1, r2, #4294967295
   86452:	f080 809b 	bcs.w	8658c <__udivdi3+0x254>
   86456:	42a7      	cmp	r7, r4
   86458:	f240 8098 	bls.w	8658c <__udivdi3+0x254>
   8645c:	3a02      	subs	r2, #2
   8645e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   86462:	4610      	mov	r0, r2
   86464:	4619      	mov	r1, r3
   86466:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8646a:	4770      	bx	lr
   8646c:	2300      	movs	r3, #0
   8646e:	461a      	mov	r2, r3
   86470:	4610      	mov	r0, r2
   86472:	4619      	mov	r1, r3
   86474:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86478:	4770      	bx	lr
   8647a:	f1c6 0520 	rsb	r5, r6, #32
   8647e:	fa22 f705 	lsr.w	r7, r2, r5
   86482:	fa03 f406 	lsl.w	r4, r3, r6
   86486:	fa21 f305 	lsr.w	r3, r1, r5
   8648a:	fa01 fb06 	lsl.w	fp, r1, r6
   8648e:	fa20 f505 	lsr.w	r5, r0, r5
   86492:	433c      	orrs	r4, r7
   86494:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86498:	fbb3 fcf8 	udiv	ip, r3, r8
   8649c:	fb08 331c 	mls	r3, r8, ip, r3
   864a0:	fa1f f984 	uxth.w	r9, r4
   864a4:	fb09 fa0c 	mul.w	sl, r9, ip
   864a8:	ea45 0b0b 	orr.w	fp, r5, fp
   864ac:	ea4f 451b 	mov.w	r5, fp, lsr #16
   864b0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   864b4:	459a      	cmp	sl, r3
   864b6:	fa02 f206 	lsl.w	r2, r2, r6
   864ba:	d904      	bls.n	864c6 <__udivdi3+0x18e>
   864bc:	191b      	adds	r3, r3, r4
   864be:	f10c 35ff 	add.w	r5, ip, #4294967295
   864c2:	d36f      	bcc.n	865a4 <__udivdi3+0x26c>
   864c4:	46ac      	mov	ip, r5
   864c6:	ebca 0303 	rsb	r3, sl, r3
   864ca:	fbb3 f5f8 	udiv	r5, r3, r8
   864ce:	fb08 3315 	mls	r3, r8, r5, r3
   864d2:	fb09 f905 	mul.w	r9, r9, r5
   864d6:	fa1f fb8b 	uxth.w	fp, fp
   864da:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   864de:	45b9      	cmp	r9, r7
   864e0:	d904      	bls.n	864ec <__udivdi3+0x1b4>
   864e2:	193f      	adds	r7, r7, r4
   864e4:	f105 33ff 	add.w	r3, r5, #4294967295
   864e8:	d362      	bcc.n	865b0 <__udivdi3+0x278>
   864ea:	461d      	mov	r5, r3
   864ec:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   864f0:	fbac 2302 	umull	r2, r3, ip, r2
   864f4:	ebc9 0707 	rsb	r7, r9, r7
   864f8:	429f      	cmp	r7, r3
   864fa:	f04f 0500 	mov.w	r5, #0
   864fe:	d34a      	bcc.n	86596 <__udivdi3+0x25e>
   86500:	d046      	beq.n	86590 <__udivdi3+0x258>
   86502:	4662      	mov	r2, ip
   86504:	462b      	mov	r3, r5
   86506:	e75d      	b.n	863c4 <__udivdi3+0x8c>
   86508:	4094      	lsls	r4, r2
   8650a:	f1c2 0920 	rsb	r9, r2, #32
   8650e:	fa21 fc09 	lsr.w	ip, r1, r9
   86512:	4091      	lsls	r1, r2
   86514:	fa20 f909 	lsr.w	r9, r0, r9
   86518:	0c26      	lsrs	r6, r4, #16
   8651a:	fbbc f8f6 	udiv	r8, ip, r6
   8651e:	fb06 cc18 	mls	ip, r6, r8, ip
   86522:	b2a7      	uxth	r7, r4
   86524:	fb07 f308 	mul.w	r3, r7, r8
   86528:	ea49 0901 	orr.w	r9, r9, r1
   8652c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   86530:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86534:	4563      	cmp	r3, ip
   86536:	fa00 f502 	lsl.w	r5, r0, r2
   8653a:	d909      	bls.n	86550 <__udivdi3+0x218>
   8653c:	eb1c 0c04 	adds.w	ip, ip, r4
   86540:	f108 32ff 	add.w	r2, r8, #4294967295
   86544:	d23b      	bcs.n	865be <__udivdi3+0x286>
   86546:	4563      	cmp	r3, ip
   86548:	d939      	bls.n	865be <__udivdi3+0x286>
   8654a:	f1a8 0802 	sub.w	r8, r8, #2
   8654e:	44a4      	add	ip, r4
   86550:	ebc3 0c0c 	rsb	ip, r3, ip
   86554:	fbbc f3f6 	udiv	r3, ip, r6
   86558:	fb06 c113 	mls	r1, r6, r3, ip
   8655c:	fb07 f203 	mul.w	r2, r7, r3
   86560:	fa1f f989 	uxth.w	r9, r9
   86564:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   86568:	428a      	cmp	r2, r1
   8656a:	d907      	bls.n	8657c <__udivdi3+0x244>
   8656c:	1909      	adds	r1, r1, r4
   8656e:	f103 30ff 	add.w	r0, r3, #4294967295
   86572:	d222      	bcs.n	865ba <__udivdi3+0x282>
   86574:	428a      	cmp	r2, r1
   86576:	d920      	bls.n	865ba <__udivdi3+0x282>
   86578:	3b02      	subs	r3, #2
   8657a:	4421      	add	r1, r4
   8657c:	1a89      	subs	r1, r1, r2
   8657e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86582:	e743      	b.n	8640c <__udivdi3+0xd4>
   86584:	463a      	mov	r2, r7
   86586:	e705      	b.n	86394 <__udivdi3+0x5c>
   86588:	4633      	mov	r3, r6
   8658a:	e718      	b.n	863be <__udivdi3+0x86>
   8658c:	460a      	mov	r2, r1
   8658e:	e766      	b.n	8645e <__udivdi3+0x126>
   86590:	40b0      	lsls	r0, r6
   86592:	4290      	cmp	r0, r2
   86594:	d2b5      	bcs.n	86502 <__udivdi3+0x1ca>
   86596:	f10c 32ff 	add.w	r2, ip, #4294967295
   8659a:	2300      	movs	r3, #0
   8659c:	e712      	b.n	863c4 <__udivdi3+0x8c>
   8659e:	4633      	mov	r3, r6
   865a0:	4632      	mov	r2, r6
   865a2:	e70f      	b.n	863c4 <__udivdi3+0x8c>
   865a4:	459a      	cmp	sl, r3
   865a6:	d98d      	bls.n	864c4 <__udivdi3+0x18c>
   865a8:	f1ac 0c02 	sub.w	ip, ip, #2
   865ac:	4423      	add	r3, r4
   865ae:	e78a      	b.n	864c6 <__udivdi3+0x18e>
   865b0:	45b9      	cmp	r9, r7
   865b2:	d99a      	bls.n	864ea <__udivdi3+0x1b2>
   865b4:	3d02      	subs	r5, #2
   865b6:	4427      	add	r7, r4
   865b8:	e798      	b.n	864ec <__udivdi3+0x1b4>
   865ba:	4603      	mov	r3, r0
   865bc:	e7de      	b.n	8657c <__udivdi3+0x244>
   865be:	4690      	mov	r8, r2
   865c0:	e7c6      	b.n	86550 <__udivdi3+0x218>
   865c2:	3802      	subs	r0, #2
   865c4:	4421      	add	r1, r4
   865c6:	e735      	b.n	86434 <__udivdi3+0xfc>

000865c8 <__errno>:
   865c8:	4b01      	ldr	r3, [pc, #4]	; (865d0 <__errno+0x8>)
   865ca:	6818      	ldr	r0, [r3, #0]
   865cc:	4770      	bx	lr
   865ce:	bf00      	nop
   865d0:	200706a0 	.word	0x200706a0

000865d4 <__libc_init_array>:
   865d4:	b570      	push	{r4, r5, r6, lr}
   865d6:	4e0f      	ldr	r6, [pc, #60]	; (86614 <__libc_init_array+0x40>)
   865d8:	4d0f      	ldr	r5, [pc, #60]	; (86618 <__libc_init_array+0x44>)
   865da:	1b76      	subs	r6, r6, r5
   865dc:	10b6      	asrs	r6, r6, #2
   865de:	d007      	beq.n	865f0 <__libc_init_array+0x1c>
   865e0:	3d04      	subs	r5, #4
   865e2:	2400      	movs	r4, #0
   865e4:	3401      	adds	r4, #1
   865e6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   865ea:	4798      	blx	r3
   865ec:	42a6      	cmp	r6, r4
   865ee:	d1f9      	bne.n	865e4 <__libc_init_array+0x10>
   865f0:	4e0a      	ldr	r6, [pc, #40]	; (8661c <__libc_init_array+0x48>)
   865f2:	4d0b      	ldr	r5, [pc, #44]	; (86620 <__libc_init_array+0x4c>)
   865f4:	f003 f930 	bl	89858 <_init>
   865f8:	1b76      	subs	r6, r6, r5
   865fa:	10b6      	asrs	r6, r6, #2
   865fc:	d008      	beq.n	86610 <__libc_init_array+0x3c>
   865fe:	3d04      	subs	r5, #4
   86600:	2400      	movs	r4, #0
   86602:	3401      	adds	r4, #1
   86604:	f855 3f04 	ldr.w	r3, [r5, #4]!
   86608:	4798      	blx	r3
   8660a:	42a6      	cmp	r6, r4
   8660c:	d1f9      	bne.n	86602 <__libc_init_array+0x2e>
   8660e:	bd70      	pop	{r4, r5, r6, pc}
   86610:	bd70      	pop	{r4, r5, r6, pc}
   86612:	bf00      	nop
   86614:	00089864 	.word	0x00089864
   86618:	00089864 	.word	0x00089864
   8661c:	0008986c 	.word	0x0008986c
   86620:	00089864 	.word	0x00089864

00086624 <iprintf>:
   86624:	b40f      	push	{r0, r1, r2, r3}
   86626:	b510      	push	{r4, lr}
   86628:	4b07      	ldr	r3, [pc, #28]	; (86648 <iprintf+0x24>)
   8662a:	b082      	sub	sp, #8
   8662c:	ac04      	add	r4, sp, #16
   8662e:	f854 2b04 	ldr.w	r2, [r4], #4
   86632:	6818      	ldr	r0, [r3, #0]
   86634:	4623      	mov	r3, r4
   86636:	6881      	ldr	r1, [r0, #8]
   86638:	9401      	str	r4, [sp, #4]
   8663a:	f000 fa25 	bl	86a88 <_vfiprintf_r>
   8663e:	b002      	add	sp, #8
   86640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86644:	b004      	add	sp, #16
   86646:	4770      	bx	lr
   86648:	200706a0 	.word	0x200706a0

0008664c <memcpy>:
   8664c:	4684      	mov	ip, r0
   8664e:	ea41 0300 	orr.w	r3, r1, r0
   86652:	f013 0303 	ands.w	r3, r3, #3
   86656:	d149      	bne.n	866ec <memcpy+0xa0>
   86658:	3a40      	subs	r2, #64	; 0x40
   8665a:	d323      	bcc.n	866a4 <memcpy+0x58>
   8665c:	680b      	ldr	r3, [r1, #0]
   8665e:	6003      	str	r3, [r0, #0]
   86660:	684b      	ldr	r3, [r1, #4]
   86662:	6043      	str	r3, [r0, #4]
   86664:	688b      	ldr	r3, [r1, #8]
   86666:	6083      	str	r3, [r0, #8]
   86668:	68cb      	ldr	r3, [r1, #12]
   8666a:	60c3      	str	r3, [r0, #12]
   8666c:	690b      	ldr	r3, [r1, #16]
   8666e:	6103      	str	r3, [r0, #16]
   86670:	694b      	ldr	r3, [r1, #20]
   86672:	6143      	str	r3, [r0, #20]
   86674:	698b      	ldr	r3, [r1, #24]
   86676:	6183      	str	r3, [r0, #24]
   86678:	69cb      	ldr	r3, [r1, #28]
   8667a:	61c3      	str	r3, [r0, #28]
   8667c:	6a0b      	ldr	r3, [r1, #32]
   8667e:	6203      	str	r3, [r0, #32]
   86680:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   86682:	6243      	str	r3, [r0, #36]	; 0x24
   86684:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   86686:	6283      	str	r3, [r0, #40]	; 0x28
   86688:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8668a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8668c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8668e:	6303      	str	r3, [r0, #48]	; 0x30
   86690:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   86692:	6343      	str	r3, [r0, #52]	; 0x34
   86694:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   86696:	6383      	str	r3, [r0, #56]	; 0x38
   86698:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8669a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8669c:	3040      	adds	r0, #64	; 0x40
   8669e:	3140      	adds	r1, #64	; 0x40
   866a0:	3a40      	subs	r2, #64	; 0x40
   866a2:	d2db      	bcs.n	8665c <memcpy+0x10>
   866a4:	3230      	adds	r2, #48	; 0x30
   866a6:	d30b      	bcc.n	866c0 <memcpy+0x74>
   866a8:	680b      	ldr	r3, [r1, #0]
   866aa:	6003      	str	r3, [r0, #0]
   866ac:	684b      	ldr	r3, [r1, #4]
   866ae:	6043      	str	r3, [r0, #4]
   866b0:	688b      	ldr	r3, [r1, #8]
   866b2:	6083      	str	r3, [r0, #8]
   866b4:	68cb      	ldr	r3, [r1, #12]
   866b6:	60c3      	str	r3, [r0, #12]
   866b8:	3010      	adds	r0, #16
   866ba:	3110      	adds	r1, #16
   866bc:	3a10      	subs	r2, #16
   866be:	d2f3      	bcs.n	866a8 <memcpy+0x5c>
   866c0:	320c      	adds	r2, #12
   866c2:	d305      	bcc.n	866d0 <memcpy+0x84>
   866c4:	f851 3b04 	ldr.w	r3, [r1], #4
   866c8:	f840 3b04 	str.w	r3, [r0], #4
   866cc:	3a04      	subs	r2, #4
   866ce:	d2f9      	bcs.n	866c4 <memcpy+0x78>
   866d0:	3204      	adds	r2, #4
   866d2:	d008      	beq.n	866e6 <memcpy+0x9a>
   866d4:	07d2      	lsls	r2, r2, #31
   866d6:	bf1c      	itt	ne
   866d8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   866dc:	f800 3b01 	strbne.w	r3, [r0], #1
   866e0:	d301      	bcc.n	866e6 <memcpy+0x9a>
   866e2:	880b      	ldrh	r3, [r1, #0]
   866e4:	8003      	strh	r3, [r0, #0]
   866e6:	4660      	mov	r0, ip
   866e8:	4770      	bx	lr
   866ea:	bf00      	nop
   866ec:	2a08      	cmp	r2, #8
   866ee:	d313      	bcc.n	86718 <memcpy+0xcc>
   866f0:	078b      	lsls	r3, r1, #30
   866f2:	d0b1      	beq.n	86658 <memcpy+0xc>
   866f4:	f010 0303 	ands.w	r3, r0, #3
   866f8:	d0ae      	beq.n	86658 <memcpy+0xc>
   866fa:	f1c3 0304 	rsb	r3, r3, #4
   866fe:	1ad2      	subs	r2, r2, r3
   86700:	07db      	lsls	r3, r3, #31
   86702:	bf1c      	itt	ne
   86704:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86708:	f800 3b01 	strbne.w	r3, [r0], #1
   8670c:	d3a4      	bcc.n	86658 <memcpy+0xc>
   8670e:	f831 3b02 	ldrh.w	r3, [r1], #2
   86712:	f820 3b02 	strh.w	r3, [r0], #2
   86716:	e79f      	b.n	86658 <memcpy+0xc>
   86718:	3a04      	subs	r2, #4
   8671a:	d3d9      	bcc.n	866d0 <memcpy+0x84>
   8671c:	3a01      	subs	r2, #1
   8671e:	f811 3b01 	ldrb.w	r3, [r1], #1
   86722:	f800 3b01 	strb.w	r3, [r0], #1
   86726:	d2f9      	bcs.n	8671c <memcpy+0xd0>
   86728:	780b      	ldrb	r3, [r1, #0]
   8672a:	7003      	strb	r3, [r0, #0]
   8672c:	784b      	ldrb	r3, [r1, #1]
   8672e:	7043      	strb	r3, [r0, #1]
   86730:	788b      	ldrb	r3, [r1, #2]
   86732:	7083      	strb	r3, [r0, #2]
   86734:	4660      	mov	r0, ip
   86736:	4770      	bx	lr

00086738 <memset>:
   86738:	b4f0      	push	{r4, r5, r6, r7}
   8673a:	0784      	lsls	r4, r0, #30
   8673c:	d043      	beq.n	867c6 <memset+0x8e>
   8673e:	1e54      	subs	r4, r2, #1
   86740:	2a00      	cmp	r2, #0
   86742:	d03e      	beq.n	867c2 <memset+0x8a>
   86744:	b2cd      	uxtb	r5, r1
   86746:	4603      	mov	r3, r0
   86748:	e003      	b.n	86752 <memset+0x1a>
   8674a:	1e62      	subs	r2, r4, #1
   8674c:	2c00      	cmp	r4, #0
   8674e:	d038      	beq.n	867c2 <memset+0x8a>
   86750:	4614      	mov	r4, r2
   86752:	f803 5b01 	strb.w	r5, [r3], #1
   86756:	079a      	lsls	r2, r3, #30
   86758:	d1f7      	bne.n	8674a <memset+0x12>
   8675a:	2c03      	cmp	r4, #3
   8675c:	d92a      	bls.n	867b4 <memset+0x7c>
   8675e:	b2cd      	uxtb	r5, r1
   86760:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   86764:	2c0f      	cmp	r4, #15
   86766:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8676a:	d915      	bls.n	86798 <memset+0x60>
   8676c:	f1a4 0710 	sub.w	r7, r4, #16
   86770:	093f      	lsrs	r7, r7, #4
   86772:	f103 0610 	add.w	r6, r3, #16
   86776:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8677a:	461a      	mov	r2, r3
   8677c:	6015      	str	r5, [r2, #0]
   8677e:	6055      	str	r5, [r2, #4]
   86780:	6095      	str	r5, [r2, #8]
   86782:	60d5      	str	r5, [r2, #12]
   86784:	3210      	adds	r2, #16
   86786:	42b2      	cmp	r2, r6
   86788:	d1f8      	bne.n	8677c <memset+0x44>
   8678a:	f004 040f 	and.w	r4, r4, #15
   8678e:	3701      	adds	r7, #1
   86790:	2c03      	cmp	r4, #3
   86792:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   86796:	d90d      	bls.n	867b4 <memset+0x7c>
   86798:	461e      	mov	r6, r3
   8679a:	4622      	mov	r2, r4
   8679c:	3a04      	subs	r2, #4
   8679e:	2a03      	cmp	r2, #3
   867a0:	f846 5b04 	str.w	r5, [r6], #4
   867a4:	d8fa      	bhi.n	8679c <memset+0x64>
   867a6:	1f22      	subs	r2, r4, #4
   867a8:	f022 0203 	bic.w	r2, r2, #3
   867ac:	3204      	adds	r2, #4
   867ae:	4413      	add	r3, r2
   867b0:	f004 0403 	and.w	r4, r4, #3
   867b4:	b12c      	cbz	r4, 867c2 <memset+0x8a>
   867b6:	b2c9      	uxtb	r1, r1
   867b8:	441c      	add	r4, r3
   867ba:	f803 1b01 	strb.w	r1, [r3], #1
   867be:	42a3      	cmp	r3, r4
   867c0:	d1fb      	bne.n	867ba <memset+0x82>
   867c2:	bcf0      	pop	{r4, r5, r6, r7}
   867c4:	4770      	bx	lr
   867c6:	4614      	mov	r4, r2
   867c8:	4603      	mov	r3, r0
   867ca:	e7c6      	b.n	8675a <memset+0x22>

000867cc <_puts_r>:
   867cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   867ce:	4604      	mov	r4, r0
   867d0:	b089      	sub	sp, #36	; 0x24
   867d2:	4608      	mov	r0, r1
   867d4:	460d      	mov	r5, r1
   867d6:	f000 f8b9 	bl	8694c <strlen>
   867da:	68a3      	ldr	r3, [r4, #8]
   867dc:	2102      	movs	r1, #2
   867de:	899a      	ldrh	r2, [r3, #12]
   867e0:	f8df e044 	ldr.w	lr, [pc, #68]	; 86828 <_puts_r+0x5c>
   867e4:	f100 0c01 	add.w	ip, r0, #1
   867e8:	2701      	movs	r7, #1
   867ea:	ae04      	add	r6, sp, #16
   867ec:	9102      	str	r1, [sp, #8]
   867ee:	0491      	lsls	r1, r2, #18
   867f0:	9504      	str	r5, [sp, #16]
   867f2:	9005      	str	r0, [sp, #20]
   867f4:	f8cd c00c 	str.w	ip, [sp, #12]
   867f8:	f8cd e018 	str.w	lr, [sp, #24]
   867fc:	9707      	str	r7, [sp, #28]
   867fe:	9601      	str	r6, [sp, #4]
   86800:	d406      	bmi.n	86810 <_puts_r+0x44>
   86802:	6e59      	ldr	r1, [r3, #100]	; 0x64
   86804:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   86808:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   8680c:	819a      	strh	r2, [r3, #12]
   8680e:	6659      	str	r1, [r3, #100]	; 0x64
   86810:	4620      	mov	r0, r4
   86812:	4619      	mov	r1, r3
   86814:	aa01      	add	r2, sp, #4
   86816:	f001 fae1 	bl	87ddc <__sfvwrite_r>
   8681a:	2800      	cmp	r0, #0
   8681c:	bf0c      	ite	eq
   8681e:	200a      	moveq	r0, #10
   86820:	f04f 30ff 	movne.w	r0, #4294967295
   86824:	b009      	add	sp, #36	; 0x24
   86826:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86828:	00089308 	.word	0x00089308

0008682c <puts>:
   8682c:	4b02      	ldr	r3, [pc, #8]	; (86838 <puts+0xc>)
   8682e:	4601      	mov	r1, r0
   86830:	6818      	ldr	r0, [r3, #0]
   86832:	f7ff bfcb 	b.w	867cc <_puts_r>
   86836:	bf00      	nop
   86838:	200706a0 	.word	0x200706a0

0008683c <setbuf>:
   8683c:	2900      	cmp	r1, #0
   8683e:	bf0c      	ite	eq
   86840:	2202      	moveq	r2, #2
   86842:	2200      	movne	r2, #0
   86844:	f44f 6380 	mov.w	r3, #1024	; 0x400
   86848:	f000 b800 	b.w	8684c <setvbuf>

0008684c <setvbuf>:
   8684c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86850:	4d3c      	ldr	r5, [pc, #240]	; (86944 <setvbuf+0xf8>)
   86852:	4604      	mov	r4, r0
   86854:	682d      	ldr	r5, [r5, #0]
   86856:	4688      	mov	r8, r1
   86858:	4616      	mov	r6, r2
   8685a:	461f      	mov	r7, r3
   8685c:	b115      	cbz	r5, 86864 <setvbuf+0x18>
   8685e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   86860:	2b00      	cmp	r3, #0
   86862:	d04f      	beq.n	86904 <setvbuf+0xb8>
   86864:	2e02      	cmp	r6, #2
   86866:	d830      	bhi.n	868ca <setvbuf+0x7e>
   86868:	2f00      	cmp	r7, #0
   8686a:	db2e      	blt.n	868ca <setvbuf+0x7e>
   8686c:	4628      	mov	r0, r5
   8686e:	4621      	mov	r1, r4
   86870:	f001 f888 	bl	87984 <_fflush_r>
   86874:	89a3      	ldrh	r3, [r4, #12]
   86876:	2200      	movs	r2, #0
   86878:	6062      	str	r2, [r4, #4]
   8687a:	61a2      	str	r2, [r4, #24]
   8687c:	061a      	lsls	r2, r3, #24
   8687e:	d428      	bmi.n	868d2 <setvbuf+0x86>
   86880:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   86884:	b29b      	uxth	r3, r3
   86886:	2e02      	cmp	r6, #2
   86888:	81a3      	strh	r3, [r4, #12]
   8688a:	d02d      	beq.n	868e8 <setvbuf+0x9c>
   8688c:	f1b8 0f00 	cmp.w	r8, #0
   86890:	d03c      	beq.n	8690c <setvbuf+0xc0>
   86892:	2e01      	cmp	r6, #1
   86894:	d013      	beq.n	868be <setvbuf+0x72>
   86896:	b29b      	uxth	r3, r3
   86898:	f003 0008 	and.w	r0, r3, #8
   8689c:	4a2a      	ldr	r2, [pc, #168]	; (86948 <setvbuf+0xfc>)
   8689e:	b280      	uxth	r0, r0
   868a0:	63ea      	str	r2, [r5, #60]	; 0x3c
   868a2:	f8c4 8000 	str.w	r8, [r4]
   868a6:	f8c4 8010 	str.w	r8, [r4, #16]
   868aa:	6167      	str	r7, [r4, #20]
   868ac:	b178      	cbz	r0, 868ce <setvbuf+0x82>
   868ae:	f013 0f03 	tst.w	r3, #3
   868b2:	bf18      	it	ne
   868b4:	2700      	movne	r7, #0
   868b6:	60a7      	str	r7, [r4, #8]
   868b8:	2000      	movs	r0, #0
   868ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   868be:	f043 0301 	orr.w	r3, r3, #1
   868c2:	427a      	negs	r2, r7
   868c4:	81a3      	strh	r3, [r4, #12]
   868c6:	61a2      	str	r2, [r4, #24]
   868c8:	e7e5      	b.n	86896 <setvbuf+0x4a>
   868ca:	f04f 30ff 	mov.w	r0, #4294967295
   868ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   868d2:	4628      	mov	r0, r5
   868d4:	6921      	ldr	r1, [r4, #16]
   868d6:	f001 f9b5 	bl	87c44 <_free_r>
   868da:	89a3      	ldrh	r3, [r4, #12]
   868dc:	2e02      	cmp	r6, #2
   868de:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   868e2:	b29b      	uxth	r3, r3
   868e4:	81a3      	strh	r3, [r4, #12]
   868e6:	d1d1      	bne.n	8688c <setvbuf+0x40>
   868e8:	2000      	movs	r0, #0
   868ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
   868ee:	f043 0302 	orr.w	r3, r3, #2
   868f2:	2500      	movs	r5, #0
   868f4:	2101      	movs	r1, #1
   868f6:	81a3      	strh	r3, [r4, #12]
   868f8:	60a5      	str	r5, [r4, #8]
   868fa:	6022      	str	r2, [r4, #0]
   868fc:	6122      	str	r2, [r4, #16]
   868fe:	6161      	str	r1, [r4, #20]
   86900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86904:	4628      	mov	r0, r5
   86906:	f001 f859 	bl	879bc <__sinit>
   8690a:	e7ab      	b.n	86864 <setvbuf+0x18>
   8690c:	2f00      	cmp	r7, #0
   8690e:	bf08      	it	eq
   86910:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   86914:	4638      	mov	r0, r7
   86916:	f001 fc8b 	bl	88230 <malloc>
   8691a:	4680      	mov	r8, r0
   8691c:	b128      	cbz	r0, 8692a <setvbuf+0xde>
   8691e:	89a3      	ldrh	r3, [r4, #12]
   86920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   86924:	b29b      	uxth	r3, r3
   86926:	81a3      	strh	r3, [r4, #12]
   86928:	e7b3      	b.n	86892 <setvbuf+0x46>
   8692a:	f44f 6080 	mov.w	r0, #1024	; 0x400
   8692e:	f001 fc7f 	bl	88230 <malloc>
   86932:	4680      	mov	r8, r0
   86934:	b918      	cbnz	r0, 8693e <setvbuf+0xf2>
   86936:	89a3      	ldrh	r3, [r4, #12]
   86938:	f04f 30ff 	mov.w	r0, #4294967295
   8693c:	e7d5      	b.n	868ea <setvbuf+0x9e>
   8693e:	f44f 6780 	mov.w	r7, #1024	; 0x400
   86942:	e7ec      	b.n	8691e <setvbuf+0xd2>
   86944:	200706a0 	.word	0x200706a0
   86948:	000879b1 	.word	0x000879b1

0008694c <strlen>:
   8694c:	f020 0103 	bic.w	r1, r0, #3
   86950:	f010 0003 	ands.w	r0, r0, #3
   86954:	f1c0 0000 	rsb	r0, r0, #0
   86958:	f851 3b04 	ldr.w	r3, [r1], #4
   8695c:	f100 0c04 	add.w	ip, r0, #4
   86960:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   86964:	f06f 0200 	mvn.w	r2, #0
   86968:	bf1c      	itt	ne
   8696a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8696e:	4313      	orrne	r3, r2
   86970:	f04f 0c01 	mov.w	ip, #1
   86974:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   86978:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8697c:	eba3 020c 	sub.w	r2, r3, ip
   86980:	ea22 0203 	bic.w	r2, r2, r3
   86984:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   86988:	bf04      	itt	eq
   8698a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8698e:	3004      	addeq	r0, #4
   86990:	d0f4      	beq.n	8697c <strlen+0x30>
   86992:	f013 0fff 	tst.w	r3, #255	; 0xff
   86996:	bf1f      	itttt	ne
   86998:	3001      	addne	r0, #1
   8699a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   8699e:	3001      	addne	r0, #1
   869a0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   869a4:	bf18      	it	ne
   869a6:	3001      	addne	r0, #1
   869a8:	4770      	bx	lr
   869aa:	bf00      	nop

000869ac <strncpy>:
   869ac:	ea40 0301 	orr.w	r3, r0, r1
   869b0:	079b      	lsls	r3, r3, #30
   869b2:	b470      	push	{r4, r5, r6}
   869b4:	d12a      	bne.n	86a0c <strncpy+0x60>
   869b6:	2a03      	cmp	r2, #3
   869b8:	d928      	bls.n	86a0c <strncpy+0x60>
   869ba:	460c      	mov	r4, r1
   869bc:	4603      	mov	r3, r0
   869be:	4621      	mov	r1, r4
   869c0:	f854 5b04 	ldr.w	r5, [r4], #4
   869c4:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   869c8:	ea26 0605 	bic.w	r6, r6, r5
   869cc:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   869d0:	d105      	bne.n	869de <strncpy+0x32>
   869d2:	3a04      	subs	r2, #4
   869d4:	2a03      	cmp	r2, #3
   869d6:	f843 5b04 	str.w	r5, [r3], #4
   869da:	4621      	mov	r1, r4
   869dc:	d8ef      	bhi.n	869be <strncpy+0x12>
   869de:	b19a      	cbz	r2, 86a08 <strncpy+0x5c>
   869e0:	780c      	ldrb	r4, [r1, #0]
   869e2:	3a01      	subs	r2, #1
   869e4:	701c      	strb	r4, [r3, #0]
   869e6:	3301      	adds	r3, #1
   869e8:	b13c      	cbz	r4, 869fa <strncpy+0x4e>
   869ea:	b16a      	cbz	r2, 86a08 <strncpy+0x5c>
   869ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   869f0:	3a01      	subs	r2, #1
   869f2:	f803 4b01 	strb.w	r4, [r3], #1
   869f6:	2c00      	cmp	r4, #0
   869f8:	d1f7      	bne.n	869ea <strncpy+0x3e>
   869fa:	b12a      	cbz	r2, 86a08 <strncpy+0x5c>
   869fc:	441a      	add	r2, r3
   869fe:	2100      	movs	r1, #0
   86a00:	f803 1b01 	strb.w	r1, [r3], #1
   86a04:	4293      	cmp	r3, r2
   86a06:	d1fb      	bne.n	86a00 <strncpy+0x54>
   86a08:	bc70      	pop	{r4, r5, r6}
   86a0a:	4770      	bx	lr
   86a0c:	4603      	mov	r3, r0
   86a0e:	e7e6      	b.n	869de <strncpy+0x32>

00086a10 <__sprint_r.part.0>:
   86a10:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   86a12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   86a16:	049c      	lsls	r4, r3, #18
   86a18:	460e      	mov	r6, r1
   86a1a:	4680      	mov	r8, r0
   86a1c:	4691      	mov	r9, r2
   86a1e:	d52a      	bpl.n	86a76 <__sprint_r.part.0+0x66>
   86a20:	6893      	ldr	r3, [r2, #8]
   86a22:	6812      	ldr	r2, [r2, #0]
   86a24:	f102 0a08 	add.w	sl, r2, #8
   86a28:	b31b      	cbz	r3, 86a72 <__sprint_r.part.0+0x62>
   86a2a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   86a2e:	08bf      	lsrs	r7, r7, #2
   86a30:	d017      	beq.n	86a62 <__sprint_r.part.0+0x52>
   86a32:	3d04      	subs	r5, #4
   86a34:	2400      	movs	r4, #0
   86a36:	e001      	b.n	86a3c <__sprint_r.part.0+0x2c>
   86a38:	42a7      	cmp	r7, r4
   86a3a:	d010      	beq.n	86a5e <__sprint_r.part.0+0x4e>
   86a3c:	4640      	mov	r0, r8
   86a3e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   86a42:	4632      	mov	r2, r6
   86a44:	f001 f850 	bl	87ae8 <_fputwc_r>
   86a48:	1c43      	adds	r3, r0, #1
   86a4a:	f104 0401 	add.w	r4, r4, #1
   86a4e:	d1f3      	bne.n	86a38 <__sprint_r.part.0+0x28>
   86a50:	2300      	movs	r3, #0
   86a52:	f8c9 3008 	str.w	r3, [r9, #8]
   86a56:	f8c9 3004 	str.w	r3, [r9, #4]
   86a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86a5e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   86a62:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   86a66:	f8c9 3008 	str.w	r3, [r9, #8]
   86a6a:	f10a 0a08 	add.w	sl, sl, #8
   86a6e:	2b00      	cmp	r3, #0
   86a70:	d1db      	bne.n	86a2a <__sprint_r.part.0+0x1a>
   86a72:	2000      	movs	r0, #0
   86a74:	e7ec      	b.n	86a50 <__sprint_r.part.0+0x40>
   86a76:	f001 f9b1 	bl	87ddc <__sfvwrite_r>
   86a7a:	2300      	movs	r3, #0
   86a7c:	f8c9 3008 	str.w	r3, [r9, #8]
   86a80:	f8c9 3004 	str.w	r3, [r9, #4]
   86a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00086a88 <_vfiprintf_r>:
   86a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86a8c:	b0b1      	sub	sp, #196	; 0xc4
   86a8e:	461c      	mov	r4, r3
   86a90:	9102      	str	r1, [sp, #8]
   86a92:	4690      	mov	r8, r2
   86a94:	9308      	str	r3, [sp, #32]
   86a96:	9006      	str	r0, [sp, #24]
   86a98:	b118      	cbz	r0, 86aa2 <_vfiprintf_r+0x1a>
   86a9a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86a9c:	2b00      	cmp	r3, #0
   86a9e:	f000 80e8 	beq.w	86c72 <_vfiprintf_r+0x1ea>
   86aa2:	9d02      	ldr	r5, [sp, #8]
   86aa4:	89ab      	ldrh	r3, [r5, #12]
   86aa6:	b29a      	uxth	r2, r3
   86aa8:	0490      	lsls	r0, r2, #18
   86aaa:	d407      	bmi.n	86abc <_vfiprintf_r+0x34>
   86aac:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   86aae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   86ab2:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   86ab6:	81ab      	strh	r3, [r5, #12]
   86ab8:	b29a      	uxth	r2, r3
   86aba:	6669      	str	r1, [r5, #100]	; 0x64
   86abc:	0711      	lsls	r1, r2, #28
   86abe:	f140 80b7 	bpl.w	86c30 <_vfiprintf_r+0x1a8>
   86ac2:	f8dd b008 	ldr.w	fp, [sp, #8]
   86ac6:	f8db 3010 	ldr.w	r3, [fp, #16]
   86aca:	2b00      	cmp	r3, #0
   86acc:	f000 80b0 	beq.w	86c30 <_vfiprintf_r+0x1a8>
   86ad0:	f002 021a 	and.w	r2, r2, #26
   86ad4:	2a0a      	cmp	r2, #10
   86ad6:	f000 80b7 	beq.w	86c48 <_vfiprintf_r+0x1c0>
   86ada:	2300      	movs	r3, #0
   86adc:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   86ae0:	930a      	str	r3, [sp, #40]	; 0x28
   86ae2:	9315      	str	r3, [sp, #84]	; 0x54
   86ae4:	9314      	str	r3, [sp, #80]	; 0x50
   86ae6:	9309      	str	r3, [sp, #36]	; 0x24
   86ae8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   86aec:	464e      	mov	r6, r9
   86aee:	f898 3000 	ldrb.w	r3, [r8]
   86af2:	2b00      	cmp	r3, #0
   86af4:	f000 84c8 	beq.w	87488 <_vfiprintf_r+0xa00>
   86af8:	2b25      	cmp	r3, #37	; 0x25
   86afa:	f000 84c5 	beq.w	87488 <_vfiprintf_r+0xa00>
   86afe:	f108 0201 	add.w	r2, r8, #1
   86b02:	e001      	b.n	86b08 <_vfiprintf_r+0x80>
   86b04:	2b25      	cmp	r3, #37	; 0x25
   86b06:	d004      	beq.n	86b12 <_vfiprintf_r+0x8a>
   86b08:	7813      	ldrb	r3, [r2, #0]
   86b0a:	4614      	mov	r4, r2
   86b0c:	3201      	adds	r2, #1
   86b0e:	2b00      	cmp	r3, #0
   86b10:	d1f8      	bne.n	86b04 <_vfiprintf_r+0x7c>
   86b12:	ebc8 0504 	rsb	r5, r8, r4
   86b16:	b195      	cbz	r5, 86b3e <_vfiprintf_r+0xb6>
   86b18:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86b1a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86b1c:	3301      	adds	r3, #1
   86b1e:	442a      	add	r2, r5
   86b20:	2b07      	cmp	r3, #7
   86b22:	f8c6 8000 	str.w	r8, [r6]
   86b26:	6075      	str	r5, [r6, #4]
   86b28:	9215      	str	r2, [sp, #84]	; 0x54
   86b2a:	9314      	str	r3, [sp, #80]	; 0x50
   86b2c:	dd7b      	ble.n	86c26 <_vfiprintf_r+0x19e>
   86b2e:	2a00      	cmp	r2, #0
   86b30:	f040 84d5 	bne.w	874de <_vfiprintf_r+0xa56>
   86b34:	9809      	ldr	r0, [sp, #36]	; 0x24
   86b36:	9214      	str	r2, [sp, #80]	; 0x50
   86b38:	4428      	add	r0, r5
   86b3a:	464e      	mov	r6, r9
   86b3c:	9009      	str	r0, [sp, #36]	; 0x24
   86b3e:	7823      	ldrb	r3, [r4, #0]
   86b40:	2b00      	cmp	r3, #0
   86b42:	f000 83ed 	beq.w	87320 <_vfiprintf_r+0x898>
   86b46:	2100      	movs	r1, #0
   86b48:	f04f 0200 	mov.w	r2, #0
   86b4c:	f04f 3cff 	mov.w	ip, #4294967295
   86b50:	7863      	ldrb	r3, [r4, #1]
   86b52:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   86b56:	9104      	str	r1, [sp, #16]
   86b58:	468a      	mov	sl, r1
   86b5a:	f104 0801 	add.w	r8, r4, #1
   86b5e:	4608      	mov	r0, r1
   86b60:	4665      	mov	r5, ip
   86b62:	f108 0801 	add.w	r8, r8, #1
   86b66:	f1a3 0220 	sub.w	r2, r3, #32
   86b6a:	2a58      	cmp	r2, #88	; 0x58
   86b6c:	f200 82d9 	bhi.w	87122 <_vfiprintf_r+0x69a>
   86b70:	e8df f012 	tbh	[pc, r2, lsl #1]
   86b74:	02d702cb 	.word	0x02d702cb
   86b78:	02d202d7 	.word	0x02d202d7
   86b7c:	02d702d7 	.word	0x02d702d7
   86b80:	02d702d7 	.word	0x02d702d7
   86b84:	02d702d7 	.word	0x02d702d7
   86b88:	028f0282 	.word	0x028f0282
   86b8c:	008402d7 	.word	0x008402d7
   86b90:	02d70293 	.word	0x02d70293
   86b94:	0196012b 	.word	0x0196012b
   86b98:	01960196 	.word	0x01960196
   86b9c:	01960196 	.word	0x01960196
   86ba0:	01960196 	.word	0x01960196
   86ba4:	01960196 	.word	0x01960196
   86ba8:	02d702d7 	.word	0x02d702d7
   86bac:	02d702d7 	.word	0x02d702d7
   86bb0:	02d702d7 	.word	0x02d702d7
   86bb4:	02d702d7 	.word	0x02d702d7
   86bb8:	02d702d7 	.word	0x02d702d7
   86bbc:	02d70130 	.word	0x02d70130
   86bc0:	02d702d7 	.word	0x02d702d7
   86bc4:	02d702d7 	.word	0x02d702d7
   86bc8:	02d702d7 	.word	0x02d702d7
   86bcc:	02d702d7 	.word	0x02d702d7
   86bd0:	017b02d7 	.word	0x017b02d7
   86bd4:	02d702d7 	.word	0x02d702d7
   86bd8:	02d702d7 	.word	0x02d702d7
   86bdc:	01a402d7 	.word	0x01a402d7
   86be0:	02d702d7 	.word	0x02d702d7
   86be4:	02d701bf 	.word	0x02d701bf
   86be8:	02d702d7 	.word	0x02d702d7
   86bec:	02d702d7 	.word	0x02d702d7
   86bf0:	02d702d7 	.word	0x02d702d7
   86bf4:	02d702d7 	.word	0x02d702d7
   86bf8:	01e402d7 	.word	0x01e402d7
   86bfc:	02d701fa 	.word	0x02d701fa
   86c00:	02d702d7 	.word	0x02d702d7
   86c04:	01fa0216 	.word	0x01fa0216
   86c08:	02d702d7 	.word	0x02d702d7
   86c0c:	02d7021b 	.word	0x02d7021b
   86c10:	00890228 	.word	0x00890228
   86c14:	027d0266 	.word	0x027d0266
   86c18:	023a02d7 	.word	0x023a02d7
   86c1c:	011902d7 	.word	0x011902d7
   86c20:	02d702d7 	.word	0x02d702d7
   86c24:	02af      	.short	0x02af
   86c26:	3608      	adds	r6, #8
   86c28:	9809      	ldr	r0, [sp, #36]	; 0x24
   86c2a:	4428      	add	r0, r5
   86c2c:	9009      	str	r0, [sp, #36]	; 0x24
   86c2e:	e786      	b.n	86b3e <_vfiprintf_r+0xb6>
   86c30:	9806      	ldr	r0, [sp, #24]
   86c32:	9902      	ldr	r1, [sp, #8]
   86c34:	f000 fd90 	bl	87758 <__swsetup_r>
   86c38:	b9b0      	cbnz	r0, 86c68 <_vfiprintf_r+0x1e0>
   86c3a:	9d02      	ldr	r5, [sp, #8]
   86c3c:	89aa      	ldrh	r2, [r5, #12]
   86c3e:	f002 021a 	and.w	r2, r2, #26
   86c42:	2a0a      	cmp	r2, #10
   86c44:	f47f af49 	bne.w	86ada <_vfiprintf_r+0x52>
   86c48:	f8dd b008 	ldr.w	fp, [sp, #8]
   86c4c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   86c50:	2b00      	cmp	r3, #0
   86c52:	f6ff af42 	blt.w	86ada <_vfiprintf_r+0x52>
   86c56:	9806      	ldr	r0, [sp, #24]
   86c58:	4659      	mov	r1, fp
   86c5a:	4642      	mov	r2, r8
   86c5c:	4623      	mov	r3, r4
   86c5e:	f000 fd3d 	bl	876dc <__sbprintf>
   86c62:	b031      	add	sp, #196	; 0xc4
   86c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86c68:	f04f 30ff 	mov.w	r0, #4294967295
   86c6c:	b031      	add	sp, #196	; 0xc4
   86c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86c72:	f000 fea3 	bl	879bc <__sinit>
   86c76:	e714      	b.n	86aa2 <_vfiprintf_r+0x1a>
   86c78:	4240      	negs	r0, r0
   86c7a:	9308      	str	r3, [sp, #32]
   86c7c:	f04a 0a04 	orr.w	sl, sl, #4
   86c80:	f898 3000 	ldrb.w	r3, [r8]
   86c84:	e76d      	b.n	86b62 <_vfiprintf_r+0xda>
   86c86:	f01a 0320 	ands.w	r3, sl, #32
   86c8a:	9004      	str	r0, [sp, #16]
   86c8c:	46ac      	mov	ip, r5
   86c8e:	f000 80f4 	beq.w	86e7a <_vfiprintf_r+0x3f2>
   86c92:	f8dd b020 	ldr.w	fp, [sp, #32]
   86c96:	f10b 0307 	add.w	r3, fp, #7
   86c9a:	f023 0307 	bic.w	r3, r3, #7
   86c9e:	f103 0408 	add.w	r4, r3, #8
   86ca2:	9408      	str	r4, [sp, #32]
   86ca4:	e9d3 4500 	ldrd	r4, r5, [r3]
   86ca8:	2300      	movs	r3, #0
   86caa:	f04f 0000 	mov.w	r0, #0
   86cae:	2100      	movs	r1, #0
   86cb0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   86cb4:	f8cd c014 	str.w	ip, [sp, #20]
   86cb8:	9107      	str	r1, [sp, #28]
   86cba:	f1bc 0f00 	cmp.w	ip, #0
   86cbe:	bfa8      	it	ge
   86cc0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   86cc4:	ea54 0205 	orrs.w	r2, r4, r5
   86cc8:	f040 80ad 	bne.w	86e26 <_vfiprintf_r+0x39e>
   86ccc:	f1bc 0f00 	cmp.w	ip, #0
   86cd0:	f040 80a9 	bne.w	86e26 <_vfiprintf_r+0x39e>
   86cd4:	2b00      	cmp	r3, #0
   86cd6:	f040 83c0 	bne.w	8745a <_vfiprintf_r+0x9d2>
   86cda:	f01a 0f01 	tst.w	sl, #1
   86cde:	f000 83bc 	beq.w	8745a <_vfiprintf_r+0x9d2>
   86ce2:	2330      	movs	r3, #48	; 0x30
   86ce4:	af30      	add	r7, sp, #192	; 0xc0
   86ce6:	f807 3d41 	strb.w	r3, [r7, #-65]!
   86cea:	ebc7 0409 	rsb	r4, r7, r9
   86cee:	9405      	str	r4, [sp, #20]
   86cf0:	f8dd b014 	ldr.w	fp, [sp, #20]
   86cf4:	9c07      	ldr	r4, [sp, #28]
   86cf6:	45e3      	cmp	fp, ip
   86cf8:	bfb8      	it	lt
   86cfa:	46e3      	movlt	fp, ip
   86cfc:	f8cd b00c 	str.w	fp, [sp, #12]
   86d00:	b11c      	cbz	r4, 86d0a <_vfiprintf_r+0x282>
   86d02:	f10b 0b01 	add.w	fp, fp, #1
   86d06:	f8cd b00c 	str.w	fp, [sp, #12]
   86d0a:	f01a 0502 	ands.w	r5, sl, #2
   86d0e:	9507      	str	r5, [sp, #28]
   86d10:	d005      	beq.n	86d1e <_vfiprintf_r+0x296>
   86d12:	f8dd b00c 	ldr.w	fp, [sp, #12]
   86d16:	f10b 0b02 	add.w	fp, fp, #2
   86d1a:	f8cd b00c 	str.w	fp, [sp, #12]
   86d1e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   86d22:	930b      	str	r3, [sp, #44]	; 0x2c
   86d24:	f040 821b 	bne.w	8715e <_vfiprintf_r+0x6d6>
   86d28:	9d04      	ldr	r5, [sp, #16]
   86d2a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   86d2e:	ebcb 0405 	rsb	r4, fp, r5
   86d32:	2c00      	cmp	r4, #0
   86d34:	f340 8213 	ble.w	8715e <_vfiprintf_r+0x6d6>
   86d38:	2c10      	cmp	r4, #16
   86d3a:	f340 8489 	ble.w	87650 <_vfiprintf_r+0xbc8>
   86d3e:	4dbe      	ldr	r5, [pc, #760]	; (87038 <_vfiprintf_r+0x5b0>)
   86d40:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86d42:	462b      	mov	r3, r5
   86d44:	9814      	ldr	r0, [sp, #80]	; 0x50
   86d46:	4625      	mov	r5, r4
   86d48:	f04f 0b10 	mov.w	fp, #16
   86d4c:	4664      	mov	r4, ip
   86d4e:	46b4      	mov	ip, r6
   86d50:	461e      	mov	r6, r3
   86d52:	e006      	b.n	86d62 <_vfiprintf_r+0x2da>
   86d54:	1c83      	adds	r3, r0, #2
   86d56:	f10c 0c08 	add.w	ip, ip, #8
   86d5a:	4608      	mov	r0, r1
   86d5c:	3d10      	subs	r5, #16
   86d5e:	2d10      	cmp	r5, #16
   86d60:	dd11      	ble.n	86d86 <_vfiprintf_r+0x2fe>
   86d62:	1c41      	adds	r1, r0, #1
   86d64:	3210      	adds	r2, #16
   86d66:	2907      	cmp	r1, #7
   86d68:	9215      	str	r2, [sp, #84]	; 0x54
   86d6a:	e88c 0840 	stmia.w	ip, {r6, fp}
   86d6e:	9114      	str	r1, [sp, #80]	; 0x50
   86d70:	ddf0      	ble.n	86d54 <_vfiprintf_r+0x2cc>
   86d72:	2a00      	cmp	r2, #0
   86d74:	f040 81e6 	bne.w	87144 <_vfiprintf_r+0x6bc>
   86d78:	3d10      	subs	r5, #16
   86d7a:	2d10      	cmp	r5, #16
   86d7c:	f04f 0301 	mov.w	r3, #1
   86d80:	4610      	mov	r0, r2
   86d82:	46cc      	mov	ip, r9
   86d84:	dced      	bgt.n	86d62 <_vfiprintf_r+0x2da>
   86d86:	4631      	mov	r1, r6
   86d88:	4666      	mov	r6, ip
   86d8a:	46a4      	mov	ip, r4
   86d8c:	462c      	mov	r4, r5
   86d8e:	460d      	mov	r5, r1
   86d90:	4422      	add	r2, r4
   86d92:	2b07      	cmp	r3, #7
   86d94:	9215      	str	r2, [sp, #84]	; 0x54
   86d96:	6035      	str	r5, [r6, #0]
   86d98:	6074      	str	r4, [r6, #4]
   86d9a:	9314      	str	r3, [sp, #80]	; 0x50
   86d9c:	f300 836d 	bgt.w	8747a <_vfiprintf_r+0x9f2>
   86da0:	3608      	adds	r6, #8
   86da2:	1c59      	adds	r1, r3, #1
   86da4:	e1de      	b.n	87164 <_vfiprintf_r+0x6dc>
   86da6:	f01a 0f20 	tst.w	sl, #32
   86daa:	9004      	str	r0, [sp, #16]
   86dac:	46ac      	mov	ip, r5
   86dae:	f000 808d 	beq.w	86ecc <_vfiprintf_r+0x444>
   86db2:	9d08      	ldr	r5, [sp, #32]
   86db4:	1deb      	adds	r3, r5, #7
   86db6:	f023 0307 	bic.w	r3, r3, #7
   86dba:	f103 0b08 	add.w	fp, r3, #8
   86dbe:	e9d3 4500 	ldrd	r4, r5, [r3]
   86dc2:	f8cd b020 	str.w	fp, [sp, #32]
   86dc6:	2301      	movs	r3, #1
   86dc8:	e76f      	b.n	86caa <_vfiprintf_r+0x222>
   86dca:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   86dce:	f898 3000 	ldrb.w	r3, [r8]
   86dd2:	e6c6      	b.n	86b62 <_vfiprintf_r+0xda>
   86dd4:	f04a 0a10 	orr.w	sl, sl, #16
   86dd8:	f01a 0f20 	tst.w	sl, #32
   86ddc:	9004      	str	r0, [sp, #16]
   86dde:	46ac      	mov	ip, r5
   86de0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   86de4:	f000 80c8 	beq.w	86f78 <_vfiprintf_r+0x4f0>
   86de8:	9c08      	ldr	r4, [sp, #32]
   86dea:	1de1      	adds	r1, r4, #7
   86dec:	f021 0107 	bic.w	r1, r1, #7
   86df0:	e9d1 2300 	ldrd	r2, r3, [r1]
   86df4:	3108      	adds	r1, #8
   86df6:	9108      	str	r1, [sp, #32]
   86df8:	4614      	mov	r4, r2
   86dfa:	461d      	mov	r5, r3
   86dfc:	2a00      	cmp	r2, #0
   86dfe:	f173 0b00 	sbcs.w	fp, r3, #0
   86e02:	f2c0 83ce 	blt.w	875a2 <_vfiprintf_r+0xb1a>
   86e06:	f1bc 0f00 	cmp.w	ip, #0
   86e0a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   86e0e:	bfa8      	it	ge
   86e10:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   86e14:	ea54 0205 	orrs.w	r2, r4, r5
   86e18:	9007      	str	r0, [sp, #28]
   86e1a:	f8cd c014 	str.w	ip, [sp, #20]
   86e1e:	f04f 0301 	mov.w	r3, #1
   86e22:	f43f af53 	beq.w	86ccc <_vfiprintf_r+0x244>
   86e26:	2b01      	cmp	r3, #1
   86e28:	f000 8319 	beq.w	8745e <_vfiprintf_r+0x9d6>
   86e2c:	2b02      	cmp	r3, #2
   86e2e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   86e32:	f040 824c 	bne.w	872ce <_vfiprintf_r+0x846>
   86e36:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   86e3a:	4619      	mov	r1, r3
   86e3c:	f004 000f 	and.w	r0, r4, #15
   86e40:	0922      	lsrs	r2, r4, #4
   86e42:	f81b 0000 	ldrb.w	r0, [fp, r0]
   86e46:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   86e4a:	092b      	lsrs	r3, r5, #4
   86e4c:	7008      	strb	r0, [r1, #0]
   86e4e:	ea52 0003 	orrs.w	r0, r2, r3
   86e52:	460f      	mov	r7, r1
   86e54:	4614      	mov	r4, r2
   86e56:	461d      	mov	r5, r3
   86e58:	f101 31ff 	add.w	r1, r1, #4294967295
   86e5c:	d1ee      	bne.n	86e3c <_vfiprintf_r+0x3b4>
   86e5e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   86e62:	ebc7 0309 	rsb	r3, r7, r9
   86e66:	9305      	str	r3, [sp, #20]
   86e68:	e742      	b.n	86cf0 <_vfiprintf_r+0x268>
   86e6a:	f04a 0a10 	orr.w	sl, sl, #16
   86e6e:	f01a 0320 	ands.w	r3, sl, #32
   86e72:	9004      	str	r0, [sp, #16]
   86e74:	46ac      	mov	ip, r5
   86e76:	f47f af0c 	bne.w	86c92 <_vfiprintf_r+0x20a>
   86e7a:	f01a 0210 	ands.w	r2, sl, #16
   86e7e:	f040 8311 	bne.w	874a4 <_vfiprintf_r+0xa1c>
   86e82:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   86e86:	f000 830d 	beq.w	874a4 <_vfiprintf_r+0xa1c>
   86e8a:	f8dd b020 	ldr.w	fp, [sp, #32]
   86e8e:	4613      	mov	r3, r2
   86e90:	f8bb 4000 	ldrh.w	r4, [fp]
   86e94:	f10b 0b04 	add.w	fp, fp, #4
   86e98:	2500      	movs	r5, #0
   86e9a:	f8cd b020 	str.w	fp, [sp, #32]
   86e9e:	e704      	b.n	86caa <_vfiprintf_r+0x222>
   86ea0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   86ea4:	2000      	movs	r0, #0
   86ea6:	f818 3b01 	ldrb.w	r3, [r8], #1
   86eaa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   86eae:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   86eb2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   86eb6:	2a09      	cmp	r2, #9
   86eb8:	d9f5      	bls.n	86ea6 <_vfiprintf_r+0x41e>
   86eba:	e654      	b.n	86b66 <_vfiprintf_r+0xde>
   86ebc:	f04a 0a10 	orr.w	sl, sl, #16
   86ec0:	f01a 0f20 	tst.w	sl, #32
   86ec4:	9004      	str	r0, [sp, #16]
   86ec6:	46ac      	mov	ip, r5
   86ec8:	f47f af73 	bne.w	86db2 <_vfiprintf_r+0x32a>
   86ecc:	f01a 0f10 	tst.w	sl, #16
   86ed0:	f040 82ef 	bne.w	874b2 <_vfiprintf_r+0xa2a>
   86ed4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   86ed8:	f000 82eb 	beq.w	874b2 <_vfiprintf_r+0xa2a>
   86edc:	f8dd b020 	ldr.w	fp, [sp, #32]
   86ee0:	2500      	movs	r5, #0
   86ee2:	f8bb 4000 	ldrh.w	r4, [fp]
   86ee6:	f10b 0b04 	add.w	fp, fp, #4
   86eea:	2301      	movs	r3, #1
   86eec:	f8cd b020 	str.w	fp, [sp, #32]
   86ef0:	e6db      	b.n	86caa <_vfiprintf_r+0x222>
   86ef2:	46ac      	mov	ip, r5
   86ef4:	4d51      	ldr	r5, [pc, #324]	; (8703c <_vfiprintf_r+0x5b4>)
   86ef6:	f01a 0f20 	tst.w	sl, #32
   86efa:	9004      	str	r0, [sp, #16]
   86efc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   86f00:	950a      	str	r5, [sp, #40]	; 0x28
   86f02:	f000 80f0 	beq.w	870e6 <_vfiprintf_r+0x65e>
   86f06:	9d08      	ldr	r5, [sp, #32]
   86f08:	1dea      	adds	r2, r5, #7
   86f0a:	f022 0207 	bic.w	r2, r2, #7
   86f0e:	f102 0b08 	add.w	fp, r2, #8
   86f12:	f8cd b020 	str.w	fp, [sp, #32]
   86f16:	e9d2 4500 	ldrd	r4, r5, [r2]
   86f1a:	f01a 0f01 	tst.w	sl, #1
   86f1e:	f000 82aa 	beq.w	87476 <_vfiprintf_r+0x9ee>
   86f22:	ea54 0b05 	orrs.w	fp, r4, r5
   86f26:	f000 82a6 	beq.w	87476 <_vfiprintf_r+0x9ee>
   86f2a:	2230      	movs	r2, #48	; 0x30
   86f2c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   86f30:	f04a 0a02 	orr.w	sl, sl, #2
   86f34:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   86f38:	2302      	movs	r3, #2
   86f3a:	e6b6      	b.n	86caa <_vfiprintf_r+0x222>
   86f3c:	9b08      	ldr	r3, [sp, #32]
   86f3e:	f8dd b020 	ldr.w	fp, [sp, #32]
   86f42:	681b      	ldr	r3, [r3, #0]
   86f44:	2401      	movs	r4, #1
   86f46:	f04f 0500 	mov.w	r5, #0
   86f4a:	f10b 0b04 	add.w	fp, fp, #4
   86f4e:	9004      	str	r0, [sp, #16]
   86f50:	9403      	str	r4, [sp, #12]
   86f52:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   86f56:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   86f5a:	f8cd b020 	str.w	fp, [sp, #32]
   86f5e:	9405      	str	r4, [sp, #20]
   86f60:	af16      	add	r7, sp, #88	; 0x58
   86f62:	f04f 0c00 	mov.w	ip, #0
   86f66:	e6d0      	b.n	86d0a <_vfiprintf_r+0x282>
   86f68:	f01a 0f20 	tst.w	sl, #32
   86f6c:	9004      	str	r0, [sp, #16]
   86f6e:	46ac      	mov	ip, r5
   86f70:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   86f74:	f47f af38 	bne.w	86de8 <_vfiprintf_r+0x360>
   86f78:	f01a 0f10 	tst.w	sl, #16
   86f7c:	f040 82a7 	bne.w	874ce <_vfiprintf_r+0xa46>
   86f80:	f01a 0f40 	tst.w	sl, #64	; 0x40
   86f84:	f000 82a3 	beq.w	874ce <_vfiprintf_r+0xa46>
   86f88:	f8dd b020 	ldr.w	fp, [sp, #32]
   86f8c:	f9bb 4000 	ldrsh.w	r4, [fp]
   86f90:	f10b 0b04 	add.w	fp, fp, #4
   86f94:	17e5      	asrs	r5, r4, #31
   86f96:	4622      	mov	r2, r4
   86f98:	462b      	mov	r3, r5
   86f9a:	f8cd b020 	str.w	fp, [sp, #32]
   86f9e:	e72d      	b.n	86dfc <_vfiprintf_r+0x374>
   86fa0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   86fa4:	f898 3000 	ldrb.w	r3, [r8]
   86fa8:	e5db      	b.n	86b62 <_vfiprintf_r+0xda>
   86faa:	f898 3000 	ldrb.w	r3, [r8]
   86fae:	4642      	mov	r2, r8
   86fb0:	2b6c      	cmp	r3, #108	; 0x6c
   86fb2:	bf03      	ittte	eq
   86fb4:	f108 0801 	addeq.w	r8, r8, #1
   86fb8:	f04a 0a20 	orreq.w	sl, sl, #32
   86fbc:	7853      	ldrbeq	r3, [r2, #1]
   86fbe:	f04a 0a10 	orrne.w	sl, sl, #16
   86fc2:	e5ce      	b.n	86b62 <_vfiprintf_r+0xda>
   86fc4:	f01a 0f20 	tst.w	sl, #32
   86fc8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   86fcc:	f000 82f7 	beq.w	875be <_vfiprintf_r+0xb36>
   86fd0:	9c08      	ldr	r4, [sp, #32]
   86fd2:	6821      	ldr	r1, [r4, #0]
   86fd4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   86fd6:	17e5      	asrs	r5, r4, #31
   86fd8:	462b      	mov	r3, r5
   86fda:	9d08      	ldr	r5, [sp, #32]
   86fdc:	4622      	mov	r2, r4
   86fde:	3504      	adds	r5, #4
   86fe0:	9508      	str	r5, [sp, #32]
   86fe2:	e9c1 2300 	strd	r2, r3, [r1]
   86fe6:	e582      	b.n	86aee <_vfiprintf_r+0x66>
   86fe8:	9c08      	ldr	r4, [sp, #32]
   86fea:	46ac      	mov	ip, r5
   86fec:	6827      	ldr	r7, [r4, #0]
   86fee:	f04f 0500 	mov.w	r5, #0
   86ff2:	9004      	str	r0, [sp, #16]
   86ff4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   86ff8:	3404      	adds	r4, #4
   86ffa:	2f00      	cmp	r7, #0
   86ffc:	f000 8332 	beq.w	87664 <_vfiprintf_r+0xbdc>
   87000:	f1bc 0f00 	cmp.w	ip, #0
   87004:	4638      	mov	r0, r7
   87006:	f2c0 8307 	blt.w	87618 <_vfiprintf_r+0xb90>
   8700a:	4662      	mov	r2, ip
   8700c:	2100      	movs	r1, #0
   8700e:	f8cd c004 	str.w	ip, [sp, #4]
   87012:	f001 fbb1 	bl	88778 <memchr>
   87016:	f8dd c004 	ldr.w	ip, [sp, #4]
   8701a:	2800      	cmp	r0, #0
   8701c:	f000 833a 	beq.w	87694 <_vfiprintf_r+0xc0c>
   87020:	1bc0      	subs	r0, r0, r7
   87022:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   87026:	4560      	cmp	r0, ip
   87028:	bfa8      	it	ge
   8702a:	4660      	movge	r0, ip
   8702c:	9005      	str	r0, [sp, #20]
   8702e:	9408      	str	r4, [sp, #32]
   87030:	9507      	str	r5, [sp, #28]
   87032:	f04f 0c00 	mov.w	ip, #0
   87036:	e65b      	b.n	86cf0 <_vfiprintf_r+0x268>
   87038:	00089848 	.word	0x00089848
   8703c:	00089808 	.word	0x00089808
   87040:	9b08      	ldr	r3, [sp, #32]
   87042:	f8dd b020 	ldr.w	fp, [sp, #32]
   87046:	9004      	str	r0, [sp, #16]
   87048:	48b2      	ldr	r0, [pc, #712]	; (87314 <_vfiprintf_r+0x88c>)
   8704a:	681c      	ldr	r4, [r3, #0]
   8704c:	2230      	movs	r2, #48	; 0x30
   8704e:	2378      	movs	r3, #120	; 0x78
   87050:	f10b 0b04 	add.w	fp, fp, #4
   87054:	46ac      	mov	ip, r5
   87056:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8705a:	f04a 0a02 	orr.w	sl, sl, #2
   8705e:	f8cd b020 	str.w	fp, [sp, #32]
   87062:	2500      	movs	r5, #0
   87064:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   87068:	900a      	str	r0, [sp, #40]	; 0x28
   8706a:	2302      	movs	r3, #2
   8706c:	e61d      	b.n	86caa <_vfiprintf_r+0x222>
   8706e:	f04a 0a20 	orr.w	sl, sl, #32
   87072:	f898 3000 	ldrb.w	r3, [r8]
   87076:	e574      	b.n	86b62 <_vfiprintf_r+0xda>
   87078:	f8dd b020 	ldr.w	fp, [sp, #32]
   8707c:	f8db 0000 	ldr.w	r0, [fp]
   87080:	f10b 0304 	add.w	r3, fp, #4
   87084:	2800      	cmp	r0, #0
   87086:	f6ff adf7 	blt.w	86c78 <_vfiprintf_r+0x1f0>
   8708a:	9308      	str	r3, [sp, #32]
   8708c:	f898 3000 	ldrb.w	r3, [r8]
   87090:	e567      	b.n	86b62 <_vfiprintf_r+0xda>
   87092:	f898 3000 	ldrb.w	r3, [r8]
   87096:	212b      	movs	r1, #43	; 0x2b
   87098:	e563      	b.n	86b62 <_vfiprintf_r+0xda>
   8709a:	f898 3000 	ldrb.w	r3, [r8]
   8709e:	f108 0401 	add.w	r4, r8, #1
   870a2:	2b2a      	cmp	r3, #42	; 0x2a
   870a4:	f000 8305 	beq.w	876b2 <_vfiprintf_r+0xc2a>
   870a8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   870ac:	2a09      	cmp	r2, #9
   870ae:	bf98      	it	ls
   870b0:	2500      	movls	r5, #0
   870b2:	f200 82fa 	bhi.w	876aa <_vfiprintf_r+0xc22>
   870b6:	f814 3b01 	ldrb.w	r3, [r4], #1
   870ba:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   870be:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   870c2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   870c6:	2a09      	cmp	r2, #9
   870c8:	d9f5      	bls.n	870b6 <_vfiprintf_r+0x62e>
   870ca:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   870ce:	46a0      	mov	r8, r4
   870d0:	e549      	b.n	86b66 <_vfiprintf_r+0xde>
   870d2:	4c90      	ldr	r4, [pc, #576]	; (87314 <_vfiprintf_r+0x88c>)
   870d4:	f01a 0f20 	tst.w	sl, #32
   870d8:	9004      	str	r0, [sp, #16]
   870da:	46ac      	mov	ip, r5
   870dc:	940a      	str	r4, [sp, #40]	; 0x28
   870de:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   870e2:	f47f af10 	bne.w	86f06 <_vfiprintf_r+0x47e>
   870e6:	f01a 0f10 	tst.w	sl, #16
   870ea:	f040 81ea 	bne.w	874c2 <_vfiprintf_r+0xa3a>
   870ee:	f01a 0f40 	tst.w	sl, #64	; 0x40
   870f2:	f000 81e6 	beq.w	874c2 <_vfiprintf_r+0xa3a>
   870f6:	f8dd b020 	ldr.w	fp, [sp, #32]
   870fa:	2500      	movs	r5, #0
   870fc:	f8bb 4000 	ldrh.w	r4, [fp]
   87100:	f10b 0b04 	add.w	fp, fp, #4
   87104:	f8cd b020 	str.w	fp, [sp, #32]
   87108:	e707      	b.n	86f1a <_vfiprintf_r+0x492>
   8710a:	f898 3000 	ldrb.w	r3, [r8]
   8710e:	2900      	cmp	r1, #0
   87110:	f47f ad27 	bne.w	86b62 <_vfiprintf_r+0xda>
   87114:	2120      	movs	r1, #32
   87116:	e524      	b.n	86b62 <_vfiprintf_r+0xda>
   87118:	f04a 0a01 	orr.w	sl, sl, #1
   8711c:	f898 3000 	ldrb.w	r3, [r8]
   87120:	e51f      	b.n	86b62 <_vfiprintf_r+0xda>
   87122:	9004      	str	r0, [sp, #16]
   87124:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   87128:	2b00      	cmp	r3, #0
   8712a:	f000 80f9 	beq.w	87320 <_vfiprintf_r+0x898>
   8712e:	2501      	movs	r5, #1
   87130:	f04f 0b00 	mov.w	fp, #0
   87134:	9503      	str	r5, [sp, #12]
   87136:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8713a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8713e:	9505      	str	r5, [sp, #20]
   87140:	af16      	add	r7, sp, #88	; 0x58
   87142:	e70e      	b.n	86f62 <_vfiprintf_r+0x4da>
   87144:	9806      	ldr	r0, [sp, #24]
   87146:	9902      	ldr	r1, [sp, #8]
   87148:	aa13      	add	r2, sp, #76	; 0x4c
   8714a:	f7ff fc61 	bl	86a10 <__sprint_r.part.0>
   8714e:	2800      	cmp	r0, #0
   87150:	f040 80ed 	bne.w	8732e <_vfiprintf_r+0x8a6>
   87154:	9814      	ldr	r0, [sp, #80]	; 0x50
   87156:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87158:	1c43      	adds	r3, r0, #1
   8715a:	46cc      	mov	ip, r9
   8715c:	e5fe      	b.n	86d5c <_vfiprintf_r+0x2d4>
   8715e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87160:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87162:	1c59      	adds	r1, r3, #1
   87164:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   87168:	b168      	cbz	r0, 87186 <_vfiprintf_r+0x6fe>
   8716a:	3201      	adds	r2, #1
   8716c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   87170:	2301      	movs	r3, #1
   87172:	2907      	cmp	r1, #7
   87174:	9215      	str	r2, [sp, #84]	; 0x54
   87176:	9114      	str	r1, [sp, #80]	; 0x50
   87178:	e886 0009 	stmia.w	r6, {r0, r3}
   8717c:	f300 8160 	bgt.w	87440 <_vfiprintf_r+0x9b8>
   87180:	460b      	mov	r3, r1
   87182:	3608      	adds	r6, #8
   87184:	3101      	adds	r1, #1
   87186:	9c07      	ldr	r4, [sp, #28]
   87188:	b164      	cbz	r4, 871a4 <_vfiprintf_r+0x71c>
   8718a:	3202      	adds	r2, #2
   8718c:	a812      	add	r0, sp, #72	; 0x48
   8718e:	2302      	movs	r3, #2
   87190:	2907      	cmp	r1, #7
   87192:	9215      	str	r2, [sp, #84]	; 0x54
   87194:	9114      	str	r1, [sp, #80]	; 0x50
   87196:	e886 0009 	stmia.w	r6, {r0, r3}
   8719a:	f300 8157 	bgt.w	8744c <_vfiprintf_r+0x9c4>
   8719e:	460b      	mov	r3, r1
   871a0:	3608      	adds	r6, #8
   871a2:	3101      	adds	r1, #1
   871a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   871a6:	2d80      	cmp	r5, #128	; 0x80
   871a8:	f000 8101 	beq.w	873ae <_vfiprintf_r+0x926>
   871ac:	9d05      	ldr	r5, [sp, #20]
   871ae:	ebc5 040c 	rsb	r4, r5, ip
   871b2:	2c00      	cmp	r4, #0
   871b4:	dd2f      	ble.n	87216 <_vfiprintf_r+0x78e>
   871b6:	2c10      	cmp	r4, #16
   871b8:	4d57      	ldr	r5, [pc, #348]	; (87318 <_vfiprintf_r+0x890>)
   871ba:	dd22      	ble.n	87202 <_vfiprintf_r+0x77a>
   871bc:	4630      	mov	r0, r6
   871be:	f04f 0b10 	mov.w	fp, #16
   871c2:	462e      	mov	r6, r5
   871c4:	4625      	mov	r5, r4
   871c6:	9c06      	ldr	r4, [sp, #24]
   871c8:	e006      	b.n	871d8 <_vfiprintf_r+0x750>
   871ca:	f103 0c02 	add.w	ip, r3, #2
   871ce:	3008      	adds	r0, #8
   871d0:	460b      	mov	r3, r1
   871d2:	3d10      	subs	r5, #16
   871d4:	2d10      	cmp	r5, #16
   871d6:	dd10      	ble.n	871fa <_vfiprintf_r+0x772>
   871d8:	1c59      	adds	r1, r3, #1
   871da:	3210      	adds	r2, #16
   871dc:	2907      	cmp	r1, #7
   871de:	9215      	str	r2, [sp, #84]	; 0x54
   871e0:	e880 0840 	stmia.w	r0, {r6, fp}
   871e4:	9114      	str	r1, [sp, #80]	; 0x50
   871e6:	ddf0      	ble.n	871ca <_vfiprintf_r+0x742>
   871e8:	2a00      	cmp	r2, #0
   871ea:	d163      	bne.n	872b4 <_vfiprintf_r+0x82c>
   871ec:	3d10      	subs	r5, #16
   871ee:	2d10      	cmp	r5, #16
   871f0:	f04f 0c01 	mov.w	ip, #1
   871f4:	4613      	mov	r3, r2
   871f6:	4648      	mov	r0, r9
   871f8:	dcee      	bgt.n	871d8 <_vfiprintf_r+0x750>
   871fa:	462c      	mov	r4, r5
   871fc:	4661      	mov	r1, ip
   871fe:	4635      	mov	r5, r6
   87200:	4606      	mov	r6, r0
   87202:	4422      	add	r2, r4
   87204:	2907      	cmp	r1, #7
   87206:	9215      	str	r2, [sp, #84]	; 0x54
   87208:	6035      	str	r5, [r6, #0]
   8720a:	6074      	str	r4, [r6, #4]
   8720c:	9114      	str	r1, [sp, #80]	; 0x50
   8720e:	f300 80c1 	bgt.w	87394 <_vfiprintf_r+0x90c>
   87212:	3608      	adds	r6, #8
   87214:	3101      	adds	r1, #1
   87216:	9d05      	ldr	r5, [sp, #20]
   87218:	2907      	cmp	r1, #7
   8721a:	442a      	add	r2, r5
   8721c:	9215      	str	r2, [sp, #84]	; 0x54
   8721e:	6037      	str	r7, [r6, #0]
   87220:	6075      	str	r5, [r6, #4]
   87222:	9114      	str	r1, [sp, #80]	; 0x50
   87224:	f340 80c1 	ble.w	873aa <_vfiprintf_r+0x922>
   87228:	2a00      	cmp	r2, #0
   8722a:	f040 8130 	bne.w	8748e <_vfiprintf_r+0xa06>
   8722e:	9214      	str	r2, [sp, #80]	; 0x50
   87230:	464e      	mov	r6, r9
   87232:	f01a 0f04 	tst.w	sl, #4
   87236:	f000 808b 	beq.w	87350 <_vfiprintf_r+0x8c8>
   8723a:	9d04      	ldr	r5, [sp, #16]
   8723c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   87240:	ebcb 0405 	rsb	r4, fp, r5
   87244:	2c00      	cmp	r4, #0
   87246:	f340 8083 	ble.w	87350 <_vfiprintf_r+0x8c8>
   8724a:	2c10      	cmp	r4, #16
   8724c:	f340 821e 	ble.w	8768c <_vfiprintf_r+0xc04>
   87250:	9914      	ldr	r1, [sp, #80]	; 0x50
   87252:	4d32      	ldr	r5, [pc, #200]	; (8731c <_vfiprintf_r+0x894>)
   87254:	2710      	movs	r7, #16
   87256:	f8dd a018 	ldr.w	sl, [sp, #24]
   8725a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8725e:	e005      	b.n	8726c <_vfiprintf_r+0x7e4>
   87260:	1c88      	adds	r0, r1, #2
   87262:	3608      	adds	r6, #8
   87264:	4619      	mov	r1, r3
   87266:	3c10      	subs	r4, #16
   87268:	2c10      	cmp	r4, #16
   8726a:	dd10      	ble.n	8728e <_vfiprintf_r+0x806>
   8726c:	1c4b      	adds	r3, r1, #1
   8726e:	3210      	adds	r2, #16
   87270:	2b07      	cmp	r3, #7
   87272:	9215      	str	r2, [sp, #84]	; 0x54
   87274:	e886 00a0 	stmia.w	r6, {r5, r7}
   87278:	9314      	str	r3, [sp, #80]	; 0x50
   8727a:	ddf1      	ble.n	87260 <_vfiprintf_r+0x7d8>
   8727c:	2a00      	cmp	r2, #0
   8727e:	d17d      	bne.n	8737c <_vfiprintf_r+0x8f4>
   87280:	3c10      	subs	r4, #16
   87282:	2c10      	cmp	r4, #16
   87284:	f04f 0001 	mov.w	r0, #1
   87288:	4611      	mov	r1, r2
   8728a:	464e      	mov	r6, r9
   8728c:	dcee      	bgt.n	8726c <_vfiprintf_r+0x7e4>
   8728e:	4422      	add	r2, r4
   87290:	2807      	cmp	r0, #7
   87292:	9215      	str	r2, [sp, #84]	; 0x54
   87294:	6035      	str	r5, [r6, #0]
   87296:	6074      	str	r4, [r6, #4]
   87298:	9014      	str	r0, [sp, #80]	; 0x50
   8729a:	dd59      	ble.n	87350 <_vfiprintf_r+0x8c8>
   8729c:	2a00      	cmp	r2, #0
   8729e:	d14f      	bne.n	87340 <_vfiprintf_r+0x8b8>
   872a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   872a2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   872a6:	9d04      	ldr	r5, [sp, #16]
   872a8:	45ab      	cmp	fp, r5
   872aa:	bfac      	ite	ge
   872ac:	445c      	addge	r4, fp
   872ae:	1964      	addlt	r4, r4, r5
   872b0:	9409      	str	r4, [sp, #36]	; 0x24
   872b2:	e05e      	b.n	87372 <_vfiprintf_r+0x8ea>
   872b4:	4620      	mov	r0, r4
   872b6:	9902      	ldr	r1, [sp, #8]
   872b8:	aa13      	add	r2, sp, #76	; 0x4c
   872ba:	f7ff fba9 	bl	86a10 <__sprint_r.part.0>
   872be:	2800      	cmp	r0, #0
   872c0:	d135      	bne.n	8732e <_vfiprintf_r+0x8a6>
   872c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   872c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   872c6:	f103 0c01 	add.w	ip, r3, #1
   872ca:	4648      	mov	r0, r9
   872cc:	e781      	b.n	871d2 <_vfiprintf_r+0x74a>
   872ce:	08e0      	lsrs	r0, r4, #3
   872d0:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   872d4:	f004 0207 	and.w	r2, r4, #7
   872d8:	08e9      	lsrs	r1, r5, #3
   872da:	3230      	adds	r2, #48	; 0x30
   872dc:	ea50 0b01 	orrs.w	fp, r0, r1
   872e0:	461f      	mov	r7, r3
   872e2:	701a      	strb	r2, [r3, #0]
   872e4:	4604      	mov	r4, r0
   872e6:	460d      	mov	r5, r1
   872e8:	f103 33ff 	add.w	r3, r3, #4294967295
   872ec:	d1ef      	bne.n	872ce <_vfiprintf_r+0x846>
   872ee:	f01a 0f01 	tst.w	sl, #1
   872f2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   872f6:	4639      	mov	r1, r7
   872f8:	f000 80b9 	beq.w	8746e <_vfiprintf_r+0x9e6>
   872fc:	2a30      	cmp	r2, #48	; 0x30
   872fe:	f43f acf4 	beq.w	86cea <_vfiprintf_r+0x262>
   87302:	461f      	mov	r7, r3
   87304:	ebc7 0509 	rsb	r5, r7, r9
   87308:	2330      	movs	r3, #48	; 0x30
   8730a:	9505      	str	r5, [sp, #20]
   8730c:	f801 3c01 	strb.w	r3, [r1, #-1]
   87310:	e4ee      	b.n	86cf0 <_vfiprintf_r+0x268>
   87312:	bf00      	nop
   87314:	0008981c 	.word	0x0008981c
   87318:	00089838 	.word	0x00089838
   8731c:	00089848 	.word	0x00089848
   87320:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87322:	b123      	cbz	r3, 8732e <_vfiprintf_r+0x8a6>
   87324:	9806      	ldr	r0, [sp, #24]
   87326:	9902      	ldr	r1, [sp, #8]
   87328:	aa13      	add	r2, sp, #76	; 0x4c
   8732a:	f7ff fb71 	bl	86a10 <__sprint_r.part.0>
   8732e:	9c02      	ldr	r4, [sp, #8]
   87330:	89a3      	ldrh	r3, [r4, #12]
   87332:	065b      	lsls	r3, r3, #25
   87334:	f53f ac98 	bmi.w	86c68 <_vfiprintf_r+0x1e0>
   87338:	9809      	ldr	r0, [sp, #36]	; 0x24
   8733a:	b031      	add	sp, #196	; 0xc4
   8733c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87340:	9806      	ldr	r0, [sp, #24]
   87342:	9902      	ldr	r1, [sp, #8]
   87344:	aa13      	add	r2, sp, #76	; 0x4c
   87346:	f7ff fb63 	bl	86a10 <__sprint_r.part.0>
   8734a:	2800      	cmp	r0, #0
   8734c:	d1ef      	bne.n	8732e <_vfiprintf_r+0x8a6>
   8734e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87350:	9c09      	ldr	r4, [sp, #36]	; 0x24
   87352:	f8dd b00c 	ldr.w	fp, [sp, #12]
   87356:	9d04      	ldr	r5, [sp, #16]
   87358:	45ab      	cmp	fp, r5
   8735a:	bfac      	ite	ge
   8735c:	445c      	addge	r4, fp
   8735e:	1964      	addlt	r4, r4, r5
   87360:	9409      	str	r4, [sp, #36]	; 0x24
   87362:	b132      	cbz	r2, 87372 <_vfiprintf_r+0x8ea>
   87364:	9806      	ldr	r0, [sp, #24]
   87366:	9902      	ldr	r1, [sp, #8]
   87368:	aa13      	add	r2, sp, #76	; 0x4c
   8736a:	f7ff fb51 	bl	86a10 <__sprint_r.part.0>
   8736e:	2800      	cmp	r0, #0
   87370:	d1dd      	bne.n	8732e <_vfiprintf_r+0x8a6>
   87372:	2000      	movs	r0, #0
   87374:	9014      	str	r0, [sp, #80]	; 0x50
   87376:	464e      	mov	r6, r9
   87378:	f7ff bbb9 	b.w	86aee <_vfiprintf_r+0x66>
   8737c:	4650      	mov	r0, sl
   8737e:	4659      	mov	r1, fp
   87380:	aa13      	add	r2, sp, #76	; 0x4c
   87382:	f7ff fb45 	bl	86a10 <__sprint_r.part.0>
   87386:	2800      	cmp	r0, #0
   87388:	d1d1      	bne.n	8732e <_vfiprintf_r+0x8a6>
   8738a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8738c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8738e:	1c48      	adds	r0, r1, #1
   87390:	464e      	mov	r6, r9
   87392:	e768      	b.n	87266 <_vfiprintf_r+0x7de>
   87394:	2a00      	cmp	r2, #0
   87396:	f040 80f7 	bne.w	87588 <_vfiprintf_r+0xb00>
   8739a:	9c05      	ldr	r4, [sp, #20]
   8739c:	2301      	movs	r3, #1
   8739e:	9720      	str	r7, [sp, #128]	; 0x80
   873a0:	9421      	str	r4, [sp, #132]	; 0x84
   873a2:	9415      	str	r4, [sp, #84]	; 0x54
   873a4:	4622      	mov	r2, r4
   873a6:	9314      	str	r3, [sp, #80]	; 0x50
   873a8:	464e      	mov	r6, r9
   873aa:	3608      	adds	r6, #8
   873ac:	e741      	b.n	87232 <_vfiprintf_r+0x7aa>
   873ae:	9d04      	ldr	r5, [sp, #16]
   873b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
   873b4:	ebcb 0405 	rsb	r4, fp, r5
   873b8:	2c00      	cmp	r4, #0
   873ba:	f77f aef7 	ble.w	871ac <_vfiprintf_r+0x724>
   873be:	2c10      	cmp	r4, #16
   873c0:	4da6      	ldr	r5, [pc, #664]	; (8765c <_vfiprintf_r+0xbd4>)
   873c2:	f340 8170 	ble.w	876a6 <_vfiprintf_r+0xc1e>
   873c6:	4629      	mov	r1, r5
   873c8:	f04f 0b10 	mov.w	fp, #16
   873cc:	4625      	mov	r5, r4
   873ce:	4664      	mov	r4, ip
   873d0:	46b4      	mov	ip, r6
   873d2:	460e      	mov	r6, r1
   873d4:	e006      	b.n	873e4 <_vfiprintf_r+0x95c>
   873d6:	1c98      	adds	r0, r3, #2
   873d8:	f10c 0c08 	add.w	ip, ip, #8
   873dc:	460b      	mov	r3, r1
   873de:	3d10      	subs	r5, #16
   873e0:	2d10      	cmp	r5, #16
   873e2:	dd0f      	ble.n	87404 <_vfiprintf_r+0x97c>
   873e4:	1c59      	adds	r1, r3, #1
   873e6:	3210      	adds	r2, #16
   873e8:	2907      	cmp	r1, #7
   873ea:	9215      	str	r2, [sp, #84]	; 0x54
   873ec:	e88c 0840 	stmia.w	ip, {r6, fp}
   873f0:	9114      	str	r1, [sp, #80]	; 0x50
   873f2:	ddf0      	ble.n	873d6 <_vfiprintf_r+0x94e>
   873f4:	b9ba      	cbnz	r2, 87426 <_vfiprintf_r+0x99e>
   873f6:	3d10      	subs	r5, #16
   873f8:	2d10      	cmp	r5, #16
   873fa:	f04f 0001 	mov.w	r0, #1
   873fe:	4613      	mov	r3, r2
   87400:	46cc      	mov	ip, r9
   87402:	dcef      	bgt.n	873e4 <_vfiprintf_r+0x95c>
   87404:	4633      	mov	r3, r6
   87406:	4666      	mov	r6, ip
   87408:	46a4      	mov	ip, r4
   8740a:	462c      	mov	r4, r5
   8740c:	461d      	mov	r5, r3
   8740e:	4422      	add	r2, r4
   87410:	2807      	cmp	r0, #7
   87412:	9215      	str	r2, [sp, #84]	; 0x54
   87414:	6035      	str	r5, [r6, #0]
   87416:	6074      	str	r4, [r6, #4]
   87418:	9014      	str	r0, [sp, #80]	; 0x50
   8741a:	f300 80af 	bgt.w	8757c <_vfiprintf_r+0xaf4>
   8741e:	3608      	adds	r6, #8
   87420:	1c41      	adds	r1, r0, #1
   87422:	4603      	mov	r3, r0
   87424:	e6c2      	b.n	871ac <_vfiprintf_r+0x724>
   87426:	9806      	ldr	r0, [sp, #24]
   87428:	9902      	ldr	r1, [sp, #8]
   8742a:	aa13      	add	r2, sp, #76	; 0x4c
   8742c:	f7ff faf0 	bl	86a10 <__sprint_r.part.0>
   87430:	2800      	cmp	r0, #0
   87432:	f47f af7c 	bne.w	8732e <_vfiprintf_r+0x8a6>
   87436:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87438:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8743a:	1c58      	adds	r0, r3, #1
   8743c:	46cc      	mov	ip, r9
   8743e:	e7ce      	b.n	873de <_vfiprintf_r+0x956>
   87440:	2a00      	cmp	r2, #0
   87442:	d179      	bne.n	87538 <_vfiprintf_r+0xab0>
   87444:	4619      	mov	r1, r3
   87446:	464e      	mov	r6, r9
   87448:	4613      	mov	r3, r2
   8744a:	e69c      	b.n	87186 <_vfiprintf_r+0x6fe>
   8744c:	2a00      	cmp	r2, #0
   8744e:	f040 8084 	bne.w	8755a <_vfiprintf_r+0xad2>
   87452:	2101      	movs	r1, #1
   87454:	4613      	mov	r3, r2
   87456:	464e      	mov	r6, r9
   87458:	e6a4      	b.n	871a4 <_vfiprintf_r+0x71c>
   8745a:	464f      	mov	r7, r9
   8745c:	e448      	b.n	86cf0 <_vfiprintf_r+0x268>
   8745e:	2d00      	cmp	r5, #0
   87460:	bf08      	it	eq
   87462:	2c0a      	cmpeq	r4, #10
   87464:	d246      	bcs.n	874f4 <_vfiprintf_r+0xa6c>
   87466:	3430      	adds	r4, #48	; 0x30
   87468:	af30      	add	r7, sp, #192	; 0xc0
   8746a:	f807 4d41 	strb.w	r4, [r7, #-65]!
   8746e:	ebc7 0309 	rsb	r3, r7, r9
   87472:	9305      	str	r3, [sp, #20]
   87474:	e43c      	b.n	86cf0 <_vfiprintf_r+0x268>
   87476:	2302      	movs	r3, #2
   87478:	e417      	b.n	86caa <_vfiprintf_r+0x222>
   8747a:	2a00      	cmp	r2, #0
   8747c:	f040 80af 	bne.w	875de <_vfiprintf_r+0xb56>
   87480:	4613      	mov	r3, r2
   87482:	2101      	movs	r1, #1
   87484:	464e      	mov	r6, r9
   87486:	e66d      	b.n	87164 <_vfiprintf_r+0x6dc>
   87488:	4644      	mov	r4, r8
   8748a:	f7ff bb58 	b.w	86b3e <_vfiprintf_r+0xb6>
   8748e:	9806      	ldr	r0, [sp, #24]
   87490:	9902      	ldr	r1, [sp, #8]
   87492:	aa13      	add	r2, sp, #76	; 0x4c
   87494:	f7ff fabc 	bl	86a10 <__sprint_r.part.0>
   87498:	2800      	cmp	r0, #0
   8749a:	f47f af48 	bne.w	8732e <_vfiprintf_r+0x8a6>
   8749e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   874a0:	464e      	mov	r6, r9
   874a2:	e6c6      	b.n	87232 <_vfiprintf_r+0x7aa>
   874a4:	9d08      	ldr	r5, [sp, #32]
   874a6:	682c      	ldr	r4, [r5, #0]
   874a8:	3504      	adds	r5, #4
   874aa:	9508      	str	r5, [sp, #32]
   874ac:	2500      	movs	r5, #0
   874ae:	f7ff bbfc 	b.w	86caa <_vfiprintf_r+0x222>
   874b2:	9d08      	ldr	r5, [sp, #32]
   874b4:	2301      	movs	r3, #1
   874b6:	682c      	ldr	r4, [r5, #0]
   874b8:	3504      	adds	r5, #4
   874ba:	9508      	str	r5, [sp, #32]
   874bc:	2500      	movs	r5, #0
   874be:	f7ff bbf4 	b.w	86caa <_vfiprintf_r+0x222>
   874c2:	9d08      	ldr	r5, [sp, #32]
   874c4:	682c      	ldr	r4, [r5, #0]
   874c6:	3504      	adds	r5, #4
   874c8:	9508      	str	r5, [sp, #32]
   874ca:	2500      	movs	r5, #0
   874cc:	e525      	b.n	86f1a <_vfiprintf_r+0x492>
   874ce:	9d08      	ldr	r5, [sp, #32]
   874d0:	682c      	ldr	r4, [r5, #0]
   874d2:	3504      	adds	r5, #4
   874d4:	9508      	str	r5, [sp, #32]
   874d6:	17e5      	asrs	r5, r4, #31
   874d8:	4622      	mov	r2, r4
   874da:	462b      	mov	r3, r5
   874dc:	e48e      	b.n	86dfc <_vfiprintf_r+0x374>
   874de:	9806      	ldr	r0, [sp, #24]
   874e0:	9902      	ldr	r1, [sp, #8]
   874e2:	aa13      	add	r2, sp, #76	; 0x4c
   874e4:	f7ff fa94 	bl	86a10 <__sprint_r.part.0>
   874e8:	2800      	cmp	r0, #0
   874ea:	f47f af20 	bne.w	8732e <_vfiprintf_r+0x8a6>
   874ee:	464e      	mov	r6, r9
   874f0:	f7ff bb9a 	b.w	86c28 <_vfiprintf_r+0x1a0>
   874f4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   874f8:	9603      	str	r6, [sp, #12]
   874fa:	465e      	mov	r6, fp
   874fc:	46e3      	mov	fp, ip
   874fe:	4620      	mov	r0, r4
   87500:	4629      	mov	r1, r5
   87502:	220a      	movs	r2, #10
   87504:	2300      	movs	r3, #0
   87506:	f7fe fd7f 	bl	86008 <__aeabi_uldivmod>
   8750a:	3230      	adds	r2, #48	; 0x30
   8750c:	7032      	strb	r2, [r6, #0]
   8750e:	4620      	mov	r0, r4
   87510:	4629      	mov	r1, r5
   87512:	220a      	movs	r2, #10
   87514:	2300      	movs	r3, #0
   87516:	f7fe fd77 	bl	86008 <__aeabi_uldivmod>
   8751a:	4604      	mov	r4, r0
   8751c:	460d      	mov	r5, r1
   8751e:	ea54 0005 	orrs.w	r0, r4, r5
   87522:	4637      	mov	r7, r6
   87524:	f106 36ff 	add.w	r6, r6, #4294967295
   87528:	d1e9      	bne.n	874fe <_vfiprintf_r+0xa76>
   8752a:	ebc7 0309 	rsb	r3, r7, r9
   8752e:	46dc      	mov	ip, fp
   87530:	9e03      	ldr	r6, [sp, #12]
   87532:	9305      	str	r3, [sp, #20]
   87534:	f7ff bbdc 	b.w	86cf0 <_vfiprintf_r+0x268>
   87538:	9806      	ldr	r0, [sp, #24]
   8753a:	9902      	ldr	r1, [sp, #8]
   8753c:	aa13      	add	r2, sp, #76	; 0x4c
   8753e:	f8cd c004 	str.w	ip, [sp, #4]
   87542:	f7ff fa65 	bl	86a10 <__sprint_r.part.0>
   87546:	f8dd c004 	ldr.w	ip, [sp, #4]
   8754a:	2800      	cmp	r0, #0
   8754c:	f47f aeef 	bne.w	8732e <_vfiprintf_r+0x8a6>
   87550:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87552:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87554:	1c59      	adds	r1, r3, #1
   87556:	464e      	mov	r6, r9
   87558:	e615      	b.n	87186 <_vfiprintf_r+0x6fe>
   8755a:	9806      	ldr	r0, [sp, #24]
   8755c:	9902      	ldr	r1, [sp, #8]
   8755e:	aa13      	add	r2, sp, #76	; 0x4c
   87560:	f8cd c004 	str.w	ip, [sp, #4]
   87564:	f7ff fa54 	bl	86a10 <__sprint_r.part.0>
   87568:	f8dd c004 	ldr.w	ip, [sp, #4]
   8756c:	2800      	cmp	r0, #0
   8756e:	f47f aede 	bne.w	8732e <_vfiprintf_r+0x8a6>
   87572:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87574:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87576:	1c59      	adds	r1, r3, #1
   87578:	464e      	mov	r6, r9
   8757a:	e613      	b.n	871a4 <_vfiprintf_r+0x71c>
   8757c:	2a00      	cmp	r2, #0
   8757e:	d156      	bne.n	8762e <_vfiprintf_r+0xba6>
   87580:	2101      	movs	r1, #1
   87582:	4613      	mov	r3, r2
   87584:	464e      	mov	r6, r9
   87586:	e611      	b.n	871ac <_vfiprintf_r+0x724>
   87588:	9806      	ldr	r0, [sp, #24]
   8758a:	9902      	ldr	r1, [sp, #8]
   8758c:	aa13      	add	r2, sp, #76	; 0x4c
   8758e:	f7ff fa3f 	bl	86a10 <__sprint_r.part.0>
   87592:	2800      	cmp	r0, #0
   87594:	f47f aecb 	bne.w	8732e <_vfiprintf_r+0x8a6>
   87598:	9914      	ldr	r1, [sp, #80]	; 0x50
   8759a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8759c:	3101      	adds	r1, #1
   8759e:	464e      	mov	r6, r9
   875a0:	e639      	b.n	87216 <_vfiprintf_r+0x78e>
   875a2:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   875a6:	4264      	negs	r4, r4
   875a8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   875ac:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   875b0:	f8cd b01c 	str.w	fp, [sp, #28]
   875b4:	f8cd c014 	str.w	ip, [sp, #20]
   875b8:	2301      	movs	r3, #1
   875ba:	f7ff bb7e 	b.w	86cba <_vfiprintf_r+0x232>
   875be:	f01a 0f10 	tst.w	sl, #16
   875c2:	d11d      	bne.n	87600 <_vfiprintf_r+0xb78>
   875c4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   875c8:	d058      	beq.n	8767c <_vfiprintf_r+0xbf4>
   875ca:	9d08      	ldr	r5, [sp, #32]
   875cc:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   875d0:	682b      	ldr	r3, [r5, #0]
   875d2:	3504      	adds	r5, #4
   875d4:	9508      	str	r5, [sp, #32]
   875d6:	f8a3 b000 	strh.w	fp, [r3]
   875da:	f7ff ba88 	b.w	86aee <_vfiprintf_r+0x66>
   875de:	9806      	ldr	r0, [sp, #24]
   875e0:	9902      	ldr	r1, [sp, #8]
   875e2:	aa13      	add	r2, sp, #76	; 0x4c
   875e4:	f8cd c004 	str.w	ip, [sp, #4]
   875e8:	f7ff fa12 	bl	86a10 <__sprint_r.part.0>
   875ec:	f8dd c004 	ldr.w	ip, [sp, #4]
   875f0:	2800      	cmp	r0, #0
   875f2:	f47f ae9c 	bne.w	8732e <_vfiprintf_r+0x8a6>
   875f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   875f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   875fa:	1c59      	adds	r1, r3, #1
   875fc:	464e      	mov	r6, r9
   875fe:	e5b1      	b.n	87164 <_vfiprintf_r+0x6dc>
   87600:	f8dd b020 	ldr.w	fp, [sp, #32]
   87604:	9c09      	ldr	r4, [sp, #36]	; 0x24
   87606:	f8db 3000 	ldr.w	r3, [fp]
   8760a:	f10b 0b04 	add.w	fp, fp, #4
   8760e:	f8cd b020 	str.w	fp, [sp, #32]
   87612:	601c      	str	r4, [r3, #0]
   87614:	f7ff ba6b 	b.w	86aee <_vfiprintf_r+0x66>
   87618:	9408      	str	r4, [sp, #32]
   8761a:	f7ff f997 	bl	8694c <strlen>
   8761e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   87622:	9005      	str	r0, [sp, #20]
   87624:	9407      	str	r4, [sp, #28]
   87626:	f04f 0c00 	mov.w	ip, #0
   8762a:	f7ff bb61 	b.w	86cf0 <_vfiprintf_r+0x268>
   8762e:	9806      	ldr	r0, [sp, #24]
   87630:	9902      	ldr	r1, [sp, #8]
   87632:	aa13      	add	r2, sp, #76	; 0x4c
   87634:	f8cd c004 	str.w	ip, [sp, #4]
   87638:	f7ff f9ea 	bl	86a10 <__sprint_r.part.0>
   8763c:	f8dd c004 	ldr.w	ip, [sp, #4]
   87640:	2800      	cmp	r0, #0
   87642:	f47f ae74 	bne.w	8732e <_vfiprintf_r+0x8a6>
   87646:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87648:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8764a:	1c59      	adds	r1, r3, #1
   8764c:	464e      	mov	r6, r9
   8764e:	e5ad      	b.n	871ac <_vfiprintf_r+0x724>
   87650:	9b14      	ldr	r3, [sp, #80]	; 0x50
   87652:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87654:	3301      	adds	r3, #1
   87656:	4d02      	ldr	r5, [pc, #8]	; (87660 <_vfiprintf_r+0xbd8>)
   87658:	f7ff bb9a 	b.w	86d90 <_vfiprintf_r+0x308>
   8765c:	00089838 	.word	0x00089838
   87660:	00089848 	.word	0x00089848
   87664:	f1bc 0f06 	cmp.w	ip, #6
   87668:	bf34      	ite	cc
   8766a:	4663      	movcc	r3, ip
   8766c:	2306      	movcs	r3, #6
   8766e:	9408      	str	r4, [sp, #32]
   87670:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   87674:	9305      	str	r3, [sp, #20]
   87676:	9403      	str	r4, [sp, #12]
   87678:	4f16      	ldr	r7, [pc, #88]	; (876d4 <_vfiprintf_r+0xc4c>)
   8767a:	e472      	b.n	86f62 <_vfiprintf_r+0x4da>
   8767c:	9c08      	ldr	r4, [sp, #32]
   8767e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   87680:	6823      	ldr	r3, [r4, #0]
   87682:	3404      	adds	r4, #4
   87684:	9408      	str	r4, [sp, #32]
   87686:	601d      	str	r5, [r3, #0]
   87688:	f7ff ba31 	b.w	86aee <_vfiprintf_r+0x66>
   8768c:	9814      	ldr	r0, [sp, #80]	; 0x50
   8768e:	4d12      	ldr	r5, [pc, #72]	; (876d8 <_vfiprintf_r+0xc50>)
   87690:	3001      	adds	r0, #1
   87692:	e5fc      	b.n	8728e <_vfiprintf_r+0x806>
   87694:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   87698:	f8cd c014 	str.w	ip, [sp, #20]
   8769c:	9507      	str	r5, [sp, #28]
   8769e:	9408      	str	r4, [sp, #32]
   876a0:	4684      	mov	ip, r0
   876a2:	f7ff bb25 	b.w	86cf0 <_vfiprintf_r+0x268>
   876a6:	4608      	mov	r0, r1
   876a8:	e6b1      	b.n	8740e <_vfiprintf_r+0x986>
   876aa:	46a0      	mov	r8, r4
   876ac:	2500      	movs	r5, #0
   876ae:	f7ff ba5a 	b.w	86b66 <_vfiprintf_r+0xde>
   876b2:	f8dd b020 	ldr.w	fp, [sp, #32]
   876b6:	f898 3001 	ldrb.w	r3, [r8, #1]
   876ba:	f8db 5000 	ldr.w	r5, [fp]
   876be:	f10b 0204 	add.w	r2, fp, #4
   876c2:	2d00      	cmp	r5, #0
   876c4:	9208      	str	r2, [sp, #32]
   876c6:	46a0      	mov	r8, r4
   876c8:	f6bf aa4b 	bge.w	86b62 <_vfiprintf_r+0xda>
   876cc:	f04f 35ff 	mov.w	r5, #4294967295
   876d0:	f7ff ba47 	b.w	86b62 <_vfiprintf_r+0xda>
   876d4:	00089830 	.word	0x00089830
   876d8:	00089848 	.word	0x00089848

000876dc <__sbprintf>:
   876dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   876e0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   876e2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   876e6:	4688      	mov	r8, r1
   876e8:	9719      	str	r7, [sp, #100]	; 0x64
   876ea:	f8d8 701c 	ldr.w	r7, [r8, #28]
   876ee:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   876f2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   876f6:	9707      	str	r7, [sp, #28]
   876f8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   876fc:	ac1a      	add	r4, sp, #104	; 0x68
   876fe:	f44f 6580 	mov.w	r5, #1024	; 0x400
   87702:	f02a 0a02 	bic.w	sl, sl, #2
   87706:	2600      	movs	r6, #0
   87708:	4669      	mov	r1, sp
   8770a:	9400      	str	r4, [sp, #0]
   8770c:	9404      	str	r4, [sp, #16]
   8770e:	9502      	str	r5, [sp, #8]
   87710:	9505      	str	r5, [sp, #20]
   87712:	f8ad a00c 	strh.w	sl, [sp, #12]
   87716:	f8ad 900e 	strh.w	r9, [sp, #14]
   8771a:	9709      	str	r7, [sp, #36]	; 0x24
   8771c:	9606      	str	r6, [sp, #24]
   8771e:	4605      	mov	r5, r0
   87720:	f7ff f9b2 	bl	86a88 <_vfiprintf_r>
   87724:	1e04      	subs	r4, r0, #0
   87726:	db07      	blt.n	87738 <__sbprintf+0x5c>
   87728:	4628      	mov	r0, r5
   8772a:	4669      	mov	r1, sp
   8772c:	f000 f92a 	bl	87984 <_fflush_r>
   87730:	42b0      	cmp	r0, r6
   87732:	bf18      	it	ne
   87734:	f04f 34ff 	movne.w	r4, #4294967295
   87738:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   8773c:	065b      	lsls	r3, r3, #25
   8773e:	d505      	bpl.n	8774c <__sbprintf+0x70>
   87740:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   87744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87748:	f8a8 300c 	strh.w	r3, [r8, #12]
   8774c:	4620      	mov	r0, r4
   8774e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   87752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87756:	bf00      	nop

00087758 <__swsetup_r>:
   87758:	4b2f      	ldr	r3, [pc, #188]	; (87818 <__swsetup_r+0xc0>)
   8775a:	b570      	push	{r4, r5, r6, lr}
   8775c:	4606      	mov	r6, r0
   8775e:	6818      	ldr	r0, [r3, #0]
   87760:	460c      	mov	r4, r1
   87762:	b110      	cbz	r0, 8776a <__swsetup_r+0x12>
   87764:	6b82      	ldr	r2, [r0, #56]	; 0x38
   87766:	2a00      	cmp	r2, #0
   87768:	d036      	beq.n	877d8 <__swsetup_r+0x80>
   8776a:	89a5      	ldrh	r5, [r4, #12]
   8776c:	b2ab      	uxth	r3, r5
   8776e:	0719      	lsls	r1, r3, #28
   87770:	d50c      	bpl.n	8778c <__swsetup_r+0x34>
   87772:	6922      	ldr	r2, [r4, #16]
   87774:	b1aa      	cbz	r2, 877a2 <__swsetup_r+0x4a>
   87776:	f013 0101 	ands.w	r1, r3, #1
   8777a:	d01e      	beq.n	877ba <__swsetup_r+0x62>
   8777c:	6963      	ldr	r3, [r4, #20]
   8777e:	2100      	movs	r1, #0
   87780:	425b      	negs	r3, r3
   87782:	61a3      	str	r3, [r4, #24]
   87784:	60a1      	str	r1, [r4, #8]
   87786:	b1f2      	cbz	r2, 877c6 <__swsetup_r+0x6e>
   87788:	2000      	movs	r0, #0
   8778a:	bd70      	pop	{r4, r5, r6, pc}
   8778c:	06da      	lsls	r2, r3, #27
   8778e:	d53a      	bpl.n	87806 <__swsetup_r+0xae>
   87790:	075b      	lsls	r3, r3, #29
   87792:	d424      	bmi.n	877de <__swsetup_r+0x86>
   87794:	6922      	ldr	r2, [r4, #16]
   87796:	f045 0308 	orr.w	r3, r5, #8
   8779a:	81a3      	strh	r3, [r4, #12]
   8779c:	b29b      	uxth	r3, r3
   8779e:	2a00      	cmp	r2, #0
   877a0:	d1e9      	bne.n	87776 <__swsetup_r+0x1e>
   877a2:	f403 7120 	and.w	r1, r3, #640	; 0x280
   877a6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   877aa:	d0e4      	beq.n	87776 <__swsetup_r+0x1e>
   877ac:	4630      	mov	r0, r6
   877ae:	4621      	mov	r1, r4
   877b0:	f000 fcce 	bl	88150 <__smakebuf_r>
   877b4:	89a3      	ldrh	r3, [r4, #12]
   877b6:	6922      	ldr	r2, [r4, #16]
   877b8:	e7dd      	b.n	87776 <__swsetup_r+0x1e>
   877ba:	0798      	lsls	r0, r3, #30
   877bc:	bf58      	it	pl
   877be:	6961      	ldrpl	r1, [r4, #20]
   877c0:	60a1      	str	r1, [r4, #8]
   877c2:	2a00      	cmp	r2, #0
   877c4:	d1e0      	bne.n	87788 <__swsetup_r+0x30>
   877c6:	89a3      	ldrh	r3, [r4, #12]
   877c8:	061a      	lsls	r2, r3, #24
   877ca:	d5dd      	bpl.n	87788 <__swsetup_r+0x30>
   877cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   877d0:	81a3      	strh	r3, [r4, #12]
   877d2:	f04f 30ff 	mov.w	r0, #4294967295
   877d6:	bd70      	pop	{r4, r5, r6, pc}
   877d8:	f000 f8f0 	bl	879bc <__sinit>
   877dc:	e7c5      	b.n	8776a <__swsetup_r+0x12>
   877de:	6b21      	ldr	r1, [r4, #48]	; 0x30
   877e0:	b149      	cbz	r1, 877f6 <__swsetup_r+0x9e>
   877e2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   877e6:	4299      	cmp	r1, r3
   877e8:	d003      	beq.n	877f2 <__swsetup_r+0x9a>
   877ea:	4630      	mov	r0, r6
   877ec:	f000 fa2a 	bl	87c44 <_free_r>
   877f0:	89a5      	ldrh	r5, [r4, #12]
   877f2:	2300      	movs	r3, #0
   877f4:	6323      	str	r3, [r4, #48]	; 0x30
   877f6:	6922      	ldr	r2, [r4, #16]
   877f8:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   877fc:	2100      	movs	r1, #0
   877fe:	b2ad      	uxth	r5, r5
   87800:	6022      	str	r2, [r4, #0]
   87802:	6061      	str	r1, [r4, #4]
   87804:	e7c7      	b.n	87796 <__swsetup_r+0x3e>
   87806:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   8780a:	2309      	movs	r3, #9
   8780c:	6033      	str	r3, [r6, #0]
   8780e:	f04f 30ff 	mov.w	r0, #4294967295
   87812:	81a5      	strh	r5, [r4, #12]
   87814:	bd70      	pop	{r4, r5, r6, pc}
   87816:	bf00      	nop
   87818:	200706a0 	.word	0x200706a0

0008781c <register_fini>:
   8781c:	4b02      	ldr	r3, [pc, #8]	; (87828 <register_fini+0xc>)
   8781e:	b113      	cbz	r3, 87826 <register_fini+0xa>
   87820:	4802      	ldr	r0, [pc, #8]	; (8782c <register_fini+0x10>)
   87822:	f000 b805 	b.w	87830 <atexit>
   87826:	4770      	bx	lr
   87828:	00000000 	.word	0x00000000
   8782c:	00087ab9 	.word	0x00087ab9

00087830 <atexit>:
   87830:	4601      	mov	r1, r0
   87832:	2000      	movs	r0, #0
   87834:	4602      	mov	r2, r0
   87836:	4603      	mov	r3, r0
   87838:	f001 bb24 	b.w	88e84 <__register_exitproc>

0008783c <__sflush_r>:
   8783c:	898b      	ldrh	r3, [r1, #12]
   8783e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87842:	b29a      	uxth	r2, r3
   87844:	460d      	mov	r5, r1
   87846:	0711      	lsls	r1, r2, #28
   87848:	4680      	mov	r8, r0
   8784a:	d43c      	bmi.n	878c6 <__sflush_r+0x8a>
   8784c:	686a      	ldr	r2, [r5, #4]
   8784e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   87852:	2a00      	cmp	r2, #0
   87854:	81ab      	strh	r3, [r5, #12]
   87856:	dd59      	ble.n	8790c <__sflush_r+0xd0>
   87858:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8785a:	2c00      	cmp	r4, #0
   8785c:	d04b      	beq.n	878f6 <__sflush_r+0xba>
   8785e:	b29b      	uxth	r3, r3
   87860:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   87864:	2100      	movs	r1, #0
   87866:	b292      	uxth	r2, r2
   87868:	f8d8 6000 	ldr.w	r6, [r8]
   8786c:	f8c8 1000 	str.w	r1, [r8]
   87870:	2a00      	cmp	r2, #0
   87872:	d04f      	beq.n	87914 <__sflush_r+0xd8>
   87874:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   87876:	075f      	lsls	r7, r3, #29
   87878:	d505      	bpl.n	87886 <__sflush_r+0x4a>
   8787a:	6869      	ldr	r1, [r5, #4]
   8787c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8787e:	1a52      	subs	r2, r2, r1
   87880:	b10b      	cbz	r3, 87886 <__sflush_r+0x4a>
   87882:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   87884:	1ad2      	subs	r2, r2, r3
   87886:	4640      	mov	r0, r8
   87888:	69e9      	ldr	r1, [r5, #28]
   8788a:	2300      	movs	r3, #0
   8788c:	47a0      	blx	r4
   8788e:	1c44      	adds	r4, r0, #1
   87890:	d04a      	beq.n	87928 <__sflush_r+0xec>
   87892:	89ab      	ldrh	r3, [r5, #12]
   87894:	692a      	ldr	r2, [r5, #16]
   87896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8789a:	b29b      	uxth	r3, r3
   8789c:	2100      	movs	r1, #0
   8789e:	602a      	str	r2, [r5, #0]
   878a0:	04da      	lsls	r2, r3, #19
   878a2:	81ab      	strh	r3, [r5, #12]
   878a4:	6069      	str	r1, [r5, #4]
   878a6:	d44c      	bmi.n	87942 <__sflush_r+0x106>
   878a8:	6b29      	ldr	r1, [r5, #48]	; 0x30
   878aa:	f8c8 6000 	str.w	r6, [r8]
   878ae:	b311      	cbz	r1, 878f6 <__sflush_r+0xba>
   878b0:	f105 0340 	add.w	r3, r5, #64	; 0x40
   878b4:	4299      	cmp	r1, r3
   878b6:	d002      	beq.n	878be <__sflush_r+0x82>
   878b8:	4640      	mov	r0, r8
   878ba:	f000 f9c3 	bl	87c44 <_free_r>
   878be:	2000      	movs	r0, #0
   878c0:	6328      	str	r0, [r5, #48]	; 0x30
   878c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   878c6:	692e      	ldr	r6, [r5, #16]
   878c8:	b1ae      	cbz	r6, 878f6 <__sflush_r+0xba>
   878ca:	0791      	lsls	r1, r2, #30
   878cc:	682c      	ldr	r4, [r5, #0]
   878ce:	bf0c      	ite	eq
   878d0:	696b      	ldreq	r3, [r5, #20]
   878d2:	2300      	movne	r3, #0
   878d4:	602e      	str	r6, [r5, #0]
   878d6:	1ba4      	subs	r4, r4, r6
   878d8:	60ab      	str	r3, [r5, #8]
   878da:	e00a      	b.n	878f2 <__sflush_r+0xb6>
   878dc:	4632      	mov	r2, r6
   878de:	4623      	mov	r3, r4
   878e0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   878e2:	4640      	mov	r0, r8
   878e4:	69e9      	ldr	r1, [r5, #28]
   878e6:	47b8      	blx	r7
   878e8:	2800      	cmp	r0, #0
   878ea:	ebc0 0404 	rsb	r4, r0, r4
   878ee:	4406      	add	r6, r0
   878f0:	dd04      	ble.n	878fc <__sflush_r+0xc0>
   878f2:	2c00      	cmp	r4, #0
   878f4:	dcf2      	bgt.n	878dc <__sflush_r+0xa0>
   878f6:	2000      	movs	r0, #0
   878f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   878fc:	89ab      	ldrh	r3, [r5, #12]
   878fe:	f04f 30ff 	mov.w	r0, #4294967295
   87902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87906:	81ab      	strh	r3, [r5, #12]
   87908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8790c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8790e:	2a00      	cmp	r2, #0
   87910:	dca2      	bgt.n	87858 <__sflush_r+0x1c>
   87912:	e7f0      	b.n	878f6 <__sflush_r+0xba>
   87914:	2301      	movs	r3, #1
   87916:	4640      	mov	r0, r8
   87918:	69e9      	ldr	r1, [r5, #28]
   8791a:	47a0      	blx	r4
   8791c:	1c43      	adds	r3, r0, #1
   8791e:	4602      	mov	r2, r0
   87920:	d01e      	beq.n	87960 <__sflush_r+0x124>
   87922:	89ab      	ldrh	r3, [r5, #12]
   87924:	6aac      	ldr	r4, [r5, #40]	; 0x28
   87926:	e7a6      	b.n	87876 <__sflush_r+0x3a>
   87928:	f8d8 3000 	ldr.w	r3, [r8]
   8792c:	b95b      	cbnz	r3, 87946 <__sflush_r+0x10a>
   8792e:	89aa      	ldrh	r2, [r5, #12]
   87930:	6929      	ldr	r1, [r5, #16]
   87932:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   87936:	b292      	uxth	r2, r2
   87938:	606b      	str	r3, [r5, #4]
   8793a:	04d3      	lsls	r3, r2, #19
   8793c:	81aa      	strh	r2, [r5, #12]
   8793e:	6029      	str	r1, [r5, #0]
   87940:	d5b2      	bpl.n	878a8 <__sflush_r+0x6c>
   87942:	6528      	str	r0, [r5, #80]	; 0x50
   87944:	e7b0      	b.n	878a8 <__sflush_r+0x6c>
   87946:	2b1d      	cmp	r3, #29
   87948:	d001      	beq.n	8794e <__sflush_r+0x112>
   8794a:	2b16      	cmp	r3, #22
   8794c:	d113      	bne.n	87976 <__sflush_r+0x13a>
   8794e:	89a9      	ldrh	r1, [r5, #12]
   87950:	692b      	ldr	r3, [r5, #16]
   87952:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   87956:	2200      	movs	r2, #0
   87958:	81a9      	strh	r1, [r5, #12]
   8795a:	602b      	str	r3, [r5, #0]
   8795c:	606a      	str	r2, [r5, #4]
   8795e:	e7a3      	b.n	878a8 <__sflush_r+0x6c>
   87960:	f8d8 3000 	ldr.w	r3, [r8]
   87964:	2b00      	cmp	r3, #0
   87966:	d0dc      	beq.n	87922 <__sflush_r+0xe6>
   87968:	2b1d      	cmp	r3, #29
   8796a:	d001      	beq.n	87970 <__sflush_r+0x134>
   8796c:	2b16      	cmp	r3, #22
   8796e:	d1c5      	bne.n	878fc <__sflush_r+0xc0>
   87970:	f8c8 6000 	str.w	r6, [r8]
   87974:	e7bf      	b.n	878f6 <__sflush_r+0xba>
   87976:	89ab      	ldrh	r3, [r5, #12]
   87978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8797c:	81ab      	strh	r3, [r5, #12]
   8797e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87982:	bf00      	nop

00087984 <_fflush_r>:
   87984:	b510      	push	{r4, lr}
   87986:	4604      	mov	r4, r0
   87988:	b082      	sub	sp, #8
   8798a:	b108      	cbz	r0, 87990 <_fflush_r+0xc>
   8798c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8798e:	b153      	cbz	r3, 879a6 <_fflush_r+0x22>
   87990:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   87994:	b908      	cbnz	r0, 8799a <_fflush_r+0x16>
   87996:	b002      	add	sp, #8
   87998:	bd10      	pop	{r4, pc}
   8799a:	4620      	mov	r0, r4
   8799c:	b002      	add	sp, #8
   8799e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   879a2:	f7ff bf4b 	b.w	8783c <__sflush_r>
   879a6:	9101      	str	r1, [sp, #4]
   879a8:	f000 f808 	bl	879bc <__sinit>
   879ac:	9901      	ldr	r1, [sp, #4]
   879ae:	e7ef      	b.n	87990 <_fflush_r+0xc>

000879b0 <_cleanup_r>:
   879b0:	4901      	ldr	r1, [pc, #4]	; (879b8 <_cleanup_r+0x8>)
   879b2:	f000 bb9f 	b.w	880f4 <_fwalk>
   879b6:	bf00      	nop
   879b8:	00088fd1 	.word	0x00088fd1

000879bc <__sinit>:
   879bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   879c0:	6b84      	ldr	r4, [r0, #56]	; 0x38
   879c2:	b083      	sub	sp, #12
   879c4:	4607      	mov	r7, r0
   879c6:	2c00      	cmp	r4, #0
   879c8:	d165      	bne.n	87a96 <__sinit+0xda>
   879ca:	687d      	ldr	r5, [r7, #4]
   879cc:	4833      	ldr	r0, [pc, #204]	; (87a9c <__sinit+0xe0>)
   879ce:	2304      	movs	r3, #4
   879d0:	2103      	movs	r1, #3
   879d2:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   879d6:	63f8      	str	r0, [r7, #60]	; 0x3c
   879d8:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   879dc:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   879e0:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   879e4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   879e8:	81ab      	strh	r3, [r5, #12]
   879ea:	602c      	str	r4, [r5, #0]
   879ec:	606c      	str	r4, [r5, #4]
   879ee:	60ac      	str	r4, [r5, #8]
   879f0:	666c      	str	r4, [r5, #100]	; 0x64
   879f2:	81ec      	strh	r4, [r5, #14]
   879f4:	612c      	str	r4, [r5, #16]
   879f6:	616c      	str	r4, [r5, #20]
   879f8:	61ac      	str	r4, [r5, #24]
   879fa:	4621      	mov	r1, r4
   879fc:	2208      	movs	r2, #8
   879fe:	f7fe fe9b 	bl	86738 <memset>
   87a02:	f8df b09c 	ldr.w	fp, [pc, #156]	; 87aa0 <__sinit+0xe4>
   87a06:	68be      	ldr	r6, [r7, #8]
   87a08:	f8df a098 	ldr.w	sl, [pc, #152]	; 87aa4 <__sinit+0xe8>
   87a0c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 87aa8 <__sinit+0xec>
   87a10:	f8df 8098 	ldr.w	r8, [pc, #152]	; 87aac <__sinit+0xf0>
   87a14:	2301      	movs	r3, #1
   87a16:	2209      	movs	r2, #9
   87a18:	61ed      	str	r5, [r5, #28]
   87a1a:	f8c5 b020 	str.w	fp, [r5, #32]
   87a1e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   87a22:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   87a26:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   87a2a:	4621      	mov	r1, r4
   87a2c:	81f3      	strh	r3, [r6, #14]
   87a2e:	81b2      	strh	r2, [r6, #12]
   87a30:	6034      	str	r4, [r6, #0]
   87a32:	6074      	str	r4, [r6, #4]
   87a34:	60b4      	str	r4, [r6, #8]
   87a36:	6674      	str	r4, [r6, #100]	; 0x64
   87a38:	6134      	str	r4, [r6, #16]
   87a3a:	6174      	str	r4, [r6, #20]
   87a3c:	61b4      	str	r4, [r6, #24]
   87a3e:	2208      	movs	r2, #8
   87a40:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   87a44:	9301      	str	r3, [sp, #4]
   87a46:	f7fe fe77 	bl	86738 <memset>
   87a4a:	68fd      	ldr	r5, [r7, #12]
   87a4c:	2012      	movs	r0, #18
   87a4e:	2202      	movs	r2, #2
   87a50:	61f6      	str	r6, [r6, #28]
   87a52:	f8c6 b020 	str.w	fp, [r6, #32]
   87a56:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   87a5a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   87a5e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   87a62:	4621      	mov	r1, r4
   87a64:	81a8      	strh	r0, [r5, #12]
   87a66:	81ea      	strh	r2, [r5, #14]
   87a68:	602c      	str	r4, [r5, #0]
   87a6a:	606c      	str	r4, [r5, #4]
   87a6c:	60ac      	str	r4, [r5, #8]
   87a6e:	666c      	str	r4, [r5, #100]	; 0x64
   87a70:	612c      	str	r4, [r5, #16]
   87a72:	616c      	str	r4, [r5, #20]
   87a74:	61ac      	str	r4, [r5, #24]
   87a76:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   87a7a:	2208      	movs	r2, #8
   87a7c:	f7fe fe5c 	bl	86738 <memset>
   87a80:	9b01      	ldr	r3, [sp, #4]
   87a82:	61ed      	str	r5, [r5, #28]
   87a84:	f8c5 b020 	str.w	fp, [r5, #32]
   87a88:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   87a8c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   87a90:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   87a94:	63bb      	str	r3, [r7, #56]	; 0x38
   87a96:	b003      	add	sp, #12
   87a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87a9c:	000879b1 	.word	0x000879b1
   87aa0:	00088cc5 	.word	0x00088cc5
   87aa4:	00088ce9 	.word	0x00088ce9
   87aa8:	00088d21 	.word	0x00088d21
   87aac:	00088d41 	.word	0x00088d41

00087ab0 <__sfp_lock_acquire>:
   87ab0:	4770      	bx	lr
   87ab2:	bf00      	nop

00087ab4 <__sfp_lock_release>:
   87ab4:	4770      	bx	lr
   87ab6:	bf00      	nop

00087ab8 <__libc_fini_array>:
   87ab8:	b538      	push	{r3, r4, r5, lr}
   87aba:	4d09      	ldr	r5, [pc, #36]	; (87ae0 <__libc_fini_array+0x28>)
   87abc:	4c09      	ldr	r4, [pc, #36]	; (87ae4 <__libc_fini_array+0x2c>)
   87abe:	1b64      	subs	r4, r4, r5
   87ac0:	10a4      	asrs	r4, r4, #2
   87ac2:	bf18      	it	ne
   87ac4:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   87ac8:	d005      	beq.n	87ad6 <__libc_fini_array+0x1e>
   87aca:	3c01      	subs	r4, #1
   87acc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   87ad0:	4798      	blx	r3
   87ad2:	2c00      	cmp	r4, #0
   87ad4:	d1f9      	bne.n	87aca <__libc_fini_array+0x12>
   87ad6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   87ada:	f001 bec7 	b.w	8986c <_fini>
   87ade:	bf00      	nop
   87ae0:	00089878 	.word	0x00089878
   87ae4:	0008987c 	.word	0x0008987c

00087ae8 <_fputwc_r>:
   87ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87aec:	8993      	ldrh	r3, [r2, #12]
   87aee:	460f      	mov	r7, r1
   87af0:	0499      	lsls	r1, r3, #18
   87af2:	b082      	sub	sp, #8
   87af4:	4614      	mov	r4, r2
   87af6:	4680      	mov	r8, r0
   87af8:	d406      	bmi.n	87b08 <_fputwc_r+0x20>
   87afa:	6e52      	ldr	r2, [r2, #100]	; 0x64
   87afc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   87b00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   87b04:	81a3      	strh	r3, [r4, #12]
   87b06:	6662      	str	r2, [r4, #100]	; 0x64
   87b08:	f000 fb1c 	bl	88144 <__locale_mb_cur_max>
   87b0c:	2801      	cmp	r0, #1
   87b0e:	d03e      	beq.n	87b8e <_fputwc_r+0xa6>
   87b10:	463a      	mov	r2, r7
   87b12:	4640      	mov	r0, r8
   87b14:	a901      	add	r1, sp, #4
   87b16:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   87b1a:	f001 f969 	bl	88df0 <_wcrtomb_r>
   87b1e:	1c42      	adds	r2, r0, #1
   87b20:	4606      	mov	r6, r0
   87b22:	d02d      	beq.n	87b80 <_fputwc_r+0x98>
   87b24:	2800      	cmp	r0, #0
   87b26:	d03a      	beq.n	87b9e <_fputwc_r+0xb6>
   87b28:	f89d 1004 	ldrb.w	r1, [sp, #4]
   87b2c:	2500      	movs	r5, #0
   87b2e:	e009      	b.n	87b44 <_fputwc_r+0x5c>
   87b30:	6823      	ldr	r3, [r4, #0]
   87b32:	7019      	strb	r1, [r3, #0]
   87b34:	6823      	ldr	r3, [r4, #0]
   87b36:	3301      	adds	r3, #1
   87b38:	6023      	str	r3, [r4, #0]
   87b3a:	3501      	adds	r5, #1
   87b3c:	42b5      	cmp	r5, r6
   87b3e:	d22e      	bcs.n	87b9e <_fputwc_r+0xb6>
   87b40:	ab01      	add	r3, sp, #4
   87b42:	5ce9      	ldrb	r1, [r5, r3]
   87b44:	68a3      	ldr	r3, [r4, #8]
   87b46:	3b01      	subs	r3, #1
   87b48:	2b00      	cmp	r3, #0
   87b4a:	60a3      	str	r3, [r4, #8]
   87b4c:	daf0      	bge.n	87b30 <_fputwc_r+0x48>
   87b4e:	69a2      	ldr	r2, [r4, #24]
   87b50:	4293      	cmp	r3, r2
   87b52:	db06      	blt.n	87b62 <_fputwc_r+0x7a>
   87b54:	6823      	ldr	r3, [r4, #0]
   87b56:	7019      	strb	r1, [r3, #0]
   87b58:	6823      	ldr	r3, [r4, #0]
   87b5a:	7819      	ldrb	r1, [r3, #0]
   87b5c:	3301      	adds	r3, #1
   87b5e:	290a      	cmp	r1, #10
   87b60:	d1ea      	bne.n	87b38 <_fputwc_r+0x50>
   87b62:	4640      	mov	r0, r8
   87b64:	4622      	mov	r2, r4
   87b66:	f001 f8ef 	bl	88d48 <__swbuf_r>
   87b6a:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   87b6e:	4258      	negs	r0, r3
   87b70:	4158      	adcs	r0, r3
   87b72:	2800      	cmp	r0, #0
   87b74:	d0e1      	beq.n	87b3a <_fputwc_r+0x52>
   87b76:	f04f 30ff 	mov.w	r0, #4294967295
   87b7a:	b002      	add	sp, #8
   87b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87b80:	89a3      	ldrh	r3, [r4, #12]
   87b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87b86:	81a3      	strh	r3, [r4, #12]
   87b88:	b002      	add	sp, #8
   87b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87b8e:	1e7b      	subs	r3, r7, #1
   87b90:	2bfe      	cmp	r3, #254	; 0xfe
   87b92:	d8bd      	bhi.n	87b10 <_fputwc_r+0x28>
   87b94:	b2f9      	uxtb	r1, r7
   87b96:	4606      	mov	r6, r0
   87b98:	f88d 1004 	strb.w	r1, [sp, #4]
   87b9c:	e7c6      	b.n	87b2c <_fputwc_r+0x44>
   87b9e:	4638      	mov	r0, r7
   87ba0:	b002      	add	sp, #8
   87ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87ba6:	bf00      	nop

00087ba8 <_malloc_trim_r>:
   87ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87baa:	4d23      	ldr	r5, [pc, #140]	; (87c38 <_malloc_trim_r+0x90>)
   87bac:	460f      	mov	r7, r1
   87bae:	4604      	mov	r4, r0
   87bb0:	f000 fe92 	bl	888d8 <__malloc_lock>
   87bb4:	68ab      	ldr	r3, [r5, #8]
   87bb6:	685e      	ldr	r6, [r3, #4]
   87bb8:	f026 0603 	bic.w	r6, r6, #3
   87bbc:	1bf1      	subs	r1, r6, r7
   87bbe:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   87bc2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   87bc6:	f021 010f 	bic.w	r1, r1, #15
   87bca:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   87bce:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   87bd2:	db07      	blt.n	87be4 <_malloc_trim_r+0x3c>
   87bd4:	4620      	mov	r0, r4
   87bd6:	2100      	movs	r1, #0
   87bd8:	f001 f862 	bl	88ca0 <_sbrk_r>
   87bdc:	68ab      	ldr	r3, [r5, #8]
   87bde:	4433      	add	r3, r6
   87be0:	4298      	cmp	r0, r3
   87be2:	d004      	beq.n	87bee <_malloc_trim_r+0x46>
   87be4:	4620      	mov	r0, r4
   87be6:	f000 fe79 	bl	888dc <__malloc_unlock>
   87bea:	2000      	movs	r0, #0
   87bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87bee:	4620      	mov	r0, r4
   87bf0:	4279      	negs	r1, r7
   87bf2:	f001 f855 	bl	88ca0 <_sbrk_r>
   87bf6:	3001      	adds	r0, #1
   87bf8:	d00d      	beq.n	87c16 <_malloc_trim_r+0x6e>
   87bfa:	4b10      	ldr	r3, [pc, #64]	; (87c3c <_malloc_trim_r+0x94>)
   87bfc:	68aa      	ldr	r2, [r5, #8]
   87bfe:	6819      	ldr	r1, [r3, #0]
   87c00:	1bf6      	subs	r6, r6, r7
   87c02:	f046 0601 	orr.w	r6, r6, #1
   87c06:	4620      	mov	r0, r4
   87c08:	1bc9      	subs	r1, r1, r7
   87c0a:	6056      	str	r6, [r2, #4]
   87c0c:	6019      	str	r1, [r3, #0]
   87c0e:	f000 fe65 	bl	888dc <__malloc_unlock>
   87c12:	2001      	movs	r0, #1
   87c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87c16:	4620      	mov	r0, r4
   87c18:	2100      	movs	r1, #0
   87c1a:	f001 f841 	bl	88ca0 <_sbrk_r>
   87c1e:	68ab      	ldr	r3, [r5, #8]
   87c20:	1ac2      	subs	r2, r0, r3
   87c22:	2a0f      	cmp	r2, #15
   87c24:	ddde      	ble.n	87be4 <_malloc_trim_r+0x3c>
   87c26:	4d06      	ldr	r5, [pc, #24]	; (87c40 <_malloc_trim_r+0x98>)
   87c28:	4904      	ldr	r1, [pc, #16]	; (87c3c <_malloc_trim_r+0x94>)
   87c2a:	682d      	ldr	r5, [r5, #0]
   87c2c:	f042 0201 	orr.w	r2, r2, #1
   87c30:	1b40      	subs	r0, r0, r5
   87c32:	605a      	str	r2, [r3, #4]
   87c34:	6008      	str	r0, [r1, #0]
   87c36:	e7d5      	b.n	87be4 <_malloc_trim_r+0x3c>
   87c38:	200706c8 	.word	0x200706c8
   87c3c:	2007ada4 	.word	0x2007ada4
   87c40:	20070ad4 	.word	0x20070ad4

00087c44 <_free_r>:
   87c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87c48:	460d      	mov	r5, r1
   87c4a:	4606      	mov	r6, r0
   87c4c:	2900      	cmp	r1, #0
   87c4e:	d055      	beq.n	87cfc <_free_r+0xb8>
   87c50:	f000 fe42 	bl	888d8 <__malloc_lock>
   87c54:	f855 1c04 	ldr.w	r1, [r5, #-4]
   87c58:	f8df c170 	ldr.w	ip, [pc, #368]	; 87dcc <_free_r+0x188>
   87c5c:	f1a5 0408 	sub.w	r4, r5, #8
   87c60:	f021 0301 	bic.w	r3, r1, #1
   87c64:	18e2      	adds	r2, r4, r3
   87c66:	f8dc 0008 	ldr.w	r0, [ip, #8]
   87c6a:	6857      	ldr	r7, [r2, #4]
   87c6c:	4290      	cmp	r0, r2
   87c6e:	f027 0703 	bic.w	r7, r7, #3
   87c72:	d068      	beq.n	87d46 <_free_r+0x102>
   87c74:	f011 0101 	ands.w	r1, r1, #1
   87c78:	6057      	str	r7, [r2, #4]
   87c7a:	d032      	beq.n	87ce2 <_free_r+0x9e>
   87c7c:	2100      	movs	r1, #0
   87c7e:	19d0      	adds	r0, r2, r7
   87c80:	6840      	ldr	r0, [r0, #4]
   87c82:	07c0      	lsls	r0, r0, #31
   87c84:	d406      	bmi.n	87c94 <_free_r+0x50>
   87c86:	443b      	add	r3, r7
   87c88:	6890      	ldr	r0, [r2, #8]
   87c8a:	2900      	cmp	r1, #0
   87c8c:	d04d      	beq.n	87d2a <_free_r+0xe6>
   87c8e:	68d2      	ldr	r2, [r2, #12]
   87c90:	60c2      	str	r2, [r0, #12]
   87c92:	6090      	str	r0, [r2, #8]
   87c94:	f043 0201 	orr.w	r2, r3, #1
   87c98:	6062      	str	r2, [r4, #4]
   87c9a:	50e3      	str	r3, [r4, r3]
   87c9c:	b9e1      	cbnz	r1, 87cd8 <_free_r+0x94>
   87c9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   87ca2:	d32d      	bcc.n	87d00 <_free_r+0xbc>
   87ca4:	0a5a      	lsrs	r2, r3, #9
   87ca6:	2a04      	cmp	r2, #4
   87ca8:	d869      	bhi.n	87d7e <_free_r+0x13a>
   87caa:	0998      	lsrs	r0, r3, #6
   87cac:	3038      	adds	r0, #56	; 0x38
   87cae:	0041      	lsls	r1, r0, #1
   87cb0:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   87cb4:	f8dc 2008 	ldr.w	r2, [ip, #8]
   87cb8:	4944      	ldr	r1, [pc, #272]	; (87dcc <_free_r+0x188>)
   87cba:	4562      	cmp	r2, ip
   87cbc:	d065      	beq.n	87d8a <_free_r+0x146>
   87cbe:	6851      	ldr	r1, [r2, #4]
   87cc0:	f021 0103 	bic.w	r1, r1, #3
   87cc4:	428b      	cmp	r3, r1
   87cc6:	d202      	bcs.n	87cce <_free_r+0x8a>
   87cc8:	6892      	ldr	r2, [r2, #8]
   87cca:	4594      	cmp	ip, r2
   87ccc:	d1f7      	bne.n	87cbe <_free_r+0x7a>
   87cce:	68d3      	ldr	r3, [r2, #12]
   87cd0:	60e3      	str	r3, [r4, #12]
   87cd2:	60a2      	str	r2, [r4, #8]
   87cd4:	609c      	str	r4, [r3, #8]
   87cd6:	60d4      	str	r4, [r2, #12]
   87cd8:	4630      	mov	r0, r6
   87cda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   87cde:	f000 bdfd 	b.w	888dc <__malloc_unlock>
   87ce2:	f855 5c08 	ldr.w	r5, [r5, #-8]
   87ce6:	f10c 0808 	add.w	r8, ip, #8
   87cea:	1b64      	subs	r4, r4, r5
   87cec:	68a0      	ldr	r0, [r4, #8]
   87cee:	442b      	add	r3, r5
   87cf0:	4540      	cmp	r0, r8
   87cf2:	d042      	beq.n	87d7a <_free_r+0x136>
   87cf4:	68e5      	ldr	r5, [r4, #12]
   87cf6:	60c5      	str	r5, [r0, #12]
   87cf8:	60a8      	str	r0, [r5, #8]
   87cfa:	e7c0      	b.n	87c7e <_free_r+0x3a>
   87cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87d00:	08db      	lsrs	r3, r3, #3
   87d02:	109a      	asrs	r2, r3, #2
   87d04:	2001      	movs	r0, #1
   87d06:	4090      	lsls	r0, r2
   87d08:	f8dc 1004 	ldr.w	r1, [ip, #4]
   87d0c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   87d10:	689a      	ldr	r2, [r3, #8]
   87d12:	4301      	orrs	r1, r0
   87d14:	60a2      	str	r2, [r4, #8]
   87d16:	60e3      	str	r3, [r4, #12]
   87d18:	f8cc 1004 	str.w	r1, [ip, #4]
   87d1c:	4630      	mov	r0, r6
   87d1e:	609c      	str	r4, [r3, #8]
   87d20:	60d4      	str	r4, [r2, #12]
   87d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   87d26:	f000 bdd9 	b.w	888dc <__malloc_unlock>
   87d2a:	4d29      	ldr	r5, [pc, #164]	; (87dd0 <_free_r+0x18c>)
   87d2c:	42a8      	cmp	r0, r5
   87d2e:	d1ae      	bne.n	87c8e <_free_r+0x4a>
   87d30:	f043 0201 	orr.w	r2, r3, #1
   87d34:	f8cc 4014 	str.w	r4, [ip, #20]
   87d38:	f8cc 4010 	str.w	r4, [ip, #16]
   87d3c:	60e0      	str	r0, [r4, #12]
   87d3e:	60a0      	str	r0, [r4, #8]
   87d40:	6062      	str	r2, [r4, #4]
   87d42:	50e3      	str	r3, [r4, r3]
   87d44:	e7c8      	b.n	87cd8 <_free_r+0x94>
   87d46:	441f      	add	r7, r3
   87d48:	07cb      	lsls	r3, r1, #31
   87d4a:	d407      	bmi.n	87d5c <_free_r+0x118>
   87d4c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   87d50:	1a64      	subs	r4, r4, r1
   87d52:	68e3      	ldr	r3, [r4, #12]
   87d54:	68a2      	ldr	r2, [r4, #8]
   87d56:	440f      	add	r7, r1
   87d58:	60d3      	str	r3, [r2, #12]
   87d5a:	609a      	str	r2, [r3, #8]
   87d5c:	4b1d      	ldr	r3, [pc, #116]	; (87dd4 <_free_r+0x190>)
   87d5e:	f047 0201 	orr.w	r2, r7, #1
   87d62:	681b      	ldr	r3, [r3, #0]
   87d64:	6062      	str	r2, [r4, #4]
   87d66:	429f      	cmp	r7, r3
   87d68:	f8cc 4008 	str.w	r4, [ip, #8]
   87d6c:	d3b4      	bcc.n	87cd8 <_free_r+0x94>
   87d6e:	4b1a      	ldr	r3, [pc, #104]	; (87dd8 <_free_r+0x194>)
   87d70:	4630      	mov	r0, r6
   87d72:	6819      	ldr	r1, [r3, #0]
   87d74:	f7ff ff18 	bl	87ba8 <_malloc_trim_r>
   87d78:	e7ae      	b.n	87cd8 <_free_r+0x94>
   87d7a:	2101      	movs	r1, #1
   87d7c:	e77f      	b.n	87c7e <_free_r+0x3a>
   87d7e:	2a14      	cmp	r2, #20
   87d80:	d80b      	bhi.n	87d9a <_free_r+0x156>
   87d82:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   87d86:	0041      	lsls	r1, r0, #1
   87d88:	e792      	b.n	87cb0 <_free_r+0x6c>
   87d8a:	1080      	asrs	r0, r0, #2
   87d8c:	2501      	movs	r5, #1
   87d8e:	4085      	lsls	r5, r0
   87d90:	6848      	ldr	r0, [r1, #4]
   87d92:	4613      	mov	r3, r2
   87d94:	4328      	orrs	r0, r5
   87d96:	6048      	str	r0, [r1, #4]
   87d98:	e79a      	b.n	87cd0 <_free_r+0x8c>
   87d9a:	2a54      	cmp	r2, #84	; 0x54
   87d9c:	d803      	bhi.n	87da6 <_free_r+0x162>
   87d9e:	0b18      	lsrs	r0, r3, #12
   87da0:	306e      	adds	r0, #110	; 0x6e
   87da2:	0041      	lsls	r1, r0, #1
   87da4:	e784      	b.n	87cb0 <_free_r+0x6c>
   87da6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   87daa:	d803      	bhi.n	87db4 <_free_r+0x170>
   87dac:	0bd8      	lsrs	r0, r3, #15
   87dae:	3077      	adds	r0, #119	; 0x77
   87db0:	0041      	lsls	r1, r0, #1
   87db2:	e77d      	b.n	87cb0 <_free_r+0x6c>
   87db4:	f240 5154 	movw	r1, #1364	; 0x554
   87db8:	428a      	cmp	r2, r1
   87dba:	d803      	bhi.n	87dc4 <_free_r+0x180>
   87dbc:	0c98      	lsrs	r0, r3, #18
   87dbe:	307c      	adds	r0, #124	; 0x7c
   87dc0:	0041      	lsls	r1, r0, #1
   87dc2:	e775      	b.n	87cb0 <_free_r+0x6c>
   87dc4:	21fc      	movs	r1, #252	; 0xfc
   87dc6:	207e      	movs	r0, #126	; 0x7e
   87dc8:	e772      	b.n	87cb0 <_free_r+0x6c>
   87dca:	bf00      	nop
   87dcc:	200706c8 	.word	0x200706c8
   87dd0:	200706d0 	.word	0x200706d0
   87dd4:	20070ad0 	.word	0x20070ad0
   87dd8:	2007ada0 	.word	0x2007ada0

00087ddc <__sfvwrite_r>:
   87ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87de0:	6893      	ldr	r3, [r2, #8]
   87de2:	b083      	sub	sp, #12
   87de4:	4616      	mov	r6, r2
   87de6:	4681      	mov	r9, r0
   87de8:	460c      	mov	r4, r1
   87dea:	b32b      	cbz	r3, 87e38 <__sfvwrite_r+0x5c>
   87dec:	898b      	ldrh	r3, [r1, #12]
   87dee:	0719      	lsls	r1, r3, #28
   87df0:	d526      	bpl.n	87e40 <__sfvwrite_r+0x64>
   87df2:	6922      	ldr	r2, [r4, #16]
   87df4:	b322      	cbz	r2, 87e40 <__sfvwrite_r+0x64>
   87df6:	f003 0202 	and.w	r2, r3, #2
   87dfa:	b292      	uxth	r2, r2
   87dfc:	6835      	ldr	r5, [r6, #0]
   87dfe:	2a00      	cmp	r2, #0
   87e00:	d02c      	beq.n	87e5c <__sfvwrite_r+0x80>
   87e02:	f04f 0a00 	mov.w	sl, #0
   87e06:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 880f0 <__sfvwrite_r+0x314>
   87e0a:	46d0      	mov	r8, sl
   87e0c:	45d8      	cmp	r8, fp
   87e0e:	bf34      	ite	cc
   87e10:	4643      	movcc	r3, r8
   87e12:	465b      	movcs	r3, fp
   87e14:	4652      	mov	r2, sl
   87e16:	4648      	mov	r0, r9
   87e18:	f1b8 0f00 	cmp.w	r8, #0
   87e1c:	d04f      	beq.n	87ebe <__sfvwrite_r+0xe2>
   87e1e:	69e1      	ldr	r1, [r4, #28]
   87e20:	6a67      	ldr	r7, [r4, #36]	; 0x24
   87e22:	47b8      	blx	r7
   87e24:	2800      	cmp	r0, #0
   87e26:	dd56      	ble.n	87ed6 <__sfvwrite_r+0xfa>
   87e28:	68b3      	ldr	r3, [r6, #8]
   87e2a:	4482      	add	sl, r0
   87e2c:	1a1b      	subs	r3, r3, r0
   87e2e:	ebc0 0808 	rsb	r8, r0, r8
   87e32:	60b3      	str	r3, [r6, #8]
   87e34:	2b00      	cmp	r3, #0
   87e36:	d1e9      	bne.n	87e0c <__sfvwrite_r+0x30>
   87e38:	2000      	movs	r0, #0
   87e3a:	b003      	add	sp, #12
   87e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87e40:	4648      	mov	r0, r9
   87e42:	4621      	mov	r1, r4
   87e44:	f7ff fc88 	bl	87758 <__swsetup_r>
   87e48:	2800      	cmp	r0, #0
   87e4a:	f040 8148 	bne.w	880de <__sfvwrite_r+0x302>
   87e4e:	89a3      	ldrh	r3, [r4, #12]
   87e50:	6835      	ldr	r5, [r6, #0]
   87e52:	f003 0202 	and.w	r2, r3, #2
   87e56:	b292      	uxth	r2, r2
   87e58:	2a00      	cmp	r2, #0
   87e5a:	d1d2      	bne.n	87e02 <__sfvwrite_r+0x26>
   87e5c:	f013 0a01 	ands.w	sl, r3, #1
   87e60:	d142      	bne.n	87ee8 <__sfvwrite_r+0x10c>
   87e62:	46d0      	mov	r8, sl
   87e64:	f1b8 0f00 	cmp.w	r8, #0
   87e68:	d023      	beq.n	87eb2 <__sfvwrite_r+0xd6>
   87e6a:	059a      	lsls	r2, r3, #22
   87e6c:	68a7      	ldr	r7, [r4, #8]
   87e6e:	d576      	bpl.n	87f5e <__sfvwrite_r+0x182>
   87e70:	45b8      	cmp	r8, r7
   87e72:	f0c0 80a4 	bcc.w	87fbe <__sfvwrite_r+0x1e2>
   87e76:	f413 6f90 	tst.w	r3, #1152	; 0x480
   87e7a:	f040 80b2 	bne.w	87fe2 <__sfvwrite_r+0x206>
   87e7e:	6820      	ldr	r0, [r4, #0]
   87e80:	46bb      	mov	fp, r7
   87e82:	4651      	mov	r1, sl
   87e84:	465a      	mov	r2, fp
   87e86:	f000 fcc1 	bl	8880c <memmove>
   87e8a:	68a2      	ldr	r2, [r4, #8]
   87e8c:	6821      	ldr	r1, [r4, #0]
   87e8e:	1bd2      	subs	r2, r2, r7
   87e90:	eb01 030b 	add.w	r3, r1, fp
   87e94:	60a2      	str	r2, [r4, #8]
   87e96:	6023      	str	r3, [r4, #0]
   87e98:	4642      	mov	r2, r8
   87e9a:	68b3      	ldr	r3, [r6, #8]
   87e9c:	4492      	add	sl, r2
   87e9e:	1a9b      	subs	r3, r3, r2
   87ea0:	ebc2 0808 	rsb	r8, r2, r8
   87ea4:	60b3      	str	r3, [r6, #8]
   87ea6:	2b00      	cmp	r3, #0
   87ea8:	d0c6      	beq.n	87e38 <__sfvwrite_r+0x5c>
   87eaa:	89a3      	ldrh	r3, [r4, #12]
   87eac:	f1b8 0f00 	cmp.w	r8, #0
   87eb0:	d1db      	bne.n	87e6a <__sfvwrite_r+0x8e>
   87eb2:	f8d5 a000 	ldr.w	sl, [r5]
   87eb6:	f8d5 8004 	ldr.w	r8, [r5, #4]
   87eba:	3508      	adds	r5, #8
   87ebc:	e7d2      	b.n	87e64 <__sfvwrite_r+0x88>
   87ebe:	f8d5 a000 	ldr.w	sl, [r5]
   87ec2:	f8d5 8004 	ldr.w	r8, [r5, #4]
   87ec6:	3508      	adds	r5, #8
   87ec8:	e7a0      	b.n	87e0c <__sfvwrite_r+0x30>
   87eca:	4648      	mov	r0, r9
   87ecc:	4621      	mov	r1, r4
   87ece:	f7ff fd59 	bl	87984 <_fflush_r>
   87ed2:	2800      	cmp	r0, #0
   87ed4:	d059      	beq.n	87f8a <__sfvwrite_r+0x1ae>
   87ed6:	89a3      	ldrh	r3, [r4, #12]
   87ed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87edc:	f04f 30ff 	mov.w	r0, #4294967295
   87ee0:	81a3      	strh	r3, [r4, #12]
   87ee2:	b003      	add	sp, #12
   87ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87ee8:	4692      	mov	sl, r2
   87eea:	9201      	str	r2, [sp, #4]
   87eec:	4693      	mov	fp, r2
   87eee:	4690      	mov	r8, r2
   87ef0:	f1b8 0f00 	cmp.w	r8, #0
   87ef4:	d02b      	beq.n	87f4e <__sfvwrite_r+0x172>
   87ef6:	9f01      	ldr	r7, [sp, #4]
   87ef8:	2f00      	cmp	r7, #0
   87efa:	d064      	beq.n	87fc6 <__sfvwrite_r+0x1ea>
   87efc:	6820      	ldr	r0, [r4, #0]
   87efe:	6921      	ldr	r1, [r4, #16]
   87f00:	45c2      	cmp	sl, r8
   87f02:	bf34      	ite	cc
   87f04:	4653      	movcc	r3, sl
   87f06:	4643      	movcs	r3, r8
   87f08:	4288      	cmp	r0, r1
   87f0a:	461f      	mov	r7, r3
   87f0c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   87f10:	6962      	ldr	r2, [r4, #20]
   87f12:	d903      	bls.n	87f1c <__sfvwrite_r+0x140>
   87f14:	4494      	add	ip, r2
   87f16:	4563      	cmp	r3, ip
   87f18:	f300 80ae 	bgt.w	88078 <__sfvwrite_r+0x29c>
   87f1c:	4293      	cmp	r3, r2
   87f1e:	db36      	blt.n	87f8e <__sfvwrite_r+0x1b2>
   87f20:	4613      	mov	r3, r2
   87f22:	6a67      	ldr	r7, [r4, #36]	; 0x24
   87f24:	4648      	mov	r0, r9
   87f26:	69e1      	ldr	r1, [r4, #28]
   87f28:	465a      	mov	r2, fp
   87f2a:	47b8      	blx	r7
   87f2c:	1e07      	subs	r7, r0, #0
   87f2e:	ddd2      	ble.n	87ed6 <__sfvwrite_r+0xfa>
   87f30:	ebba 0a07 	subs.w	sl, sl, r7
   87f34:	d03a      	beq.n	87fac <__sfvwrite_r+0x1d0>
   87f36:	68b3      	ldr	r3, [r6, #8]
   87f38:	44bb      	add	fp, r7
   87f3a:	1bdb      	subs	r3, r3, r7
   87f3c:	ebc7 0808 	rsb	r8, r7, r8
   87f40:	60b3      	str	r3, [r6, #8]
   87f42:	2b00      	cmp	r3, #0
   87f44:	f43f af78 	beq.w	87e38 <__sfvwrite_r+0x5c>
   87f48:	f1b8 0f00 	cmp.w	r8, #0
   87f4c:	d1d3      	bne.n	87ef6 <__sfvwrite_r+0x11a>
   87f4e:	2700      	movs	r7, #0
   87f50:	f8d5 b000 	ldr.w	fp, [r5]
   87f54:	f8d5 8004 	ldr.w	r8, [r5, #4]
   87f58:	9701      	str	r7, [sp, #4]
   87f5a:	3508      	adds	r5, #8
   87f5c:	e7c8      	b.n	87ef0 <__sfvwrite_r+0x114>
   87f5e:	6820      	ldr	r0, [r4, #0]
   87f60:	6923      	ldr	r3, [r4, #16]
   87f62:	4298      	cmp	r0, r3
   87f64:	d802      	bhi.n	87f6c <__sfvwrite_r+0x190>
   87f66:	6963      	ldr	r3, [r4, #20]
   87f68:	4598      	cmp	r8, r3
   87f6a:	d272      	bcs.n	88052 <__sfvwrite_r+0x276>
   87f6c:	45b8      	cmp	r8, r7
   87f6e:	bf38      	it	cc
   87f70:	4647      	movcc	r7, r8
   87f72:	463a      	mov	r2, r7
   87f74:	4651      	mov	r1, sl
   87f76:	f000 fc49 	bl	8880c <memmove>
   87f7a:	68a3      	ldr	r3, [r4, #8]
   87f7c:	6822      	ldr	r2, [r4, #0]
   87f7e:	1bdb      	subs	r3, r3, r7
   87f80:	443a      	add	r2, r7
   87f82:	60a3      	str	r3, [r4, #8]
   87f84:	6022      	str	r2, [r4, #0]
   87f86:	2b00      	cmp	r3, #0
   87f88:	d09f      	beq.n	87eca <__sfvwrite_r+0xee>
   87f8a:	463a      	mov	r2, r7
   87f8c:	e785      	b.n	87e9a <__sfvwrite_r+0xbe>
   87f8e:	461a      	mov	r2, r3
   87f90:	4659      	mov	r1, fp
   87f92:	9300      	str	r3, [sp, #0]
   87f94:	f000 fc3a 	bl	8880c <memmove>
   87f98:	9b00      	ldr	r3, [sp, #0]
   87f9a:	68a1      	ldr	r1, [r4, #8]
   87f9c:	6822      	ldr	r2, [r4, #0]
   87f9e:	1ac9      	subs	r1, r1, r3
   87fa0:	ebba 0a07 	subs.w	sl, sl, r7
   87fa4:	4413      	add	r3, r2
   87fa6:	60a1      	str	r1, [r4, #8]
   87fa8:	6023      	str	r3, [r4, #0]
   87faa:	d1c4      	bne.n	87f36 <__sfvwrite_r+0x15a>
   87fac:	4648      	mov	r0, r9
   87fae:	4621      	mov	r1, r4
   87fb0:	f7ff fce8 	bl	87984 <_fflush_r>
   87fb4:	2800      	cmp	r0, #0
   87fb6:	d18e      	bne.n	87ed6 <__sfvwrite_r+0xfa>
   87fb8:	f8cd a004 	str.w	sl, [sp, #4]
   87fbc:	e7bb      	b.n	87f36 <__sfvwrite_r+0x15a>
   87fbe:	6820      	ldr	r0, [r4, #0]
   87fc0:	4647      	mov	r7, r8
   87fc2:	46c3      	mov	fp, r8
   87fc4:	e75d      	b.n	87e82 <__sfvwrite_r+0xa6>
   87fc6:	4658      	mov	r0, fp
   87fc8:	210a      	movs	r1, #10
   87fca:	4642      	mov	r2, r8
   87fcc:	f000 fbd4 	bl	88778 <memchr>
   87fd0:	2800      	cmp	r0, #0
   87fd2:	d07f      	beq.n	880d4 <__sfvwrite_r+0x2f8>
   87fd4:	f100 0a01 	add.w	sl, r0, #1
   87fd8:	2701      	movs	r7, #1
   87fda:	ebcb 0a0a 	rsb	sl, fp, sl
   87fde:	9701      	str	r7, [sp, #4]
   87fe0:	e78c      	b.n	87efc <__sfvwrite_r+0x120>
   87fe2:	6822      	ldr	r2, [r4, #0]
   87fe4:	6921      	ldr	r1, [r4, #16]
   87fe6:	6967      	ldr	r7, [r4, #20]
   87fe8:	ebc1 0c02 	rsb	ip, r1, r2
   87fec:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   87ff0:	f10c 0201 	add.w	r2, ip, #1
   87ff4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   87ff8:	4442      	add	r2, r8
   87ffa:	107f      	asrs	r7, r7, #1
   87ffc:	4297      	cmp	r7, r2
   87ffe:	bf34      	ite	cc
   88000:	4617      	movcc	r7, r2
   88002:	463a      	movcs	r2, r7
   88004:	055b      	lsls	r3, r3, #21
   88006:	d54f      	bpl.n	880a8 <__sfvwrite_r+0x2cc>
   88008:	4611      	mov	r1, r2
   8800a:	4648      	mov	r0, r9
   8800c:	f8cd c000 	str.w	ip, [sp]
   88010:	f000 f916 	bl	88240 <_malloc_r>
   88014:	f8dd c000 	ldr.w	ip, [sp]
   88018:	4683      	mov	fp, r0
   8801a:	2800      	cmp	r0, #0
   8801c:	d062      	beq.n	880e4 <__sfvwrite_r+0x308>
   8801e:	4662      	mov	r2, ip
   88020:	6921      	ldr	r1, [r4, #16]
   88022:	f8cd c000 	str.w	ip, [sp]
   88026:	f7fe fb11 	bl	8664c <memcpy>
   8802a:	89a2      	ldrh	r2, [r4, #12]
   8802c:	f8dd c000 	ldr.w	ip, [sp]
   88030:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   88034:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   88038:	81a2      	strh	r2, [r4, #12]
   8803a:	eb0b 000c 	add.w	r0, fp, ip
   8803e:	ebcc 0207 	rsb	r2, ip, r7
   88042:	f8c4 b010 	str.w	fp, [r4, #16]
   88046:	6167      	str	r7, [r4, #20]
   88048:	6020      	str	r0, [r4, #0]
   8804a:	60a2      	str	r2, [r4, #8]
   8804c:	4647      	mov	r7, r8
   8804e:	46c3      	mov	fp, r8
   88050:	e717      	b.n	87e82 <__sfvwrite_r+0xa6>
   88052:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   88056:	4590      	cmp	r8, r2
   88058:	bf38      	it	cc
   8805a:	4642      	movcc	r2, r8
   8805c:	fb92 f2f3 	sdiv	r2, r2, r3
   88060:	fb02 f303 	mul.w	r3, r2, r3
   88064:	6a67      	ldr	r7, [r4, #36]	; 0x24
   88066:	4648      	mov	r0, r9
   88068:	69e1      	ldr	r1, [r4, #28]
   8806a:	4652      	mov	r2, sl
   8806c:	47b8      	blx	r7
   8806e:	2800      	cmp	r0, #0
   88070:	f77f af31 	ble.w	87ed6 <__sfvwrite_r+0xfa>
   88074:	4602      	mov	r2, r0
   88076:	e710      	b.n	87e9a <__sfvwrite_r+0xbe>
   88078:	4662      	mov	r2, ip
   8807a:	4659      	mov	r1, fp
   8807c:	f8cd c000 	str.w	ip, [sp]
   88080:	f000 fbc4 	bl	8880c <memmove>
   88084:	f8dd c000 	ldr.w	ip, [sp]
   88088:	6823      	ldr	r3, [r4, #0]
   8808a:	4648      	mov	r0, r9
   8808c:	4463      	add	r3, ip
   8808e:	6023      	str	r3, [r4, #0]
   88090:	4621      	mov	r1, r4
   88092:	f8cd c000 	str.w	ip, [sp]
   88096:	f7ff fc75 	bl	87984 <_fflush_r>
   8809a:	f8dd c000 	ldr.w	ip, [sp]
   8809e:	2800      	cmp	r0, #0
   880a0:	f47f af19 	bne.w	87ed6 <__sfvwrite_r+0xfa>
   880a4:	4667      	mov	r7, ip
   880a6:	e743      	b.n	87f30 <__sfvwrite_r+0x154>
   880a8:	4648      	mov	r0, r9
   880aa:	f8cd c000 	str.w	ip, [sp]
   880ae:	f000 fc17 	bl	888e0 <_realloc_r>
   880b2:	f8dd c000 	ldr.w	ip, [sp]
   880b6:	4683      	mov	fp, r0
   880b8:	2800      	cmp	r0, #0
   880ba:	d1be      	bne.n	8803a <__sfvwrite_r+0x25e>
   880bc:	4648      	mov	r0, r9
   880be:	6921      	ldr	r1, [r4, #16]
   880c0:	f7ff fdc0 	bl	87c44 <_free_r>
   880c4:	89a3      	ldrh	r3, [r4, #12]
   880c6:	220c      	movs	r2, #12
   880c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   880cc:	b29b      	uxth	r3, r3
   880ce:	f8c9 2000 	str.w	r2, [r9]
   880d2:	e701      	b.n	87ed8 <__sfvwrite_r+0xfc>
   880d4:	2701      	movs	r7, #1
   880d6:	f108 0a01 	add.w	sl, r8, #1
   880da:	9701      	str	r7, [sp, #4]
   880dc:	e70e      	b.n	87efc <__sfvwrite_r+0x120>
   880de:	f04f 30ff 	mov.w	r0, #4294967295
   880e2:	e6aa      	b.n	87e3a <__sfvwrite_r+0x5e>
   880e4:	230c      	movs	r3, #12
   880e6:	f8c9 3000 	str.w	r3, [r9]
   880ea:	89a3      	ldrh	r3, [r4, #12]
   880ec:	e6f4      	b.n	87ed8 <__sfvwrite_r+0xfc>
   880ee:	bf00      	nop
   880f0:	7ffffc00 	.word	0x7ffffc00

000880f4 <_fwalk>:
   880f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   880f8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   880fc:	4688      	mov	r8, r1
   880fe:	d019      	beq.n	88134 <_fwalk+0x40>
   88100:	2600      	movs	r6, #0
   88102:	687d      	ldr	r5, [r7, #4]
   88104:	68bc      	ldr	r4, [r7, #8]
   88106:	3d01      	subs	r5, #1
   88108:	d40e      	bmi.n	88128 <_fwalk+0x34>
   8810a:	89a3      	ldrh	r3, [r4, #12]
   8810c:	3d01      	subs	r5, #1
   8810e:	2b01      	cmp	r3, #1
   88110:	d906      	bls.n	88120 <_fwalk+0x2c>
   88112:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   88116:	4620      	mov	r0, r4
   88118:	3301      	adds	r3, #1
   8811a:	d001      	beq.n	88120 <_fwalk+0x2c>
   8811c:	47c0      	blx	r8
   8811e:	4306      	orrs	r6, r0
   88120:	1c6b      	adds	r3, r5, #1
   88122:	f104 0468 	add.w	r4, r4, #104	; 0x68
   88126:	d1f0      	bne.n	8810a <_fwalk+0x16>
   88128:	683f      	ldr	r7, [r7, #0]
   8812a:	2f00      	cmp	r7, #0
   8812c:	d1e9      	bne.n	88102 <_fwalk+0xe>
   8812e:	4630      	mov	r0, r6
   88130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88134:	463e      	mov	r6, r7
   88136:	4630      	mov	r0, r6
   88138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008813c <__locale_charset>:
   8813c:	4800      	ldr	r0, [pc, #0]	; (88140 <__locale_charset+0x4>)
   8813e:	4770      	bx	lr
   88140:	200706a4 	.word	0x200706a4

00088144 <__locale_mb_cur_max>:
   88144:	4b01      	ldr	r3, [pc, #4]	; (8814c <__locale_mb_cur_max+0x8>)
   88146:	6818      	ldr	r0, [r3, #0]
   88148:	4770      	bx	lr
   8814a:	bf00      	nop
   8814c:	200706c4 	.word	0x200706c4

00088150 <__smakebuf_r>:
   88150:	b5f0      	push	{r4, r5, r6, r7, lr}
   88152:	898b      	ldrh	r3, [r1, #12]
   88154:	b091      	sub	sp, #68	; 0x44
   88156:	b29a      	uxth	r2, r3
   88158:	0796      	lsls	r6, r2, #30
   8815a:	460c      	mov	r4, r1
   8815c:	4605      	mov	r5, r0
   8815e:	d437      	bmi.n	881d0 <__smakebuf_r+0x80>
   88160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   88164:	2900      	cmp	r1, #0
   88166:	db17      	blt.n	88198 <__smakebuf_r+0x48>
   88168:	aa01      	add	r2, sp, #4
   8816a:	f000 ff39 	bl	88fe0 <_fstat_r>
   8816e:	2800      	cmp	r0, #0
   88170:	db10      	blt.n	88194 <__smakebuf_r+0x44>
   88172:	9b02      	ldr	r3, [sp, #8]
   88174:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   88178:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   8817c:	424f      	negs	r7, r1
   8817e:	414f      	adcs	r7, r1
   88180:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   88184:	d02c      	beq.n	881e0 <__smakebuf_r+0x90>
   88186:	89a3      	ldrh	r3, [r4, #12]
   88188:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8818c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   88190:	81a3      	strh	r3, [r4, #12]
   88192:	e00b      	b.n	881ac <__smakebuf_r+0x5c>
   88194:	89a3      	ldrh	r3, [r4, #12]
   88196:	b29a      	uxth	r2, r3
   88198:	f012 0f80 	tst.w	r2, #128	; 0x80
   8819c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   881a0:	81a3      	strh	r3, [r4, #12]
   881a2:	bf14      	ite	ne
   881a4:	2640      	movne	r6, #64	; 0x40
   881a6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   881aa:	2700      	movs	r7, #0
   881ac:	4628      	mov	r0, r5
   881ae:	4631      	mov	r1, r6
   881b0:	f000 f846 	bl	88240 <_malloc_r>
   881b4:	89a3      	ldrh	r3, [r4, #12]
   881b6:	2800      	cmp	r0, #0
   881b8:	d029      	beq.n	8820e <__smakebuf_r+0xbe>
   881ba:	4a1b      	ldr	r2, [pc, #108]	; (88228 <__smakebuf_r+0xd8>)
   881bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   881c0:	63ea      	str	r2, [r5, #60]	; 0x3c
   881c2:	81a3      	strh	r3, [r4, #12]
   881c4:	6020      	str	r0, [r4, #0]
   881c6:	6120      	str	r0, [r4, #16]
   881c8:	6166      	str	r6, [r4, #20]
   881ca:	b9a7      	cbnz	r7, 881f6 <__smakebuf_r+0xa6>
   881cc:	b011      	add	sp, #68	; 0x44
   881ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   881d0:	f101 0343 	add.w	r3, r1, #67	; 0x43
   881d4:	2201      	movs	r2, #1
   881d6:	600b      	str	r3, [r1, #0]
   881d8:	610b      	str	r3, [r1, #16]
   881da:	614a      	str	r2, [r1, #20]
   881dc:	b011      	add	sp, #68	; 0x44
   881de:	bdf0      	pop	{r4, r5, r6, r7, pc}
   881e0:	4a12      	ldr	r2, [pc, #72]	; (8822c <__smakebuf_r+0xdc>)
   881e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   881e4:	4293      	cmp	r3, r2
   881e6:	d1ce      	bne.n	88186 <__smakebuf_r+0x36>
   881e8:	89a3      	ldrh	r3, [r4, #12]
   881ea:	f44f 6680 	mov.w	r6, #1024	; 0x400
   881ee:	4333      	orrs	r3, r6
   881f0:	81a3      	strh	r3, [r4, #12]
   881f2:	64e6      	str	r6, [r4, #76]	; 0x4c
   881f4:	e7da      	b.n	881ac <__smakebuf_r+0x5c>
   881f6:	4628      	mov	r0, r5
   881f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   881fc:	f000 ff04 	bl	89008 <_isatty_r>
   88200:	2800      	cmp	r0, #0
   88202:	d0e3      	beq.n	881cc <__smakebuf_r+0x7c>
   88204:	89a3      	ldrh	r3, [r4, #12]
   88206:	f043 0301 	orr.w	r3, r3, #1
   8820a:	81a3      	strh	r3, [r4, #12]
   8820c:	e7de      	b.n	881cc <__smakebuf_r+0x7c>
   8820e:	059a      	lsls	r2, r3, #22
   88210:	d4dc      	bmi.n	881cc <__smakebuf_r+0x7c>
   88212:	f104 0243 	add.w	r2, r4, #67	; 0x43
   88216:	f043 0302 	orr.w	r3, r3, #2
   8821a:	2101      	movs	r1, #1
   8821c:	81a3      	strh	r3, [r4, #12]
   8821e:	6022      	str	r2, [r4, #0]
   88220:	6122      	str	r2, [r4, #16]
   88222:	6161      	str	r1, [r4, #20]
   88224:	e7d2      	b.n	881cc <__smakebuf_r+0x7c>
   88226:	bf00      	nop
   88228:	000879b1 	.word	0x000879b1
   8822c:	00088d21 	.word	0x00088d21

00088230 <malloc>:
   88230:	4b02      	ldr	r3, [pc, #8]	; (8823c <malloc+0xc>)
   88232:	4601      	mov	r1, r0
   88234:	6818      	ldr	r0, [r3, #0]
   88236:	f000 b803 	b.w	88240 <_malloc_r>
   8823a:	bf00      	nop
   8823c:	200706a0 	.word	0x200706a0

00088240 <_malloc_r>:
   88240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88244:	f101 050b 	add.w	r5, r1, #11
   88248:	2d16      	cmp	r5, #22
   8824a:	b083      	sub	sp, #12
   8824c:	4606      	mov	r6, r0
   8824e:	d927      	bls.n	882a0 <_malloc_r+0x60>
   88250:	f035 0507 	bics.w	r5, r5, #7
   88254:	d427      	bmi.n	882a6 <_malloc_r+0x66>
   88256:	42a9      	cmp	r1, r5
   88258:	d825      	bhi.n	882a6 <_malloc_r+0x66>
   8825a:	4630      	mov	r0, r6
   8825c:	f000 fb3c 	bl	888d8 <__malloc_lock>
   88260:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   88264:	d226      	bcs.n	882b4 <_malloc_r+0x74>
   88266:	4fc1      	ldr	r7, [pc, #772]	; (8856c <_malloc_r+0x32c>)
   88268:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   8826c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   88270:	68dc      	ldr	r4, [r3, #12]
   88272:	429c      	cmp	r4, r3
   88274:	f000 81d2 	beq.w	8861c <_malloc_r+0x3dc>
   88278:	6863      	ldr	r3, [r4, #4]
   8827a:	68e2      	ldr	r2, [r4, #12]
   8827c:	f023 0303 	bic.w	r3, r3, #3
   88280:	4423      	add	r3, r4
   88282:	6858      	ldr	r0, [r3, #4]
   88284:	68a1      	ldr	r1, [r4, #8]
   88286:	f040 0501 	orr.w	r5, r0, #1
   8828a:	60ca      	str	r2, [r1, #12]
   8828c:	4630      	mov	r0, r6
   8828e:	6091      	str	r1, [r2, #8]
   88290:	605d      	str	r5, [r3, #4]
   88292:	f000 fb23 	bl	888dc <__malloc_unlock>
   88296:	3408      	adds	r4, #8
   88298:	4620      	mov	r0, r4
   8829a:	b003      	add	sp, #12
   8829c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   882a0:	2510      	movs	r5, #16
   882a2:	42a9      	cmp	r1, r5
   882a4:	d9d9      	bls.n	8825a <_malloc_r+0x1a>
   882a6:	2400      	movs	r4, #0
   882a8:	230c      	movs	r3, #12
   882aa:	4620      	mov	r0, r4
   882ac:	6033      	str	r3, [r6, #0]
   882ae:	b003      	add	sp, #12
   882b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   882b4:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   882b8:	f000 8089 	beq.w	883ce <_malloc_r+0x18e>
   882bc:	f1bc 0f04 	cmp.w	ip, #4
   882c0:	f200 8160 	bhi.w	88584 <_malloc_r+0x344>
   882c4:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   882c8:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   882cc:	ea4f 014c 	mov.w	r1, ip, lsl #1
   882d0:	4fa6      	ldr	r7, [pc, #664]	; (8856c <_malloc_r+0x32c>)
   882d2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   882d6:	68cc      	ldr	r4, [r1, #12]
   882d8:	42a1      	cmp	r1, r4
   882da:	d105      	bne.n	882e8 <_malloc_r+0xa8>
   882dc:	e00c      	b.n	882f8 <_malloc_r+0xb8>
   882de:	2b00      	cmp	r3, #0
   882e0:	da79      	bge.n	883d6 <_malloc_r+0x196>
   882e2:	68e4      	ldr	r4, [r4, #12]
   882e4:	42a1      	cmp	r1, r4
   882e6:	d007      	beq.n	882f8 <_malloc_r+0xb8>
   882e8:	6862      	ldr	r2, [r4, #4]
   882ea:	f022 0203 	bic.w	r2, r2, #3
   882ee:	1b53      	subs	r3, r2, r5
   882f0:	2b0f      	cmp	r3, #15
   882f2:	ddf4      	ble.n	882de <_malloc_r+0x9e>
   882f4:	f10c 3cff 	add.w	ip, ip, #4294967295
   882f8:	f10c 0c01 	add.w	ip, ip, #1
   882fc:	4b9b      	ldr	r3, [pc, #620]	; (8856c <_malloc_r+0x32c>)
   882fe:	693c      	ldr	r4, [r7, #16]
   88300:	f103 0e08 	add.w	lr, r3, #8
   88304:	4574      	cmp	r4, lr
   88306:	f000 817e 	beq.w	88606 <_malloc_r+0x3c6>
   8830a:	6861      	ldr	r1, [r4, #4]
   8830c:	f021 0103 	bic.w	r1, r1, #3
   88310:	1b4a      	subs	r2, r1, r5
   88312:	2a0f      	cmp	r2, #15
   88314:	f300 8164 	bgt.w	885e0 <_malloc_r+0x3a0>
   88318:	2a00      	cmp	r2, #0
   8831a:	f8c3 e014 	str.w	lr, [r3, #20]
   8831e:	f8c3 e010 	str.w	lr, [r3, #16]
   88322:	da69      	bge.n	883f8 <_malloc_r+0x1b8>
   88324:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   88328:	f080 813a 	bcs.w	885a0 <_malloc_r+0x360>
   8832c:	08c9      	lsrs	r1, r1, #3
   8832e:	108a      	asrs	r2, r1, #2
   88330:	f04f 0801 	mov.w	r8, #1
   88334:	fa08 f802 	lsl.w	r8, r8, r2
   88338:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   8833c:	685a      	ldr	r2, [r3, #4]
   8833e:	6888      	ldr	r0, [r1, #8]
   88340:	ea48 0202 	orr.w	r2, r8, r2
   88344:	60a0      	str	r0, [r4, #8]
   88346:	60e1      	str	r1, [r4, #12]
   88348:	605a      	str	r2, [r3, #4]
   8834a:	608c      	str	r4, [r1, #8]
   8834c:	60c4      	str	r4, [r0, #12]
   8834e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   88352:	2001      	movs	r0, #1
   88354:	4098      	lsls	r0, r3
   88356:	4290      	cmp	r0, r2
   88358:	d85b      	bhi.n	88412 <_malloc_r+0x1d2>
   8835a:	4202      	tst	r2, r0
   8835c:	d106      	bne.n	8836c <_malloc_r+0x12c>
   8835e:	f02c 0c03 	bic.w	ip, ip, #3
   88362:	0040      	lsls	r0, r0, #1
   88364:	4202      	tst	r2, r0
   88366:	f10c 0c04 	add.w	ip, ip, #4
   8836a:	d0fa      	beq.n	88362 <_malloc_r+0x122>
   8836c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   88370:	4644      	mov	r4, r8
   88372:	46e1      	mov	r9, ip
   88374:	68e3      	ldr	r3, [r4, #12]
   88376:	429c      	cmp	r4, r3
   88378:	d107      	bne.n	8838a <_malloc_r+0x14a>
   8837a:	e146      	b.n	8860a <_malloc_r+0x3ca>
   8837c:	2a00      	cmp	r2, #0
   8837e:	f280 8157 	bge.w	88630 <_malloc_r+0x3f0>
   88382:	68db      	ldr	r3, [r3, #12]
   88384:	429c      	cmp	r4, r3
   88386:	f000 8140 	beq.w	8860a <_malloc_r+0x3ca>
   8838a:	6859      	ldr	r1, [r3, #4]
   8838c:	f021 0103 	bic.w	r1, r1, #3
   88390:	1b4a      	subs	r2, r1, r5
   88392:	2a0f      	cmp	r2, #15
   88394:	ddf2      	ble.n	8837c <_malloc_r+0x13c>
   88396:	461c      	mov	r4, r3
   88398:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8839c:	68d9      	ldr	r1, [r3, #12]
   8839e:	f045 0901 	orr.w	r9, r5, #1
   883a2:	f042 0801 	orr.w	r8, r2, #1
   883a6:	441d      	add	r5, r3
   883a8:	f8c3 9004 	str.w	r9, [r3, #4]
   883ac:	4630      	mov	r0, r6
   883ae:	f8cc 100c 	str.w	r1, [ip, #12]
   883b2:	f8c1 c008 	str.w	ip, [r1, #8]
   883b6:	617d      	str	r5, [r7, #20]
   883b8:	613d      	str	r5, [r7, #16]
   883ba:	f8c5 e00c 	str.w	lr, [r5, #12]
   883be:	f8c5 e008 	str.w	lr, [r5, #8]
   883c2:	f8c5 8004 	str.w	r8, [r5, #4]
   883c6:	50aa      	str	r2, [r5, r2]
   883c8:	f000 fa88 	bl	888dc <__malloc_unlock>
   883cc:	e764      	b.n	88298 <_malloc_r+0x58>
   883ce:	217e      	movs	r1, #126	; 0x7e
   883d0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   883d4:	e77c      	b.n	882d0 <_malloc_r+0x90>
   883d6:	4422      	add	r2, r4
   883d8:	6850      	ldr	r0, [r2, #4]
   883da:	68e3      	ldr	r3, [r4, #12]
   883dc:	68a1      	ldr	r1, [r4, #8]
   883de:	f040 0501 	orr.w	r5, r0, #1
   883e2:	60cb      	str	r3, [r1, #12]
   883e4:	4630      	mov	r0, r6
   883e6:	6099      	str	r1, [r3, #8]
   883e8:	6055      	str	r5, [r2, #4]
   883ea:	f000 fa77 	bl	888dc <__malloc_unlock>
   883ee:	3408      	adds	r4, #8
   883f0:	4620      	mov	r0, r4
   883f2:	b003      	add	sp, #12
   883f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   883f8:	4421      	add	r1, r4
   883fa:	684b      	ldr	r3, [r1, #4]
   883fc:	4630      	mov	r0, r6
   883fe:	f043 0301 	orr.w	r3, r3, #1
   88402:	604b      	str	r3, [r1, #4]
   88404:	f000 fa6a 	bl	888dc <__malloc_unlock>
   88408:	3408      	adds	r4, #8
   8840a:	4620      	mov	r0, r4
   8840c:	b003      	add	sp, #12
   8840e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88412:	68bc      	ldr	r4, [r7, #8]
   88414:	6863      	ldr	r3, [r4, #4]
   88416:	f023 0903 	bic.w	r9, r3, #3
   8841a:	45a9      	cmp	r9, r5
   8841c:	d304      	bcc.n	88428 <_malloc_r+0x1e8>
   8841e:	ebc5 0309 	rsb	r3, r5, r9
   88422:	2b0f      	cmp	r3, #15
   88424:	f300 8091 	bgt.w	8854a <_malloc_r+0x30a>
   88428:	4b51      	ldr	r3, [pc, #324]	; (88570 <_malloc_r+0x330>)
   8842a:	4a52      	ldr	r2, [pc, #328]	; (88574 <_malloc_r+0x334>)
   8842c:	6819      	ldr	r1, [r3, #0]
   8842e:	6813      	ldr	r3, [r2, #0]
   88430:	eb05 0a01 	add.w	sl, r5, r1
   88434:	3301      	adds	r3, #1
   88436:	eb04 0b09 	add.w	fp, r4, r9
   8843a:	f000 8161 	beq.w	88700 <_malloc_r+0x4c0>
   8843e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   88442:	f10a 0a0f 	add.w	sl, sl, #15
   88446:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8844a:	f02a 0a0f 	bic.w	sl, sl, #15
   8844e:	4630      	mov	r0, r6
   88450:	4651      	mov	r1, sl
   88452:	9201      	str	r2, [sp, #4]
   88454:	f000 fc24 	bl	88ca0 <_sbrk_r>
   88458:	f1b0 3fff 	cmp.w	r0, #4294967295
   8845c:	4680      	mov	r8, r0
   8845e:	9a01      	ldr	r2, [sp, #4]
   88460:	f000 8101 	beq.w	88666 <_malloc_r+0x426>
   88464:	4583      	cmp	fp, r0
   88466:	f200 80fb 	bhi.w	88660 <_malloc_r+0x420>
   8846a:	f8df c114 	ldr.w	ip, [pc, #276]	; 88580 <_malloc_r+0x340>
   8846e:	45c3      	cmp	fp, r8
   88470:	f8dc 3000 	ldr.w	r3, [ip]
   88474:	4453      	add	r3, sl
   88476:	f8cc 3000 	str.w	r3, [ip]
   8847a:	f000 814a 	beq.w	88712 <_malloc_r+0x4d2>
   8847e:	6812      	ldr	r2, [r2, #0]
   88480:	493c      	ldr	r1, [pc, #240]	; (88574 <_malloc_r+0x334>)
   88482:	3201      	adds	r2, #1
   88484:	bf1b      	ittet	ne
   88486:	ebcb 0b08 	rsbne	fp, fp, r8
   8848a:	445b      	addne	r3, fp
   8848c:	f8c1 8000 	streq.w	r8, [r1]
   88490:	f8cc 3000 	strne.w	r3, [ip]
   88494:	f018 0307 	ands.w	r3, r8, #7
   88498:	f000 8114 	beq.w	886c4 <_malloc_r+0x484>
   8849c:	f1c3 0208 	rsb	r2, r3, #8
   884a0:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   884a4:	4490      	add	r8, r2
   884a6:	3308      	adds	r3, #8
   884a8:	44c2      	add	sl, r8
   884aa:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   884ae:	ebca 0a03 	rsb	sl, sl, r3
   884b2:	4651      	mov	r1, sl
   884b4:	4630      	mov	r0, r6
   884b6:	f8cd c004 	str.w	ip, [sp, #4]
   884ba:	f000 fbf1 	bl	88ca0 <_sbrk_r>
   884be:	1c43      	adds	r3, r0, #1
   884c0:	f8dd c004 	ldr.w	ip, [sp, #4]
   884c4:	f000 8135 	beq.w	88732 <_malloc_r+0x4f2>
   884c8:	ebc8 0200 	rsb	r2, r8, r0
   884cc:	4452      	add	r2, sl
   884ce:	f042 0201 	orr.w	r2, r2, #1
   884d2:	f8dc 3000 	ldr.w	r3, [ip]
   884d6:	42bc      	cmp	r4, r7
   884d8:	4453      	add	r3, sl
   884da:	f8c7 8008 	str.w	r8, [r7, #8]
   884de:	f8cc 3000 	str.w	r3, [ip]
   884e2:	f8c8 2004 	str.w	r2, [r8, #4]
   884e6:	f8df a098 	ldr.w	sl, [pc, #152]	; 88580 <_malloc_r+0x340>
   884ea:	d015      	beq.n	88518 <_malloc_r+0x2d8>
   884ec:	f1b9 0f0f 	cmp.w	r9, #15
   884f0:	f240 80eb 	bls.w	886ca <_malloc_r+0x48a>
   884f4:	6861      	ldr	r1, [r4, #4]
   884f6:	f1a9 020c 	sub.w	r2, r9, #12
   884fa:	f022 0207 	bic.w	r2, r2, #7
   884fe:	f001 0101 	and.w	r1, r1, #1
   88502:	ea42 0e01 	orr.w	lr, r2, r1
   88506:	2005      	movs	r0, #5
   88508:	18a1      	adds	r1, r4, r2
   8850a:	2a0f      	cmp	r2, #15
   8850c:	f8c4 e004 	str.w	lr, [r4, #4]
   88510:	6048      	str	r0, [r1, #4]
   88512:	6088      	str	r0, [r1, #8]
   88514:	f200 8111 	bhi.w	8873a <_malloc_r+0x4fa>
   88518:	4a17      	ldr	r2, [pc, #92]	; (88578 <_malloc_r+0x338>)
   8851a:	68bc      	ldr	r4, [r7, #8]
   8851c:	6811      	ldr	r1, [r2, #0]
   8851e:	428b      	cmp	r3, r1
   88520:	bf88      	it	hi
   88522:	6013      	strhi	r3, [r2, #0]
   88524:	4a15      	ldr	r2, [pc, #84]	; (8857c <_malloc_r+0x33c>)
   88526:	6811      	ldr	r1, [r2, #0]
   88528:	428b      	cmp	r3, r1
   8852a:	bf88      	it	hi
   8852c:	6013      	strhi	r3, [r2, #0]
   8852e:	6862      	ldr	r2, [r4, #4]
   88530:	f022 0203 	bic.w	r2, r2, #3
   88534:	4295      	cmp	r5, r2
   88536:	ebc5 0302 	rsb	r3, r5, r2
   8853a:	d801      	bhi.n	88540 <_malloc_r+0x300>
   8853c:	2b0f      	cmp	r3, #15
   8853e:	dc04      	bgt.n	8854a <_malloc_r+0x30a>
   88540:	4630      	mov	r0, r6
   88542:	f000 f9cb 	bl	888dc <__malloc_unlock>
   88546:	2400      	movs	r4, #0
   88548:	e6a6      	b.n	88298 <_malloc_r+0x58>
   8854a:	f045 0201 	orr.w	r2, r5, #1
   8854e:	f043 0301 	orr.w	r3, r3, #1
   88552:	4425      	add	r5, r4
   88554:	6062      	str	r2, [r4, #4]
   88556:	4630      	mov	r0, r6
   88558:	60bd      	str	r5, [r7, #8]
   8855a:	606b      	str	r3, [r5, #4]
   8855c:	f000 f9be 	bl	888dc <__malloc_unlock>
   88560:	3408      	adds	r4, #8
   88562:	4620      	mov	r0, r4
   88564:	b003      	add	sp, #12
   88566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8856a:	bf00      	nop
   8856c:	200706c8 	.word	0x200706c8
   88570:	2007ada0 	.word	0x2007ada0
   88574:	20070ad4 	.word	0x20070ad4
   88578:	2007ad9c 	.word	0x2007ad9c
   8857c:	2007ad98 	.word	0x2007ad98
   88580:	2007ada4 	.word	0x2007ada4
   88584:	f1bc 0f14 	cmp.w	ip, #20
   88588:	d961      	bls.n	8864e <_malloc_r+0x40e>
   8858a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   8858e:	f200 808f 	bhi.w	886b0 <_malloc_r+0x470>
   88592:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   88596:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8859a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8859e:	e697      	b.n	882d0 <_malloc_r+0x90>
   885a0:	0a4b      	lsrs	r3, r1, #9
   885a2:	2b04      	cmp	r3, #4
   885a4:	d958      	bls.n	88658 <_malloc_r+0x418>
   885a6:	2b14      	cmp	r3, #20
   885a8:	f200 80ad 	bhi.w	88706 <_malloc_r+0x4c6>
   885ac:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   885b0:	0050      	lsls	r0, r2, #1
   885b2:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   885b6:	6883      	ldr	r3, [r0, #8]
   885b8:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 88774 <_malloc_r+0x534>
   885bc:	4283      	cmp	r3, r0
   885be:	f000 808a 	beq.w	886d6 <_malloc_r+0x496>
   885c2:	685a      	ldr	r2, [r3, #4]
   885c4:	f022 0203 	bic.w	r2, r2, #3
   885c8:	4291      	cmp	r1, r2
   885ca:	d202      	bcs.n	885d2 <_malloc_r+0x392>
   885cc:	689b      	ldr	r3, [r3, #8]
   885ce:	4298      	cmp	r0, r3
   885d0:	d1f7      	bne.n	885c2 <_malloc_r+0x382>
   885d2:	68d9      	ldr	r1, [r3, #12]
   885d4:	687a      	ldr	r2, [r7, #4]
   885d6:	60e1      	str	r1, [r4, #12]
   885d8:	60a3      	str	r3, [r4, #8]
   885da:	608c      	str	r4, [r1, #8]
   885dc:	60dc      	str	r4, [r3, #12]
   885de:	e6b6      	b.n	8834e <_malloc_r+0x10e>
   885e0:	f045 0701 	orr.w	r7, r5, #1
   885e4:	f042 0101 	orr.w	r1, r2, #1
   885e8:	4425      	add	r5, r4
   885ea:	6067      	str	r7, [r4, #4]
   885ec:	4630      	mov	r0, r6
   885ee:	615d      	str	r5, [r3, #20]
   885f0:	611d      	str	r5, [r3, #16]
   885f2:	f8c5 e00c 	str.w	lr, [r5, #12]
   885f6:	f8c5 e008 	str.w	lr, [r5, #8]
   885fa:	6069      	str	r1, [r5, #4]
   885fc:	50aa      	str	r2, [r5, r2]
   885fe:	3408      	adds	r4, #8
   88600:	f000 f96c 	bl	888dc <__malloc_unlock>
   88604:	e648      	b.n	88298 <_malloc_r+0x58>
   88606:	685a      	ldr	r2, [r3, #4]
   88608:	e6a1      	b.n	8834e <_malloc_r+0x10e>
   8860a:	f109 0901 	add.w	r9, r9, #1
   8860e:	f019 0f03 	tst.w	r9, #3
   88612:	f104 0408 	add.w	r4, r4, #8
   88616:	f47f aead 	bne.w	88374 <_malloc_r+0x134>
   8861a:	e02d      	b.n	88678 <_malloc_r+0x438>
   8861c:	f104 0308 	add.w	r3, r4, #8
   88620:	6964      	ldr	r4, [r4, #20]
   88622:	42a3      	cmp	r3, r4
   88624:	bf08      	it	eq
   88626:	f10c 0c02 	addeq.w	ip, ip, #2
   8862a:	f43f ae67 	beq.w	882fc <_malloc_r+0xbc>
   8862e:	e623      	b.n	88278 <_malloc_r+0x38>
   88630:	4419      	add	r1, r3
   88632:	6848      	ldr	r0, [r1, #4]
   88634:	461c      	mov	r4, r3
   88636:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8863a:	68db      	ldr	r3, [r3, #12]
   8863c:	f040 0501 	orr.w	r5, r0, #1
   88640:	604d      	str	r5, [r1, #4]
   88642:	4630      	mov	r0, r6
   88644:	60d3      	str	r3, [r2, #12]
   88646:	609a      	str	r2, [r3, #8]
   88648:	f000 f948 	bl	888dc <__malloc_unlock>
   8864c:	e624      	b.n	88298 <_malloc_r+0x58>
   8864e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   88652:	ea4f 014c 	mov.w	r1, ip, lsl #1
   88656:	e63b      	b.n	882d0 <_malloc_r+0x90>
   88658:	098a      	lsrs	r2, r1, #6
   8865a:	3238      	adds	r2, #56	; 0x38
   8865c:	0050      	lsls	r0, r2, #1
   8865e:	e7a8      	b.n	885b2 <_malloc_r+0x372>
   88660:	42bc      	cmp	r4, r7
   88662:	f43f af02 	beq.w	8846a <_malloc_r+0x22a>
   88666:	68bc      	ldr	r4, [r7, #8]
   88668:	6862      	ldr	r2, [r4, #4]
   8866a:	f022 0203 	bic.w	r2, r2, #3
   8866e:	e761      	b.n	88534 <_malloc_r+0x2f4>
   88670:	f8d8 8000 	ldr.w	r8, [r8]
   88674:	4598      	cmp	r8, r3
   88676:	d17a      	bne.n	8876e <_malloc_r+0x52e>
   88678:	f01c 0f03 	tst.w	ip, #3
   8867c:	f1a8 0308 	sub.w	r3, r8, #8
   88680:	f10c 3cff 	add.w	ip, ip, #4294967295
   88684:	d1f4      	bne.n	88670 <_malloc_r+0x430>
   88686:	687b      	ldr	r3, [r7, #4]
   88688:	ea23 0300 	bic.w	r3, r3, r0
   8868c:	607b      	str	r3, [r7, #4]
   8868e:	0040      	lsls	r0, r0, #1
   88690:	4298      	cmp	r0, r3
   88692:	f63f aebe 	bhi.w	88412 <_malloc_r+0x1d2>
   88696:	2800      	cmp	r0, #0
   88698:	f43f aebb 	beq.w	88412 <_malloc_r+0x1d2>
   8869c:	4203      	tst	r3, r0
   8869e:	46cc      	mov	ip, r9
   886a0:	f47f ae64 	bne.w	8836c <_malloc_r+0x12c>
   886a4:	0040      	lsls	r0, r0, #1
   886a6:	4203      	tst	r3, r0
   886a8:	f10c 0c04 	add.w	ip, ip, #4
   886ac:	d0fa      	beq.n	886a4 <_malloc_r+0x464>
   886ae:	e65d      	b.n	8836c <_malloc_r+0x12c>
   886b0:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   886b4:	d819      	bhi.n	886ea <_malloc_r+0x4aa>
   886b6:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   886ba:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   886be:	ea4f 014c 	mov.w	r1, ip, lsl #1
   886c2:	e605      	b.n	882d0 <_malloc_r+0x90>
   886c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   886c8:	e6ee      	b.n	884a8 <_malloc_r+0x268>
   886ca:	2301      	movs	r3, #1
   886cc:	f8c8 3004 	str.w	r3, [r8, #4]
   886d0:	4644      	mov	r4, r8
   886d2:	2200      	movs	r2, #0
   886d4:	e72e      	b.n	88534 <_malloc_r+0x2f4>
   886d6:	1092      	asrs	r2, r2, #2
   886d8:	2001      	movs	r0, #1
   886da:	4090      	lsls	r0, r2
   886dc:	f8d8 2004 	ldr.w	r2, [r8, #4]
   886e0:	4619      	mov	r1, r3
   886e2:	4302      	orrs	r2, r0
   886e4:	f8c8 2004 	str.w	r2, [r8, #4]
   886e8:	e775      	b.n	885d6 <_malloc_r+0x396>
   886ea:	f240 5354 	movw	r3, #1364	; 0x554
   886ee:	459c      	cmp	ip, r3
   886f0:	d81b      	bhi.n	8872a <_malloc_r+0x4ea>
   886f2:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   886f6:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   886fa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   886fe:	e5e7      	b.n	882d0 <_malloc_r+0x90>
   88700:	f10a 0a10 	add.w	sl, sl, #16
   88704:	e6a3      	b.n	8844e <_malloc_r+0x20e>
   88706:	2b54      	cmp	r3, #84	; 0x54
   88708:	d81f      	bhi.n	8874a <_malloc_r+0x50a>
   8870a:	0b0a      	lsrs	r2, r1, #12
   8870c:	326e      	adds	r2, #110	; 0x6e
   8870e:	0050      	lsls	r0, r2, #1
   88710:	e74f      	b.n	885b2 <_malloc_r+0x372>
   88712:	f3cb 010b 	ubfx	r1, fp, #0, #12
   88716:	2900      	cmp	r1, #0
   88718:	f47f aeb1 	bne.w	8847e <_malloc_r+0x23e>
   8871c:	eb0a 0109 	add.w	r1, sl, r9
   88720:	68ba      	ldr	r2, [r7, #8]
   88722:	f041 0101 	orr.w	r1, r1, #1
   88726:	6051      	str	r1, [r2, #4]
   88728:	e6f6      	b.n	88518 <_malloc_r+0x2d8>
   8872a:	21fc      	movs	r1, #252	; 0xfc
   8872c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   88730:	e5ce      	b.n	882d0 <_malloc_r+0x90>
   88732:	2201      	movs	r2, #1
   88734:	f04f 0a00 	mov.w	sl, #0
   88738:	e6cb      	b.n	884d2 <_malloc_r+0x292>
   8873a:	f104 0108 	add.w	r1, r4, #8
   8873e:	4630      	mov	r0, r6
   88740:	f7ff fa80 	bl	87c44 <_free_r>
   88744:	f8da 3000 	ldr.w	r3, [sl]
   88748:	e6e6      	b.n	88518 <_malloc_r+0x2d8>
   8874a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8874e:	d803      	bhi.n	88758 <_malloc_r+0x518>
   88750:	0bca      	lsrs	r2, r1, #15
   88752:	3277      	adds	r2, #119	; 0x77
   88754:	0050      	lsls	r0, r2, #1
   88756:	e72c      	b.n	885b2 <_malloc_r+0x372>
   88758:	f240 5254 	movw	r2, #1364	; 0x554
   8875c:	4293      	cmp	r3, r2
   8875e:	d803      	bhi.n	88768 <_malloc_r+0x528>
   88760:	0c8a      	lsrs	r2, r1, #18
   88762:	327c      	adds	r2, #124	; 0x7c
   88764:	0050      	lsls	r0, r2, #1
   88766:	e724      	b.n	885b2 <_malloc_r+0x372>
   88768:	20fc      	movs	r0, #252	; 0xfc
   8876a:	227e      	movs	r2, #126	; 0x7e
   8876c:	e721      	b.n	885b2 <_malloc_r+0x372>
   8876e:	687b      	ldr	r3, [r7, #4]
   88770:	e78d      	b.n	8868e <_malloc_r+0x44e>
   88772:	bf00      	nop
   88774:	200706c8 	.word	0x200706c8

00088778 <memchr>:
   88778:	0783      	lsls	r3, r0, #30
   8877a:	b470      	push	{r4, r5, r6}
   8877c:	b2c9      	uxtb	r1, r1
   8877e:	d040      	beq.n	88802 <memchr+0x8a>
   88780:	1e54      	subs	r4, r2, #1
   88782:	b32a      	cbz	r2, 887d0 <memchr+0x58>
   88784:	7803      	ldrb	r3, [r0, #0]
   88786:	428b      	cmp	r3, r1
   88788:	d023      	beq.n	887d2 <memchr+0x5a>
   8878a:	1c43      	adds	r3, r0, #1
   8878c:	e004      	b.n	88798 <memchr+0x20>
   8878e:	b1fc      	cbz	r4, 887d0 <memchr+0x58>
   88790:	7805      	ldrb	r5, [r0, #0]
   88792:	4614      	mov	r4, r2
   88794:	428d      	cmp	r5, r1
   88796:	d01c      	beq.n	887d2 <memchr+0x5a>
   88798:	f013 0f03 	tst.w	r3, #3
   8879c:	4618      	mov	r0, r3
   8879e:	f104 32ff 	add.w	r2, r4, #4294967295
   887a2:	f103 0301 	add.w	r3, r3, #1
   887a6:	d1f2      	bne.n	8878e <memchr+0x16>
   887a8:	2c03      	cmp	r4, #3
   887aa:	d814      	bhi.n	887d6 <memchr+0x5e>
   887ac:	1e65      	subs	r5, r4, #1
   887ae:	b354      	cbz	r4, 88806 <memchr+0x8e>
   887b0:	7803      	ldrb	r3, [r0, #0]
   887b2:	428b      	cmp	r3, r1
   887b4:	d00d      	beq.n	887d2 <memchr+0x5a>
   887b6:	1c42      	adds	r2, r0, #1
   887b8:	2300      	movs	r3, #0
   887ba:	e002      	b.n	887c2 <memchr+0x4a>
   887bc:	7804      	ldrb	r4, [r0, #0]
   887be:	428c      	cmp	r4, r1
   887c0:	d007      	beq.n	887d2 <memchr+0x5a>
   887c2:	42ab      	cmp	r3, r5
   887c4:	4610      	mov	r0, r2
   887c6:	f103 0301 	add.w	r3, r3, #1
   887ca:	f102 0201 	add.w	r2, r2, #1
   887ce:	d1f5      	bne.n	887bc <memchr+0x44>
   887d0:	2000      	movs	r0, #0
   887d2:	bc70      	pop	{r4, r5, r6}
   887d4:	4770      	bx	lr
   887d6:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   887da:	4603      	mov	r3, r0
   887dc:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   887e0:	681a      	ldr	r2, [r3, #0]
   887e2:	4618      	mov	r0, r3
   887e4:	4072      	eors	r2, r6
   887e6:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   887ea:	ea25 0202 	bic.w	r2, r5, r2
   887ee:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   887f2:	f103 0304 	add.w	r3, r3, #4
   887f6:	d1d9      	bne.n	887ac <memchr+0x34>
   887f8:	3c04      	subs	r4, #4
   887fa:	2c03      	cmp	r4, #3
   887fc:	4618      	mov	r0, r3
   887fe:	d8ef      	bhi.n	887e0 <memchr+0x68>
   88800:	e7d4      	b.n	887ac <memchr+0x34>
   88802:	4614      	mov	r4, r2
   88804:	e7d0      	b.n	887a8 <memchr+0x30>
   88806:	4620      	mov	r0, r4
   88808:	e7e3      	b.n	887d2 <memchr+0x5a>
   8880a:	bf00      	nop

0008880c <memmove>:
   8880c:	4288      	cmp	r0, r1
   8880e:	b4f0      	push	{r4, r5, r6, r7}
   88810:	d910      	bls.n	88834 <memmove+0x28>
   88812:	188c      	adds	r4, r1, r2
   88814:	42a0      	cmp	r0, r4
   88816:	d20d      	bcs.n	88834 <memmove+0x28>
   88818:	1885      	adds	r5, r0, r2
   8881a:	1e53      	subs	r3, r2, #1
   8881c:	b142      	cbz	r2, 88830 <memmove+0x24>
   8881e:	4621      	mov	r1, r4
   88820:	462a      	mov	r2, r5
   88822:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   88826:	3b01      	subs	r3, #1
   88828:	f802 4d01 	strb.w	r4, [r2, #-1]!
   8882c:	1c5c      	adds	r4, r3, #1
   8882e:	d1f8      	bne.n	88822 <memmove+0x16>
   88830:	bcf0      	pop	{r4, r5, r6, r7}
   88832:	4770      	bx	lr
   88834:	2a0f      	cmp	r2, #15
   88836:	d944      	bls.n	888c2 <memmove+0xb6>
   88838:	ea40 0301 	orr.w	r3, r0, r1
   8883c:	079b      	lsls	r3, r3, #30
   8883e:	d144      	bne.n	888ca <memmove+0xbe>
   88840:	f1a2 0710 	sub.w	r7, r2, #16
   88844:	093f      	lsrs	r7, r7, #4
   88846:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   8884a:	3610      	adds	r6, #16
   8884c:	460c      	mov	r4, r1
   8884e:	4603      	mov	r3, r0
   88850:	6825      	ldr	r5, [r4, #0]
   88852:	3310      	adds	r3, #16
   88854:	f843 5c10 	str.w	r5, [r3, #-16]
   88858:	6865      	ldr	r5, [r4, #4]
   8885a:	3410      	adds	r4, #16
   8885c:	f843 5c0c 	str.w	r5, [r3, #-12]
   88860:	f854 5c08 	ldr.w	r5, [r4, #-8]
   88864:	f843 5c08 	str.w	r5, [r3, #-8]
   88868:	f854 5c04 	ldr.w	r5, [r4, #-4]
   8886c:	f843 5c04 	str.w	r5, [r3, #-4]
   88870:	42b3      	cmp	r3, r6
   88872:	d1ed      	bne.n	88850 <memmove+0x44>
   88874:	1c7b      	adds	r3, r7, #1
   88876:	f002 0c0f 	and.w	ip, r2, #15
   8887a:	011b      	lsls	r3, r3, #4
   8887c:	f1bc 0f03 	cmp.w	ip, #3
   88880:	4419      	add	r1, r3
   88882:	4403      	add	r3, r0
   88884:	d923      	bls.n	888ce <memmove+0xc2>
   88886:	460e      	mov	r6, r1
   88888:	461d      	mov	r5, r3
   8888a:	4664      	mov	r4, ip
   8888c:	f856 7b04 	ldr.w	r7, [r6], #4
   88890:	3c04      	subs	r4, #4
   88892:	2c03      	cmp	r4, #3
   88894:	f845 7b04 	str.w	r7, [r5], #4
   88898:	d8f8      	bhi.n	8888c <memmove+0x80>
   8889a:	f1ac 0404 	sub.w	r4, ip, #4
   8889e:	f024 0403 	bic.w	r4, r4, #3
   888a2:	3404      	adds	r4, #4
   888a4:	f002 0203 	and.w	r2, r2, #3
   888a8:	4423      	add	r3, r4
   888aa:	4421      	add	r1, r4
   888ac:	2a00      	cmp	r2, #0
   888ae:	d0bf      	beq.n	88830 <memmove+0x24>
   888b0:	441a      	add	r2, r3
   888b2:	f811 4b01 	ldrb.w	r4, [r1], #1
   888b6:	f803 4b01 	strb.w	r4, [r3], #1
   888ba:	4293      	cmp	r3, r2
   888bc:	d1f9      	bne.n	888b2 <memmove+0xa6>
   888be:	bcf0      	pop	{r4, r5, r6, r7}
   888c0:	4770      	bx	lr
   888c2:	4603      	mov	r3, r0
   888c4:	2a00      	cmp	r2, #0
   888c6:	d1f3      	bne.n	888b0 <memmove+0xa4>
   888c8:	e7b2      	b.n	88830 <memmove+0x24>
   888ca:	4603      	mov	r3, r0
   888cc:	e7f0      	b.n	888b0 <memmove+0xa4>
   888ce:	4662      	mov	r2, ip
   888d0:	2a00      	cmp	r2, #0
   888d2:	d1ed      	bne.n	888b0 <memmove+0xa4>
   888d4:	e7ac      	b.n	88830 <memmove+0x24>
   888d6:	bf00      	nop

000888d8 <__malloc_lock>:
   888d8:	4770      	bx	lr
   888da:	bf00      	nop

000888dc <__malloc_unlock>:
   888dc:	4770      	bx	lr
   888de:	bf00      	nop

000888e0 <_realloc_r>:
   888e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   888e4:	460c      	mov	r4, r1
   888e6:	b083      	sub	sp, #12
   888e8:	4690      	mov	r8, r2
   888ea:	4681      	mov	r9, r0
   888ec:	2900      	cmp	r1, #0
   888ee:	f000 80ba 	beq.w	88a66 <_realloc_r+0x186>
   888f2:	f7ff fff1 	bl	888d8 <__malloc_lock>
   888f6:	f108 060b 	add.w	r6, r8, #11
   888fa:	f854 3c04 	ldr.w	r3, [r4, #-4]
   888fe:	2e16      	cmp	r6, #22
   88900:	f023 0503 	bic.w	r5, r3, #3
   88904:	f1a4 0708 	sub.w	r7, r4, #8
   88908:	d84b      	bhi.n	889a2 <_realloc_r+0xc2>
   8890a:	2110      	movs	r1, #16
   8890c:	460e      	mov	r6, r1
   8890e:	45b0      	cmp	r8, r6
   88910:	d84c      	bhi.n	889ac <_realloc_r+0xcc>
   88912:	428d      	cmp	r5, r1
   88914:	da51      	bge.n	889ba <_realloc_r+0xda>
   88916:	f8df b384 	ldr.w	fp, [pc, #900]	; 88c9c <_realloc_r+0x3bc>
   8891a:	1978      	adds	r0, r7, r5
   8891c:	f8db e008 	ldr.w	lr, [fp, #8]
   88920:	4586      	cmp	lr, r0
   88922:	f000 80a6 	beq.w	88a72 <_realloc_r+0x192>
   88926:	6842      	ldr	r2, [r0, #4]
   88928:	f022 0c01 	bic.w	ip, r2, #1
   8892c:	4484      	add	ip, r0
   8892e:	f8dc c004 	ldr.w	ip, [ip, #4]
   88932:	f01c 0f01 	tst.w	ip, #1
   88936:	d054      	beq.n	889e2 <_realloc_r+0x102>
   88938:	2200      	movs	r2, #0
   8893a:	4610      	mov	r0, r2
   8893c:	07db      	lsls	r3, r3, #31
   8893e:	d46f      	bmi.n	88a20 <_realloc_r+0x140>
   88940:	f854 3c08 	ldr.w	r3, [r4, #-8]
   88944:	ebc3 0a07 	rsb	sl, r3, r7
   88948:	f8da 3004 	ldr.w	r3, [sl, #4]
   8894c:	f023 0303 	bic.w	r3, r3, #3
   88950:	442b      	add	r3, r5
   88952:	2800      	cmp	r0, #0
   88954:	d062      	beq.n	88a1c <_realloc_r+0x13c>
   88956:	4570      	cmp	r0, lr
   88958:	f000 80e9 	beq.w	88b2e <_realloc_r+0x24e>
   8895c:	eb02 0e03 	add.w	lr, r2, r3
   88960:	458e      	cmp	lr, r1
   88962:	db5b      	blt.n	88a1c <_realloc_r+0x13c>
   88964:	68c3      	ldr	r3, [r0, #12]
   88966:	6882      	ldr	r2, [r0, #8]
   88968:	46d0      	mov	r8, sl
   8896a:	60d3      	str	r3, [r2, #12]
   8896c:	609a      	str	r2, [r3, #8]
   8896e:	f858 1f08 	ldr.w	r1, [r8, #8]!
   88972:	f8da 300c 	ldr.w	r3, [sl, #12]
   88976:	1f2a      	subs	r2, r5, #4
   88978:	2a24      	cmp	r2, #36	; 0x24
   8897a:	60cb      	str	r3, [r1, #12]
   8897c:	6099      	str	r1, [r3, #8]
   8897e:	f200 8123 	bhi.w	88bc8 <_realloc_r+0x2e8>
   88982:	2a13      	cmp	r2, #19
   88984:	f240 80b0 	bls.w	88ae8 <_realloc_r+0x208>
   88988:	6823      	ldr	r3, [r4, #0]
   8898a:	2a1b      	cmp	r2, #27
   8898c:	f8ca 3008 	str.w	r3, [sl, #8]
   88990:	6863      	ldr	r3, [r4, #4]
   88992:	f8ca 300c 	str.w	r3, [sl, #12]
   88996:	f200 812b 	bhi.w	88bf0 <_realloc_r+0x310>
   8899a:	3408      	adds	r4, #8
   8899c:	f10a 0310 	add.w	r3, sl, #16
   889a0:	e0a3      	b.n	88aea <_realloc_r+0x20a>
   889a2:	f026 0607 	bic.w	r6, r6, #7
   889a6:	2e00      	cmp	r6, #0
   889a8:	4631      	mov	r1, r6
   889aa:	dab0      	bge.n	8890e <_realloc_r+0x2e>
   889ac:	230c      	movs	r3, #12
   889ae:	2000      	movs	r0, #0
   889b0:	f8c9 3000 	str.w	r3, [r9]
   889b4:	b003      	add	sp, #12
   889b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   889ba:	46a0      	mov	r8, r4
   889bc:	1baa      	subs	r2, r5, r6
   889be:	2a0f      	cmp	r2, #15
   889c0:	f003 0301 	and.w	r3, r3, #1
   889c4:	d81a      	bhi.n	889fc <_realloc_r+0x11c>
   889c6:	432b      	orrs	r3, r5
   889c8:	607b      	str	r3, [r7, #4]
   889ca:	443d      	add	r5, r7
   889cc:	686b      	ldr	r3, [r5, #4]
   889ce:	f043 0301 	orr.w	r3, r3, #1
   889d2:	606b      	str	r3, [r5, #4]
   889d4:	4648      	mov	r0, r9
   889d6:	f7ff ff81 	bl	888dc <__malloc_unlock>
   889da:	4640      	mov	r0, r8
   889dc:	b003      	add	sp, #12
   889de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   889e2:	f022 0203 	bic.w	r2, r2, #3
   889e6:	eb02 0c05 	add.w	ip, r2, r5
   889ea:	458c      	cmp	ip, r1
   889ec:	dba6      	blt.n	8893c <_realloc_r+0x5c>
   889ee:	68c2      	ldr	r2, [r0, #12]
   889f0:	6881      	ldr	r1, [r0, #8]
   889f2:	46a0      	mov	r8, r4
   889f4:	60ca      	str	r2, [r1, #12]
   889f6:	4665      	mov	r5, ip
   889f8:	6091      	str	r1, [r2, #8]
   889fa:	e7df      	b.n	889bc <_realloc_r+0xdc>
   889fc:	19b9      	adds	r1, r7, r6
   889fe:	4333      	orrs	r3, r6
   88a00:	f042 0001 	orr.w	r0, r2, #1
   88a04:	607b      	str	r3, [r7, #4]
   88a06:	440a      	add	r2, r1
   88a08:	6048      	str	r0, [r1, #4]
   88a0a:	6853      	ldr	r3, [r2, #4]
   88a0c:	3108      	adds	r1, #8
   88a0e:	f043 0301 	orr.w	r3, r3, #1
   88a12:	6053      	str	r3, [r2, #4]
   88a14:	4648      	mov	r0, r9
   88a16:	f7ff f915 	bl	87c44 <_free_r>
   88a1a:	e7db      	b.n	889d4 <_realloc_r+0xf4>
   88a1c:	428b      	cmp	r3, r1
   88a1e:	da33      	bge.n	88a88 <_realloc_r+0x1a8>
   88a20:	4641      	mov	r1, r8
   88a22:	4648      	mov	r0, r9
   88a24:	f7ff fc0c 	bl	88240 <_malloc_r>
   88a28:	4680      	mov	r8, r0
   88a2a:	2800      	cmp	r0, #0
   88a2c:	d0d2      	beq.n	889d4 <_realloc_r+0xf4>
   88a2e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   88a32:	f1a0 0108 	sub.w	r1, r0, #8
   88a36:	f023 0201 	bic.w	r2, r3, #1
   88a3a:	443a      	add	r2, r7
   88a3c:	4291      	cmp	r1, r2
   88a3e:	f000 80bc 	beq.w	88bba <_realloc_r+0x2da>
   88a42:	1f2a      	subs	r2, r5, #4
   88a44:	2a24      	cmp	r2, #36	; 0x24
   88a46:	d86e      	bhi.n	88b26 <_realloc_r+0x246>
   88a48:	2a13      	cmp	r2, #19
   88a4a:	d842      	bhi.n	88ad2 <_realloc_r+0x1f2>
   88a4c:	4603      	mov	r3, r0
   88a4e:	4622      	mov	r2, r4
   88a50:	6811      	ldr	r1, [r2, #0]
   88a52:	6019      	str	r1, [r3, #0]
   88a54:	6851      	ldr	r1, [r2, #4]
   88a56:	6059      	str	r1, [r3, #4]
   88a58:	6892      	ldr	r2, [r2, #8]
   88a5a:	609a      	str	r2, [r3, #8]
   88a5c:	4621      	mov	r1, r4
   88a5e:	4648      	mov	r0, r9
   88a60:	f7ff f8f0 	bl	87c44 <_free_r>
   88a64:	e7b6      	b.n	889d4 <_realloc_r+0xf4>
   88a66:	4611      	mov	r1, r2
   88a68:	b003      	add	sp, #12
   88a6a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88a6e:	f7ff bbe7 	b.w	88240 <_malloc_r>
   88a72:	f8de 2004 	ldr.w	r2, [lr, #4]
   88a76:	f106 0c10 	add.w	ip, r6, #16
   88a7a:	f022 0203 	bic.w	r2, r2, #3
   88a7e:	1950      	adds	r0, r2, r5
   88a80:	4560      	cmp	r0, ip
   88a82:	da3d      	bge.n	88b00 <_realloc_r+0x220>
   88a84:	4670      	mov	r0, lr
   88a86:	e759      	b.n	8893c <_realloc_r+0x5c>
   88a88:	46d0      	mov	r8, sl
   88a8a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   88a8e:	f8da 100c 	ldr.w	r1, [sl, #12]
   88a92:	1f2a      	subs	r2, r5, #4
   88a94:	2a24      	cmp	r2, #36	; 0x24
   88a96:	60c1      	str	r1, [r0, #12]
   88a98:	6088      	str	r0, [r1, #8]
   88a9a:	f200 80a0 	bhi.w	88bde <_realloc_r+0x2fe>
   88a9e:	2a13      	cmp	r2, #19
   88aa0:	f240 809b 	bls.w	88bda <_realloc_r+0x2fa>
   88aa4:	6821      	ldr	r1, [r4, #0]
   88aa6:	2a1b      	cmp	r2, #27
   88aa8:	f8ca 1008 	str.w	r1, [sl, #8]
   88aac:	6861      	ldr	r1, [r4, #4]
   88aae:	f8ca 100c 	str.w	r1, [sl, #12]
   88ab2:	f200 80b2 	bhi.w	88c1a <_realloc_r+0x33a>
   88ab6:	3408      	adds	r4, #8
   88ab8:	f10a 0210 	add.w	r2, sl, #16
   88abc:	6821      	ldr	r1, [r4, #0]
   88abe:	461d      	mov	r5, r3
   88ac0:	6011      	str	r1, [r2, #0]
   88ac2:	6861      	ldr	r1, [r4, #4]
   88ac4:	4657      	mov	r7, sl
   88ac6:	6051      	str	r1, [r2, #4]
   88ac8:	68a3      	ldr	r3, [r4, #8]
   88aca:	6093      	str	r3, [r2, #8]
   88acc:	f8da 3004 	ldr.w	r3, [sl, #4]
   88ad0:	e774      	b.n	889bc <_realloc_r+0xdc>
   88ad2:	6823      	ldr	r3, [r4, #0]
   88ad4:	2a1b      	cmp	r2, #27
   88ad6:	6003      	str	r3, [r0, #0]
   88ad8:	6863      	ldr	r3, [r4, #4]
   88ada:	6043      	str	r3, [r0, #4]
   88adc:	d862      	bhi.n	88ba4 <_realloc_r+0x2c4>
   88ade:	f100 0308 	add.w	r3, r0, #8
   88ae2:	f104 0208 	add.w	r2, r4, #8
   88ae6:	e7b3      	b.n	88a50 <_realloc_r+0x170>
   88ae8:	4643      	mov	r3, r8
   88aea:	6822      	ldr	r2, [r4, #0]
   88aec:	4675      	mov	r5, lr
   88aee:	601a      	str	r2, [r3, #0]
   88af0:	6862      	ldr	r2, [r4, #4]
   88af2:	4657      	mov	r7, sl
   88af4:	605a      	str	r2, [r3, #4]
   88af6:	68a2      	ldr	r2, [r4, #8]
   88af8:	609a      	str	r2, [r3, #8]
   88afa:	f8da 3004 	ldr.w	r3, [sl, #4]
   88afe:	e75d      	b.n	889bc <_realloc_r+0xdc>
   88b00:	1b83      	subs	r3, r0, r6
   88b02:	4437      	add	r7, r6
   88b04:	f043 0301 	orr.w	r3, r3, #1
   88b08:	f8cb 7008 	str.w	r7, [fp, #8]
   88b0c:	607b      	str	r3, [r7, #4]
   88b0e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   88b12:	4648      	mov	r0, r9
   88b14:	f003 0301 	and.w	r3, r3, #1
   88b18:	431e      	orrs	r6, r3
   88b1a:	f844 6c04 	str.w	r6, [r4, #-4]
   88b1e:	f7ff fedd 	bl	888dc <__malloc_unlock>
   88b22:	4620      	mov	r0, r4
   88b24:	e75a      	b.n	889dc <_realloc_r+0xfc>
   88b26:	4621      	mov	r1, r4
   88b28:	f7ff fe70 	bl	8880c <memmove>
   88b2c:	e796      	b.n	88a5c <_realloc_r+0x17c>
   88b2e:	eb02 0c03 	add.w	ip, r2, r3
   88b32:	f106 0210 	add.w	r2, r6, #16
   88b36:	4594      	cmp	ip, r2
   88b38:	f6ff af70 	blt.w	88a1c <_realloc_r+0x13c>
   88b3c:	4657      	mov	r7, sl
   88b3e:	f857 1f08 	ldr.w	r1, [r7, #8]!
   88b42:	f8da 300c 	ldr.w	r3, [sl, #12]
   88b46:	1f2a      	subs	r2, r5, #4
   88b48:	2a24      	cmp	r2, #36	; 0x24
   88b4a:	60cb      	str	r3, [r1, #12]
   88b4c:	6099      	str	r1, [r3, #8]
   88b4e:	f200 8086 	bhi.w	88c5e <_realloc_r+0x37e>
   88b52:	2a13      	cmp	r2, #19
   88b54:	d977      	bls.n	88c46 <_realloc_r+0x366>
   88b56:	6823      	ldr	r3, [r4, #0]
   88b58:	2a1b      	cmp	r2, #27
   88b5a:	f8ca 3008 	str.w	r3, [sl, #8]
   88b5e:	6863      	ldr	r3, [r4, #4]
   88b60:	f8ca 300c 	str.w	r3, [sl, #12]
   88b64:	f200 8084 	bhi.w	88c70 <_realloc_r+0x390>
   88b68:	3408      	adds	r4, #8
   88b6a:	f10a 0310 	add.w	r3, sl, #16
   88b6e:	6822      	ldr	r2, [r4, #0]
   88b70:	601a      	str	r2, [r3, #0]
   88b72:	6862      	ldr	r2, [r4, #4]
   88b74:	605a      	str	r2, [r3, #4]
   88b76:	68a2      	ldr	r2, [r4, #8]
   88b78:	609a      	str	r2, [r3, #8]
   88b7a:	ebc6 020c 	rsb	r2, r6, ip
   88b7e:	eb0a 0306 	add.w	r3, sl, r6
   88b82:	f042 0201 	orr.w	r2, r2, #1
   88b86:	f8cb 3008 	str.w	r3, [fp, #8]
   88b8a:	605a      	str	r2, [r3, #4]
   88b8c:	f8da 3004 	ldr.w	r3, [sl, #4]
   88b90:	4648      	mov	r0, r9
   88b92:	f003 0301 	and.w	r3, r3, #1
   88b96:	431e      	orrs	r6, r3
   88b98:	f8ca 6004 	str.w	r6, [sl, #4]
   88b9c:	f7ff fe9e 	bl	888dc <__malloc_unlock>
   88ba0:	4638      	mov	r0, r7
   88ba2:	e71b      	b.n	889dc <_realloc_r+0xfc>
   88ba4:	68a3      	ldr	r3, [r4, #8]
   88ba6:	2a24      	cmp	r2, #36	; 0x24
   88ba8:	6083      	str	r3, [r0, #8]
   88baa:	68e3      	ldr	r3, [r4, #12]
   88bac:	60c3      	str	r3, [r0, #12]
   88bae:	d02b      	beq.n	88c08 <_realloc_r+0x328>
   88bb0:	f100 0310 	add.w	r3, r0, #16
   88bb4:	f104 0210 	add.w	r2, r4, #16
   88bb8:	e74a      	b.n	88a50 <_realloc_r+0x170>
   88bba:	f850 2c04 	ldr.w	r2, [r0, #-4]
   88bbe:	46a0      	mov	r8, r4
   88bc0:	f022 0203 	bic.w	r2, r2, #3
   88bc4:	4415      	add	r5, r2
   88bc6:	e6f9      	b.n	889bc <_realloc_r+0xdc>
   88bc8:	4621      	mov	r1, r4
   88bca:	4640      	mov	r0, r8
   88bcc:	4675      	mov	r5, lr
   88bce:	4657      	mov	r7, sl
   88bd0:	f7ff fe1c 	bl	8880c <memmove>
   88bd4:	f8da 3004 	ldr.w	r3, [sl, #4]
   88bd8:	e6f0      	b.n	889bc <_realloc_r+0xdc>
   88bda:	4642      	mov	r2, r8
   88bdc:	e76e      	b.n	88abc <_realloc_r+0x1dc>
   88bde:	4621      	mov	r1, r4
   88be0:	4640      	mov	r0, r8
   88be2:	461d      	mov	r5, r3
   88be4:	4657      	mov	r7, sl
   88be6:	f7ff fe11 	bl	8880c <memmove>
   88bea:	f8da 3004 	ldr.w	r3, [sl, #4]
   88bee:	e6e5      	b.n	889bc <_realloc_r+0xdc>
   88bf0:	68a3      	ldr	r3, [r4, #8]
   88bf2:	2a24      	cmp	r2, #36	; 0x24
   88bf4:	f8ca 3010 	str.w	r3, [sl, #16]
   88bf8:	68e3      	ldr	r3, [r4, #12]
   88bfa:	f8ca 3014 	str.w	r3, [sl, #20]
   88bfe:	d018      	beq.n	88c32 <_realloc_r+0x352>
   88c00:	3410      	adds	r4, #16
   88c02:	f10a 0318 	add.w	r3, sl, #24
   88c06:	e770      	b.n	88aea <_realloc_r+0x20a>
   88c08:	6922      	ldr	r2, [r4, #16]
   88c0a:	f100 0318 	add.w	r3, r0, #24
   88c0e:	6102      	str	r2, [r0, #16]
   88c10:	6961      	ldr	r1, [r4, #20]
   88c12:	f104 0218 	add.w	r2, r4, #24
   88c16:	6141      	str	r1, [r0, #20]
   88c18:	e71a      	b.n	88a50 <_realloc_r+0x170>
   88c1a:	68a1      	ldr	r1, [r4, #8]
   88c1c:	2a24      	cmp	r2, #36	; 0x24
   88c1e:	f8ca 1010 	str.w	r1, [sl, #16]
   88c22:	68e1      	ldr	r1, [r4, #12]
   88c24:	f8ca 1014 	str.w	r1, [sl, #20]
   88c28:	d00f      	beq.n	88c4a <_realloc_r+0x36a>
   88c2a:	3410      	adds	r4, #16
   88c2c:	f10a 0218 	add.w	r2, sl, #24
   88c30:	e744      	b.n	88abc <_realloc_r+0x1dc>
   88c32:	6922      	ldr	r2, [r4, #16]
   88c34:	f10a 0320 	add.w	r3, sl, #32
   88c38:	f8ca 2018 	str.w	r2, [sl, #24]
   88c3c:	6962      	ldr	r2, [r4, #20]
   88c3e:	3418      	adds	r4, #24
   88c40:	f8ca 201c 	str.w	r2, [sl, #28]
   88c44:	e751      	b.n	88aea <_realloc_r+0x20a>
   88c46:	463b      	mov	r3, r7
   88c48:	e791      	b.n	88b6e <_realloc_r+0x28e>
   88c4a:	6921      	ldr	r1, [r4, #16]
   88c4c:	f10a 0220 	add.w	r2, sl, #32
   88c50:	f8ca 1018 	str.w	r1, [sl, #24]
   88c54:	6961      	ldr	r1, [r4, #20]
   88c56:	3418      	adds	r4, #24
   88c58:	f8ca 101c 	str.w	r1, [sl, #28]
   88c5c:	e72e      	b.n	88abc <_realloc_r+0x1dc>
   88c5e:	4621      	mov	r1, r4
   88c60:	4638      	mov	r0, r7
   88c62:	f8cd c004 	str.w	ip, [sp, #4]
   88c66:	f7ff fdd1 	bl	8880c <memmove>
   88c6a:	f8dd c004 	ldr.w	ip, [sp, #4]
   88c6e:	e784      	b.n	88b7a <_realloc_r+0x29a>
   88c70:	68a3      	ldr	r3, [r4, #8]
   88c72:	2a24      	cmp	r2, #36	; 0x24
   88c74:	f8ca 3010 	str.w	r3, [sl, #16]
   88c78:	68e3      	ldr	r3, [r4, #12]
   88c7a:	f8ca 3014 	str.w	r3, [sl, #20]
   88c7e:	d003      	beq.n	88c88 <_realloc_r+0x3a8>
   88c80:	3410      	adds	r4, #16
   88c82:	f10a 0318 	add.w	r3, sl, #24
   88c86:	e772      	b.n	88b6e <_realloc_r+0x28e>
   88c88:	6922      	ldr	r2, [r4, #16]
   88c8a:	f10a 0320 	add.w	r3, sl, #32
   88c8e:	f8ca 2018 	str.w	r2, [sl, #24]
   88c92:	6962      	ldr	r2, [r4, #20]
   88c94:	3418      	adds	r4, #24
   88c96:	f8ca 201c 	str.w	r2, [sl, #28]
   88c9a:	e768      	b.n	88b6e <_realloc_r+0x28e>
   88c9c:	200706c8 	.word	0x200706c8

00088ca0 <_sbrk_r>:
   88ca0:	b538      	push	{r3, r4, r5, lr}
   88ca2:	4c07      	ldr	r4, [pc, #28]	; (88cc0 <_sbrk_r+0x20>)
   88ca4:	2300      	movs	r3, #0
   88ca6:	4605      	mov	r5, r0
   88ca8:	4608      	mov	r0, r1
   88caa:	6023      	str	r3, [r4, #0]
   88cac:	f7fa fc00 	bl	834b0 <_sbrk>
   88cb0:	1c43      	adds	r3, r0, #1
   88cb2:	d000      	beq.n	88cb6 <_sbrk_r+0x16>
   88cb4:	bd38      	pop	{r3, r4, r5, pc}
   88cb6:	6823      	ldr	r3, [r4, #0]
   88cb8:	2b00      	cmp	r3, #0
   88cba:	d0fb      	beq.n	88cb4 <_sbrk_r+0x14>
   88cbc:	602b      	str	r3, [r5, #0]
   88cbe:	bd38      	pop	{r3, r4, r5, pc}
   88cc0:	2007ae34 	.word	0x2007ae34

00088cc4 <__sread>:
   88cc4:	b510      	push	{r4, lr}
   88cc6:	460c      	mov	r4, r1
   88cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   88ccc:	f000 f9c2 	bl	89054 <_read_r>
   88cd0:	2800      	cmp	r0, #0
   88cd2:	db03      	blt.n	88cdc <__sread+0x18>
   88cd4:	6d23      	ldr	r3, [r4, #80]	; 0x50
   88cd6:	4403      	add	r3, r0
   88cd8:	6523      	str	r3, [r4, #80]	; 0x50
   88cda:	bd10      	pop	{r4, pc}
   88cdc:	89a3      	ldrh	r3, [r4, #12]
   88cde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   88ce2:	81a3      	strh	r3, [r4, #12]
   88ce4:	bd10      	pop	{r4, pc}
   88ce6:	bf00      	nop

00088ce8 <__swrite>:
   88ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88cec:	460c      	mov	r4, r1
   88cee:	8989      	ldrh	r1, [r1, #12]
   88cf0:	461d      	mov	r5, r3
   88cf2:	05cb      	lsls	r3, r1, #23
   88cf4:	4616      	mov	r6, r2
   88cf6:	4607      	mov	r7, r0
   88cf8:	d506      	bpl.n	88d08 <__swrite+0x20>
   88cfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   88cfe:	2200      	movs	r2, #0
   88d00:	2302      	movs	r3, #2
   88d02:	f000 f993 	bl	8902c <_lseek_r>
   88d06:	89a1      	ldrh	r1, [r4, #12]
   88d08:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   88d0c:	81a1      	strh	r1, [r4, #12]
   88d0e:	4638      	mov	r0, r7
   88d10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   88d14:	4632      	mov	r2, r6
   88d16:	462b      	mov	r3, r5
   88d18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88d1c:	f000 b89e 	b.w	88e5c <_write_r>

00088d20 <__sseek>:
   88d20:	b510      	push	{r4, lr}
   88d22:	460c      	mov	r4, r1
   88d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   88d28:	f000 f980 	bl	8902c <_lseek_r>
   88d2c:	89a3      	ldrh	r3, [r4, #12]
   88d2e:	1c42      	adds	r2, r0, #1
   88d30:	bf0e      	itee	eq
   88d32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   88d36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   88d3a:	6520      	strne	r0, [r4, #80]	; 0x50
   88d3c:	81a3      	strh	r3, [r4, #12]
   88d3e:	bd10      	pop	{r4, pc}

00088d40 <__sclose>:
   88d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   88d44:	f000 b8f2 	b.w	88f2c <_close_r>

00088d48 <__swbuf_r>:
   88d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88d4a:	460d      	mov	r5, r1
   88d4c:	4614      	mov	r4, r2
   88d4e:	4607      	mov	r7, r0
   88d50:	b110      	cbz	r0, 88d58 <__swbuf_r+0x10>
   88d52:	6b83      	ldr	r3, [r0, #56]	; 0x38
   88d54:	2b00      	cmp	r3, #0
   88d56:	d048      	beq.n	88dea <__swbuf_r+0xa2>
   88d58:	89a2      	ldrh	r2, [r4, #12]
   88d5a:	69a0      	ldr	r0, [r4, #24]
   88d5c:	b293      	uxth	r3, r2
   88d5e:	60a0      	str	r0, [r4, #8]
   88d60:	0718      	lsls	r0, r3, #28
   88d62:	d538      	bpl.n	88dd6 <__swbuf_r+0x8e>
   88d64:	6926      	ldr	r6, [r4, #16]
   88d66:	2e00      	cmp	r6, #0
   88d68:	d035      	beq.n	88dd6 <__swbuf_r+0x8e>
   88d6a:	0499      	lsls	r1, r3, #18
   88d6c:	b2ed      	uxtb	r5, r5
   88d6e:	d515      	bpl.n	88d9c <__swbuf_r+0x54>
   88d70:	6823      	ldr	r3, [r4, #0]
   88d72:	6962      	ldr	r2, [r4, #20]
   88d74:	1b9e      	subs	r6, r3, r6
   88d76:	4296      	cmp	r6, r2
   88d78:	da1c      	bge.n	88db4 <__swbuf_r+0x6c>
   88d7a:	3601      	adds	r6, #1
   88d7c:	68a2      	ldr	r2, [r4, #8]
   88d7e:	1c59      	adds	r1, r3, #1
   88d80:	3a01      	subs	r2, #1
   88d82:	60a2      	str	r2, [r4, #8]
   88d84:	6021      	str	r1, [r4, #0]
   88d86:	701d      	strb	r5, [r3, #0]
   88d88:	6963      	ldr	r3, [r4, #20]
   88d8a:	42b3      	cmp	r3, r6
   88d8c:	d01a      	beq.n	88dc4 <__swbuf_r+0x7c>
   88d8e:	89a3      	ldrh	r3, [r4, #12]
   88d90:	07db      	lsls	r3, r3, #31
   88d92:	d501      	bpl.n	88d98 <__swbuf_r+0x50>
   88d94:	2d0a      	cmp	r5, #10
   88d96:	d015      	beq.n	88dc4 <__swbuf_r+0x7c>
   88d98:	4628      	mov	r0, r5
   88d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88d9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   88d9e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   88da2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   88da6:	6663      	str	r3, [r4, #100]	; 0x64
   88da8:	6823      	ldr	r3, [r4, #0]
   88daa:	81a2      	strh	r2, [r4, #12]
   88dac:	6962      	ldr	r2, [r4, #20]
   88dae:	1b9e      	subs	r6, r3, r6
   88db0:	4296      	cmp	r6, r2
   88db2:	dbe2      	blt.n	88d7a <__swbuf_r+0x32>
   88db4:	4638      	mov	r0, r7
   88db6:	4621      	mov	r1, r4
   88db8:	f7fe fde4 	bl	87984 <_fflush_r>
   88dbc:	b940      	cbnz	r0, 88dd0 <__swbuf_r+0x88>
   88dbe:	6823      	ldr	r3, [r4, #0]
   88dc0:	2601      	movs	r6, #1
   88dc2:	e7db      	b.n	88d7c <__swbuf_r+0x34>
   88dc4:	4638      	mov	r0, r7
   88dc6:	4621      	mov	r1, r4
   88dc8:	f7fe fddc 	bl	87984 <_fflush_r>
   88dcc:	2800      	cmp	r0, #0
   88dce:	d0e3      	beq.n	88d98 <__swbuf_r+0x50>
   88dd0:	f04f 30ff 	mov.w	r0, #4294967295
   88dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88dd6:	4638      	mov	r0, r7
   88dd8:	4621      	mov	r1, r4
   88dda:	f7fe fcbd 	bl	87758 <__swsetup_r>
   88dde:	2800      	cmp	r0, #0
   88de0:	d1f6      	bne.n	88dd0 <__swbuf_r+0x88>
   88de2:	89a2      	ldrh	r2, [r4, #12]
   88de4:	6926      	ldr	r6, [r4, #16]
   88de6:	b293      	uxth	r3, r2
   88de8:	e7bf      	b.n	88d6a <__swbuf_r+0x22>
   88dea:	f7fe fde7 	bl	879bc <__sinit>
   88dee:	e7b3      	b.n	88d58 <__swbuf_r+0x10>

00088df0 <_wcrtomb_r>:
   88df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88df4:	461e      	mov	r6, r3
   88df6:	b086      	sub	sp, #24
   88df8:	460c      	mov	r4, r1
   88dfa:	4605      	mov	r5, r0
   88dfc:	4617      	mov	r7, r2
   88dfe:	4b0f      	ldr	r3, [pc, #60]	; (88e3c <_wcrtomb_r+0x4c>)
   88e00:	b191      	cbz	r1, 88e28 <_wcrtomb_r+0x38>
   88e02:	f8d3 8000 	ldr.w	r8, [r3]
   88e06:	f7ff f999 	bl	8813c <__locale_charset>
   88e0a:	9600      	str	r6, [sp, #0]
   88e0c:	4603      	mov	r3, r0
   88e0e:	4621      	mov	r1, r4
   88e10:	463a      	mov	r2, r7
   88e12:	4628      	mov	r0, r5
   88e14:	47c0      	blx	r8
   88e16:	1c43      	adds	r3, r0, #1
   88e18:	d103      	bne.n	88e22 <_wcrtomb_r+0x32>
   88e1a:	2200      	movs	r2, #0
   88e1c:	238a      	movs	r3, #138	; 0x8a
   88e1e:	6032      	str	r2, [r6, #0]
   88e20:	602b      	str	r3, [r5, #0]
   88e22:	b006      	add	sp, #24
   88e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88e28:	681f      	ldr	r7, [r3, #0]
   88e2a:	f7ff f987 	bl	8813c <__locale_charset>
   88e2e:	9600      	str	r6, [sp, #0]
   88e30:	4603      	mov	r3, r0
   88e32:	4622      	mov	r2, r4
   88e34:	4628      	mov	r0, r5
   88e36:	a903      	add	r1, sp, #12
   88e38:	47b8      	blx	r7
   88e3a:	e7ec      	b.n	88e16 <_wcrtomb_r+0x26>
   88e3c:	20070ad8 	.word	0x20070ad8

00088e40 <__ascii_wctomb>:
   88e40:	b121      	cbz	r1, 88e4c <__ascii_wctomb+0xc>
   88e42:	2aff      	cmp	r2, #255	; 0xff
   88e44:	d804      	bhi.n	88e50 <__ascii_wctomb+0x10>
   88e46:	700a      	strb	r2, [r1, #0]
   88e48:	2001      	movs	r0, #1
   88e4a:	4770      	bx	lr
   88e4c:	4608      	mov	r0, r1
   88e4e:	4770      	bx	lr
   88e50:	238a      	movs	r3, #138	; 0x8a
   88e52:	6003      	str	r3, [r0, #0]
   88e54:	f04f 30ff 	mov.w	r0, #4294967295
   88e58:	4770      	bx	lr
   88e5a:	bf00      	nop

00088e5c <_write_r>:
   88e5c:	b570      	push	{r4, r5, r6, lr}
   88e5e:	4c08      	ldr	r4, [pc, #32]	; (88e80 <_write_r+0x24>)
   88e60:	4606      	mov	r6, r0
   88e62:	2500      	movs	r5, #0
   88e64:	4608      	mov	r0, r1
   88e66:	4611      	mov	r1, r2
   88e68:	461a      	mov	r2, r3
   88e6a:	6025      	str	r5, [r4, #0]
   88e6c:	f7f8 fc04 	bl	81678 <_write>
   88e70:	1c43      	adds	r3, r0, #1
   88e72:	d000      	beq.n	88e76 <_write_r+0x1a>
   88e74:	bd70      	pop	{r4, r5, r6, pc}
   88e76:	6823      	ldr	r3, [r4, #0]
   88e78:	2b00      	cmp	r3, #0
   88e7a:	d0fb      	beq.n	88e74 <_write_r+0x18>
   88e7c:	6033      	str	r3, [r6, #0]
   88e7e:	bd70      	pop	{r4, r5, r6, pc}
   88e80:	2007ae34 	.word	0x2007ae34

00088e84 <__register_exitproc>:
   88e84:	b5f0      	push	{r4, r5, r6, r7, lr}
   88e86:	4c27      	ldr	r4, [pc, #156]	; (88f24 <__register_exitproc+0xa0>)
   88e88:	b085      	sub	sp, #20
   88e8a:	6826      	ldr	r6, [r4, #0]
   88e8c:	4607      	mov	r7, r0
   88e8e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   88e92:	2c00      	cmp	r4, #0
   88e94:	d040      	beq.n	88f18 <__register_exitproc+0x94>
   88e96:	6865      	ldr	r5, [r4, #4]
   88e98:	2d1f      	cmp	r5, #31
   88e9a:	dd1e      	ble.n	88eda <__register_exitproc+0x56>
   88e9c:	4822      	ldr	r0, [pc, #136]	; (88f28 <__register_exitproc+0xa4>)
   88e9e:	b918      	cbnz	r0, 88ea8 <__register_exitproc+0x24>
   88ea0:	f04f 30ff 	mov.w	r0, #4294967295
   88ea4:	b005      	add	sp, #20
   88ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   88ea8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   88eac:	9103      	str	r1, [sp, #12]
   88eae:	9202      	str	r2, [sp, #8]
   88eb0:	9301      	str	r3, [sp, #4]
   88eb2:	f7ff f9bd 	bl	88230 <malloc>
   88eb6:	9903      	ldr	r1, [sp, #12]
   88eb8:	4604      	mov	r4, r0
   88eba:	9a02      	ldr	r2, [sp, #8]
   88ebc:	9b01      	ldr	r3, [sp, #4]
   88ebe:	2800      	cmp	r0, #0
   88ec0:	d0ee      	beq.n	88ea0 <__register_exitproc+0x1c>
   88ec2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   88ec6:	2000      	movs	r0, #0
   88ec8:	6025      	str	r5, [r4, #0]
   88eca:	6060      	str	r0, [r4, #4]
   88ecc:	4605      	mov	r5, r0
   88ece:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   88ed2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   88ed6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   88eda:	b93f      	cbnz	r7, 88eec <__register_exitproc+0x68>
   88edc:	1c6b      	adds	r3, r5, #1
   88ede:	2000      	movs	r0, #0
   88ee0:	3502      	adds	r5, #2
   88ee2:	6063      	str	r3, [r4, #4]
   88ee4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   88ee8:	b005      	add	sp, #20
   88eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   88eec:	2601      	movs	r6, #1
   88eee:	40ae      	lsls	r6, r5
   88ef0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   88ef4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   88ef8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   88efc:	2f02      	cmp	r7, #2
   88efe:	ea42 0206 	orr.w	r2, r2, r6
   88f02:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   88f06:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   88f0a:	d1e7      	bne.n	88edc <__register_exitproc+0x58>
   88f0c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   88f10:	431e      	orrs	r6, r3
   88f12:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   88f16:	e7e1      	b.n	88edc <__register_exitproc+0x58>
   88f18:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   88f1c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   88f20:	e7b9      	b.n	88e96 <__register_exitproc+0x12>
   88f22:	bf00      	nop
   88f24:	00089804 	.word	0x00089804
   88f28:	00088231 	.word	0x00088231

00088f2c <_close_r>:
   88f2c:	b538      	push	{r3, r4, r5, lr}
   88f2e:	4c07      	ldr	r4, [pc, #28]	; (88f4c <_close_r+0x20>)
   88f30:	2300      	movs	r3, #0
   88f32:	4605      	mov	r5, r0
   88f34:	4608      	mov	r0, r1
   88f36:	6023      	str	r3, [r4, #0]
   88f38:	f7fa fad4 	bl	834e4 <_close>
   88f3c:	1c43      	adds	r3, r0, #1
   88f3e:	d000      	beq.n	88f42 <_close_r+0x16>
   88f40:	bd38      	pop	{r3, r4, r5, pc}
   88f42:	6823      	ldr	r3, [r4, #0]
   88f44:	2b00      	cmp	r3, #0
   88f46:	d0fb      	beq.n	88f40 <_close_r+0x14>
   88f48:	602b      	str	r3, [r5, #0]
   88f4a:	bd38      	pop	{r3, r4, r5, pc}
   88f4c:	2007ae34 	.word	0x2007ae34

00088f50 <_fclose_r>:
   88f50:	b570      	push	{r4, r5, r6, lr}
   88f52:	460c      	mov	r4, r1
   88f54:	4605      	mov	r5, r0
   88f56:	b131      	cbz	r1, 88f66 <_fclose_r+0x16>
   88f58:	b110      	cbz	r0, 88f60 <_fclose_r+0x10>
   88f5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   88f5c:	2b00      	cmp	r3, #0
   88f5e:	d02f      	beq.n	88fc0 <_fclose_r+0x70>
   88f60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   88f64:	b90b      	cbnz	r3, 88f6a <_fclose_r+0x1a>
   88f66:	2000      	movs	r0, #0
   88f68:	bd70      	pop	{r4, r5, r6, pc}
   88f6a:	4628      	mov	r0, r5
   88f6c:	4621      	mov	r1, r4
   88f6e:	f7fe fd09 	bl	87984 <_fflush_r>
   88f72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   88f74:	4606      	mov	r6, r0
   88f76:	b133      	cbz	r3, 88f86 <_fclose_r+0x36>
   88f78:	4628      	mov	r0, r5
   88f7a:	69e1      	ldr	r1, [r4, #28]
   88f7c:	4798      	blx	r3
   88f7e:	2800      	cmp	r0, #0
   88f80:	bfb8      	it	lt
   88f82:	f04f 36ff 	movlt.w	r6, #4294967295
   88f86:	89a3      	ldrh	r3, [r4, #12]
   88f88:	061b      	lsls	r3, r3, #24
   88f8a:	d41c      	bmi.n	88fc6 <_fclose_r+0x76>
   88f8c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   88f8e:	b141      	cbz	r1, 88fa2 <_fclose_r+0x52>
   88f90:	f104 0340 	add.w	r3, r4, #64	; 0x40
   88f94:	4299      	cmp	r1, r3
   88f96:	d002      	beq.n	88f9e <_fclose_r+0x4e>
   88f98:	4628      	mov	r0, r5
   88f9a:	f7fe fe53 	bl	87c44 <_free_r>
   88f9e:	2300      	movs	r3, #0
   88fa0:	6323      	str	r3, [r4, #48]	; 0x30
   88fa2:	6c61      	ldr	r1, [r4, #68]	; 0x44
   88fa4:	b121      	cbz	r1, 88fb0 <_fclose_r+0x60>
   88fa6:	4628      	mov	r0, r5
   88fa8:	f7fe fe4c 	bl	87c44 <_free_r>
   88fac:	2300      	movs	r3, #0
   88fae:	6463      	str	r3, [r4, #68]	; 0x44
   88fb0:	f7fe fd7e 	bl	87ab0 <__sfp_lock_acquire>
   88fb4:	2300      	movs	r3, #0
   88fb6:	81a3      	strh	r3, [r4, #12]
   88fb8:	f7fe fd7c 	bl	87ab4 <__sfp_lock_release>
   88fbc:	4630      	mov	r0, r6
   88fbe:	bd70      	pop	{r4, r5, r6, pc}
   88fc0:	f7fe fcfc 	bl	879bc <__sinit>
   88fc4:	e7cc      	b.n	88f60 <_fclose_r+0x10>
   88fc6:	4628      	mov	r0, r5
   88fc8:	6921      	ldr	r1, [r4, #16]
   88fca:	f7fe fe3b 	bl	87c44 <_free_r>
   88fce:	e7dd      	b.n	88f8c <_fclose_r+0x3c>

00088fd0 <fclose>:
   88fd0:	4b02      	ldr	r3, [pc, #8]	; (88fdc <fclose+0xc>)
   88fd2:	4601      	mov	r1, r0
   88fd4:	6818      	ldr	r0, [r3, #0]
   88fd6:	f7ff bfbb 	b.w	88f50 <_fclose_r>
   88fda:	bf00      	nop
   88fdc:	200706a0 	.word	0x200706a0

00088fe0 <_fstat_r>:
   88fe0:	b538      	push	{r3, r4, r5, lr}
   88fe2:	4c08      	ldr	r4, [pc, #32]	; (89004 <_fstat_r+0x24>)
   88fe4:	2300      	movs	r3, #0
   88fe6:	4605      	mov	r5, r0
   88fe8:	4608      	mov	r0, r1
   88fea:	4611      	mov	r1, r2
   88fec:	6023      	str	r3, [r4, #0]
   88fee:	f7fa fa7d 	bl	834ec <_fstat>
   88ff2:	1c43      	adds	r3, r0, #1
   88ff4:	d000      	beq.n	88ff8 <_fstat_r+0x18>
   88ff6:	bd38      	pop	{r3, r4, r5, pc}
   88ff8:	6823      	ldr	r3, [r4, #0]
   88ffa:	2b00      	cmp	r3, #0
   88ffc:	d0fb      	beq.n	88ff6 <_fstat_r+0x16>
   88ffe:	602b      	str	r3, [r5, #0]
   89000:	bd38      	pop	{r3, r4, r5, pc}
   89002:	bf00      	nop
   89004:	2007ae34 	.word	0x2007ae34

00089008 <_isatty_r>:
   89008:	b538      	push	{r3, r4, r5, lr}
   8900a:	4c07      	ldr	r4, [pc, #28]	; (89028 <_isatty_r+0x20>)
   8900c:	2300      	movs	r3, #0
   8900e:	4605      	mov	r5, r0
   89010:	4608      	mov	r0, r1
   89012:	6023      	str	r3, [r4, #0]
   89014:	f7fa fa70 	bl	834f8 <_isatty>
   89018:	1c43      	adds	r3, r0, #1
   8901a:	d000      	beq.n	8901e <_isatty_r+0x16>
   8901c:	bd38      	pop	{r3, r4, r5, pc}
   8901e:	6823      	ldr	r3, [r4, #0]
   89020:	2b00      	cmp	r3, #0
   89022:	d0fb      	beq.n	8901c <_isatty_r+0x14>
   89024:	602b      	str	r3, [r5, #0]
   89026:	bd38      	pop	{r3, r4, r5, pc}
   89028:	2007ae34 	.word	0x2007ae34

0008902c <_lseek_r>:
   8902c:	b570      	push	{r4, r5, r6, lr}
   8902e:	4c08      	ldr	r4, [pc, #32]	; (89050 <_lseek_r+0x24>)
   89030:	4606      	mov	r6, r0
   89032:	2500      	movs	r5, #0
   89034:	4608      	mov	r0, r1
   89036:	4611      	mov	r1, r2
   89038:	461a      	mov	r2, r3
   8903a:	6025      	str	r5, [r4, #0]
   8903c:	f7fa fa5e 	bl	834fc <_lseek>
   89040:	1c43      	adds	r3, r0, #1
   89042:	d000      	beq.n	89046 <_lseek_r+0x1a>
   89044:	bd70      	pop	{r4, r5, r6, pc}
   89046:	6823      	ldr	r3, [r4, #0]
   89048:	2b00      	cmp	r3, #0
   8904a:	d0fb      	beq.n	89044 <_lseek_r+0x18>
   8904c:	6033      	str	r3, [r6, #0]
   8904e:	bd70      	pop	{r4, r5, r6, pc}
   89050:	2007ae34 	.word	0x2007ae34

00089054 <_read_r>:
   89054:	b570      	push	{r4, r5, r6, lr}
   89056:	4c08      	ldr	r4, [pc, #32]	; (89078 <_read_r+0x24>)
   89058:	4606      	mov	r6, r0
   8905a:	2500      	movs	r5, #0
   8905c:	4608      	mov	r0, r1
   8905e:	4611      	mov	r1, r2
   89060:	461a      	mov	r2, r3
   89062:	6025      	str	r5, [r4, #0]
   89064:	f7f8 faa2 	bl	815ac <_read>
   89068:	1c43      	adds	r3, r0, #1
   8906a:	d000      	beq.n	8906e <_read_r+0x1a>
   8906c:	bd70      	pop	{r4, r5, r6, pc}
   8906e:	6823      	ldr	r3, [r4, #0]
   89070:	2b00      	cmp	r3, #0
   89072:	d0fb      	beq.n	8906c <_read_r+0x18>
   89074:	6033      	str	r3, [r6, #0]
   89076:	bd70      	pop	{r4, r5, r6, pc}
   89078:	2007ae34 	.word	0x2007ae34
   8907c:	00000001 	.word	0x00000001
   89080:	00000002 	.word	0x00000002
   89084:	00000004 	.word	0x00000004
   89088:	00000008 	.word	0x00000008
   8908c:	00000010 	.word	0x00000010
   89090:	00000020 	.word	0x00000020
   89094:	00000040 	.word	0x00000040
   89098:	00000080 	.word	0x00000080
   8909c:	00000100 	.word	0x00000100
   890a0:	00000200 	.word	0x00000200
   890a4:	00000400 	.word	0x00000400
   890a8:	00000724 	.word	0x00000724
   890ac:	5f495754 	.word	0x5f495754
   890b0:	5f444d43 	.word	0x5f444d43
   890b4:	5f4d5241 	.word	0x5f4d5241
   890b8:	54494e49 	.word	0x54494e49
   890bc:	0000000a 	.word	0x0000000a
   890c0:	5f495754 	.word	0x5f495754
   890c4:	5f444d43 	.word	0x5f444d43
   890c8:	5f4d5241 	.word	0x5f4d5241
   890cc:	5f514552 	.word	0x5f514552
   890d0:	5f584f42 	.word	0x5f584f42
   890d4:	4f464e49 	.word	0x4f464e49
   890d8:	0000000a 	.word	0x0000000a
   890dc:	5f495754 	.word	0x5f495754
   890e0:	5f444d43 	.word	0x5f444d43
   890e4:	5f4d5241 	.word	0x5f4d5241
   890e8:	5f514552 	.word	0x5f514552
   890ec:	5f4a424f 	.word	0x5f4a424f
   890f0:	4f464e49 	.word	0x4f464e49
   890f4:	0000000a 	.word	0x0000000a
   890f8:	5f495754 	.word	0x5f495754
   890fc:	5f444d43 	.word	0x5f444d43
   89100:	5f4d5241 	.word	0x5f4d5241
   89104:	5f514552 	.word	0x5f514552
   89108:	4c4c4f43 	.word	0x4c4c4f43
   8910c:	5f544345 	.word	0x5f544345
   89110:	4f464e49 	.word	0x4f464e49
   89114:	0000000a 	.word	0x0000000a
   89118:	5f495754 	.word	0x5f495754
   8911c:	5f444d43 	.word	0x5f444d43
   89120:	4b434950 	.word	0x4b434950
   89124:	535f5055 	.word	0x535f5055
   89128:	54524154 	.word	0x54524154
   8912c:	0000000a 	.word	0x0000000a
   89130:	5f495754 	.word	0x5f495754
   89134:	5f444d43 	.word	0x5f444d43
   89138:	4b434950 	.word	0x4b434950
   8913c:	535f5055 	.word	0x535f5055
   89140:	55544154 	.word	0x55544154
   89144:	00000a53 	.word	0x00000a53
   89148:	5f495754 	.word	0x5f495754
   8914c:	5f444d43 	.word	0x5f444d43
   89150:	504f5244 	.word	0x504f5244
   89154:	5f46464f 	.word	0x5f46464f
   89158:	52415453 	.word	0x52415453
   8915c:	00000a54 	.word	0x00000a54
   89160:	5f495754 	.word	0x5f495754
   89164:	5f444d43 	.word	0x5f444d43
   89168:	504f5244 	.word	0x504f5244
   8916c:	5f46464f 	.word	0x5f46464f
   89170:	54415453 	.word	0x54415453
   89174:	000a5355 	.word	0x000a5355
   89178:	5f495754 	.word	0x5f495754
   8917c:	5f444d43 	.word	0x5f444d43
   89180:	4f525245 	.word	0x4f525245
   89184:	00000a52 	.word	0x00000a52
   89188:	6f727265 	.word	0x6f727265
   8918c:	00000a72 	.word	0x00000a72
   89190:	6c696146 	.word	0x6c696146
   89194:	31313120 	.word	0x31313120
   89198:	00000000 	.word	0x00000000
   8919c:	6c696146 	.word	0x6c696146
   891a0:	32323220 	.word	0x32323220
   891a4:	00000000 	.word	0x00000000
   891a8:	6c696146 	.word	0x6c696146
   891ac:	33333320 	.word	0x33333320
   891b0:	00000000 	.word	0x00000000
   891b4:	4f525245 	.word	0x4f525245
   891b8:	69702052 	.word	0x69702052
   891bc:	70756b63 	.word	0x70756b63
   891c0:	61747320 	.word	0x61747320
   891c4:	00737574 	.word	0x00737574
   891c8:	3a746f67 	.word	0x3a746f67
   891cc:	20782520 	.word	0x20782520
   891d0:	000a7525 	.word	0x000a7525
   891d4:	6f727245 	.word	0x6f727245
   891d8:	6e6f2072 	.word	0x6e6f2072
   891dc:	6e657320 	.word	0x6e657320
   891e0:	74732064 	.word	0x74732064
   891e4:	73757461 	.word	0x73757461
   891e8:	63697020 	.word	0x63697020
   891ec:	0070756b 	.word	0x0070756b
   891f0:	69736e49 	.word	0x69736e49
   891f4:	67206564 	.word	0x67206564
   891f8:	4e6f746f 	.word	0x4e6f746f
   891fc:	00747865 	.word	0x00747865
   89200:	746f520a 	.word	0x746f520a
   89204:	6e697461 	.word	0x6e697461
   89208:	64252067 	.word	0x64252067
   8920c:	00000000 	.word	0x00000000
   89210:	202e2e2e 	.word	0x202e2e2e
   89214:	6c6c6f72 	.word	0x6c6c6f72
   89218:	20276e69 	.word	0x20276e69
   8921c:	002e2e2e 	.word	0x002e2e2e
   89220:	6820490a 	.word	0x6820490a
   89224:	20657661 	.word	0x20657661
   89228:	69727261 	.word	0x69727261
   8922c:	21646576 	.word	0x21646576
   89230:	21212121 	.word	0x21212121
   89234:	21212121 	.word	0x21212121
   89238:	21212121 	.word	0x21212121
   8923c:	21212121 	.word	0x21212121
   89240:	20212121 	.word	0x20212121
   89244:	000a6425 	.word	0x000a6425
   89248:	4473695f 	.word	0x4473695f
   8924c:	50656e6f 	.word	0x50656e6f
   89250:	756b6369 	.word	0x756b6369
   89254:	00000070 	.word	0x00000070
   89258:	4473695f 	.word	0x4473695f
   8925c:	44656e6f 	.word	0x44656e6f
   89260:	6f706f72 	.word	0x6f706f72
   89264:	00006666 	.word	0x00006666
   89268:	76697244 	.word	0x76697244
   8926c:	20676e69 	.word	0x20676e69
   89270:	25206f74 	.word	0x25206f74
   89274:	00000a64 	.word	0x00000a64
   89278:	69727241 	.word	0x69727241
   8927c:	20646576 	.word	0x20646576
   89280:	25205441 	.word	0x25205441
   89284:	00000a64 	.word	0x00000a64
   89288:	6c6c6f63 	.word	0x6c6c6f63
   8928c:	41746365 	.word	0x41746365
   89290:	203d6c6c 	.word	0x203d6c6c
   89294:	00006425 	.word	0x00006425
   89298:	44746573 	.word	0x44746573
   8929c:	50656e6f 	.word	0x50656e6f
   892a0:	756b6369 	.word	0x756b6369
   892a4:	00000a70 	.word	0x00000a70
   892a8:	44746573 	.word	0x44746573
   892ac:	44656e6f 	.word	0x44656e6f
   892b0:	6f706f72 	.word	0x6f706f72
   892b4:	000a6666 	.word	0x000a6666
   892b8:	6b636f53 	.word	0x6b636f53
   892bc:	00000000 	.word	0x00000000
   892c0:	73616c47 	.word	0x73616c47
   892c4:	00000073 	.word	0x00000073
   892c8:	65627543 	.word	0x65627543
   892cc:	00000000 	.word	0x00000000
   892d0:	706f7244 	.word	0x706f7244
   892d4:	66666f20 	.word	0x66666f20
   892d8:	00000000 	.word	0x00000000
   892dc:	69736e49 	.word	0x69736e49
   892e0:	72206564 	.word	0x72206564
   892e4:	7461746f 	.word	0x7461746f
   892e8:	66654c65 	.word	0x66654c65
   892ec:	00000074 	.word	0x00000074
   892f0:	76697244 	.word	0x76697244
   892f4:	00676e69 	.word	0x00676e69
   892f8:	09097325 	.word	0x09097325
   892fc:	25096325 	.word	0x25096325
   89300:	75250975 	.word	0x75250975
   89304:	0d752509 	.word	0x0d752509
   89308:	0000000a 	.word	0x0000000a
   8930c:	454c4449 	.word	0x454c4449
   89310:	00000000 	.word	0x00000000
   89314:	00000a0d 	.word	0x00000a0d
   89318:	20726d54 	.word	0x20726d54
   8931c:	00637653 	.word	0x00637653
   89320:	3e3e3e0a 	.word	0x3e3e3e0a
   89324:	3e3e3e3e 	.word	0x3e3e3e3e
   89328:	3e3e3e3e 	.word	0x3e3e3e3e
   8932c:	4952443e 	.word	0x4952443e
   89330:	474e4956 	.word	0x474e4956
   89334:	204f5420 	.word	0x204f5420
   89338:	454a424f 	.word	0x454a424f
   8933c:	3c3c5443 	.word	0x3c3c5443
   89340:	3c3c3c3c 	.word	0x3c3c3c3c
   89344:	3c3c3c3c 	.word	0x3c3c3c3c
   89348:	000a3c3c 	.word	0x000a3c3c
   8934c:	4f544f47 	.word	0x4f544f47
   89350:	43495020 	.word	0x43495020
   89354:	2050554b 	.word	0x2050554b
   89358:	4d4f5246 	.word	0x4d4f5246
   8935c:	49524420 	.word	0x49524420
   89360:	00004556 	.word	0x00004556
   89364:	4f544f47 	.word	0x4f544f47
   89368:	4f524420 	.word	0x4f524420
   8936c:	46464f50 	.word	0x46464f50
   89370:	4f524620 	.word	0x4f524620
   89374:	5244204d 	.word	0x5244204d
   89378:	00455649 	.word	0x00455649
   8937c:	746f470a 	.word	0x746f470a
   89380:	6c61566f 	.word	0x6c61566f
   89384:	25203d20 	.word	0x25203d20
   89388:	00000075 	.word	0x00000075
   8938c:	72746c55 	.word	0x72746c55
   89390:	756f7361 	.word	0x756f7361
   89394:	6620646e 	.word	0x6620646e
   89398:	646e756f 	.word	0x646e756f
   8939c:	6a626f20 	.word	0x6a626f20
   893a0:	20746365 	.word	0x20746365
   893a4:	74736964 	.word	0x74736964
   893a8:	65636e61 	.word	0x65636e61
   893ac:	0000000a 	.word	0x0000000a
   893b0:	74736944 	.word	0x74736944
   893b4:	65636e61 	.word	0x65636e61
   893b8:	206f7420 	.word	0x206f7420
   893bc:	656a626f 	.word	0x656a626f
   893c0:	203a7463 	.word	0x203a7463
   893c4:	000a7525 	.word	0x000a7525
   893c8:	6c676e41 	.word	0x6c676e41
   893cc:	6f742065 	.word	0x6f742065
   893d0:	6a626f20 	.word	0x6a626f20
   893d4:	3a746365 	.word	0x3a746365
   893d8:	0a752520 	.word	0x0a752520
   893dc:	00000000 	.word	0x00000000
   893e0:	69646f4d 	.word	0x69646f4d
   893e4:	6e697966 	.word	0x6e697966
   893e8:	72642067 	.word	0x72642067
   893ec:	6e697669 	.word	0x6e697669
   893f0:	00000a67 	.word	0x00000a67
   893f4:	54494e49 	.word	0x54494e49
   893f8:	4d52415f 	.word	0x4d52415f
   893fc:	00000000 	.word	0x00000000
   89400:	52415453 	.word	0x52415453
   89404:	20444554 	.word	0x20444554
   89408:	4b434950 	.word	0x4b434950
   8940c:	00005055 	.word	0x00005055
   89410:	4c494146 	.word	0x4c494146
   89414:	54204445 	.word	0x54204445
   89418:	5453204f 	.word	0x5453204f
   8941c:	5f545241 	.word	0x5f545241
   89420:	4b434950 	.word	0x4b434950
   89424:	00005055 	.word	0x00005055
   89428:	4b434950 	.word	0x4b434950
   8942c:	465f5055 	.word	0x465f5055
   89430:	454c4941 	.word	0x454c4941
   89434:	00000044 	.word	0x00000044
   89438:	4b434950 	.word	0x4b434950
   8943c:	445f5055 	.word	0x445f5055
   89440:	5f454e4f 	.word	0x5f454e4f
   89444:	56495244 	.word	0x56495244
   89448:	00000045 	.word	0x00000045
   8944c:	4b434950 	.word	0x4b434950
   89450:	445f5055 	.word	0x445f5055
   89454:	00454e4f 	.word	0x00454e4f
   89458:	66206f67 	.word	0x66206f67
   8945c:	6177726f 	.word	0x6177726f
   89460:	6f206472 	.word	0x6f206472
   89464:	61622072 	.word	0x61622072
   89468:	00006b63 	.word	0x00006b63
   8946c:	76697244 	.word	0x76697244
   89470:	20676e69 	.word	0x20676e69
   89474:	77726f66 	.word	0x77726f66
   89478:	2f647261 	.word	0x2f647261
   8947c:	6b636162 	.word	0x6b636162
   89480:	64726177 	.word	0x64726177
   89484:	00000000 	.word	0x00000000
   89488:	6a64410a 	.word	0x6a64410a
   8948c:	69747375 	.word	0x69747375
   89490:	7020676e 	.word	0x7020676e
   89494:	7469736f 	.word	0x7469736f
   89498:	206e6f69 	.word	0x206e6f69
   8949c:	69727564 	.word	0x69727564
   894a0:	7020676e 	.word	0x7020676e
   894a4:	756b6369 	.word	0x756b6369
   894a8:	21212170 	.word	0x21212170
   894ac:	00000000 	.word	0x00000000
   894b0:	4c494146 	.word	0x4c494146
   894b4:	4f542044 	.word	0x4f542044
   894b8:	41545320 	.word	0x41545320
   894bc:	44205452 	.word	0x44205452
   894c0:	4f504f52 	.word	0x4f504f52
   894c4:	00004646 	.word	0x00004646
   894c8:	504f5244 	.word	0x504f5244
   894cc:	5f46464f 	.word	0x5f46464f
   894d0:	454e4f44 	.word	0x454e4f44
   894d4:	0000000a 	.word	0x0000000a
   894d8:	504f5244 	.word	0x504f5244
   894dc:	5f46464f 	.word	0x5f46464f
   894e0:	4e4e5552 	.word	0x4e4e5552
   894e4:	0a474e49 	.word	0x0a474e49
   894e8:	00000000 	.word	0x00000000
   894ec:	504f5244 	.word	0x504f5244
   894f0:	5f46464f 	.word	0x5f46464f
   894f4:	4c494146 	.word	0x4c494146
   894f8:	000a4445 	.word	0x000a4445
   894fc:	504f5244 	.word	0x504f5244
   89500:	5f46464f 	.word	0x5f46464f
   89504:	454c4449 	.word	0x454c4449
   89508:	0000000a 	.word	0x0000000a
   8950c:	6c696166 	.word	0x6c696166
   89510:	74206465 	.word	0x74206465
   89514:	73206977 	.word	0x73206977
   89518:	63746977 	.word	0x63746977
   8951c:	64252068 	.word	0x64252068
   89520:	0000000a 	.word	0x0000000a
   89524:	736e6f43 	.word	0x736e6f43
   89528:	20656c6f 	.word	0x20656c6f
   8952c:	64616572 	.word	0x64616572
   89530:	00000a79 	.word	0x00000a79
   89534:	3d3d3d3d 	.word	0x3d3d3d3d
   89538:	3d3d3d3d 	.word	0x3d3d3d3d
   8953c:	3d3d3d3d 	.word	0x3d3d3d3d
   89540:	00000a3d 	.word	0x00000a3d
   89544:	76697244 	.word	0x76697244
   89548:	4f6f5465 	.word	0x4f6f5465
   8954c:	63656a62 	.word	0x63656a62
   89550:	00000074 	.word	0x00000074
   89554:	6c696146 	.word	0x6c696146
   89558:	74206465 	.word	0x74206465
   8955c:	7263206f 	.word	0x7263206f
   89560:	65746165 	.word	0x65746165
   89564:	69724420 	.word	0x69724420
   89568:	6f546576 	.word	0x6f546576
   8956c:	656a624f 	.word	0x656a624f
   89570:	742d7463 	.word	0x742d7463
   89574:	006b7361 	.word	0x006b7361
   89578:	72746c55 	.word	0x72746c55
   8957c:	6e655361 	.word	0x6e655361
   89580:	00726f73 	.word	0x00726f73
   89584:	6c696146 	.word	0x6c696146
   89588:	74206465 	.word	0x74206465
   8958c:	7263206f 	.word	0x7263206f
   89590:	65746165 	.word	0x65746165
   89594:	746c5520 	.word	0x746c5520
   89598:	65536172 	.word	0x65536172
   8959c:	726f736e 	.word	0x726f736e
   895a0:	7361742d 	.word	0x7361742d
   895a4:	0000006b 	.word	0x0000006b
   895a8:	6d6d6f43 	.word	0x6d6d6f43
   895ac:	63696e75 	.word	0x63696e75
   895b0:	6f697461 	.word	0x6f697461
   895b4:	0000006e 	.word	0x0000006e
   895b8:	6c696146 	.word	0x6c696146
   895bc:	74206465 	.word	0x74206465
   895c0:	7263206f 	.word	0x7263206f
   895c4:	65746165 	.word	0x65746165
   895c8:	6d6f4320 	.word	0x6d6f4320
   895cc:	696e756d 	.word	0x696e756d
   895d0:	69746163 	.word	0x69746163
   895d4:	742d6e6f 	.word	0x742d6e6f
   895d8:	006b7361 	.word	0x006b7361
   895dc:	74727173 	.word	0x74727173
   895e0:	00000000 	.word	0x00000000

000895e4 <npio2_hw>:
   895e4:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   895f4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   89604:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   89614:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   89624:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   89634:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   89644:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   89654:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00089664 <two_over_pi>:
   89664:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   89674:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   89684:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   89694:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   896a4:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   896b4:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   896c4:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   896d4:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   896e4:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   896f4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   89704:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   89714:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   89724:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   89734:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   89744:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   89754:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   89764:	0060e27b 00c08c6b                       {.`.k...

0008976c <init_jk>:
   8976c:	00000002 00000003 00000004 00000006     ................
   8977c:	00000000                                ....

00089780 <PIo2>:
   89780:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
   89790:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
   897a0:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
   897b0:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

000897c0 <atanlo>:
   897c0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   897d0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

000897e0 <atanhi>:
   897e0:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   897f0:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   89800:	00000043                                C...

00089804 <_global_impure_ptr>:
   89804:	20070278 33323130 37363534 42413938     x.. 0123456789AB
   89814:	46454443 00000000 33323130 37363534     CDEF....01234567
   89824:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   89834:	0000296c                                l)..

00089838 <zeroes.6721>:
   89838:	30303030 30303030 30303030 30303030     0000000000000000

00089848 <blanks.6720>:
   89848:	20202020 20202020 20202020 20202020                     

00089858 <_init>:
   89858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8985a:	bf00      	nop
   8985c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8985e:	bc08      	pop	{r3}
   89860:	469e      	mov	lr, r3
   89862:	4770      	bx	lr

00089864 <__init_array_start>:
   89864:	0008781d 	.word	0x0008781d

00089868 <__frame_dummy_init_array_entry>:
   89868:	00080119                                ....

0008986c <_fini>:
   8986c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8986e:	bf00      	nop
   89870:	bcf8      	pop	{r3, r4, r5, r6, r7}
   89872:	bc08      	pop	{r3}
   89874:	469e      	mov	lr, r3
   89876:	4770      	bx	lr

00089878 <__fini_array_start>:
   89878:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007026c 	.word	0x2007026c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <twi_masterPickupStatus>:
20070138:	00000005                                ....

2007013c <periodv>:
2007013c:	0000067c                                |...

20070140 <kP>:
20070140:	00000000 3ff00000                       .......?

20070148 <periodh>:
20070148:	000006a4 00000000                       ........

20070150 <tS>:
20070150:	47ae147b 3f847ae1                       {..G.z.?

20070158 <kD>:
20070158:	00000000 3ff00000                       .......?

20070160 <kI>:
20070160:	00000000 3ff00000                       .......?

20070168 <x1_pos>:
20070168:	00320032                                         2.

2007016a <y1_pos>:
2007016a:	005a0032                                         2.

2007016c <currentAngle>:
2007016c:	0000005a                                Z...

20070170 <objects>:
20070170:	0032012c 000892b8 015e012c 000892c0     ,.2.....,.^.....
20070180:	00c800c8 000892c8 012c0064 000892d0     ........d.,.....

20070190 <pulse_channels>:
20070190:	40094000 00000000 0000000b 00010000     .@.@............
200701a0:	00000000 0000c350 00000000 00000000     ....P...........
	...
200701bc:	00000024 00000043 00000001 000007d0     $...C...........
200701cc:	40094000 00000001 0000000b 00010000     .@.@............
200701dc:	00000000 0000c350 00000000 00000000     ....P...........
	...
200701f8:	00000024 00000045 00000001 000007d0     $...E...........

20070208 <pulse_timers>:
20070208:	40080000 00000001 0000001c 0000001c     ...@............
20070218:	00090600 00000002 00000000 00000008     ................
20070228:	00000002 40080000 00000000 0000001b     .......@........
20070238:	0000001b 00090600 00000039 00000001     ........9.......
20070248:	00000008 00000002                       ........

20070250 <pulse_clock_setting>:
20070250:	000f4240 00000000 0501bd00              @B..........

2007025c <uxCriticalNesting>:
2007025c:	aaaaaaaa                                ....

20070260 <xFreeBytesRemaining>:
20070260:	0000a000                                ....

20070264 <xNextTaskUnblockTime>:
20070264:	ffffffff                                ....

20070268 <g_interrupt_enabled>:
20070268:	00000001                                ....

2007026c <SystemCoreClock>:
2007026c:	003d0900                                ..=.

20070270 <__fdlib_version>:
20070270:	00000001 00000000                       ........

20070278 <impure_data>:
20070278:	00000000 20070564 200705cc 20070634     ....d.. ... 4.. 
	...
200702ac:	00089800 00000000 00000000 00000000     ................
	...
20070320:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070330:	0005deec 0000000b 00000000 00000000     ................
	...

200706a0 <_impure_ptr>:
200706a0:	20070278                                x.. 

200706a4 <lc_ctype_charset>:
200706a4:	49435341 00000049 00000000 00000000     ASCII...........
	...

200706c4 <__mb_cur_max>:
200706c4:	00000001                                ....

200706c8 <__malloc_av_>:
	...
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 
200709d0:	200709c8 200709c8 200709d0 200709d0     ... ... ... ... 
200709e0:	200709d8 200709d8 200709e0 200709e0     ... ... ... ... 
200709f0:	200709e8 200709e8 200709f0 200709f0     ... ... ... ... 
20070a00:	200709f8 200709f8 20070a00 20070a00     ... ... ... ... 
20070a10:	20070a08 20070a08 20070a10 20070a10     ... ... ... ... 
20070a20:	20070a18 20070a18 20070a20 20070a20     ... ...  ..  .. 
20070a30:	20070a28 20070a28 20070a30 20070a30     (.. (.. 0.. 0.. 
20070a40:	20070a38 20070a38 20070a40 20070a40     8.. 8.. @.. @.. 
20070a50:	20070a48 20070a48 20070a50 20070a50     H.. H.. P.. P.. 
20070a60:	20070a58 20070a58 20070a60 20070a60     X.. X.. `.. `.. 
20070a70:	20070a68 20070a68 20070a70 20070a70     h.. h.. p.. p.. 
20070a80:	20070a78 20070a78 20070a80 20070a80     x.. x.. ... ... 
20070a90:	20070a88 20070a88 20070a90 20070a90     ... ... ... ... 
20070aa0:	20070a98 20070a98 20070aa0 20070aa0     ... ... ... ... 
20070ab0:	20070aa8 20070aa8 20070ab0 20070ab0     ... ... ... ... 
20070ac0:	20070ab8 20070ab8 20070ac0 20070ac0     ... ... ... ... 

20070ad0 <__malloc_trim_threshold>:
20070ad0:	00020000                                ....

20070ad4 <__malloc_sbrk_base>:
20070ad4:	ffffffff                                ....

20070ad8 <__wctomb>:
20070ad8:	00088e41                                A...
