INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
ERROR: [VRFC 10-487] character 'F' is not in element type std_ulogic [/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osorniog/Bureau/Projet Systeme Info/ALU/ALU.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
