#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Thu Dec 05 02:23:02 2013
# Process ID: 10368
# Log file: C:/ise/cpldcode/flash/planAhead_run_1/planAhead.log
# Journal file: C:/ise/cpldcode/flash/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/ise/cpldcode/flash/pa.fromNetlist.tcl
# create_project -name flash -dir "C:/ise/cpldcode/flash/planAhead_run_1" -part xc3s1200efg320-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/ise/cpldcode/flash/flash.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/ise/cpldcode/flash} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "flash.ucf" [current_fileset -constrset]
Adding file 'C:/ise/cpldcode/flash/flash.ucf' to fileset 'constrs_1'
# add_files [list {flash.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-5
Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design flash.ngc ...
WARNING:NetListWriters:298 - No output is written to flash.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file flash.edif ...
ngc2edif: Total memory usage is 88676 kilobytes

Parsing EDIF File [./planAhead_run_1/flash.data/cache/flash_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/flash.data/cache/flash_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/ise/cpldcode/flash/flash.ucf]
Finished Parsing UCF File [C:/ise/cpldcode/flash/flash.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b40343c5
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 595.859 ; gain = 138.918
startgroup
set_property package_pin H16 [get_ports {addr_ram1[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {addr_ram1[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {addr_ram1[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {addr_ram1[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {addr_ram1[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {addr_ram1[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {addr_ram1[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {addr_ram1[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {addr_ram1[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {addr_ram1[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {addr_ram1[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {addr_ram1[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {addr_ram1[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {addr_ram1[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {addr_ram1[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {addr_ram1[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {addr_ram1[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {data_ram1[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {data_ram1[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {data_ram1[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {data_ram1[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {data_ram1[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {data_ram1[10]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {data_ram1[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {data_ram1[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {data_ram1[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {data_ram1[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {data_ram1[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {data_ram1[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {data_ram1[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {data_ram1[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {data_ram1[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {data_ram1[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {data_ram1[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {data_ram1[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {data_ram1[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {data_ram1[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {data_ram1[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {data_ram1[0]}]
endgroup
startgroup
set_property package_pin K4 [get_ports {flash_addr[22]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {flash_addr[21]}]
endgroup
startgroup
set_property package_pin K6 [get_ports {flash_addr[20]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {flash_addr[19]}]
endgroup
startgroup
set_property package_pin L2 [get_ports {flash_addr[18]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {flash_addr[17]}]
endgroup
startgroup
set_property package_pin L4 [get_ports {flash_addr[16]}]
endgroup
startgroup
set_property package_pin L5 [get_ports {flash_addr[15]}]
endgroup
startgroup
set_property package_pin L6 [get_ports {flash_addr[14]}]
endgroup
startgroup
set_property package_pin M3 [get_ports {flash_addr[13]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {flash_addr[12]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {flash_addr[11]}]
endgroup
startgroup
set_property package_pin M6 [get_ports {flash_addr[10]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {flash_addr[9]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {flash_addr[8]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {flash_addr[7]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {flash_addr[6]}]
endgroup
startgroup
set_property package_pin P3 [get_ports {flash_addr[5]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {flash_addr[4]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {flash_addr[3]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {flash_addr[2]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {flash_addr[1]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {flash_data[15]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {flash_data[14]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {flash_data[13]}]
endgroup
startgroup
set_property package_pin G4 [get_ports {flash_data[12]}]
endgroup
startgroup
set_property package_pin G5 [get_ports {flash_data[11]}]
endgroup
startgroup
set_property package_pin G6 [get_ports {flash_data[10]}]
endgroup
startgroup
set_property package_pin H1 [get_ports {flash_data[9]}]
endgroup
startgroup
set_property package_pin H2 [get_ports {flash_data[8]}]
endgroup
startgroup
set_property package_pin H3 [get_ports {flash_data[7]}]
endgroup
startgroup
set_property package_pin H4 [get_ports {flash_data[6]}]
endgroup
startgroup
set_property package_pin H5 [get_ports {flash_data[5]}]
endgroup
startgroup
set_property package_pin H6 [get_ports {flash_data[4]}]
endgroup
startgroup
set_property package_pin J1 [get_ports {flash_data[3]}]
endgroup
startgroup
set_property package_pin J2 [get_ports {flash_data[2]}]
endgroup
startgroup
set_property package_pin J4 [get_ports {flash_data[1]}]
endgroup
startgroup
set_property package_pin J5 [get_ports {flash_data[0]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {led[15]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {led[14]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {led[13]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {led[12]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[11]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[10]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {led[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {led[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {led[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {led[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {led[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {led[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin A16 [get_ports data_ready]
endgroup
startgroup
set_property package_pin U9 [get_ports key]
endgroup
startgroup
set_property package_pin U10 [get_ports reset]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin M15 [get_ports ram1_en]
endgroup
startgroup
set_property package_pin M16 [get_ports ram1_oe]
endgroup
startgroup
set_property package_pin M18 [get_ports ram1_rw]
endgroup
startgroup
set_property package_pin C1 [get_ports flash_byte]
endgroup
startgroup
set_property package_pin E4 [get_ports flash_ce]
endgroup
startgroup
set_property package_pin E1 [get_ports flash_oe]
endgroup
startgroup
set_property package_pin D1 [get_ports flash_rp]
endgroup
startgroup
set_property package_pin C2 [get_ports flash_vpen]
endgroup
startgroup
set_property package_pin D4 [get_ports flash_we]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/ise/cpldcode/flash\planAhead_pid10368.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 05 02:37:23 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
