// Seed: 3212862407
module module_0;
  if (1) begin : LABEL_0
    assign id_1 = id_1;
  end else begin : LABEL_0
    always @(*) begin : LABEL_0
      id_2 <= id_2 == id_2;
      id_2 <= id_2;
      wait (1);
      id_2 <= #id_2 id_2;
      id_2 <= {1{id_2}};
    end
  end
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1,
    input tri0 id_2,
    input tri0 id_3
);
  assign id_5 = 1;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    input logic id_8,
    output tri1 id_9,
    output tri1 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    output uwire id_15,
    output supply1 id_16,
    input uwire id_17,
    output tri id_18,
    input wand id_19,
    input supply1 id_20,
    input wand id_21,
    input wire id_22,
    output logic id_23
);
  assign id_5 = 1;
  id_25(
      .id_0(1),
      .id_1(id_12 == id_15),
      .id_2(1),
      .id_3(id_3),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_22),
      .id_9(id_13),
      .id_10(id_6),
      .id_11(1),
      .id_12(id_2),
      .id_13(id_21 !== 1 == id_22),
      .id_14(1 ? 1'd0 : 1),
      .id_15(id_3),
      .id_16(1),
      .id_17(1),
      .id_18(1 - id_19)
  );
  uwire id_26 = id_14;
  module_0 modCall_1 ();
  id_27 :
  assert property (@(posedge id_21) id_11)
  else id_23 <= id_8;
endmodule
