#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 24 22:10:22 2020
# Process ID: 5880
# Current directory: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10740 C:\Users\95135\Desktop\final_0923\0924_latest\0922_1706\0922_1706.xpr
# Log file: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/vivado.log
# Journal file: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/95135/Desktop/final_0923/0922_1706' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 777.082 ; gain = 139.238
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/beq_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beq_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/hazards_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazards_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_waddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_waddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_wdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_wdata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xelab -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.beq_judge
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.mux_num1
Compiling module xil_defaultlib.mux_num2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_reg_waddr
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mux_reg_wdata
Compiling module xil_defaultlib.hazards_unit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 840.848 ; gain = 31.348
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 ns
reading instruction...
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
run 60 ns
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
run 60 ns
run 60 ns
run 60 ns
run 60 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
reading instruction...
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
run all
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
reading instruction...
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
run all
save_wave_config {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/beq_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beq_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/hazards_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazards_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_waddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_waddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_wdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_wdata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xelab -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.beq_judge
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.mux_num1
Compiling module xil_defaultlib.mux_num2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_reg_waddr
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mux_reg_wdata
Compiling module xil_defaultlib.hazards_unit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 900.934 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 24 23:13:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
[Thu Sep 24 23:13:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 935.414 ; gain = 17.309
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2174.324 ; gain = 1238.910
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xelab -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2218.758 ; gain = 0.000
run 20 ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 24 23:29:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
[Thu Sep 24 23:29:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.672 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 24 23:37:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/beq_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beq_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/hazards_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazards_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_num2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_num2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_waddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_waddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/mux_reg_wdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_reg_wdata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
"xelab -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 27ab8f4cf3cf4056a088f21d2727876f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.beq_judge
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.mux_num1
Compiling module xil_defaultlib.mux_num2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_reg_waddr
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mux_reg_wdata
Compiling module xil_defaultlib.hazards_unit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
reading instruction...
$stop called at time : 530 ns : File "C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.102 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.102 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Sep 24 23:41:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 24 23:42:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Sep 24 23:45:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 24 23:47:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2349.105 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 24 23:54:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Sep 24 23:56:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep 24 23:59:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 25 00:06:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Sep 25 00:07:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 25 00:08:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Sep 25 00:19:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 25 00:22:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Sep 25 00:26:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 25 00:27:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/95135/Desktop/final_0923/0924_latest/0922_1706/0922_1706.runs/impl_1/soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 00:38:44 2020...
