genLog
runLog
*.log
*.vcd
*.swp
*.xlsx*
*.jpg
*.tags
.o
.alib
generated/
lib_managed/
target/
.DS_Store
genVerilog/
test_run_dir/
psim/
pcu_sim/
app_out/
sim_out/
hw_out/
*.bin
