#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Dec 10 10:40:37 2025
# Process ID: 2890
# Log file: /home/ise/VM/computer-architecture-lab_2025_Fall/S06/planAhead_run_1/planAhead.log
# Journal file: /home/ise/VM/computer-architecture-lab_2025_Fall/S06/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -3146 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/VM/computer-architecture-lab_2025_Fall/S06/pa.fromNetlist.tcl
# create_project -name S06 -dir "/home/ise/VM/computer-architecture-lab_2025_Fall/S06/planAhead_run_2" -part xc3s400pq208-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/VM/computer-architecture-lab_2025_Fall/S06/Shift_Register_Top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/VM/computer-architecture-lab_2025_Fall/S06} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Shift_Register_Top.ucf" [current_fileset -constrset]
Adding file '/home/ise/VM/computer-architecture-lab_2025_Fall/S06/Shift_Register_Top.ucf' to fileset 'constrs_1'
# add_files [list {Shift_Register_Top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Shift_Register_Top.ngc ...
WARNING:NetListWriters:298 - No output is written to Shift_Register_Top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Multiplex_7Segment_Inst/seg_data<5 : 0>
   on block Shift_Register_Top is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file Shift_Register_Top.edif ...
ngc2edif: Total memory usage is 104560 kilobytes

Parsing EDIF File [./planAhead_run_2/S06.data/cache/Shift_Register_Top_ngc_958e3683.edif]
Finished Parsing EDIF File [./planAhead_run_2/S06.data/cache/Shift_Register_Top_ngc_958e3683.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [/home/ise/VM/computer-architecture-lab_2025_Fall/S06/Shift_Register_Top.ucf]
Finished Parsing UCF File [/home/ise/VM/computer-architecture-lab_2025_Fall/S06/Shift_Register_Top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 88903597
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2738.008 ; gain = 96.188
startgroup
set_property package_pin P42 [get_ports {q[3]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {q[2]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {q[1]}]
endgroup
startgroup
set_property package_pin P45 [get_ports {q[0]}]
endgroup
save_constraints
