// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Fri Jun 13 21:14:49 2025
// Host        : Hi running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_imageProcessTop_0_0_sim_netlist.v
// Design      : design_1_imageProcessTop_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_imageProcessTop_0_0,imageProcessTop,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "imageProcessTop,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (axi_clk,
    axi_reset_n,
    i_data_valid,
    s_axi_data,
    o_data_ready,
    o_data_valid,
    m_axi_data,
    tlast,
    i_data_ready,
    o_intr);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_clk, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input axi_clk;
  input axi_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input i_data_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [31:0]s_axi_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output o_data_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) output o_data_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [31:0]m_axi_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) output tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input i_data_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 o_intr INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME o_intr, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output o_intr;

  wire \<const0> ;
  wire Gx2_reg_i_22_n_0;
  wire Gx2_reg_i_54_n_0;
  wire Gy2_reg_i_21_n_0;
  wire Gy2_reg_i_29_n_0;
  wire Gy2_reg_i_30_n_0;
  wire axi_clk;
  wire axi_reset_n;
  wire i_data_ready;
  wire i_data_valid;
  wire inst_n_0;
  wire inst_n_1;
  wire inst_n_10;
  wire inst_n_11;
  wire inst_n_12;
  wire inst_n_13;
  wire inst_n_14;
  wire inst_n_15;
  wire inst_n_16;
  wire inst_n_17;
  wire inst_n_18;
  wire inst_n_19;
  wire inst_n_2;
  wire inst_n_20;
  wire inst_n_21;
  wire inst_n_22;
  wire inst_n_23;
  wire inst_n_24;
  wire inst_n_25;
  wire inst_n_26;
  wire inst_n_3;
  wire inst_n_4;
  wire inst_n_5;
  wire inst_n_6;
  wire inst_n_7;
  wire inst_n_8;
  wire inst_n_9;
  wire [16:16]\^m_axi_data ;
  wire \magnitude[0]_i_11_n_0 ;
  wire \magnitude[0]_i_12_n_0 ;
  wire \magnitude[0]_i_13_n_0 ;
  wire \magnitude[0]_i_14_n_0 ;
  wire \magnitude[0]_i_16_n_0 ;
  wire \magnitude[0]_i_17_n_0 ;
  wire \magnitude[0]_i_18_n_0 ;
  wire \magnitude[0]_i_19_n_0 ;
  wire \magnitude[0]_i_20_n_0 ;
  wire \magnitude[0]_i_21_n_0 ;
  wire \magnitude[0]_i_22_n_0 ;
  wire \magnitude[0]_i_23_n_0 ;
  wire \magnitude[0]_i_4_n_0 ;
  wire \magnitude[0]_i_6_n_0 ;
  wire \magnitude[0]_i_7_n_0 ;
  wire \magnitude[0]_i_8_n_0 ;
  wire \magnitude[0]_i_9_n_0 ;
  wire \magnitude[1]_i_11_n_0 ;
  wire \magnitude[1]_i_12_n_0 ;
  wire \magnitude[1]_i_13_n_0 ;
  wire \magnitude[1]_i_14_n_0 ;
  wire \magnitude[1]_i_16_n_0 ;
  wire \magnitude[1]_i_17_n_0 ;
  wire \magnitude[1]_i_18_n_0 ;
  wire \magnitude[1]_i_19_n_0 ;
  wire \magnitude[1]_i_21_n_0 ;
  wire \magnitude[1]_i_22_n_0 ;
  wire \magnitude[1]_i_23_n_0 ;
  wire \magnitude[1]_i_24_n_0 ;
  wire \magnitude[1]_i_4_n_0 ;
  wire \magnitude[1]_i_6_n_0 ;
  wire \magnitude[1]_i_7_n_0 ;
  wire \magnitude[1]_i_8_n_0 ;
  wire \magnitude[1]_i_9_n_0 ;
  wire \magnitude[2]_i_11_n_0 ;
  wire \magnitude[2]_i_12_n_0 ;
  wire \magnitude[2]_i_13_n_0 ;
  wire \magnitude[2]_i_14_n_0 ;
  wire \magnitude[2]_i_16_n_0 ;
  wire \magnitude[2]_i_17_n_0 ;
  wire \magnitude[2]_i_18_n_0 ;
  wire \magnitude[2]_i_19_n_0 ;
  wire \magnitude[2]_i_20_n_0 ;
  wire \magnitude[2]_i_21_n_0 ;
  wire \magnitude[2]_i_22_n_0 ;
  wire \magnitude[2]_i_23_n_0 ;
  wire \magnitude[2]_i_4_n_0 ;
  wire \magnitude[2]_i_6_n_0 ;
  wire \magnitude[2]_i_7_n_0 ;
  wire \magnitude[2]_i_8_n_0 ;
  wire \magnitude[2]_i_9_n_0 ;
  wire \magnitude[3]_i_11_n_0 ;
  wire \magnitude[3]_i_12_n_0 ;
  wire \magnitude[3]_i_13_n_0 ;
  wire \magnitude[3]_i_14_n_0 ;
  wire \magnitude[3]_i_17_n_0 ;
  wire \magnitude[3]_i_18_n_0 ;
  wire \magnitude[3]_i_19_n_0 ;
  wire \magnitude[3]_i_20_n_0 ;
  wire \magnitude[3]_i_25_n_0 ;
  wire \magnitude[3]_i_26_n_0 ;
  wire \magnitude[3]_i_27_n_0 ;
  wire \magnitude[3]_i_28_n_0 ;
  wire \magnitude[3]_i_4_n_0 ;
  wire \magnitude[3]_i_6_n_0 ;
  wire \magnitude[3]_i_7_n_0 ;
  wire \magnitude[3]_i_8_n_0 ;
  wire \magnitude[3]_i_9_n_0 ;
  wire \magnitude[4]_i_11_n_0 ;
  wire \magnitude[4]_i_12_n_0 ;
  wire \magnitude[4]_i_13_n_0 ;
  wire \magnitude[4]_i_14_n_0 ;
  wire \magnitude[4]_i_16_n_0 ;
  wire \magnitude[4]_i_17_n_0 ;
  wire \magnitude[4]_i_18_n_0 ;
  wire \magnitude[4]_i_19_n_0 ;
  wire \magnitude[4]_i_20_n_0 ;
  wire \magnitude[4]_i_21_n_0 ;
  wire \magnitude[4]_i_22_n_0 ;
  wire \magnitude[4]_i_23_n_0 ;
  wire \magnitude[4]_i_4_n_0 ;
  wire \magnitude[4]_i_6_n_0 ;
  wire \magnitude[4]_i_7_n_0 ;
  wire \magnitude[4]_i_8_n_0 ;
  wire \magnitude[4]_i_9_n_0 ;
  wire \magnitude[5]_i_11_n_0 ;
  wire \magnitude[5]_i_12_n_0 ;
  wire \magnitude[5]_i_13_n_0 ;
  wire \magnitude[5]_i_14_n_0 ;
  wire \magnitude[5]_i_16_n_0 ;
  wire \magnitude[5]_i_17_n_0 ;
  wire \magnitude[5]_i_18_n_0 ;
  wire \magnitude[5]_i_19_n_0 ;
  wire \magnitude[5]_i_21_n_0 ;
  wire \magnitude[5]_i_22_n_0 ;
  wire \magnitude[5]_i_23_n_0 ;
  wire \magnitude[5]_i_24_n_0 ;
  wire \magnitude[5]_i_4_n_0 ;
  wire \magnitude[5]_i_6_n_0 ;
  wire \magnitude[5]_i_7_n_0 ;
  wire \magnitude[5]_i_8_n_0 ;
  wire \magnitude[5]_i_9_n_0 ;
  wire \magnitude[6]_i_11_n_0 ;
  wire \magnitude[6]_i_12_n_0 ;
  wire \magnitude[6]_i_13_n_0 ;
  wire \magnitude[6]_i_14_n_0 ;
  wire \magnitude[6]_i_16_n_0 ;
  wire \magnitude[6]_i_17_n_0 ;
  wire \magnitude[6]_i_18_n_0 ;
  wire \magnitude[6]_i_19_n_0 ;
  wire \magnitude[6]_i_20_n_0 ;
  wire \magnitude[6]_i_21_n_0 ;
  wire \magnitude[6]_i_22_n_0 ;
  wire \magnitude[6]_i_23_n_0 ;
  wire \magnitude[6]_i_4_n_0 ;
  wire \magnitude[6]_i_6_n_0 ;
  wire \magnitude[6]_i_7_n_0 ;
  wire \magnitude[6]_i_8_n_0 ;
  wire \magnitude[6]_i_9_n_0 ;
  wire \magnitude[7]_i_10_n_0 ;
  wire \magnitude[7]_i_11_n_0 ;
  wire \magnitude[7]_i_12_n_0 ;
  wire \magnitude[7]_i_15_n_0 ;
  wire \magnitude[7]_i_16_n_0 ;
  wire \magnitude[7]_i_17_n_0 ;
  wire \magnitude[7]_i_18_n_0 ;
  wire \magnitude[7]_i_19_n_0 ;
  wire \magnitude[7]_i_21_n_0 ;
  wire \magnitude[7]_i_22_n_0 ;
  wire \magnitude[7]_i_24_n_0 ;
  wire \magnitude[7]_i_25_n_0 ;
  wire \magnitude[7]_i_26_n_0 ;
  wire \magnitude[7]_i_27_n_0 ;
  wire \magnitude[7]_i_28_n_0 ;
  wire \magnitude[7]_i_31_n_0 ;
  wire \magnitude[7]_i_32_n_0 ;
  wire \magnitude[7]_i_33_n_0 ;
  wire \magnitude[7]_i_34_n_0 ;
  wire \magnitude[7]_i_36_n_0 ;
  wire \magnitude[7]_i_37_n_0 ;
  wire \magnitude[7]_i_38_n_0 ;
  wire \magnitude[7]_i_39_n_0 ;
  wire \magnitude[7]_i_41_n_0 ;
  wire \magnitude[7]_i_42_n_0 ;
  wire \magnitude[7]_i_43_n_0 ;
  wire \magnitude[7]_i_44_n_0 ;
  wire \magnitude[7]_i_46_n_0 ;
  wire \magnitude[7]_i_47_n_0 ;
  wire \magnitude[7]_i_48_n_0 ;
  wire \magnitude[7]_i_49_n_0 ;
  wire \magnitude[7]_i_50_n_0 ;
  wire \magnitude[7]_i_51_n_0 ;
  wire \magnitude[7]_i_52_n_0 ;
  wire \magnitude[7]_i_54_n_0 ;
  wire \magnitude[7]_i_55_n_0 ;
  wire \magnitude[7]_i_56_n_0 ;
  wire \magnitude[7]_i_57_n_0 ;
  wire \magnitude[7]_i_58_n_0 ;
  wire \magnitude[7]_i_59_n_0 ;
  wire \magnitude[7]_i_5_n_0 ;
  wire \magnitude[7]_i_60_n_0 ;
  wire \magnitude[7]_i_61_n_0 ;
  wire \magnitude[7]_i_62_n_0 ;
  wire \magnitude[7]_i_63_n_0 ;
  wire \magnitude[7]_i_64_n_0 ;
  wire \magnitude[7]_i_65_n_0 ;
  wire \magnitude[7]_i_9_n_0 ;
  wire \magnitude_reg[0]_i_10_n_0 ;
  wire \magnitude_reg[0]_i_10_n_1 ;
  wire \magnitude_reg[0]_i_10_n_2 ;
  wire \magnitude_reg[0]_i_10_n_3 ;
  wire \magnitude_reg[0]_i_15_n_0 ;
  wire \magnitude_reg[0]_i_15_n_1 ;
  wire \magnitude_reg[0]_i_15_n_2 ;
  wire \magnitude_reg[0]_i_15_n_3 ;
  wire \magnitude_reg[0]_i_2_n_7 ;
  wire \magnitude_reg[0]_i_3_n_0 ;
  wire \magnitude_reg[0]_i_3_n_1 ;
  wire \magnitude_reg[0]_i_3_n_2 ;
  wire \magnitude_reg[0]_i_3_n_3 ;
  wire \magnitude_reg[0]_i_5_n_0 ;
  wire \magnitude_reg[0]_i_5_n_1 ;
  wire \magnitude_reg[0]_i_5_n_2 ;
  wire \magnitude_reg[0]_i_5_n_3 ;
  wire \magnitude_reg[1]_i_10_n_0 ;
  wire \magnitude_reg[1]_i_10_n_1 ;
  wire \magnitude_reg[1]_i_10_n_2 ;
  wire \magnitude_reg[1]_i_10_n_3 ;
  wire \magnitude_reg[1]_i_10_n_4 ;
  wire \magnitude_reg[1]_i_10_n_5 ;
  wire \magnitude_reg[1]_i_10_n_6 ;
  wire \magnitude_reg[1]_i_10_n_7 ;
  wire \magnitude_reg[1]_i_15_n_0 ;
  wire \magnitude_reg[1]_i_15_n_1 ;
  wire \magnitude_reg[1]_i_15_n_2 ;
  wire \magnitude_reg[1]_i_15_n_3 ;
  wire \magnitude_reg[1]_i_15_n_4 ;
  wire \magnitude_reg[1]_i_15_n_5 ;
  wire \magnitude_reg[1]_i_15_n_6 ;
  wire \magnitude_reg[1]_i_15_n_7 ;
  wire \magnitude_reg[1]_i_2_n_7 ;
  wire \magnitude_reg[1]_i_3_n_0 ;
  wire \magnitude_reg[1]_i_3_n_1 ;
  wire \magnitude_reg[1]_i_3_n_2 ;
  wire \magnitude_reg[1]_i_3_n_3 ;
  wire \magnitude_reg[1]_i_3_n_5 ;
  wire \magnitude_reg[1]_i_3_n_6 ;
  wire \magnitude_reg[1]_i_3_n_7 ;
  wire \magnitude_reg[1]_i_5_n_0 ;
  wire \magnitude_reg[1]_i_5_n_1 ;
  wire \magnitude_reg[1]_i_5_n_2 ;
  wire \magnitude_reg[1]_i_5_n_3 ;
  wire \magnitude_reg[1]_i_5_n_4 ;
  wire \magnitude_reg[1]_i_5_n_5 ;
  wire \magnitude_reg[1]_i_5_n_6 ;
  wire \magnitude_reg[1]_i_5_n_7 ;
  wire \magnitude_reg[2]_i_10_n_0 ;
  wire \magnitude_reg[2]_i_10_n_1 ;
  wire \magnitude_reg[2]_i_10_n_2 ;
  wire \magnitude_reg[2]_i_10_n_3 ;
  wire \magnitude_reg[2]_i_10_n_4 ;
  wire \magnitude_reg[2]_i_10_n_5 ;
  wire \magnitude_reg[2]_i_10_n_6 ;
  wire \magnitude_reg[2]_i_10_n_7 ;
  wire \magnitude_reg[2]_i_15_n_0 ;
  wire \magnitude_reg[2]_i_15_n_1 ;
  wire \magnitude_reg[2]_i_15_n_2 ;
  wire \magnitude_reg[2]_i_15_n_3 ;
  wire \magnitude_reg[2]_i_15_n_4 ;
  wire \magnitude_reg[2]_i_15_n_5 ;
  wire \magnitude_reg[2]_i_15_n_6 ;
  wire \magnitude_reg[2]_i_15_n_7 ;
  wire \magnitude_reg[2]_i_2_n_7 ;
  wire \magnitude_reg[2]_i_3_n_0 ;
  wire \magnitude_reg[2]_i_3_n_1 ;
  wire \magnitude_reg[2]_i_3_n_2 ;
  wire \magnitude_reg[2]_i_3_n_3 ;
  wire \magnitude_reg[2]_i_3_n_5 ;
  wire \magnitude_reg[2]_i_3_n_6 ;
  wire \magnitude_reg[2]_i_3_n_7 ;
  wire \magnitude_reg[2]_i_5_n_0 ;
  wire \magnitude_reg[2]_i_5_n_1 ;
  wire \magnitude_reg[2]_i_5_n_2 ;
  wire \magnitude_reg[2]_i_5_n_3 ;
  wire \magnitude_reg[2]_i_5_n_4 ;
  wire \magnitude_reg[2]_i_5_n_5 ;
  wire \magnitude_reg[2]_i_5_n_6 ;
  wire \magnitude_reg[2]_i_5_n_7 ;
  wire \magnitude_reg[3]_i_10_n_0 ;
  wire \magnitude_reg[3]_i_10_n_1 ;
  wire \magnitude_reg[3]_i_10_n_2 ;
  wire \magnitude_reg[3]_i_10_n_3 ;
  wire \magnitude_reg[3]_i_10_n_4 ;
  wire \magnitude_reg[3]_i_10_n_5 ;
  wire \magnitude_reg[3]_i_10_n_6 ;
  wire \magnitude_reg[3]_i_10_n_7 ;
  wire \magnitude_reg[3]_i_16_n_0 ;
  wire \magnitude_reg[3]_i_16_n_1 ;
  wire \magnitude_reg[3]_i_16_n_2 ;
  wire \magnitude_reg[3]_i_16_n_3 ;
  wire \magnitude_reg[3]_i_16_n_4 ;
  wire \magnitude_reg[3]_i_16_n_5 ;
  wire \magnitude_reg[3]_i_16_n_6 ;
  wire \magnitude_reg[3]_i_16_n_7 ;
  wire \magnitude_reg[3]_i_2_n_7 ;
  wire \magnitude_reg[3]_i_3_n_0 ;
  wire \magnitude_reg[3]_i_3_n_1 ;
  wire \magnitude_reg[3]_i_3_n_2 ;
  wire \magnitude_reg[3]_i_3_n_3 ;
  wire \magnitude_reg[3]_i_3_n_5 ;
  wire \magnitude_reg[3]_i_3_n_6 ;
  wire \magnitude_reg[3]_i_3_n_7 ;
  wire \magnitude_reg[3]_i_5_n_0 ;
  wire \magnitude_reg[3]_i_5_n_1 ;
  wire \magnitude_reg[3]_i_5_n_2 ;
  wire \magnitude_reg[3]_i_5_n_3 ;
  wire \magnitude_reg[3]_i_5_n_4 ;
  wire \magnitude_reg[3]_i_5_n_5 ;
  wire \magnitude_reg[3]_i_5_n_6 ;
  wire \magnitude_reg[3]_i_5_n_7 ;
  wire \magnitude_reg[4]_i_10_n_0 ;
  wire \magnitude_reg[4]_i_10_n_1 ;
  wire \magnitude_reg[4]_i_10_n_2 ;
  wire \magnitude_reg[4]_i_10_n_3 ;
  wire \magnitude_reg[4]_i_10_n_4 ;
  wire \magnitude_reg[4]_i_10_n_5 ;
  wire \magnitude_reg[4]_i_10_n_6 ;
  wire \magnitude_reg[4]_i_10_n_7 ;
  wire \magnitude_reg[4]_i_15_n_0 ;
  wire \magnitude_reg[4]_i_15_n_1 ;
  wire \magnitude_reg[4]_i_15_n_2 ;
  wire \magnitude_reg[4]_i_15_n_3 ;
  wire \magnitude_reg[4]_i_15_n_4 ;
  wire \magnitude_reg[4]_i_15_n_5 ;
  wire \magnitude_reg[4]_i_15_n_6 ;
  wire \magnitude_reg[4]_i_15_n_7 ;
  wire \magnitude_reg[4]_i_2_n_7 ;
  wire \magnitude_reg[4]_i_3_n_0 ;
  wire \magnitude_reg[4]_i_3_n_1 ;
  wire \magnitude_reg[4]_i_3_n_2 ;
  wire \magnitude_reg[4]_i_3_n_3 ;
  wire \magnitude_reg[4]_i_3_n_5 ;
  wire \magnitude_reg[4]_i_3_n_6 ;
  wire \magnitude_reg[4]_i_3_n_7 ;
  wire \magnitude_reg[4]_i_5_n_0 ;
  wire \magnitude_reg[4]_i_5_n_1 ;
  wire \magnitude_reg[4]_i_5_n_2 ;
  wire \magnitude_reg[4]_i_5_n_3 ;
  wire \magnitude_reg[4]_i_5_n_4 ;
  wire \magnitude_reg[4]_i_5_n_5 ;
  wire \magnitude_reg[4]_i_5_n_6 ;
  wire \magnitude_reg[4]_i_5_n_7 ;
  wire \magnitude_reg[5]_i_10_n_0 ;
  wire \magnitude_reg[5]_i_10_n_1 ;
  wire \magnitude_reg[5]_i_10_n_2 ;
  wire \magnitude_reg[5]_i_10_n_3 ;
  wire \magnitude_reg[5]_i_10_n_4 ;
  wire \magnitude_reg[5]_i_10_n_5 ;
  wire \magnitude_reg[5]_i_10_n_6 ;
  wire \magnitude_reg[5]_i_10_n_7 ;
  wire \magnitude_reg[5]_i_15_n_0 ;
  wire \magnitude_reg[5]_i_15_n_1 ;
  wire \magnitude_reg[5]_i_15_n_2 ;
  wire \magnitude_reg[5]_i_15_n_3 ;
  wire \magnitude_reg[5]_i_15_n_4 ;
  wire \magnitude_reg[5]_i_15_n_5 ;
  wire \magnitude_reg[5]_i_15_n_6 ;
  wire \magnitude_reg[5]_i_15_n_7 ;
  wire \magnitude_reg[5]_i_2_n_7 ;
  wire \magnitude_reg[5]_i_3_n_0 ;
  wire \magnitude_reg[5]_i_3_n_1 ;
  wire \magnitude_reg[5]_i_3_n_2 ;
  wire \magnitude_reg[5]_i_3_n_3 ;
  wire \magnitude_reg[5]_i_3_n_5 ;
  wire \magnitude_reg[5]_i_3_n_6 ;
  wire \magnitude_reg[5]_i_3_n_7 ;
  wire \magnitude_reg[5]_i_5_n_0 ;
  wire \magnitude_reg[5]_i_5_n_1 ;
  wire \magnitude_reg[5]_i_5_n_2 ;
  wire \magnitude_reg[5]_i_5_n_3 ;
  wire \magnitude_reg[5]_i_5_n_4 ;
  wire \magnitude_reg[5]_i_5_n_5 ;
  wire \magnitude_reg[5]_i_5_n_6 ;
  wire \magnitude_reg[5]_i_5_n_7 ;
  wire \magnitude_reg[6]_i_10_n_0 ;
  wire \magnitude_reg[6]_i_10_n_1 ;
  wire \magnitude_reg[6]_i_10_n_2 ;
  wire \magnitude_reg[6]_i_10_n_3 ;
  wire \magnitude_reg[6]_i_10_n_4 ;
  wire \magnitude_reg[6]_i_10_n_5 ;
  wire \magnitude_reg[6]_i_10_n_6 ;
  wire \magnitude_reg[6]_i_10_n_7 ;
  wire \magnitude_reg[6]_i_15_n_0 ;
  wire \magnitude_reg[6]_i_15_n_1 ;
  wire \magnitude_reg[6]_i_15_n_2 ;
  wire \magnitude_reg[6]_i_15_n_3 ;
  wire \magnitude_reg[6]_i_15_n_4 ;
  wire \magnitude_reg[6]_i_15_n_5 ;
  wire \magnitude_reg[6]_i_15_n_6 ;
  wire \magnitude_reg[6]_i_15_n_7 ;
  wire \magnitude_reg[6]_i_2_n_7 ;
  wire \magnitude_reg[6]_i_3_n_0 ;
  wire \magnitude_reg[6]_i_3_n_1 ;
  wire \magnitude_reg[6]_i_3_n_2 ;
  wire \magnitude_reg[6]_i_3_n_3 ;
  wire \magnitude_reg[6]_i_3_n_5 ;
  wire \magnitude_reg[6]_i_3_n_6 ;
  wire \magnitude_reg[6]_i_3_n_7 ;
  wire \magnitude_reg[6]_i_5_n_0 ;
  wire \magnitude_reg[6]_i_5_n_1 ;
  wire \magnitude_reg[6]_i_5_n_2 ;
  wire \magnitude_reg[6]_i_5_n_3 ;
  wire \magnitude_reg[6]_i_5_n_4 ;
  wire \magnitude_reg[6]_i_5_n_5 ;
  wire \magnitude_reg[6]_i_5_n_6 ;
  wire \magnitude_reg[6]_i_5_n_7 ;
  wire \magnitude_reg[7]_i_13_n_0 ;
  wire \magnitude_reg[7]_i_13_n_1 ;
  wire \magnitude_reg[7]_i_13_n_2 ;
  wire \magnitude_reg[7]_i_13_n_3 ;
  wire \magnitude_reg[7]_i_13_n_4 ;
  wire \magnitude_reg[7]_i_13_n_5 ;
  wire \magnitude_reg[7]_i_13_n_6 ;
  wire \magnitude_reg[7]_i_13_n_7 ;
  wire \magnitude_reg[7]_i_14_n_0 ;
  wire \magnitude_reg[7]_i_14_n_1 ;
  wire \magnitude_reg[7]_i_14_n_2 ;
  wire \magnitude_reg[7]_i_14_n_3 ;
  wire \magnitude_reg[7]_i_14_n_4 ;
  wire \magnitude_reg[7]_i_14_n_5 ;
  wire \magnitude_reg[7]_i_14_n_6 ;
  wire \magnitude_reg[7]_i_14_n_7 ;
  wire \magnitude_reg[7]_i_20_n_0 ;
  wire \magnitude_reg[7]_i_20_n_2 ;
  wire \magnitude_reg[7]_i_20_n_3 ;
  wire \magnitude_reg[7]_i_20_n_5 ;
  wire \magnitude_reg[7]_i_20_n_6 ;
  wire \magnitude_reg[7]_i_20_n_7 ;
  wire \magnitude_reg[7]_i_23_n_0 ;
  wire \magnitude_reg[7]_i_23_n_1 ;
  wire \magnitude_reg[7]_i_23_n_2 ;
  wire \magnitude_reg[7]_i_23_n_3 ;
  wire \magnitude_reg[7]_i_23_n_4 ;
  wire \magnitude_reg[7]_i_23_n_5 ;
  wire \magnitude_reg[7]_i_23_n_6 ;
  wire \magnitude_reg[7]_i_23_n_7 ;
  wire \magnitude_reg[7]_i_29_n_0 ;
  wire \magnitude_reg[7]_i_29_n_1 ;
  wire \magnitude_reg[7]_i_29_n_2 ;
  wire \magnitude_reg[7]_i_29_n_3 ;
  wire \magnitude_reg[7]_i_29_n_4 ;
  wire \magnitude_reg[7]_i_29_n_5 ;
  wire \magnitude_reg[7]_i_29_n_6 ;
  wire \magnitude_reg[7]_i_29_n_7 ;
  wire \magnitude_reg[7]_i_30_n_0 ;
  wire \magnitude_reg[7]_i_30_n_1 ;
  wire \magnitude_reg[7]_i_30_n_2 ;
  wire \magnitude_reg[7]_i_30_n_3 ;
  wire \magnitude_reg[7]_i_30_n_4 ;
  wire \magnitude_reg[7]_i_30_n_5 ;
  wire \magnitude_reg[7]_i_30_n_6 ;
  wire \magnitude_reg[7]_i_30_n_7 ;
  wire \magnitude_reg[7]_i_35_n_0 ;
  wire \magnitude_reg[7]_i_35_n_1 ;
  wire \magnitude_reg[7]_i_35_n_2 ;
  wire \magnitude_reg[7]_i_35_n_3 ;
  wire \magnitude_reg[7]_i_35_n_4 ;
  wire \magnitude_reg[7]_i_35_n_5 ;
  wire \magnitude_reg[7]_i_35_n_6 ;
  wire \magnitude_reg[7]_i_35_n_7 ;
  wire \magnitude_reg[7]_i_3_n_7 ;
  wire \magnitude_reg[7]_i_40_n_0 ;
  wire \magnitude_reg[7]_i_40_n_2 ;
  wire \magnitude_reg[7]_i_40_n_3 ;
  wire \magnitude_reg[7]_i_40_n_5 ;
  wire \magnitude_reg[7]_i_40_n_6 ;
  wire \magnitude_reg[7]_i_45_n_1 ;
  wire \magnitude_reg[7]_i_45_n_3 ;
  wire \magnitude_reg[7]_i_45_n_6 ;
  wire \magnitude_reg[7]_i_45_n_7 ;
  wire \magnitude_reg[7]_i_4_n_0 ;
  wire \magnitude_reg[7]_i_4_n_1 ;
  wire \magnitude_reg[7]_i_4_n_2 ;
  wire \magnitude_reg[7]_i_4_n_3 ;
  wire \magnitude_reg[7]_i_4_n_5 ;
  wire \magnitude_reg[7]_i_4_n_6 ;
  wire \magnitude_reg[7]_i_4_n_7 ;
  wire \magnitude_reg[7]_i_6_n_0 ;
  wire \magnitude_reg[7]_i_6_n_1 ;
  wire \magnitude_reg[7]_i_6_n_2 ;
  wire \magnitude_reg[7]_i_6_n_3 ;
  wire \magnitude_reg[7]_i_6_n_4 ;
  wire \magnitude_reg[7]_i_6_n_5 ;
  wire \magnitude_reg[7]_i_6_n_6 ;
  wire \magnitude_reg[7]_i_6_n_7 ;
  wire \magnitude_reg[7]_i_7_n_1 ;
  wire \magnitude_reg[7]_i_7_n_3 ;
  wire \magnitude_reg[7]_i_7_n_6 ;
  wire \magnitude_reg[7]_i_7_n_7 ;
  wire \magnitude_reg[7]_i_8_n_0 ;
  wire \magnitude_reg[7]_i_8_n_1 ;
  wire \magnitude_reg[7]_i_8_n_2 ;
  wire \magnitude_reg[7]_i_8_n_3 ;
  wire \magnitude_reg[7]_i_8_n_4 ;
  wire \magnitude_reg[7]_i_8_n_5 ;
  wire \magnitude_reg[7]_i_8_n_6 ;
  wire \magnitude_reg[7]_i_8_n_7 ;
  wire o_data_valid;
  wire o_intr;
  wire [31:0]s_axi_data;
  wire tlast;
  wire [3:0]\NLW_magnitude_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[6]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_magnitude_reg[7]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[7]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_magnitude_reg[7]_i_4_O_UNCONNECTED ;
  wire [2:2]\NLW_magnitude_reg[7]_i_40_CO_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[7]_i_40_O_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[7]_i_45_CO_UNCONNECTED ;
  wire [3:2]\NLW_magnitude_reg[7]_i_45_O_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_magnitude_reg[7]_i_7_O_UNCONNECTED ;

  assign m_axi_data[31] = \<const0> ;
  assign m_axi_data[30] = \<const0> ;
  assign m_axi_data[29] = \<const0> ;
  assign m_axi_data[28] = \<const0> ;
  assign m_axi_data[27] = \<const0> ;
  assign m_axi_data[26] = \<const0> ;
  assign m_axi_data[25] = \<const0> ;
  assign m_axi_data[24] = \<const0> ;
  assign m_axi_data[23] = \^m_axi_data [16];
  assign m_axi_data[22] = \^m_axi_data [16];
  assign m_axi_data[21] = \^m_axi_data [16];
  assign m_axi_data[20] = \^m_axi_data [16];
  assign m_axi_data[19] = \^m_axi_data [16];
  assign m_axi_data[18] = \^m_axi_data [16];
  assign m_axi_data[17] = \^m_axi_data [16];
  assign m_axi_data[16] = \^m_axi_data [16];
  assign m_axi_data[15] = \^m_axi_data [16];
  assign m_axi_data[14] = \^m_axi_data [16];
  assign m_axi_data[13] = \^m_axi_data [16];
  assign m_axi_data[12] = \^m_axi_data [16];
  assign m_axi_data[11] = \^m_axi_data [16];
  assign m_axi_data[10] = \^m_axi_data [16];
  assign m_axi_data[9] = \^m_axi_data [16];
  assign m_axi_data[8] = \^m_axi_data [16];
  assign m_axi_data[7] = \^m_axi_data [16];
  assign m_axi_data[6] = \^m_axi_data [16];
  assign m_axi_data[5] = \^m_axi_data [16];
  assign m_axi_data[4] = \^m_axi_data [16];
  assign m_axi_data[3] = \^m_axi_data [16];
  assign m_axi_data[2] = \^m_axi_data [16];
  assign m_axi_data[1] = \^m_axi_data [16];
  assign m_axi_data[0] = \^m_axi_data [16];
  assign o_data_ready = i_data_ready;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    Gx2_reg_i_22
       (.I0(inst_n_26),
        .O(Gx2_reg_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Gx2_reg_i_54
       (.I0(inst_n_22),
        .O(Gx2_reg_i_54_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Gy2_reg_i_21
       (.I0(inst_n_25),
        .O(Gy2_reg_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Gy2_reg_i_29
       (.I0(inst_n_24),
        .O(Gy2_reg_i_29_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Gy2_reg_i_30
       (.I0(inst_n_24),
        .I1(inst_n_23),
        .O(Gy2_reg_i_30_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageProcessTop inst
       (.CO(inst_n_20),
        .DI(Gy2_reg_i_29_n_0),
        .Gx2_reg({inst_n_4,inst_n_5,inst_n_6,inst_n_7}),
        .Gx2_reg_0({inst_n_8,inst_n_9,inst_n_10,inst_n_11}),
        .Gx2_reg_1({inst_n_12,inst_n_13,inst_n_14,inst_n_15}),
        .Gx2_reg_2({inst_n_16,inst_n_17,inst_n_18,inst_n_19}),
        .Gx2_reg_3(inst_n_21),
        .Gx2_reg_i_44(Gx2_reg_i_54_n_0),
        .Gx2_reg_i_5(Gx2_reg_i_22_n_0),
        .Gy2_reg(Gy2_reg_i_21_n_0),
        .O({inst_n_0,inst_n_1,inst_n_2,inst_n_3}),
        .S(Gy2_reg_i_30_n_0),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .i_data_ready(i_data_ready),
        .i_data_valid(i_data_valid),
        .m_axi_data(\^m_axi_data ),
        .\magnitude_reg[0] (\magnitude_reg[0]_i_2_n_7 ),
        .\magnitude_reg[1] (\magnitude_reg[1]_i_2_n_7 ),
        .\magnitude_reg[2] (\magnitude_reg[2]_i_2_n_7 ),
        .\magnitude_reg[3] (\magnitude_reg[3]_i_2_n_7 ),
        .\magnitude_reg[4] (\magnitude_reg[4]_i_2_n_7 ),
        .\magnitude_reg[5] (\magnitude_reg[5]_i_2_n_7 ),
        .\magnitude_reg[6] (\magnitude_reg[6]_i_2_n_7 ),
        .\magnitude_reg[7] (\magnitude_reg[7]_i_3_n_7 ),
        .\mult_x_reg[5][10] (inst_n_26),
        .\mult_y_reg[6][9] (inst_n_25),
        .\mult_y_reg[7][10] ({inst_n_23,inst_n_24}),
        .\mult_y_reg[8][9] (inst_n_22),
        .o_intr(o_intr),
        .rd_line_buffer_reg(o_data_valid),
        .s_axi_data(s_axi_data[7:0]),
        .tlast(tlast));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_11 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_5_n_6 ),
        .O(\magnitude[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[0]_i_12 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_5_n_7 ),
        .O(\magnitude[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[0]_i_13 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_10_n_4 ),
        .O(\magnitude[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[0]_i_14 
       (.I0(\magnitude_reg[7]_i_7_n_1 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_10_n_5 ),
        .O(\magnitude[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_16 
       (.I0(\magnitude_reg[7]_i_3_n_7 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_10_n_6 ),
        .O(\magnitude[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_17 
       (.I0(\magnitude_reg[6]_i_2_n_7 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_10_n_7 ),
        .O(\magnitude[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_18 
       (.I0(\magnitude_reg[5]_i_2_n_7 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_15_n_4 ),
        .O(\magnitude[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_19 
       (.I0(\magnitude_reg[4]_i_2_n_7 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_15_n_5 ),
        .O(\magnitude[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_20 
       (.I0(\magnitude_reg[3]_i_2_n_7 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_15_n_6 ),
        .O(\magnitude[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_21 
       (.I0(\magnitude_reg[2]_i_2_n_7 ),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_15_n_7 ),
        .O(\magnitude[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[0]_i_22 
       (.I0(inst_n_1),
        .O(\magnitude[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[0]_i_23 
       (.I0(inst_n_2),
        .O(\magnitude[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[0]_i_4 
       (.I0(\magnitude_reg[1]_i_2_n_7 ),
        .I1(\magnitude_reg[1]_i_3_n_5 ),
        .O(\magnitude[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_6 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_3_n_6 ),
        .O(\magnitude[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_7 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_3_n_7 ),
        .O(\magnitude[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_8 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_5_n_4 ),
        .O(\magnitude[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[0]_i_9 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[1]_i_2_n_7 ),
        .I2(\magnitude_reg[1]_i_5_n_5 ),
        .O(\magnitude[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_11 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_5_n_6 ),
        .O(\magnitude[1]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_12 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_5_n_7 ),
        .O(\magnitude[1]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[1]_i_13 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_10_n_4 ),
        .O(\magnitude[1]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[1]_i_14 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_10_n_5 ),
        .O(\magnitude[1]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[1]_i_16 
       (.I0(\magnitude_reg[7]_i_7_n_1 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_10_n_6 ),
        .O(\magnitude[1]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_17 
       (.I0(\magnitude_reg[7]_i_3_n_7 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_10_n_7 ),
        .O(\magnitude[1]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_18 
       (.I0(\magnitude_reg[6]_i_2_n_7 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_15_n_4 ),
        .O(\magnitude[1]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_19 
       (.I0(\magnitude_reg[5]_i_2_n_7 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_15_n_5 ),
        .O(\magnitude[1]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_21 
       (.I0(\magnitude_reg[4]_i_2_n_7 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_15_n_6 ),
        .O(\magnitude[1]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_22 
       (.I0(\magnitude_reg[3]_i_2_n_7 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_15_n_7 ),
        .O(\magnitude[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[1]_i_23 
       (.I0(inst_n_7),
        .O(\magnitude[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[1]_i_24 
       (.I0(inst_n_0),
        .O(\magnitude[1]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[1]_i_4 
       (.I0(\magnitude_reg[2]_i_3_n_6 ),
        .I1(\magnitude_reg[2]_i_3_n_5 ),
        .O(\magnitude[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[1]_i_6 
       (.I0(\magnitude_reg[2]_i_3_n_6 ),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .O(\magnitude[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_7 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_3_n_7 ),
        .O(\magnitude[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_8 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_5_n_4 ),
        .O(\magnitude[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[1]_i_9 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[2]_i_2_n_7 ),
        .I2(\magnitude_reg[2]_i_5_n_5 ),
        .O(\magnitude[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_11 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_5_n_6 ),
        .O(\magnitude[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_12 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_5_n_7 ),
        .O(\magnitude[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_13 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_10_n_4 ),
        .O(\magnitude[2]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[2]_i_14 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_10_n_5 ),
        .O(\magnitude[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[2]_i_16 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_10_n_6 ),
        .O(\magnitude[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[2]_i_17 
       (.I0(\magnitude_reg[7]_i_7_n_1 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_10_n_7 ),
        .O(\magnitude[2]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_18 
       (.I0(\magnitude_reg[7]_i_3_n_7 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_16_n_4 ),
        .O(\magnitude[2]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_19 
       (.I0(\magnitude_reg[6]_i_2_n_7 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_16_n_5 ),
        .O(\magnitude[2]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_20 
       (.I0(\magnitude_reg[5]_i_2_n_7 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_16_n_6 ),
        .O(\magnitude[2]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_21 
       (.I0(\magnitude_reg[4]_i_2_n_7 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_16_n_7 ),
        .O(\magnitude[2]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[2]_i_22 
       (.I0(inst_n_5),
        .O(\magnitude[2]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[2]_i_23 
       (.I0(inst_n_6),
        .O(\magnitude[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[2]_i_4 
       (.I0(\magnitude_reg[3]_i_3_n_6 ),
        .I1(\magnitude_reg[3]_i_3_n_5 ),
        .O(\magnitude[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[2]_i_6 
       (.I0(\magnitude_reg[3]_i_3_n_7 ),
        .I1(\magnitude_reg[3]_i_3_n_6 ),
        .O(\magnitude[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[2]_i_7 
       (.I0(\magnitude_reg[3]_i_3_n_7 ),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .O(\magnitude[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_8 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_5_n_4 ),
        .O(\magnitude[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[2]_i_9 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[3]_i_2_n_7 ),
        .I2(\magnitude_reg[3]_i_5_n_5 ),
        .O(\magnitude[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_11 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_5_n_6 ),
        .O(\magnitude[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_12 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_5_n_7 ),
        .O(\magnitude[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_13 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_10_n_4 ),
        .O(\magnitude[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_14 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_10_n_5 ),
        .O(\magnitude[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[3]_i_17 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_10_n_6 ),
        .O(\magnitude[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[3]_i_18 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_10_n_7 ),
        .O(\magnitude[3]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[3]_i_19 
       (.I0(\magnitude_reg[7]_i_7_n_1 ),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_15_n_4 ),
        .O(\magnitude[3]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_20 
       (.I0(\magnitude_reg[7]_i_3_n_7 ),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_15_n_5 ),
        .O(\magnitude[3]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_25 
       (.I0(\magnitude_reg[6]_i_2_n_7 ),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_15_n_6 ),
        .O(\magnitude[3]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_26 
       (.I0(\magnitude_reg[5]_i_2_n_7 ),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_15_n_7 ),
        .O(\magnitude[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[3]_i_27 
       (.I0(inst_n_11),
        .O(\magnitude[3]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[3]_i_28 
       (.I0(inst_n_4),
        .O(\magnitude[3]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[3]_i_4 
       (.I0(\magnitude_reg[4]_i_3_n_6 ),
        .I1(\magnitude_reg[4]_i_3_n_5 ),
        .O(\magnitude[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[3]_i_6 
       (.I0(\magnitude_reg[4]_i_3_n_7 ),
        .I1(\magnitude_reg[4]_i_3_n_6 ),
        .O(\magnitude[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[3]_i_7 
       (.I0(\magnitude_reg[4]_i_5_n_4 ),
        .I1(\magnitude_reg[4]_i_3_n_7 ),
        .O(\magnitude[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[3]_i_8 
       (.I0(\magnitude_reg[4]_i_5_n_4 ),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .O(\magnitude[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[3]_i_9 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[4]_i_2_n_7 ),
        .I2(\magnitude_reg[4]_i_5_n_5 ),
        .O(\magnitude[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[4]_i_11 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_5_n_6 ),
        .O(\magnitude[4]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[4]_i_12 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_5_n_7 ),
        .O(\magnitude[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[4]_i_13 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_10_n_4 ),
        .O(\magnitude[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[4]_i_14 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_10_n_5 ),
        .O(\magnitude[4]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[4]_i_16 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_10_n_6 ),
        .O(\magnitude[4]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[4]_i_17 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_10_n_7 ),
        .O(\magnitude[4]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[4]_i_18 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_15_n_4 ),
        .O(\magnitude[4]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[4]_i_19 
       (.I0(\magnitude_reg[7]_i_7_n_1 ),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_15_n_5 ),
        .O(\magnitude[4]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[4]_i_20 
       (.I0(\magnitude_reg[7]_i_3_n_7 ),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_15_n_6 ),
        .O(\magnitude[4]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[4]_i_21 
       (.I0(\magnitude_reg[6]_i_2_n_7 ),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .I2(\magnitude_reg[5]_i_15_n_7 ),
        .O(\magnitude[4]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[4]_i_22 
       (.I0(inst_n_9),
        .O(\magnitude[4]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[4]_i_23 
       (.I0(inst_n_10),
        .O(\magnitude[4]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[4]_i_4 
       (.I0(\magnitude_reg[5]_i_3_n_6 ),
        .I1(\magnitude_reg[5]_i_3_n_5 ),
        .O(\magnitude[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[4]_i_6 
       (.I0(\magnitude_reg[5]_i_3_n_7 ),
        .I1(\magnitude_reg[5]_i_3_n_6 ),
        .O(\magnitude[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[4]_i_7 
       (.I0(\magnitude_reg[5]_i_5_n_4 ),
        .I1(\magnitude_reg[5]_i_3_n_7 ),
        .O(\magnitude[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[4]_i_8 
       (.I0(\magnitude_reg[5]_i_5_n_5 ),
        .I1(\magnitude_reg[5]_i_5_n_4 ),
        .O(\magnitude[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[4]_i_9 
       (.I0(\magnitude_reg[5]_i_5_n_5 ),
        .I1(\magnitude_reg[5]_i_2_n_7 ),
        .O(\magnitude[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[5]_i_11 
       (.I0(\magnitude_reg[6]_i_5_n_6 ),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .O(\magnitude[5]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[5]_i_12 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_5_n_7 ),
        .O(\magnitude[5]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[5]_i_13 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_10_n_4 ),
        .O(\magnitude[5]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[5]_i_14 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_10_n_5 ),
        .O(\magnitude[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[5]_i_16 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_10_n_6 ),
        .O(\magnitude[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[5]_i_17 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_10_n_7 ),
        .O(\magnitude[5]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[5]_i_18 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_15_n_4 ),
        .O(\magnitude[5]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[5]_i_19 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_15_n_5 ),
        .O(\magnitude[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[5]_i_21 
       (.I0(\magnitude_reg[7]_i_7_n_1 ),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_15_n_6 ),
        .O(\magnitude[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[5]_i_22 
       (.I0(\magnitude_reg[7]_i_3_n_7 ),
        .I1(\magnitude_reg[6]_i_2_n_7 ),
        .I2(\magnitude_reg[6]_i_15_n_7 ),
        .O(\magnitude[5]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[5]_i_23 
       (.I0(inst_n_15),
        .O(\magnitude[5]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[5]_i_24 
       (.I0(inst_n_8),
        .O(\magnitude[5]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[5]_i_4 
       (.I0(\magnitude_reg[6]_i_3_n_6 ),
        .I1(\magnitude_reg[6]_i_3_n_5 ),
        .O(\magnitude[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[5]_i_6 
       (.I0(\magnitude_reg[6]_i_3_n_7 ),
        .I1(\magnitude_reg[6]_i_3_n_6 ),
        .O(\magnitude[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[5]_i_7 
       (.I0(\magnitude_reg[6]_i_5_n_4 ),
        .I1(\magnitude_reg[6]_i_3_n_7 ),
        .O(\magnitude[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[5]_i_8 
       (.I0(\magnitude_reg[6]_i_5_n_5 ),
        .I1(\magnitude_reg[6]_i_5_n_4 ),
        .O(\magnitude[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[5]_i_9 
       (.I0(\magnitude_reg[6]_i_5_n_6 ),
        .I1(\magnitude_reg[6]_i_5_n_5 ),
        .O(\magnitude[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[6]_i_11 
       (.I0(\magnitude_reg[7]_i_6_n_7 ),
        .I1(\magnitude_reg[7]_i_6_n_6 ),
        .O(\magnitude[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[6]_i_12 
       (.I0(\magnitude_reg[7]_i_6_n_7 ),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .O(\magnitude[6]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[6]_i_13 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_13_n_4 ),
        .O(\magnitude[6]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[6]_i_14 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_13_n_5 ),
        .O(\magnitude[6]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[6]_i_16 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_13_n_6 ),
        .O(\magnitude[6]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[6]_i_17 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_13_n_7 ),
        .O(\magnitude[6]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[6]_i_18 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_29_n_4 ),
        .O(\magnitude[6]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[6]_i_19 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_29_n_5 ),
        .O(\magnitude[6]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[6]_i_20 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_29_n_6 ),
        .O(\magnitude[6]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[6]_i_21 
       (.I0(\magnitude_reg[7]_i_7_n_1 ),
        .I1(\magnitude_reg[7]_i_3_n_7 ),
        .I2(\magnitude_reg[7]_i_29_n_7 ),
        .O(\magnitude[6]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[6]_i_22 
       (.I0(inst_n_13),
        .O(\magnitude[6]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[6]_i_23 
       (.I0(inst_n_14),
        .O(\magnitude[6]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[6]_i_4 
       (.I0(\magnitude_reg[7]_i_4_n_6 ),
        .I1(\magnitude_reg[7]_i_4_n_5 ),
        .O(\magnitude[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[6]_i_6 
       (.I0(\magnitude_reg[7]_i_4_n_7 ),
        .I1(\magnitude_reg[7]_i_4_n_6 ),
        .O(\magnitude[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[6]_i_7 
       (.I0(\magnitude_reg[7]_i_6_n_4 ),
        .I1(\magnitude_reg[7]_i_4_n_7 ),
        .O(\magnitude[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[6]_i_8 
       (.I0(\magnitude_reg[7]_i_6_n_5 ),
        .I1(\magnitude_reg[7]_i_6_n_4 ),
        .O(\magnitude[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[6]_i_9 
       (.I0(\magnitude_reg[7]_i_6_n_6 ),
        .I1(\magnitude_reg[7]_i_6_n_5 ),
        .O(\magnitude[6]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_10 
       (.I0(\magnitude_reg[7]_i_8_n_4 ),
        .I1(\magnitude_reg[7]_i_7_n_7 ),
        .O(\magnitude[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_11 
       (.I0(\magnitude_reg[7]_i_8_n_5 ),
        .I1(\magnitude_reg[7]_i_8_n_4 ),
        .O(\magnitude[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_12 
       (.I0(\magnitude_reg[7]_i_8_n_6 ),
        .I1(\magnitude_reg[7]_i_8_n_5 ),
        .O(\magnitude[7]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_15 
       (.I0(\magnitude_reg[7]_i_14_n_4 ),
        .O(\magnitude[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_16 
       (.I0(\magnitude_reg[7]_i_8_n_7 ),
        .I1(\magnitude_reg[7]_i_8_n_6 ),
        .O(\magnitude[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_17 
       (.I0(\magnitude_reg[7]_i_14_n_4 ),
        .I1(\magnitude_reg[7]_i_8_n_7 ),
        .O(\magnitude[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_18 
       (.I0(\magnitude_reg[7]_i_14_n_4 ),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .O(\magnitude[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_19 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .I2(\magnitude_reg[7]_i_14_n_5 ),
        .O(\magnitude[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_21 
       (.I0(\magnitude_reg[7]_i_20_n_5 ),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .O(\magnitude[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_22 
       (.I0(\magnitude_reg[7]_i_20_n_6 ),
        .I1(\magnitude_reg[7]_i_20_n_5 ),
        .O(\magnitude[7]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_24 
       (.I0(\magnitude_reg[7]_i_23_n_5 ),
        .O(\magnitude[7]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_25 
       (.I0(\magnitude_reg[7]_i_20_n_7 ),
        .I1(\magnitude_reg[7]_i_20_n_6 ),
        .O(\magnitude[7]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_26 
       (.I0(\magnitude_reg[7]_i_23_n_4 ),
        .I1(\magnitude_reg[7]_i_20_n_7 ),
        .O(\magnitude[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_27 
       (.I0(\magnitude_reg[7]_i_23_n_5 ),
        .I1(\magnitude_reg[7]_i_23_n_4 ),
        .O(\magnitude[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_28 
       (.I0(\magnitude_reg[7]_i_23_n_5 ),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .O(\magnitude[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_31 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .I2(\magnitude_reg[7]_i_14_n_6 ),
        .O(\magnitude[7]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_32 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .I2(\magnitude_reg[7]_i_14_n_7 ),
        .O(\magnitude[7]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_33 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .I2(\magnitude_reg[7]_i_30_n_4 ),
        .O(\magnitude[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_34 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .I2(\magnitude_reg[7]_i_30_n_5 ),
        .O(\magnitude[7]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_36 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .I2(\magnitude_reg[7]_i_23_n_6 ),
        .O(\magnitude[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_37 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .I2(\magnitude_reg[7]_i_23_n_7 ),
        .O(\magnitude[7]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_38 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .I2(\magnitude_reg[7]_i_35_n_4 ),
        .O(\magnitude[7]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_39 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .I2(\magnitude_reg[7]_i_35_n_5 ),
        .O(\magnitude[7]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_41 
       (.I0(\magnitude_reg[7]_i_45_n_1 ),
        .O(\magnitude[7]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_42 
       (.I0(\magnitude_reg[7]_i_40_n_5 ),
        .I1(\magnitude_reg[7]_i_40_n_0 ),
        .O(\magnitude[7]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_43 
       (.I0(\magnitude_reg[7]_i_40_n_6 ),
        .I1(\magnitude_reg[7]_i_40_n_5 ),
        .O(\magnitude[7]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_44 
       (.I0(\magnitude_reg[7]_i_45_n_1 ),
        .I1(\magnitude_reg[7]_i_40_n_6 ),
        .O(\magnitude[7]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_46 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(inst_n_20),
        .O(\magnitude[7]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_47 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(inst_n_20),
        .O(\magnitude[7]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_48 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(inst_n_20),
        .O(\magnitude[7]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_49 
       (.I0(\magnitude_reg[7]_i_45_n_1 ),
        .I1(\magnitude_reg[7]_i_40_n_0 ),
        .O(\magnitude[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_5 
       (.I0(\magnitude_reg[7]_i_7_n_6 ),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .O(\magnitude[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[7]_i_50 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_40_n_0 ),
        .I2(\magnitude_reg[7]_i_45_n_1 ),
        .O(\magnitude[7]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[7]_i_51 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_40_n_0 ),
        .I2(\magnitude_reg[7]_i_45_n_1 ),
        .O(\magnitude[7]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[7]_i_52 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_40_n_0 ),
        .I2(\magnitude_reg[7]_i_45_n_1 ),
        .O(\magnitude[7]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[7]_i_54 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .I2(\magnitude_reg[7]_i_30_n_6 ),
        .O(\magnitude[7]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[7]_i_55 
       (.I0(\magnitude_reg[7]_i_20_n_0 ),
        .I1(\magnitude_reg[7]_i_7_n_1 ),
        .I2(\magnitude_reg[7]_i_30_n_7 ),
        .O(\magnitude[7]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_56 
       (.I0(inst_n_19),
        .O(\magnitude[7]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_57 
       (.I0(inst_n_12),
        .O(\magnitude[7]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_58 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .I2(\magnitude_reg[7]_i_35_n_6 ),
        .O(\magnitude[7]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \magnitude[7]_i_59 
       (.I0(\magnitude_reg[7]_i_40_n_0 ),
        .I1(\magnitude_reg[7]_i_20_n_0 ),
        .I2(\magnitude_reg[7]_i_35_n_7 ),
        .O(\magnitude[7]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_60 
       (.I0(inst_n_17),
        .O(\magnitude[7]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_61 
       (.I0(inst_n_18),
        .O(\magnitude[7]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_62 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_40_n_0 ),
        .I2(\magnitude_reg[7]_i_45_n_6 ),
        .O(\magnitude[7]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \magnitude[7]_i_63 
       (.I0(inst_n_20),
        .I1(\magnitude_reg[7]_i_40_n_0 ),
        .I2(\magnitude_reg[7]_i_45_n_7 ),
        .O(\magnitude[7]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_64 
       (.I0(inst_n_21),
        .O(\magnitude[7]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_65 
       (.I0(inst_n_16),
        .O(\magnitude[7]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \magnitude[7]_i_9 
       (.I0(\magnitude_reg[7]_i_7_n_7 ),
        .I1(\magnitude_reg[7]_i_7_n_6 ),
        .O(\magnitude[7]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[0]_i_10 
       (.CI(\magnitude_reg[0]_i_15_n_0 ),
        .CO({\magnitude_reg[0]_i_10_n_0 ,\magnitude_reg[0]_i_10_n_1 ,\magnitude_reg[0]_i_10_n_2 ,\magnitude_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[1]_i_10_n_6 ,\magnitude_reg[1]_i_10_n_7 ,\magnitude_reg[1]_i_15_n_4 ,\magnitude_reg[1]_i_15_n_5 }),
        .O(\NLW_magnitude_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\magnitude[0]_i_16_n_0 ,\magnitude[0]_i_17_n_0 ,\magnitude[0]_i_18_n_0 ,\magnitude[0]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\magnitude_reg[0]_i_15_n_0 ,\magnitude_reg[0]_i_15_n_1 ,\magnitude_reg[0]_i_15_n_2 ,\magnitude_reg[0]_i_15_n_3 }),
        .CYINIT(inst_n_3),
        .DI({\magnitude_reg[1]_i_15_n_6 ,\magnitude_reg[1]_i_15_n_7 ,1'b0,1'b1}),
        .O(\NLW_magnitude_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\magnitude[0]_i_20_n_0 ,\magnitude[0]_i_21_n_0 ,\magnitude[0]_i_22_n_0 ,\magnitude[0]_i_23_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[0]_i_2 
       (.CI(\magnitude_reg[0]_i_3_n_0 ),
        .CO(\NLW_magnitude_reg[0]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[0]_i_2_O_UNCONNECTED [3:1],\magnitude_reg[0]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[0]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[0]_i_3 
       (.CI(\magnitude_reg[0]_i_5_n_0 ),
        .CO({\magnitude_reg[0]_i_3_n_0 ,\magnitude_reg[0]_i_3_n_1 ,\magnitude_reg[0]_i_3_n_2 ,\magnitude_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[1]_i_3_n_6 ,\magnitude_reg[1]_i_3_n_7 ,\magnitude_reg[1]_i_5_n_4 ,\magnitude_reg[1]_i_5_n_5 }),
        .O(\NLW_magnitude_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\magnitude[0]_i_6_n_0 ,\magnitude[0]_i_7_n_0 ,\magnitude[0]_i_8_n_0 ,\magnitude[0]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[0]_i_5 
       (.CI(\magnitude_reg[0]_i_10_n_0 ),
        .CO({\magnitude_reg[0]_i_5_n_0 ,\magnitude_reg[0]_i_5_n_1 ,\magnitude_reg[0]_i_5_n_2 ,\magnitude_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[1]_i_5_n_6 ,\magnitude_reg[1]_i_5_n_7 ,\magnitude_reg[1]_i_10_n_4 ,\magnitude_reg[1]_i_10_n_5 }),
        .O(\NLW_magnitude_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\magnitude[0]_i_11_n_0 ,\magnitude[0]_i_12_n_0 ,\magnitude[0]_i_13_n_0 ,\magnitude[0]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[1]_i_10 
       (.CI(\magnitude_reg[1]_i_15_n_0 ),
        .CO({\magnitude_reg[1]_i_10_n_0 ,\magnitude_reg[1]_i_10_n_1 ,\magnitude_reg[1]_i_10_n_2 ,\magnitude_reg[1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[2]_i_10_n_6 ,\magnitude_reg[2]_i_10_n_7 ,\magnitude_reg[2]_i_15_n_4 ,\magnitude_reg[2]_i_15_n_5 }),
        .O({\magnitude_reg[1]_i_10_n_4 ,\magnitude_reg[1]_i_10_n_5 ,\magnitude_reg[1]_i_10_n_6 ,\magnitude_reg[1]_i_10_n_7 }),
        .S({\magnitude[1]_i_16_n_0 ,\magnitude[1]_i_17_n_0 ,\magnitude[1]_i_18_n_0 ,\magnitude[1]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[1]_i_15 
       (.CI(1'b0),
        .CO({\magnitude_reg[1]_i_15_n_0 ,\magnitude_reg[1]_i_15_n_1 ,\magnitude_reg[1]_i_15_n_2 ,\magnitude_reg[1]_i_15_n_3 }),
        .CYINIT(inst_n_1),
        .DI({\magnitude_reg[2]_i_15_n_6 ,\magnitude_reg[2]_i_15_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[1]_i_15_n_4 ,\magnitude_reg[1]_i_15_n_5 ,\magnitude_reg[1]_i_15_n_6 ,\magnitude_reg[1]_i_15_n_7 }),
        .S({\magnitude[1]_i_21_n_0 ,\magnitude[1]_i_22_n_0 ,\magnitude[1]_i_23_n_0 ,\magnitude[1]_i_24_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[1]_i_2 
       (.CI(\magnitude_reg[1]_i_3_n_0 ),
        .CO(\NLW_magnitude_reg[1]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[1]_i_2_O_UNCONNECTED [3:1],\magnitude_reg[1]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[1]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[1]_i_3 
       (.CI(\magnitude_reg[1]_i_5_n_0 ),
        .CO({\magnitude_reg[1]_i_3_n_0 ,\magnitude_reg[1]_i_3_n_1 ,\magnitude_reg[1]_i_3_n_2 ,\magnitude_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[2]_i_2_n_7 ,\magnitude_reg[2]_i_3_n_7 ,\magnitude_reg[2]_i_5_n_4 ,\magnitude_reg[2]_i_5_n_5 }),
        .O({\NLW_magnitude_reg[1]_i_3_O_UNCONNECTED [3],\magnitude_reg[1]_i_3_n_5 ,\magnitude_reg[1]_i_3_n_6 ,\magnitude_reg[1]_i_3_n_7 }),
        .S({\magnitude[1]_i_6_n_0 ,\magnitude[1]_i_7_n_0 ,\magnitude[1]_i_8_n_0 ,\magnitude[1]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[1]_i_5 
       (.CI(\magnitude_reg[1]_i_10_n_0 ),
        .CO({\magnitude_reg[1]_i_5_n_0 ,\magnitude_reg[1]_i_5_n_1 ,\magnitude_reg[1]_i_5_n_2 ,\magnitude_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[2]_i_5_n_6 ,\magnitude_reg[2]_i_5_n_7 ,\magnitude_reg[2]_i_10_n_4 ,\magnitude_reg[2]_i_10_n_5 }),
        .O({\magnitude_reg[1]_i_5_n_4 ,\magnitude_reg[1]_i_5_n_5 ,\magnitude_reg[1]_i_5_n_6 ,\magnitude_reg[1]_i_5_n_7 }),
        .S({\magnitude[1]_i_11_n_0 ,\magnitude[1]_i_12_n_0 ,\magnitude[1]_i_13_n_0 ,\magnitude[1]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[2]_i_10 
       (.CI(\magnitude_reg[2]_i_15_n_0 ),
        .CO({\magnitude_reg[2]_i_10_n_0 ,\magnitude_reg[2]_i_10_n_1 ,\magnitude_reg[2]_i_10_n_2 ,\magnitude_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[3]_i_10_n_6 ,\magnitude_reg[3]_i_10_n_7 ,\magnitude_reg[3]_i_16_n_4 ,\magnitude_reg[3]_i_16_n_5 }),
        .O({\magnitude_reg[2]_i_10_n_4 ,\magnitude_reg[2]_i_10_n_5 ,\magnitude_reg[2]_i_10_n_6 ,\magnitude_reg[2]_i_10_n_7 }),
        .S({\magnitude[2]_i_16_n_0 ,\magnitude[2]_i_17_n_0 ,\magnitude[2]_i_18_n_0 ,\magnitude[2]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[2]_i_15 
       (.CI(1'b0),
        .CO({\magnitude_reg[2]_i_15_n_0 ,\magnitude_reg[2]_i_15_n_1 ,\magnitude_reg[2]_i_15_n_2 ,\magnitude_reg[2]_i_15_n_3 }),
        .CYINIT(inst_n_7),
        .DI({\magnitude_reg[3]_i_16_n_6 ,\magnitude_reg[3]_i_16_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[2]_i_15_n_4 ,\magnitude_reg[2]_i_15_n_5 ,\magnitude_reg[2]_i_15_n_6 ,\magnitude_reg[2]_i_15_n_7 }),
        .S({\magnitude[2]_i_20_n_0 ,\magnitude[2]_i_21_n_0 ,\magnitude[2]_i_22_n_0 ,\magnitude[2]_i_23_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[2]_i_2 
       (.CI(\magnitude_reg[2]_i_3_n_0 ),
        .CO(\NLW_magnitude_reg[2]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[2]_i_2_O_UNCONNECTED [3:1],\magnitude_reg[2]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[2]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[2]_i_3 
       (.CI(\magnitude_reg[2]_i_5_n_0 ),
        .CO({\magnitude_reg[2]_i_3_n_0 ,\magnitude_reg[2]_i_3_n_1 ,\magnitude_reg[2]_i_3_n_2 ,\magnitude_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[3]_i_3_n_7 ,\magnitude_reg[3]_i_2_n_7 ,\magnitude_reg[3]_i_5_n_4 ,\magnitude_reg[3]_i_5_n_5 }),
        .O({\NLW_magnitude_reg[2]_i_3_O_UNCONNECTED [3],\magnitude_reg[2]_i_3_n_5 ,\magnitude_reg[2]_i_3_n_6 ,\magnitude_reg[2]_i_3_n_7 }),
        .S({\magnitude[2]_i_6_n_0 ,\magnitude[2]_i_7_n_0 ,\magnitude[2]_i_8_n_0 ,\magnitude[2]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[2]_i_5 
       (.CI(\magnitude_reg[2]_i_10_n_0 ),
        .CO({\magnitude_reg[2]_i_5_n_0 ,\magnitude_reg[2]_i_5_n_1 ,\magnitude_reg[2]_i_5_n_2 ,\magnitude_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[3]_i_5_n_6 ,\magnitude_reg[3]_i_5_n_7 ,\magnitude_reg[3]_i_10_n_4 ,\magnitude_reg[3]_i_10_n_5 }),
        .O({\magnitude_reg[2]_i_5_n_4 ,\magnitude_reg[2]_i_5_n_5 ,\magnitude_reg[2]_i_5_n_6 ,\magnitude_reg[2]_i_5_n_7 }),
        .S({\magnitude[2]_i_11_n_0 ,\magnitude[2]_i_12_n_0 ,\magnitude[2]_i_13_n_0 ,\magnitude[2]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[3]_i_10 
       (.CI(\magnitude_reg[3]_i_16_n_0 ),
        .CO({\magnitude_reg[3]_i_10_n_0 ,\magnitude_reg[3]_i_10_n_1 ,\magnitude_reg[3]_i_10_n_2 ,\magnitude_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[4]_i_10_n_6 ,\magnitude_reg[4]_i_10_n_7 ,\magnitude_reg[4]_i_15_n_4 ,\magnitude_reg[4]_i_15_n_5 }),
        .O({\magnitude_reg[3]_i_10_n_4 ,\magnitude_reg[3]_i_10_n_5 ,\magnitude_reg[3]_i_10_n_6 ,\magnitude_reg[3]_i_10_n_7 }),
        .S({\magnitude[3]_i_17_n_0 ,\magnitude[3]_i_18_n_0 ,\magnitude[3]_i_19_n_0 ,\magnitude[3]_i_20_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[3]_i_16 
       (.CI(1'b0),
        .CO({\magnitude_reg[3]_i_16_n_0 ,\magnitude_reg[3]_i_16_n_1 ,\magnitude_reg[3]_i_16_n_2 ,\magnitude_reg[3]_i_16_n_3 }),
        .CYINIT(inst_n_5),
        .DI({\magnitude_reg[4]_i_15_n_6 ,\magnitude_reg[4]_i_15_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[3]_i_16_n_4 ,\magnitude_reg[3]_i_16_n_5 ,\magnitude_reg[3]_i_16_n_6 ,\magnitude_reg[3]_i_16_n_7 }),
        .S({\magnitude[3]_i_25_n_0 ,\magnitude[3]_i_26_n_0 ,\magnitude[3]_i_27_n_0 ,\magnitude[3]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[3]_i_2 
       (.CI(\magnitude_reg[3]_i_3_n_0 ),
        .CO(\NLW_magnitude_reg[3]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[3]_i_2_O_UNCONNECTED [3:1],\magnitude_reg[3]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[3]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[3]_i_3 
       (.CI(\magnitude_reg[3]_i_5_n_0 ),
        .CO({\magnitude_reg[3]_i_3_n_0 ,\magnitude_reg[3]_i_3_n_1 ,\magnitude_reg[3]_i_3_n_2 ,\magnitude_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[4]_i_3_n_7 ,\magnitude_reg[4]_i_5_n_4 ,\magnitude_reg[4]_i_2_n_7 ,\magnitude_reg[4]_i_5_n_5 }),
        .O({\NLW_magnitude_reg[3]_i_3_O_UNCONNECTED [3],\magnitude_reg[3]_i_3_n_5 ,\magnitude_reg[3]_i_3_n_6 ,\magnitude_reg[3]_i_3_n_7 }),
        .S({\magnitude[3]_i_6_n_0 ,\magnitude[3]_i_7_n_0 ,\magnitude[3]_i_8_n_0 ,\magnitude[3]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[3]_i_5 
       (.CI(\magnitude_reg[3]_i_10_n_0 ),
        .CO({\magnitude_reg[3]_i_5_n_0 ,\magnitude_reg[3]_i_5_n_1 ,\magnitude_reg[3]_i_5_n_2 ,\magnitude_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[4]_i_5_n_6 ,\magnitude_reg[4]_i_5_n_7 ,\magnitude_reg[4]_i_10_n_4 ,\magnitude_reg[4]_i_10_n_5 }),
        .O({\magnitude_reg[3]_i_5_n_4 ,\magnitude_reg[3]_i_5_n_5 ,\magnitude_reg[3]_i_5_n_6 ,\magnitude_reg[3]_i_5_n_7 }),
        .S({\magnitude[3]_i_11_n_0 ,\magnitude[3]_i_12_n_0 ,\magnitude[3]_i_13_n_0 ,\magnitude[3]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[4]_i_10 
       (.CI(\magnitude_reg[4]_i_15_n_0 ),
        .CO({\magnitude_reg[4]_i_10_n_0 ,\magnitude_reg[4]_i_10_n_1 ,\magnitude_reg[4]_i_10_n_2 ,\magnitude_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[5]_i_10_n_6 ,\magnitude_reg[5]_i_10_n_7 ,\magnitude_reg[5]_i_15_n_4 ,\magnitude_reg[5]_i_15_n_5 }),
        .O({\magnitude_reg[4]_i_10_n_4 ,\magnitude_reg[4]_i_10_n_5 ,\magnitude_reg[4]_i_10_n_6 ,\magnitude_reg[4]_i_10_n_7 }),
        .S({\magnitude[4]_i_16_n_0 ,\magnitude[4]_i_17_n_0 ,\magnitude[4]_i_18_n_0 ,\magnitude[4]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[4]_i_15 
       (.CI(1'b0),
        .CO({\magnitude_reg[4]_i_15_n_0 ,\magnitude_reg[4]_i_15_n_1 ,\magnitude_reg[4]_i_15_n_2 ,\magnitude_reg[4]_i_15_n_3 }),
        .CYINIT(inst_n_11),
        .DI({\magnitude_reg[5]_i_15_n_6 ,\magnitude_reg[5]_i_15_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[4]_i_15_n_4 ,\magnitude_reg[4]_i_15_n_5 ,\magnitude_reg[4]_i_15_n_6 ,\magnitude_reg[4]_i_15_n_7 }),
        .S({\magnitude[4]_i_20_n_0 ,\magnitude[4]_i_21_n_0 ,\magnitude[4]_i_22_n_0 ,\magnitude[4]_i_23_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[4]_i_2 
       (.CI(\magnitude_reg[4]_i_3_n_0 ),
        .CO(\NLW_magnitude_reg[4]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[4]_i_2_O_UNCONNECTED [3:1],\magnitude_reg[4]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[4]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[4]_i_3 
       (.CI(\magnitude_reg[4]_i_5_n_0 ),
        .CO({\magnitude_reg[4]_i_3_n_0 ,\magnitude_reg[4]_i_3_n_1 ,\magnitude_reg[4]_i_3_n_2 ,\magnitude_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[5]_i_3_n_7 ,\magnitude_reg[5]_i_5_n_4 ,\magnitude_reg[5]_i_5_n_5 ,\magnitude_reg[5]_i_2_n_7 }),
        .O({\NLW_magnitude_reg[4]_i_3_O_UNCONNECTED [3],\magnitude_reg[4]_i_3_n_5 ,\magnitude_reg[4]_i_3_n_6 ,\magnitude_reg[4]_i_3_n_7 }),
        .S({\magnitude[4]_i_6_n_0 ,\magnitude[4]_i_7_n_0 ,\magnitude[4]_i_8_n_0 ,\magnitude[4]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[4]_i_5 
       (.CI(\magnitude_reg[4]_i_10_n_0 ),
        .CO({\magnitude_reg[4]_i_5_n_0 ,\magnitude_reg[4]_i_5_n_1 ,\magnitude_reg[4]_i_5_n_2 ,\magnitude_reg[4]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[5]_i_5_n_6 ,\magnitude_reg[5]_i_5_n_7 ,\magnitude_reg[5]_i_10_n_4 ,\magnitude_reg[5]_i_10_n_5 }),
        .O({\magnitude_reg[4]_i_5_n_4 ,\magnitude_reg[4]_i_5_n_5 ,\magnitude_reg[4]_i_5_n_6 ,\magnitude_reg[4]_i_5_n_7 }),
        .S({\magnitude[4]_i_11_n_0 ,\magnitude[4]_i_12_n_0 ,\magnitude[4]_i_13_n_0 ,\magnitude[4]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[5]_i_10 
       (.CI(\magnitude_reg[5]_i_15_n_0 ),
        .CO({\magnitude_reg[5]_i_10_n_0 ,\magnitude_reg[5]_i_10_n_1 ,\magnitude_reg[5]_i_10_n_2 ,\magnitude_reg[5]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[6]_i_10_n_6 ,\magnitude_reg[6]_i_10_n_7 ,\magnitude_reg[6]_i_15_n_4 ,\magnitude_reg[6]_i_15_n_5 }),
        .O({\magnitude_reg[5]_i_10_n_4 ,\magnitude_reg[5]_i_10_n_5 ,\magnitude_reg[5]_i_10_n_6 ,\magnitude_reg[5]_i_10_n_7 }),
        .S({\magnitude[5]_i_16_n_0 ,\magnitude[5]_i_17_n_0 ,\magnitude[5]_i_18_n_0 ,\magnitude[5]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[5]_i_15 
       (.CI(1'b0),
        .CO({\magnitude_reg[5]_i_15_n_0 ,\magnitude_reg[5]_i_15_n_1 ,\magnitude_reg[5]_i_15_n_2 ,\magnitude_reg[5]_i_15_n_3 }),
        .CYINIT(inst_n_9),
        .DI({\magnitude_reg[6]_i_15_n_6 ,\magnitude_reg[6]_i_15_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[5]_i_15_n_4 ,\magnitude_reg[5]_i_15_n_5 ,\magnitude_reg[5]_i_15_n_6 ,\magnitude_reg[5]_i_15_n_7 }),
        .S({\magnitude[5]_i_21_n_0 ,\magnitude[5]_i_22_n_0 ,\magnitude[5]_i_23_n_0 ,\magnitude[5]_i_24_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[5]_i_2 
       (.CI(\magnitude_reg[5]_i_3_n_0 ),
        .CO(\NLW_magnitude_reg[5]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[5]_i_2_O_UNCONNECTED [3:1],\magnitude_reg[5]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[5]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[5]_i_3 
       (.CI(\magnitude_reg[5]_i_5_n_0 ),
        .CO({\magnitude_reg[5]_i_3_n_0 ,\magnitude_reg[5]_i_3_n_1 ,\magnitude_reg[5]_i_3_n_2 ,\magnitude_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[6]_i_3_n_7 ,\magnitude_reg[6]_i_5_n_4 ,\magnitude_reg[6]_i_5_n_5 ,\magnitude_reg[6]_i_5_n_6 }),
        .O({\NLW_magnitude_reg[5]_i_3_O_UNCONNECTED [3],\magnitude_reg[5]_i_3_n_5 ,\magnitude_reg[5]_i_3_n_6 ,\magnitude_reg[5]_i_3_n_7 }),
        .S({\magnitude[5]_i_6_n_0 ,\magnitude[5]_i_7_n_0 ,\magnitude[5]_i_8_n_0 ,\magnitude[5]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[5]_i_5 
       (.CI(\magnitude_reg[5]_i_10_n_0 ),
        .CO({\magnitude_reg[5]_i_5_n_0 ,\magnitude_reg[5]_i_5_n_1 ,\magnitude_reg[5]_i_5_n_2 ,\magnitude_reg[5]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[6]_i_2_n_7 ,\magnitude_reg[6]_i_5_n_7 ,\magnitude_reg[6]_i_10_n_4 ,\magnitude_reg[6]_i_10_n_5 }),
        .O({\magnitude_reg[5]_i_5_n_4 ,\magnitude_reg[5]_i_5_n_5 ,\magnitude_reg[5]_i_5_n_6 ,\magnitude_reg[5]_i_5_n_7 }),
        .S({\magnitude[5]_i_11_n_0 ,\magnitude[5]_i_12_n_0 ,\magnitude[5]_i_13_n_0 ,\magnitude[5]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[6]_i_10 
       (.CI(\magnitude_reg[6]_i_15_n_0 ),
        .CO({\magnitude_reg[6]_i_10_n_0 ,\magnitude_reg[6]_i_10_n_1 ,\magnitude_reg[6]_i_10_n_2 ,\magnitude_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_13_n_6 ,\magnitude_reg[7]_i_13_n_7 ,\magnitude_reg[7]_i_29_n_4 ,\magnitude_reg[7]_i_29_n_5 }),
        .O({\magnitude_reg[6]_i_10_n_4 ,\magnitude_reg[6]_i_10_n_5 ,\magnitude_reg[6]_i_10_n_6 ,\magnitude_reg[6]_i_10_n_7 }),
        .S({\magnitude[6]_i_16_n_0 ,\magnitude[6]_i_17_n_0 ,\magnitude[6]_i_18_n_0 ,\magnitude[6]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[6]_i_15 
       (.CI(1'b0),
        .CO({\magnitude_reg[6]_i_15_n_0 ,\magnitude_reg[6]_i_15_n_1 ,\magnitude_reg[6]_i_15_n_2 ,\magnitude_reg[6]_i_15_n_3 }),
        .CYINIT(inst_n_15),
        .DI({\magnitude_reg[7]_i_29_n_6 ,\magnitude_reg[7]_i_29_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[6]_i_15_n_4 ,\magnitude_reg[6]_i_15_n_5 ,\magnitude_reg[6]_i_15_n_6 ,\magnitude_reg[6]_i_15_n_7 }),
        .S({\magnitude[6]_i_20_n_0 ,\magnitude[6]_i_21_n_0 ,\magnitude[6]_i_22_n_0 ,\magnitude[6]_i_23_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[6]_i_2 
       (.CI(\magnitude_reg[6]_i_3_n_0 ),
        .CO(\NLW_magnitude_reg[6]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[6]_i_2_O_UNCONNECTED [3:1],\magnitude_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[6]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[6]_i_3 
       (.CI(\magnitude_reg[6]_i_5_n_0 ),
        .CO({\magnitude_reg[6]_i_3_n_0 ,\magnitude_reg[6]_i_3_n_1 ,\magnitude_reg[6]_i_3_n_2 ,\magnitude_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_4_n_7 ,\magnitude_reg[7]_i_6_n_4 ,\magnitude_reg[7]_i_6_n_5 ,\magnitude_reg[7]_i_6_n_6 }),
        .O({\NLW_magnitude_reg[6]_i_3_O_UNCONNECTED [3],\magnitude_reg[6]_i_3_n_5 ,\magnitude_reg[6]_i_3_n_6 ,\magnitude_reg[6]_i_3_n_7 }),
        .S({\magnitude[6]_i_6_n_0 ,\magnitude[6]_i_7_n_0 ,\magnitude[6]_i_8_n_0 ,\magnitude[6]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[6]_i_5 
       (.CI(\magnitude_reg[6]_i_10_n_0 ),
        .CO({\magnitude_reg[6]_i_5_n_0 ,\magnitude_reg[6]_i_5_n_1 ,\magnitude_reg[6]_i_5_n_2 ,\magnitude_reg[6]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_6_n_7 ,\magnitude_reg[7]_i_3_n_7 ,\magnitude_reg[7]_i_13_n_4 ,\magnitude_reg[7]_i_13_n_5 }),
        .O({\magnitude_reg[6]_i_5_n_4 ,\magnitude_reg[6]_i_5_n_5 ,\magnitude_reg[6]_i_5_n_6 ,\magnitude_reg[6]_i_5_n_7 }),
        .S({\magnitude[6]_i_11_n_0 ,\magnitude[6]_i_12_n_0 ,\magnitude[6]_i_13_n_0 ,\magnitude[6]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_13 
       (.CI(\magnitude_reg[7]_i_29_n_0 ),
        .CO({\magnitude_reg[7]_i_13_n_0 ,\magnitude_reg[7]_i_13_n_1 ,\magnitude_reg[7]_i_13_n_2 ,\magnitude_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_14_n_6 ,\magnitude_reg[7]_i_14_n_7 ,\magnitude_reg[7]_i_30_n_4 ,\magnitude_reg[7]_i_30_n_5 }),
        .O({\magnitude_reg[7]_i_13_n_4 ,\magnitude_reg[7]_i_13_n_5 ,\magnitude_reg[7]_i_13_n_6 ,\magnitude_reg[7]_i_13_n_7 }),
        .S({\magnitude[7]_i_31_n_0 ,\magnitude[7]_i_32_n_0 ,\magnitude[7]_i_33_n_0 ,\magnitude[7]_i_34_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_14 
       (.CI(\magnitude_reg[7]_i_30_n_0 ),
        .CO({\magnitude_reg[7]_i_14_n_0 ,\magnitude_reg[7]_i_14_n_1 ,\magnitude_reg[7]_i_14_n_2 ,\magnitude_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_23_n_6 ,\magnitude_reg[7]_i_23_n_7 ,\magnitude_reg[7]_i_35_n_4 ,\magnitude_reg[7]_i_35_n_5 }),
        .O({\magnitude_reg[7]_i_14_n_4 ,\magnitude_reg[7]_i_14_n_5 ,\magnitude_reg[7]_i_14_n_6 ,\magnitude_reg[7]_i_14_n_7 }),
        .S({\magnitude[7]_i_36_n_0 ,\magnitude[7]_i_37_n_0 ,\magnitude[7]_i_38_n_0 ,\magnitude[7]_i_39_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_20 
       (.CI(\magnitude_reg[7]_i_23_n_0 ),
        .CO({\magnitude_reg[7]_i_20_n_0 ,\NLW_magnitude_reg[7]_i_20_CO_UNCONNECTED [2],\magnitude_reg[7]_i_20_n_2 ,\magnitude_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\magnitude_reg[7]_i_40_n_5 ,\magnitude_reg[7]_i_40_n_6 ,\magnitude[7]_i_41_n_0 }),
        .O({\NLW_magnitude_reg[7]_i_20_O_UNCONNECTED [3],\magnitude_reg[7]_i_20_n_5 ,\magnitude_reg[7]_i_20_n_6 ,\magnitude_reg[7]_i_20_n_7 }),
        .S({1'b1,\magnitude[7]_i_42_n_0 ,\magnitude[7]_i_43_n_0 ,\magnitude[7]_i_44_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_23 
       (.CI(\magnitude_reg[7]_i_35_n_0 ),
        .CO({\magnitude_reg[7]_i_23_n_0 ,\magnitude_reg[7]_i_23_n_1 ,\magnitude_reg[7]_i_23_n_2 ,\magnitude_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_45_n_1 ,\magnitude[7]_i_46_n_0 ,\magnitude[7]_i_47_n_0 ,\magnitude[7]_i_48_n_0 }),
        .O({\magnitude_reg[7]_i_23_n_4 ,\magnitude_reg[7]_i_23_n_5 ,\magnitude_reg[7]_i_23_n_6 ,\magnitude_reg[7]_i_23_n_7 }),
        .S({\magnitude[7]_i_49_n_0 ,\magnitude[7]_i_50_n_0 ,\magnitude[7]_i_51_n_0 ,\magnitude[7]_i_52_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_29 
       (.CI(1'b0),
        .CO({\magnitude_reg[7]_i_29_n_0 ,\magnitude_reg[7]_i_29_n_1 ,\magnitude_reg[7]_i_29_n_2 ,\magnitude_reg[7]_i_29_n_3 }),
        .CYINIT(inst_n_13),
        .DI({\magnitude_reg[7]_i_30_n_6 ,\magnitude_reg[7]_i_30_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[7]_i_29_n_4 ,\magnitude_reg[7]_i_29_n_5 ,\magnitude_reg[7]_i_29_n_6 ,\magnitude_reg[7]_i_29_n_7 }),
        .S({\magnitude[7]_i_54_n_0 ,\magnitude[7]_i_55_n_0 ,\magnitude[7]_i_56_n_0 ,\magnitude[7]_i_57_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_3 
       (.CI(\magnitude_reg[7]_i_4_n_0 ),
        .CO(\NLW_magnitude_reg[7]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[7]_i_3_O_UNCONNECTED [3:1],\magnitude_reg[7]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b0,\magnitude[7]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_30 
       (.CI(1'b0),
        .CO({\magnitude_reg[7]_i_30_n_0 ,\magnitude_reg[7]_i_30_n_1 ,\magnitude_reg[7]_i_30_n_2 ,\magnitude_reg[7]_i_30_n_3 }),
        .CYINIT(inst_n_19),
        .DI({\magnitude_reg[7]_i_35_n_6 ,\magnitude_reg[7]_i_35_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[7]_i_30_n_4 ,\magnitude_reg[7]_i_30_n_5 ,\magnitude_reg[7]_i_30_n_6 ,\magnitude_reg[7]_i_30_n_7 }),
        .S({\magnitude[7]_i_58_n_0 ,\magnitude[7]_i_59_n_0 ,\magnitude[7]_i_60_n_0 ,\magnitude[7]_i_61_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_35 
       (.CI(1'b0),
        .CO({\magnitude_reg[7]_i_35_n_0 ,\magnitude_reg[7]_i_35_n_1 ,\magnitude_reg[7]_i_35_n_2 ,\magnitude_reg[7]_i_35_n_3 }),
        .CYINIT(inst_n_17),
        .DI({\magnitude_reg[7]_i_45_n_6 ,\magnitude_reg[7]_i_45_n_7 ,1'b0,1'b1}),
        .O({\magnitude_reg[7]_i_35_n_4 ,\magnitude_reg[7]_i_35_n_5 ,\magnitude_reg[7]_i_35_n_6 ,\magnitude_reg[7]_i_35_n_7 }),
        .S({\magnitude[7]_i_62_n_0 ,\magnitude[7]_i_63_n_0 ,\magnitude[7]_i_64_n_0 ,\magnitude[7]_i_65_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_4 
       (.CI(\magnitude_reg[7]_i_6_n_0 ),
        .CO({\magnitude_reg[7]_i_4_n_0 ,\magnitude_reg[7]_i_4_n_1 ,\magnitude_reg[7]_i_4_n_2 ,\magnitude_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_7_n_7 ,\magnitude_reg[7]_i_8_n_4 ,\magnitude_reg[7]_i_8_n_5 ,\magnitude_reg[7]_i_8_n_6 }),
        .O({\NLW_magnitude_reg[7]_i_4_O_UNCONNECTED [3],\magnitude_reg[7]_i_4_n_5 ,\magnitude_reg[7]_i_4_n_6 ,\magnitude_reg[7]_i_4_n_7 }),
        .S({\magnitude[7]_i_9_n_0 ,\magnitude[7]_i_10_n_0 ,\magnitude[7]_i_11_n_0 ,\magnitude[7]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_40 
       (.CI(1'b0),
        .CO({\magnitude_reg[7]_i_40_n_0 ,\NLW_magnitude_reg[7]_i_40_CO_UNCONNECTED [2],\magnitude_reg[7]_i_40_n_2 ,\magnitude_reg[7]_i_40_n_3 }),
        .CYINIT(\magnitude_reg[7]_i_45_n_1 ),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_magnitude_reg[7]_i_40_O_UNCONNECTED [3],\magnitude_reg[7]_i_40_n_5 ,\magnitude_reg[7]_i_40_n_6 ,\NLW_magnitude_reg[7]_i_40_O_UNCONNECTED [0]}),
        .S({1'b1,inst_n_20,inst_n_20,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_45 
       (.CI(1'b0),
        .CO({\NLW_magnitude_reg[7]_i_45_CO_UNCONNECTED [3],\magnitude_reg[7]_i_45_n_1 ,\NLW_magnitude_reg[7]_i_45_CO_UNCONNECTED [1],\magnitude_reg[7]_i_45_n_3 }),
        .CYINIT(inst_n_21),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_magnitude_reg[7]_i_45_O_UNCONNECTED [3:2],\magnitude_reg[7]_i_45_n_6 ,\magnitude_reg[7]_i_45_n_7 }),
        .S({1'b0,1'b1,inst_n_20,inst_n_20}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_6 
       (.CI(\magnitude_reg[7]_i_13_n_0 ),
        .CO({\magnitude_reg[7]_i_6_n_0 ,\magnitude_reg[7]_i_6_n_1 ,\magnitude_reg[7]_i_6_n_2 ,\magnitude_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_8_n_7 ,\magnitude_reg[7]_i_14_n_4 ,\magnitude[7]_i_15_n_0 ,\magnitude_reg[7]_i_14_n_5 }),
        .O({\magnitude_reg[7]_i_6_n_4 ,\magnitude_reg[7]_i_6_n_5 ,\magnitude_reg[7]_i_6_n_6 ,\magnitude_reg[7]_i_6_n_7 }),
        .S({\magnitude[7]_i_16_n_0 ,\magnitude[7]_i_17_n_0 ,\magnitude[7]_i_18_n_0 ,\magnitude[7]_i_19_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_7 
       (.CI(\magnitude_reg[7]_i_8_n_0 ),
        .CO({\NLW_magnitude_reg[7]_i_7_CO_UNCONNECTED [3],\magnitude_reg[7]_i_7_n_1 ,\NLW_magnitude_reg[7]_i_7_CO_UNCONNECTED [1],\magnitude_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\magnitude_reg[7]_i_20_n_5 ,\magnitude_reg[7]_i_20_n_6 }),
        .O({\NLW_magnitude_reg[7]_i_7_O_UNCONNECTED [3:2],\magnitude_reg[7]_i_7_n_6 ,\magnitude_reg[7]_i_7_n_7 }),
        .S({1'b0,1'b1,\magnitude[7]_i_21_n_0 ,\magnitude[7]_i_22_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \magnitude_reg[7]_i_8 
       (.CI(\magnitude_reg[7]_i_14_n_0 ),
        .CO({\magnitude_reg[7]_i_8_n_0 ,\magnitude_reg[7]_i_8_n_1 ,\magnitude_reg[7]_i_8_n_2 ,\magnitude_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\magnitude_reg[7]_i_20_n_7 ,\magnitude_reg[7]_i_23_n_4 ,\magnitude_reg[7]_i_23_n_5 ,\magnitude[7]_i_24_n_0 }),
        .O({\magnitude_reg[7]_i_8_n_4 ,\magnitude_reg[7]_i_8_n_5 ,\magnitude_reg[7]_i_8_n_6 ,\magnitude_reg[7]_i_8_n_7 }),
        .S({\magnitude[7]_i_25_n_0 ,\magnitude[7]_i_26_n_0 ,\magnitude[7]_i_27_n_0 ,\magnitude[7]_i_28_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_double_threshold
   (Q,
    SS,
    \data_out_reg[7]_0 ,
    data_from_nms,
    axi_clk,
    \data_out_reg[6]_0 ,
    \data_out_reg[5]_0 ,
    \data_out_reg[4]_0 ,
    \data_out_reg[3]_0 ,
    \data_out_reg[2]_0 ,
    \data_out_reg[1]_0 ,
    \data_out_reg[0]_0 );
  output [7:0]Q;
  input [0:0]SS;
  input \data_out_reg[7]_0 ;
  input [0:0]data_from_nms;
  input axi_clk;
  input \data_out_reg[6]_0 ;
  input \data_out_reg[5]_0 ;
  input \data_out_reg[4]_0 ;
  input \data_out_reg[3]_0 ;
  input \data_out_reg[2]_0 ;
  input \data_out_reg[1]_0 ;
  input \data_out_reg[0]_0 ;

  wire [7:0]Q;
  wire [0:0]SS;
  wire axi_clk;
  wire [0:0]data_from_nms;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg[1]_0 ;
  wire \data_out_reg[2]_0 ;
  wire \data_out_reg[3]_0 ;
  wire \data_out_reg[4]_0 ;
  wire \data_out_reg[5]_0 ;
  wire \data_out_reg[6]_0 ;
  wire \data_out_reg[7]_0 ;

  FDSE \data_out_reg[0] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(\data_out_reg[0]_0 ),
        .Q(Q[0]),
        .S(SS));
  FDSE \data_out_reg[1] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(\data_out_reg[1]_0 ),
        .Q(Q[1]),
        .S(SS));
  FDSE \data_out_reg[2] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(\data_out_reg[2]_0 ),
        .Q(Q[2]),
        .S(SS));
  FDSE \data_out_reg[3] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(\data_out_reg[3]_0 ),
        .Q(Q[3]),
        .S(SS));
  FDSE \data_out_reg[4] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(\data_out_reg[4]_0 ),
        .Q(Q[4]),
        .S(SS));
  FDSE \data_out_reg[5] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(\data_out_reg[5]_0 ),
        .Q(Q[5]),
        .S(SS));
  FDSE \data_out_reg[6] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(\data_out_reg[6]_0 ),
        .Q(Q[6]),
        .S(SS));
  FDSE \data_out_reg[7] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_0 ),
        .D(data_from_nms),
        .Q(Q[7]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_track
   (data_from_et,
    \data_out_reg[7]_0 ,
    axi_clk);
  output [0:0]data_from_et;
  input \data_out_reg[7]_0 ;
  input axi_clk;

  wire axi_clk;
  wire [0:0]data_from_et;
  wire \data_out_reg[7]_0 ;

  FDRE \data_out_reg[7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\data_out_reg[7]_0 ),
        .Q(data_from_et),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_blur
   (E,
    DI,
    convolved_data_valid_reg_0,
    Q,
    data_to_gaussian_valid,
    axi_clk,
    \totalPixelCounter_reg[11] ,
    data_to_gaussian);
  output [0:0]E;
  output [0:0]DI;
  output convolved_data_valid_reg_0;
  output [7:0]Q;
  input data_to_gaussian_valid;
  input axi_clk;
  input [0:0]\totalPixelCounter_reg[11] ;
  input [71:0]data_to_gaussian;

  wire [10:2]C;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_clk;
  wire convolved_data_valid_reg_0;
  wire [71:0]data_to_gaussian;
  wire data_to_gaussian_valid;
  wire i___0_carry__0_i_1__0_n_0;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2__0_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3__0_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4__0_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5__0_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6__0_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7__0_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8__0_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__1_i_10_n_3;
  wire i___0_carry__1_i_11_n_0;
  wire i___0_carry__1_i_11_n_1;
  wire i___0_carry__1_i_11_n_2;
  wire i___0_carry__1_i_11_n_3;
  wire i___0_carry__1_i_11_n_4;
  wire i___0_carry__1_i_11_n_5;
  wire i___0_carry__1_i_11_n_6;
  wire i___0_carry__1_i_11_n_7;
  wire i___0_carry__1_i_12_n_0;
  wire i___0_carry__1_i_13_n_0;
  wire i___0_carry__1_i_14_n_0;
  wire i___0_carry__1_i_15_n_0;
  wire i___0_carry__1_i_16_n_0;
  wire i___0_carry__1_i_16_n_1;
  wire i___0_carry__1_i_16_n_2;
  wire i___0_carry__1_i_16_n_3;
  wire i___0_carry__1_i_16_n_4;
  wire i___0_carry__1_i_16_n_5;
  wire i___0_carry__1_i_16_n_6;
  wire i___0_carry__1_i_17_n_0;
  wire i___0_carry__1_i_18_n_0;
  wire i___0_carry__1_i_19_n_0;
  wire i___0_carry__1_i_1__0_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_1_n_1;
  wire i___0_carry__1_i_1_n_2;
  wire i___0_carry__1_i_1_n_3;
  wire i___0_carry__1_i_1_n_4;
  wire i___0_carry__1_i_1_n_5;
  wire i___0_carry__1_i_1_n_6;
  wire i___0_carry__1_i_1_n_7;
  wire i___0_carry__1_i_20_n_0;
  wire i___0_carry__1_i_21_n_0;
  wire i___0_carry__1_i_22_n_0;
  wire i___0_carry__1_i_23_n_0;
  wire i___0_carry__1_i_24_n_0;
  wire i___0_carry__1_i_25_n_3;
  wire i___0_carry__1_i_26_n_0;
  wire i___0_carry__1_i_26_n_1;
  wire i___0_carry__1_i_26_n_2;
  wire i___0_carry__1_i_26_n_3;
  wire i___0_carry__1_i_26_n_4;
  wire i___0_carry__1_i_26_n_5;
  wire i___0_carry__1_i_26_n_6;
  wire i___0_carry__1_i_26_n_7;
  wire i___0_carry__1_i_27_n_0;
  wire i___0_carry__1_i_28_n_0;
  wire i___0_carry__1_i_29_n_0;
  wire i___0_carry__1_i_2_n_2;
  wire i___0_carry__1_i_2_n_3;
  wire i___0_carry__1_i_2_n_5;
  wire i___0_carry__1_i_2_n_6;
  wire i___0_carry__1_i_2_n_7;
  wire i___0_carry__1_i_30_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__1_i_5_n_0;
  wire i___0_carry__1_i_6_n_0;
  wire i___0_carry__1_i_7_n_0;
  wire i___0_carry__1_i_8_n_1;
  wire i___0_carry__1_i_8_n_3;
  wire i___0_carry__1_i_9_n_0;
  wire i___0_carry__1_i_9_n_1;
  wire i___0_carry__1_i_9_n_2;
  wire i___0_carry__1_i_9_n_3;
  wire i___0_carry_i_10_n_0;
  wire i___0_carry_i_11_n_0;
  wire i___0_carry_i_12_n_0;
  wire i___0_carry_i_13_n_0;
  wire i___0_carry_i_14_n_0;
  wire i___0_carry_i_14_n_1;
  wire i___0_carry_i_14_n_2;
  wire i___0_carry_i_14_n_3;
  wire i___0_carry_i_15_n_0;
  wire i___0_carry_i_16_n_0;
  wire i___0_carry_i_17_n_0;
  wire i___0_carry_i_18_n_0;
  wire i___0_carry_i_19_n_0;
  wire i___0_carry_i_19_n_1;
  wire i___0_carry_i_19_n_2;
  wire i___0_carry_i_19_n_3;
  wire i___0_carry_i_19_n_4;
  wire i___0_carry_i_19_n_5;
  wire i___0_carry_i_19_n_6;
  wire i___0_carry_i_1__0_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_20_n_0;
  wire i___0_carry_i_21_n_0;
  wire i___0_carry_i_22_n_0;
  wire i___0_carry_i_23_n_0;
  wire i___0_carry_i_2__0_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3__0_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4__0_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5__0_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6__0_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7__0_n_0;
  wire i___0_carry_i_7_n_0;
  wire i___0_carry_i_8_n_0;
  wire i___0_carry_i_8_n_1;
  wire i___0_carry_i_8_n_2;
  wire i___0_carry_i_8_n_3;
  wire i___0_carry_i_8_n_4;
  wire i___0_carry_i_8_n_5;
  wire i___0_carry_i_8_n_6;
  wire i___0_carry_i_9_n_0;
  wire \multData_reg_n_0_[0][0] ;
  wire \multData_reg_n_0_[0][1] ;
  wire \multData_reg_n_0_[0][2] ;
  wire \multData_reg_n_0_[0][3] ;
  wire \multData_reg_n_0_[0][4] ;
  wire \multData_reg_n_0_[0][5] ;
  wire \multData_reg_n_0_[0][6] ;
  wire \multData_reg_n_0_[0][7] ;
  wire \multData_reg_n_0_[1][1] ;
  wire \multData_reg_n_0_[1][2] ;
  wire \multData_reg_n_0_[1][3] ;
  wire \multData_reg_n_0_[1][4] ;
  wire \multData_reg_n_0_[1][5] ;
  wire \multData_reg_n_0_[1][6] ;
  wire \multData_reg_n_0_[1][7] ;
  wire \multData_reg_n_0_[1][8] ;
  wire \multData_reg_n_0_[2][0] ;
  wire \multData_reg_n_0_[2][1] ;
  wire \multData_reg_n_0_[2][2] ;
  wire \multData_reg_n_0_[2][3] ;
  wire \multData_reg_n_0_[2][4] ;
  wire \multData_reg_n_0_[2][5] ;
  wire \multData_reg_n_0_[2][6] ;
  wire \multData_reg_n_0_[2][7] ;
  wire \multData_reg_n_0_[3][1] ;
  wire \multData_reg_n_0_[3][2] ;
  wire \multData_reg_n_0_[3][3] ;
  wire \multData_reg_n_0_[3][4] ;
  wire \multData_reg_n_0_[3][5] ;
  wire \multData_reg_n_0_[3][6] ;
  wire \multData_reg_n_0_[3][7] ;
  wire \multData_reg_n_0_[3][8] ;
  wire \multData_reg_n_0_[4][2] ;
  wire \multData_reg_n_0_[4][3] ;
  wire \multData_reg_n_0_[4][4] ;
  wire \multData_reg_n_0_[4][5] ;
  wire \multData_reg_n_0_[4][6] ;
  wire \multData_reg_n_0_[4][7] ;
  wire \multData_reg_n_0_[4][8] ;
  wire \multData_reg_n_0_[4][9] ;
  wire \multData_reg_n_0_[5][1] ;
  wire \multData_reg_n_0_[5][2] ;
  wire \multData_reg_n_0_[5][3] ;
  wire \multData_reg_n_0_[5][4] ;
  wire \multData_reg_n_0_[5][5] ;
  wire \multData_reg_n_0_[5][6] ;
  wire \multData_reg_n_0_[5][7] ;
  wire \multData_reg_n_0_[5][8] ;
  wire \multData_reg_n_0_[6][0] ;
  wire \multData_reg_n_0_[6][1] ;
  wire \multData_reg_n_0_[6][2] ;
  wire \multData_reg_n_0_[6][3] ;
  wire \multData_reg_n_0_[6][4] ;
  wire \multData_reg_n_0_[6][5] ;
  wire \multData_reg_n_0_[6][6] ;
  wire \multData_reg_n_0_[6][7] ;
  wire \multData_reg_n_0_[7][1] ;
  wire \multData_reg_n_0_[7][2] ;
  wire \multData_reg_n_0_[7][3] ;
  wire \multData_reg_n_0_[7][4] ;
  wire \multData_reg_n_0_[7][5] ;
  wire \multData_reg_n_0_[7][6] ;
  wire \multData_reg_n_0_[7][7] ;
  wire \multData_reg_n_0_[7][8] ;
  wire \multData_reg_n_0_[8][0] ;
  wire \multData_reg_n_0_[8][1] ;
  wire \multData_reg_n_0_[8][2] ;
  wire \multData_reg_n_0_[8][3] ;
  wire \multData_reg_n_0_[8][4] ;
  wire \multData_reg_n_0_[8][5] ;
  wire \multData_reg_n_0_[8][6] ;
  wire \multData_reg_n_0_[8][7] ;
  wire [7:0]p_0_in;
  wire [11:4]sumData_20;
  wire \sumData_20_inferred__0/i___0_carry__0_n_0 ;
  wire \sumData_20_inferred__0/i___0_carry__0_n_1 ;
  wire \sumData_20_inferred__0/i___0_carry__0_n_2 ;
  wire \sumData_20_inferred__0/i___0_carry__0_n_3 ;
  wire \sumData_20_inferred__0/i___0_carry__0_n_4 ;
  wire \sumData_20_inferred__0/i___0_carry__0_n_5 ;
  wire \sumData_20_inferred__0/i___0_carry__0_n_6 ;
  wire \sumData_20_inferred__0/i___0_carry__0_n_7 ;
  wire \sumData_20_inferred__0/i___0_carry__1_n_1 ;
  wire \sumData_20_inferred__0/i___0_carry__1_n_2 ;
  wire \sumData_20_inferred__0/i___0_carry__1_n_3 ;
  wire \sumData_20_inferred__0/i___0_carry__1_n_4 ;
  wire \sumData_20_inferred__0/i___0_carry__1_n_5 ;
  wire \sumData_20_inferred__0/i___0_carry__1_n_6 ;
  wire \sumData_20_inferred__0/i___0_carry__1_n_7 ;
  wire \sumData_20_inferred__0/i___0_carry_n_0 ;
  wire \sumData_20_inferred__0/i___0_carry_n_1 ;
  wire \sumData_20_inferred__0/i___0_carry_n_2 ;
  wire \sumData_20_inferred__0/i___0_carry_n_3 ;
  wire \sumData_20_inferred__0/i___0_carry_n_4 ;
  wire \sumData_20_inferred__0/i___0_carry_n_5 ;
  wire \sumData_20_inferred__0/i___0_carry_n_6 ;
  wire \sumData_20_inferred__0/i___0_carry_n_7 ;
  wire \sumData_20_inferred__1/i___0_carry__0_n_0 ;
  wire \sumData_20_inferred__1/i___0_carry__0_n_1 ;
  wire \sumData_20_inferred__1/i___0_carry__0_n_2 ;
  wire \sumData_20_inferred__1/i___0_carry__0_n_3 ;
  wire \sumData_20_inferred__1/i___0_carry__1_n_1 ;
  wire \sumData_20_inferred__1/i___0_carry__1_n_2 ;
  wire \sumData_20_inferred__1/i___0_carry__1_n_3 ;
  wire \sumData_20_inferred__1/i___0_carry_n_0 ;
  wire \sumData_20_inferred__1/i___0_carry_n_1 ;
  wire \sumData_20_inferred__1/i___0_carry_n_2 ;
  wire \sumData_20_inferred__1/i___0_carry_n_3 ;
  wire sumData_valid_reg_srl2_n_0;
  wire [0:0]\totalPixelCounter_reg[11] ;
  wire [3:1]NLW_i___0_carry__1_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_i___0_carry__1_i_10_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry__1_i_16_O_UNCONNECTED;
  wire [3:2]NLW_i___0_carry__1_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_i___0_carry__1_i_2_O_UNCONNECTED;
  wire [3:1]NLW_i___0_carry__1_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_i___0_carry__1_i_25_O_UNCONNECTED;
  wire [3:1]NLW_i___0_carry__1_i_8_CO_UNCONNECTED;
  wire [3:2]NLW_i___0_carry__1_i_8_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry_i_14_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry_i_19_O_UNCONNECTED;
  wire [0:0]NLW_i___0_carry_i_8_O_UNCONNECTED;
  wire [3:3]\NLW_sumData_20_inferred__0/i___0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sumData_20_inferred__1/i___0_carry_O_UNCONNECTED ;
  wire [3:3]\NLW_sumData_20_inferred__1/i___0_carry__1_CO_UNCONNECTED ;

  FDRE \convolved_data_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \convolved_data_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \convolved_data_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \convolved_data_reg[3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \convolved_data_reg[4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \convolved_data_reg[5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \convolved_data_reg[6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \convolved_data_reg[7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE convolved_data_valid_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_valid_reg_srl2_n_0),
        .Q(E),
        .R(1'b0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1
       (.I0(\multData_reg_n_0_[8][6] ),
        .I1(i___0_carry__1_i_1_n_6),
        .I2(\multData_reg_n_0_[0][6] ),
        .O(i___0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1__0
       (.I0(\multData_reg_n_0_[2][6] ),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_5 ),
        .I2(\multData_reg_n_0_[6][6] ),
        .O(i___0_carry__0_i_1__0_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2
       (.I0(\multData_reg_n_0_[8][5] ),
        .I1(i___0_carry__1_i_1_n_7),
        .I2(\multData_reg_n_0_[0][5] ),
        .O(i___0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2__0
       (.I0(\multData_reg_n_0_[2][5] ),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_6 ),
        .I2(\multData_reg_n_0_[6][5] ),
        .O(i___0_carry__0_i_2__0_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3
       (.I0(\multData_reg_n_0_[8][4] ),
        .I1(i___0_carry_i_8_n_4),
        .I2(\multData_reg_n_0_[0][4] ),
        .O(i___0_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3__0
       (.I0(\multData_reg_n_0_[2][4] ),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_7 ),
        .I2(\multData_reg_n_0_[6][4] ),
        .O(i___0_carry__0_i_3__0_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4
       (.I0(\multData_reg_n_0_[8][3] ),
        .I1(i___0_carry_i_8_n_5),
        .I2(\multData_reg_n_0_[0][3] ),
        .O(i___0_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4__0
       (.I0(\multData_reg_n_0_[2][3] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_4 ),
        .I2(\multData_reg_n_0_[6][3] ),
        .O(i___0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_1_n_0),
        .I1(i___0_carry__1_i_1_n_5),
        .I2(\multData_reg_n_0_[8][7] ),
        .I3(\multData_reg_n_0_[0][7] ),
        .O(i___0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5__0
       (.I0(i___0_carry__0_i_1__0_n_0),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_4 ),
        .I2(\multData_reg_n_0_[2][7] ),
        .I3(\multData_reg_n_0_[6][7] ),
        .O(i___0_carry__0_i_5__0_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6
       (.I0(\multData_reg_n_0_[8][6] ),
        .I1(i___0_carry__1_i_1_n_6),
        .I2(\multData_reg_n_0_[0][6] ),
        .I3(i___0_carry__0_i_2_n_0),
        .O(i___0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6__0
       (.I0(\multData_reg_n_0_[2][6] ),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_5 ),
        .I2(\multData_reg_n_0_[6][6] ),
        .I3(i___0_carry__0_i_2__0_n_0),
        .O(i___0_carry__0_i_6__0_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7
       (.I0(\multData_reg_n_0_[8][5] ),
        .I1(i___0_carry__1_i_1_n_7),
        .I2(\multData_reg_n_0_[0][5] ),
        .I3(i___0_carry__0_i_3_n_0),
        .O(i___0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7__0
       (.I0(\multData_reg_n_0_[2][5] ),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_6 ),
        .I2(\multData_reg_n_0_[6][5] ),
        .I3(i___0_carry__0_i_3__0_n_0),
        .O(i___0_carry__0_i_7__0_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8
       (.I0(\multData_reg_n_0_[8][4] ),
        .I1(i___0_carry_i_8_n_4),
        .I2(\multData_reg_n_0_[0][4] ),
        .I3(i___0_carry__0_i_4_n_0),
        .O(i___0_carry__0_i_8_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8__0
       (.I0(\multData_reg_n_0_[2][4] ),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_7 ),
        .I2(\multData_reg_n_0_[6][4] ),
        .I3(i___0_carry__0_i_4__0_n_0),
        .O(i___0_carry__0_i_8__0_n_0));
  CARRY4 i___0_carry__1_i_1
       (.CI(i___0_carry_i_8_n_0),
        .CO({i___0_carry__1_i_1_n_0,i___0_carry__1_i_1_n_1,i___0_carry__1_i_1_n_2,i___0_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[1][8] ,\multData_reg_n_0_[1][7] ,\multData_reg_n_0_[1][6] ,\multData_reg_n_0_[1][5] }),
        .O({i___0_carry__1_i_1_n_4,i___0_carry__1_i_1_n_5,i___0_carry__1_i_1_n_6,i___0_carry__1_i_1_n_7}),
        .S({i___0_carry__1_i_4_n_0,i___0_carry__1_i_5_n_0,i___0_carry__1_i_6_n_0,i___0_carry__1_i_7_n_0}));
  CARRY4 i___0_carry__1_i_10
       (.CI(i___0_carry__1_i_11_n_0),
        .CO({NLW_i___0_carry__1_i_10_CO_UNCONNECTED[3:1],i___0_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i___0_carry__1_i_10_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i___0_carry__1_i_11
       (.CI(i___0_carry__1_i_16_n_0),
        .CO({i___0_carry__1_i_11_n_0,i___0_carry__1_i_11_n_1,i___0_carry__1_i_11_n_2,i___0_carry__1_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[4][9] ,\multData_reg_n_0_[4][8] ,\multData_reg_n_0_[4][7] ,\multData_reg_n_0_[4][6] }),
        .O({i___0_carry__1_i_11_n_4,i___0_carry__1_i_11_n_5,i___0_carry__1_i_11_n_6,i___0_carry__1_i_11_n_7}),
        .S({i___0_carry__1_i_17_n_0,i___0_carry__1_i_18_n_0,i___0_carry__1_i_19_n_0,i___0_carry__1_i_20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_12
       (.I0(\multData_reg_n_0_[3][8] ),
        .I1(i___0_carry__1_i_11_n_5),
        .O(i___0_carry__1_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_13
       (.I0(\multData_reg_n_0_[3][7] ),
        .I1(i___0_carry__1_i_11_n_6),
        .O(i___0_carry__1_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_14
       (.I0(\multData_reg_n_0_[3][6] ),
        .I1(i___0_carry__1_i_11_n_7),
        .O(i___0_carry__1_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_15
       (.I0(\multData_reg_n_0_[3][5] ),
        .I1(i___0_carry__1_i_16_n_4),
        .O(i___0_carry__1_i_15_n_0));
  CARRY4 i___0_carry__1_i_16
       (.CI(1'b0),
        .CO({i___0_carry__1_i_16_n_0,i___0_carry__1_i_16_n_1,i___0_carry__1_i_16_n_2,i___0_carry__1_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[4][5] ,\multData_reg_n_0_[4][4] ,\multData_reg_n_0_[4][3] ,\multData_reg_n_0_[4][2] }),
        .O({i___0_carry__1_i_16_n_4,i___0_carry__1_i_16_n_5,i___0_carry__1_i_16_n_6,NLW_i___0_carry__1_i_16_O_UNCONNECTED[0]}),
        .S({i___0_carry__1_i_21_n_0,i___0_carry__1_i_22_n_0,i___0_carry__1_i_23_n_0,i___0_carry__1_i_24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_17
       (.I0(\multData_reg_n_0_[4][9] ),
        .I1(i___0_carry__1_i_25_n_3),
        .O(i___0_carry__1_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_18
       (.I0(\multData_reg_n_0_[4][8] ),
        .I1(i___0_carry__1_i_26_n_4),
        .O(i___0_carry__1_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_19
       (.I0(\multData_reg_n_0_[4][7] ),
        .I1(i___0_carry__1_i_26_n_5),
        .O(i___0_carry__1_i_19_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry__1_i_1__0
       (.I0(\multData_reg_n_0_[6][7] ),
        .I1(\sumData_20_inferred__0/i___0_carry__0_n_4 ),
        .I2(\multData_reg_n_0_[2][7] ),
        .I3(\sumData_20_inferred__0/i___0_carry__1_n_7 ),
        .O(i___0_carry__1_i_1__0_n_0));
  CARRY4 i___0_carry__1_i_2
       (.CI(i___0_carry__1_i_1_n_0),
        .CO({NLW_i___0_carry__1_i_2_CO_UNCONNECTED[3:2],i___0_carry__1_i_2_n_2,i___0_carry__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i___0_carry__1_i_2_O_UNCONNECTED[3],i___0_carry__1_i_2_n_5,i___0_carry__1_i_2_n_6,i___0_carry__1_i_2_n_7}),
        .S({1'b0,i___0_carry__1_i_8_n_1,C[10:9]}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_20
       (.I0(\multData_reg_n_0_[4][6] ),
        .I1(i___0_carry__1_i_26_n_6),
        .O(i___0_carry__1_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_21
       (.I0(\multData_reg_n_0_[4][5] ),
        .I1(i___0_carry__1_i_26_n_7),
        .O(i___0_carry__1_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_22
       (.I0(\multData_reg_n_0_[4][4] ),
        .I1(i___0_carry_i_19_n_4),
        .O(i___0_carry__1_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_23
       (.I0(\multData_reg_n_0_[4][3] ),
        .I1(i___0_carry_i_19_n_5),
        .O(i___0_carry__1_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_24
       (.I0(\multData_reg_n_0_[4][2] ),
        .I1(i___0_carry_i_19_n_6),
        .O(i___0_carry__1_i_24_n_0));
  CARRY4 i___0_carry__1_i_25
       (.CI(i___0_carry__1_i_26_n_0),
        .CO({NLW_i___0_carry__1_i_25_CO_UNCONNECTED[3:1],i___0_carry__1_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i___0_carry__1_i_25_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i___0_carry__1_i_26
       (.CI(i___0_carry_i_19_n_0),
        .CO({i___0_carry__1_i_26_n_0,i___0_carry__1_i_26_n_1,i___0_carry__1_i_26_n_2,i___0_carry__1_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[5][8] ,\multData_reg_n_0_[5][7] ,\multData_reg_n_0_[5][6] ,\multData_reg_n_0_[5][5] }),
        .O({i___0_carry__1_i_26_n_4,i___0_carry__1_i_26_n_5,i___0_carry__1_i_26_n_6,i___0_carry__1_i_26_n_7}),
        .S({i___0_carry__1_i_27_n_0,i___0_carry__1_i_28_n_0,i___0_carry__1_i_29_n_0,i___0_carry__1_i_30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_27
       (.I0(\multData_reg_n_0_[5][8] ),
        .I1(\multData_reg_n_0_[7][8] ),
        .O(i___0_carry__1_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_28
       (.I0(\multData_reg_n_0_[5][7] ),
        .I1(\multData_reg_n_0_[7][7] ),
        .O(i___0_carry__1_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_29
       (.I0(\multData_reg_n_0_[5][6] ),
        .I1(\multData_reg_n_0_[7][6] ),
        .O(i___0_carry__1_i_29_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry__1_i_3
       (.I0(\multData_reg_n_0_[0][7] ),
        .I1(i___0_carry__1_i_1_n_5),
        .I2(\multData_reg_n_0_[8][7] ),
        .I3(i___0_carry__1_i_1_n_4),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_30
       (.I0(\multData_reg_n_0_[5][5] ),
        .I1(\multData_reg_n_0_[7][5] ),
        .O(i___0_carry__1_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4
       (.I0(\multData_reg_n_0_[1][8] ),
        .I1(C[8]),
        .O(i___0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_5
       (.I0(\multData_reg_n_0_[1][7] ),
        .I1(C[7]),
        .O(i___0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_6
       (.I0(\multData_reg_n_0_[1][6] ),
        .I1(C[6]),
        .O(i___0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_7
       (.I0(\multData_reg_n_0_[1][5] ),
        .I1(C[5]),
        .O(i___0_carry__1_i_7_n_0));
  CARRY4 i___0_carry__1_i_8
       (.CI(i___0_carry__1_i_9_n_0),
        .CO({NLW_i___0_carry__1_i_8_CO_UNCONNECTED[3],i___0_carry__1_i_8_n_1,NLW_i___0_carry__1_i_8_CO_UNCONNECTED[1],i___0_carry__1_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i___0_carry__1_i_8_O_UNCONNECTED[3:2],C[10:9]}),
        .S({1'b0,1'b1,i___0_carry__1_i_10_n_3,i___0_carry__1_i_11_n_4}));
  CARRY4 i___0_carry__1_i_9
       (.CI(i___0_carry_i_14_n_0),
        .CO({i___0_carry__1_i_9_n_0,i___0_carry__1_i_9_n_1,i___0_carry__1_i_9_n_2,i___0_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[3][8] ,\multData_reg_n_0_[3][7] ,\multData_reg_n_0_[3][6] ,\multData_reg_n_0_[3][5] }),
        .O(C[8:5]),
        .S({i___0_carry__1_i_12_n_0,i___0_carry__1_i_13_n_0,i___0_carry__1_i_14_n_0,i___0_carry__1_i_15_n_0}));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1
       (.I0(\multData_reg_n_0_[8][2] ),
        .I1(i___0_carry_i_8_n_6),
        .I2(\multData_reg_n_0_[0][2] ),
        .O(i___0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_10
       (.I0(\multData_reg_n_0_[1][4] ),
        .I1(C[4]),
        .O(i___0_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_11
       (.I0(\multData_reg_n_0_[1][3] ),
        .I1(C[3]),
        .O(i___0_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_12
       (.I0(\multData_reg_n_0_[1][2] ),
        .I1(C[2]),
        .O(i___0_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_13
       (.I0(\multData_reg_n_0_[1][1] ),
        .I1(\multData_reg_n_0_[5][1] ),
        .I2(\multData_reg_n_0_[7][1] ),
        .I3(\multData_reg_n_0_[3][1] ),
        .O(i___0_carry_i_13_n_0));
  CARRY4 i___0_carry_i_14
       (.CI(1'b0),
        .CO({i___0_carry_i_14_n_0,i___0_carry_i_14_n_1,i___0_carry_i_14_n_2,i___0_carry_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[3][4] ,\multData_reg_n_0_[3][3] ,\multData_reg_n_0_[3][2] ,\multData_reg_n_0_[3][1] }),
        .O({C[4:2],NLW_i___0_carry_i_14_O_UNCONNECTED[0]}),
        .S({i___0_carry_i_15_n_0,i___0_carry_i_16_n_0,i___0_carry_i_17_n_0,i___0_carry_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_15
       (.I0(\multData_reg_n_0_[3][4] ),
        .I1(i___0_carry__1_i_16_n_5),
        .O(i___0_carry_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_16
       (.I0(\multData_reg_n_0_[3][3] ),
        .I1(i___0_carry__1_i_16_n_6),
        .O(i___0_carry_i_16_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_17
       (.I0(\multData_reg_n_0_[3][2] ),
        .I1(i___0_carry_i_19_n_6),
        .I2(\multData_reg_n_0_[4][2] ),
        .O(i___0_carry_i_17_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_18
       (.I0(\multData_reg_n_0_[3][1] ),
        .I1(\multData_reg_n_0_[7][1] ),
        .I2(\multData_reg_n_0_[5][1] ),
        .O(i___0_carry_i_18_n_0));
  CARRY4 i___0_carry_i_19
       (.CI(1'b0),
        .CO({i___0_carry_i_19_n_0,i___0_carry_i_19_n_1,i___0_carry_i_19_n_2,i___0_carry_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[5][4] ,\multData_reg_n_0_[5][3] ,\multData_reg_n_0_[5][2] ,\multData_reg_n_0_[5][1] }),
        .O({i___0_carry_i_19_n_4,i___0_carry_i_19_n_5,i___0_carry_i_19_n_6,NLW_i___0_carry_i_19_O_UNCONNECTED[0]}),
        .S({i___0_carry_i_20_n_0,i___0_carry_i_21_n_0,i___0_carry_i_22_n_0,i___0_carry_i_23_n_0}));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1__0
       (.I0(\multData_reg_n_0_[2][2] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_5 ),
        .I2(\multData_reg_n_0_[6][2] ),
        .O(i___0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    i___0_carry_i_2
       (.I0(\multData_reg_n_0_[8][1] ),
        .I1(\multData_reg_n_0_[3][1] ),
        .I2(\multData_reg_n_0_[7][1] ),
        .I3(\multData_reg_n_0_[5][1] ),
        .I4(\multData_reg_n_0_[1][1] ),
        .I5(\multData_reg_n_0_[0][1] ),
        .O(i___0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_20
       (.I0(\multData_reg_n_0_[5][4] ),
        .I1(\multData_reg_n_0_[7][4] ),
        .O(i___0_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_21
       (.I0(\multData_reg_n_0_[5][3] ),
        .I1(\multData_reg_n_0_[7][3] ),
        .O(i___0_carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_22
       (.I0(\multData_reg_n_0_[5][2] ),
        .I1(\multData_reg_n_0_[7][2] ),
        .O(i___0_carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_23
       (.I0(\multData_reg_n_0_[5][1] ),
        .I1(\multData_reg_n_0_[7][1] ),
        .O(i___0_carry_i_23_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2__0
       (.I0(\multData_reg_n_0_[2][1] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_6 ),
        .I2(\multData_reg_n_0_[6][1] ),
        .O(i___0_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_3
       (.I0(\multData_reg_n_0_[8][0] ),
        .I1(\multData_reg_n_0_[0][0] ),
        .O(i___0_carry_i_3_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_3__0
       (.I0(\multData_reg_n_0_[2][0] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_7 ),
        .I2(\multData_reg_n_0_[6][0] ),
        .O(i___0_carry_i_3__0_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4
       (.I0(\multData_reg_n_0_[8][3] ),
        .I1(i___0_carry_i_8_n_5),
        .I2(\multData_reg_n_0_[0][3] ),
        .I3(i___0_carry_i_1_n_0),
        .O(i___0_carry_i_4_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4__0
       (.I0(\multData_reg_n_0_[2][3] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_4 ),
        .I2(\multData_reg_n_0_[6][3] ),
        .I3(i___0_carry_i_1__0_n_0),
        .O(i___0_carry_i_4__0_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5
       (.I0(\multData_reg_n_0_[8][2] ),
        .I1(i___0_carry_i_8_n_6),
        .I2(\multData_reg_n_0_[0][2] ),
        .I3(i___0_carry_i_2_n_0),
        .O(i___0_carry_i_5_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5__0
       (.I0(\multData_reg_n_0_[2][2] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_5 ),
        .I2(\multData_reg_n_0_[6][2] ),
        .I3(i___0_carry_i_2__0_n_0),
        .O(i___0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6
       (.I0(i___0_carry_i_3_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(\multData_reg_n_0_[8][1] ),
        .I3(\multData_reg_n_0_[0][1] ),
        .O(i___0_carry_i_6_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6__0
       (.I0(\multData_reg_n_0_[2][1] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_6 ),
        .I2(\multData_reg_n_0_[6][1] ),
        .I3(i___0_carry_i_3__0_n_0),
        .O(i___0_carry_i_6__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_7
       (.I0(\multData_reg_n_0_[8][0] ),
        .I1(\multData_reg_n_0_[0][0] ),
        .O(i___0_carry_i_7_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_7__0
       (.I0(\multData_reg_n_0_[2][0] ),
        .I1(\sumData_20_inferred__0/i___0_carry_n_7 ),
        .I2(\multData_reg_n_0_[6][0] ),
        .O(i___0_carry_i_7__0_n_0));
  CARRY4 i___0_carry_i_8
       (.CI(1'b0),
        .CO({i___0_carry_i_8_n_0,i___0_carry_i_8_n_1,i___0_carry_i_8_n_2,i___0_carry_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({\multData_reg_n_0_[1][4] ,\multData_reg_n_0_[1][3] ,\multData_reg_n_0_[1][2] ,\multData_reg_n_0_[1][1] }),
        .O({i___0_carry_i_8_n_4,i___0_carry_i_8_n_5,i___0_carry_i_8_n_6,NLW_i___0_carry_i_8_O_UNCONNECTED[0]}),
        .S({i___0_carry_i_10_n_0,i___0_carry_i_11_n_0,i___0_carry_i_12_n_0,i___0_carry_i_13_n_0}));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_9
       (.I0(\multData_reg_n_0_[1][1] ),
        .I1(\multData_reg_n_0_[5][1] ),
        .I2(\multData_reg_n_0_[7][1] ),
        .I3(\multData_reg_n_0_[3][1] ),
        .O(i___0_carry_i_9_n_0));
  FDRE \multData_reg[0][0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[0]),
        .Q(\multData_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \multData_reg[0][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[1]),
        .Q(\multData_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \multData_reg[0][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[2]),
        .Q(\multData_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \multData_reg[0][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[3]),
        .Q(\multData_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \multData_reg[0][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[4]),
        .Q(\multData_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \multData_reg[0][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[5]),
        .Q(\multData_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \multData_reg[0][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[6]),
        .Q(\multData_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \multData_reg[0][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[7]),
        .Q(\multData_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \multData_reg[1][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[8]),
        .Q(\multData_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \multData_reg[1][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[9]),
        .Q(\multData_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \multData_reg[1][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[10]),
        .Q(\multData_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \multData_reg[1][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[11]),
        .Q(\multData_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \multData_reg[1][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[12]),
        .Q(\multData_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \multData_reg[1][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[13]),
        .Q(\multData_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \multData_reg[1][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[14]),
        .Q(\multData_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \multData_reg[1][8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[15]),
        .Q(\multData_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \multData_reg[2][0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[16]),
        .Q(\multData_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \multData_reg[2][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[17]),
        .Q(\multData_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \multData_reg[2][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[18]),
        .Q(\multData_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \multData_reg[2][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[19]),
        .Q(\multData_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \multData_reg[2][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[20]),
        .Q(\multData_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \multData_reg[2][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[21]),
        .Q(\multData_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \multData_reg[2][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[22]),
        .Q(\multData_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \multData_reg[2][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[23]),
        .Q(\multData_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \multData_reg[3][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[24]),
        .Q(\multData_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \multData_reg[3][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[25]),
        .Q(\multData_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \multData_reg[3][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[26]),
        .Q(\multData_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \multData_reg[3][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[27]),
        .Q(\multData_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \multData_reg[3][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[28]),
        .Q(\multData_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \multData_reg[3][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[29]),
        .Q(\multData_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \multData_reg[3][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[30]),
        .Q(\multData_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \multData_reg[3][8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[31]),
        .Q(\multData_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \multData_reg[4][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[32]),
        .Q(\multData_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \multData_reg[4][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[33]),
        .Q(\multData_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \multData_reg[4][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[34]),
        .Q(\multData_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE \multData_reg[4][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[35]),
        .Q(\multData_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE \multData_reg[4][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[36]),
        .Q(\multData_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE \multData_reg[4][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[37]),
        .Q(\multData_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE \multData_reg[4][8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[38]),
        .Q(\multData_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE \multData_reg[4][9] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[39]),
        .Q(\multData_reg_n_0_[4][9] ),
        .R(1'b0));
  FDRE \multData_reg[5][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[40]),
        .Q(\multData_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \multData_reg[5][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[41]),
        .Q(\multData_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \multData_reg[5][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[42]),
        .Q(\multData_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \multData_reg[5][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[43]),
        .Q(\multData_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \multData_reg[5][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[44]),
        .Q(\multData_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \multData_reg[5][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[45]),
        .Q(\multData_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \multData_reg[5][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[46]),
        .Q(\multData_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \multData_reg[5][8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[47]),
        .Q(\multData_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \multData_reg[6][0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[48]),
        .Q(\multData_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \multData_reg[6][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[49]),
        .Q(\multData_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \multData_reg[6][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[50]),
        .Q(\multData_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \multData_reg[6][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[51]),
        .Q(\multData_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \multData_reg[6][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[52]),
        .Q(\multData_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \multData_reg[6][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[53]),
        .Q(\multData_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \multData_reg[6][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[54]),
        .Q(\multData_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \multData_reg[6][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[55]),
        .Q(\multData_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \multData_reg[7][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[56]),
        .Q(\multData_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \multData_reg[7][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[57]),
        .Q(\multData_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \multData_reg[7][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[58]),
        .Q(\multData_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \multData_reg[7][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[59]),
        .Q(\multData_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \multData_reg[7][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[60]),
        .Q(\multData_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \multData_reg[7][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[61]),
        .Q(\multData_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \multData_reg[7][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[62]),
        .Q(\multData_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \multData_reg[7][8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[63]),
        .Q(\multData_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE \multData_reg[8][0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[64]),
        .Q(\multData_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE \multData_reg[8][1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[65]),
        .Q(\multData_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \multData_reg[8][2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[66]),
        .Q(\multData_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \multData_reg[8][3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[67]),
        .Q(\multData_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \multData_reg[8][4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[68]),
        .Q(\multData_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \multData_reg[8][5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[69]),
        .Q(\multData_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \multData_reg[8][6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[70]),
        .Q(\multData_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \multData_reg[8][7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(data_to_gaussian[71]),
        .Q(\multData_reg_n_0_[8][7] ),
        .R(1'b0));
  CARRY4 \sumData_20_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\sumData_20_inferred__0/i___0_carry_n_0 ,\sumData_20_inferred__0/i___0_carry_n_1 ,\sumData_20_inferred__0/i___0_carry_n_2 ,\sumData_20_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\sumData_20_inferred__0/i___0_carry_n_4 ,\sumData_20_inferred__0/i___0_carry_n_5 ,\sumData_20_inferred__0/i___0_carry_n_6 ,\sumData_20_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6_n_0,i___0_carry_i_7_n_0}));
  CARRY4 \sumData_20_inferred__0/i___0_carry__0 
       (.CI(\sumData_20_inferred__0/i___0_carry_n_0 ),
        .CO({\sumData_20_inferred__0/i___0_carry__0_n_0 ,\sumData_20_inferred__0/i___0_carry__0_n_1 ,\sumData_20_inferred__0/i___0_carry__0_n_2 ,\sumData_20_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O({\sumData_20_inferred__0/i___0_carry__0_n_4 ,\sumData_20_inferred__0/i___0_carry__0_n_5 ,\sumData_20_inferred__0/i___0_carry__0_n_6 ,\sumData_20_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  CARRY4 \sumData_20_inferred__0/i___0_carry__1 
       (.CI(\sumData_20_inferred__0/i___0_carry__0_n_0 ),
        .CO({\NLW_sumData_20_inferred__0/i___0_carry__1_CO_UNCONNECTED [3],\sumData_20_inferred__0/i___0_carry__1_n_1 ,\sumData_20_inferred__0/i___0_carry__1_n_2 ,\sumData_20_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i___0_carry__1_i_1_n_4}),
        .O({\sumData_20_inferred__0/i___0_carry__1_n_4 ,\sumData_20_inferred__0/i___0_carry__1_n_5 ,\sumData_20_inferred__0/i___0_carry__1_n_6 ,\sumData_20_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_2_n_5,i___0_carry__1_i_2_n_6,i___0_carry__1_i_2_n_7,i___0_carry__1_i_3_n_0}));
  CARRY4 \sumData_20_inferred__1/i___0_carry 
       (.CI(1'b0),
        .CO({\sumData_20_inferred__1/i___0_carry_n_0 ,\sumData_20_inferred__1/i___0_carry_n_1 ,\sumData_20_inferred__1/i___0_carry_n_2 ,\sumData_20_inferred__1/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1__0_n_0,i___0_carry_i_2__0_n_0,i___0_carry_i_3__0_n_0,1'b0}),
        .O(\NLW_sumData_20_inferred__1/i___0_carry_O_UNCONNECTED [3:0]),
        .S({i___0_carry_i_4__0_n_0,i___0_carry_i_5__0_n_0,i___0_carry_i_6__0_n_0,i___0_carry_i_7__0_n_0}));
  CARRY4 \sumData_20_inferred__1/i___0_carry__0 
       (.CI(\sumData_20_inferred__1/i___0_carry_n_0 ),
        .CO({\sumData_20_inferred__1/i___0_carry__0_n_0 ,\sumData_20_inferred__1/i___0_carry__0_n_1 ,\sumData_20_inferred__1/i___0_carry__0_n_2 ,\sumData_20_inferred__1/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1__0_n_0,i___0_carry__0_i_2__0_n_0,i___0_carry__0_i_3__0_n_0,i___0_carry__0_i_4__0_n_0}),
        .O(sumData_20[7:4]),
        .S({i___0_carry__0_i_5__0_n_0,i___0_carry__0_i_6__0_n_0,i___0_carry__0_i_7__0_n_0,i___0_carry__0_i_8__0_n_0}));
  CARRY4 \sumData_20_inferred__1/i___0_carry__1 
       (.CI(\sumData_20_inferred__1/i___0_carry__0_n_0 ),
        .CO({\NLW_sumData_20_inferred__1/i___0_carry__1_CO_UNCONNECTED [3],\sumData_20_inferred__1/i___0_carry__1_n_1 ,\sumData_20_inferred__1/i___0_carry__1_n_2 ,\sumData_20_inferred__1/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumData_20_inferred__0/i___0_carry__1_n_7 }),
        .O(sumData_20[11:8]),
        .S({\sumData_20_inferred__0/i___0_carry__1_n_4 ,\sumData_20_inferred__0/i___0_carry__1_n_5 ,\sumData_20_inferred__0/i___0_carry__1_n_6 ,i___0_carry__1_i_1__0_n_0}));
  FDRE \sumData_2_reg[10] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[10]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \sumData_2_reg[11] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[11]),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \sumData_2_reg[4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[4]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sumData_2_reg[5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[5]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sumData_2_reg[6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[6]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \sumData_2_reg[7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[7]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \sumData_2_reg[8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[8]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \sumData_2_reg[9] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sumData_20[9]),
        .Q(p_0_in[5]),
        .R(1'b0));
  (* srl_name = "\inst/gb/sumData_valid_reg_srl2 " *) 
  SRL16E sumData_valid_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(axi_clk),
        .D(data_to_gaussian_valid),
        .Q(sumData_valid_reg_srl2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \totalPixelCounter[0]_i_1__0 
       (.I0(E),
        .I1(\totalPixelCounter_reg[11] ),
        .O(convolved_data_valid_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \totalPixelCounter[0]_i_4__0 
       (.I0(E),
        .I1(\totalPixelCounter_reg[11] ),
        .O(DI));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl
   (data_to_gaussian_valid,
    data_to_gaussian,
    o_intr,
    i_data_valid,
    SR,
    axi_clk,
    s_axi_data,
    axi_reset_n);
  output data_to_gaussian_valid;
  output [71:0]data_to_gaussian;
  output o_intr;
  input i_data_valid;
  input [0:0]SR;
  input axi_clk;
  input [7:0]s_axi_data;
  input axi_reset_n;

  wire [0:0]SR;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire currentRdLineBuffer0;
  wire \currentRdLineBuffer[0]_i_1_n_0 ;
  wire \currentRdLineBuffer[0]_i_2_n_0 ;
  wire \currentRdLineBuffer[1]_i_1_n_0 ;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [71:0]data_to_gaussian;
  wire data_to_gaussian_valid;
  wire i_data_valid;
  wire lB0_n_18;
  wire lB0_n_19;
  wire lB0_n_20;
  wire lB0_n_21;
  wire lB0_n_22;
  wire lB0_n_23;
  wire lB0_n_24;
  wire lB0_n_25;
  wire lB0_n_26;
  wire lB0_n_27;
  wire lB0_n_28;
  wire lB0_n_29;
  wire lB0_n_30;
  wire lB0_n_31;
  wire lB0_n_32;
  wire lB0_n_33;
  wire lB0_n_34;
  wire lB0_n_35;
  wire lB0_n_36;
  wire lB0_n_37;
  wire lB0_n_38;
  wire lB0_n_39;
  wire lB0_n_40;
  wire lB0_n_41;
  wire lB1_n_24;
  wire lB1_n_25;
  wire lB1_n_26;
  wire lB1_n_27;
  wire lB1_n_28;
  wire lB1_n_29;
  wire lB1_n_30;
  wire lB1_n_31;
  wire lB1_n_32;
  wire lB1_n_33;
  wire lB1_n_34;
  wire lB1_n_35;
  wire lB1_n_36;
  wire lB1_n_37;
  wire lB1_n_38;
  wire lB1_n_39;
  wire lB1_n_40;
  wire lB1_n_41;
  wire lB1_n_42;
  wire lB1_n_43;
  wire lB1_n_44;
  wire lB1_n_45;
  wire lB1_n_46;
  wire lB1_n_47;
  wire lB2_n_24;
  wire lB2_n_25;
  wire lB2_n_26;
  wire lB2_n_27;
  wire lB2_n_28;
  wire lB2_n_29;
  wire lB2_n_30;
  wire lB2_n_31;
  wire lB2_n_32;
  wire lB2_n_33;
  wire lB2_n_34;
  wire lB2_n_35;
  wire lB2_n_36;
  wire lB2_n_37;
  wire lB2_n_38;
  wire lB2_n_39;
  wire lB2_n_40;
  wire lB2_n_41;
  wire lB2_n_42;
  wire lB2_n_43;
  wire lB2_n_44;
  wire lB2_n_45;
  wire lB2_n_46;
  wire lB2_n_47;
  wire o_intr;
  wire o_intr_i_1_n_0;
  wire [10:0]p_0_in__3;
  wire \rdCounter[8]_i_1__0_n_0 ;
  wire \rdCounter[8]_i_2_n_0 ;
  wire [10:0]rdCounter_reg;
  wire rdState;
  wire rd_line_buffer_i_1_n_0;
  wire [7:0]s_axi_data;
  wire totalPixelCounter10_out;
  wire \totalPixelCounter[0]_i_1_n_0 ;
  wire \totalPixelCounter[0]_i_3_n_0 ;
  wire \totalPixelCounter[0]_i_5__0_n_0 ;
  wire \totalPixelCounter[0]_i_6__0_n_0 ;
  wire \totalPixelCounter[0]_i_7__0_n_0 ;
  wire \totalPixelCounter[0]_i_8_n_0 ;
  wire \totalPixelCounter[4]_i_2__0_n_0 ;
  wire \totalPixelCounter[4]_i_3__0_n_0 ;
  wire \totalPixelCounter[4]_i_4__0_n_0 ;
  wire \totalPixelCounter[4]_i_5__0_n_0 ;
  wire \totalPixelCounter[8]_i_2__0_n_0 ;
  wire \totalPixelCounter[8]_i_3__0_n_0 ;
  wire \totalPixelCounter[8]_i_4__0_n_0 ;
  wire \totalPixelCounter[8]_i_5__0_n_0 ;
  wire [11:8]totalPixelCounter_reg;
  wire \totalPixelCounter_reg[0]_i_2_n_0 ;
  wire \totalPixelCounter_reg[0]_i_2_n_1 ;
  wire \totalPixelCounter_reg[0]_i_2_n_2 ;
  wire \totalPixelCounter_reg[0]_i_2_n_3 ;
  wire \totalPixelCounter_reg[0]_i_2_n_4 ;
  wire \totalPixelCounter_reg[0]_i_2_n_5 ;
  wire \totalPixelCounter_reg[0]_i_2_n_6 ;
  wire \totalPixelCounter_reg[0]_i_2_n_7 ;
  wire \totalPixelCounter_reg[4]_i_1_n_0 ;
  wire \totalPixelCounter_reg[4]_i_1_n_1 ;
  wire \totalPixelCounter_reg[4]_i_1_n_2 ;
  wire \totalPixelCounter_reg[4]_i_1_n_3 ;
  wire \totalPixelCounter_reg[4]_i_1_n_4 ;
  wire \totalPixelCounter_reg[4]_i_1_n_5 ;
  wire \totalPixelCounter_reg[4]_i_1_n_6 ;
  wire \totalPixelCounter_reg[4]_i_1_n_7 ;
  wire \totalPixelCounter_reg[8]_i_1_n_1 ;
  wire \totalPixelCounter_reg[8]_i_1_n_2 ;
  wire \totalPixelCounter_reg[8]_i_1_n_3 ;
  wire \totalPixelCounter_reg[8]_i_1_n_4 ;
  wire \totalPixelCounter_reg[8]_i_1_n_5 ;
  wire \totalPixelCounter_reg[8]_i_1_n_6 ;
  wire \totalPixelCounter_reg[8]_i_1_n_7 ;
  wire \totalPixelCounter_reg_n_0_[0] ;
  wire \totalPixelCounter_reg_n_0_[1] ;
  wire \totalPixelCounter_reg_n_0_[2] ;
  wire \totalPixelCounter_reg_n_0_[3] ;
  wire \totalPixelCounter_reg_n_0_[4] ;
  wire \totalPixelCounter_reg_n_0_[5] ;
  wire \totalPixelCounter_reg_n_0_[6] ;
  wire \totalPixelCounter_reg_n_0_[7] ;
  wire [3:3]\NLW_totalPixelCounter_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    \currentRdLineBuffer[0]_i_1 
       (.I0(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I1(rdCounter_reg[8]),
        .I2(rdCounter_reg[10]),
        .I3(rdCounter_reg[9]),
        .I4(data_to_gaussian_valid),
        .I5(currentRdLineBuffer[0]),
        .O(\currentRdLineBuffer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \currentRdLineBuffer[0]_i_2 
       (.I0(\rdCounter[8]_i_2_n_0 ),
        .I1(rdCounter_reg[6]),
        .I2(rdCounter_reg[7]),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[5]),
        .O(\currentRdLineBuffer[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentRdLineBuffer[1]_i_1 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer0),
        .I2(currentRdLineBuffer[1]),
        .O(\currentRdLineBuffer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \currentRdLineBuffer[1]_i_2 
       (.I0(data_to_gaussian_valid),
        .I1(rdCounter_reg[9]),
        .I2(rdCounter_reg[10]),
        .I3(rdCounter_reg[8]),
        .I4(\currentRdLineBuffer[0]_i_2_n_0 ),
        .O(currentRdLineBuffer0));
  FDRE \currentRdLineBuffer_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[0]_i_1_n_0 ),
        .Q(currentRdLineBuffer[0]),
        .R(SR));
  FDRE \currentRdLineBuffer_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[1]_i_1_n_0 ),
        .Q(currentRdLineBuffer[1]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_19 lB0
       (.E(data_to_gaussian_valid),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .data_out0({data_out0[7:5],data_out0[3:1]}),
        .data_out01_out({data_out01_out[7:5],data_out01_out[3:1]}),
        .data_out03_out({data_out03_out[7:5],data_out03_out[3:1]}),
        .data_to_gaussian({data_to_gaussian[23:21],data_to_gaussian[19:17],data_to_gaussian[15:13],data_to_gaussian[11:9],data_to_gaussian[7:5],data_to_gaussian[3:1]}),
        .i_data_valid(i_data_valid),
        .\multData_reg[0][1] (lB1_n_41),
        .\multData_reg[0][1]_0 (lB2_n_41),
        .\multData_reg[0][2] (lB1_n_42),
        .\multData_reg[0][2]_0 (lB2_n_42),
        .\multData_reg[0][3] (lB1_n_43),
        .\multData_reg[0][3]_0 (lB2_n_43),
        .\multData_reg[0][5] (lB1_n_45),
        .\multData_reg[0][5]_0 (lB2_n_45),
        .\multData_reg[0][6] (lB1_n_46),
        .\multData_reg[0][6]_0 (lB2_n_46),
        .\multData_reg[0][7] (lB1_n_47),
        .\multData_reg[0][7]_0 (lB2_n_47),
        .\multData_reg[1][2] (lB1_n_33),
        .\multData_reg[1][2]_0 (lB2_n_33),
        .\multData_reg[1][3] (lB1_n_34),
        .\multData_reg[1][3]_0 (lB2_n_34),
        .\multData_reg[1][4] (lB1_n_35),
        .\multData_reg[1][4]_0 (lB2_n_35),
        .\multData_reg[1][6] (lB1_n_37),
        .\multData_reg[1][6]_0 (lB2_n_37),
        .\multData_reg[1][7] (lB1_n_38),
        .\multData_reg[1][7]_0 (lB2_n_38),
        .\multData_reg[1][8] (lB1_n_39),
        .\multData_reg[1][8]_0 (lB2_n_39),
        .\multData_reg[2][1] (lB1_n_25),
        .\multData_reg[2][1]_0 (lB2_n_25),
        .\multData_reg[2][2] (lB1_n_26),
        .\multData_reg[2][2]_0 (lB2_n_26),
        .\multData_reg[2][3] (lB1_n_27),
        .\multData_reg[2][3]_0 (lB2_n_27),
        .\multData_reg[2][5] (lB1_n_29),
        .\multData_reg[2][5]_0 (lB2_n_29),
        .\multData_reg[2][6] (lB1_n_30),
        .\multData_reg[2][6]_0 (lB2_n_30),
        .\multData_reg[2][7] (lB1_n_31),
        .\multData_reg[2][7]_0 (lB2_n_31),
        .\readPointer_reg[8]_0 (lB0_n_18),
        .\readPointer_reg[8]_1 (lB0_n_19),
        .\readPointer_reg[8]_10 (lB0_n_28),
        .\readPointer_reg[8]_11 (lB0_n_29),
        .\readPointer_reg[8]_12 (lB0_n_30),
        .\readPointer_reg[8]_13 (lB0_n_31),
        .\readPointer_reg[8]_14 (lB0_n_32),
        .\readPointer_reg[8]_15 (lB0_n_33),
        .\readPointer_reg[8]_16 (lB0_n_34),
        .\readPointer_reg[8]_17 (lB0_n_35),
        .\readPointer_reg[8]_18 (lB0_n_36),
        .\readPointer_reg[8]_19 (lB0_n_37),
        .\readPointer_reg[8]_2 (lB0_n_20),
        .\readPointer_reg[8]_20 (lB0_n_38),
        .\readPointer_reg[8]_21 (lB0_n_39),
        .\readPointer_reg[8]_22 (lB0_n_40),
        .\readPointer_reg[8]_23 (lB0_n_41),
        .\readPointer_reg[8]_3 (lB0_n_21),
        .\readPointer_reg[8]_4 (lB0_n_22),
        .\readPointer_reg[8]_5 (lB0_n_23),
        .\readPointer_reg[8]_6 (lB0_n_24),
        .\readPointer_reg[8]_7 (lB0_n_25),
        .\readPointer_reg[8]_8 (lB0_n_26),
        .\readPointer_reg[8]_9 (lB0_n_27),
        .s_axi_data(s_axi_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_20 lB1
       (.E(data_to_gaussian_valid),
        .axi_clk(axi_clk),
        .axi_clk_0(lB1_n_24),
        .axi_clk_1(lB1_n_25),
        .axi_clk_10(lB1_n_34),
        .axi_clk_11(lB1_n_35),
        .axi_clk_12(lB1_n_36),
        .axi_clk_13(lB1_n_37),
        .axi_clk_14(lB1_n_38),
        .axi_clk_15(lB1_n_39),
        .axi_clk_16(lB1_n_40),
        .axi_clk_17(lB1_n_41),
        .axi_clk_18(lB1_n_42),
        .axi_clk_19(lB1_n_43),
        .axi_clk_2(lB1_n_26),
        .axi_clk_20(lB1_n_44),
        .axi_clk_21(lB1_n_45),
        .axi_clk_22(lB1_n_46),
        .axi_clk_23(lB1_n_47),
        .axi_clk_3(lB1_n_27),
        .axi_clk_4(lB1_n_28),
        .axi_clk_5(lB1_n_29),
        .axi_clk_6(lB1_n_30),
        .axi_clk_7(lB1_n_31),
        .axi_clk_8(lB1_n_32),
        .axi_clk_9(lB1_n_33),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .data_out0(data_out0),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out),
        .data_to_gaussian({data_to_gaussian[47:45],data_to_gaussian[43:41],data_to_gaussian[39:37],data_to_gaussian[35:33],data_to_gaussian[31:29],data_to_gaussian[27:25],data_to_gaussian[20],data_to_gaussian[16],data_to_gaussian[12],data_to_gaussian[8],data_to_gaussian[4],data_to_gaussian[0]}),
        .\multData_reg[0][0] (lB2_n_40),
        .\multData_reg[0][0]_0 (lB0_n_40),
        .\multData_reg[0][4] (lB2_n_44),
        .\multData_reg[0][4]_0 (lB0_n_41),
        .\multData_reg[1][1] (lB2_n_32),
        .\multData_reg[1][1]_0 (lB0_n_38),
        .\multData_reg[1][5] (lB2_n_36),
        .\multData_reg[1][5]_0 (lB0_n_39),
        .\multData_reg[2][0] (lB2_n_24),
        .\multData_reg[2][0]_0 (lB0_n_36),
        .\multData_reg[2][4] (lB2_n_28),
        .\multData_reg[2][4]_0 (lB0_n_37),
        .\multData_reg[3][2] (lB2_n_41),
        .\multData_reg[3][2]_0 (lB0_n_30),
        .\multData_reg[3][3] (lB2_n_42),
        .\multData_reg[3][3]_0 (lB0_n_31),
        .\multData_reg[3][4] (lB2_n_43),
        .\multData_reg[3][4]_0 (lB0_n_32),
        .\multData_reg[3][6] (lB2_n_45),
        .\multData_reg[3][6]_0 (lB0_n_33),
        .\multData_reg[3][7] (lB2_n_46),
        .\multData_reg[3][7]_0 (lB0_n_34),
        .\multData_reg[3][8] (lB2_n_47),
        .\multData_reg[3][8]_0 (lB0_n_35),
        .\multData_reg[4][3] (lB2_n_33),
        .\multData_reg[4][3]_0 (lB0_n_24),
        .\multData_reg[4][4] (lB2_n_34),
        .\multData_reg[4][4]_0 (lB0_n_25),
        .\multData_reg[4][5] (lB2_n_35),
        .\multData_reg[4][5]_0 (lB0_n_26),
        .\multData_reg[4][7] (lB2_n_37),
        .\multData_reg[4][7]_0 (lB0_n_27),
        .\multData_reg[4][8] (lB2_n_38),
        .\multData_reg[4][8]_0 (lB0_n_28),
        .\multData_reg[4][9] (lB2_n_39),
        .\multData_reg[4][9]_0 (lB0_n_29),
        .\multData_reg[5][2] (lB2_n_25),
        .\multData_reg[5][2]_0 (lB0_n_18),
        .\multData_reg[5][3] (lB2_n_26),
        .\multData_reg[5][3]_0 (lB0_n_19),
        .\multData_reg[5][4] (lB2_n_27),
        .\multData_reg[5][4]_0 (lB0_n_20),
        .\multData_reg[5][6] (lB2_n_29),
        .\multData_reg[5][6]_0 (lB0_n_21),
        .\multData_reg[5][7] (lB2_n_30),
        .\multData_reg[5][7]_0 (lB0_n_22),
        .\multData_reg[5][8] (lB2_n_31),
        .\multData_reg[5][8]_0 (lB0_n_23),
        .s_axi_data(s_axi_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_21 lB2
       (.E(data_to_gaussian_valid),
        .axi_clk(axi_clk),
        .axi_clk_0(lB2_n_24),
        .axi_clk_1(lB2_n_25),
        .axi_clk_10(lB2_n_34),
        .axi_clk_11(lB2_n_35),
        .axi_clk_12(lB2_n_36),
        .axi_clk_13(lB2_n_37),
        .axi_clk_14(lB2_n_38),
        .axi_clk_15(lB2_n_39),
        .axi_clk_16(lB2_n_40),
        .axi_clk_17(lB2_n_41),
        .axi_clk_18(lB2_n_42),
        .axi_clk_19(lB2_n_43),
        .axi_clk_2(lB2_n_26),
        .axi_clk_20(lB2_n_44),
        .axi_clk_21(lB2_n_45),
        .axi_clk_22(lB2_n_46),
        .axi_clk_23(lB2_n_47),
        .axi_clk_3(lB2_n_27),
        .axi_clk_4(lB2_n_28),
        .axi_clk_5(lB2_n_29),
        .axi_clk_6(lB2_n_30),
        .axi_clk_7(lB2_n_31),
        .axi_clk_8(lB2_n_32),
        .axi_clk_9(lB2_n_33),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .data_out0(data_out0),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out),
        .data_to_gaussian({data_to_gaussian[71:69],data_to_gaussian[67:65],data_to_gaussian[63:61],data_to_gaussian[59:57],data_to_gaussian[55:53],data_to_gaussian[51:49],data_to_gaussian[44],data_to_gaussian[40],data_to_gaussian[36],data_to_gaussian[32],data_to_gaussian[28],data_to_gaussian[24]}),
        .\multData_reg[3][1] (lB1_n_40),
        .\multData_reg[3][1]_0 (lB0_n_40),
        .\multData_reg[3][5] (lB1_n_44),
        .\multData_reg[3][5]_0 (lB0_n_41),
        .\multData_reg[4][2] (lB1_n_32),
        .\multData_reg[4][2]_0 (lB0_n_38),
        .\multData_reg[4][6] (lB1_n_36),
        .\multData_reg[4][6]_0 (lB0_n_39),
        .\multData_reg[5][1] (lB1_n_24),
        .\multData_reg[5][1]_0 (lB0_n_36),
        .\multData_reg[5][5] (lB1_n_28),
        .\multData_reg[5][5]_0 (lB0_n_37),
        .\multData_reg[6][1] (lB1_n_41),
        .\multData_reg[6][1]_0 (lB0_n_30),
        .\multData_reg[6][2] (lB0_n_31),
        .\multData_reg[6][2]_0 (lB1_n_42),
        .\multData_reg[6][3] (lB1_n_43),
        .\multData_reg[6][3]_0 (lB0_n_32),
        .\multData_reg[6][5] (lB1_n_45),
        .\multData_reg[6][5]_0 (lB0_n_33),
        .\multData_reg[6][6] (lB0_n_34),
        .\multData_reg[6][6]_0 (lB1_n_46),
        .\multData_reg[6][7] (lB1_n_47),
        .\multData_reg[6][7]_0 (lB0_n_35),
        .\multData_reg[7][2] (lB1_n_33),
        .\multData_reg[7][2]_0 (lB0_n_24),
        .\multData_reg[7][3] (lB0_n_25),
        .\multData_reg[7][3]_0 (lB1_n_34),
        .\multData_reg[7][4] (lB1_n_35),
        .\multData_reg[7][4]_0 (lB0_n_26),
        .\multData_reg[7][6] (lB1_n_37),
        .\multData_reg[7][6]_0 (lB0_n_27),
        .\multData_reg[7][7] (lB0_n_28),
        .\multData_reg[7][7]_0 (lB1_n_38),
        .\multData_reg[7][8] (lB1_n_39),
        .\multData_reg[7][8]_0 (lB0_n_29),
        .\multData_reg[8][1] (lB1_n_25),
        .\multData_reg[8][1]_0 (lB0_n_18),
        .\multData_reg[8][2] (lB0_n_19),
        .\multData_reg[8][2]_0 (lB1_n_26),
        .\multData_reg[8][3] (lB1_n_27),
        .\multData_reg[8][3]_0 (lB0_n_20),
        .\multData_reg[8][5] (lB1_n_29),
        .\multData_reg[8][5]_0 (lB0_n_21),
        .\multData_reg[8][6] (lB0_n_22),
        .\multData_reg[8][6]_0 (lB1_n_30),
        .\multData_reg[8][7] (lB1_n_31),
        .\multData_reg[8][7]_0 (lB0_n_23),
        .s_axi_data(s_axi_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_22 lB3
       (.E(data_to_gaussian_valid),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .data_out0(data_out0),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out),
        .data_to_gaussian({data_to_gaussian[68],data_to_gaussian[64],data_to_gaussian[60],data_to_gaussian[56],data_to_gaussian[52],data_to_gaussian[48]}),
        .\multData_reg[6][0] (lB0_n_40),
        .\multData_reg[6][0]_0 (lB2_n_40),
        .\multData_reg[6][0]_1 (lB1_n_40),
        .\multData_reg[6][4] (lB1_n_44),
        .\multData_reg[6][4]_0 (lB2_n_44),
        .\multData_reg[6][4]_1 (lB0_n_41),
        .\multData_reg[7][1] (lB0_n_38),
        .\multData_reg[7][1]_0 (lB2_n_32),
        .\multData_reg[7][1]_1 (lB1_n_32),
        .\multData_reg[7][5] (lB1_n_36),
        .\multData_reg[7][5]_0 (lB2_n_36),
        .\multData_reg[7][5]_1 (lB0_n_39),
        .\multData_reg[8][0] (lB0_n_36),
        .\multData_reg[8][0]_0 (lB2_n_24),
        .\multData_reg[8][0]_1 (lB1_n_24),
        .\multData_reg[8][4] (lB1_n_28),
        .\multData_reg[8][4]_0 (lB2_n_28),
        .\multData_reg[8][4]_1 (lB0_n_37),
        .s_axi_data(s_axi_data));
  LUT4 #(
    .INIT(16'hE000)) 
    o_intr_i_1
       (.I0(o_intr),
        .I1(rdState),
        .I2(data_to_gaussian_valid),
        .I3(axi_reset_n),
        .O(o_intr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    o_intr_i_2
       (.I0(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I1(rdCounter_reg[8]),
        .I2(rdCounter_reg[10]),
        .I3(rdCounter_reg[9]),
        .O(rdState));
  FDRE o_intr_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(o_intr_i_1_n_0),
        .Q(o_intr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rdCounter[0]_i_1 
       (.I0(rdCounter_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[10]_i_1 
       (.I0(rdCounter_reg[10]),
        .I1(rdCounter_reg[8]),
        .I2(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I3(rdCounter_reg[9]),
        .O(p_0_in__3[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[1]_i_1 
       (.I0(rdCounter_reg[0]),
        .I1(rdCounter_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rdCounter[2]_i_1 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rdCounter[3]_i_1 
       (.I0(rdCounter_reg[3]),
        .I1(rdCounter_reg[1]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rdCounter[4]_i_1 
       (.I0(rdCounter_reg[4]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rdCounter[5]_i_1 
       (.I0(rdCounter_reg[5]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .I5(rdCounter_reg[4]),
        .O(p_0_in__3[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[6]_i_1 
       (.I0(rdCounter_reg[6]),
        .I1(rdCounter_reg[4]),
        .I2(\rdCounter[8]_i_2_n_0 ),
        .I3(rdCounter_reg[5]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \rdCounter[7]_i_1 
       (.I0(rdCounter_reg[7]),
        .I1(rdCounter_reg[5]),
        .I2(\rdCounter[8]_i_2_n_0 ),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \rdCounter[8]_i_1__0 
       (.I0(rdCounter_reg[8]),
        .I1(rdCounter_reg[5]),
        .I2(rdCounter_reg[4]),
        .I3(rdCounter_reg[7]),
        .I4(rdCounter_reg[6]),
        .I5(\rdCounter[8]_i_2_n_0 ),
        .O(\rdCounter[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rdCounter[8]_i_2 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .I3(rdCounter_reg[3]),
        .O(\rdCounter[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rdCounter[9]_i_1 
       (.I0(rdCounter_reg[9]),
        .I1(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I2(rdCounter_reg[8]),
        .O(p_0_in__3[9]));
  FDRE \rdCounter_reg[0] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[0]),
        .Q(rdCounter_reg[0]),
        .R(SR));
  FDRE \rdCounter_reg[10] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[10]),
        .Q(rdCounter_reg[10]),
        .R(SR));
  FDRE \rdCounter_reg[1] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[1]),
        .Q(rdCounter_reg[1]),
        .R(SR));
  FDRE \rdCounter_reg[2] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[2]),
        .Q(rdCounter_reg[2]),
        .R(SR));
  FDRE \rdCounter_reg[3] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[3]),
        .Q(rdCounter_reg[3]),
        .R(SR));
  FDRE \rdCounter_reg[4] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[4]),
        .Q(rdCounter_reg[4]),
        .R(SR));
  FDRE \rdCounter_reg[5] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[5]),
        .Q(rdCounter_reg[5]),
        .R(SR));
  FDRE \rdCounter_reg[6] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[6]),
        .Q(rdCounter_reg[6]),
        .R(SR));
  FDRE \rdCounter_reg[7] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[7]),
        .Q(rdCounter_reg[7]),
        .R(SR));
  FDRE \rdCounter_reg[8] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(\rdCounter[8]_i_1__0_n_0 ),
        .Q(rdCounter_reg[8]),
        .R(SR));
  FDRE \rdCounter_reg[9] 
       (.C(axi_clk),
        .CE(data_to_gaussian_valid),
        .D(p_0_in__3[9]),
        .Q(rdCounter_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h20000000ECCCCCCC)) 
    rd_line_buffer_i_1
       (.I0(totalPixelCounter_reg[8]),
        .I1(data_to_gaussian_valid),
        .I2(totalPixelCounter_reg[11]),
        .I3(totalPixelCounter_reg[10]),
        .I4(totalPixelCounter_reg[9]),
        .I5(currentRdLineBuffer0),
        .O(rd_line_buffer_i_1_n_0));
  FDRE rd_line_buffer_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(rd_line_buffer_i_1_n_0),
        .Q(data_to_gaussian_valid),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \totalPixelCounter[0]_i_1 
       (.I0(i_data_valid),
        .I1(data_to_gaussian_valid),
        .O(\totalPixelCounter[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[0]_i_3 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .O(\totalPixelCounter[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \totalPixelCounter[0]_i_4 
       (.I0(i_data_valid),
        .I1(data_to_gaussian_valid),
        .O(totalPixelCounter10_out));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_5__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[3] ),
        .O(\totalPixelCounter[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_6__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[2] ),
        .O(\totalPixelCounter[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_7__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[1] ),
        .O(\totalPixelCounter[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \totalPixelCounter[0]_i_8 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[0] ),
        .O(\totalPixelCounter[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_2__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[7] ),
        .O(\totalPixelCounter[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_3__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[6] ),
        .O(\totalPixelCounter[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_4__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[5] ),
        .O(\totalPixelCounter[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_5__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(\totalPixelCounter_reg_n_0_[4] ),
        .O(\totalPixelCounter[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \totalPixelCounter[8]_i_2__0 
       (.I0(totalPixelCounter_reg[11]),
        .I1(data_to_gaussian_valid),
        .I2(i_data_valid),
        .O(\totalPixelCounter[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_3__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(totalPixelCounter_reg[10]),
        .O(\totalPixelCounter[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_4__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_5__0 
       (.I0(data_to_gaussian_valid),
        .I1(i_data_valid),
        .I2(totalPixelCounter_reg[8]),
        .O(\totalPixelCounter[8]_i_5__0_n_0 ));
  FDRE \totalPixelCounter_reg[0] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[0]_i_2_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[0] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\totalPixelCounter_reg[0]_i_2_n_0 ,\totalPixelCounter_reg[0]_i_2_n_1 ,\totalPixelCounter_reg[0]_i_2_n_2 ,\totalPixelCounter_reg[0]_i_2_n_3 }),
        .CYINIT(\totalPixelCounter[0]_i_3_n_0 ),
        .DI({\totalPixelCounter_reg_n_0_[3] ,\totalPixelCounter_reg_n_0_[2] ,\totalPixelCounter_reg_n_0_[1] ,totalPixelCounter10_out}),
        .O({\totalPixelCounter_reg[0]_i_2_n_4 ,\totalPixelCounter_reg[0]_i_2_n_5 ,\totalPixelCounter_reg[0]_i_2_n_6 ,\totalPixelCounter_reg[0]_i_2_n_7 }),
        .S({\totalPixelCounter[0]_i_5__0_n_0 ,\totalPixelCounter[0]_i_6__0_n_0 ,\totalPixelCounter[0]_i_7__0_n_0 ,\totalPixelCounter[0]_i_8_n_0 }));
  FDRE \totalPixelCounter_reg[10] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_5 ),
        .Q(totalPixelCounter_reg[10]),
        .R(SR));
  FDRE \totalPixelCounter_reg[11] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_4 ),
        .Q(totalPixelCounter_reg[11]),
        .R(SR));
  FDRE \totalPixelCounter_reg[1] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[0]_i_2_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[1] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[2] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[0]_i_2_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[2] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[3] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[0]_i_2_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[3] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[4] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[4] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[4]_i_1 
       (.CI(\totalPixelCounter_reg[0]_i_2_n_0 ),
        .CO({\totalPixelCounter_reg[4]_i_1_n_0 ,\totalPixelCounter_reg[4]_i_1_n_1 ,\totalPixelCounter_reg[4]_i_1_n_2 ,\totalPixelCounter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\totalPixelCounter_reg_n_0_[7] ,\totalPixelCounter_reg_n_0_[6] ,\totalPixelCounter_reg_n_0_[5] ,\totalPixelCounter_reg_n_0_[4] }),
        .O({\totalPixelCounter_reg[4]_i_1_n_4 ,\totalPixelCounter_reg[4]_i_1_n_5 ,\totalPixelCounter_reg[4]_i_1_n_6 ,\totalPixelCounter_reg[4]_i_1_n_7 }),
        .S({\totalPixelCounter[4]_i_2__0_n_0 ,\totalPixelCounter[4]_i_3__0_n_0 ,\totalPixelCounter[4]_i_4__0_n_0 ,\totalPixelCounter[4]_i_5__0_n_0 }));
  FDRE \totalPixelCounter_reg[5] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[5] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[6] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[6] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[7] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[7] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[8] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_7 ),
        .Q(totalPixelCounter_reg[8]),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[8]_i_1 
       (.CI(\totalPixelCounter_reg[4]_i_1_n_0 ),
        .CO({\NLW_totalPixelCounter_reg[8]_i_1_CO_UNCONNECTED [3],\totalPixelCounter_reg[8]_i_1_n_1 ,\totalPixelCounter_reg[8]_i_1_n_2 ,\totalPixelCounter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,totalPixelCounter_reg[10:8]}),
        .O({\totalPixelCounter_reg[8]_i_1_n_4 ,\totalPixelCounter_reg[8]_i_1_n_5 ,\totalPixelCounter_reg[8]_i_1_n_6 ,\totalPixelCounter_reg[8]_i_1_n_7 }),
        .S({\totalPixelCounter[8]_i_2__0_n_0 ,\totalPixelCounter[8]_i_3__0_n_0 ,\totalPixelCounter[8]_i_4__0_n_0 ,\totalPixelCounter[8]_i_5__0_n_0 }));
  FDRE \totalPixelCounter_reg[9] 
       (.C(axi_clk),
        .CE(\totalPixelCounter[0]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_6 ),
        .Q(totalPixelCounter_reg[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "imageControl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_0
   (data_to_sobel_valid,
    D,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    SR,
    \totalPixelCounter_reg[11]_0 ,
    axi_clk,
    axi_reset_n,
    E,
    DI,
    Q);
  output data_to_sobel_valid;
  output [7:0]D;
  output [42:0]\currentRdLineBuffer_reg[1]_0 ;
  output [7:0]\currentRdLineBuffer_reg[1]_1 ;
  output [7:0]\currentRdLineBuffer_reg[1]_2 ;
  output [7:0]\currentRdLineBuffer_reg[1]_3 ;
  output [7:0]\currentRdLineBuffer_reg[1]_4 ;
  input [0:0]SR;
  input \totalPixelCounter_reg[11]_0 ;
  input axi_clk;
  input axi_reset_n;
  input [0:0]E;
  input [0:0]DI;
  input [7:0]Q;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire currentRdLineBuffer0;
  wire \currentRdLineBuffer[0]_i_1__0_n_0 ;
  wire \currentRdLineBuffer[0]_i_2__0_n_0 ;
  wire \currentRdLineBuffer[1]_i_1__0_n_0 ;
  wire [42:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_2 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_3 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_4 ;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [69:41]data_to_sobel;
  wire data_to_sobel_valid;
  wire lB0_n_28;
  wire lB0_n_29;
  wire lB0_n_30;
  wire lB0_n_31;
  wire lB0_n_32;
  wire lB0_n_33;
  wire lB0_n_34;
  wire lB0_n_35;
  wire lB0_n_36;
  wire lB0_n_37;
  wire lB0_n_38;
  wire lB0_n_39;
  wire lB0_n_40;
  wire lB0_n_41;
  wire lB0_n_42;
  wire lB0_n_43;
  wire lB0_n_44;
  wire lB0_n_45;
  wire lB0_n_46;
  wire lB0_n_47;
  wire lB0_n_48;
  wire lB0_n_49;
  wire lB0_n_50;
  wire lB0_n_51;
  wire lB1_n_18;
  wire lB1_n_19;
  wire lB1_n_20;
  wire lB1_n_21;
  wire lB1_n_22;
  wire lB1_n_23;
  wire lB1_n_24;
  wire lB1_n_25;
  wire lB1_n_26;
  wire lB1_n_27;
  wire lB1_n_28;
  wire lB1_n_29;
  wire lB1_n_30;
  wire lB1_n_31;
  wire lB1_n_32;
  wire lB1_n_33;
  wire lB1_n_34;
  wire lB1_n_35;
  wire lB1_n_36;
  wire lB1_n_37;
  wire lB1_n_38;
  wire lB1_n_39;
  wire lB1_n_40;
  wire lB1_n_41;
  wire lB2_n_34;
  wire lB2_n_35;
  wire lB2_n_36;
  wire lB2_n_37;
  wire lB2_n_38;
  wire lB2_n_39;
  wire lB2_n_40;
  wire lB2_n_41;
  wire lB2_n_42;
  wire lB2_n_43;
  wire lB2_n_44;
  wire lB2_n_45;
  wire lB2_n_46;
  wire lB2_n_47;
  wire lB2_n_48;
  wire lB2_n_49;
  wire lB2_n_50;
  wire lB2_n_51;
  wire lB2_n_52;
  wire lB2_n_53;
  wire lB2_n_54;
  wire lB2_n_55;
  wire lB2_n_56;
  wire lB2_n_57;
  wire [10:0]p_0_in__3;
  wire \rdCounter[8]_i_1__1_n_0 ;
  wire \rdCounter[8]_i_2__0_n_0 ;
  wire [10:0]rdCounter_reg;
  wire rd_line_buffer_i_1__0_n_0;
  wire \totalPixelCounter[0]_i_3__0_n_0 ;
  wire \totalPixelCounter[0]_i_5__1_n_0 ;
  wire \totalPixelCounter[0]_i_6__1_n_0 ;
  wire \totalPixelCounter[0]_i_7__1_n_0 ;
  wire \totalPixelCounter[0]_i_8__0_n_0 ;
  wire \totalPixelCounter[4]_i_2__1_n_0 ;
  wire \totalPixelCounter[4]_i_3__1_n_0 ;
  wire \totalPixelCounter[4]_i_4__1_n_0 ;
  wire \totalPixelCounter[4]_i_5__1_n_0 ;
  wire \totalPixelCounter[8]_i_2__1_n_0 ;
  wire \totalPixelCounter[8]_i_3__1_n_0 ;
  wire \totalPixelCounter[8]_i_4__1_n_0 ;
  wire \totalPixelCounter[8]_i_5__1_n_0 ;
  wire [11:8]totalPixelCounter_reg;
  wire \totalPixelCounter_reg[0]_i_2__0_n_0 ;
  wire \totalPixelCounter_reg[0]_i_2__0_n_1 ;
  wire \totalPixelCounter_reg[0]_i_2__0_n_2 ;
  wire \totalPixelCounter_reg[0]_i_2__0_n_3 ;
  wire \totalPixelCounter_reg[0]_i_2__0_n_4 ;
  wire \totalPixelCounter_reg[0]_i_2__0_n_5 ;
  wire \totalPixelCounter_reg[0]_i_2__0_n_6 ;
  wire \totalPixelCounter_reg[0]_i_2__0_n_7 ;
  wire \totalPixelCounter_reg[11]_0 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_0 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_1 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_2 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_3 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_4 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_5 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_6 ;
  wire \totalPixelCounter_reg[4]_i_1__0_n_7 ;
  wire \totalPixelCounter_reg[8]_i_1__0_n_1 ;
  wire \totalPixelCounter_reg[8]_i_1__0_n_2 ;
  wire \totalPixelCounter_reg[8]_i_1__0_n_3 ;
  wire \totalPixelCounter_reg[8]_i_1__0_n_4 ;
  wire \totalPixelCounter_reg[8]_i_1__0_n_5 ;
  wire \totalPixelCounter_reg[8]_i_1__0_n_6 ;
  wire \totalPixelCounter_reg[8]_i_1__0_n_7 ;
  wire \totalPixelCounter_reg_n_0_[0] ;
  wire \totalPixelCounter_reg_n_0_[1] ;
  wire \totalPixelCounter_reg_n_0_[2] ;
  wire \totalPixelCounter_reg_n_0_[3] ;
  wire \totalPixelCounter_reg_n_0_[4] ;
  wire \totalPixelCounter_reg_n_0_[5] ;
  wire \totalPixelCounter_reg_n_0_[6] ;
  wire \totalPixelCounter_reg_n_0_[7] ;
  wire [3:3]\NLW_totalPixelCounter_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    \currentRdLineBuffer[0]_i_1__0 
       (.I0(rdCounter_reg[10]),
        .I1(rdCounter_reg[9]),
        .I2(data_to_sobel_valid),
        .I3(rdCounter_reg[8]),
        .I4(\currentRdLineBuffer[0]_i_2__0_n_0 ),
        .I5(currentRdLineBuffer[0]),
        .O(\currentRdLineBuffer[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \currentRdLineBuffer[0]_i_2__0 
       (.I0(\rdCounter[8]_i_2__0_n_0 ),
        .I1(rdCounter_reg[6]),
        .I2(rdCounter_reg[7]),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[5]),
        .O(\currentRdLineBuffer[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentRdLineBuffer[1]_i_1__0 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer0),
        .I2(currentRdLineBuffer[1]),
        .O(\currentRdLineBuffer[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \currentRdLineBuffer[1]_i_2__0 
       (.I0(\currentRdLineBuffer[0]_i_2__0_n_0 ),
        .I1(rdCounter_reg[8]),
        .I2(data_to_sobel_valid),
        .I3(rdCounter_reg[9]),
        .I4(rdCounter_reg[10]),
        .O(currentRdLineBuffer0));
  FDRE \currentRdLineBuffer_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[0]_i_1__0_n_0 ),
        .Q(currentRdLineBuffer[0]),
        .R(SR));
  FDRE \currentRdLineBuffer_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[1]_i_1__0_n_0 ),
        .Q(currentRdLineBuffer[1]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_15 lB0
       (.D(D[7:1]),
        .E(data_to_sobel_valid),
        .Q(Q),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_0 [19]),
        .\currentRdLineBuffer_reg[1]_0 (\currentRdLineBuffer_reg[1]_0 [17]),
        .\currentRdLineBuffer_reg[1]_1 ({\currentRdLineBuffer_reg[1]_0 [23:20],\currentRdLineBuffer_reg[1]_0 [18],\currentRdLineBuffer_reg[1]_0 [15:9],\currentRdLineBuffer_reg[1]_0 [7:1]}),
        .data_out0(data_out0[7:1]),
        .data_out01_out(data_out01_out[7:1]),
        .data_out03_out(data_out03_out[7:1]),
        .\mult_x_reg[2][2] (\currentRdLineBuffer_reg[1]_0 [16]),
        .\mult_y_reg[0][1] (lB1_n_27),
        .\mult_y_reg[0][1]_0 (lB2_n_49),
        .\mult_y_reg[0][2] (lB1_n_28),
        .\mult_y_reg[0][2]_0 (lB2_n_50),
        .\mult_y_reg[0][3] (lB1_n_29),
        .\mult_y_reg[0][3]_0 (lB2_n_51),
        .\mult_y_reg[0][4] (lB1_n_30),
        .\mult_y_reg[0][4]_0 (lB2_n_52),
        .\mult_y_reg[0][5] (lB1_n_41),
        .\mult_y_reg[0][5]_0 (lB2_n_53),
        .\mult_y_reg[0][6] (lB1_n_31),
        .\mult_y_reg[0][6]_0 (lB2_n_54),
        .\mult_y_reg[0][7] (lB1_n_32),
        .\mult_y_reg[0][7]_0 (lB2_n_55),
        .\mult_y_reg[1][2] (lB1_n_34),
        .\mult_y_reg[1][2]_0 (lB2_n_42),
        .\mult_y_reg[1][3] (lB1_n_35),
        .\mult_y_reg[1][3]_0 (lB2_n_43),
        .\mult_y_reg[1][4] (lB1_n_36),
        .\mult_y_reg[1][4]_0 (lB2_n_44),
        .\mult_y_reg[1][5] (lB1_n_37),
        .\mult_y_reg[1][5]_0 (lB2_n_45),
        .\mult_y_reg[1][6] (lB1_n_38),
        .\mult_y_reg[1][6]_0 (lB2_n_57),
        .\mult_y_reg[1][7] (lB1_n_39),
        .\mult_y_reg[1][7]_0 (lB2_n_46),
        .\mult_y_reg[1][8] (lB1_n_40),
        .\mult_y_reg[1][8]_0 (lB2_n_47),
        .\mult_y_reg[2][1] (lB1_n_19),
        .\mult_y_reg[2][1]_0 (lB2_n_35),
        .\mult_y_reg[2][2] (lB1_n_20),
        .\mult_y_reg[2][2]_0 (lB2_n_36),
        .\mult_y_reg[2][3] (lB1_n_21),
        .\mult_y_reg[2][3]_0 (lB2_n_37),
        .\mult_y_reg[2][4] (lB1_n_22),
        .\mult_y_reg[2][4]_0 (lB2_n_38),
        .\mult_y_reg[2][5] (lB1_n_33),
        .\mult_y_reg[2][5]_0 (lB2_n_39),
        .\mult_y_reg[2][6] (lB1_n_23),
        .\mult_y_reg[2][6]_0 (lB2_n_40),
        .\mult_y_reg[2][7] (lB1_n_24),
        .\mult_y_reg[2][7]_0 (lB2_n_41),
        .\readPointer_reg[8]_0 (lB0_n_28),
        .\readPointer_reg[8]_1 (lB0_n_29),
        .\readPointer_reg[8]_10 (lB0_n_38),
        .\readPointer_reg[8]_11 (lB0_n_39),
        .\readPointer_reg[8]_12 (lB0_n_40),
        .\readPointer_reg[8]_13 (lB0_n_41),
        .\readPointer_reg[8]_14 (lB0_n_42),
        .\readPointer_reg[8]_15 (lB0_n_43),
        .\readPointer_reg[8]_16 (lB0_n_44),
        .\readPointer_reg[8]_17 (lB0_n_45),
        .\readPointer_reg[8]_18 (lB0_n_46),
        .\readPointer_reg[8]_19 (lB0_n_47),
        .\readPointer_reg[8]_2 (lB0_n_30),
        .\readPointer_reg[8]_20 (lB0_n_48),
        .\readPointer_reg[8]_21 (lB0_n_49),
        .\readPointer_reg[8]_22 (lB0_n_50),
        .\readPointer_reg[8]_23 (lB0_n_51),
        .\readPointer_reg[8]_3 (lB0_n_31),
        .\readPointer_reg[8]_4 (lB0_n_32),
        .\readPointer_reg[8]_5 (lB0_n_33),
        .\readPointer_reg[8]_6 (lB0_n_34),
        .\readPointer_reg[8]_7 (lB0_n_35),
        .\readPointer_reg[8]_8 (lB0_n_36),
        .\readPointer_reg[8]_9 (lB0_n_37),
        .\writePointer_reg[8]_0 (E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_16 lB1
       (.D(D[0]),
        .E(data_to_sobel_valid),
        .Q(Q),
        .axi_clk(axi_clk),
        .axi_clk_0(lB1_n_18),
        .axi_clk_1(lB1_n_19),
        .axi_clk_10(lB1_n_28),
        .axi_clk_11(lB1_n_29),
        .axi_clk_12(lB1_n_30),
        .axi_clk_13(lB1_n_31),
        .axi_clk_14(lB1_n_32),
        .axi_clk_15(lB1_n_33),
        .axi_clk_16(lB1_n_34),
        .axi_clk_17(lB1_n_35),
        .axi_clk_18(lB1_n_36),
        .axi_clk_19(lB1_n_37),
        .axi_clk_2(lB1_n_20),
        .axi_clk_20(lB1_n_38),
        .axi_clk_21(lB1_n_39),
        .axi_clk_22(lB1_n_40),
        .axi_clk_23(lB1_n_41),
        .axi_clk_3(lB1_n_21),
        .axi_clk_4(lB1_n_22),
        .axi_clk_5(lB1_n_23),
        .axi_clk_6(lB1_n_24),
        .axi_clk_7(lB1_n_25),
        .axi_clk_8(lB1_n_26),
        .axi_clk_9(lB1_n_27),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] ({\currentRdLineBuffer_reg[1]_0 [31:30],\currentRdLineBuffer_reg[1]_0 [28:25],\currentRdLineBuffer_reg[1]_0 [16],\currentRdLineBuffer_reg[1]_0 [8],\currentRdLineBuffer_reg[1]_0 [0]}),
        .\currentRdLineBuffer_reg[1]_0 (\currentRdLineBuffer_reg[1]_1 [7:1]),
        .\currentRdLineBuffer_reg[1]_1 (data_to_sobel[41]),
        .data_out0({data_out0[7:6],data_out0[4:0]}),
        .data_out01_out(data_out01_out[0]),
        .data_out03_out({data_out03_out[7:6],data_out03_out[4:0]}),
        .\mult_x_reg[2][0] (lB2_n_34),
        .\mult_x_reg[2][0]_0 (lB0_n_49),
        .\mult_x_reg[3][2] (lB2_n_49),
        .\mult_x_reg[3][2]_0 (lB0_n_42),
        .\mult_x_reg[3][3] (lB2_n_50),
        .\mult_x_reg[3][3]_0 (lB0_n_43),
        .\mult_x_reg[3][4] (lB2_n_51),
        .\mult_x_reg[3][4]_0 (lB0_n_44),
        .\mult_x_reg[3][5] (lB2_n_52),
        .\mult_x_reg[3][5]_0 (lB0_n_45),
        .\mult_x_reg[3][7] (lB2_n_54),
        .\mult_x_reg[3][7]_0 (lB0_n_47),
        .\mult_x_reg[3][8] (lB2_n_55),
        .\mult_x_reg[3][8]_0 (lB0_n_48),
        .\mult_x_reg[5][10] (lB2_n_40),
        .\mult_x_reg[5][10]_0 (lB0_n_33),
        .\mult_x_reg[5][10]_1 (lB2_n_41),
        .\mult_x_reg[5][10]_2 (lB0_n_34),
        .\mult_x_reg[5][3] ({\currentRdLineBuffer_reg[1]_0 [32],\currentRdLineBuffer_reg[1]_0 [17]}),
        .\mult_x_reg[5][3]_0 (lB2_n_35),
        .\mult_x_reg[5][3]_1 (lB0_n_28),
        .\mult_x_reg[5][3]_2 (lB2_n_36),
        .\mult_x_reg[5][3]_3 (lB0_n_29),
        .\mult_x_reg[5][5] (lB2_n_37),
        .\mult_x_reg[5][5]_0 (lB0_n_30),
        .\mult_x_reg[5][5]_1 (lB2_n_38),
        .\mult_x_reg[5][5]_2 (lB0_n_31),
        .\mult_x_reg[5][7] (data_to_sobel[45]),
        .\mult_y_reg[0][0] (lB2_n_48),
        .\mult_y_reg[0][0]_0 (lB0_n_51),
        .\mult_y_reg[1][1] (lB2_n_56),
        .\mult_y_reg[1][1]_0 (lB0_n_50));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_17 lB2
       (.E(data_to_sobel_valid),
        .Q(Q),
        .axi_clk(axi_clk),
        .axi_clk_0(lB2_n_34),
        .axi_clk_1(lB2_n_35),
        .axi_clk_10(lB2_n_44),
        .axi_clk_11(lB2_n_45),
        .axi_clk_12(lB2_n_46),
        .axi_clk_13(lB2_n_47),
        .axi_clk_14(lB2_n_48),
        .axi_clk_15(lB2_n_49),
        .axi_clk_16(lB2_n_50),
        .axi_clk_17(lB2_n_51),
        .axi_clk_18(lB2_n_52),
        .axi_clk_19(lB2_n_53),
        .axi_clk_2(lB2_n_36),
        .axi_clk_20(lB2_n_54),
        .axi_clk_21(lB2_n_55),
        .axi_clk_22(lB2_n_56),
        .axi_clk_23(lB2_n_57),
        .axi_clk_3(lB2_n_37),
        .axi_clk_4(lB2_n_38),
        .axi_clk_5(lB2_n_39),
        .axi_clk_6(lB2_n_40),
        .axi_clk_7(lB2_n_41),
        .axi_clk_8(lB2_n_42),
        .axi_clk_9(lB2_n_43),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_1 [0]),
        .\currentRdLineBuffer_reg[1]_0 ({\currentRdLineBuffer_reg[1]_0 [40:39],\currentRdLineBuffer_reg[1]_0 [37:34],\currentRdLineBuffer_reg[1]_0 [32],\currentRdLineBuffer_reg[1]_0 [29],\currentRdLineBuffer_reg[1]_0 [24]}),
        .\currentRdLineBuffer_reg[1]_1 (\currentRdLineBuffer_reg[1]_2 [7:1]),
        .\currentRdLineBuffer_reg[1]_2 ({data_to_sobel[65],data_to_sobel[57],data_to_sobel[45]}),
        .\currentRdLineBuffer_reg[1]_3 (\currentRdLineBuffer_reg[1]_3 [7:1]),
        .\currentRdLineBuffer_reg[1]_4 (\currentRdLineBuffer_reg[1]_4 [7:1]),
        .data_out0(data_out0),
        .data_out01_out({data_out01_out[7:6],data_out01_out[4:1]}),
        .data_out03_out(data_out03_out),
        .\mult_x_reg[3][1] (lB1_n_26),
        .\mult_x_reg[3][1]_0 (lB0_n_51),
        .\mult_x_reg[3][6] (lB0_n_46),
        .\mult_x_reg[3][6]_0 (lB1_n_41),
        .\mult_x_reg[5][1] (lB1_n_18),
        .\mult_x_reg[5][1]_0 (lB0_n_49),
        .\mult_x_reg[5][7] (lB0_n_32),
        .\mult_x_reg[5][7]_0 (lB1_n_33),
        .\mult_x_reg[6][1] (lB0_n_42),
        .\mult_x_reg[6][1]_0 (lB1_n_27),
        .\mult_x_reg[6][2] (lB0_n_43),
        .\mult_x_reg[6][2]_0 (lB1_n_28),
        .\mult_x_reg[6][3] (lB1_n_29),
        .\mult_x_reg[6][3]_0 (lB0_n_44),
        .\mult_x_reg[6][4] (lB0_n_45),
        .\mult_x_reg[6][4]_0 (lB1_n_30),
        .\mult_x_reg[6][6] (lB0_n_47),
        .\mult_x_reg[6][6]_0 (lB1_n_31),
        .\mult_x_reg[6][7] (lB1_n_32),
        .\mult_x_reg[6][7]_0 (lB0_n_48),
        .\mult_y_reg[6][3] (\currentRdLineBuffer_reg[1]_0 [33]),
        .\mult_y_reg[7][3] (lB0_n_35),
        .\mult_y_reg[7][3]_0 (lB1_n_34),
        .\mult_y_reg[7][4] (\currentRdLineBuffer_reg[1]_0 [41]),
        .\mult_y_reg[7][4]_0 (lB0_n_36),
        .\mult_y_reg[7][4]_1 (lB1_n_35),
        .\mult_y_reg[7][4]_2 (lB1_n_36),
        .\mult_y_reg[7][4]_3 (lB0_n_37),
        .\mult_y_reg[7][5] (lB0_n_38),
        .\mult_y_reg[7][5]_0 (lB1_n_37),
        .\mult_y_reg[7][7] (lB0_n_40),
        .\mult_y_reg[7][7]_0 (lB1_n_39),
        .\mult_y_reg[7][8] (lB1_n_40),
        .\mult_y_reg[7][8]_0 (lB0_n_41),
        .\mult_y_reg[8][2] ({\currentRdLineBuffer_reg[1]_0 [42],\currentRdLineBuffer_reg[1]_0 [38]}),
        .\mult_y_reg[8][2]_0 (lB0_n_28),
        .\mult_y_reg[8][2]_1 (lB1_n_19),
        .\mult_y_reg[8][2]_2 (lB0_n_29),
        .\mult_y_reg[8][2]_3 (lB1_n_20),
        .\mult_y_reg[8][4] (lB1_n_21),
        .\mult_y_reg[8][4]_0 (lB0_n_30),
        .\mult_y_reg[8][4]_1 (lB0_n_31),
        .\mult_y_reg[8][4]_2 (lB1_n_22),
        .\mult_y_reg[8][6] ({data_to_sobel[69],data_to_sobel[61],data_to_sobel[41]}),
        .\mult_y_reg[8][9] (lB0_n_33),
        .\mult_y_reg[8][9]_0 (lB1_n_23),
        .\mult_y_reg[8][9]_1 (lB1_n_24),
        .\mult_y_reg[8][9]_2 (lB0_n_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_18 lB3
       (.E(data_to_sobel_valid),
        .Q(Q),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_2 [0]),
        .\currentRdLineBuffer_reg[1]_0 ({\currentRdLineBuffer_reg[1]_0 [42:41],\currentRdLineBuffer_reg[1]_0 [38],\currentRdLineBuffer_reg[1]_0 [33]}),
        .\currentRdLineBuffer_reg[1]_1 (\currentRdLineBuffer_reg[1]_3 [0]),
        .\currentRdLineBuffer_reg[1]_2 (\currentRdLineBuffer_reg[1]_4 [0]),
        .\currentRdLineBuffer_reg[1]_3 ({data_to_sobel[69],data_to_sobel[61]}),
        .data_out0(data_out0),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out),
        .\mult_x_reg[6][0] (lB0_n_51),
        .\mult_x_reg[6][0]_0 (lB2_n_48),
        .\mult_x_reg[6][0]_1 (lB1_n_26),
        .\mult_x_reg[6][5] (lB0_n_46),
        .\mult_x_reg[6][5]_0 (lB2_n_53),
        .\mult_x_reg[6][5]_1 (lB1_n_41),
        .\mult_y_reg[6][1] (\currentRdLineBuffer_reg[1]_0 [34]),
        .\mult_y_reg[7][1] (lB0_n_50),
        .\mult_y_reg[7][1]_0 (lB2_n_56),
        .\mult_y_reg[7][1]_1 (lB1_n_25),
        .\mult_y_reg[7][6] (lB0_n_39),
        .\mult_y_reg[7][6]_0 (lB2_n_57),
        .\mult_y_reg[7][6]_1 (lB1_n_38),
        .\mult_y_reg[8][0] (lB0_n_49),
        .\mult_y_reg[8][0]_0 (lB2_n_34),
        .\mult_y_reg[8][0]_1 (lB1_n_18),
        .\mult_y_reg[8][1] ({data_to_sobel[65],data_to_sobel[57]}),
        .\mult_y_reg[8][6] (lB0_n_32),
        .\mult_y_reg[8][6]_0 (lB2_n_39),
        .\mult_y_reg[8][6]_1 (lB1_n_33));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rdCounter[0]_i_1__0 
       (.I0(rdCounter_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[10]_i_1__0 
       (.I0(rdCounter_reg[10]),
        .I1(rdCounter_reg[8]),
        .I2(\currentRdLineBuffer[0]_i_2__0_n_0 ),
        .I3(rdCounter_reg[9]),
        .O(p_0_in__3[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[1]_i_1__0 
       (.I0(rdCounter_reg[0]),
        .I1(rdCounter_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rdCounter[2]_i_1__0 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rdCounter[3]_i_1__0 
       (.I0(rdCounter_reg[3]),
        .I1(rdCounter_reg[1]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rdCounter[4]_i_1__0 
       (.I0(rdCounter_reg[4]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rdCounter[5]_i_1__0 
       (.I0(rdCounter_reg[5]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .I5(rdCounter_reg[4]),
        .O(p_0_in__3[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[6]_i_1__0 
       (.I0(rdCounter_reg[6]),
        .I1(rdCounter_reg[4]),
        .I2(\rdCounter[8]_i_2__0_n_0 ),
        .I3(rdCounter_reg[5]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \rdCounter[7]_i_1__0 
       (.I0(rdCounter_reg[7]),
        .I1(rdCounter_reg[5]),
        .I2(\rdCounter[8]_i_2__0_n_0 ),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \rdCounter[8]_i_1__1 
       (.I0(rdCounter_reg[8]),
        .I1(rdCounter_reg[5]),
        .I2(rdCounter_reg[4]),
        .I3(rdCounter_reg[7]),
        .I4(rdCounter_reg[6]),
        .I5(\rdCounter[8]_i_2__0_n_0 ),
        .O(\rdCounter[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rdCounter[8]_i_2__0 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .I3(rdCounter_reg[3]),
        .O(\rdCounter[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \rdCounter[9]_i_1__0 
       (.I0(rdCounter_reg[9]),
        .I1(\currentRdLineBuffer[0]_i_2__0_n_0 ),
        .I2(rdCounter_reg[8]),
        .O(p_0_in__3[9]));
  FDRE \rdCounter_reg[0] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[0]),
        .Q(rdCounter_reg[0]),
        .R(SR));
  FDRE \rdCounter_reg[10] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[10]),
        .Q(rdCounter_reg[10]),
        .R(SR));
  FDRE \rdCounter_reg[1] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[1]),
        .Q(rdCounter_reg[1]),
        .R(SR));
  FDRE \rdCounter_reg[2] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[2]),
        .Q(rdCounter_reg[2]),
        .R(SR));
  FDRE \rdCounter_reg[3] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[3]),
        .Q(rdCounter_reg[3]),
        .R(SR));
  FDRE \rdCounter_reg[4] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[4]),
        .Q(rdCounter_reg[4]),
        .R(SR));
  FDRE \rdCounter_reg[5] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[5]),
        .Q(rdCounter_reg[5]),
        .R(SR));
  FDRE \rdCounter_reg[6] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[6]),
        .Q(rdCounter_reg[6]),
        .R(SR));
  FDRE \rdCounter_reg[7] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[7]),
        .Q(rdCounter_reg[7]),
        .R(SR));
  FDRE \rdCounter_reg[8] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(\rdCounter[8]_i_1__1_n_0 ),
        .Q(rdCounter_reg[8]),
        .R(SR));
  FDRE \rdCounter_reg[9] 
       (.C(axi_clk),
        .CE(data_to_sobel_valid),
        .D(p_0_in__3[9]),
        .Q(rdCounter_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h20000000ECCCCCCC)) 
    rd_line_buffer_i_1__0
       (.I0(totalPixelCounter_reg[8]),
        .I1(data_to_sobel_valid),
        .I2(totalPixelCounter_reg[11]),
        .I3(totalPixelCounter_reg[10]),
        .I4(totalPixelCounter_reg[9]),
        .I5(currentRdLineBuffer0),
        .O(rd_line_buffer_i_1__0_n_0));
  FDRE rd_line_buffer_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(rd_line_buffer_i_1__0_n_0),
        .Q(data_to_sobel_valid),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[0]_i_3__0 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .O(\totalPixelCounter[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_5__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[3] ),
        .O(\totalPixelCounter[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_6__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[2] ),
        .O(\totalPixelCounter[0]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_7__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[1] ),
        .O(\totalPixelCounter[0]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \totalPixelCounter[0]_i_8__0 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[0] ),
        .O(\totalPixelCounter[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_2__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[7] ),
        .O(\totalPixelCounter[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_3__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[6] ),
        .O(\totalPixelCounter[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_4__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[5] ),
        .O(\totalPixelCounter[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_5__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(\totalPixelCounter_reg_n_0_[4] ),
        .O(\totalPixelCounter[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \totalPixelCounter[8]_i_2__1 
       (.I0(totalPixelCounter_reg[11]),
        .I1(data_to_sobel_valid),
        .I2(E),
        .O(\totalPixelCounter[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_3__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(totalPixelCounter_reg[10]),
        .O(\totalPixelCounter[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_4__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_5__1 
       (.I0(data_to_sobel_valid),
        .I1(E),
        .I2(totalPixelCounter_reg[8]),
        .O(\totalPixelCounter[8]_i_5__1_n_0 ));
  FDRE \totalPixelCounter_reg[0] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__0_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[0] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\totalPixelCounter_reg[0]_i_2__0_n_0 ,\totalPixelCounter_reg[0]_i_2__0_n_1 ,\totalPixelCounter_reg[0]_i_2__0_n_2 ,\totalPixelCounter_reg[0]_i_2__0_n_3 }),
        .CYINIT(\totalPixelCounter[0]_i_3__0_n_0 ),
        .DI({\totalPixelCounter_reg_n_0_[3] ,\totalPixelCounter_reg_n_0_[2] ,\totalPixelCounter_reg_n_0_[1] ,DI}),
        .O({\totalPixelCounter_reg[0]_i_2__0_n_4 ,\totalPixelCounter_reg[0]_i_2__0_n_5 ,\totalPixelCounter_reg[0]_i_2__0_n_6 ,\totalPixelCounter_reg[0]_i_2__0_n_7 }),
        .S({\totalPixelCounter[0]_i_5__1_n_0 ,\totalPixelCounter[0]_i_6__1_n_0 ,\totalPixelCounter[0]_i_7__1_n_0 ,\totalPixelCounter[0]_i_8__0_n_0 }));
  FDRE \totalPixelCounter_reg[10] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__0_n_5 ),
        .Q(totalPixelCounter_reg[10]),
        .R(SR));
  FDRE \totalPixelCounter_reg[11] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__0_n_4 ),
        .Q(totalPixelCounter_reg[11]),
        .R(SR));
  FDRE \totalPixelCounter_reg[1] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__0_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[1] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[2] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__0_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[2] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[3] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__0_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[3] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[4] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__0_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[4] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[4]_i_1__0 
       (.CI(\totalPixelCounter_reg[0]_i_2__0_n_0 ),
        .CO({\totalPixelCounter_reg[4]_i_1__0_n_0 ,\totalPixelCounter_reg[4]_i_1__0_n_1 ,\totalPixelCounter_reg[4]_i_1__0_n_2 ,\totalPixelCounter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\totalPixelCounter_reg_n_0_[7] ,\totalPixelCounter_reg_n_0_[6] ,\totalPixelCounter_reg_n_0_[5] ,\totalPixelCounter_reg_n_0_[4] }),
        .O({\totalPixelCounter_reg[4]_i_1__0_n_4 ,\totalPixelCounter_reg[4]_i_1__0_n_5 ,\totalPixelCounter_reg[4]_i_1__0_n_6 ,\totalPixelCounter_reg[4]_i_1__0_n_7 }),
        .S({\totalPixelCounter[4]_i_2__1_n_0 ,\totalPixelCounter[4]_i_3__1_n_0 ,\totalPixelCounter[4]_i_4__1_n_0 ,\totalPixelCounter[4]_i_5__1_n_0 }));
  FDRE \totalPixelCounter_reg[5] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__0_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[5] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[6] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__0_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[6] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[7] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__0_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[7] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[8] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__0_n_7 ),
        .Q(totalPixelCounter_reg[8]),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[8]_i_1__0 
       (.CI(\totalPixelCounter_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_totalPixelCounter_reg[8]_i_1__0_CO_UNCONNECTED [3],\totalPixelCounter_reg[8]_i_1__0_n_1 ,\totalPixelCounter_reg[8]_i_1__0_n_2 ,\totalPixelCounter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,totalPixelCounter_reg[10:8]}),
        .O({\totalPixelCounter_reg[8]_i_1__0_n_4 ,\totalPixelCounter_reg[8]_i_1__0_n_5 ,\totalPixelCounter_reg[8]_i_1__0_n_6 ,\totalPixelCounter_reg[8]_i_1__0_n_7 }),
        .S({\totalPixelCounter[8]_i_2__1_n_0 ,\totalPixelCounter[8]_i_3__1_n_0 ,\totalPixelCounter[8]_i_4__1_n_0 ,\totalPixelCounter[8]_i_5__1_n_0 }));
  FDRE \totalPixelCounter_reg[9] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__0_n_6 ),
        .Q(totalPixelCounter_reg[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "imageControl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_1
   (mag_to_nms_valid,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    SR,
    \totalPixelCounter_reg[11]_0 ,
    axi_clk,
    axi_reset_n,
    data_from_sobel_valid,
    dir_to_nms,
    DI,
    Q);
  output mag_to_nms_valid;
  output [7:0]\currentRdLineBuffer_reg[1]_0 ;
  output \currentRdLineBuffer_reg[1]_1 ;
  input [0:0]SR;
  input \totalPixelCounter_reg[11]_0 ;
  input axi_clk;
  input axi_reset_n;
  input data_from_sobel_valid;
  input [2:0]dir_to_nms;
  input [0:0]DI;
  input [7:0]Q;

  wire [0:0]DI;
  wire [7:0]Q;
  wire [0:0]SR;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire currentRdLineBuffer0;
  wire \currentRdLineBuffer[0]_i_1__1_n_0 ;
  wire \currentRdLineBuffer[0]_i_2__1_n_0 ;
  wire \currentRdLineBuffer[1]_i_1__1_n_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_0 ;
  wire \currentRdLineBuffer_reg[1]_1 ;
  wire data_from_sobel_valid;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [2:0]dir_to_nms;
  wire lB0_n_12;
  wire lB0_n_13;
  wire lB0_n_14;
  wire lB0_n_15;
  wire lB0_n_16;
  wire lB0_n_17;
  wire lB0_n_18;
  wire lB0_n_19;
  wire lB0_n_20;
  wire lB0_n_23;
  wire lB0_n_24;
  wire lB0_n_25;
  wire lB0_n_26;
  wire lB0_n_27;
  wire lB0_n_28;
  wire lB0_n_29;
  wire lB0_n_30;
  wire lB0_n_31;
  wire lB0_n_32;
  wire lB0_n_33;
  wire lB0_n_34;
  wire lB0_n_35;
  wire lB0_n_36;
  wire lB0_n_37;
  wire lB0_n_38;
  wire lB0_n_39;
  wire lB0_n_40;
  wire lB0_n_41;
  wire lB0_n_42;
  wire lB1_n_0;
  wire lB1_n_1;
  wire lB1_n_10;
  wire lB1_n_14;
  wire lB1_n_15;
  wire lB1_n_16;
  wire lB1_n_18;
  wire lB1_n_19;
  wire lB1_n_2;
  wire lB1_n_20;
  wire lB1_n_21;
  wire lB1_n_22;
  wire lB1_n_23;
  wire lB1_n_24;
  wire lB1_n_25;
  wire lB1_n_26;
  wire lB1_n_27;
  wire lB1_n_28;
  wire lB1_n_29;
  wire lB1_n_30;
  wire lB1_n_31;
  wire lB1_n_32;
  wire lB1_n_33;
  wire lB1_n_34;
  wire lB1_n_35;
  wire lB1_n_36;
  wire lB1_n_37;
  wire lB1_n_38;
  wire lB1_n_39;
  wire lB1_n_40;
  wire lB1_n_6;
  wire lB1_n_9;
  wire lB2_n_0;
  wire lB2_n_15;
  wire lB2_n_17;
  wire lB2_n_18;
  wire lB2_n_19;
  wire lB2_n_20;
  wire lB2_n_21;
  wire lB2_n_22;
  wire lB2_n_23;
  wire lB2_n_24;
  wire lB2_n_25;
  wire lB2_n_26;
  wire lB2_n_27;
  wire lB2_n_28;
  wire lB2_n_29;
  wire lB2_n_31;
  wire lB2_n_32;
  wire lB2_n_33;
  wire lB2_n_34;
  wire lB2_n_35;
  wire lB2_n_36;
  wire lB2_n_37;
  wire lB2_n_38;
  wire lB2_n_39;
  wire lB2_n_40;
  wire lB2_n_41;
  wire lB2_n_42;
  wire lB2_n_43;
  wire lB2_n_44;
  wire lB2_n_45;
  wire lB2_n_46;
  wire lB2_n_47;
  wire lB2_n_48;
  wire lB2_n_49;
  wire lB2_n_50;
  wire lB2_n_51;
  wire lB3_n_0;
  wire lB3_n_10;
  wire lB3_n_9;
  wire [71:1]mag_to_nms;
  wire mag_to_nms_valid;
  wire \n1/data_out2 ;
  wire \n1/data_out21_in ;
  wire \n1/data_out25_in ;
  wire [10:0]p_0_in__3;
  wire \rdCounter[8]_i_1__2_n_0 ;
  wire \rdCounter[8]_i_2__1_n_0 ;
  wire [10:0]rdCounter_reg;
  wire rd_line_buffer_i_1__1_n_0;
  wire \totalPixelCounter[0]_i_3__1_n_0 ;
  wire \totalPixelCounter[0]_i_5__2_n_0 ;
  wire \totalPixelCounter[0]_i_6__2_n_0 ;
  wire \totalPixelCounter[0]_i_7__2_n_0 ;
  wire \totalPixelCounter[0]_i_8__1_n_0 ;
  wire \totalPixelCounter[4]_i_2__2_n_0 ;
  wire \totalPixelCounter[4]_i_3__2_n_0 ;
  wire \totalPixelCounter[4]_i_4__2_n_0 ;
  wire \totalPixelCounter[4]_i_5__2_n_0 ;
  wire \totalPixelCounter[8]_i_2__2_n_0 ;
  wire \totalPixelCounter[8]_i_3__2_n_0 ;
  wire \totalPixelCounter[8]_i_4__2_n_0 ;
  wire \totalPixelCounter[8]_i_5__2_n_0 ;
  wire [11:8]totalPixelCounter_reg;
  wire \totalPixelCounter_reg[0]_i_2__1_n_0 ;
  wire \totalPixelCounter_reg[0]_i_2__1_n_1 ;
  wire \totalPixelCounter_reg[0]_i_2__1_n_2 ;
  wire \totalPixelCounter_reg[0]_i_2__1_n_3 ;
  wire \totalPixelCounter_reg[0]_i_2__1_n_4 ;
  wire \totalPixelCounter_reg[0]_i_2__1_n_5 ;
  wire \totalPixelCounter_reg[0]_i_2__1_n_6 ;
  wire \totalPixelCounter_reg[0]_i_2__1_n_7 ;
  wire \totalPixelCounter_reg[11]_0 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_0 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_1 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_2 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_3 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_4 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_5 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_6 ;
  wire \totalPixelCounter_reg[4]_i_1__1_n_7 ;
  wire \totalPixelCounter_reg[8]_i_1__1_n_1 ;
  wire \totalPixelCounter_reg[8]_i_1__1_n_2 ;
  wire \totalPixelCounter_reg[8]_i_1__1_n_3 ;
  wire \totalPixelCounter_reg[8]_i_1__1_n_4 ;
  wire \totalPixelCounter_reg[8]_i_1__1_n_5 ;
  wire \totalPixelCounter_reg[8]_i_1__1_n_6 ;
  wire \totalPixelCounter_reg[8]_i_1__1_n_7 ;
  wire \totalPixelCounter_reg_n_0_[0] ;
  wire \totalPixelCounter_reg_n_0_[1] ;
  wire \totalPixelCounter_reg_n_0_[2] ;
  wire \totalPixelCounter_reg_n_0_[3] ;
  wire \totalPixelCounter_reg_n_0_[4] ;
  wire \totalPixelCounter_reg_n_0_[5] ;
  wire \totalPixelCounter_reg_n_0_[6] ;
  wire \totalPixelCounter_reg_n_0_[7] ;
  wire [3:3]\NLW_totalPixelCounter_reg[8]_i_1__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    \currentRdLineBuffer[0]_i_1__1 
       (.I0(rdCounter_reg[10]),
        .I1(rdCounter_reg[9]),
        .I2(mag_to_nms_valid),
        .I3(rdCounter_reg[8]),
        .I4(\currentRdLineBuffer[0]_i_2__1_n_0 ),
        .I5(currentRdLineBuffer[0]),
        .O(\currentRdLineBuffer[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \currentRdLineBuffer[0]_i_2__1 
       (.I0(\rdCounter[8]_i_2__1_n_0 ),
        .I1(rdCounter_reg[6]),
        .I2(rdCounter_reg[7]),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[5]),
        .O(\currentRdLineBuffer[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentRdLineBuffer[1]_i_1__1 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer0),
        .I2(currentRdLineBuffer[1]),
        .O(\currentRdLineBuffer[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \currentRdLineBuffer[1]_i_2__1 
       (.I0(\currentRdLineBuffer[0]_i_2__1_n_0 ),
        .I1(rdCounter_reg[8]),
        .I2(mag_to_nms_valid),
        .I3(rdCounter_reg[9]),
        .I4(rdCounter_reg[10]),
        .O(currentRdLineBuffer0));
  FDRE \currentRdLineBuffer_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[0]_i_1__1_n_0 ),
        .Q(currentRdLineBuffer[0]),
        .R(SR));
  FDRE \currentRdLineBuffer_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[1]_i_1__1_n_0 ),
        .Q(currentRdLineBuffer[1]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_11 lB0
       (.CO(\n1/data_out21_in ),
        .DI(lB0_n_12),
        .E(mag_to_nms_valid),
        .Q(Q),
        .S(lB0_n_13),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[0] (lB0_n_15),
        .\currentRdLineBuffer_reg[0]_0 (lB0_n_18),
        .\currentRdLineBuffer_reg[0]_1 (lB0_n_20),
        .\currentRdLineBuffer_reg[1] ({mag_to_nms[23:22],mag_to_nms[19:17],mag_to_nms[11],mag_to_nms[9],mag_to_nms[7:6],mag_to_nms[3:1]}),
        .data_from_sobel_valid(data_from_sobel_valid),
        .data_out0(data_out0[7:1]),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out[7:1]),
        .\data_out[7]_i_15 (lB1_n_6),
        .\data_out[7]_i_15_0 ({lB1_n_0,lB1_n_1,lB1_n_2}),
        .\data_out[7]_i_16 (lB1_n_16),
        .\data_out[7]_i_16_0 (lB1_n_14),
        .\data_out[7]_i_58 (lB1_n_32),
        .\data_out[7]_i_58_0 (lB2_n_45),
        .\data_out[7]_i_59__0 (lB1_n_36),
        .\data_out[7]_i_59__0_0 (lB2_n_50),
        .\data_out[7]_i_59__0_1 (lB1_n_37),
        .\data_out[7]_i_59__0_2 (lB2_n_51),
        .\data_out[7]_i_60__0_0 (lB1_n_35),
        .\data_out[7]_i_60__0_1 (lB2_n_48),
        .\data_out[7]_i_60__0_2 (lB1_n_40),
        .\data_out[7]_i_60__0_3 (lB2_n_49),
        .\data_out[7]_i_61__0 (lB1_n_33),
        .\data_out[7]_i_61__0_0 (lB2_n_46),
        .\data_out[7]_i_61__0_1 (lB1_n_34),
        .\data_out[7]_i_61__0_2 (lB2_n_47),
        .\data_out[7]_i_62__0 (\n1/data_out2 ),
        .\data_out[7]_i_72_0 (lB1_n_22),
        .\data_out[7]_i_72_1 (lB2_n_35),
        .\data_out[7]_i_72_2 (lB1_n_38),
        .\data_out[7]_i_72_3 (lB2_n_36),
        .\data_out[7]_i_75 (lB1_n_23),
        .\data_out[7]_i_75_0 (lB2_n_37),
        .\data_out[7]_i_75_1 (lB1_n_24),
        .\data_out[7]_i_75_2 (lB2_n_38),
        .\data_out[7]_i_77 (lB1_n_20),
        .\data_out[7]_i_77_0 (lB2_n_33),
        .\data_out[7]_i_77_1 (lB1_n_21),
        .\data_out[7]_i_77_2 (lB2_n_34),
        .\data_out[7]_i_78 (lB1_n_19),
        .\data_out[7]_i_78_0 (lB2_n_32),
        .\data_out[7]_i_79 (lB2_n_29),
        .\data_out[7]_i_79_0 (lB1_n_29),
        .\data_out[7]_i_80 (lB2_n_27),
        .\data_out[7]_i_80_0 (lB1_n_28),
        .\data_out[7]_i_82 (lB1_n_15),
        .\data_out[7]_i_82_0 (lB2_n_39),
        .\data_out[7]_i_87_0 (lB1_n_30),
        .\data_out[7]_i_87_1 (lB2_n_43),
        .\data_out[7]_i_88_0 (lB1_n_39),
        .\data_out[7]_i_88_1 (lB2_n_42),
        .\data_out[7]_i_89 (lB1_n_27),
        .\data_out[7]_i_89_0 (lB2_n_41),
        .\data_out[7]_i_93_0 (lB1_n_26),
        .\data_out[7]_i_93_1 (lB2_n_26),
        .\data_out[7]_i_94 (lB1_n_25),
        .\data_out[7]_i_94_0 (lB2_n_40),
        .\data_out_reg[7]_i_28_0 (\currentRdLineBuffer_reg[1]_0 [2]),
        .\data_out_reg[7]_i_28_1 (\currentRdLineBuffer_reg[1]_0 [6]),
        .\data_out_reg[7]_i_30 (\currentRdLineBuffer_reg[1]_0 [4]),
        .\data_out_reg[7]_i_30_0 (\currentRdLineBuffer_reg[1]_0 [5]),
        .\data_out_reg[7]_i_32_0 (\currentRdLineBuffer_reg[1]_0 [3]),
        .\data_out_reg[7]_i_32_1 (\currentRdLineBuffer_reg[1]_0 [7]),
        .\data_out_reg[7]_i_32_2 (\currentRdLineBuffer_reg[1]_0 [1]),
        .\readPointer_reg[8]_0 (lB0_n_14),
        .\readPointer_reg[8]_1 (lB0_n_16),
        .\readPointer_reg[8]_10 (lB0_n_29),
        .\readPointer_reg[8]_11 (lB0_n_30),
        .\readPointer_reg[8]_12 (lB0_n_31),
        .\readPointer_reg[8]_13 (lB0_n_32),
        .\readPointer_reg[8]_14 (lB0_n_33),
        .\readPointer_reg[8]_15 (lB0_n_34),
        .\readPointer_reg[8]_16 (lB0_n_35),
        .\readPointer_reg[8]_17 (lB0_n_36),
        .\readPointer_reg[8]_18 (lB0_n_37),
        .\readPointer_reg[8]_19 (lB0_n_38),
        .\readPointer_reg[8]_2 (lB0_n_17),
        .\readPointer_reg[8]_20 (lB0_n_39),
        .\readPointer_reg[8]_21 (lB0_n_40),
        .\readPointer_reg[8]_22 (lB0_n_41),
        .\readPointer_reg[8]_23 (lB0_n_42),
        .\readPointer_reg[8]_3 (lB0_n_19),
        .\readPointer_reg[8]_4 (lB0_n_23),
        .\readPointer_reg[8]_5 (lB0_n_24),
        .\readPointer_reg[8]_6 (lB0_n_25),
        .\readPointer_reg[8]_7 (lB0_n_26),
        .\readPointer_reg[8]_8 (lB0_n_27),
        .\readPointer_reg[8]_9 (lB0_n_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_12 lB1
       (.CO(\n1/data_out21_in ),
        .DI(lB2_n_21),
        .E(mag_to_nms_valid),
        .Q(Q),
        .S({lB1_n_9,lB1_n_10}),
        .axi_clk(axi_clk),
        .axi_clk_0(lB1_n_15),
        .axi_clk_1(lB1_n_18),
        .axi_clk_10(lB1_n_27),
        .axi_clk_11(lB1_n_28),
        .axi_clk_12(lB1_n_29),
        .axi_clk_13(lB1_n_30),
        .axi_clk_14(lB1_n_31),
        .axi_clk_15(lB1_n_32),
        .axi_clk_16(lB1_n_33),
        .axi_clk_17(lB1_n_34),
        .axi_clk_18(lB1_n_35),
        .axi_clk_19(lB1_n_36),
        .axi_clk_2(lB1_n_19),
        .axi_clk_20(lB1_n_37),
        .axi_clk_21(lB1_n_38),
        .axi_clk_22(lB1_n_39),
        .axi_clk_23(lB1_n_40),
        .axi_clk_3(lB1_n_20),
        .axi_clk_4(lB1_n_21),
        .axi_clk_5(lB1_n_22),
        .axi_clk_6(lB1_n_23),
        .axi_clk_7(lB1_n_24),
        .axi_clk_8(lB1_n_25),
        .axi_clk_9(lB1_n_26),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] ({lB1_n_0,lB1_n_1,lB1_n_2}),
        .\currentRdLineBuffer_reg[1]_0 ({mag_to_nms[44],mag_to_nms[25]}),
        .\currentRdLineBuffer_reg[1]_1 (\currentRdLineBuffer_reg[1]_0 [1]),
        .\currentRdLineBuffer_reg[1]_10 (\currentRdLineBuffer_reg[1]_1 ),
        .\currentRdLineBuffer_reg[1]_2 (lB1_n_6),
        .\currentRdLineBuffer_reg[1]_3 (\currentRdLineBuffer_reg[1]_0 [2]),
        .\currentRdLineBuffer_reg[1]_4 (\currentRdLineBuffer_reg[1]_0 [3]),
        .\currentRdLineBuffer_reg[1]_5 (\currentRdLineBuffer_reg[1]_0 [4]),
        .\currentRdLineBuffer_reg[1]_6 (\currentRdLineBuffer_reg[1]_0 [6]),
        .\currentRdLineBuffer_reg[1]_7 (\currentRdLineBuffer_reg[1]_0 [7]),
        .\currentRdLineBuffer_reg[1]_8 (lB1_n_14),
        .\currentRdLineBuffer_reg[1]_9 (lB1_n_16),
        .data_out0({data_out0[7:6],data_out0[4:0]}),
        .data_out01_out({data_out01_out[7:6],data_out01_out[4:0]}),
        .data_out03_out({data_out03_out[7:6],data_out03_out[4:0]}),
        .\data_out[7]_i_100__0_0 (lB2_n_48),
        .\data_out[7]_i_100__0_1 (lB0_n_37),
        .\data_out[7]_i_101__0_0 (lB2_n_46),
        .\data_out[7]_i_101__0_1 (lB0_n_35),
        .\data_out[7]_i_101__0_2 (lB2_n_47),
        .\data_out[7]_i_101__0_3 (lB0_n_36),
        .\data_out[7]_i_103_0 (lB2_n_37),
        .\data_out[7]_i_103_1 (lB0_n_28),
        .\data_out[7]_i_103_2 (lB2_n_38),
        .\data_out[7]_i_103_3 (lB0_n_29),
        .\data_out[7]_i_105_0 (lB2_n_33),
        .\data_out[7]_i_105_1 (lB0_n_24),
        .\data_out[7]_i_105_2 (lB2_n_34),
        .\data_out[7]_i_105_3 (lB0_n_25),
        .\data_out[7]_i_106_0 (lB2_n_32),
        .\data_out[7]_i_106_1 (lB0_n_23),
        .\data_out[7]_i_108 (lB2_n_35),
        .\data_out[7]_i_108_0 (lB0_n_26),
        .\data_out[7]_i_15_0 (lB0_n_12),
        .\data_out[7]_i_15_1 (lB0_n_13),
        .\data_out[7]_i_15_2 ({lB2_n_17,lB2_n_18}),
        .\data_out[7]_i_15_3 ({lB2_n_19,lB2_n_20}),
        .\data_out[7]_i_16_0 (lB2_n_22),
        .\data_out[7]_i_16_1 (lB2_n_15),
        .\data_out[7]_i_16_2 (lB2_n_0),
        .\data_out[7]_i_16_3 (lB2_n_28),
        .\data_out[7]_i_16_4 ({lB2_n_23,lB2_n_24,lB2_n_25}),
        .\data_out[7]_i_62__0_0 (lB2_n_44),
        .\data_out[7]_i_62__0_1 (lB0_n_42),
        .\data_out[7]_i_74_0 (lB2_n_31),
        .\data_out[7]_i_74_1 (lB0_n_41),
        .\data_out[7]_i_94_0 (lB2_n_39),
        .\data_out[7]_i_94_1 (lB0_n_14),
        .\data_out[7]_i_98__0 (lB2_n_45),
        .\data_out[7]_i_98__0_0 (lB0_n_34),
        .\data_out[7]_i_99__0_0 (lB2_n_50),
        .\data_out[7]_i_99__0_1 (lB0_n_39),
        .\data_out[7]_i_99__0_2 (lB2_n_51),
        .\data_out[7]_i_99__0_3 (lB0_n_40),
        .\data_out_reg[1] (lB2_n_40),
        .\data_out_reg[1]_0 (lB0_n_30),
        .\data_out_reg[2] (lB2_n_26),
        .\data_out_reg[2]_0 (lB0_n_16),
        .\data_out_reg[3] (lB2_n_41),
        .\data_out_reg[3]_0 (lB0_n_31),
        .\data_out_reg[4] (lB2_n_27),
        .\data_out_reg[4]_0 (lB0_n_17),
        .\data_out_reg[6] (lB2_n_29),
        .\data_out_reg[6]_0 (lB0_n_19),
        .\data_out_reg[7] (lB2_n_43),
        .\data_out_reg[7]_0 (lB0_n_33),
        .\data_out_reg[7]_i_27_0 ({mag_to_nms[71:70],mag_to_nms[67:66],mag_to_nms[63],mag_to_nms[59],mag_to_nms[57],mag_to_nms[55:54],mag_to_nms[51:50],mag_to_nms[40],mag_to_nms[29],mag_to_nms[23:22],mag_to_nms[19:17],mag_to_nms[11],mag_to_nms[9],mag_to_nms[7:6],mag_to_nms[3:1]}),
        .\data_out_reg[7]_i_30_0 (\currentRdLineBuffer_reg[1]_0 [0]),
        .\data_out_reg[7]_i_31_0 (lB3_n_0),
        .\data_out_reg[7]_i_31_1 (lB0_n_15),
        .\data_out_reg[7]_i_31_2 (lB3_n_10),
        .\data_out_reg[7]_i_31_3 (lB0_n_20),
        .\data_out_reg[7]_i_32 (lB3_n_9),
        .\data_out_reg[7]_i_33_0 (\currentRdLineBuffer_reg[1]_0 [5]),
        .\data_out_reg[7]_i_6_0 (\n1/data_out2 ),
        .\data_out_reg[7]_i_6_1 (\n1/data_out25_in ),
        .dir_to_nms(dir_to_nms));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_13 lB2
       (.DI(lB2_n_21),
        .E(mag_to_nms_valid),
        .Q(Q),
        .S({lB1_n_9,lB1_n_10}),
        .axi_clk(axi_clk),
        .axi_clk_0(lB2_n_26),
        .axi_clk_1(lB2_n_27),
        .axi_clk_10(lB2_n_38),
        .axi_clk_11(lB2_n_39),
        .axi_clk_12(lB2_n_40),
        .axi_clk_13(lB2_n_41),
        .axi_clk_14(lB2_n_42),
        .axi_clk_15(lB2_n_43),
        .axi_clk_16(lB2_n_44),
        .axi_clk_17(lB2_n_45),
        .axi_clk_18(lB2_n_46),
        .axi_clk_19(lB2_n_47),
        .axi_clk_2(lB2_n_29),
        .axi_clk_20(lB2_n_48),
        .axi_clk_21(lB2_n_49),
        .axi_clk_22(lB2_n_50),
        .axi_clk_23(lB2_n_51),
        .axi_clk_3(lB2_n_31),
        .axi_clk_4(lB2_n_32),
        .axi_clk_5(lB2_n_33),
        .axi_clk_6(lB2_n_34),
        .axi_clk_7(lB2_n_35),
        .axi_clk_8(lB2_n_36),
        .axi_clk_9(lB2_n_37),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (lB2_n_0),
        .\currentRdLineBuffer_reg[1]_0 (\currentRdLineBuffer_reg[1]_0 [0]),
        .\currentRdLineBuffer_reg[1]_1 ({mag_to_nms[71:70],mag_to_nms[67:66],mag_to_nms[63],mag_to_nms[59],mag_to_nms[57],mag_to_nms[55:54],mag_to_nms[51:50],mag_to_nms[40],mag_to_nms[29]}),
        .\currentRdLineBuffer_reg[1]_2 (lB2_n_15),
        .\currentRdLineBuffer_reg[1]_3 (\currentRdLineBuffer_reg[1]_0 [5]),
        .\currentRdLineBuffer_reg[1]_4 ({lB2_n_17,lB2_n_18}),
        .\currentRdLineBuffer_reg[1]_5 ({lB2_n_19,lB2_n_20}),
        .\currentRdLineBuffer_reg[1]_6 (lB2_n_22),
        .\currentRdLineBuffer_reg[1]_7 ({lB2_n_23,lB2_n_24,lB2_n_25}),
        .\currentRdLineBuffer_reg[1]_8 (lB2_n_28),
        .data_out0(data_out0),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out),
        .\data_out[7]_i_102__0_0 (lB1_n_31),
        .\data_out[7]_i_102__0_1 (lB0_n_42),
        .\data_out[7]_i_104_0 (lB0_n_27),
        .\data_out[7]_i_104_1 (lB1_n_38),
        .\data_out[7]_i_110 (lB1_n_18),
        .\data_out[7]_i_110_0 (lB0_n_41),
        .\data_out[7]_i_48_0 (lB0_n_26),
        .\data_out[7]_i_48_1 (lB1_n_22),
        .\data_out[7]_i_50_0 (lB0_n_23),
        .\data_out[7]_i_50_1 (lB1_n_19),
        .\data_out[7]_i_51 (lB0_n_28),
        .\data_out[7]_i_51_0 (lB1_n_23),
        .\data_out[7]_i_51_1 (lB1_n_24),
        .\data_out[7]_i_51_2 (lB0_n_29),
        .\data_out[7]_i_53 (lB0_n_24),
        .\data_out[7]_i_53_0 (lB1_n_20),
        .\data_out[7]_i_53_1 (lB1_n_21),
        .\data_out[7]_i_53_2 (lB0_n_25),
        .\data_out[7]_i_67__0 (lB0_n_39),
        .\data_out[7]_i_67__0_0 (lB1_n_36),
        .\data_out[7]_i_67__0_1 (lB1_n_37),
        .\data_out[7]_i_67__0_2 (lB0_n_40),
        .\data_out[7]_i_68__0_0 (lB0_n_37),
        .\data_out[7]_i_68__0_1 (lB1_n_35),
        .\data_out[7]_i_69__0 (lB0_n_35),
        .\data_out[7]_i_69__0_0 (lB1_n_33),
        .\data_out[7]_i_69__0_1 (lB1_n_34),
        .\data_out[7]_i_69__0_2 (lB0_n_36),
        .\data_out[7]_i_70__0_0 (\n1/data_out25_in ),
        .\data_out[7]_i_70__0_1 (lB0_n_34),
        .\data_out[7]_i_70__0_2 (lB1_n_32),
        .\data_out[7]_i_79 (lB1_n_30),
        .\data_out[7]_i_79_0 (lB0_n_33),
        .\data_out[7]_i_81 (lB1_n_27),
        .\data_out[7]_i_81_0 (lB0_n_31),
        .\data_out[7]_i_82 (lB0_n_30),
        .\data_out[7]_i_82_0 (lB1_n_25),
        .\data_out[7]_i_83_0 (lB0_n_19),
        .\data_out[7]_i_83_1 (lB1_n_29),
        .\data_out[7]_i_84_0 (lB0_n_17),
        .\data_out[7]_i_84_1 (lB1_n_28),
        .\data_out[7]_i_85_0 (lB0_n_16),
        .\data_out[7]_i_85_1 (lB1_n_26),
        .\data_out[7]_i_96__0 (lB0_n_38),
        .\data_out[7]_i_96__0_0 (lB1_n_40),
        .\data_out_reg[0] (lB1_n_15),
        .\data_out_reg[0]_0 (lB0_n_14),
        .\data_out_reg[5] (lB0_n_32),
        .\data_out_reg[5]_0 (lB1_n_39),
        .\data_out_reg[7]_i_27 ({mag_to_nms[69],mag_to_nms[64],mag_to_nms[61],mag_to_nms[53],mag_to_nms[48],mag_to_nms[44],mag_to_nms[25]}),
        .\data_out_reg[7]_i_27_0 (\currentRdLineBuffer_reg[1]_0 [1]),
        .\data_out_reg[7]_i_31 ({\currentRdLineBuffer_reg[1]_0 [7:6],\currentRdLineBuffer_reg[1]_0 [4:2]}),
        .\data_out_reg[7]_i_31_0 (lB0_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_14 lB3
       (.E(mag_to_nms_valid),
        .Q(Q),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[0] (lB3_n_9),
        .\currentRdLineBuffer_reg[0]_0 (lB3_n_10),
        .\currentRdLineBuffer_reg[1] (lB3_n_0),
        .\currentRdLineBuffer_reg[1]_0 ({mag_to_nms[69],mag_to_nms[64],mag_to_nms[61],mag_to_nms[53],mag_to_nms[48]}),
        .data_out0(data_out0),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out),
        .\data_out[7]_i_52 (lB0_n_27),
        .\data_out[7]_i_52_0 (lB2_n_36),
        .\data_out[7]_i_52_1 (lB1_n_38),
        .\data_out[7]_i_54 (lB0_n_41),
        .\data_out[7]_i_54_0 (lB2_n_31),
        .\data_out[7]_i_54_1 (lB1_n_18),
        .\data_out[7]_i_64__0 (lB0_n_38),
        .\data_out[7]_i_64__0_0 (lB2_n_49),
        .\data_out[7]_i_64__0_1 (lB1_n_40),
        .\data_out[7]_i_66__0 (lB0_n_42),
        .\data_out[7]_i_66__0_0 (lB2_n_44),
        .\data_out[7]_i_66__0_1 (lB1_n_31),
        .\data_out[7]_i_80 (lB0_n_32),
        .\data_out[7]_i_80_0 (lB2_n_42),
        .\data_out[7]_i_80_1 (lB1_n_39),
        .\data_out[7]_i_81 (lB0_n_16),
        .\data_out[7]_i_81_0 (lB2_n_26),
        .\data_out[7]_i_81_1 (lB1_n_26),
        .\data_out[7]_i_86 (lB0_n_14),
        .\data_out[7]_i_86_0 (lB2_n_39),
        .\data_out[7]_i_86_1 (lB1_n_15));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rdCounter[0]_i_1__1 
       (.I0(rdCounter_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[10]_i_1__1 
       (.I0(rdCounter_reg[10]),
        .I1(rdCounter_reg[8]),
        .I2(\currentRdLineBuffer[0]_i_2__1_n_0 ),
        .I3(rdCounter_reg[9]),
        .O(p_0_in__3[10]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[1]_i_1__1 
       (.I0(rdCounter_reg[0]),
        .I1(rdCounter_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rdCounter[2]_i_1__1 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rdCounter[3]_i_1__1 
       (.I0(rdCounter_reg[3]),
        .I1(rdCounter_reg[1]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rdCounter[4]_i_1__1 
       (.I0(rdCounter_reg[4]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rdCounter[5]_i_1__1 
       (.I0(rdCounter_reg[5]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .I5(rdCounter_reg[4]),
        .O(p_0_in__3[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[6]_i_1__1 
       (.I0(rdCounter_reg[6]),
        .I1(rdCounter_reg[4]),
        .I2(\rdCounter[8]_i_2__1_n_0 ),
        .I3(rdCounter_reg[5]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \rdCounter[7]_i_1__1 
       (.I0(rdCounter_reg[7]),
        .I1(rdCounter_reg[5]),
        .I2(\rdCounter[8]_i_2__1_n_0 ),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \rdCounter[8]_i_1__2 
       (.I0(rdCounter_reg[8]),
        .I1(rdCounter_reg[5]),
        .I2(rdCounter_reg[4]),
        .I3(rdCounter_reg[7]),
        .I4(rdCounter_reg[6]),
        .I5(\rdCounter[8]_i_2__1_n_0 ),
        .O(\rdCounter[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rdCounter[8]_i_2__1 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .I3(rdCounter_reg[3]),
        .O(\rdCounter[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \rdCounter[9]_i_1__1 
       (.I0(rdCounter_reg[9]),
        .I1(\currentRdLineBuffer[0]_i_2__1_n_0 ),
        .I2(rdCounter_reg[8]),
        .O(p_0_in__3[9]));
  FDRE \rdCounter_reg[0] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[0]),
        .Q(rdCounter_reg[0]),
        .R(SR));
  FDRE \rdCounter_reg[10] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[10]),
        .Q(rdCounter_reg[10]),
        .R(SR));
  FDRE \rdCounter_reg[1] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[1]),
        .Q(rdCounter_reg[1]),
        .R(SR));
  FDRE \rdCounter_reg[2] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[2]),
        .Q(rdCounter_reg[2]),
        .R(SR));
  FDRE \rdCounter_reg[3] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[3]),
        .Q(rdCounter_reg[3]),
        .R(SR));
  FDRE \rdCounter_reg[4] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[4]),
        .Q(rdCounter_reg[4]),
        .R(SR));
  FDRE \rdCounter_reg[5] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[5]),
        .Q(rdCounter_reg[5]),
        .R(SR));
  FDRE \rdCounter_reg[6] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[6]),
        .Q(rdCounter_reg[6]),
        .R(SR));
  FDRE \rdCounter_reg[7] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[7]),
        .Q(rdCounter_reg[7]),
        .R(SR));
  FDRE \rdCounter_reg[8] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(\rdCounter[8]_i_1__2_n_0 ),
        .Q(rdCounter_reg[8]),
        .R(SR));
  FDRE \rdCounter_reg[9] 
       (.C(axi_clk),
        .CE(mag_to_nms_valid),
        .D(p_0_in__3[9]),
        .Q(rdCounter_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h20000000ECCCCCCC)) 
    rd_line_buffer_i_1__1
       (.I0(totalPixelCounter_reg[8]),
        .I1(mag_to_nms_valid),
        .I2(totalPixelCounter_reg[11]),
        .I3(totalPixelCounter_reg[10]),
        .I4(totalPixelCounter_reg[9]),
        .I5(currentRdLineBuffer0),
        .O(rd_line_buffer_i_1__1_n_0));
  FDRE rd_line_buffer_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(rd_line_buffer_i_1__1_n_0),
        .Q(mag_to_nms_valid),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[0]_i_3__1 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_5__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[3] ),
        .O(\totalPixelCounter[0]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_6__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[2] ),
        .O(\totalPixelCounter[0]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[0]_i_7__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[1] ),
        .O(\totalPixelCounter[0]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \totalPixelCounter[0]_i_8__1 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[0] ),
        .O(\totalPixelCounter[0]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_2__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[7] ),
        .O(\totalPixelCounter[4]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_3__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[6] ),
        .O(\totalPixelCounter[4]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_4__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[5] ),
        .O(\totalPixelCounter[4]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[4]_i_5__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(\totalPixelCounter_reg_n_0_[4] ),
        .O(\totalPixelCounter[4]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \totalPixelCounter[8]_i_2__2 
       (.I0(totalPixelCounter_reg[11]),
        .I1(mag_to_nms_valid),
        .I2(data_from_sobel_valid),
        .O(\totalPixelCounter[8]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_3__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(totalPixelCounter_reg[10]),
        .O(\totalPixelCounter[8]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_4__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[8]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \totalPixelCounter[8]_i_5__2 
       (.I0(mag_to_nms_valid),
        .I1(data_from_sobel_valid),
        .I2(totalPixelCounter_reg[8]),
        .O(\totalPixelCounter[8]_i_5__2_n_0 ));
  FDRE \totalPixelCounter_reg[0] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__1_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[0] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\totalPixelCounter_reg[0]_i_2__1_n_0 ,\totalPixelCounter_reg[0]_i_2__1_n_1 ,\totalPixelCounter_reg[0]_i_2__1_n_2 ,\totalPixelCounter_reg[0]_i_2__1_n_3 }),
        .CYINIT(\totalPixelCounter[0]_i_3__1_n_0 ),
        .DI({\totalPixelCounter_reg_n_0_[3] ,\totalPixelCounter_reg_n_0_[2] ,\totalPixelCounter_reg_n_0_[1] ,DI}),
        .O({\totalPixelCounter_reg[0]_i_2__1_n_4 ,\totalPixelCounter_reg[0]_i_2__1_n_5 ,\totalPixelCounter_reg[0]_i_2__1_n_6 ,\totalPixelCounter_reg[0]_i_2__1_n_7 }),
        .S({\totalPixelCounter[0]_i_5__2_n_0 ,\totalPixelCounter[0]_i_6__2_n_0 ,\totalPixelCounter[0]_i_7__2_n_0 ,\totalPixelCounter[0]_i_8__1_n_0 }));
  FDRE \totalPixelCounter_reg[10] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__1_n_5 ),
        .Q(totalPixelCounter_reg[10]),
        .R(SR));
  FDRE \totalPixelCounter_reg[11] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__1_n_4 ),
        .Q(totalPixelCounter_reg[11]),
        .R(SR));
  FDRE \totalPixelCounter_reg[1] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__1_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[1] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[2] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__1_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[2] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[3] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__1_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[3] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[4] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__1_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[4] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[4]_i_1__1 
       (.CI(\totalPixelCounter_reg[0]_i_2__1_n_0 ),
        .CO({\totalPixelCounter_reg[4]_i_1__1_n_0 ,\totalPixelCounter_reg[4]_i_1__1_n_1 ,\totalPixelCounter_reg[4]_i_1__1_n_2 ,\totalPixelCounter_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\totalPixelCounter_reg_n_0_[7] ,\totalPixelCounter_reg_n_0_[6] ,\totalPixelCounter_reg_n_0_[5] ,\totalPixelCounter_reg_n_0_[4] }),
        .O({\totalPixelCounter_reg[4]_i_1__1_n_4 ,\totalPixelCounter_reg[4]_i_1__1_n_5 ,\totalPixelCounter_reg[4]_i_1__1_n_6 ,\totalPixelCounter_reg[4]_i_1__1_n_7 }),
        .S({\totalPixelCounter[4]_i_2__2_n_0 ,\totalPixelCounter[4]_i_3__2_n_0 ,\totalPixelCounter[4]_i_4__2_n_0 ,\totalPixelCounter[4]_i_5__2_n_0 }));
  FDRE \totalPixelCounter_reg[5] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__1_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[5] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[6] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__1_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[6] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[7] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__1_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[7] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[8] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__1_n_7 ),
        .Q(totalPixelCounter_reg[8]),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[8]_i_1__1 
       (.CI(\totalPixelCounter_reg[4]_i_1__1_n_0 ),
        .CO({\NLW_totalPixelCounter_reg[8]_i_1__1_CO_UNCONNECTED [3],\totalPixelCounter_reg[8]_i_1__1_n_1 ,\totalPixelCounter_reg[8]_i_1__1_n_2 ,\totalPixelCounter_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,totalPixelCounter_reg[10:8]}),
        .O({\totalPixelCounter_reg[8]_i_1__1_n_4 ,\totalPixelCounter_reg[8]_i_1__1_n_5 ,\totalPixelCounter_reg[8]_i_1__1_n_6 ,\totalPixelCounter_reg[8]_i_1__1_n_7 }),
        .S({\totalPixelCounter[8]_i_2__2_n_0 ,\totalPixelCounter[8]_i_3__2_n_0 ,\totalPixelCounter[8]_i_4__2_n_0 ,\totalPixelCounter[8]_i_5__2_n_0 }));
  FDRE \totalPixelCounter_reg[9] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__1_n_6 ),
        .Q(totalPixelCounter_reg[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "imageControl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_2
   (dir_to_nms_valid,
    rd_line_buffer_reg_0,
    \currentRdLineBuffer_reg[1]_0 ,
    E,
    rd_line_buffer_reg_1,
    rd_line_buffer_reg_2,
    DI,
    rd_line_buffer_reg_3,
    SR,
    \totalPixelCounter_reg[11]_0 ,
    axi_clk,
    mag_to_nms_valid,
    \data_out_reg[0] ,
    data_from_sobel_valid,
    \totalPixelCounter_reg[11]_1 ,
    dir_from_sobel,
    axi_reset_n);
  output dir_to_nms_valid;
  output rd_line_buffer_reg_0;
  output [2:0]\currentRdLineBuffer_reg[1]_0 ;
  output [0:0]E;
  output rd_line_buffer_reg_1;
  output rd_line_buffer_reg_2;
  output [0:0]DI;
  output rd_line_buffer_reg_3;
  input [0:0]SR;
  input \totalPixelCounter_reg[11]_0 ;
  input axi_clk;
  input mag_to_nms_valid;
  input \data_out_reg[0] ;
  input data_from_sobel_valid;
  input [0:0]\totalPixelCounter_reg[11]_1 ;
  input [1:0]dir_from_sobel;
  input axi_reset_n;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]SR;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire currentRdLineBuffer0;
  wire \currentRdLineBuffer[0]_i_1__2_n_0 ;
  wire \currentRdLineBuffer[0]_i_2__2_n_0 ;
  wire \currentRdLineBuffer[1]_i_1__2_n_0 ;
  wire [2:0]\currentRdLineBuffer_reg[1]_0 ;
  wire data_from_sobel_valid;
  wire [6:0]data_out01_out;
  wire \data_out_reg[0] ;
  wire [1:0]dir_from_sobel;
  wire dir_to_nms_valid;
  wire lB1_n_0;
  wire lB1_n_1;
  wire lB1_n_2;
  wire lB1_n_3;
  wire lB1_n_4;
  wire lB1_n_5;
  wire lB1_n_6;
  wire lB2_n_0;
  wire lB2_n_1;
  wire lB2_n_2;
  wire lB2_n_3;
  wire lB2_n_4;
  wire lB2_n_5;
  wire lB2_n_6;
  wire mag_to_nms_valid;
  wire [10:0]p_0_in__3;
  wire \rdCounter[10]_i_2_n_0 ;
  wire [10:0]rdCounter_reg;
  wire rd_line_buffer_i_1__2_n_0;
  wire rd_line_buffer_reg_0;
  wire rd_line_buffer_reg_1;
  wire rd_line_buffer_reg_2;
  wire rd_line_buffer_reg_3;
  wire \totalPixelCounter[0]_i_10_n_0 ;
  wire \totalPixelCounter[0]_i_3__2_n_0 ;
  wire \totalPixelCounter[0]_i_4__2_n_0 ;
  wire \totalPixelCounter[0]_i_5_n_0 ;
  wire \totalPixelCounter[0]_i_6_n_0 ;
  wire \totalPixelCounter[0]_i_7_n_0 ;
  wire \totalPixelCounter[0]_i_8__2_n_0 ;
  wire \totalPixelCounter[0]_i_9_n_0 ;
  wire \totalPixelCounter[4]_i_2_n_0 ;
  wire \totalPixelCounter[4]_i_3_n_0 ;
  wire \totalPixelCounter[4]_i_4_n_0 ;
  wire \totalPixelCounter[4]_i_5_n_0 ;
  wire \totalPixelCounter[4]_i_6_n_0 ;
  wire \totalPixelCounter[4]_i_7_n_0 ;
  wire \totalPixelCounter[4]_i_8_n_0 ;
  wire \totalPixelCounter[4]_i_9_n_0 ;
  wire \totalPixelCounter[8]_i_2_n_0 ;
  wire \totalPixelCounter[8]_i_3_n_0 ;
  wire \totalPixelCounter[8]_i_4_n_0 ;
  wire \totalPixelCounter[8]_i_5_n_0 ;
  wire \totalPixelCounter[8]_i_6_n_0 ;
  wire \totalPixelCounter[8]_i_7_n_0 ;
  wire \totalPixelCounter[8]_i_8_n_0 ;
  wire [11:8]totalPixelCounter_reg;
  wire \totalPixelCounter_reg[0]_i_2__2_n_0 ;
  wire \totalPixelCounter_reg[0]_i_2__2_n_1 ;
  wire \totalPixelCounter_reg[0]_i_2__2_n_2 ;
  wire \totalPixelCounter_reg[0]_i_2__2_n_3 ;
  wire \totalPixelCounter_reg[0]_i_2__2_n_4 ;
  wire \totalPixelCounter_reg[0]_i_2__2_n_5 ;
  wire \totalPixelCounter_reg[0]_i_2__2_n_6 ;
  wire \totalPixelCounter_reg[0]_i_2__2_n_7 ;
  wire \totalPixelCounter_reg[11]_0 ;
  wire [0:0]\totalPixelCounter_reg[11]_1 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_0 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_1 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_2 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_3 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_4 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_5 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_6 ;
  wire \totalPixelCounter_reg[4]_i_1__2_n_7 ;
  wire \totalPixelCounter_reg[8]_i_1__2_n_1 ;
  wire \totalPixelCounter_reg[8]_i_1__2_n_2 ;
  wire \totalPixelCounter_reg[8]_i_1__2_n_3 ;
  wire \totalPixelCounter_reg[8]_i_1__2_n_4 ;
  wire \totalPixelCounter_reg[8]_i_1__2_n_5 ;
  wire \totalPixelCounter_reg[8]_i_1__2_n_6 ;
  wire \totalPixelCounter_reg[8]_i_1__2_n_7 ;
  wire \totalPixelCounter_reg_n_0_[0] ;
  wire \totalPixelCounter_reg_n_0_[1] ;
  wire \totalPixelCounter_reg_n_0_[2] ;
  wire \totalPixelCounter_reg_n_0_[3] ;
  wire \totalPixelCounter_reg_n_0_[4] ;
  wire \totalPixelCounter_reg_n_0_[5] ;
  wire \totalPixelCounter_reg_n_0_[6] ;
  wire \totalPixelCounter_reg_n_0_[7] ;
  wire [3:3]\NLW_totalPixelCounter_reg[8]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \currentRdLineBuffer[0]_i_1__2 
       (.I0(\currentRdLineBuffer[0]_i_2__2_n_0 ),
        .I1(rdCounter_reg[9]),
        .I2(rdCounter_reg[8]),
        .I3(dir_to_nms_valid),
        .I4(rdCounter_reg[10]),
        .I5(currentRdLineBuffer[0]),
        .O(\currentRdLineBuffer[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \currentRdLineBuffer[0]_i_2__2 
       (.I0(rdCounter_reg[6]),
        .I1(\rdCounter[10]_i_2_n_0 ),
        .I2(rdCounter_reg[7]),
        .O(\currentRdLineBuffer[0]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentRdLineBuffer[1]_i_1__2 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer0),
        .I2(currentRdLineBuffer[1]),
        .O(\currentRdLineBuffer[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \currentRdLineBuffer[1]_i_2__2 
       (.I0(rdCounter_reg[10]),
        .I1(dir_to_nms_valid),
        .I2(rdCounter_reg[8]),
        .I3(rdCounter_reg[9]),
        .I4(\currentRdLineBuffer[0]_i_2__2_n_0 ),
        .O(currentRdLineBuffer0));
  FDRE \currentRdLineBuffer_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[0]_i_1__2_n_0 ),
        .Q(currentRdLineBuffer[0]),
        .R(SR));
  FDRE \currentRdLineBuffer_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[1]_i_1__2_n_0 ),
        .Q(currentRdLineBuffer[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[7]_i_2__1 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .O(rd_line_buffer_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_7 lB0
       (.E(dir_to_nms_valid),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_0 ),
        .data_from_sobel_valid(data_from_sobel_valid),
        .data_out01_out(data_out01_out),
        .\data_out[7]_i_16 (lB2_n_1),
        .\data_out[7]_i_16_0 (lB1_n_1),
        .\data_out[7]_i_16_1 (lB2_n_2),
        .\data_out[7]_i_16_2 (lB1_n_2),
        .\data_out[7]_i_5_0 (lB2_n_3),
        .\data_out[7]_i_5_1 (lB1_n_3),
        .\data_out[7]_i_5_2 (lB2_n_4),
        .\data_out[7]_i_5_3 (lB1_n_4),
        .\data_out[7]_i_5_4 (lB2_n_5),
        .\data_out[7]_i_5_5 (lB1_n_5),
        .\data_out_reg[0] (\data_out_reg[0] ),
        .\data_out_reg[7] (lB2_n_6),
        .\data_out_reg[7]_0 (lB1_n_6),
        .\data_out_reg[7]_i_6 (lB2_n_0),
        .\data_out_reg[7]_i_6_0 (lB1_n_0),
        .dir_from_sobel(dir_from_sobel),
        .mag_to_nms_valid(mag_to_nms_valid),
        .rd_line_buffer_reg(rd_line_buffer_reg_0),
        .rd_line_buffer_reg_0(E),
        .rd_line_buffer_reg_1(rd_line_buffer_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_8 lB1
       (.E(dir_to_nms_valid),
        .axi_clk(axi_clk),
        .axi_clk_0(lB1_n_0),
        .axi_clk_1(lB1_n_1),
        .axi_clk_2(lB1_n_2),
        .axi_clk_3(lB1_n_3),
        .axi_clk_4(lB1_n_4),
        .axi_clk_5(lB1_n_5),
        .axi_clk_6(lB1_n_6),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .dir_from_sobel(dir_from_sobel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_9 lB2
       (.E(dir_to_nms_valid),
        .axi_clk(axi_clk),
        .axi_clk_0(lB2_n_0),
        .axi_clk_1(lB2_n_1),
        .axi_clk_2(lB2_n_2),
        .axi_clk_3(lB2_n_3),
        .axi_clk_4(lB2_n_4),
        .axi_clk_5(lB2_n_5),
        .axi_clk_6(lB2_n_6),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .dir_from_sobel(dir_from_sobel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_10 lB3
       (.E(dir_to_nms_valid),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .data_out01_out(data_out01_out),
        .dir_from_sobel(dir_from_sobel));
  LUT1 #(
    .INIT(2'h1)) 
    \rdCounter[0]_i_1__2 
       (.I0(rdCounter_reg[0]),
        .O(p_0_in__3[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \rdCounter[10]_i_1__2 
       (.I0(rdCounter_reg[9]),
        .I1(rdCounter_reg[7]),
        .I2(\rdCounter[10]_i_2_n_0 ),
        .I3(rdCounter_reg[6]),
        .I4(rdCounter_reg[8]),
        .I5(rdCounter_reg[10]),
        .O(p_0_in__3[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdCounter[10]_i_2 
       (.I0(rdCounter_reg[4]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .I5(rdCounter_reg[5]),
        .O(\rdCounter[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[1]_i_1__2 
       (.I0(rdCounter_reg[0]),
        .I1(rdCounter_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdCounter[2]_i_1__2 
       (.I0(rdCounter_reg[1]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdCounter[3]_i_1__2 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .I3(rdCounter_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdCounter[4]_i_1__2 
       (.I0(rdCounter_reg[3]),
        .I1(rdCounter_reg[1]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[2]),
        .I4(rdCounter_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rdCounter[5]_i_1__2 
       (.I0(rdCounter_reg[4]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .I5(rdCounter_reg[5]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \rdCounter[6]_i_1__2 
       (.I0(\rdCounter[10]_i_2_n_0 ),
        .I1(rdCounter_reg[6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdCounter[7]_i_1__2 
       (.I0(rdCounter_reg[6]),
        .I1(\rdCounter[10]_i_2_n_0 ),
        .I2(rdCounter_reg[7]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdCounter[8]_i_1 
       (.I0(rdCounter_reg[7]),
        .I1(\rdCounter[10]_i_2_n_0 ),
        .I2(rdCounter_reg[6]),
        .I3(rdCounter_reg[8]),
        .O(p_0_in__3[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rdCounter[9]_i_1__2 
       (.I0(rdCounter_reg[8]),
        .I1(rdCounter_reg[6]),
        .I2(\rdCounter[10]_i_2_n_0 ),
        .I3(rdCounter_reg[7]),
        .I4(rdCounter_reg[9]),
        .O(p_0_in__3[9]));
  FDRE \rdCounter_reg[0] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[0]),
        .Q(rdCounter_reg[0]),
        .R(SR));
  FDRE \rdCounter_reg[10] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[10]),
        .Q(rdCounter_reg[10]),
        .R(SR));
  FDRE \rdCounter_reg[1] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[1]),
        .Q(rdCounter_reg[1]),
        .R(SR));
  FDRE \rdCounter_reg[2] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[2]),
        .Q(rdCounter_reg[2]),
        .R(SR));
  FDRE \rdCounter_reg[3] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[3]),
        .Q(rdCounter_reg[3]),
        .R(SR));
  FDRE \rdCounter_reg[4] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[4]),
        .Q(rdCounter_reg[4]),
        .R(SR));
  FDRE \rdCounter_reg[5] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[5]),
        .Q(rdCounter_reg[5]),
        .R(SR));
  FDRE \rdCounter_reg[6] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[6]),
        .Q(rdCounter_reg[6]),
        .R(SR));
  FDRE \rdCounter_reg[7] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[7]),
        .Q(rdCounter_reg[7]),
        .R(SR));
  FDRE \rdCounter_reg[8] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[8]),
        .Q(rdCounter_reg[8]),
        .R(SR));
  FDRE \rdCounter_reg[9] 
       (.C(axi_clk),
        .CE(dir_to_nms_valid),
        .D(p_0_in__3[9]),
        .Q(rdCounter_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h5C50505050505050)) 
    rd_line_buffer_i_1__2
       (.I0(currentRdLineBuffer0),
        .I1(totalPixelCounter_reg[11]),
        .I2(dir_to_nms_valid),
        .I3(totalPixelCounter_reg[10]),
        .I4(totalPixelCounter_reg[9]),
        .I5(totalPixelCounter_reg[8]),
        .O(rd_line_buffer_i_1__2_n_0));
  FDRE rd_line_buffer_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(rd_line_buffer_i_1__2_n_0),
        .Q(dir_to_nms_valid),
        .R(SR));
  LUT3 #(
    .INIT(8'hD2)) 
    \totalPixelCounter[0]_i_10 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[0] ),
        .O(\totalPixelCounter[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \totalPixelCounter[0]_i_1__3 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\totalPixelCounter_reg[11]_1 ),
        .O(rd_line_buffer_reg_3));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[0]_i_3__2 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[0]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[0]_i_4__2 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[0]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \totalPixelCounter[0]_i_4__3 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\totalPixelCounter_reg[11]_1 ),
        .O(DI));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[0]_i_5 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[0]_i_6 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[0]_i_7 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[3] ),
        .O(\totalPixelCounter[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[0]_i_8__2 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[2] ),
        .O(\totalPixelCounter[0]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[0]_i_9 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[1] ),
        .O(\totalPixelCounter[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[4]_i_2 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[4]_i_3 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[4]_i_4 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[4]_i_5 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[4]_i_6 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[7] ),
        .O(\totalPixelCounter[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[4]_i_7 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[6] ),
        .O(\totalPixelCounter[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[4]_i_8 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[5] ),
        .O(\totalPixelCounter[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[4]_i_9 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(\totalPixelCounter_reg_n_0_[4] ),
        .O(\totalPixelCounter[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[8]_i_2 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[8]_i_3 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \totalPixelCounter[8]_i_4 
       (.I0(dir_to_nms_valid),
        .I1(data_from_sobel_valid),
        .O(\totalPixelCounter[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[8]_i_5 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(totalPixelCounter_reg[11]),
        .O(\totalPixelCounter[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[8]_i_6 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(totalPixelCounter_reg[10]),
        .O(\totalPixelCounter[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[8]_i_7 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \totalPixelCounter[8]_i_8 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .I2(totalPixelCounter_reg[8]),
        .O(\totalPixelCounter[8]_i_8_n_0 ));
  FDRE \totalPixelCounter_reg[0] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__2_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[0] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\totalPixelCounter_reg[0]_i_2__2_n_0 ,\totalPixelCounter_reg[0]_i_2__2_n_1 ,\totalPixelCounter_reg[0]_i_2__2_n_2 ,\totalPixelCounter_reg[0]_i_2__2_n_3 }),
        .CYINIT(\totalPixelCounter[0]_i_3__2_n_0 ),
        .DI({\totalPixelCounter[0]_i_4__2_n_0 ,\totalPixelCounter[0]_i_5_n_0 ,\totalPixelCounter[0]_i_6_n_0 ,\totalPixelCounter_reg_n_0_[0] }),
        .O({\totalPixelCounter_reg[0]_i_2__2_n_4 ,\totalPixelCounter_reg[0]_i_2__2_n_5 ,\totalPixelCounter_reg[0]_i_2__2_n_6 ,\totalPixelCounter_reg[0]_i_2__2_n_7 }),
        .S({\totalPixelCounter[0]_i_7_n_0 ,\totalPixelCounter[0]_i_8__2_n_0 ,\totalPixelCounter[0]_i_9_n_0 ,\totalPixelCounter[0]_i_10_n_0 }));
  FDRE \totalPixelCounter_reg[10] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__2_n_5 ),
        .Q(totalPixelCounter_reg[10]),
        .R(SR));
  FDRE \totalPixelCounter_reg[11] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__2_n_4 ),
        .Q(totalPixelCounter_reg[11]),
        .R(SR));
  FDRE \totalPixelCounter_reg[1] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__2_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[1] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[2] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__2_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[2] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[3] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__2_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[3] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[4] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__2_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[4] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[4]_i_1__2 
       (.CI(\totalPixelCounter_reg[0]_i_2__2_n_0 ),
        .CO({\totalPixelCounter_reg[4]_i_1__2_n_0 ,\totalPixelCounter_reg[4]_i_1__2_n_1 ,\totalPixelCounter_reg[4]_i_1__2_n_2 ,\totalPixelCounter_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\totalPixelCounter[4]_i_2_n_0 ,\totalPixelCounter[4]_i_3_n_0 ,\totalPixelCounter[4]_i_4_n_0 ,\totalPixelCounter[4]_i_5_n_0 }),
        .O({\totalPixelCounter_reg[4]_i_1__2_n_4 ,\totalPixelCounter_reg[4]_i_1__2_n_5 ,\totalPixelCounter_reg[4]_i_1__2_n_6 ,\totalPixelCounter_reg[4]_i_1__2_n_7 }),
        .S({\totalPixelCounter[4]_i_6_n_0 ,\totalPixelCounter[4]_i_7_n_0 ,\totalPixelCounter[4]_i_8_n_0 ,\totalPixelCounter[4]_i_9_n_0 }));
  FDRE \totalPixelCounter_reg[5] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__2_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[5] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[6] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__2_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[6] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[7] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__2_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[7] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[8] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__2_n_7 ),
        .Q(totalPixelCounter_reg[8]),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[8]_i_1__2 
       (.CI(\totalPixelCounter_reg[4]_i_1__2_n_0 ),
        .CO({\NLW_totalPixelCounter_reg[8]_i_1__2_CO_UNCONNECTED [3],\totalPixelCounter_reg[8]_i_1__2_n_1 ,\totalPixelCounter_reg[8]_i_1__2_n_2 ,\totalPixelCounter_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\totalPixelCounter[8]_i_2_n_0 ,\totalPixelCounter[8]_i_3_n_0 ,\totalPixelCounter[8]_i_4_n_0 }),
        .O({\totalPixelCounter_reg[8]_i_1__2_n_4 ,\totalPixelCounter_reg[8]_i_1__2_n_5 ,\totalPixelCounter_reg[8]_i_1__2_n_6 ,\totalPixelCounter_reg[8]_i_1__2_n_7 }),
        .S({\totalPixelCounter[8]_i_5_n_0 ,\totalPixelCounter[8]_i_6_n_0 ,\totalPixelCounter[8]_i_7_n_0 ,\totalPixelCounter[8]_i_8_n_0 }));
  FDRE \totalPixelCounter_reg[9] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__2_n_6 ),
        .Q(totalPixelCounter_reg[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "imageControl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_3
   (SR,
    E,
    pixel_counter_reg_2_sp_1,
    tlast,
    m_axi_data,
    O,
    \pixel_counter_reg[2]_0 ,
    \pixel_counter_reg[2]_1 ,
    \pixel_counter_reg[2]_2 ,
    \pixel_counter_reg[2]_3 ,
    \pixel_counter_reg[2]_4 ,
    \data_out[7]_i_5__0 ,
    \totalPixelCounter_reg[11]_0 ,
    axi_clk,
    axi_reset_n,
    mag_to_nms_valid,
    dir_to_nms_valid,
    pixel_counter_reg,
    pixel_counter_reg_0_sp_1,
    i_data_ready,
    data_from_et,
    S,
    DI,
    data_out,
    \writePointer_reg[0] );
  output [0:0]SR;
  output [0:0]E;
  output pixel_counter_reg_2_sp_1;
  output tlast;
  output [0:0]m_axi_data;
  output [3:0]O;
  output [3:0]\pixel_counter_reg[2]_0 ;
  output [3:0]\pixel_counter_reg[2]_1 ;
  output [3:0]\pixel_counter_reg[2]_2 ;
  output [3:0]\pixel_counter_reg[2]_3 ;
  output [0:0]\pixel_counter_reg[2]_4 ;
  output \data_out[7]_i_5__0 ;
  input \totalPixelCounter_reg[11]_0 ;
  input axi_clk;
  input axi_reset_n;
  input mag_to_nms_valid;
  input dir_to_nms_valid;
  input [20:0]pixel_counter_reg;
  input pixel_counter_reg_0_sp_1;
  input i_data_ready;
  input [0:0]data_from_et;
  input [0:0]S;
  input [0:0]DI;
  input [7:0]data_out;
  input [0:0]\writePointer_reg[0] ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire currentRdLineBuffer0;
  wire \currentRdLineBuffer[0]_i_1__3_n_0 ;
  wire \currentRdLineBuffer[0]_i_2__3_n_0 ;
  wire \currentRdLineBuffer[1]_i_1__3_n_0 ;
  wire [0:0]data_from_et;
  wire [7:0]data_out;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire \data_out[7]_i_5__0 ;
  wire [69:0]data_to_et;
  wire dir_to_nms_valid;
  wire i_data_ready;
  wire lB0_n_1;
  wire lB0_n_10;
  wire lB0_n_11;
  wire lB0_n_12;
  wire lB0_n_13;
  wire lB0_n_14;
  wire lB0_n_15;
  wire lB0_n_16;
  wire lB0_n_17;
  wire lB0_n_18;
  wire lB0_n_19;
  wire lB0_n_2;
  wire lB0_n_20;
  wire lB0_n_21;
  wire lB0_n_22;
  wire lB0_n_23;
  wire lB0_n_24;
  wire lB0_n_25;
  wire lB0_n_26;
  wire lB0_n_3;
  wire lB0_n_4;
  wire lB0_n_5;
  wire lB0_n_6;
  wire lB0_n_7;
  wire lB0_n_8;
  wire lB0_n_9;
  wire lB1_n_10;
  wire lB1_n_11;
  wire lB1_n_12;
  wire lB1_n_13;
  wire lB1_n_14;
  wire lB1_n_15;
  wire lB1_n_16;
  wire lB1_n_17;
  wire lB1_n_18;
  wire lB1_n_19;
  wire lB1_n_20;
  wire lB1_n_21;
  wire lB1_n_22;
  wire lB1_n_23;
  wire lB1_n_24;
  wire lB1_n_25;
  wire lB1_n_26;
  wire lB1_n_27;
  wire lB1_n_28;
  wire lB1_n_3;
  wire lB1_n_4;
  wire lB1_n_5;
  wire lB1_n_6;
  wire lB1_n_7;
  wire lB1_n_8;
  wire lB1_n_9;
  wire lB2_n_10;
  wire lB2_n_11;
  wire lB2_n_12;
  wire lB2_n_13;
  wire lB2_n_14;
  wire lB2_n_15;
  wire lB2_n_16;
  wire lB2_n_17;
  wire lB2_n_18;
  wire lB2_n_19;
  wire lB2_n_20;
  wire lB2_n_21;
  wire lB2_n_22;
  wire lB2_n_23;
  wire lB2_n_24;
  wire lB2_n_26;
  wire lB2_n_27;
  wire lB2_n_3;
  wire lB2_n_4;
  wire lB2_n_5;
  wire lB2_n_6;
  wire lB2_n_7;
  wire lB2_n_8;
  wire lB2_n_9;
  wire [0:0]m_axi_data;
  wire mag_to_nms_valid;
  wire [10:0]p_0_in__3;
  wire \pixel_counter[0]_i_3_n_0 ;
  wire \pixel_counter[0]_i_4_n_0 ;
  wire \pixel_counter[0]_i_5_n_0 ;
  wire \pixel_counter[0]_i_6_n_0 ;
  wire \pixel_counter[12]_i_2_n_0 ;
  wire \pixel_counter[12]_i_3_n_0 ;
  wire \pixel_counter[12]_i_4_n_0 ;
  wire \pixel_counter[12]_i_5_n_0 ;
  wire \pixel_counter[16]_i_2_n_0 ;
  wire \pixel_counter[16]_i_3_n_0 ;
  wire \pixel_counter[16]_i_4_n_0 ;
  wire \pixel_counter[16]_i_5_n_0 ;
  wire \pixel_counter[20]_i_2_n_0 ;
  wire \pixel_counter[4]_i_2_n_0 ;
  wire \pixel_counter[4]_i_3_n_0 ;
  wire \pixel_counter[4]_i_4_n_0 ;
  wire \pixel_counter[4]_i_5_n_0 ;
  wire \pixel_counter[8]_i_2_n_0 ;
  wire \pixel_counter[8]_i_3_n_0 ;
  wire \pixel_counter[8]_i_4_n_0 ;
  wire \pixel_counter[8]_i_5_n_0 ;
  wire [20:0]pixel_counter_reg;
  wire \pixel_counter_reg[0]_i_2_n_0 ;
  wire \pixel_counter_reg[0]_i_2_n_1 ;
  wire \pixel_counter_reg[0]_i_2_n_2 ;
  wire \pixel_counter_reg[0]_i_2_n_3 ;
  wire \pixel_counter_reg[12]_i_1_n_0 ;
  wire \pixel_counter_reg[12]_i_1_n_1 ;
  wire \pixel_counter_reg[12]_i_1_n_2 ;
  wire \pixel_counter_reg[12]_i_1_n_3 ;
  wire \pixel_counter_reg[16]_i_1_n_0 ;
  wire \pixel_counter_reg[16]_i_1_n_1 ;
  wire \pixel_counter_reg[16]_i_1_n_2 ;
  wire \pixel_counter_reg[16]_i_1_n_3 ;
  wire [3:0]\pixel_counter_reg[2]_0 ;
  wire [3:0]\pixel_counter_reg[2]_1 ;
  wire [3:0]\pixel_counter_reg[2]_2 ;
  wire [3:0]\pixel_counter_reg[2]_3 ;
  wire [0:0]\pixel_counter_reg[2]_4 ;
  wire \pixel_counter_reg[4]_i_1_n_0 ;
  wire \pixel_counter_reg[4]_i_1_n_1 ;
  wire \pixel_counter_reg[4]_i_1_n_2 ;
  wire \pixel_counter_reg[4]_i_1_n_3 ;
  wire \pixel_counter_reg[8]_i_1_n_0 ;
  wire \pixel_counter_reg[8]_i_1_n_1 ;
  wire \pixel_counter_reg[8]_i_1_n_2 ;
  wire \pixel_counter_reg[8]_i_1_n_3 ;
  wire pixel_counter_reg_0_sn_1;
  wire pixel_counter_reg_2_sn_1;
  wire \rdCounter[8]_i_1__3_n_0 ;
  wire \rdCounter[8]_i_2__2_n_0 ;
  wire [10:0]rdCounter_reg;
  wire rd_line_buffer_i_2_n_0;
  wire tlast;
  wire tlast_INST_0_i_1_n_0;
  wire tlast_INST_0_i_3_n_0;
  wire \totalPixelCounter[0]_i_3__3_n_0 ;
  wire \totalPixelCounter[0]_i_5__3_n_0 ;
  wire \totalPixelCounter[0]_i_6__3_n_0 ;
  wire \totalPixelCounter[0]_i_7__3_n_0 ;
  wire \totalPixelCounter[0]_i_8__3_n_0 ;
  wire \totalPixelCounter[4]_i_2__3_n_0 ;
  wire \totalPixelCounter[4]_i_3__3_n_0 ;
  wire \totalPixelCounter[4]_i_4__3_n_0 ;
  wire \totalPixelCounter[4]_i_5__3_n_0 ;
  wire \totalPixelCounter[8]_i_2__3_n_0 ;
  wire \totalPixelCounter[8]_i_3__3_n_0 ;
  wire \totalPixelCounter[8]_i_4__3_n_0 ;
  wire \totalPixelCounter[8]_i_5__3_n_0 ;
  wire [11:8]totalPixelCounter_reg;
  wire \totalPixelCounter_reg[0]_i_2__3_n_0 ;
  wire \totalPixelCounter_reg[0]_i_2__3_n_1 ;
  wire \totalPixelCounter_reg[0]_i_2__3_n_2 ;
  wire \totalPixelCounter_reg[0]_i_2__3_n_3 ;
  wire \totalPixelCounter_reg[0]_i_2__3_n_4 ;
  wire \totalPixelCounter_reg[0]_i_2__3_n_5 ;
  wire \totalPixelCounter_reg[0]_i_2__3_n_6 ;
  wire \totalPixelCounter_reg[0]_i_2__3_n_7 ;
  wire \totalPixelCounter_reg[11]_0 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_0 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_1 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_2 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_3 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_4 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_5 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_6 ;
  wire \totalPixelCounter_reg[4]_i_1__3_n_7 ;
  wire \totalPixelCounter_reg[8]_i_1__3_n_1 ;
  wire \totalPixelCounter_reg[8]_i_1__3_n_2 ;
  wire \totalPixelCounter_reg[8]_i_1__3_n_3 ;
  wire \totalPixelCounter_reg[8]_i_1__3_n_4 ;
  wire \totalPixelCounter_reg[8]_i_1__3_n_5 ;
  wire \totalPixelCounter_reg[8]_i_1__3_n_6 ;
  wire \totalPixelCounter_reg[8]_i_1__3_n_7 ;
  wire \totalPixelCounter_reg_n_0_[0] ;
  wire \totalPixelCounter_reg_n_0_[1] ;
  wire \totalPixelCounter_reg_n_0_[2] ;
  wire \totalPixelCounter_reg_n_0_[3] ;
  wire \totalPixelCounter_reg_n_0_[4] ;
  wire \totalPixelCounter_reg_n_0_[5] ;
  wire \totalPixelCounter_reg_n_0_[6] ;
  wire \totalPixelCounter_reg_n_0_[7] ;
  wire [0:0]\writePointer_reg[0] ;
  wire [3:0]\NLW_pixel_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_pixel_counter_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_totalPixelCounter_reg[8]_i_1__3_CO_UNCONNECTED ;

  assign pixel_counter_reg_0_sn_1 = pixel_counter_reg_0_sp_1;
  assign pixel_counter_reg_2_sp_1 = pixel_counter_reg_2_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    \currentRdLineBuffer[0]_i_1__3 
       (.I0(rdCounter_reg[10]),
        .I1(rdCounter_reg[9]),
        .I2(E),
        .I3(rdCounter_reg[8]),
        .I4(\currentRdLineBuffer[0]_i_2__3_n_0 ),
        .I5(currentRdLineBuffer[0]),
        .O(\currentRdLineBuffer[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \currentRdLineBuffer[0]_i_2__3 
       (.I0(\rdCounter[8]_i_2__2_n_0 ),
        .I1(rdCounter_reg[6]),
        .I2(rdCounter_reg[7]),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[5]),
        .O(\currentRdLineBuffer[0]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentRdLineBuffer[1]_i_1__3 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer0),
        .I2(currentRdLineBuffer[1]),
        .O(\currentRdLineBuffer[1]_i_1__3_n_0 ));
  FDRE \currentRdLineBuffer_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[0]_i_1__3_n_0 ),
        .Q(currentRdLineBuffer[0]),
        .R(SR));
  FDRE \currentRdLineBuffer_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[1]_i_1__3_n_0 ),
        .Q(currentRdLineBuffer[1]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer lB0
       (.axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (data_to_et[17]),
        .\currentRdLineBuffer_reg[1]_0 (lB0_n_22),
        .\currentRdLineBuffer_reg[1]_1 (lB0_n_23),
        .data_out(data_out),
        .data_out0(data_out0[7:1]),
        .data_out01_out(data_out01_out[7:1]),
        .data_out03_out(data_out03_out[7:1]),
        .\data_out[7]_i_12__0_0 (lB1_n_13),
        .\data_out[7]_i_12__0_1 (lB2_n_19),
        .\data_out[7]_i_12__0_10 (lB1_n_17),
        .\data_out[7]_i_12__0_11 (lB2_n_24),
        .\data_out[7]_i_12__0_2 (lB1_n_14),
        .\data_out[7]_i_12__0_3 (lB2_n_20),
        .\data_out[7]_i_12__0_4 (lB1_n_15),
        .\data_out[7]_i_12__0_5 (lB2_n_21),
        .\data_out[7]_i_12__0_6 (lB1_n_28),
        .\data_out[7]_i_12__0_7 (lB2_n_22),
        .\data_out[7]_i_12__0_8 (lB1_n_16),
        .\data_out[7]_i_12__0_9 (lB2_n_23),
        .\data_out[7]_i_15__0_0 (lB1_n_22),
        .\data_out[7]_i_15__0_1 (lB2_n_12),
        .\data_out[7]_i_15__0_10 (lB1_n_27),
        .\data_out[7]_i_15__0_11 (lB2_n_16),
        .\data_out[7]_i_15__0_2 (lB1_n_23),
        .\data_out[7]_i_15__0_3 (lB2_n_13),
        .\data_out[7]_i_15__0_4 (lB1_n_24),
        .\data_out[7]_i_15__0_5 (lB2_n_14),
        .\data_out[7]_i_15__0_6 (lB1_n_25),
        .\data_out[7]_i_15__0_7 (lB2_n_27),
        .\data_out[7]_i_15__0_8 (lB1_n_26),
        .\data_out[7]_i_15__0_9 (lB2_n_15),
        .\data_out[7]_i_2__0 (lB1_n_4),
        .\data_out[7]_i_2__0_0 (lB2_n_4),
        .\data_out[7]_i_3__1_0 (lB1_n_21),
        .\data_out[7]_i_3__1_1 (lB2_n_11),
        .\data_out[7]_i_3__1_2 (lB1_n_12),
        .\data_out[7]_i_3__1_3 (lB2_n_18),
        .\data_out[7]_i_6_0 (lB1_n_5),
        .\data_out[7]_i_6_1 (lB2_n_5),
        .\data_out[7]_i_6_10 (lB1_n_9),
        .\data_out[7]_i_6_11 (lB2_n_10),
        .\data_out[7]_i_6_2 (lB1_n_6),
        .\data_out[7]_i_6_3 (lB2_n_6),
        .\data_out[7]_i_6_4 (lB1_n_7),
        .\data_out[7]_i_6_5 (lB2_n_7),
        .\data_out[7]_i_6_6 (lB1_n_20),
        .\data_out[7]_i_6_7 (lB2_n_8),
        .\data_out[7]_i_6_8 (lB1_n_8),
        .\data_out[7]_i_6_9 (lB2_n_9),
        .\data_out_reg[7] ({data_to_et[8],data_to_et[0]}),
        .dir_to_nms_valid(dir_to_nms_valid),
        .mag_to_nms_valid(mag_to_nms_valid),
        .\readPointer_reg[5]_0 (E),
        .\readPointer_reg[6]_0 (lB0_n_8),
        .\readPointer_reg[6]_1 (lB0_n_9),
        .\readPointer_reg[6]_2 (lB0_n_10),
        .\readPointer_reg[6]_3 (lB0_n_11),
        .\readPointer_reg[6]_4 (lB0_n_12),
        .\readPointer_reg[6]_5 (lB0_n_13),
        .\readPointer_reg[6]_6 (lB0_n_14),
        .\readPointer_reg[8]_0 (lB0_n_1),
        .\readPointer_reg[8]_1 (lB0_n_2),
        .\readPointer_reg[8]_10 (lB0_n_18),
        .\readPointer_reg[8]_11 (lB0_n_19),
        .\readPointer_reg[8]_12 (lB0_n_20),
        .\readPointer_reg[8]_13 (lB0_n_21),
        .\readPointer_reg[8]_14 (lB0_n_24),
        .\readPointer_reg[8]_15 (lB0_n_25),
        .\readPointer_reg[8]_16 (lB0_n_26),
        .\readPointer_reg[8]_2 (lB0_n_3),
        .\readPointer_reg[8]_3 (lB0_n_4),
        .\readPointer_reg[8]_4 (lB0_n_5),
        .\readPointer_reg[8]_5 (lB0_n_6),
        .\readPointer_reg[8]_6 (lB0_n_7),
        .\readPointer_reg[8]_7 (lB0_n_15),
        .\readPointer_reg[8]_8 (lB0_n_16),
        .\readPointer_reg[8]_9 (lB0_n_17),
        .\writePointer_reg[0]_0 (\writePointer_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_4 lB1
       (.axi_clk(axi_clk),
        .axi_clk_0(lB1_n_3),
        .axi_clk_1(lB1_n_4),
        .axi_clk_10(lB1_n_13),
        .axi_clk_11(lB1_n_14),
        .axi_clk_12(lB1_n_15),
        .axi_clk_13(lB1_n_16),
        .axi_clk_14(lB1_n_17),
        .axi_clk_15(lB1_n_20),
        .axi_clk_16(lB1_n_21),
        .axi_clk_17(lB1_n_22),
        .axi_clk_18(lB1_n_23),
        .axi_clk_19(lB1_n_24),
        .axi_clk_2(lB1_n_5),
        .axi_clk_20(lB1_n_25),
        .axi_clk_21(lB1_n_26),
        .axi_clk_22(lB1_n_27),
        .axi_clk_23(lB1_n_28),
        .axi_clk_3(lB1_n_6),
        .axi_clk_4(lB1_n_7),
        .axi_clk_5(lB1_n_8),
        .axi_clk_6(lB1_n_9),
        .axi_clk_7(lB1_n_10),
        .axi_clk_8(lB1_n_11),
        .axi_clk_9(lB1_n_12),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] ({data_to_et[41],data_to_et[8],data_to_et[0]}),
        .\currentRdLineBuffer_reg[1]_0 (lB1_n_18),
        .\currentRdLineBuffer_reg[1]_1 (lB1_n_19),
        .data_out(data_out),
        .data_out0({data_out0[7:6],data_out0[4:0]}),
        .data_out01_out(data_out01_out[0]),
        .data_out03_out({data_out03_out[7:6],data_out03_out[4:0]}),
        .\data_out[7]_i_24_0 (lB2_n_5),
        .\data_out[7]_i_24_1 (lB0_n_2),
        .\data_out[7]_i_24_2 (lB2_n_6),
        .\data_out[7]_i_24_3 (lB0_n_3),
        .\data_out[7]_i_24_4 (lB2_n_7),
        .\data_out[7]_i_24_5 (lB0_n_4),
        .\data_out[7]_i_24_6 (lB2_n_9),
        .\data_out[7]_i_24_7 (lB0_n_6),
        .\data_out[7]_i_24_8 (lB2_n_10),
        .\data_out[7]_i_24_9 (lB0_n_7),
        .\data_out[7]_i_2__0_0 (lB2_n_3),
        .\data_out[7]_i_2__0_1 (lB0_n_24),
        .\data_out[7]_i_2__0_2 (lB2_n_18),
        .\data_out[7]_i_2__0_3 (lB0_n_15),
        .\data_out[7]_i_3__1 (lB2_n_26),
        .\data_out[7]_i_3__1_0 (lB0_n_25),
        .\data_out[7]_i_3__1_1 (lB2_n_17),
        .\data_out[7]_i_3__1_2 (lB0_n_26),
        .\data_out[7]_i_5__0 ({data_to_et[45],data_to_et[29],data_to_et[24],data_to_et[17]}),
        .\data_out[7]_i_5__0_0 (lB2_n_4),
        .\data_out[7]_i_5__0_1 (lB0_n_1),
        .\data_out[7]_i_9__0_0 (lB2_n_19),
        .\data_out[7]_i_9__0_1 (lB0_n_16),
        .\data_out[7]_i_9__0_2 (lB2_n_20),
        .\data_out[7]_i_9__0_3 (lB0_n_17),
        .\data_out[7]_i_9__0_4 (lB2_n_21),
        .\data_out[7]_i_9__0_5 (lB0_n_18),
        .\data_out[7]_i_9__0_6 (lB2_n_23),
        .\data_out[7]_i_9__0_7 (lB0_n_20),
        .\data_out[7]_i_9__0_8 (lB2_n_24),
        .\data_out[7]_i_9__0_9 (lB0_n_21),
        .\data_out_reg[7] (lB0_n_22),
        .\readPointer_reg[0]_0 (E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_5 lB2
       (.axi_clk(axi_clk),
        .axi_clk_0(lB2_n_3),
        .axi_clk_1(lB2_n_4),
        .axi_clk_10(lB2_n_13),
        .axi_clk_11(lB2_n_14),
        .axi_clk_12(lB2_n_15),
        .axi_clk_13(lB2_n_16),
        .axi_clk_14(lB2_n_17),
        .axi_clk_15(lB2_n_18),
        .axi_clk_16(lB2_n_19),
        .axi_clk_17(lB2_n_20),
        .axi_clk_18(lB2_n_21),
        .axi_clk_19(lB2_n_22),
        .axi_clk_2(lB2_n_5),
        .axi_clk_20(lB2_n_23),
        .axi_clk_21(lB2_n_24),
        .axi_clk_22(lB2_n_26),
        .axi_clk_23(lB2_n_27),
        .axi_clk_3(lB2_n_6),
        .axi_clk_4(lB2_n_7),
        .axi_clk_5(lB2_n_8),
        .axi_clk_6(lB2_n_9),
        .axi_clk_7(lB2_n_10),
        .axi_clk_8(lB2_n_11),
        .axi_clk_9(lB2_n_12),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] ({data_to_et[45],data_to_et[29],data_to_et[24]}),
        .data_out(data_out),
        .data_out0(data_out0),
        .data_out01_out({data_out01_out[7:6],data_out01_out[4:1]}),
        .data_out03_out(data_out03_out),
        .\data_out[7]_i_18__0_0 (lB0_n_9),
        .\data_out[7]_i_18__0_1 (lB1_n_22),
        .\data_out[7]_i_18__0_2 (lB1_n_23),
        .\data_out[7]_i_18__0_3 (lB0_n_10),
        .\data_out[7]_i_18__0_4 (lB0_n_11),
        .\data_out[7]_i_18__0_5 (lB1_n_24),
        .\data_out[7]_i_18__0_6 (lB0_n_13),
        .\data_out[7]_i_18__0_7 (lB1_n_26),
        .\data_out[7]_i_18__0_8 (lB1_n_27),
        .\data_out[7]_i_18__0_9 (lB0_n_14),
        .\data_out[7]_i_21_0 (lB0_n_2),
        .\data_out[7]_i_21_1 (lB1_n_5),
        .\data_out[7]_i_21_2 (lB1_n_6),
        .\data_out[7]_i_21_3 (lB0_n_3),
        .\data_out[7]_i_21_4 (lB0_n_4),
        .\data_out[7]_i_21_5 (lB1_n_7),
        .\data_out[7]_i_21_6 (lB0_n_6),
        .\data_out[7]_i_21_7 (lB1_n_8),
        .\data_out[7]_i_21_8 (lB1_n_9),
        .\data_out[7]_i_21_9 (lB0_n_7),
        .\data_out[7]_i_24 (lB0_n_5),
        .\data_out[7]_i_24_0 (lB1_n_20),
        .\data_out[7]_i_27_0 (lB0_n_16),
        .\data_out[7]_i_27_1 (lB1_n_13),
        .\data_out[7]_i_27_2 (lB1_n_14),
        .\data_out[7]_i_27_3 (lB0_n_17),
        .\data_out[7]_i_27_4 (lB0_n_18),
        .\data_out[7]_i_27_5 (lB1_n_15),
        .\data_out[7]_i_27_6 (lB0_n_20),
        .\data_out[7]_i_27_7 (lB1_n_16),
        .\data_out[7]_i_27_8 (lB1_n_17),
        .\data_out[7]_i_27_9 (lB0_n_21),
        .\data_out[7]_i_2__0 (lB1_n_11),
        .\data_out[7]_i_2__0_0 (lB0_n_26),
        .\data_out[7]_i_4__0_0 ({data_to_et[69],data_to_et[64],data_to_et[61],data_to_et[56],data_to_et[53],data_to_et[48],data_to_et[41]}),
        .\data_out[7]_i_4__0_1 (lB0_n_1),
        .\data_out[7]_i_4__0_2 (lB1_n_4),
        .\data_out[7]_i_4__0_3 (lB0_n_8),
        .\data_out[7]_i_4__0_4 (lB1_n_21),
        .\data_out[7]_i_5__0_0 (\data_out[7]_i_5__0 ),
        .\data_out[7]_i_5__0_1 (lB1_n_3),
        .\data_out[7]_i_5__0_2 (lB0_n_24),
        .\data_out[7]_i_5__0_3 (lB0_n_15),
        .\data_out[7]_i_5__0_4 (lB1_n_12),
        .\data_out[7]_i_9__0 (lB0_n_19),
        .\data_out[7]_i_9__0_0 (lB1_n_28),
        .\data_out_reg[7] (lB1_n_18),
        .\data_out_reg[7]_0 (lB0_n_23),
        .\data_out_reg[7]_1 (lB1_n_19),
        .\readPointer_reg[0]_0 (E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_6 lB3
       (.axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] ({data_to_et[69],data_to_et[64],data_to_et[61],data_to_et[56],data_to_et[53],data_to_et[48]}),
        .data_out(data_out),
        .data_out0(data_out0),
        .data_out01_out(data_out01_out),
        .data_out03_out(data_out03_out),
        .\data_out[7]_i_18__0 (lB0_n_12),
        .\data_out[7]_i_18__0_0 (lB2_n_27),
        .\data_out[7]_i_18__0_1 (lB1_n_25),
        .\data_out[7]_i_21 (lB0_n_5),
        .\data_out[7]_i_21_0 (lB2_n_8),
        .\data_out[7]_i_21_1 (lB1_n_20),
        .\data_out[7]_i_27 (lB0_n_19),
        .\data_out[7]_i_27_0 (lB2_n_22),
        .\data_out[7]_i_27_1 (lB1_n_28),
        .\data_out[7]_i_4__0 (lB0_n_24),
        .\data_out[7]_i_4__0_0 (lB2_n_3),
        .\data_out[7]_i_4__0_1 (lB1_n_3),
        .\data_out[7]_i_4__0_2 (lB0_n_25),
        .\data_out[7]_i_4__0_3 (lB2_n_26),
        .\data_out[7]_i_4__0_4 (lB1_n_10),
        .\data_out[7]_i_5__0 (lB0_n_26),
        .\data_out[7]_i_5__0_0 (lB2_n_17),
        .\data_out[7]_i_5__0_1 (lB1_n_11),
        .\readPointer_reg[0]_0 (E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_data[0]_INST_0 
       (.I0(E),
        .I1(data_from_et),
        .O(m_axi_data));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \pixel_counter[0]_i_1 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(E),
        .O(pixel_counter_reg_2_sn_1));
  LUT5 #(
    .INIT(32'h7F00FF00)) 
    \pixel_counter[0]_i_3 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .O(\pixel_counter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[0]_i_4 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[3]),
        .O(\pixel_counter[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4CCCCCCC)) 
    \pixel_counter[0]_i_5 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .O(\pixel_counter[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h70F0F0F0)) 
    \pixel_counter[0]_i_6 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .O(\pixel_counter[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[12]_i_2 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[15]),
        .O(\pixel_counter[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[12]_i_3 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[14]),
        .O(\pixel_counter[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[12]_i_4 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[13]),
        .O(\pixel_counter[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[12]_i_5 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[12]),
        .O(\pixel_counter[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[16]_i_2 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[19]),
        .O(\pixel_counter[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[16]_i_3 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[18]),
        .O(\pixel_counter[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[16]_i_4 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[17]),
        .O(\pixel_counter[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[16]_i_5 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[16]),
        .O(\pixel_counter[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[20]_i_2 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[20]),
        .O(\pixel_counter[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[4]_i_2 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[7]),
        .O(\pixel_counter[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[4]_i_3 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[6]),
        .O(\pixel_counter[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[4]_i_4 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[5]),
        .O(\pixel_counter[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[4]_i_5 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[4]),
        .O(\pixel_counter[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[8]_i_2 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[11]),
        .O(\pixel_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[8]_i_3 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[10]),
        .O(\pixel_counter[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[8]_i_4 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[9]),
        .O(\pixel_counter[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \pixel_counter[8]_i_5 
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(pixel_counter_reg[8]),
        .O(\pixel_counter[8]_i_5_n_0 ));
  CARRY4 \pixel_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[0]_i_2_n_0 ,\pixel_counter_reg[0]_i_2_n_1 ,\pixel_counter_reg[0]_i_2_n_2 ,\pixel_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\pixel_counter[0]_i_3_n_0 }),
        .O(O),
        .S({\pixel_counter[0]_i_4_n_0 ,\pixel_counter[0]_i_5_n_0 ,\pixel_counter[0]_i_6_n_0 ,S}));
  CARRY4 \pixel_counter_reg[12]_i_1 
       (.CI(\pixel_counter_reg[8]_i_1_n_0 ),
        .CO({\pixel_counter_reg[12]_i_1_n_0 ,\pixel_counter_reg[12]_i_1_n_1 ,\pixel_counter_reg[12]_i_1_n_2 ,\pixel_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pixel_counter_reg[2]_2 ),
        .S({\pixel_counter[12]_i_2_n_0 ,\pixel_counter[12]_i_3_n_0 ,\pixel_counter[12]_i_4_n_0 ,\pixel_counter[12]_i_5_n_0 }));
  CARRY4 \pixel_counter_reg[16]_i_1 
       (.CI(\pixel_counter_reg[12]_i_1_n_0 ),
        .CO({\pixel_counter_reg[16]_i_1_n_0 ,\pixel_counter_reg[16]_i_1_n_1 ,\pixel_counter_reg[16]_i_1_n_2 ,\pixel_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pixel_counter_reg[2]_3 ),
        .S({\pixel_counter[16]_i_2_n_0 ,\pixel_counter[16]_i_3_n_0 ,\pixel_counter[16]_i_4_n_0 ,\pixel_counter[16]_i_5_n_0 }));
  CARRY4 \pixel_counter_reg[20]_i_1 
       (.CI(\pixel_counter_reg[16]_i_1_n_0 ),
        .CO(\NLW_pixel_counter_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pixel_counter_reg[20]_i_1_O_UNCONNECTED [3:1],\pixel_counter_reg[2]_4 }),
        .S({1'b0,1'b0,1'b0,\pixel_counter[20]_i_2_n_0 }));
  CARRY4 \pixel_counter_reg[4]_i_1 
       (.CI(\pixel_counter_reg[0]_i_2_n_0 ),
        .CO({\pixel_counter_reg[4]_i_1_n_0 ,\pixel_counter_reg[4]_i_1_n_1 ,\pixel_counter_reg[4]_i_1_n_2 ,\pixel_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pixel_counter_reg[2]_0 ),
        .S({\pixel_counter[4]_i_2_n_0 ,\pixel_counter[4]_i_3_n_0 ,\pixel_counter[4]_i_4_n_0 ,\pixel_counter[4]_i_5_n_0 }));
  CARRY4 \pixel_counter_reg[8]_i_1 
       (.CI(\pixel_counter_reg[4]_i_1_n_0 ),
        .CO({\pixel_counter_reg[8]_i_1_n_0 ,\pixel_counter_reg[8]_i_1_n_1 ,\pixel_counter_reg[8]_i_1_n_2 ,\pixel_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pixel_counter_reg[2]_1 ),
        .S({\pixel_counter[8]_i_2_n_0 ,\pixel_counter[8]_i_3_n_0 ,\pixel_counter[8]_i_4_n_0 ,\pixel_counter[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rdCounter[0]_i_1__3 
       (.I0(rdCounter_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[10]_i_1__3 
       (.I0(rdCounter_reg[10]),
        .I1(rdCounter_reg[8]),
        .I2(\currentRdLineBuffer[0]_i_2__3_n_0 ),
        .I3(rdCounter_reg[9]),
        .O(p_0_in__3[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[1]_i_1__3 
       (.I0(rdCounter_reg[0]),
        .I1(rdCounter_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rdCounter[2]_i_1__3 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rdCounter[3]_i_1__3 
       (.I0(rdCounter_reg[3]),
        .I1(rdCounter_reg[1]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rdCounter[4]_i_1__3 
       (.I0(rdCounter_reg[4]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rdCounter[5]_i_1__3 
       (.I0(rdCounter_reg[5]),
        .I1(rdCounter_reg[2]),
        .I2(rdCounter_reg[0]),
        .I3(rdCounter_reg[1]),
        .I4(rdCounter_reg[3]),
        .I5(rdCounter_reg[4]),
        .O(p_0_in__3[5]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rdCounter[6]_i_1__3 
       (.I0(rdCounter_reg[6]),
        .I1(rdCounter_reg[4]),
        .I2(\rdCounter[8]_i_2__2_n_0 ),
        .I3(rdCounter_reg[5]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \rdCounter[7]_i_1__3 
       (.I0(rdCounter_reg[7]),
        .I1(rdCounter_reg[5]),
        .I2(\rdCounter[8]_i_2__2_n_0 ),
        .I3(rdCounter_reg[4]),
        .I4(rdCounter_reg[6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \rdCounter[8]_i_1__3 
       (.I0(rdCounter_reg[8]),
        .I1(rdCounter_reg[5]),
        .I2(rdCounter_reg[4]),
        .I3(rdCounter_reg[7]),
        .I4(rdCounter_reg[6]),
        .I5(\rdCounter[8]_i_2__2_n_0 ),
        .O(\rdCounter[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rdCounter[8]_i_2__2 
       (.I0(rdCounter_reg[2]),
        .I1(rdCounter_reg[0]),
        .I2(rdCounter_reg[1]),
        .I3(rdCounter_reg[3]),
        .O(\rdCounter[8]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \rdCounter[9]_i_1__3 
       (.I0(rdCounter_reg[9]),
        .I1(\currentRdLineBuffer[0]_i_2__3_n_0 ),
        .I2(rdCounter_reg[8]),
        .O(p_0_in__3[9]));
  FDRE \rdCounter_reg[0] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[0]),
        .Q(rdCounter_reg[0]),
        .R(SR));
  FDRE \rdCounter_reg[10] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[10]),
        .Q(rdCounter_reg[10]),
        .R(SR));
  FDRE \rdCounter_reg[1] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(rdCounter_reg[1]),
        .R(SR));
  FDRE \rdCounter_reg[2] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(rdCounter_reg[2]),
        .R(SR));
  FDRE \rdCounter_reg[3] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(rdCounter_reg[3]),
        .R(SR));
  FDRE \rdCounter_reg[4] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(rdCounter_reg[4]),
        .R(SR));
  FDRE \rdCounter_reg[5] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[5]),
        .Q(rdCounter_reg[5]),
        .R(SR));
  FDRE \rdCounter_reg[6] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[6]),
        .Q(rdCounter_reg[6]),
        .R(SR));
  FDRE \rdCounter_reg[7] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[7]),
        .Q(rdCounter_reg[7]),
        .R(SR));
  FDRE \rdCounter_reg[8] 
       (.C(axi_clk),
        .CE(E),
        .D(\rdCounter[8]_i_1__3_n_0 ),
        .Q(rdCounter_reg[8]),
        .R(SR));
  FDRE \rdCounter_reg[9] 
       (.C(axi_clk),
        .CE(E),
        .D(p_0_in__3[9]),
        .Q(rdCounter_reg[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rd_line_buffer_i_1__3
       (.I0(axi_reset_n),
        .O(SR));
  LUT6 #(
    .INIT(64'h20000000ECCCCCCC)) 
    rd_line_buffer_i_2
       (.I0(totalPixelCounter_reg[8]),
        .I1(E),
        .I2(totalPixelCounter_reg[11]),
        .I3(totalPixelCounter_reg[10]),
        .I4(totalPixelCounter_reg[9]),
        .I5(currentRdLineBuffer0),
        .O(rd_line_buffer_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    rd_line_buffer_i_3
       (.I0(\currentRdLineBuffer[0]_i_2__3_n_0 ),
        .I1(rdCounter_reg[8]),
        .I2(E),
        .I3(rdCounter_reg[9]),
        .I4(rdCounter_reg[10]),
        .O(currentRdLineBuffer0));
  FDRE rd_line_buffer_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(rd_line_buffer_i_2_n_0),
        .Q(E),
        .R(SR));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    tlast_INST_0
       (.I0(tlast_INST_0_i_1_n_0),
        .I1(pixel_counter_reg[2]),
        .I2(pixel_counter_reg[1]),
        .I3(pixel_counter_reg[0]),
        .I4(pixel_counter_reg_0_sn_1),
        .I5(i_data_ready),
        .O(tlast));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    tlast_INST_0_i_1
       (.I0(tlast_INST_0_i_3_n_0),
        .I1(pixel_counter_reg[17]),
        .I2(pixel_counter_reg[16]),
        .I3(pixel_counter_reg[20]),
        .I4(pixel_counter_reg[18]),
        .I5(pixel_counter_reg[19]),
        .O(tlast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    tlast_INST_0_i_3
       (.I0(pixel_counter_reg[11]),
        .I1(pixel_counter_reg[12]),
        .I2(pixel_counter_reg[13]),
        .I3(pixel_counter_reg[14]),
        .I4(E),
        .I5(pixel_counter_reg[15]),
        .O(tlast_INST_0_i_3_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    \totalPixelCounter[0]_i_3__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .O(\totalPixelCounter[0]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[0]_i_5__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[3] ),
        .O(\totalPixelCounter[0]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[0]_i_6__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[2] ),
        .O(\totalPixelCounter[0]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[0]_i_7__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[1] ),
        .O(\totalPixelCounter[0]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \totalPixelCounter[0]_i_8__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[0] ),
        .O(\totalPixelCounter[0]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[4]_i_2__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[7] ),
        .O(\totalPixelCounter[4]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[4]_i_3__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[6] ),
        .O(\totalPixelCounter[4]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[4]_i_4__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[5] ),
        .O(\totalPixelCounter[4]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[4]_i_5__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(\totalPixelCounter_reg_n_0_[4] ),
        .O(\totalPixelCounter[4]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \totalPixelCounter[8]_i_2__3 
       (.I0(totalPixelCounter_reg[11]),
        .I1(E),
        .I2(mag_to_nms_valid),
        .I3(dir_to_nms_valid),
        .O(\totalPixelCounter[8]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[8]_i_3__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(totalPixelCounter_reg[10]),
        .O(\totalPixelCounter[8]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[8]_i_4__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[8]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h40BF)) 
    \totalPixelCounter[8]_i_5__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .I2(dir_to_nms_valid),
        .I3(totalPixelCounter_reg[8]),
        .O(\totalPixelCounter[8]_i_5__3_n_0 ));
  FDRE \totalPixelCounter_reg[0] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__3_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[0] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\totalPixelCounter_reg[0]_i_2__3_n_0 ,\totalPixelCounter_reg[0]_i_2__3_n_1 ,\totalPixelCounter_reg[0]_i_2__3_n_2 ,\totalPixelCounter_reg[0]_i_2__3_n_3 }),
        .CYINIT(\totalPixelCounter[0]_i_3__3_n_0 ),
        .DI({\totalPixelCounter_reg_n_0_[3] ,\totalPixelCounter_reg_n_0_[2] ,\totalPixelCounter_reg_n_0_[1] ,DI}),
        .O({\totalPixelCounter_reg[0]_i_2__3_n_4 ,\totalPixelCounter_reg[0]_i_2__3_n_5 ,\totalPixelCounter_reg[0]_i_2__3_n_6 ,\totalPixelCounter_reg[0]_i_2__3_n_7 }),
        .S({\totalPixelCounter[0]_i_5__3_n_0 ,\totalPixelCounter[0]_i_6__3_n_0 ,\totalPixelCounter[0]_i_7__3_n_0 ,\totalPixelCounter[0]_i_8__3_n_0 }));
  FDRE \totalPixelCounter_reg[10] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__3_n_5 ),
        .Q(totalPixelCounter_reg[10]),
        .R(SR));
  FDRE \totalPixelCounter_reg[11] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__3_n_4 ),
        .Q(totalPixelCounter_reg[11]),
        .R(SR));
  FDRE \totalPixelCounter_reg[1] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__3_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[1] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[2] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__3_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[2] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[3] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[0]_i_2__3_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[3] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[4] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__3_n_7 ),
        .Q(\totalPixelCounter_reg_n_0_[4] ),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[4]_i_1__3 
       (.CI(\totalPixelCounter_reg[0]_i_2__3_n_0 ),
        .CO({\totalPixelCounter_reg[4]_i_1__3_n_0 ,\totalPixelCounter_reg[4]_i_1__3_n_1 ,\totalPixelCounter_reg[4]_i_1__3_n_2 ,\totalPixelCounter_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\totalPixelCounter_reg_n_0_[7] ,\totalPixelCounter_reg_n_0_[6] ,\totalPixelCounter_reg_n_0_[5] ,\totalPixelCounter_reg_n_0_[4] }),
        .O({\totalPixelCounter_reg[4]_i_1__3_n_4 ,\totalPixelCounter_reg[4]_i_1__3_n_5 ,\totalPixelCounter_reg[4]_i_1__3_n_6 ,\totalPixelCounter_reg[4]_i_1__3_n_7 }),
        .S({\totalPixelCounter[4]_i_2__3_n_0 ,\totalPixelCounter[4]_i_3__3_n_0 ,\totalPixelCounter[4]_i_4__3_n_0 ,\totalPixelCounter[4]_i_5__3_n_0 }));
  FDRE \totalPixelCounter_reg[5] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__3_n_6 ),
        .Q(\totalPixelCounter_reg_n_0_[5] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[6] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__3_n_5 ),
        .Q(\totalPixelCounter_reg_n_0_[6] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[7] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[4]_i_1__3_n_4 ),
        .Q(\totalPixelCounter_reg_n_0_[7] ),
        .R(SR));
  FDRE \totalPixelCounter_reg[8] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__3_n_7 ),
        .Q(totalPixelCounter_reg[8]),
        .R(SR));
  CARRY4 \totalPixelCounter_reg[8]_i_1__3 
       (.CI(\totalPixelCounter_reg[4]_i_1__3_n_0 ),
        .CO({\NLW_totalPixelCounter_reg[8]_i_1__3_CO_UNCONNECTED [3],\totalPixelCounter_reg[8]_i_1__3_n_1 ,\totalPixelCounter_reg[8]_i_1__3_n_2 ,\totalPixelCounter_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,totalPixelCounter_reg[10:8]}),
        .O({\totalPixelCounter_reg[8]_i_1__3_n_4 ,\totalPixelCounter_reg[8]_i_1__3_n_5 ,\totalPixelCounter_reg[8]_i_1__3_n_6 ,\totalPixelCounter_reg[8]_i_1__3_n_7 }),
        .S({\totalPixelCounter[8]_i_2__3_n_0 ,\totalPixelCounter[8]_i_3__3_n_0 ,\totalPixelCounter[8]_i_4__3_n_0 ,\totalPixelCounter[8]_i_5__3_n_0 }));
  FDRE \totalPixelCounter_reg[9] 
       (.C(axi_clk),
        .CE(\totalPixelCounter_reg[11]_0 ),
        .D(\totalPixelCounter_reg[8]_i_1__3_n_6 ),
        .Q(totalPixelCounter_reg[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageProcessTop
   (O,
    Gx2_reg,
    Gx2_reg_0,
    Gx2_reg_1,
    Gx2_reg_2,
    CO,
    Gx2_reg_3,
    \mult_y_reg[8][9] ,
    \mult_y_reg[7][10] ,
    \mult_y_reg[6][9] ,
    \mult_x_reg[5][10] ,
    rd_line_buffer_reg,
    tlast,
    m_axi_data,
    o_intr,
    axi_clk,
    \magnitude_reg[0] ,
    \magnitude_reg[7] ,
    \magnitude_reg[6] ,
    \magnitude_reg[3] ,
    \magnitude_reg[5] ,
    \magnitude_reg[4] ,
    \magnitude_reg[2] ,
    \magnitude_reg[1] ,
    DI,
    S,
    Gy2_reg,
    Gx2_reg_i_44,
    Gx2_reg_i_5,
    i_data_valid,
    i_data_ready,
    axi_reset_n,
    s_axi_data);
  output [3:0]O;
  output [3:0]Gx2_reg;
  output [3:0]Gx2_reg_0;
  output [3:0]Gx2_reg_1;
  output [3:0]Gx2_reg_2;
  output [0:0]CO;
  output [0:0]Gx2_reg_3;
  output [0:0]\mult_y_reg[8][9] ;
  output [1:0]\mult_y_reg[7][10] ;
  output [0:0]\mult_y_reg[6][9] ;
  output [0:0]\mult_x_reg[5][10] ;
  output rd_line_buffer_reg;
  output tlast;
  output [0:0]m_axi_data;
  output o_intr;
  input axi_clk;
  input [0:0]\magnitude_reg[0] ;
  input [0:0]\magnitude_reg[7] ;
  input [0:0]\magnitude_reg[6] ;
  input [0:0]\magnitude_reg[3] ;
  input [0:0]\magnitude_reg[5] ;
  input [0:0]\magnitude_reg[4] ;
  input [0:0]\magnitude_reg[2] ;
  input [0:0]\magnitude_reg[1] ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Gy2_reg;
  input [0:0]Gx2_reg_i_44;
  input [0:0]Gx2_reg_i_5;
  input i_data_valid;
  input i_data_ready;
  input axi_reset_n;
  input [7:0]s_axi_data;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [3:0]Gx2_reg;
  wire [3:0]Gx2_reg_0;
  wire [3:0]Gx2_reg_1;
  wire [3:0]Gx2_reg_2;
  wire [0:0]Gx2_reg_3;
  wire [0:0]Gx2_reg_i_44;
  wire [0:0]Gx2_reg_i_5;
  wire [0:0]Gy2_reg;
  wire IC2_n_1;
  wire IC2_n_2;
  wire IC2_n_3;
  wire IC2_n_4;
  wire IC2_n_5;
  wire IC2_n_52;
  wire IC2_n_53;
  wire IC2_n_54;
  wire IC2_n_55;
  wire IC2_n_56;
  wire IC2_n_57;
  wire IC2_n_58;
  wire IC2_n_59;
  wire IC2_n_6;
  wire IC2_n_60;
  wire IC2_n_61;
  wire IC2_n_62;
  wire IC2_n_63;
  wire IC2_n_64;
  wire IC2_n_65;
  wire IC2_n_66;
  wire IC2_n_67;
  wire IC2_n_68;
  wire IC2_n_69;
  wire IC2_n_7;
  wire IC2_n_70;
  wire IC2_n_71;
  wire IC2_n_72;
  wire IC2_n_73;
  wire IC2_n_74;
  wire IC2_n_75;
  wire IC2_n_76;
  wire IC2_n_77;
  wire IC2_n_78;
  wire IC2_n_79;
  wire IC2_n_8;
  wire IC2_n_80;
  wire IC2_n_81;
  wire IC2_n_82;
  wire IC2_n_83;
  wire IC3_n_9;
  wire IC4_n_1;
  wire IC4_n_5;
  wire IC4_n_6;
  wire IC4_n_7;
  wire IC4_n_9;
  wire IC5_n_0;
  wire IC5_n_10;
  wire IC5_n_11;
  wire IC5_n_12;
  wire IC5_n_13;
  wire IC5_n_14;
  wire IC5_n_15;
  wire IC5_n_16;
  wire IC5_n_17;
  wire IC5_n_18;
  wire IC5_n_19;
  wire IC5_n_2;
  wire IC5_n_20;
  wire IC5_n_21;
  wire IC5_n_22;
  wire IC5_n_23;
  wire IC5_n_24;
  wire IC5_n_25;
  wire IC5_n_26;
  wire IC5_n_5;
  wire IC5_n_6;
  wire IC5_n_7;
  wire IC5_n_8;
  wire IC5_n_9;
  wire [3:0]O;
  wire [0:0]S;
  wire axi_clk;
  wire axi_reset_n;
  wire [7:0]data_from_dt;
  wire [7:7]data_from_et;
  wire [7:0]data_from_gaussian;
  wire data_from_gaussian_valid;
  wire [7:7]data_from_nms;
  wire data_from_sobel_valid;
  wire [71:0]data_to_gaussian;
  wire data_to_gaussian_valid;
  wire [64:0]data_to_sobel;
  wire data_to_sobel_valid;
  wire [1:0]dir_from_sobel;
  wire [34:32]dir_to_nms;
  wire dir_to_nms_valid;
  wire gb_n_2;
  wire i_data_ready;
  wire i_data_valid;
  wire [0:0]m_axi_data;
  wire [7:0]mag_from_sobel;
  wire [39:32]mag_to_nms;
  wire mag_to_nms_valid;
  wire [0:0]\magnitude_reg[0] ;
  wire [0:0]\magnitude_reg[1] ;
  wire [0:0]\magnitude_reg[2] ;
  wire [0:0]\magnitude_reg[3] ;
  wire [0:0]\magnitude_reg[4] ;
  wire [0:0]\magnitude_reg[5] ;
  wire [0:0]\magnitude_reg[6] ;
  wire [0:0]\magnitude_reg[7] ;
  wire [0:0]\mult_x_reg[5][10] ;
  wire [0:0]\mult_y_reg[6][9] ;
  wire [1:0]\mult_y_reg[7][10] ;
  wire [0:0]\mult_y_reg[8][9] ;
  wire n1_n_0;
  wire n1_n_2;
  wire n1_n_3;
  wire n1_n_4;
  wire n1_n_5;
  wire n1_n_6;
  wire n1_n_7;
  wire n1_n_8;
  wire o_intr;
  wire \pixel_counter[0]_i_7_n_0 ;
  wire [20:0]pixel_counter_reg;
  wire rd_line_buffer_reg;
  wire s1_n_31;
  wire s1_n_32;
  wire [7:0]s_axi_data;
  wire tlast;
  wire tlast_INST_0_i_2_n_0;
  wire tlast_INST_0_i_4_n_0;
  wire totalPixelCounter10_out;
  wire totalPixelCounter10_out_0;
  wire totalPixelCounter10_out_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl IC1
       (.SR(IC5_n_0),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .data_to_gaussian(data_to_gaussian),
        .data_to_gaussian_valid(data_to_gaussian_valid),
        .i_data_valid(i_data_valid),
        .o_intr(o_intr),
        .s_axi_data(s_axi_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_0 IC2
       (.D({IC2_n_1,IC2_n_2,IC2_n_3,IC2_n_4,IC2_n_5,IC2_n_6,IC2_n_7,IC2_n_8}),
        .DI(totalPixelCounter10_out_0),
        .E(data_from_gaussian_valid),
        .Q(data_from_gaussian),
        .SR(IC5_n_0),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .\currentRdLineBuffer_reg[1]_0 ({data_to_sobel[64],data_to_sobel[56:48],data_to_sobel[40],data_to_sobel[31:0]}),
        .\currentRdLineBuffer_reg[1]_1 ({IC2_n_52,IC2_n_53,IC2_n_54,IC2_n_55,IC2_n_56,IC2_n_57,IC2_n_58,IC2_n_59}),
        .\currentRdLineBuffer_reg[1]_2 ({IC2_n_60,IC2_n_61,IC2_n_62,IC2_n_63,IC2_n_64,IC2_n_65,IC2_n_66,IC2_n_67}),
        .\currentRdLineBuffer_reg[1]_3 ({IC2_n_68,IC2_n_69,IC2_n_70,IC2_n_71,IC2_n_72,IC2_n_73,IC2_n_74,IC2_n_75}),
        .\currentRdLineBuffer_reg[1]_4 ({IC2_n_76,IC2_n_77,IC2_n_78,IC2_n_79,IC2_n_80,IC2_n_81,IC2_n_82,IC2_n_83}),
        .data_to_sobel_valid(data_to_sobel_valid),
        .\totalPixelCounter_reg[11]_0 (gb_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_1 IC3
       (.DI(totalPixelCounter10_out_1),
        .Q(mag_from_sobel),
        .SR(IC5_n_0),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .\currentRdLineBuffer_reg[1]_0 (mag_to_nms),
        .\currentRdLineBuffer_reg[1]_1 (IC3_n_9),
        .data_from_sobel_valid(data_from_sobel_valid),
        .dir_to_nms(dir_to_nms),
        .mag_to_nms_valid(mag_to_nms_valid),
        .\totalPixelCounter_reg[11]_0 (s1_n_31));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_2 IC4
       (.DI(totalPixelCounter10_out),
        .E(IC4_n_5),
        .SR(IC5_n_0),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .\currentRdLineBuffer_reg[1]_0 (dir_to_nms),
        .data_from_sobel_valid(data_from_sobel_valid),
        .\data_out_reg[0] (IC3_n_9),
        .dir_from_sobel(dir_from_sobel),
        .dir_to_nms_valid(dir_to_nms_valid),
        .mag_to_nms_valid(mag_to_nms_valid),
        .rd_line_buffer_reg_0(IC4_n_1),
        .rd_line_buffer_reg_1(IC4_n_6),
        .rd_line_buffer_reg_2(IC4_n_7),
        .rd_line_buffer_reg_3(IC4_n_9),
        .\totalPixelCounter_reg[11]_0 (s1_n_32),
        .\totalPixelCounter_reg[11]_1 (rd_line_buffer_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_3 IC5
       (.DI(totalPixelCounter10_out),
        .E(rd_line_buffer_reg),
        .O({IC5_n_5,IC5_n_6,IC5_n_7,IC5_n_8}),
        .S(\pixel_counter[0]_i_7_n_0 ),
        .SR(IC5_n_0),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .data_from_et(data_from_et),
        .data_out(data_from_dt),
        .\data_out[7]_i_5__0 (IC5_n_26),
        .dir_to_nms_valid(dir_to_nms_valid),
        .i_data_ready(i_data_ready),
        .m_axi_data(m_axi_data),
        .mag_to_nms_valid(mag_to_nms_valid),
        .pixel_counter_reg(pixel_counter_reg),
        .\pixel_counter_reg[2]_0 ({IC5_n_9,IC5_n_10,IC5_n_11,IC5_n_12}),
        .\pixel_counter_reg[2]_1 ({IC5_n_13,IC5_n_14,IC5_n_15,IC5_n_16}),
        .\pixel_counter_reg[2]_2 ({IC5_n_17,IC5_n_18,IC5_n_19,IC5_n_20}),
        .\pixel_counter_reg[2]_3 ({IC5_n_21,IC5_n_22,IC5_n_23,IC5_n_24}),
        .\pixel_counter_reg[2]_4 (IC5_n_25),
        .pixel_counter_reg_0_sp_1(tlast_INST_0_i_2_n_0),
        .pixel_counter_reg_2_sp_1(IC5_n_2),
        .tlast(tlast),
        .\totalPixelCounter_reg[11]_0 (IC4_n_9),
        .\writePointer_reg[0] (IC4_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_double_threshold dt1
       (.Q(data_from_dt),
        .SS(n1_n_8),
        .axi_clk(axi_clk),
        .data_from_nms(data_from_nms),
        .\data_out_reg[0]_0 (n1_n_7),
        .\data_out_reg[1]_0 (n1_n_6),
        .\data_out_reg[2]_0 (n1_n_5),
        .\data_out_reg[3]_0 (n1_n_4),
        .\data_out_reg[4]_0 (n1_n_3),
        .\data_out_reg[5]_0 (n1_n_2),
        .\data_out_reg[6]_0 (n1_n_0),
        .\data_out_reg[7]_0 (IC4_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_track et1
       (.axi_clk(axi_clk),
        .data_from_et(data_from_et),
        .\data_out_reg[7]_0 (IC5_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_blur gb
       (.DI(totalPixelCounter10_out_0),
        .E(data_from_gaussian_valid),
        .Q(data_from_gaussian),
        .axi_clk(axi_clk),
        .convolved_data_valid_reg_0(gb_n_2),
        .data_to_gaussian(data_to_gaussian),
        .data_to_gaussian_valid(data_to_gaussian_valid),
        .\totalPixelCounter_reg[11] (data_to_sobel_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_non_max_suppr n1
       (.SS(n1_n_8),
        .axi_clk(axi_clk),
        .\data_out_reg[0]_0 (IC4_n_1),
        .\data_out_reg[7]_0 (data_from_nms),
        .\data_out_reg[7]_1 (IC4_n_7),
        .\data_out_reg[7]_2 (mag_to_nms),
        .dir_to_nms_valid(dir_to_nms_valid),
        .mag_to_nms_valid(mag_to_nms_valid),
        .rd_line_buffer_reg(n1_n_0),
        .rd_line_buffer_reg_0(n1_n_2),
        .rd_line_buffer_reg_1(n1_n_3),
        .rd_line_buffer_reg_2(n1_n_4),
        .rd_line_buffer_reg_3(n1_n_5),
        .rd_line_buffer_reg_4(n1_n_6),
        .rd_line_buffer_reg_5(n1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_counter[0]_i_7 
       (.I0(pixel_counter_reg[0]),
        .O(\pixel_counter[0]_i_7_n_0 ));
  FDCE \pixel_counter_reg[0] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_8),
        .Q(pixel_counter_reg[0]));
  FDCE \pixel_counter_reg[10] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_14),
        .Q(pixel_counter_reg[10]));
  FDCE \pixel_counter_reg[11] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_13),
        .Q(pixel_counter_reg[11]));
  FDCE \pixel_counter_reg[12] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_20),
        .Q(pixel_counter_reg[12]));
  FDCE \pixel_counter_reg[13] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_19),
        .Q(pixel_counter_reg[13]));
  FDCE \pixel_counter_reg[14] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_18),
        .Q(pixel_counter_reg[14]));
  FDCE \pixel_counter_reg[15] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_17),
        .Q(pixel_counter_reg[15]));
  FDCE \pixel_counter_reg[16] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_24),
        .Q(pixel_counter_reg[16]));
  FDCE \pixel_counter_reg[17] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_23),
        .Q(pixel_counter_reg[17]));
  FDCE \pixel_counter_reg[18] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_22),
        .Q(pixel_counter_reg[18]));
  FDCE \pixel_counter_reg[19] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_21),
        .Q(pixel_counter_reg[19]));
  FDCE \pixel_counter_reg[1] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_7),
        .Q(pixel_counter_reg[1]));
  FDCE \pixel_counter_reg[20] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_25),
        .Q(pixel_counter_reg[20]));
  FDCE \pixel_counter_reg[2] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_6),
        .Q(pixel_counter_reg[2]));
  FDCE \pixel_counter_reg[3] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_5),
        .Q(pixel_counter_reg[3]));
  FDCE \pixel_counter_reg[4] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_12),
        .Q(pixel_counter_reg[4]));
  FDCE \pixel_counter_reg[5] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_11),
        .Q(pixel_counter_reg[5]));
  FDCE \pixel_counter_reg[6] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_10),
        .Q(pixel_counter_reg[6]));
  FDCE \pixel_counter_reg[7] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_9),
        .Q(pixel_counter_reg[7]));
  FDCE \pixel_counter_reg[8] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_16),
        .Q(pixel_counter_reg[8]));
  FDCE \pixel_counter_reg[9] 
       (.C(axi_clk),
        .CE(IC5_n_2),
        .CLR(IC5_n_0),
        .D(IC5_n_15),
        .Q(pixel_counter_reg[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel s1
       (.CO(CO),
        .D({IC2_n_60,IC2_n_61,IC2_n_62,IC2_n_63,IC2_n_64,IC2_n_65,IC2_n_66,IC2_n_67}),
        .DI(DI),
        .E(data_to_sobel_valid),
        .Gx2_reg_0(Gx2_reg),
        .Gx2_reg_1(Gx2_reg_0),
        .Gx2_reg_2(Gx2_reg_1),
        .Gx2_reg_3(Gx2_reg_2),
        .Gx2_reg_4(Gx2_reg_3),
        .Gx2_reg_i_44_0(Gx2_reg_i_44),
        .Gx2_reg_i_5_0(Gx2_reg_i_5),
        .Gy2_reg_0(Gy2_reg),
        .O(O),
        .Q(mag_from_sobel),
        .S(S),
        .axi_clk(axi_clk),
        .convolved_data_valid_reg_0(totalPixelCounter10_out_1),
        .convolved_data_valid_reg_1(s1_n_31),
        .convolved_data_valid_reg_2(s1_n_32),
        .data_from_sobel_valid(data_from_sobel_valid),
        .dir_from_sobel(dir_from_sobel),
        .dir_to_nms_valid(dir_to_nms_valid),
        .mag_to_nms_valid(mag_to_nms_valid),
        .\magnitude_reg[0]_0 (\magnitude_reg[0] ),
        .\magnitude_reg[1]_0 (\magnitude_reg[1] ),
        .\magnitude_reg[2]_0 (\magnitude_reg[2] ),
        .\magnitude_reg[3]_0 (\magnitude_reg[3] ),
        .\magnitude_reg[4]_0 (\magnitude_reg[4] ),
        .\magnitude_reg[5]_0 (\magnitude_reg[5] ),
        .\magnitude_reg[6]_0 (\magnitude_reg[6] ),
        .\magnitude_reg[7]_0 (\magnitude_reg[7] ),
        .\mult_x_reg[2][9]_0 ({IC2_n_1,IC2_n_2,IC2_n_3,IC2_n_4,IC2_n_5,IC2_n_6,IC2_n_7,IC2_n_8}),
        .\mult_x_reg[5][10]_0 (\mult_x_reg[5][10] ),
        .\mult_x_reg[5][10]_1 ({IC2_n_52,IC2_n_53,IC2_n_54,IC2_n_55,IC2_n_56,IC2_n_57,IC2_n_58,IC2_n_59}),
        .\mult_y_reg[6][9]_0 (\mult_y_reg[6][9] ),
        .\mult_y_reg[6][9]_1 ({IC2_n_76,IC2_n_77,IC2_n_78,IC2_n_79,IC2_n_80,IC2_n_81,IC2_n_82,IC2_n_83}),
        .\mult_y_reg[7][10]_0 (\mult_y_reg[7][10] ),
        .\mult_y_reg[7][10]_1 ({IC2_n_68,IC2_n_69,IC2_n_70,IC2_n_71,IC2_n_72,IC2_n_73,IC2_n_74,IC2_n_75}),
        .\mult_y_reg[8][0]_0 ({data_to_sobel[64],data_to_sobel[56:48],data_to_sobel[40],data_to_sobel[31:0]}),
        .\mult_y_reg[8][9]_0 (\mult_y_reg[8][9] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    tlast_INST_0_i_2
       (.I0(pixel_counter_reg[3]),
        .I1(pixel_counter_reg[4]),
        .I2(pixel_counter_reg[5]),
        .I3(pixel_counter_reg[6]),
        .I4(tlast_INST_0_i_4_n_0),
        .O(tlast_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    tlast_INST_0_i_4
       (.I0(pixel_counter_reg[10]),
        .I1(pixel_counter_reg[9]),
        .I2(pixel_counter_reg[8]),
        .I3(pixel_counter_reg[7]),
        .O(tlast_INST_0_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer
   (\currentRdLineBuffer_reg[1] ,
    \readPointer_reg[8]_0 ,
    \readPointer_reg[8]_1 ,
    \readPointer_reg[8]_2 ,
    \readPointer_reg[8]_3 ,
    \readPointer_reg[8]_4 ,
    \readPointer_reg[8]_5 ,
    \readPointer_reg[8]_6 ,
    \readPointer_reg[6]_0 ,
    \readPointer_reg[6]_1 ,
    \readPointer_reg[6]_2 ,
    \readPointer_reg[6]_3 ,
    \readPointer_reg[6]_4 ,
    \readPointer_reg[6]_5 ,
    \readPointer_reg[6]_6 ,
    \readPointer_reg[8]_7 ,
    \readPointer_reg[8]_8 ,
    \readPointer_reg[8]_9 ,
    \readPointer_reg[8]_10 ,
    \readPointer_reg[8]_11 ,
    \readPointer_reg[8]_12 ,
    \readPointer_reg[8]_13 ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \readPointer_reg[8]_14 ,
    \readPointer_reg[8]_15 ,
    \readPointer_reg[8]_16 ,
    axi_reset_n,
    axi_clk,
    \data_out[7]_i_2__0 ,
    \data_out[7]_i_2__0_0 ,
    currentRdLineBuffer,
    data_out0,
    \data_out_reg[7] ,
    \data_out[7]_i_6_0 ,
    \data_out[7]_i_6_1 ,
    \data_out[7]_i_6_2 ,
    \data_out[7]_i_6_3 ,
    \data_out[7]_i_6_4 ,
    \data_out[7]_i_6_5 ,
    \data_out[7]_i_6_6 ,
    \data_out[7]_i_6_7 ,
    \data_out[7]_i_6_8 ,
    \data_out[7]_i_6_9 ,
    \data_out[7]_i_6_10 ,
    \data_out[7]_i_6_11 ,
    \data_out[7]_i_3__1_0 ,
    \data_out[7]_i_3__1_1 ,
    data_out01_out,
    \data_out[7]_i_15__0_0 ,
    \data_out[7]_i_15__0_1 ,
    \data_out[7]_i_15__0_2 ,
    \data_out[7]_i_15__0_3 ,
    \data_out[7]_i_15__0_4 ,
    \data_out[7]_i_15__0_5 ,
    \data_out[7]_i_15__0_6 ,
    \data_out[7]_i_15__0_7 ,
    \data_out[7]_i_15__0_8 ,
    \data_out[7]_i_15__0_9 ,
    \data_out[7]_i_15__0_10 ,
    \data_out[7]_i_15__0_11 ,
    \data_out[7]_i_3__1_2 ,
    \data_out[7]_i_3__1_3 ,
    data_out03_out,
    \data_out[7]_i_12__0_0 ,
    \data_out[7]_i_12__0_1 ,
    \data_out[7]_i_12__0_2 ,
    \data_out[7]_i_12__0_3 ,
    \data_out[7]_i_12__0_4 ,
    \data_out[7]_i_12__0_5 ,
    \data_out[7]_i_12__0_6 ,
    \data_out[7]_i_12__0_7 ,
    \data_out[7]_i_12__0_8 ,
    \data_out[7]_i_12__0_9 ,
    \data_out[7]_i_12__0_10 ,
    \data_out[7]_i_12__0_11 ,
    \readPointer_reg[5]_0 ,
    \writePointer_reg[0]_0 ,
    data_out,
    dir_to_nms_valid,
    mag_to_nms_valid);
  output [0:0]\currentRdLineBuffer_reg[1] ;
  output \readPointer_reg[8]_0 ;
  output \readPointer_reg[8]_1 ;
  output \readPointer_reg[8]_2 ;
  output \readPointer_reg[8]_3 ;
  output \readPointer_reg[8]_4 ;
  output \readPointer_reg[8]_5 ;
  output \readPointer_reg[8]_6 ;
  output \readPointer_reg[6]_0 ;
  output \readPointer_reg[6]_1 ;
  output \readPointer_reg[6]_2 ;
  output \readPointer_reg[6]_3 ;
  output \readPointer_reg[6]_4 ;
  output \readPointer_reg[6]_5 ;
  output \readPointer_reg[6]_6 ;
  output \readPointer_reg[8]_7 ;
  output \readPointer_reg[8]_8 ;
  output \readPointer_reg[8]_9 ;
  output \readPointer_reg[8]_10 ;
  output \readPointer_reg[8]_11 ;
  output \readPointer_reg[8]_12 ;
  output \readPointer_reg[8]_13 ;
  output \currentRdLineBuffer_reg[1]_0 ;
  output \currentRdLineBuffer_reg[1]_1 ;
  output \readPointer_reg[8]_14 ;
  output \readPointer_reg[8]_15 ;
  output \readPointer_reg[8]_16 ;
  input axi_reset_n;
  input axi_clk;
  input \data_out[7]_i_2__0 ;
  input \data_out[7]_i_2__0_0 ;
  input [1:0]currentRdLineBuffer;
  input [6:0]data_out0;
  input [1:0]\data_out_reg[7] ;
  input \data_out[7]_i_6_0 ;
  input \data_out[7]_i_6_1 ;
  input \data_out[7]_i_6_2 ;
  input \data_out[7]_i_6_3 ;
  input \data_out[7]_i_6_4 ;
  input \data_out[7]_i_6_5 ;
  input \data_out[7]_i_6_6 ;
  input \data_out[7]_i_6_7 ;
  input \data_out[7]_i_6_8 ;
  input \data_out[7]_i_6_9 ;
  input \data_out[7]_i_6_10 ;
  input \data_out[7]_i_6_11 ;
  input \data_out[7]_i_3__1_0 ;
  input \data_out[7]_i_3__1_1 ;
  input [6:0]data_out01_out;
  input \data_out[7]_i_15__0_0 ;
  input \data_out[7]_i_15__0_1 ;
  input \data_out[7]_i_15__0_2 ;
  input \data_out[7]_i_15__0_3 ;
  input \data_out[7]_i_15__0_4 ;
  input \data_out[7]_i_15__0_5 ;
  input \data_out[7]_i_15__0_6 ;
  input \data_out[7]_i_15__0_7 ;
  input \data_out[7]_i_15__0_8 ;
  input \data_out[7]_i_15__0_9 ;
  input \data_out[7]_i_15__0_10 ;
  input \data_out[7]_i_15__0_11 ;
  input \data_out[7]_i_3__1_2 ;
  input \data_out[7]_i_3__1_3 ;
  input [6:0]data_out03_out;
  input \data_out[7]_i_12__0_0 ;
  input \data_out[7]_i_12__0_1 ;
  input \data_out[7]_i_12__0_2 ;
  input \data_out[7]_i_12__0_3 ;
  input \data_out[7]_i_12__0_4 ;
  input \data_out[7]_i_12__0_5 ;
  input \data_out[7]_i_12__0_6 ;
  input \data_out[7]_i_12__0_7 ;
  input \data_out[7]_i_12__0_8 ;
  input \data_out[7]_i_12__0_9 ;
  input \data_out[7]_i_12__0_10 ;
  input \data_out[7]_i_12__0_11 ;
  input \readPointer_reg[5]_0 ;
  input [0:0]\writePointer_reg[0]_0 ;
  input [7:0]data_out;
  input dir_to_nms_valid;
  input mag_to_nms_valid;

  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [0:0]\currentRdLineBuffer_reg[1] ;
  wire \currentRdLineBuffer_reg[1]_0 ;
  wire \currentRdLineBuffer_reg[1]_1 ;
  wire [7:0]data_out;
  wire [6:0]data_out0;
  wire [6:0]data_out01_out;
  wire [6:0]data_out03_out;
  wire \data_out[7]_i_100_n_0 ;
  wire \data_out[7]_i_101_n_0 ;
  wire \data_out[7]_i_102_n_0 ;
  wire \data_out[7]_i_103__0_n_0 ;
  wire \data_out[7]_i_104__0_n_0 ;
  wire \data_out[7]_i_111__0_n_0 ;
  wire \data_out[7]_i_112__0_n_0 ;
  wire \data_out[7]_i_113__0_n_0 ;
  wire \data_out[7]_i_114__0_n_0 ;
  wire \data_out[7]_i_115__0_n_0 ;
  wire \data_out[7]_i_116__0_n_0 ;
  wire \data_out[7]_i_117__0_n_0 ;
  wire \data_out[7]_i_118__0_n_0 ;
  wire \data_out[7]_i_119__0_n_0 ;
  wire \data_out[7]_i_120__0_n_0 ;
  wire \data_out[7]_i_121__0_n_0 ;
  wire \data_out[7]_i_122__0_n_0 ;
  wire \data_out[7]_i_123__0_n_0 ;
  wire \data_out[7]_i_124__0_n_0 ;
  wire \data_out[7]_i_125__0_n_0 ;
  wire \data_out[7]_i_126__0_n_0 ;
  wire \data_out[7]_i_127__0_n_0 ;
  wire \data_out[7]_i_128__0_n_0 ;
  wire \data_out[7]_i_129__0_n_0 ;
  wire \data_out[7]_i_12__0_0 ;
  wire \data_out[7]_i_12__0_1 ;
  wire \data_out[7]_i_12__0_10 ;
  wire \data_out[7]_i_12__0_11 ;
  wire \data_out[7]_i_12__0_2 ;
  wire \data_out[7]_i_12__0_3 ;
  wire \data_out[7]_i_12__0_4 ;
  wire \data_out[7]_i_12__0_5 ;
  wire \data_out[7]_i_12__0_6 ;
  wire \data_out[7]_i_12__0_7 ;
  wire \data_out[7]_i_12__0_8 ;
  wire \data_out[7]_i_12__0_9 ;
  wire \data_out[7]_i_12__0_n_0 ;
  wire \data_out[7]_i_130__0_n_0 ;
  wire \data_out[7]_i_131__0_n_0 ;
  wire \data_out[7]_i_132__0_n_0 ;
  wire \data_out[7]_i_133__0_n_0 ;
  wire \data_out[7]_i_134__0_n_0 ;
  wire \data_out[7]_i_135__0_n_0 ;
  wire \data_out[7]_i_136__0_n_0 ;
  wire \data_out[7]_i_137__0_n_0 ;
  wire \data_out[7]_i_138__0_n_0 ;
  wire \data_out[7]_i_139__0_n_0 ;
  wire \data_out[7]_i_140__0_n_0 ;
  wire \data_out[7]_i_141__0_n_0 ;
  wire \data_out[7]_i_142__0_n_0 ;
  wire \data_out[7]_i_143__0_n_0 ;
  wire \data_out[7]_i_144__0_n_0 ;
  wire \data_out[7]_i_145__0_n_0 ;
  wire \data_out[7]_i_146__0_n_0 ;
  wire \data_out[7]_i_147__0_n_0 ;
  wire \data_out[7]_i_148__0_n_0 ;
  wire \data_out[7]_i_149__0_n_0 ;
  wire \data_out[7]_i_150__0_n_0 ;
  wire \data_out[7]_i_151__0_n_0 ;
  wire \data_out[7]_i_152__0_n_0 ;
  wire \data_out[7]_i_153__0_n_0 ;
  wire \data_out[7]_i_154__0_n_0 ;
  wire \data_out[7]_i_155__0_n_0 ;
  wire \data_out[7]_i_156__0_n_0 ;
  wire \data_out[7]_i_157__0_n_0 ;
  wire \data_out[7]_i_158__0_n_0 ;
  wire \data_out[7]_i_159__0_n_0 ;
  wire \data_out[7]_i_15__0_0 ;
  wire \data_out[7]_i_15__0_1 ;
  wire \data_out[7]_i_15__0_10 ;
  wire \data_out[7]_i_15__0_11 ;
  wire \data_out[7]_i_15__0_2 ;
  wire \data_out[7]_i_15__0_3 ;
  wire \data_out[7]_i_15__0_4 ;
  wire \data_out[7]_i_15__0_5 ;
  wire \data_out[7]_i_15__0_6 ;
  wire \data_out[7]_i_15__0_7 ;
  wire \data_out[7]_i_15__0_8 ;
  wire \data_out[7]_i_15__0_9 ;
  wire \data_out[7]_i_15__0_n_0 ;
  wire \data_out[7]_i_160__0_n_0 ;
  wire \data_out[7]_i_161__0_n_0 ;
  wire \data_out[7]_i_162__0_n_0 ;
  wire \data_out[7]_i_163__0_n_0 ;
  wire \data_out[7]_i_164__0_n_0 ;
  wire \data_out[7]_i_165__0_n_0 ;
  wire \data_out[7]_i_166__0_n_0 ;
  wire \data_out[7]_i_167__0_n_0 ;
  wire \data_out[7]_i_168__0_n_0 ;
  wire \data_out[7]_i_169__0_n_0 ;
  wire \data_out[7]_i_170__0_n_0 ;
  wire \data_out[7]_i_171__0_n_0 ;
  wire \data_out[7]_i_172__0_n_0 ;
  wire \data_out[7]_i_173__0_n_0 ;
  wire \data_out[7]_i_174__0_n_0 ;
  wire \data_out[7]_i_175__0_n_0 ;
  wire \data_out[7]_i_176__0_n_0 ;
  wire \data_out[7]_i_177__0_n_0 ;
  wire \data_out[7]_i_178__0_n_0 ;
  wire \data_out[7]_i_2__0 ;
  wire \data_out[7]_i_2__0_0 ;
  wire \data_out[7]_i_3__1_0 ;
  wire \data_out[7]_i_3__1_1 ;
  wire \data_out[7]_i_3__1_2 ;
  wire \data_out[7]_i_3__1_3 ;
  wire \data_out[7]_i_6_0 ;
  wire \data_out[7]_i_6_1 ;
  wire \data_out[7]_i_6_10 ;
  wire \data_out[7]_i_6_11 ;
  wire \data_out[7]_i_6_2 ;
  wire \data_out[7]_i_6_3 ;
  wire \data_out[7]_i_6_4 ;
  wire \data_out[7]_i_6_5 ;
  wire \data_out[7]_i_6_6 ;
  wire \data_out[7]_i_6_7 ;
  wire \data_out[7]_i_6_8 ;
  wire \data_out[7]_i_6_9 ;
  wire \data_out[7]_i_90__0_n_0 ;
  wire \data_out[7]_i_91__0_n_0 ;
  wire \data_out[7]_i_92__0_n_0 ;
  wire \data_out[7]_i_93__0_n_0 ;
  wire [1:0]\data_out_reg[7] ;
  wire [23:1]data_to_et;
  wire dir_to_nms_valid;
  wire [0:0]lineBuffRdData;
  wire line_reg_r1_0_63_0_2_i_1__2_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_6_n_0;
  wire line_reg_r1_0_63_7_7_n_0;
  wire line_reg_r1_128_191_0_2_i_1__2_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_6_n_0;
  wire line_reg_r1_128_191_7_7_n_0;
  wire line_reg_r1_192_255_0_2_i_1__2_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_6_n_0;
  wire line_reg_r1_192_255_7_7_n_0;
  wire line_reg_r1_256_319_0_2_i_1__2_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_6_n_0;
  wire line_reg_r1_256_319_7_7_n_0;
  wire line_reg_r1_320_383_0_2_i_1__2_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_6_n_0;
  wire line_reg_r1_320_383_7_7_n_0;
  wire line_reg_r1_384_447_0_2_i_1__2_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_6_n_0;
  wire line_reg_r1_384_447_7_7_n_0;
  wire line_reg_r1_448_511_0_2_i_1__2_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_6_n_0;
  wire line_reg_r1_448_511_7_7_n_0;
  wire line_reg_r1_64_127_0_2_i_1__2_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_6_n_0;
  wire line_reg_r1_64_127_7_7_n_0;
  wire line_reg_r2_0_63_0_2_i_1__15_n_0;
  wire line_reg_r2_0_63_0_2_i_2__15_n_0;
  wire line_reg_r2_0_63_0_2_i_3__15_n_0;
  wire line_reg_r2_0_63_0_2_i_4__15_n_0;
  wire line_reg_r2_0_63_0_2_i_5__15_n_0;
  wire line_reg_r2_0_63_0_2_i_6__15_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_6_n_0;
  wire line_reg_r2_0_63_7_7_n_0;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_6_n_0;
  wire line_reg_r2_128_191_7_7_n_0;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_6_n_0;
  wire line_reg_r2_192_255_7_7_n_0;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_6_n_0;
  wire line_reg_r2_256_319_7_7_n_0;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_6_n_0;
  wire line_reg_r2_320_383_7_7_n_0;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_6_n_0;
  wire line_reg_r2_384_447_7_7_n_0;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_6_n_0;
  wire line_reg_r2_448_511_7_7_n_0;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_6_n_0;
  wire line_reg_r2_64_127_7_7_n_0;
  wire line_reg_r3_0_63_0_2_i_1__14_n_0;
  wire line_reg_r3_0_63_0_2_i_2__11_n_0;
  wire line_reg_r3_0_63_0_2_i_3__11_n_0;
  wire line_reg_r3_0_63_0_2_i_4__12_n_0;
  wire line_reg_r3_0_63_0_2_i_5__12_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_6_n_0;
  wire line_reg_r3_0_63_7_7_n_0;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_6_n_0;
  wire line_reg_r3_128_191_7_7_n_0;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_6_n_0;
  wire line_reg_r3_192_255_7_7_n_0;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_6_n_0;
  wire line_reg_r3_256_319_7_7_n_0;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_6_n_0;
  wire line_reg_r3_320_383_7_7_n_0;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_6_n_0;
  wire line_reg_r3_384_447_7_7_n_0;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_6_n_0;
  wire line_reg_r3_448_511_7_7_n_0;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_6_n_0;
  wire line_reg_r3_64_127_7_7_n_0;
  wire mag_to_nms_valid;
  wire [8:0]p_0_in__4;
  wire [8:6]readPointer;
  wire \readPointer[6]_i_1__3_n_0 ;
  wire \readPointer[7]_i_1__3_n_0 ;
  wire \readPointer[8]_i_1__3_n_0 ;
  wire \readPointer[8]_i_2__1_n_0 ;
  wire [5:1]readPointer_reg;
  wire \readPointer_reg[5]_0 ;
  wire \readPointer_reg[6]_0 ;
  wire \readPointer_reg[6]_1 ;
  wire \readPointer_reg[6]_2 ;
  wire \readPointer_reg[6]_3 ;
  wire \readPointer_reg[6]_4 ;
  wire \readPointer_reg[6]_5 ;
  wire \readPointer_reg[6]_6 ;
  wire \readPointer_reg[8]_0 ;
  wire \readPointer_reg[8]_1 ;
  wire \readPointer_reg[8]_10 ;
  wire \readPointer_reg[8]_11 ;
  wire \readPointer_reg[8]_12 ;
  wire \readPointer_reg[8]_13 ;
  wire \readPointer_reg[8]_14 ;
  wire \readPointer_reg[8]_15 ;
  wire \readPointer_reg[8]_16 ;
  wire \readPointer_reg[8]_2 ;
  wire \readPointer_reg[8]_3 ;
  wire \readPointer_reg[8]_4 ;
  wire \readPointer_reg[8]_5 ;
  wire \readPointer_reg[8]_6 ;
  wire \readPointer_reg[8]_7 ;
  wire \readPointer_reg[8]_8 ;
  wire \readPointer_reg[8]_9 ;
  wire [0:0]readPointer_reg__0;
  wire \writePointer[8]_i_3_n_0 ;
  wire [0:0]\writePointer_reg[0]_0 ;
  wire \writePointer_reg_n_0_[0] ;
  wire \writePointer_reg_n_0_[1] ;
  wire \writePointer_reg_n_0_[2] ;
  wire \writePointer_reg_n_0_[3] ;
  wire \writePointer_reg_n_0_[4] ;
  wire \writePointer_reg_n_0_[5] ;
  wire \writePointer_reg_n_0_[6] ;
  wire \writePointer_reg_n_0_[7] ;
  wire \writePointer_reg_n_0_[8] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \data_out[7]_i_100 
       (.I0(readPointer[8]),
        .I1(readPointer[6]),
        .I2(\readPointer[8]_i_2__1_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer[7]),
        .O(\data_out[7]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_101 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(line_reg_r3_128_191_0_2_n_0),
        .I2(\data_out[7]_i_132__0_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_0),
        .I4(\data_out[7]_i_154__0_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_0),
        .O(\data_out[7]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_102 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(line_reg_r3_384_447_0_2_n_0),
        .I2(\data_out[7]_i_132__0_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_0),
        .I4(\data_out[7]_i_154__0_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_0),
        .O(\data_out[7]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_103__0 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(line_reg_r3_128_191_0_2_n_1),
        .I2(\data_out[7]_i_132__0_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_1),
        .I4(\data_out[7]_i_154__0_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_1),
        .O(\data_out[7]_i_103__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_104__0 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(line_reg_r3_384_447_0_2_n_1),
        .I2(\data_out[7]_i_132__0_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_1),
        .I4(\data_out[7]_i_154__0_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_1),
        .O(\data_out[7]_i_104__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_105__0 
       (.I0(\data_out[7]_i_155__0_n_0 ),
        .I1(\data_out[7]_i_156__0_n_0 ),
        .I2(\readPointer[8]_i_1__3_n_0 ),
        .I3(\data_out[7]_i_157__0_n_0 ),
        .I4(\readPointer[7]_i_1__3_n_0 ),
        .I5(\data_out[7]_i_158__0_n_0 ),
        .O(\readPointer_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_106__0 
       (.I0(\data_out[7]_i_159__0_n_0 ),
        .I1(\data_out[7]_i_160__0_n_0 ),
        .I2(\readPointer[8]_i_1__3_n_0 ),
        .I3(\data_out[7]_i_161__0_n_0 ),
        .I4(\readPointer[7]_i_1__3_n_0 ),
        .I5(\data_out[7]_i_162__0_n_0 ),
        .O(\readPointer_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_107__0 
       (.I0(\data_out[7]_i_163__0_n_0 ),
        .I1(\data_out[7]_i_164__0_n_0 ),
        .I2(\readPointer[8]_i_1__3_n_0 ),
        .I3(\data_out[7]_i_165__0_n_0 ),
        .I4(\readPointer[7]_i_1__3_n_0 ),
        .I5(\data_out[7]_i_166__0_n_0 ),
        .O(\readPointer_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_108__0 
       (.I0(\data_out[7]_i_167__0_n_0 ),
        .I1(\data_out[7]_i_168__0_n_0 ),
        .I2(\readPointer[8]_i_1__3_n_0 ),
        .I3(\data_out[7]_i_169__0_n_0 ),
        .I4(\readPointer[7]_i_1__3_n_0 ),
        .I5(\data_out[7]_i_170__0_n_0 ),
        .O(\readPointer_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_109__0 
       (.I0(\data_out[7]_i_171__0_n_0 ),
        .I1(\data_out[7]_i_172__0_n_0 ),
        .I2(\readPointer[8]_i_1__3_n_0 ),
        .I3(\data_out[7]_i_173__0_n_0 ),
        .I4(\readPointer[7]_i_1__3_n_0 ),
        .I5(\data_out[7]_i_174__0_n_0 ),
        .O(\readPointer_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_110__0 
       (.I0(\data_out[7]_i_175__0_n_0 ),
        .I1(\data_out[7]_i_176__0_n_0 ),
        .I2(\readPointer[8]_i_1__3_n_0 ),
        .I3(\data_out[7]_i_177__0_n_0 ),
        .I4(\readPointer[7]_i_1__3_n_0 ),
        .I5(\data_out[7]_i_178__0_n_0 ),
        .O(\readPointer_reg[6]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_111__0 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(line_reg_r2_128_191_0_2_n_0),
        .I2(\readPointer[7]_i_1__3_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_0),
        .I4(\readPointer[6]_i_1__3_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_0),
        .O(\data_out[7]_i_111__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_112__0 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(line_reg_r2_384_447_0_2_n_0),
        .I2(\readPointer[7]_i_1__3_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_0),
        .I4(\readPointer[6]_i_1__3_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_0),
        .O(\data_out[7]_i_112__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_113__0 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_384_447_0_2_n_1),
        .O(\data_out[7]_i_113__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_114__0 
       (.I0(line_reg_r2_320_383_0_2_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_256_319_0_2_n_1),
        .O(\data_out[7]_i_114__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_115__0 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_128_191_0_2_n_1),
        .O(\data_out[7]_i_115__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_116__0 
       (.I0(line_reg_r2_64_127_0_2_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_0_63_0_2_n_1),
        .O(\data_out[7]_i_116__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_117__0 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\data_out[7]_i_117__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_118__0 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\data_out[7]_i_118__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_119__0 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\data_out[7]_i_119__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_120__0 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\data_out[7]_i_120__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_121__0 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\data_out[7]_i_121__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_122__0 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\data_out[7]_i_122__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_123__0 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\data_out[7]_i_123__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_124__0 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\data_out[7]_i_124__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_125__0 
       (.I0(line_reg_r1_192_255_7_7_n_0),
        .I1(line_reg_r1_128_191_7_7_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_7_7_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_7_7_n_0),
        .O(\data_out[7]_i_125__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_126__0 
       (.I0(line_reg_r1_448_511_7_7_n_0),
        .I1(line_reg_r1_384_447_7_7_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_7_7_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_7_7_n_0),
        .O(\data_out[7]_i_126__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_127__0 
       (.I0(line_reg_r1_192_255_6_6_n_0),
        .I1(line_reg_r1_128_191_6_6_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_6_6_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_6_6_n_0),
        .O(\data_out[7]_i_127__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_128__0 
       (.I0(line_reg_r1_448_511_6_6_n_0),
        .I1(line_reg_r1_384_447_6_6_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_6_6_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_6_6_n_0),
        .O(\data_out[7]_i_128__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_129__0 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_1),
        .O(\data_out[7]_i_129__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_12__0 
       (.I0(data_to_et[4]),
        .I1(data_to_et[5]),
        .I2(data_to_et[2]),
        .I3(data_to_et[3]),
        .I4(data_to_et[7]),
        .I5(data_to_et[6]),
        .O(\data_out[7]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_130__0 
       (.I0(line_reg_r3_320_383_3_5_n_1),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_1),
        .O(\data_out[7]_i_130__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_131__0 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_1),
        .O(\data_out[7]_i_131__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \data_out[7]_i_132__0 
       (.I0(readPointer[7]),
        .I1(readPointer[6]),
        .I2(\readPointer[8]_i_2__1_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\data_out[7]_i_132__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_133__0 
       (.I0(line_reg_r3_64_127_3_5_n_1),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_1),
        .O(\data_out[7]_i_133__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_134__0 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_2),
        .O(\data_out[7]_i_134__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_135__0 
       (.I0(line_reg_r3_320_383_3_5_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_2),
        .O(\data_out[7]_i_135__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_136__0 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_2),
        .O(\data_out[7]_i_136__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_137__0 
       (.I0(line_reg_r3_64_127_3_5_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_2),
        .O(\data_out[7]_i_137__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_138__0 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_384_447_0_2_n_2),
        .O(\data_out[7]_i_138__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_139__0 
       (.I0(line_reg_r3_320_383_0_2_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_256_319_0_2_n_2),
        .O(\data_out[7]_i_139__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_140__0 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_128_191_0_2_n_2),
        .O(\data_out[7]_i_140__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_141__0 
       (.I0(line_reg_r3_64_127_0_2_n_2),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_0_63_0_2_n_2),
        .O(\data_out[7]_i_141__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_142__0 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_384_447_3_5_n_0),
        .O(\data_out[7]_i_142__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_143__0 
       (.I0(line_reg_r3_320_383_3_5_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_256_319_3_5_n_0),
        .O(\data_out[7]_i_143__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_144__0 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_128_191_3_5_n_0),
        .O(\data_out[7]_i_144__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_145__0 
       (.I0(line_reg_r3_64_127_3_5_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_0_63_3_5_n_0),
        .O(\data_out[7]_i_145__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_146__0 
       (.I0(line_reg_r3_448_511_7_7_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_384_447_7_7_n_0),
        .O(\data_out[7]_i_146__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_147__0 
       (.I0(line_reg_r3_320_383_7_7_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_256_319_7_7_n_0),
        .O(\data_out[7]_i_147__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_148__0 
       (.I0(line_reg_r3_192_255_7_7_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_128_191_7_7_n_0),
        .O(\data_out[7]_i_148__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_149__0 
       (.I0(line_reg_r3_64_127_7_7_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_0_63_7_7_n_0),
        .O(\data_out[7]_i_149__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_14__0 
       (.I0(\readPointer_reg[8]_7 ),
        .I1(\data_out[7]_i_3__1_2 ),
        .I2(\data_out[7]_i_3__1_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[0]),
        .O(data_to_et[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_150__0 
       (.I0(line_reg_r3_448_511_6_6_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_384_447_6_6_n_0),
        .O(\data_out[7]_i_150__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_151__0 
       (.I0(line_reg_r3_320_383_6_6_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_256_319_6_6_n_0),
        .O(\data_out[7]_i_151__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_152__0 
       (.I0(line_reg_r3_192_255_6_6_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_128_191_6_6_n_0),
        .O(\data_out[7]_i_152__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_153__0 
       (.I0(line_reg_r3_64_127_6_6_n_0),
        .I1(\data_out[7]_i_154__0_n_0 ),
        .I2(line_reg_r3_0_63_6_6_n_0),
        .O(\data_out[7]_i_153__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \data_out[7]_i_154__0 
       (.I0(readPointer[6]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg[5]),
        .O(\data_out[7]_i_154__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_155__0 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_384_447_3_5_n_1),
        .O(\data_out[7]_i_155__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_156__0 
       (.I0(line_reg_r2_320_383_3_5_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_256_319_3_5_n_1),
        .O(\data_out[7]_i_156__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_157__0 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_128_191_3_5_n_1),
        .O(\data_out[7]_i_157__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_158__0 
       (.I0(line_reg_r2_64_127_3_5_n_1),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_0_63_3_5_n_1),
        .O(\data_out[7]_i_158__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_159__0 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_384_447_3_5_n_2),
        .O(\data_out[7]_i_159__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_15__0 
       (.I0(data_to_et[12]),
        .I1(data_to_et[13]),
        .I2(data_to_et[10]),
        .I3(data_to_et[11]),
        .I4(data_to_et[15]),
        .I5(data_to_et[14]),
        .O(\data_out[7]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_160__0 
       (.I0(line_reg_r2_320_383_3_5_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_256_319_3_5_n_2),
        .O(\data_out[7]_i_160__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_161__0 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_128_191_3_5_n_2),
        .O(\data_out[7]_i_161__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_162__0 
       (.I0(line_reg_r2_64_127_3_5_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_0_63_3_5_n_2),
        .O(\data_out[7]_i_162__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_163__0 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_384_447_0_2_n_2),
        .O(\data_out[7]_i_163__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_164__0 
       (.I0(line_reg_r2_320_383_0_2_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_256_319_0_2_n_2),
        .O(\data_out[7]_i_164__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_165__0 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_128_191_0_2_n_2),
        .O(\data_out[7]_i_165__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_166__0 
       (.I0(line_reg_r2_64_127_0_2_n_2),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_0_63_0_2_n_2),
        .O(\data_out[7]_i_166__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_167__0 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_384_447_3_5_n_0),
        .O(\data_out[7]_i_167__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_168__0 
       (.I0(line_reg_r2_320_383_3_5_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_256_319_3_5_n_0),
        .O(\data_out[7]_i_168__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_169__0 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_128_191_3_5_n_0),
        .O(\data_out[7]_i_169__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_170__0 
       (.I0(line_reg_r2_64_127_3_5_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_0_63_3_5_n_0),
        .O(\data_out[7]_i_170__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_171__0 
       (.I0(line_reg_r2_448_511_7_7_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_384_447_7_7_n_0),
        .O(\data_out[7]_i_171__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_172__0 
       (.I0(line_reg_r2_320_383_7_7_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_256_319_7_7_n_0),
        .O(\data_out[7]_i_172__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_173__0 
       (.I0(line_reg_r2_192_255_7_7_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_128_191_7_7_n_0),
        .O(\data_out[7]_i_173__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_174__0 
       (.I0(line_reg_r2_64_127_7_7_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_0_63_7_7_n_0),
        .O(\data_out[7]_i_174__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_175__0 
       (.I0(line_reg_r2_448_511_6_6_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_384_447_6_6_n_0),
        .O(\data_out[7]_i_175__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_176__0 
       (.I0(line_reg_r2_320_383_6_6_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_256_319_6_6_n_0),
        .O(\data_out[7]_i_176__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_177__0 
       (.I0(line_reg_r2_192_255_6_6_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_128_191_6_6_n_0),
        .O(\data_out[7]_i_177__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBEBBBBB88288888)) 
    \data_out[7]_i_178__0 
       (.I0(line_reg_r2_64_127_6_6_n_0),
        .I1(readPointer[6]),
        .I2(readPointer_reg__0),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer_reg[5]),
        .I5(line_reg_r2_0_63_6_6_n_0),
        .O(\data_out[7]_i_178__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_17__0 
       (.I0(\readPointer_reg[6]_0 ),
        .I1(\data_out[7]_i_3__1_0 ),
        .I2(\data_out[7]_i_3__1_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[0]),
        .O(data_to_et[9]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_30 
       (.I0(\readPointer_reg[8]_3 ),
        .I1(\data_out[7]_i_6_4 ),
        .I2(\data_out[7]_i_6_5 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[3]),
        .O(data_to_et[20]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_31 
       (.I0(\readPointer_reg[8]_4 ),
        .I1(\data_out[7]_i_6_6 ),
        .I2(\data_out[7]_i_6_7 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[4]),
        .O(data_to_et[21]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_32 
       (.I0(\readPointer_reg[8]_1 ),
        .I1(\data_out[7]_i_6_0 ),
        .I2(data_out0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_6_1 ),
        .O(data_to_et[18]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_33 
       (.I0(\readPointer_reg[8]_2 ),
        .I1(\data_out[7]_i_6_2 ),
        .I2(data_out0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_6_3 ),
        .O(data_to_et[19]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_34 
       (.I0(\readPointer_reg[8]_6 ),
        .I1(\data_out[7]_i_6_10 ),
        .I2(data_out0[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_6_11 ),
        .O(data_to_et[23]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_35__0 
       (.I0(\readPointer_reg[8]_5 ),
        .I1(\data_out[7]_i_6_8 ),
        .I2(\data_out[7]_i_6_9 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[5]),
        .O(data_to_et[22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \data_out[7]_i_3__1 
       (.I0(\data_out[7]_i_12__0_n_0 ),
        .I1(\data_out_reg[7] [0]),
        .I2(data_to_et[1]),
        .I3(\data_out[7]_i_15__0_n_0 ),
        .I4(\data_out_reg[7] [1]),
        .I5(data_to_et[9]),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_46__0 
       (.I0(\readPointer_reg[8]_10 ),
        .I1(\data_out[7]_i_12__0_4 ),
        .I2(\data_out[7]_i_12__0_5 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[3]),
        .O(data_to_et[4]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_47__0 
       (.I0(\readPointer_reg[8]_11 ),
        .I1(\data_out[7]_i_12__0_6 ),
        .I2(\data_out[7]_i_12__0_7 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[4]),
        .O(data_to_et[5]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_48__0 
       (.I0(\readPointer_reg[8]_8 ),
        .I1(\data_out[7]_i_12__0_0 ),
        .I2(data_out03_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_12__0_1 ),
        .O(data_to_et[2]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_49__0 
       (.I0(\readPointer_reg[8]_9 ),
        .I1(\data_out[7]_i_12__0_2 ),
        .I2(data_out03_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_12__0_3 ),
        .O(data_to_et[3]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_50__0 
       (.I0(\readPointer_reg[8]_13 ),
        .I1(\data_out[7]_i_12__0_10 ),
        .I2(data_out03_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_12__0_11 ),
        .O(data_to_et[7]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_51__0 
       (.I0(\readPointer_reg[8]_12 ),
        .I1(\data_out[7]_i_12__0_8 ),
        .I2(\data_out[7]_i_12__0_9 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[5]),
        .O(data_to_et[6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_52__0 
       (.I0(\readPointer_reg[6]_3 ),
        .I1(\data_out[7]_i_15__0_4 ),
        .I2(\data_out[7]_i_15__0_5 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[3]),
        .O(data_to_et[12]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_53__0 
       (.I0(\readPointer_reg[6]_4 ),
        .I1(\data_out[7]_i_15__0_6 ),
        .I2(\data_out[7]_i_15__0_7 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[4]),
        .O(data_to_et[13]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_54__0 
       (.I0(\readPointer_reg[6]_1 ),
        .I1(\data_out[7]_i_15__0_0 ),
        .I2(data_out01_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_15__0_1 ),
        .O(data_to_et[10]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_55 
       (.I0(\readPointer_reg[6]_2 ),
        .I1(\data_out[7]_i_15__0_2 ),
        .I2(data_out01_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_15__0_3 ),
        .O(data_to_et[11]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_56 
       (.I0(\readPointer_reg[6]_6 ),
        .I1(\data_out[7]_i_15__0_10 ),
        .I2(data_out01_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_15__0_11 ),
        .O(data_to_et[15]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_57 
       (.I0(\readPointer_reg[6]_5 ),
        .I1(\data_out[7]_i_15__0_8 ),
        .I2(\data_out[7]_i_15__0_9 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[5]),
        .O(data_to_et[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_59 
       (.I0(\data_out[7]_i_113__0_n_0 ),
        .I1(\data_out[7]_i_114__0_n_0 ),
        .I2(\readPointer[8]_i_1__3_n_0 ),
        .I3(\data_out[7]_i_115__0_n_0 ),
        .I4(\readPointer[7]_i_1__3_n_0 ),
        .I5(\data_out[7]_i_116__0_n_0 ),
        .O(\readPointer_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_6 
       (.I0(data_to_et[20]),
        .I1(data_to_et[21]),
        .I2(data_to_et[18]),
        .I3(data_to_et[19]),
        .I4(data_to_et[23]),
        .I5(data_to_et[22]),
        .O(\currentRdLineBuffer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_8 
       (.I0(\readPointer_reg[8]_0 ),
        .I1(\data_out[7]_i_2__0 ),
        .I2(\data_out[7]_i_2__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[0]),
        .O(\currentRdLineBuffer_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_90__0 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\data_out[7]_i_90__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_91__0 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\data_out[7]_i_91__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_92__0 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\data_out[7]_i_92__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_93__0 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\data_out[7]_i_93__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_94__0 
       (.I0(\data_out[7]_i_129__0_n_0 ),
        .I1(\data_out[7]_i_130__0_n_0 ),
        .I2(\data_out[7]_i_100_n_0 ),
        .I3(\data_out[7]_i_131__0_n_0 ),
        .I4(\data_out[7]_i_132__0_n_0 ),
        .I5(\data_out[7]_i_133__0_n_0 ),
        .O(\readPointer_reg[8]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_95 
       (.I0(\data_out[7]_i_134__0_n_0 ),
        .I1(\data_out[7]_i_135__0_n_0 ),
        .I2(\data_out[7]_i_100_n_0 ),
        .I3(\data_out[7]_i_136__0_n_0 ),
        .I4(\data_out[7]_i_132__0_n_0 ),
        .I5(\data_out[7]_i_137__0_n_0 ),
        .O(\readPointer_reg[8]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_96 
       (.I0(\data_out[7]_i_138__0_n_0 ),
        .I1(\data_out[7]_i_139__0_n_0 ),
        .I2(\data_out[7]_i_100_n_0 ),
        .I3(\data_out[7]_i_140__0_n_0 ),
        .I4(\data_out[7]_i_132__0_n_0 ),
        .I5(\data_out[7]_i_141__0_n_0 ),
        .O(\readPointer_reg[8]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_97 
       (.I0(\data_out[7]_i_142__0_n_0 ),
        .I1(\data_out[7]_i_143__0_n_0 ),
        .I2(\data_out[7]_i_100_n_0 ),
        .I3(\data_out[7]_i_144__0_n_0 ),
        .I4(\data_out[7]_i_132__0_n_0 ),
        .I5(\data_out[7]_i_145__0_n_0 ),
        .O(\readPointer_reg[8]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_98 
       (.I0(\data_out[7]_i_146__0_n_0 ),
        .I1(\data_out[7]_i_147__0_n_0 ),
        .I2(\data_out[7]_i_100_n_0 ),
        .I3(\data_out[7]_i_148__0_n_0 ),
        .I4(\data_out[7]_i_132__0_n_0 ),
        .I5(\data_out[7]_i_149__0_n_0 ),
        .O(\readPointer_reg[8]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_99 
       (.I0(\data_out[7]_i_150__0_n_0 ),
        .I1(\data_out[7]_i_151__0_n_0 ),
        .I2(\data_out[7]_i_100_n_0 ),
        .I3(\data_out[7]_i_152__0_n_0 ),
        .I4(\data_out[7]_i_132__0_n_0 ),
        .I5(\data_out[7]_i_153__0_n_0 ),
        .O(\readPointer_reg[8]_12 ));
  MUXF7 \data_out_reg[7]_i_36 
       (.I0(\data_out[7]_i_90__0_n_0 ),
        .I1(\data_out[7]_i_91__0_n_0 ),
        .O(\readPointer_reg[8]_14 ),
        .S(readPointer[8]));
  MUXF7 \data_out_reg[7]_i_37 
       (.I0(\data_out[7]_i_92__0_n_0 ),
        .I1(\data_out[7]_i_93__0_n_0 ),
        .O(\readPointer_reg[8]_0 ),
        .S(readPointer[8]));
  MUXF7 \data_out_reg[7]_i_44 
       (.I0(\data_out[7]_i_101_n_0 ),
        .I1(\data_out[7]_i_102_n_0 ),
        .O(\readPointer_reg[8]_16 ),
        .S(\data_out[7]_i_100_n_0 ));
  MUXF7 \data_out_reg[7]_i_45 
       (.I0(\data_out[7]_i_103__0_n_0 ),
        .I1(\data_out[7]_i_104__0_n_0 ),
        .O(\readPointer_reg[8]_7 ),
        .S(\data_out[7]_i_100_n_0 ));
  MUXF7 \data_out_reg[7]_i_58 
       (.I0(\data_out[7]_i_111__0_n_0 ),
        .I1(\data_out[7]_i_112__0_n_0 ),
        .O(\readPointer_reg[8]_15 ),
        .S(\readPointer[8]_i_1__3_n_0 ));
  MUXF7 \data_out_reg[7]_i_84 
       (.I0(\data_out[7]_i_117__0_n_0 ),
        .I1(\data_out[7]_i_118__0_n_0 ),
        .O(\readPointer_reg[8]_3 ),
        .S(readPointer[8]));
  MUXF7 \data_out_reg[7]_i_85 
       (.I0(\data_out[7]_i_119__0_n_0 ),
        .I1(\data_out[7]_i_120__0_n_0 ),
        .O(\readPointer_reg[8]_4 ),
        .S(readPointer[8]));
  MUXF7 \data_out_reg[7]_i_86 
       (.I0(\data_out[7]_i_121__0_n_0 ),
        .I1(\data_out[7]_i_122__0_n_0 ),
        .O(\readPointer_reg[8]_1 ),
        .S(readPointer[8]));
  MUXF7 \data_out_reg[7]_i_87 
       (.I0(\data_out[7]_i_123__0_n_0 ),
        .I1(\data_out[7]_i_124__0_n_0 ),
        .O(\readPointer_reg[8]_2 ),
        .S(readPointer[8]));
  MUXF7 \data_out_reg[7]_i_88 
       (.I0(\data_out[7]_i_125__0_n_0 ),
        .I1(\data_out[7]_i_126__0_n_0 ),
        .O(\readPointer_reg[8]_6 ),
        .S(readPointer[8]));
  MUXF7 \data_out_reg[7]_i_89 
       (.I0(\data_out[7]_i_127__0_n_0 ),
        .I1(\data_out[7]_i_128__0_n_0 ),
        .O(\readPointer_reg[8]_5 ),
        .S(readPointer[8]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    line_reg_r1_0_63_0_2_i_1__2
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[8] ),
        .I4(\writePointer_reg_n_0_[6] ),
        .I5(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    line_reg_r1_128_191_0_2_i_1__2
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(dir_to_nms_valid),
        .I4(mag_to_nms_valid),
        .I5(axi_reset_n),
        .O(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    line_reg_r1_192_255_0_2_i_1__2
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[8] ),
        .I4(\writePointer_reg_n_0_[6] ),
        .I5(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    line_reg_r1_256_319_0_2_i_1__2
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[7] ),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(dir_to_nms_valid),
        .I4(mag_to_nms_valid),
        .I5(axi_reset_n),
        .O(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    line_reg_r1_320_383_0_2_i_1__2
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[7] ),
        .I4(\writePointer_reg_n_0_[6] ),
        .I5(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    line_reg_r1_384_447_0_2_i_1__2
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .I5(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    line_reg_r1_448_511_0_2_i_1__2
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(dir_to_nms_valid),
        .I2(mag_to_nms_valid),
        .I3(axi_reset_n),
        .I4(\writePointer_reg_n_0_[6] ),
        .I5(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    line_reg_r1_64_127_0_2_i_1__2
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(dir_to_nms_valid),
        .I4(mag_to_nms_valid),
        .I5(axi_reset_n),
        .O(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r1_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r1_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__15
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_1__15_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__15
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2__15_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__15
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3__15_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__15
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__15
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__15
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6__15_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_0_63_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_0_63_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_128_191_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_128_191_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_192_255_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_192_255_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_256_319_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_256_319_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_320_383_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_320_383_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_384_447_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_384_447_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_448_511_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_448_511_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__15_n_0,line_reg_r2_0_63_0_2_i_2__15_n_0,line_reg_r2_0_63_0_2_i_3__15_n_0,line_reg_r2_0_63_0_2_i_4__15_n_0,line_reg_r2_0_63_0_2_i_5__15_n_0,line_reg_r2_0_63_0_2_i_6__15_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r2_64_127_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r2_64_127_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .SPO(NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__14
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[4]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r3_0_63_0_2_i_2__11
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_2__11_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__11
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__12
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__12
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__12_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__14_n_0,line_reg_r3_0_63_0_2_i_2__11_n_0,line_reg_r3_0_63_0_2_i_3__11_n_0,line_reg_r3_0_63_0_2_i_4__12_n_0,line_reg_r3_0_63_0_2_i_5__12_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[6]),
        .DPO(line_reg_r3_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(data_out[7]),
        .DPO(line_reg_r3_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__11_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__11_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__17 
       (.I0(\readPointer_reg[5]_0 ),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .O(lineBuffRdData));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \readPointer[6]_i_1__3 
       (.I0(readPointer[6]),
        .I1(readPointer_reg__0),
        .I2(\readPointer[8]_i_2__1_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\readPointer[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \readPointer[7]_i_1__3 
       (.I0(readPointer[7]),
        .I1(readPointer[6]),
        .I2(\readPointer[8]_i_2__1_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer_reg__0),
        .O(\readPointer[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \readPointer[8]_i_1__3 
       (.I0(readPointer[8]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[5]),
        .I3(\readPointer[8]_i_2__1_n_0 ),
        .I4(readPointer[6]),
        .I5(readPointer[7]),
        .O(\readPointer[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \readPointer[8]_i_2__1 
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[4]),
        .O(\readPointer[8]_i_2__1_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__15_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__15_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__15_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__15_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__15_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__15_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[6] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[6]_i_1__3_n_0 ),
        .Q(readPointer[6]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[7] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[7]_i_1__3_n_0 ),
        .Q(readPointer[7]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[8] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[8]_i_1__3_n_0 ),
        .Q(readPointer[8]),
        .R(axi_reset_n));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \writePointer[0]_i_1__3 
       (.I0(\writePointer_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \writePointer[1]_i_1__3 
       (.I0(\writePointer_reg_n_0_[0] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \writePointer[2]_i_1__3 
       (.I0(\writePointer_reg_n_0_[2] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \writePointer[3]_i_1__3 
       (.I0(\writePointer_reg_n_0_[1] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[4]_i_1__3 
       (.I0(\writePointer_reg_n_0_[4] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[2] ),
        .I4(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[5]_i_1__3 
       (.I0(\writePointer_reg_n_0_[5] ),
        .I1(\writePointer_reg_n_0_[3] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[0] ),
        .I4(\writePointer_reg_n_0_[1] ),
        .I5(\writePointer_reg_n_0_[4] ),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \writePointer[6]_i_1__3 
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[4] ),
        .I2(\writePointer[8]_i_3_n_0 ),
        .I3(\writePointer_reg_n_0_[5] ),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[7]_i_1__3 
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[5] ),
        .I2(\writePointer[8]_i_3_n_0 ),
        .I3(\writePointer_reg_n_0_[4] ),
        .I4(\writePointer_reg_n_0_[6] ),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[8]_i_2__3 
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(\writePointer_reg_n_0_[6] ),
        .I2(\writePointer_reg_n_0_[4] ),
        .I3(\writePointer[8]_i_3_n_0 ),
        .I4(\writePointer_reg_n_0_[5] ),
        .I5(\writePointer_reg_n_0_[7] ),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \writePointer[8]_i_3 
       (.I0(\writePointer_reg_n_0_[3] ),
        .I1(\writePointer_reg_n_0_[2] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[1] ),
        .O(\writePointer[8]_i_3_n_0 ));
  FDRE \writePointer_reg[0] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[0]),
        .Q(\writePointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[1] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[1]),
        .Q(\writePointer_reg_n_0_[1] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[2] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[2]),
        .Q(\writePointer_reg_n_0_[2] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[3] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[3]),
        .Q(\writePointer_reg_n_0_[3] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[4] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[4]),
        .Q(\writePointer_reg_n_0_[4] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[5] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[5]),
        .Q(\writePointer_reg_n_0_[5] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[6] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[6]),
        .Q(\writePointer_reg_n_0_[6] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[7] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[7]),
        .Q(\writePointer_reg_n_0_[7] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[8] 
       (.C(axi_clk),
        .CE(\writePointer_reg[0]_0 ),
        .D(p_0_in__4[8]),
        .Q(\writePointer_reg_n_0_[8] ),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_10
   (data_out01_out,
    currentRdLineBuffer,
    E,
    axi_clk,
    dir_from_sobel,
    axi_reset_n);
  output [6:0]data_out01_out;
  input [1:0]currentRdLineBuffer;
  input [0:0]E;
  input axi_clk;
  input [1:0]dir_from_sobel;
  input axi_reset_n;

  wire [0:0]E;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [6:0]data_out01_out;
  wire [1:0]dir_from_sobel;
  wire line_reg_r2_0_63_0_2_i_1__12_n_0;
  wire line_reg_r2_0_63_0_2_i_2__12_n_0;
  wire line_reg_r2_0_63_0_2_i_3__12_n_0;
  wire line_reg_r2_0_63_0_2_i_4__12_n_0;
  wire line_reg_r2_0_63_0_2_i_5__12_n_0;
  wire line_reg_r2_0_63_0_2_i_6__12_n_0;
  wire \readPointer[5]_i_1__12_n_0 ;
  wire [5:1]readPointer_reg;
  wire \readPointer_reg_n_0_[0] ;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__12_n_0,line_reg_r2_0_63_0_2_i_2__12_n_0,line_reg_r2_0_63_0_2_i_3__12_n_0,line_reg_r2_0_63_0_2_i_4__12_n_0,line_reg_r2_0_63_0_2_i_5__12_n_0,line_reg_r2_0_63_0_2_i_6__12_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__12_n_0,line_reg_r2_0_63_0_2_i_2__12_n_0,line_reg_r2_0_63_0_2_i_3__12_n_0,line_reg_r2_0_63_0_2_i_4__12_n_0,line_reg_r2_0_63_0_2_i_5__12_n_0,line_reg_r2_0_63_0_2_i_6__12_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__12_n_0,line_reg_r2_0_63_0_2_i_2__12_n_0,line_reg_r2_0_63_0_2_i_3__12_n_0,line_reg_r2_0_63_0_2_i_4__12_n_0,line_reg_r2_0_63_0_2_i_5__12_n_0,line_reg_r2_0_63_0_2_i_6__12_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(data_out01_out[0]),
        .DOB(data_out01_out[1]),
        .DOC(data_out01_out[2]),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__12
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .I5(readPointer_reg[5]),
        .O(line_reg_r2_0_63_0_2_i_1__12_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__12
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .O(line_reg_r2_0_63_0_2_i_2__12_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__12
       (.I0(readPointer_reg[2]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(line_reg_r2_0_63_0_2_i_3__12_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__12
       (.I0(readPointer_reg[1]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[2]),
        .O(line_reg_r2_0_63_0_2_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__12
       (.I0(\readPointer_reg_n_0_[0] ),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__12
       (.I0(\readPointer_reg_n_0_[0] ),
        .O(line_reg_r2_0_63_0_2_i_6__12_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__12_n_0,line_reg_r2_0_63_0_2_i_2__12_n_0,line_reg_r2_0_63_0_2_i_3__12_n_0,line_reg_r2_0_63_0_2_i_4__12_n_0,line_reg_r2_0_63_0_2_i_5__12_n_0,line_reg_r2_0_63_0_2_i_6__12_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__12_n_0,line_reg_r2_0_63_0_2_i_2__12_n_0,line_reg_r2_0_63_0_2_i_3__12_n_0,line_reg_r2_0_63_0_2_i_4__12_n_0,line_reg_r2_0_63_0_2_i_5__12_n_0,line_reg_r2_0_63_0_2_i_6__12_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__12_n_0,line_reg_r2_0_63_0_2_i_2__12_n_0,line_reg_r2_0_63_0_2_i_3__12_n_0,line_reg_r2_0_63_0_2_i_4__12_n_0,line_reg_r2_0_63_0_2_i_5__12_n_0,line_reg_r2_0_63_0_2_i_6__12_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(data_out01_out[3]),
        .DOB(data_out01_out[4]),
        .DOC(data_out01_out[5]),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(1'b0),
        .DPO(data_out01_out[6]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__12_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__12_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__12_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__12_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__12_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \readPointer[5]_i_1__12 
       (.I0(currentRdLineBuffer[1]),
        .I1(currentRdLineBuffer[0]),
        .I2(E),
        .O(\readPointer[5]_i_1__12_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__12_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_6__12_n_0),
        .Q(\readPointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__12_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_5__12_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__12_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_4__12_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__12_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_3__12_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__12_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_2__12_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__12_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_1__12_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_11
   (\currentRdLineBuffer_reg[1] ,
    DI,
    S,
    \readPointer_reg[8]_0 ,
    \currentRdLineBuffer_reg[0] ,
    \readPointer_reg[8]_1 ,
    \readPointer_reg[8]_2 ,
    \currentRdLineBuffer_reg[0]_0 ,
    \readPointer_reg[8]_3 ,
    \currentRdLineBuffer_reg[0]_1 ,
    CO,
    \data_out[7]_i_62__0 ,
    \readPointer_reg[8]_4 ,
    \readPointer_reg[8]_5 ,
    \readPointer_reg[8]_6 ,
    \readPointer_reg[8]_7 ,
    \readPointer_reg[8]_8 ,
    \readPointer_reg[8]_9 ,
    \readPointer_reg[8]_10 ,
    \readPointer_reg[8]_11 ,
    \readPointer_reg[8]_12 ,
    \readPointer_reg[8]_13 ,
    \readPointer_reg[8]_14 ,
    \readPointer_reg[8]_15 ,
    \readPointer_reg[8]_16 ,
    \readPointer_reg[8]_17 ,
    \readPointer_reg[8]_18 ,
    \readPointer_reg[8]_19 ,
    \readPointer_reg[8]_20 ,
    \readPointer_reg[8]_21 ,
    \readPointer_reg[8]_22 ,
    \readPointer_reg[8]_23 ,
    axi_reset_n,
    axi_clk,
    \data_out_reg[7]_i_28_0 ,
    \data_out_reg[7]_i_32_0 ,
    \data_out_reg[7]_i_30 ,
    \data_out_reg[7]_i_30_0 ,
    \data_out_reg[7]_i_28_1 ,
    \data_out_reg[7]_i_32_1 ,
    \data_out_reg[7]_i_32_2 ,
    currentRdLineBuffer,
    \data_out[7]_i_82 ,
    data_out01_out,
    \data_out[7]_i_82_0 ,
    \data_out[7]_i_93_0 ,
    \data_out[7]_i_93_1 ,
    \data_out[7]_i_80 ,
    \data_out[7]_i_80_0 ,
    \data_out[7]_i_79 ,
    \data_out[7]_i_79_0 ,
    \data_out[7]_i_16 ,
    \data_out[7]_i_16_0 ,
    \data_out[7]_i_15 ,
    \data_out[7]_i_15_0 ,
    \data_out[7]_i_78 ,
    \data_out[7]_i_78_0 ,
    data_out0,
    \data_out[7]_i_77 ,
    \data_out[7]_i_77_0 ,
    \data_out[7]_i_77_1 ,
    \data_out[7]_i_77_2 ,
    \data_out[7]_i_72_0 ,
    \data_out[7]_i_72_1 ,
    \data_out[7]_i_72_2 ,
    \data_out[7]_i_72_3 ,
    \data_out[7]_i_75 ,
    \data_out[7]_i_75_0 ,
    \data_out[7]_i_75_1 ,
    \data_out[7]_i_75_2 ,
    \data_out[7]_i_94 ,
    \data_out[7]_i_94_0 ,
    \data_out[7]_i_89 ,
    \data_out[7]_i_89_0 ,
    \data_out[7]_i_88_0 ,
    \data_out[7]_i_88_1 ,
    \data_out[7]_i_87_0 ,
    \data_out[7]_i_87_1 ,
    \data_out[7]_i_58 ,
    \data_out[7]_i_58_0 ,
    data_out03_out,
    \data_out[7]_i_61__0 ,
    \data_out[7]_i_61__0_0 ,
    \data_out[7]_i_61__0_1 ,
    \data_out[7]_i_61__0_2 ,
    \data_out[7]_i_60__0_0 ,
    \data_out[7]_i_60__0_1 ,
    \data_out[7]_i_60__0_2 ,
    \data_out[7]_i_60__0_3 ,
    \data_out[7]_i_59__0 ,
    \data_out[7]_i_59__0_0 ,
    \data_out[7]_i_59__0_1 ,
    \data_out[7]_i_59__0_2 ,
    E,
    data_from_sobel_valid,
    Q);
  output [11:0]\currentRdLineBuffer_reg[1] ;
  output [0:0]DI;
  output [0:0]S;
  output \readPointer_reg[8]_0 ;
  output \currentRdLineBuffer_reg[0] ;
  output \readPointer_reg[8]_1 ;
  output \readPointer_reg[8]_2 ;
  output \currentRdLineBuffer_reg[0]_0 ;
  output \readPointer_reg[8]_3 ;
  output \currentRdLineBuffer_reg[0]_1 ;
  output [0:0]CO;
  output [0:0]\data_out[7]_i_62__0 ;
  output \readPointer_reg[8]_4 ;
  output \readPointer_reg[8]_5 ;
  output \readPointer_reg[8]_6 ;
  output \readPointer_reg[8]_7 ;
  output \readPointer_reg[8]_8 ;
  output \readPointer_reg[8]_9 ;
  output \readPointer_reg[8]_10 ;
  output \readPointer_reg[8]_11 ;
  output \readPointer_reg[8]_12 ;
  output \readPointer_reg[8]_13 ;
  output \readPointer_reg[8]_14 ;
  output \readPointer_reg[8]_15 ;
  output \readPointer_reg[8]_16 ;
  output \readPointer_reg[8]_17 ;
  output \readPointer_reg[8]_18 ;
  output \readPointer_reg[8]_19 ;
  output \readPointer_reg[8]_20 ;
  output \readPointer_reg[8]_21 ;
  output \readPointer_reg[8]_22 ;
  output \readPointer_reg[8]_23 ;
  input axi_reset_n;
  input axi_clk;
  input \data_out_reg[7]_i_28_0 ;
  input \data_out_reg[7]_i_32_0 ;
  input \data_out_reg[7]_i_30 ;
  input \data_out_reg[7]_i_30_0 ;
  input \data_out_reg[7]_i_28_1 ;
  input \data_out_reg[7]_i_32_1 ;
  input \data_out_reg[7]_i_32_2 ;
  input [1:0]currentRdLineBuffer;
  input \data_out[7]_i_82 ;
  input [7:0]data_out01_out;
  input \data_out[7]_i_82_0 ;
  input \data_out[7]_i_93_0 ;
  input \data_out[7]_i_93_1 ;
  input \data_out[7]_i_80 ;
  input \data_out[7]_i_80_0 ;
  input \data_out[7]_i_79 ;
  input \data_out[7]_i_79_0 ;
  input [0:0]\data_out[7]_i_16 ;
  input [0:0]\data_out[7]_i_16_0 ;
  input [0:0]\data_out[7]_i_15 ;
  input [2:0]\data_out[7]_i_15_0 ;
  input \data_out[7]_i_78 ;
  input \data_out[7]_i_78_0 ;
  input [6:0]data_out0;
  input \data_out[7]_i_77 ;
  input \data_out[7]_i_77_0 ;
  input \data_out[7]_i_77_1 ;
  input \data_out[7]_i_77_2 ;
  input \data_out[7]_i_72_0 ;
  input \data_out[7]_i_72_1 ;
  input \data_out[7]_i_72_2 ;
  input \data_out[7]_i_72_3 ;
  input \data_out[7]_i_75 ;
  input \data_out[7]_i_75_0 ;
  input \data_out[7]_i_75_1 ;
  input \data_out[7]_i_75_2 ;
  input \data_out[7]_i_94 ;
  input \data_out[7]_i_94_0 ;
  input \data_out[7]_i_89 ;
  input \data_out[7]_i_89_0 ;
  input \data_out[7]_i_88_0 ;
  input \data_out[7]_i_88_1 ;
  input \data_out[7]_i_87_0 ;
  input \data_out[7]_i_87_1 ;
  input \data_out[7]_i_58 ;
  input \data_out[7]_i_58_0 ;
  input [6:0]data_out03_out;
  input \data_out[7]_i_61__0 ;
  input \data_out[7]_i_61__0_0 ;
  input \data_out[7]_i_61__0_1 ;
  input \data_out[7]_i_61__0_2 ;
  input \data_out[7]_i_60__0_0 ;
  input \data_out[7]_i_60__0_1 ;
  input \data_out[7]_i_60__0_2 ;
  input \data_out[7]_i_60__0_3 ;
  input \data_out[7]_i_59__0 ;
  input \data_out[7]_i_59__0_0 ;
  input \data_out[7]_i_59__0_1 ;
  input \data_out[7]_i_59__0_2 ;
  input [0:0]E;
  input data_from_sobel_valid;
  input [7:0]Q;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire \currentRdLineBuffer_reg[0] ;
  wire \currentRdLineBuffer_reg[0]_0 ;
  wire \currentRdLineBuffer_reg[0]_1 ;
  wire [11:0]\currentRdLineBuffer_reg[1] ;
  wire data_from_sobel_valid;
  wire [6:0]data_out0;
  wire [7:0]data_out01_out;
  wire [6:0]data_out03_out;
  wire \data_out[0]_i_3_n_0 ;
  wire \data_out[0]_i_4_n_0 ;
  wire \data_out[1]_i_3_n_0 ;
  wire \data_out[1]_i_4_n_0 ;
  wire \data_out[2]_i_3_n_0 ;
  wire \data_out[2]_i_4_n_0 ;
  wire \data_out[3]_i_3_n_0 ;
  wire \data_out[3]_i_4_n_0 ;
  wire \data_out[4]_i_3_n_0 ;
  wire \data_out[4]_i_4_n_0 ;
  wire \data_out[5]_i_3_n_0 ;
  wire \data_out[5]_i_4_n_0 ;
  wire \data_out[6]_i_3_n_0 ;
  wire \data_out[6]_i_4_n_0 ;
  wire [0:0]\data_out[7]_i_15 ;
  wire \data_out[7]_i_155_n_0 ;
  wire \data_out[7]_i_157_n_0 ;
  wire [2:0]\data_out[7]_i_15_0 ;
  wire [0:0]\data_out[7]_i_16 ;
  wire \data_out[7]_i_161_n_0 ;
  wire \data_out[7]_i_163_n_0 ;
  wire \data_out[7]_i_164_n_0 ;
  wire \data_out[7]_i_165_n_0 ;
  wire [0:0]\data_out[7]_i_16_0 ;
  wire \data_out[7]_i_17_n_0 ;
  wire \data_out[7]_i_18_n_0 ;
  wire \data_out[7]_i_199_n_0 ;
  wire \data_out[7]_i_200_n_0 ;
  wire \data_out[7]_i_201_n_0 ;
  wire \data_out[7]_i_202_n_0 ;
  wire \data_out[7]_i_203_n_0 ;
  wire \data_out[7]_i_204_n_0 ;
  wire \data_out[7]_i_205_n_0 ;
  wire \data_out[7]_i_206_n_0 ;
  wire \data_out[7]_i_207_n_0 ;
  wire \data_out[7]_i_208_n_0 ;
  wire \data_out[7]_i_209_n_0 ;
  wire \data_out[7]_i_210_n_0 ;
  wire \data_out[7]_i_211_n_0 ;
  wire \data_out[7]_i_212_n_0 ;
  wire \data_out[7]_i_213_n_0 ;
  wire \data_out[7]_i_214_n_0 ;
  wire \data_out[7]_i_215_n_0 ;
  wire \data_out[7]_i_216_n_0 ;
  wire \data_out[7]_i_217_n_0 ;
  wire \data_out[7]_i_218_n_0 ;
  wire \data_out[7]_i_219_n_0 ;
  wire \data_out[7]_i_220_n_0 ;
  wire \data_out[7]_i_221_n_0 ;
  wire \data_out[7]_i_222_n_0 ;
  wire \data_out[7]_i_223_n_0 ;
  wire \data_out[7]_i_224_n_0 ;
  wire \data_out[7]_i_225_n_0 ;
  wire \data_out[7]_i_226_n_0 ;
  wire \data_out[7]_i_227_n_0 ;
  wire \data_out[7]_i_228_n_0 ;
  wire \data_out[7]_i_229_n_0 ;
  wire \data_out[7]_i_230_n_0 ;
  wire \data_out[7]_i_231_n_0 ;
  wire \data_out[7]_i_232_n_0 ;
  wire \data_out[7]_i_233_n_0 ;
  wire \data_out[7]_i_55__0_n_0 ;
  wire \data_out[7]_i_56__0_n_0 ;
  wire \data_out[7]_i_57__0_n_0 ;
  wire \data_out[7]_i_58 ;
  wire \data_out[7]_i_58_0 ;
  wire \data_out[7]_i_59__0 ;
  wire \data_out[7]_i_59__0_0 ;
  wire \data_out[7]_i_59__0_1 ;
  wire \data_out[7]_i_59__0_2 ;
  wire \data_out[7]_i_60__0_0 ;
  wire \data_out[7]_i_60__0_1 ;
  wire \data_out[7]_i_60__0_2 ;
  wire \data_out[7]_i_60__0_3 ;
  wire \data_out[7]_i_60__0_n_0 ;
  wire \data_out[7]_i_61__0 ;
  wire \data_out[7]_i_61__0_0 ;
  wire \data_out[7]_i_61__0_1 ;
  wire \data_out[7]_i_61__0_2 ;
  wire [0:0]\data_out[7]_i_62__0 ;
  wire \data_out[7]_i_72_0 ;
  wire \data_out[7]_i_72_1 ;
  wire \data_out[7]_i_72_2 ;
  wire \data_out[7]_i_72_3 ;
  wire \data_out[7]_i_75 ;
  wire \data_out[7]_i_75_0 ;
  wire \data_out[7]_i_75_1 ;
  wire \data_out[7]_i_75_2 ;
  wire \data_out[7]_i_77 ;
  wire \data_out[7]_i_77_0 ;
  wire \data_out[7]_i_77_1 ;
  wire \data_out[7]_i_77_2 ;
  wire \data_out[7]_i_78 ;
  wire \data_out[7]_i_78_0 ;
  wire \data_out[7]_i_79 ;
  wire \data_out[7]_i_79_0 ;
  wire \data_out[7]_i_80 ;
  wire \data_out[7]_i_80_0 ;
  wire \data_out[7]_i_82 ;
  wire \data_out[7]_i_82_0 ;
  wire \data_out[7]_i_87_0 ;
  wire \data_out[7]_i_87_1 ;
  wire \data_out[7]_i_87_n_0 ;
  wire \data_out[7]_i_88_0 ;
  wire \data_out[7]_i_88_1 ;
  wire \data_out[7]_i_88_n_0 ;
  wire \data_out[7]_i_89 ;
  wire \data_out[7]_i_89_0 ;
  wire \data_out[7]_i_90_n_0 ;
  wire \data_out[7]_i_91_n_0 ;
  wire \data_out[7]_i_92_n_0 ;
  wire \data_out[7]_i_93_0 ;
  wire \data_out[7]_i_93_1 ;
  wire \data_out[7]_i_93_n_0 ;
  wire \data_out[7]_i_94 ;
  wire \data_out[7]_i_94_0 ;
  wire \data_out_reg[7]_i_28_0 ;
  wire \data_out_reg[7]_i_28_1 ;
  wire \data_out_reg[7]_i_28_n_1 ;
  wire \data_out_reg[7]_i_28_n_2 ;
  wire \data_out_reg[7]_i_28_n_3 ;
  wire \data_out_reg[7]_i_30 ;
  wire \data_out_reg[7]_i_30_0 ;
  wire \data_out_reg[7]_i_32_0 ;
  wire \data_out_reg[7]_i_32_1 ;
  wire \data_out_reg[7]_i_32_2 ;
  wire \data_out_reg[7]_i_32_n_1 ;
  wire \data_out_reg[7]_i_32_n_2 ;
  wire \data_out_reg[7]_i_32_n_3 ;
  wire [0:0]lineBuffRdData;
  wire line_reg_r1_0_63_0_2_i_1__1_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_6_n_0;
  wire line_reg_r1_0_63_7_7_n_0;
  wire line_reg_r1_128_191_0_2_i_1__1_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_6_n_0;
  wire line_reg_r1_128_191_7_7_n_0;
  wire line_reg_r1_192_255_0_2_i_1__1_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_6_n_0;
  wire line_reg_r1_192_255_7_7_n_0;
  wire line_reg_r1_256_319_0_2_i_1__1_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_6_n_0;
  wire line_reg_r1_256_319_7_7_n_0;
  wire line_reg_r1_320_383_0_2_i_1__1_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_6_n_0;
  wire line_reg_r1_320_383_7_7_n_0;
  wire line_reg_r1_384_447_0_2_i_1__1_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_6_n_0;
  wire line_reg_r1_384_447_7_7_n_0;
  wire line_reg_r1_448_511_0_2_i_1__1_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_6_n_0;
  wire line_reg_r1_448_511_7_7_n_0;
  wire line_reg_r1_64_127_0_2_i_1__1_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_6_n_0;
  wire line_reg_r1_64_127_7_7_n_0;
  wire line_reg_r2_0_63_0_2_i_1__7_n_0;
  wire line_reg_r2_0_63_0_2_i_2__7_n_0;
  wire line_reg_r2_0_63_0_2_i_3__7_n_0;
  wire line_reg_r2_0_63_0_2_i_4__7_n_0;
  wire line_reg_r2_0_63_0_2_i_5__7_n_0;
  wire line_reg_r2_0_63_0_2_i_6__7_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_6_n_0;
  wire line_reg_r2_0_63_7_7_n_0;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_6_n_0;
  wire line_reg_r2_128_191_7_7_n_0;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_6_n_0;
  wire line_reg_r2_192_255_7_7_n_0;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_6_n_0;
  wire line_reg_r2_256_319_7_7_n_0;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_6_n_0;
  wire line_reg_r2_320_383_7_7_n_0;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_6_n_0;
  wire line_reg_r2_384_447_7_7_n_0;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_6_n_0;
  wire line_reg_r2_448_511_7_7_n_0;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_6_n_0;
  wire line_reg_r2_64_127_7_7_n_0;
  wire line_reg_r3_0_63_0_2_i_1__13_n_0;
  wire line_reg_r3_0_63_0_2_i_2__7_n_0;
  wire line_reg_r3_0_63_0_2_i_3__7_n_0;
  wire line_reg_r3_0_63_0_2_i_4__8_n_0;
  wire line_reg_r3_0_63_0_2_i_5__8_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_6_n_0;
  wire line_reg_r3_0_63_7_7_n_0;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_6_n_0;
  wire line_reg_r3_128_191_7_7_n_0;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_6_n_0;
  wire line_reg_r3_192_255_7_7_n_0;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_6_n_0;
  wire line_reg_r3_256_319_7_7_n_0;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_6_n_0;
  wire line_reg_r3_320_383_7_7_n_0;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_6_n_0;
  wire line_reg_r3_384_447_7_7_n_0;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_6_n_0;
  wire line_reg_r3_448_511_7_7_n_0;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_6_n_0;
  wire line_reg_r3_64_127_7_7_n_0;
  wire [21:4]mag_to_nms;
  wire [8:0]p_0_in__4;
  wire \readPointer[6]_i_1__1_n_0 ;
  wire \readPointer[6]_i_2__0_n_0 ;
  wire \readPointer[7]_i_1__1_n_0 ;
  wire \readPointer[8]_i_1__1_n_0 ;
  wire [8:1]readPointer_reg;
  wire \readPointer_reg[8]_0 ;
  wire \readPointer_reg[8]_1 ;
  wire \readPointer_reg[8]_10 ;
  wire \readPointer_reg[8]_11 ;
  wire \readPointer_reg[8]_12 ;
  wire \readPointer_reg[8]_13 ;
  wire \readPointer_reg[8]_14 ;
  wire \readPointer_reg[8]_15 ;
  wire \readPointer_reg[8]_16 ;
  wire \readPointer_reg[8]_17 ;
  wire \readPointer_reg[8]_18 ;
  wire \readPointer_reg[8]_19 ;
  wire \readPointer_reg[8]_2 ;
  wire \readPointer_reg[8]_20 ;
  wire \readPointer_reg[8]_21 ;
  wire \readPointer_reg[8]_22 ;
  wire \readPointer_reg[8]_23 ;
  wire \readPointer_reg[8]_3 ;
  wire \readPointer_reg[8]_4 ;
  wire \readPointer_reg[8]_5 ;
  wire \readPointer_reg[8]_6 ;
  wire \readPointer_reg[8]_7 ;
  wire \readPointer_reg[8]_8 ;
  wire \readPointer_reg[8]_9 ;
  wire [0:0]readPointer_reg__0;
  wire \writePointer[8]_i_2__1_n_0 ;
  wire \writePointer_reg_n_0_[0] ;
  wire \writePointer_reg_n_0_[1] ;
  wire \writePointer_reg_n_0_[2] ;
  wire \writePointer_reg_n_0_[3] ;
  wire \writePointer_reg_n_0_[4] ;
  wire \writePointer_reg_n_0_[5] ;
  wire \writePointer_reg_n_0_[6] ;
  wire \writePointer_reg_n_0_[7] ;
  wire \writePointer_reg_n_0_[8] ;
  wire [3:0]\NLW_data_out_reg[7]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[7]_i_32_O_UNCONNECTED ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(line_reg_r2_128_191_0_2_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_0),
        .O(\data_out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(line_reg_r2_384_447_0_2_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_0),
        .O(\data_out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(line_reg_r2_128_191_0_2_n_1),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_1),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_1),
        .O(\data_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(line_reg_r2_384_447_0_2_n_1),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_1),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_1),
        .O(\data_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(line_reg_r2_128_191_0_2_n_2),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_2),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_2),
        .O(\data_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(line_reg_r2_384_447_0_2_n_2),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_2),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_2),
        .O(\data_out[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(line_reg_r2_128_191_3_5_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_0),
        .O(\data_out[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(line_reg_r2_384_447_3_5_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_0),
        .O(\data_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(line_reg_r2_128_191_3_5_n_1),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_1),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_1),
        .O(\data_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(line_reg_r2_384_447_3_5_n_1),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_1),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_1),
        .O(\data_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(line_reg_r2_128_191_3_5_n_2),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_2),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_2),
        .O(\data_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(line_reg_r2_384_447_3_5_n_2),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_2),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_2),
        .O(\data_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_3 
       (.I0(line_reg_r2_192_255_6_6_n_0),
        .I1(line_reg_r2_128_191_6_6_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_6_6_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_6_6_n_0),
        .O(\data_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_4 
       (.I0(line_reg_r2_448_511_6_6_n_0),
        .I1(line_reg_r2_384_447_6_6_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_6_6_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_6_6_n_0),
        .O(\data_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_119 
       (.I0(\readPointer_reg[8]_20 ),
        .I1(\data_out[7]_i_59__0 ),
        .I2(\data_out[7]_i_59__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[5]),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_120 
       (.I0(\readPointer_reg[8]_21 ),
        .I1(\data_out[7]_i_59__0_1 ),
        .I2(data_out03_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_59__0_2 ),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_121 
       (.I0(\readPointer_reg[8]_18 ),
        .I1(\data_out[7]_i_60__0_0 ),
        .I2(\data_out[7]_i_60__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[3]),
        .O(mag_to_nms[4]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_122 
       (.I0(\readPointer_reg[8]_19 ),
        .I1(\data_out[7]_i_60__0_2 ),
        .I2(\data_out[7]_i_60__0_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[4]),
        .O(mag_to_nms[5]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_123 
       (.I0(\readPointer_reg[8]_16 ),
        .I1(\data_out[7]_i_61__0 ),
        .I2(data_out03_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_61__0_0 ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_124 
       (.I0(\readPointer_reg[8]_17 ),
        .I1(\data_out[7]_i_61__0_1 ),
        .I2(data_out03_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_61__0_2 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_126 
       (.I0(\readPointer_reg[8]_15 ),
        .I1(\data_out[7]_i_58 ),
        .I2(\data_out[7]_i_58_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[0]),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_135 
       (.I0(\readPointer_reg[8]_9 ),
        .I1(\data_out[7]_i_75 ),
        .I2(\data_out[7]_i_75_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[5]),
        .O(\currentRdLineBuffer_reg[1] [10]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_136 
       (.I0(\readPointer_reg[8]_10 ),
        .I1(\data_out[7]_i_75_1 ),
        .I2(data_out0[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_75_2 ),
        .O(\currentRdLineBuffer_reg[1] [11]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_137 
       (.I0(\readPointer_reg[8]_7 ),
        .I1(\data_out[7]_i_72_0 ),
        .I2(\data_out[7]_i_72_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[3]),
        .O(mag_to_nms[20]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_138 
       (.I0(\readPointer_reg[8]_8 ),
        .I1(\data_out[7]_i_72_2 ),
        .I2(\data_out[7]_i_72_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[4]),
        .O(mag_to_nms[21]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_139 
       (.I0(\readPointer_reg[8]_5 ),
        .I1(\data_out[7]_i_77 ),
        .I2(data_out0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_77_0 ),
        .O(\currentRdLineBuffer_reg[1] [8]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_140 
       (.I0(\readPointer_reg[8]_6 ),
        .I1(\data_out[7]_i_77_1 ),
        .I2(data_out0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_77_2 ),
        .O(\currentRdLineBuffer_reg[1] [9]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_142 
       (.I0(\readPointer_reg[8]_4 ),
        .I1(\data_out[7]_i_78 ),
        .I2(\data_out[7]_i_78_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[0]),
        .O(\currentRdLineBuffer_reg[1] [7]));
  LUT6 #(
    .INIT(64'h40604C6003230C20)) 
    \data_out[7]_i_143 
       (.I0(\readPointer_reg[8]_3 ),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(data_out01_out[6]),
        .I4(\data_out[7]_i_79 ),
        .I5(\data_out[7]_i_79_0 ),
        .O(\currentRdLineBuffer_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h40604C6003230C20)) 
    \data_out[7]_i_145 
       (.I0(\readPointer_reg[8]_2 ),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(data_out01_out[4]),
        .I4(\data_out[7]_i_80 ),
        .I5(\data_out[7]_i_80_0 ),
        .O(\currentRdLineBuffer_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h400360234C0C6020)) 
    \data_out[7]_i_149 
       (.I0(\readPointer_reg[8]_0 ),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(\data_out[7]_i_82 ),
        .I4(data_out01_out[0]),
        .I5(\data_out[7]_i_82_0 ),
        .O(\currentRdLineBuffer_reg[0] ));
  LUT6 #(
    .INIT(64'h40304C0C42324202)) 
    \data_out[7]_i_155 
       (.I0(\readPointer_reg[8]_3 ),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(data_out01_out[6]),
        .I4(\data_out[7]_i_79 ),
        .I5(\data_out[7]_i_79_0 ),
        .O(\data_out[7]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_156 
       (.I0(\readPointer_reg[8]_14 ),
        .I1(\data_out[7]_i_87_0 ),
        .I2(data_out01_out[7]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_87_1 ),
        .O(mag_to_nms[15]));
  LUT6 #(
    .INIT(64'h40304C0C42324202)) 
    \data_out[7]_i_157 
       (.I0(\readPointer_reg[8]_2 ),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(data_out01_out[4]),
        .I4(\data_out[7]_i_80 ),
        .I5(\data_out[7]_i_80_0 ),
        .O(\data_out[7]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_158 
       (.I0(\readPointer_reg[8]_13 ),
        .I1(\data_out[7]_i_88_0 ),
        .I2(\data_out[7]_i_88_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[5]),
        .O(mag_to_nms[13]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_160 
       (.I0(\readPointer_reg[8]_12 ),
        .I1(\data_out[7]_i_89 ),
        .I2(data_out01_out[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_89_0 ),
        .O(\currentRdLineBuffer_reg[1] [6]));
  LUT6 #(
    .INIT(64'h404230324C420C02)) 
    \data_out[7]_i_161 
       (.I0(\readPointer_reg[8]_0 ),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(\data_out[7]_i_82 ),
        .I4(data_out01_out[0]),
        .I5(\data_out[7]_i_82_0 ),
        .O(\data_out[7]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_162 
       (.I0(\readPointer_reg[8]_11 ),
        .I1(\data_out[7]_i_94 ),
        .I2(\data_out[7]_i_94_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[1]),
        .O(\currentRdLineBuffer_reg[1] [5]));
  LUT6 #(
    .INIT(64'hAAC3F09955C30F99)) 
    \data_out[7]_i_163 
       (.I0(\readPointer_reg[8]_3 ),
        .I1(\data_out[7]_i_79_0 ),
        .I2(\data_out[7]_i_79 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[6]),
        .O(\data_out[7]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'hAAC3F09955C30F99)) 
    \data_out[7]_i_164 
       (.I0(\readPointer_reg[8]_2 ),
        .I1(\data_out[7]_i_80_0 ),
        .I2(\data_out[7]_i_80 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[4]),
        .O(\data_out[7]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'hA5CCF099A5330F99)) 
    \data_out[7]_i_165 
       (.I0(\readPointer_reg[8]_1 ),
        .I1(\data_out[7]_i_93_0 ),
        .I2(data_out01_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_93_1 ),
        .O(\data_out[7]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_17 
       (.I0(line_reg_r2_192_255_7_7_n_0),
        .I1(line_reg_r2_128_191_7_7_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_64_127_7_7_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_0_63_7_7_n_0),
        .O(\data_out[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_18 
       (.I0(line_reg_r2_448_511_7_7_n_0),
        .I1(line_reg_r2_384_447_7_7_n_0),
        .I2(\readPointer[7]_i_1__1_n_0 ),
        .I3(line_reg_r2_320_383_7_7_n_0),
        .I4(\readPointer[6]_i_1__1_n_0 ),
        .I5(line_reg_r2_256_319_7_7_n_0),
        .O(\data_out[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_199 
       (.I0(line_reg_r1_192_255_6_6_n_0),
        .I1(line_reg_r1_128_191_6_6_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_6_6_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_6_6_n_0),
        .O(\data_out[7]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_200 
       (.I0(line_reg_r1_448_511_6_6_n_0),
        .I1(line_reg_r1_384_447_6_6_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_6_6_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_6_6_n_0),
        .O(\data_out[7]_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_201 
       (.I0(line_reg_r1_192_255_7_7_n_0),
        .I1(line_reg_r1_128_191_7_7_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_7_7_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_7_7_n_0),
        .O(\data_out[7]_i_201_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_202 
       (.I0(line_reg_r1_448_511_7_7_n_0),
        .I1(line_reg_r1_384_447_7_7_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_7_7_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_7_7_n_0),
        .O(\data_out[7]_i_202_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_203 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\data_out[7]_i_203_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_204 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\data_out[7]_i_204_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_205 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\data_out[7]_i_205_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_206 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\data_out[7]_i_206_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_207 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\data_out[7]_i_207_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_208 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\data_out[7]_i_208_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_209 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\data_out[7]_i_209_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_210 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\data_out[7]_i_210_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_211 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\data_out[7]_i_211_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_212 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\data_out[7]_i_212_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_213 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\data_out[7]_i_213_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_214 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\data_out[7]_i_214_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \data_out[7]_i_215 
       (.I0(readPointer_reg[8]),
        .I1(readPointer_reg[6]),
        .I2(\readPointer[6]_i_2__0_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer_reg[7]),
        .O(\data_out[7]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_216 
       (.I0(line_reg_r3_192_255_6_6_n_0),
        .I1(line_reg_r3_128_191_6_6_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_6_6_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_6_6_n_0),
        .O(\data_out[7]_i_216_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_217 
       (.I0(line_reg_r3_448_511_6_6_n_0),
        .I1(line_reg_r3_384_447_6_6_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_6_6_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_6_6_n_0),
        .O(\data_out[7]_i_217_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_218 
       (.I0(line_reg_r3_192_255_7_7_n_0),
        .I1(line_reg_r3_128_191_7_7_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_7_7_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_7_7_n_0),
        .O(\data_out[7]_i_218_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_219 
       (.I0(line_reg_r3_448_511_7_7_n_0),
        .I1(line_reg_r3_384_447_7_7_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_7_7_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_7_7_n_0),
        .O(\data_out[7]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_220 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(line_reg_r3_128_191_3_5_n_1),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_1),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_1),
        .O(\data_out[7]_i_220_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_221 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(line_reg_r3_384_447_3_5_n_1),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_1),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_1),
        .O(\data_out[7]_i_221_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_222 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(line_reg_r3_128_191_3_5_n_2),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_2),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_2),
        .O(\data_out[7]_i_222_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_223 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(line_reg_r3_384_447_3_5_n_2),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_2),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_2),
        .O(\data_out[7]_i_223_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_224 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(line_reg_r3_128_191_0_2_n_2),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_2),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_2),
        .O(\data_out[7]_i_224_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_225 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(line_reg_r3_384_447_0_2_n_2),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_2),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_2),
        .O(\data_out[7]_i_225_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_226 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(line_reg_r3_128_191_3_5_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_0),
        .O(\data_out[7]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_227 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(line_reg_r3_384_447_3_5_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_0),
        .O(\data_out[7]_i_227_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_228 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(line_reg_r3_128_191_0_2_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_0),
        .O(\data_out[7]_i_228_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_229 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(line_reg_r3_384_447_0_2_n_0),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_0),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_0),
        .O(\data_out[7]_i_229_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_230 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(line_reg_r3_128_191_0_2_n_1),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_1),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_1),
        .O(\data_out[7]_i_230_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_231 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(line_reg_r3_384_447_0_2_n_1),
        .I2(\data_out[7]_i_232_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_1),
        .I4(\data_out[7]_i_233_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_1),
        .O(\data_out[7]_i_231_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \data_out[7]_i_232 
       (.I0(readPointer_reg[7]),
        .I1(readPointer_reg[6]),
        .I2(\readPointer[6]_i_2__0_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\data_out[7]_i_232_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \data_out[7]_i_233 
       (.I0(readPointer_reg[6]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg[5]),
        .O(\data_out[7]_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_55__0 
       (.I0(\currentRdLineBuffer_reg[1] [3]),
        .I1(\data_out_reg[7]_i_28_1 ),
        .I2(\data_out_reg[7]_i_32_1 ),
        .I3(\currentRdLineBuffer_reg[1] [4]),
        .O(\data_out[7]_i_55__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_56__0 
       (.I0(mag_to_nms[4]),
        .I1(\data_out_reg[7]_i_30 ),
        .I2(\data_out_reg[7]_i_30_0 ),
        .I3(mag_to_nms[5]),
        .O(\data_out[7]_i_56__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_57__0 
       (.I0(\currentRdLineBuffer_reg[1] [1]),
        .I1(\data_out_reg[7]_i_28_0 ),
        .I2(\data_out_reg[7]_i_32_0 ),
        .I3(\currentRdLineBuffer_reg[1] [2]),
        .O(\data_out[7]_i_57__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_60__0 
       (.I0(\data_out_reg[7]_i_30 ),
        .I1(mag_to_nms[4]),
        .I2(\data_out_reg[7]_i_30_0 ),
        .I3(mag_to_nms[5]),
        .O(\data_out[7]_i_60__0_n_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_72 
       (.I0(\data_out_reg[7]_i_30_0 ),
        .I1(\data_out_reg[7]_i_30 ),
        .I2(mag_to_nms[20]),
        .I3(mag_to_nms[21]),
        .O(DI));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_76 
       (.I0(\data_out_reg[7]_i_30_0 ),
        .I1(mag_to_nms[20]),
        .I2(\data_out_reg[7]_i_30 ),
        .I3(mag_to_nms[21]),
        .O(S));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_87 
       (.I0(\data_out_reg[7]_i_32_1 ),
        .I1(\data_out[7]_i_155_n_0 ),
        .I2(mag_to_nms[15]),
        .O(\data_out[7]_i_87_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_88 
       (.I0(\data_out_reg[7]_i_30_0 ),
        .I1(\data_out[7]_i_157_n_0 ),
        .I2(mag_to_nms[13]),
        .O(\data_out[7]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_90 
       (.I0(\data_out_reg[7]_i_32_2 ),
        .I1(\data_out[7]_i_161_n_0 ),
        .I2(\currentRdLineBuffer_reg[1] [5]),
        .O(\data_out[7]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_91 
       (.I0(\data_out_reg[7]_i_32_1 ),
        .I1(\data_out[7]_i_163_n_0 ),
        .I2(mag_to_nms[15]),
        .O(\data_out[7]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_92 
       (.I0(\data_out_reg[7]_i_30_0 ),
        .I1(\data_out[7]_i_164_n_0 ),
        .I2(mag_to_nms[13]),
        .O(\data_out[7]_i_92_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_93 
       (.I0(\data_out_reg[7]_i_32_0 ),
        .I1(\data_out[7]_i_165_n_0 ),
        .I2(\currentRdLineBuffer_reg[1] [6]),
        .O(\data_out[7]_i_93_n_0 ));
  MUXF7 \data_out_reg[0]_i_2 
       (.I0(\data_out[0]_i_3_n_0 ),
        .I1(\data_out[0]_i_4_n_0 ),
        .O(\readPointer_reg[8]_0 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  MUXF7 \data_out_reg[1]_i_2 
       (.I0(\data_out[1]_i_3_n_0 ),
        .I1(\data_out[1]_i_4_n_0 ),
        .O(\readPointer_reg[8]_11 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  MUXF7 \data_out_reg[2]_i_2 
       (.I0(\data_out[2]_i_3_n_0 ),
        .I1(\data_out[2]_i_4_n_0 ),
        .O(\readPointer_reg[8]_1 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  MUXF7 \data_out_reg[3]_i_2 
       (.I0(\data_out[3]_i_3_n_0 ),
        .I1(\data_out[3]_i_4_n_0 ),
        .O(\readPointer_reg[8]_12 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  MUXF7 \data_out_reg[4]_i_2 
       (.I0(\data_out[4]_i_3_n_0 ),
        .I1(\data_out[4]_i_4_n_0 ),
        .O(\readPointer_reg[8]_2 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  MUXF7 \data_out_reg[5]_i_2 
       (.I0(\data_out[5]_i_3_n_0 ),
        .I1(\data_out[5]_i_4_n_0 ),
        .O(\readPointer_reg[8]_13 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  MUXF7 \data_out_reg[6]_i_2 
       (.I0(\data_out[6]_i_3_n_0 ),
        .I1(\data_out[6]_i_4_n_0 ),
        .O(\readPointer_reg[8]_3 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  MUXF7 \data_out_reg[7]_i_183 
       (.I0(\data_out[7]_i_199_n_0 ),
        .I1(\data_out[7]_i_200_n_0 ),
        .O(\readPointer_reg[8]_9 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_184 
       (.I0(\data_out[7]_i_201_n_0 ),
        .I1(\data_out[7]_i_202_n_0 ),
        .O(\readPointer_reg[8]_10 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_185 
       (.I0(\data_out[7]_i_203_n_0 ),
        .I1(\data_out[7]_i_204_n_0 ),
        .O(\readPointer_reg[8]_7 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_186 
       (.I0(\data_out[7]_i_205_n_0 ),
        .I1(\data_out[7]_i_206_n_0 ),
        .O(\readPointer_reg[8]_8 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_187 
       (.I0(\data_out[7]_i_207_n_0 ),
        .I1(\data_out[7]_i_208_n_0 ),
        .O(\readPointer_reg[8]_5 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_188 
       (.I0(\data_out[7]_i_209_n_0 ),
        .I1(\data_out[7]_i_210_n_0 ),
        .O(\readPointer_reg[8]_6 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_189 
       (.I0(\data_out[7]_i_211_n_0 ),
        .I1(\data_out[7]_i_212_n_0 ),
        .O(\readPointer_reg[8]_22 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_190 
       (.I0(\data_out[7]_i_213_n_0 ),
        .I1(\data_out[7]_i_214_n_0 ),
        .O(\readPointer_reg[8]_4 ),
        .S(readPointer_reg[8]));
  MUXF7 \data_out_reg[7]_i_191 
       (.I0(\data_out[7]_i_216_n_0 ),
        .I1(\data_out[7]_i_217_n_0 ),
        .O(\readPointer_reg[8]_20 ),
        .S(\data_out[7]_i_215_n_0 ));
  MUXF7 \data_out_reg[7]_i_192 
       (.I0(\data_out[7]_i_218_n_0 ),
        .I1(\data_out[7]_i_219_n_0 ),
        .O(\readPointer_reg[8]_21 ),
        .S(\data_out[7]_i_215_n_0 ));
  MUXF7 \data_out_reg[7]_i_193 
       (.I0(\data_out[7]_i_220_n_0 ),
        .I1(\data_out[7]_i_221_n_0 ),
        .O(\readPointer_reg[8]_18 ),
        .S(\data_out[7]_i_215_n_0 ));
  MUXF7 \data_out_reg[7]_i_194 
       (.I0(\data_out[7]_i_222_n_0 ),
        .I1(\data_out[7]_i_223_n_0 ),
        .O(\readPointer_reg[8]_19 ),
        .S(\data_out[7]_i_215_n_0 ));
  MUXF7 \data_out_reg[7]_i_195 
       (.I0(\data_out[7]_i_224_n_0 ),
        .I1(\data_out[7]_i_225_n_0 ),
        .O(\readPointer_reg[8]_16 ),
        .S(\data_out[7]_i_215_n_0 ));
  MUXF7 \data_out_reg[7]_i_196 
       (.I0(\data_out[7]_i_226_n_0 ),
        .I1(\data_out[7]_i_227_n_0 ),
        .O(\readPointer_reg[8]_17 ),
        .S(\data_out[7]_i_215_n_0 ));
  MUXF7 \data_out_reg[7]_i_197 
       (.I0(\data_out[7]_i_228_n_0 ),
        .I1(\data_out[7]_i_229_n_0 ),
        .O(\readPointer_reg[8]_23 ),
        .S(\data_out[7]_i_215_n_0 ));
  MUXF7 \data_out_reg[7]_i_198 
       (.I0(\data_out[7]_i_230_n_0 ),
        .I1(\data_out[7]_i_231_n_0 ),
        .O(\readPointer_reg[8]_15 ),
        .S(\data_out[7]_i_215_n_0 ));
  CARRY4 \data_out_reg[7]_i_28 
       (.CI(1'b0),
        .CO({\data_out[7]_i_62__0 ,\data_out_reg[7]_i_28_n_1 ,\data_out_reg[7]_i_28_n_2 ,\data_out_reg[7]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_55__0_n_0 ,\data_out[7]_i_56__0_n_0 ,\data_out[7]_i_57__0_n_0 ,\data_out[7]_i_15 }),
        .O(\NLW_data_out_reg[7]_i_28_O_UNCONNECTED [3:0]),
        .S({\data_out[7]_i_15_0 [2],\data_out[7]_i_60__0_n_0 ,\data_out[7]_i_15_0 [1:0]}));
  CARRY4 \data_out_reg[7]_i_32 
       (.CI(1'b0),
        .CO({CO,\data_out_reg[7]_i_32_n_1 ,\data_out_reg[7]_i_32_n_2 ,\data_out_reg[7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_87_n_0 ,\data_out[7]_i_88_n_0 ,\data_out[7]_i_16 ,\data_out[7]_i_90_n_0 }),
        .O(\NLW_data_out_reg[7]_i_32_O_UNCONNECTED [3:0]),
        .S({\data_out[7]_i_91_n_0 ,\data_out[7]_i_92_n_0 ,\data_out[7]_i_93_n_0 ,\data_out[7]_i_16_0 }));
  MUXF7 \data_out_reg[7]_i_7 
       (.I0(\data_out[7]_i_17_n_0 ),
        .I1(\data_out[7]_i_18_n_0 ),
        .O(\readPointer_reg[8]_14 ),
        .S(\readPointer[8]_i_1__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1__1
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_128_191_0_2_i_1__1
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(data_from_sobel_valid),
        .I4(axi_reset_n),
        .O(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_192_255_0_2_i_1__1
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_256_319_0_2_i_1__1
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[7] ),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(data_from_sobel_valid),
        .I4(axi_reset_n),
        .O(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_320_383_0_2_i_1__1
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_384_447_0_2_i_1__1
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(\writePointer_reg_n_0_[7] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    line_reg_r1_448_511_0_2_i_1__1
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(data_from_sobel_valid),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_64_127_0_2_i_1__1
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(data_from_sobel_valid),
        .I4(axi_reset_n),
        .O(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__7
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_1__7_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__7
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__7
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3__7_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__7
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__7
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__7
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6__7_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_0_63_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_0_63_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_128_191_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_128_191_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_192_255_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_192_255_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_256_319_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_256_319_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_320_383_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_320_383_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_384_447_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_384_447_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_448_511_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_448_511_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__7_n_0,line_reg_r2_0_63_0_2_i_2__7_n_0,line_reg_r2_0_63_0_2_i_3__7_n_0,line_reg_r2_0_63_0_2_i_4__7_n_0,line_reg_r2_0_63_0_2_i_5__7_n_0,line_reg_r2_0_63_0_2_i_6__7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_64_127_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_64_127_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__13
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[4]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r3_0_63_0_2_i_2__7
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_2__7_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__7
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__8
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__8
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__8_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__13_n_0,line_reg_r3_0_63_0_2_i_2__7_n_0,line_reg_r3_0_63_0_2_i_3__7_n_0,line_reg_r3_0_63_0_2_i_4__8_n_0,line_reg_r3_0_63_0_2_i_5__8_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__7_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__7_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__13_n_0),
        .SPO(NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__10 
       (.I0(E),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .O(lineBuffRdData));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \readPointer[6]_i_1__1 
       (.I0(readPointer_reg[6]),
        .I1(readPointer_reg__0),
        .I2(\readPointer[6]_i_2__0_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\readPointer[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \readPointer[6]_i_2__0 
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[4]),
        .O(\readPointer[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \readPointer[7]_i_1__1 
       (.I0(readPointer_reg[7]),
        .I1(readPointer_reg[6]),
        .I2(\readPointer[6]_i_2__0_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer_reg__0),
        .O(\readPointer[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \readPointer[8]_i_1__1 
       (.I0(readPointer_reg[8]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[5]),
        .I3(\readPointer[6]_i_2__0_n_0 ),
        .I4(readPointer_reg[6]),
        .I5(readPointer_reg[7]),
        .O(\readPointer[8]_i_1__1_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__7_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__7_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__7_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__7_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__7_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__7_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[6] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[6]_i_1__1_n_0 ),
        .Q(readPointer_reg[6]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[7] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[7]_i_1__1_n_0 ),
        .Q(readPointer_reg[7]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[8] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[8]_i_1__1_n_0 ),
        .Q(readPointer_reg[8]),
        .R(axi_reset_n));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \writePointer[0]_i_1__1 
       (.I0(\writePointer_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \writePointer[1]_i_1__1 
       (.I0(\writePointer_reg_n_0_[0] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \writePointer[2]_i_1__1 
       (.I0(\writePointer_reg_n_0_[2] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \writePointer[3]_i_1__1 
       (.I0(\writePointer_reg_n_0_[1] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[4]_i_1__1 
       (.I0(\writePointer_reg_n_0_[4] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[2] ),
        .I4(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[5]_i_1__1 
       (.I0(\writePointer_reg_n_0_[5] ),
        .I1(\writePointer_reg_n_0_[3] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[0] ),
        .I4(\writePointer_reg_n_0_[1] ),
        .I5(\writePointer_reg_n_0_[4] ),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \writePointer[6]_i_1__1 
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[4] ),
        .I2(\writePointer[8]_i_2__1_n_0 ),
        .I3(\writePointer_reg_n_0_[5] ),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[7]_i_1__1 
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[5] ),
        .I2(\writePointer[8]_i_2__1_n_0 ),
        .I3(\writePointer_reg_n_0_[4] ),
        .I4(\writePointer_reg_n_0_[6] ),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[8]_i_1__1 
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(\writePointer_reg_n_0_[6] ),
        .I2(\writePointer_reg_n_0_[4] ),
        .I3(\writePointer[8]_i_2__1_n_0 ),
        .I4(\writePointer_reg_n_0_[5] ),
        .I5(\writePointer_reg_n_0_[7] ),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \writePointer[8]_i_2__1 
       (.I0(\writePointer_reg_n_0_[3] ),
        .I1(\writePointer_reg_n_0_[2] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[1] ),
        .O(\writePointer[8]_i_2__1_n_0 ));
  FDRE \writePointer_reg[0] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[0]),
        .Q(\writePointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[1] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[1]),
        .Q(\writePointer_reg_n_0_[1] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[2] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[2]),
        .Q(\writePointer_reg_n_0_[2] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[3] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[3]),
        .Q(\writePointer_reg_n_0_[3] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[4] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[4]),
        .Q(\writePointer_reg_n_0_[4] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[5] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[5]),
        .Q(\writePointer_reg_n_0_[5] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[6] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[6]),
        .Q(\writePointer_reg_n_0_[6] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[7] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[7]),
        .Q(\writePointer_reg_n_0_[7] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[8] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[8]),
        .Q(\writePointer_reg_n_0_[8] ),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_12
   (\currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    S,
    \currentRdLineBuffer_reg[1]_5 ,
    \currentRdLineBuffer_reg[1]_6 ,
    \currentRdLineBuffer_reg[1]_7 ,
    \currentRdLineBuffer_reg[1]_8 ,
    axi_clk_0,
    \currentRdLineBuffer_reg[1]_9 ,
    \currentRdLineBuffer_reg[1]_10 ,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    \data_out_reg[7]_i_30_0 ,
    \data_out_reg[7]_i_27_0 ,
    \data_out_reg[7]_i_33_0 ,
    \data_out[7]_i_94_0 ,
    \data_out[7]_i_94_1 ,
    currentRdLineBuffer,
    data_out01_out,
    \data_out_reg[7]_i_31_0 ,
    \data_out_reg[7]_i_31_1 ,
    \data_out_reg[7]_i_32 ,
    \data_out_reg[7]_i_31_2 ,
    \data_out_reg[7]_i_31_3 ,
    dir_to_nms,
    CO,
    \data_out_reg[7]_i_6_0 ,
    \data_out_reg[7]_i_6_1 ,
    DI,
    \data_out[7]_i_16_0 ,
    \data_out[7]_i_16_1 ,
    \data_out[7]_i_16_2 ,
    \data_out[7]_i_15_0 ,
    \data_out[7]_i_15_1 ,
    \data_out[7]_i_16_3 ,
    \data_out[7]_i_16_4 ,
    \data_out[7]_i_15_2 ,
    \data_out[7]_i_15_3 ,
    \data_out[7]_i_74_0 ,
    \data_out[7]_i_74_1 ,
    data_out0,
    \data_out[7]_i_106_0 ,
    \data_out[7]_i_106_1 ,
    \data_out[7]_i_105_0 ,
    \data_out[7]_i_105_1 ,
    \data_out[7]_i_105_2 ,
    \data_out[7]_i_105_3 ,
    \data_out[7]_i_108 ,
    \data_out[7]_i_108_0 ,
    \data_out[7]_i_103_0 ,
    \data_out[7]_i_103_1 ,
    \data_out[7]_i_103_2 ,
    \data_out[7]_i_103_3 ,
    \data_out_reg[1] ,
    \data_out_reg[1]_0 ,
    \data_out_reg[2] ,
    \data_out_reg[2]_0 ,
    \data_out_reg[3] ,
    \data_out_reg[3]_0 ,
    \data_out_reg[4] ,
    \data_out_reg[4]_0 ,
    \data_out_reg[6] ,
    \data_out_reg[6]_0 ,
    \data_out_reg[7] ,
    \data_out_reg[7]_0 ,
    \data_out[7]_i_62__0_0 ,
    \data_out[7]_i_62__0_1 ,
    data_out03_out,
    \data_out[7]_i_98__0 ,
    \data_out[7]_i_98__0_0 ,
    \data_out[7]_i_101__0_0 ,
    \data_out[7]_i_101__0_1 ,
    \data_out[7]_i_101__0_2 ,
    \data_out[7]_i_101__0_3 ,
    \data_out[7]_i_100__0_0 ,
    \data_out[7]_i_100__0_1 ,
    \data_out[7]_i_99__0_0 ,
    \data_out[7]_i_99__0_1 ,
    \data_out[7]_i_99__0_2 ,
    \data_out[7]_i_99__0_3 ,
    E,
    Q);
  output [2:0]\currentRdLineBuffer_reg[1] ;
  output [1:0]\currentRdLineBuffer_reg[1]_0 ;
  output \currentRdLineBuffer_reg[1]_1 ;
  output [0:0]\currentRdLineBuffer_reg[1]_2 ;
  output \currentRdLineBuffer_reg[1]_3 ;
  output \currentRdLineBuffer_reg[1]_4 ;
  output [1:0]S;
  output \currentRdLineBuffer_reg[1]_5 ;
  output \currentRdLineBuffer_reg[1]_6 ;
  output \currentRdLineBuffer_reg[1]_7 ;
  output [0:0]\currentRdLineBuffer_reg[1]_8 ;
  output axi_clk_0;
  output [0:0]\currentRdLineBuffer_reg[1]_9 ;
  output \currentRdLineBuffer_reg[1]_10 ;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input \data_out_reg[7]_i_30_0 ;
  input [24:0]\data_out_reg[7]_i_27_0 ;
  input \data_out_reg[7]_i_33_0 ;
  input \data_out[7]_i_94_0 ;
  input \data_out[7]_i_94_1 ;
  input [1:0]currentRdLineBuffer;
  input [6:0]data_out01_out;
  input \data_out_reg[7]_i_31_0 ;
  input \data_out_reg[7]_i_31_1 ;
  input \data_out_reg[7]_i_32 ;
  input \data_out_reg[7]_i_31_2 ;
  input \data_out_reg[7]_i_31_3 ;
  input [2:0]dir_to_nms;
  input [0:0]CO;
  input [0:0]\data_out_reg[7]_i_6_0 ;
  input [0:0]\data_out_reg[7]_i_6_1 ;
  input [0:0]DI;
  input [0:0]\data_out[7]_i_16_0 ;
  input [0:0]\data_out[7]_i_16_1 ;
  input [0:0]\data_out[7]_i_16_2 ;
  input [0:0]\data_out[7]_i_15_0 ;
  input [0:0]\data_out[7]_i_15_1 ;
  input [0:0]\data_out[7]_i_16_3 ;
  input [2:0]\data_out[7]_i_16_4 ;
  input [1:0]\data_out[7]_i_15_2 ;
  input [1:0]\data_out[7]_i_15_3 ;
  input \data_out[7]_i_74_0 ;
  input \data_out[7]_i_74_1 ;
  input [6:0]data_out0;
  input \data_out[7]_i_106_0 ;
  input \data_out[7]_i_106_1 ;
  input \data_out[7]_i_105_0 ;
  input \data_out[7]_i_105_1 ;
  input \data_out[7]_i_105_2 ;
  input \data_out[7]_i_105_3 ;
  input \data_out[7]_i_108 ;
  input \data_out[7]_i_108_0 ;
  input \data_out[7]_i_103_0 ;
  input \data_out[7]_i_103_1 ;
  input \data_out[7]_i_103_2 ;
  input \data_out[7]_i_103_3 ;
  input \data_out_reg[1] ;
  input \data_out_reg[1]_0 ;
  input \data_out_reg[2] ;
  input \data_out_reg[2]_0 ;
  input \data_out_reg[3] ;
  input \data_out_reg[3]_0 ;
  input \data_out_reg[4] ;
  input \data_out_reg[4]_0 ;
  input \data_out_reg[6] ;
  input \data_out_reg[6]_0 ;
  input \data_out_reg[7] ;
  input \data_out_reg[7]_0 ;
  input \data_out[7]_i_62__0_0 ;
  input \data_out[7]_i_62__0_1 ;
  input [6:0]data_out03_out;
  input \data_out[7]_i_98__0 ;
  input \data_out[7]_i_98__0_0 ;
  input \data_out[7]_i_101__0_0 ;
  input \data_out[7]_i_101__0_1 ;
  input \data_out[7]_i_101__0_2 ;
  input \data_out[7]_i_101__0_3 ;
  input \data_out[7]_i_100__0_0 ;
  input \data_out[7]_i_100__0_1 ;
  input \data_out[7]_i_99__0_0 ;
  input \data_out[7]_i_99__0_1 ;
  input \data_out[7]_i_99__0_2 ;
  input \data_out[7]_i_99__0_3 ;
  input [0:0]E;
  input [7:0]Q;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [1:0]S;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [2:0]\currentRdLineBuffer_reg[1] ;
  wire [1:0]\currentRdLineBuffer_reg[1]_0 ;
  wire \currentRdLineBuffer_reg[1]_1 ;
  wire \currentRdLineBuffer_reg[1]_10 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_2 ;
  wire \currentRdLineBuffer_reg[1]_3 ;
  wire \currentRdLineBuffer_reg[1]_4 ;
  wire \currentRdLineBuffer_reg[1]_5 ;
  wire \currentRdLineBuffer_reg[1]_6 ;
  wire \currentRdLineBuffer_reg[1]_7 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_8 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_9 ;
  wire [6:0]data_out0;
  wire [6:0]data_out01_out;
  wire [6:0]data_out03_out;
  wire \data_out[7]_i_100__0_0 ;
  wire \data_out[7]_i_100__0_1 ;
  wire \data_out[7]_i_100__0_n_0 ;
  wire \data_out[7]_i_101__0_0 ;
  wire \data_out[7]_i_101__0_1 ;
  wire \data_out[7]_i_101__0_2 ;
  wire \data_out[7]_i_101__0_3 ;
  wire \data_out[7]_i_101__0_n_0 ;
  wire \data_out[7]_i_103_0 ;
  wire \data_out[7]_i_103_1 ;
  wire \data_out[7]_i_103_2 ;
  wire \data_out[7]_i_103_3 ;
  wire \data_out[7]_i_103_n_0 ;
  wire \data_out[7]_i_105_0 ;
  wire \data_out[7]_i_105_1 ;
  wire \data_out[7]_i_105_2 ;
  wire \data_out[7]_i_105_3 ;
  wire \data_out[7]_i_105_n_0 ;
  wire \data_out[7]_i_106_0 ;
  wire \data_out[7]_i_106_1 ;
  wire \data_out[7]_i_106_n_0 ;
  wire \data_out[7]_i_107_n_0 ;
  wire \data_out[7]_i_108 ;
  wire \data_out[7]_i_108_0 ;
  wire \data_out[7]_i_109_n_0 ;
  wire \data_out[7]_i_110_n_0 ;
  wire [0:0]\data_out[7]_i_15_0 ;
  wire [0:0]\data_out[7]_i_15_1 ;
  wire [1:0]\data_out[7]_i_15_2 ;
  wire [1:0]\data_out[7]_i_15_3 ;
  wire \data_out[7]_i_15_n_0 ;
  wire \data_out[7]_i_166_n_0 ;
  wire [0:0]\data_out[7]_i_16_0 ;
  wire [0:0]\data_out[7]_i_16_1 ;
  wire [0:0]\data_out[7]_i_16_2 ;
  wire [0:0]\data_out[7]_i_16_3 ;
  wire [2:0]\data_out[7]_i_16_4 ;
  wire \data_out[7]_i_16_n_0 ;
  wire \data_out[7]_i_47_n_0 ;
  wire \data_out[7]_i_49_n_0 ;
  wire \data_out[7]_i_51_n_0 ;
  wire \data_out[7]_i_53_n_0 ;
  wire \data_out[7]_i_62__0_0 ;
  wire \data_out[7]_i_62__0_1 ;
  wire \data_out[7]_i_71_n_0 ;
  wire \data_out[7]_i_73_n_0 ;
  wire \data_out[7]_i_74_0 ;
  wire \data_out[7]_i_74_1 ;
  wire \data_out[7]_i_74_n_0 ;
  wire \data_out[7]_i_75_n_0 ;
  wire \data_out[7]_i_77_n_0 ;
  wire \data_out[7]_i_78_n_0 ;
  wire \data_out[7]_i_79_n_0 ;
  wire \data_out[7]_i_81_n_0 ;
  wire \data_out[7]_i_82_n_0 ;
  wire \data_out[7]_i_86_n_0 ;
  wire \data_out[7]_i_94_0 ;
  wire \data_out[7]_i_94_1 ;
  wire \data_out[7]_i_95__0_n_0 ;
  wire \data_out[7]_i_96__0_n_0 ;
  wire \data_out[7]_i_97__0_n_0 ;
  wire \data_out[7]_i_98__0 ;
  wire \data_out[7]_i_98__0_0 ;
  wire \data_out[7]_i_99__0_0 ;
  wire \data_out[7]_i_99__0_1 ;
  wire \data_out[7]_i_99__0_2 ;
  wire \data_out[7]_i_99__0_3 ;
  wire \data_out[7]_i_99__0_n_0 ;
  wire \data_out_reg[1] ;
  wire \data_out_reg[1]_0 ;
  wire \data_out_reg[2] ;
  wire \data_out_reg[2]_0 ;
  wire \data_out_reg[3] ;
  wire \data_out_reg[3]_0 ;
  wire \data_out_reg[4] ;
  wire \data_out_reg[4]_0 ;
  wire \data_out_reg[6] ;
  wire \data_out_reg[6]_0 ;
  wire \data_out_reg[7] ;
  wire \data_out_reg[7]_0 ;
  wire [24:0]\data_out_reg[7]_i_27_0 ;
  wire \data_out_reg[7]_i_27_n_1 ;
  wire \data_out_reg[7]_i_27_n_2 ;
  wire \data_out_reg[7]_i_27_n_3 ;
  wire \data_out_reg[7]_i_30_0 ;
  wire \data_out_reg[7]_i_30_n_1 ;
  wire \data_out_reg[7]_i_30_n_2 ;
  wire \data_out_reg[7]_i_30_n_3 ;
  wire \data_out_reg[7]_i_31_0 ;
  wire \data_out_reg[7]_i_31_1 ;
  wire \data_out_reg[7]_i_31_2 ;
  wire \data_out_reg[7]_i_31_3 ;
  wire \data_out_reg[7]_i_31_n_1 ;
  wire \data_out_reg[7]_i_31_n_2 ;
  wire \data_out_reg[7]_i_31_n_3 ;
  wire \data_out_reg[7]_i_32 ;
  wire \data_out_reg[7]_i_33_0 ;
  wire \data_out_reg[7]_i_33_n_1 ;
  wire \data_out_reg[7]_i_33_n_2 ;
  wire \data_out_reg[7]_i_33_n_3 ;
  wire \data_out_reg[7]_i_34_n_1 ;
  wire \data_out_reg[7]_i_34_n_2 ;
  wire \data_out_reg[7]_i_34_n_3 ;
  wire [0:0]\data_out_reg[7]_i_6_0 ;
  wire [0:0]\data_out_reg[7]_i_6_1 ;
  wire [2:0]dir_to_nms;
  wire [1:1]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__10_n_0;
  wire line_reg_r2_0_63_0_2_i_2__10_n_0;
  wire line_reg_r2_0_63_0_2_i_3__10_n_0;
  wire line_reg_r2_0_63_0_2_i_4__10_n_0;
  wire line_reg_r2_0_63_0_2_i_5__10_n_0;
  wire line_reg_r2_0_63_0_2_i_6__10_n_0;
  wire line_reg_r3_0_63_0_2_i_1__7_n_0;
  wire line_reg_r3_0_63_0_2_i_2__10_n_0;
  wire line_reg_r3_0_63_0_2_i_3__10_n_0;
  wire line_reg_r3_0_63_0_2_i_4__9_n_0;
  wire line_reg_r3_0_63_0_2_i_5__9_n_0;
  wire [47:0]mag_to_nms;
  wire \n1/data_out20_in ;
  wire \n1/data_out22_in ;
  wire \n1/data_out24_in ;
  wire \n1/data_out27_in ;
  wire \n1/data_out28_in ;
  wire [5:1]readPointer_reg;
  wire [0:0]readPointer_reg__0;
  wire [3:0]\NLW_data_out_reg[7]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[7]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[7]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[7]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[7]_i_34_O_UNCONNECTED ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[1]_i_1 
       (.I0(axi_clk_8),
        .I1(\data_out_reg[1] ),
        .I2(data_out01_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out_reg[1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[2]_i_1 
       (.I0(axi_clk_9),
        .I1(\data_out_reg[2] ),
        .I2(\data_out_reg[2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[2]),
        .O(\currentRdLineBuffer_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[3]_i_1 
       (.I0(axi_clk_10),
        .I1(\data_out_reg[3] ),
        .I2(\data_out_reg[3]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[3]),
        .O(\currentRdLineBuffer_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[4]_i_1 
       (.I0(axi_clk_11),
        .I1(\data_out_reg[4] ),
        .I2(data_out01_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out_reg[4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[6]_i_1 
       (.I0(axi_clk_12),
        .I1(\data_out_reg[6] ),
        .I2(data_out01_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out_reg[6]_0 ),
        .O(\currentRdLineBuffer_reg[1]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_100__0 
       (.I0(\currentRdLineBuffer_reg[1]_5 ),
        .I1(mag_to_nms[28]),
        .I2(\data_out_reg[7]_i_33_0 ),
        .I3(\data_out_reg[7]_i_27_0 [12]),
        .O(\data_out[7]_i_100__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_101__0 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(mag_to_nms[26]),
        .I2(\currentRdLineBuffer_reg[1]_4 ),
        .I3(mag_to_nms[27]),
        .O(\data_out[7]_i_101__0_n_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_103 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .I2(mag_to_nms[46]),
        .I3(mag_to_nms[47]),
        .O(\data_out[7]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_105 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\currentRdLineBuffer_reg[1]_3 ),
        .I2(mag_to_nms[42]),
        .I3(mag_to_nms[43]),
        .O(\data_out[7]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_106 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\data_out_reg[7]_i_30_0 ),
        .I2(\data_out_reg[7]_i_27_0 [13]),
        .I3(mag_to_nms[41]),
        .O(\data_out[7]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_107 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(mag_to_nms[46]),
        .I2(\currentRdLineBuffer_reg[1]_6 ),
        .I3(mag_to_nms[47]),
        .O(\data_out[7]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_109 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(mag_to_nms[42]),
        .I2(\currentRdLineBuffer_reg[1]_3 ),
        .I3(mag_to_nms[43]),
        .O(\data_out[7]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_110 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\data_out_reg[7]_i_27_0 [13]),
        .I2(\data_out_reg[7]_i_30_0 ),
        .I3(mag_to_nms[41]),
        .O(\data_out[7]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_125 
       (.I0(axi_clk_14),
        .I1(\data_out[7]_i_62__0_0 ),
        .I2(\data_out[7]_i_62__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[0]),
        .O(mag_to_nms[0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_141 
       (.I0(axi_clk_1),
        .I1(\data_out[7]_i_74_0 ),
        .I2(\data_out[7]_i_74_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[0]),
        .O(mag_to_nms[16]));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \data_out[7]_i_15 
       (.I0(\n1/data_out20_in ),
        .I1(\data_out_reg[7]_i_6_0 ),
        .I2(dir_to_nms[2]),
        .I3(\data_out_reg[7]_i_6_1 ),
        .I4(\n1/data_out24_in ),
        .O(\data_out[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0302030203020357)) 
    \data_out[7]_i_16 
       (.I0(dir_to_nms[2]),
        .I1(\n1/data_out22_in ),
        .I2(CO),
        .I3(dir_to_nms[1]),
        .I4(\n1/data_out28_in ),
        .I5(\n1/data_out27_in ),
        .O(\data_out[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF099CCA50F9933A5)) 
    \data_out[7]_i_166 
       (.I0(axi_clk_0),
        .I1(\data_out[7]_i_94_0 ),
        .I2(\data_out[7]_i_94_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[0]),
        .O(\data_out[7]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_167 
       (.I0(axi_clk_19),
        .I1(\data_out[7]_i_99__0_0 ),
        .I2(data_out03_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_99__0_1 ),
        .O(mag_to_nms[30]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_168 
       (.I0(axi_clk_20),
        .I1(\data_out[7]_i_99__0_2 ),
        .I2(\data_out[7]_i_99__0_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[6]),
        .O(mag_to_nms[31]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_169 
       (.I0(axi_clk_18),
        .I1(\data_out[7]_i_100__0_0 ),
        .I2(data_out03_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_100__0_1 ),
        .O(mag_to_nms[28]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_171 
       (.I0(axi_clk_16),
        .I1(\data_out[7]_i_101__0_0 ),
        .I2(\data_out[7]_i_101__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[2]),
        .O(mag_to_nms[26]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_172 
       (.I0(axi_clk_17),
        .I1(\data_out[7]_i_101__0_2 ),
        .I2(\data_out[7]_i_101__0_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[3]),
        .O(mag_to_nms[27]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_174 
       (.I0(axi_clk_15),
        .I1(\data_out[7]_i_98__0 ),
        .I2(data_out03_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_98__0_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_175 
       (.I0(axi_clk_6),
        .I1(\data_out[7]_i_103_0 ),
        .I2(data_out0[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_103_1 ),
        .O(mag_to_nms[46]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_176 
       (.I0(axi_clk_7),
        .I1(\data_out[7]_i_103_2 ),
        .I2(\data_out[7]_i_103_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[6]),
        .O(mag_to_nms[47]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_177 
       (.I0(axi_clk_5),
        .I1(\data_out[7]_i_108 ),
        .I2(data_out0[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_108_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_179 
       (.I0(axi_clk_3),
        .I1(\data_out[7]_i_105_0 ),
        .I2(\data_out[7]_i_105_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[2]),
        .O(mag_to_nms[42]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_180 
       (.I0(axi_clk_4),
        .I1(\data_out[7]_i_105_2 ),
        .I2(\data_out[7]_i_105_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[3]),
        .O(mag_to_nms[43]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_182 
       (.I0(axi_clk_2),
        .I1(\data_out[7]_i_106_0 ),
        .I2(data_out0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_106_1 ),
        .O(mag_to_nms[41]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_3 
       (.I0(axi_clk_13),
        .I1(\data_out_reg[7] ),
        .I2(\data_out_reg[7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[6]),
        .O(\currentRdLineBuffer_reg[1]_7 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_47 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .I2(\data_out_reg[7]_i_27_0 [23]),
        .I3(\data_out_reg[7]_i_27_0 [24]),
        .O(\data_out[7]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_49 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\currentRdLineBuffer_reg[1]_3 ),
        .I2(\data_out_reg[7]_i_27_0 [21]),
        .I3(\data_out_reg[7]_i_27_0 [22]),
        .O(\data_out[7]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_51 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\data_out_reg[7]_i_27_0 [23]),
        .I2(\currentRdLineBuffer_reg[1]_6 ),
        .I3(\data_out_reg[7]_i_27_0 [24]),
        .O(\data_out[7]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_53 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\data_out_reg[7]_i_27_0 [21]),
        .I2(\currentRdLineBuffer_reg[1]_3 ),
        .I3(\data_out_reg[7]_i_27_0 [22]),
        .O(\data_out[7]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_58 
       (.I0(mag_to_nms[0]),
        .I1(\data_out_reg[7]_i_30_0 ),
        .I2(\currentRdLineBuffer_reg[1]_1 ),
        .I3(\data_out_reg[7]_i_27_0 [0]),
        .O(\currentRdLineBuffer_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_59__0 
       (.I0(\currentRdLineBuffer_reg[1]_6 ),
        .I1(\data_out_reg[7]_i_27_0 [3]),
        .I2(\currentRdLineBuffer_reg[1]_7 ),
        .I3(\data_out_reg[7]_i_27_0 [4]),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_61__0 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\data_out_reg[7]_i_27_0 [1]),
        .I2(\currentRdLineBuffer_reg[1]_4 ),
        .I3(\data_out_reg[7]_i_27_0 [2]),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_62__0 
       (.I0(\data_out_reg[7]_i_30_0 ),
        .I1(mag_to_nms[0]),
        .I2(\currentRdLineBuffer_reg[1]_1 ),
        .I3(\data_out_reg[7]_i_27_0 [0]),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_67__0 
       (.I0(\currentRdLineBuffer_reg[1]_6 ),
        .I1(\data_out_reg[7]_i_27_0 [16]),
        .I2(\currentRdLineBuffer_reg[1]_7 ),
        .I3(\data_out_reg[7]_i_27_0 [17]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_69__0 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\data_out_reg[7]_i_27_0 [14]),
        .I2(\currentRdLineBuffer_reg[1]_4 ),
        .I3(\data_out_reg[7]_i_27_0 [15]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_71 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .I2(\data_out_reg[7]_i_27_0 [10]),
        .I3(\data_out_reg[7]_i_27_0 [11]),
        .O(\data_out[7]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_73 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\currentRdLineBuffer_reg[1]_3 ),
        .I2(\data_out_reg[7]_i_27_0 [8]),
        .I3(\data_out_reg[7]_i_27_0 [9]),
        .O(\data_out[7]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_74 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\data_out_reg[7]_i_30_0 ),
        .I2(mag_to_nms[16]),
        .I3(\data_out_reg[7]_i_27_0 [7]),
        .O(\data_out[7]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_75 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\data_out_reg[7]_i_27_0 [10]),
        .I2(\currentRdLineBuffer_reg[1]_6 ),
        .I3(\data_out_reg[7]_i_27_0 [11]),
        .O(\data_out[7]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_77 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\data_out_reg[7]_i_27_0 [8]),
        .I2(\currentRdLineBuffer_reg[1]_3 ),
        .I3(\data_out_reg[7]_i_27_0 [9]),
        .O(\data_out[7]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_78 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(mag_to_nms[16]),
        .I2(\data_out_reg[7]_i_30_0 ),
        .I3(\data_out_reg[7]_i_27_0 [7]),
        .O(\data_out[7]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_79 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\data_out_reg[7]_i_31_3 ),
        .I2(\data_out_reg[7]_i_27_0 [20]),
        .O(\data_out[7]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_81 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\data_out_reg[7]_i_31_2 ),
        .I2(\data_out_reg[7]_i_27_0 [19]),
        .O(\data_out[7]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_82 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\data_out_reg[7]_i_31_1 ),
        .I2(\data_out_reg[7]_i_27_0 [18]),
        .O(\data_out[7]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_86 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\data_out_reg[7]_i_31_0 ),
        .I2(\data_out_reg[7]_i_27_0 [18]),
        .O(\data_out[7]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_89 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\data_out_reg[7]_i_32 ),
        .I2(\data_out_reg[7]_i_27_0 [6]),
        .O(\currentRdLineBuffer_reg[1]_9 ));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_94 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\data_out[7]_i_166_n_0 ),
        .I2(\data_out_reg[7]_i_27_0 [5]),
        .O(\currentRdLineBuffer_reg[1]_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_95__0 
       (.I0(mag_to_nms[30]),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .I2(\currentRdLineBuffer_reg[1]_7 ),
        .I3(mag_to_nms[31]),
        .O(\data_out[7]_i_95__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_96__0 
       (.I0(mag_to_nms[28]),
        .I1(\currentRdLineBuffer_reg[1]_5 ),
        .I2(\data_out_reg[7]_i_33_0 ),
        .I3(\data_out_reg[7]_i_27_0 [12]),
        .O(\data_out[7]_i_96__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_97__0 
       (.I0(mag_to_nms[26]),
        .I1(\currentRdLineBuffer_reg[1]_3 ),
        .I2(\currentRdLineBuffer_reg[1]_4 ),
        .I3(mag_to_nms[27]),
        .O(\data_out[7]_i_97__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_99__0 
       (.I0(\currentRdLineBuffer_reg[1]_6 ),
        .I1(mag_to_nms[30]),
        .I2(\currentRdLineBuffer_reg[1]_7 ),
        .I3(mag_to_nms[31]),
        .O(\data_out[7]_i_99__0_n_0 ));
  CARRY4 \data_out_reg[7]_i_27 
       (.CI(1'b0),
        .CO({\n1/data_out20_in ,\data_out_reg[7]_i_27_n_1 ,\data_out_reg[7]_i_27_n_2 ,\data_out_reg[7]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_47_n_0 ,\data_out[7]_i_15_2 [1],\data_out[7]_i_49_n_0 ,\data_out[7]_i_15_2 [0]}),
        .O(\NLW_data_out_reg[7]_i_27_O_UNCONNECTED [3:0]),
        .S({\data_out[7]_i_51_n_0 ,\data_out[7]_i_15_3 [1],\data_out[7]_i_53_n_0 ,\data_out[7]_i_15_3 [0]}));
  CARRY4 \data_out_reg[7]_i_30 
       (.CI(1'b0),
        .CO({\n1/data_out24_in ,\data_out_reg[7]_i_30_n_1 ,\data_out_reg[7]_i_30_n_2 ,\data_out_reg[7]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_71_n_0 ,\data_out[7]_i_15_0 ,\data_out[7]_i_73_n_0 ,\data_out[7]_i_74_n_0 }),
        .O(\NLW_data_out_reg[7]_i_30_O_UNCONNECTED [3:0]),
        .S({\data_out[7]_i_75_n_0 ,\data_out[7]_i_15_1 ,\data_out[7]_i_77_n_0 ,\data_out[7]_i_78_n_0 }));
  CARRY4 \data_out_reg[7]_i_31 
       (.CI(1'b0),
        .CO({\n1/data_out22_in ,\data_out_reg[7]_i_31_n_1 ,\data_out_reg[7]_i_31_n_2 ,\data_out_reg[7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_79_n_0 ,\data_out[7]_i_16_3 ,\data_out[7]_i_81_n_0 ,\data_out[7]_i_82_n_0 }),
        .O(\NLW_data_out_reg[7]_i_31_O_UNCONNECTED [3:0]),
        .S({\data_out[7]_i_16_4 ,\data_out[7]_i_86_n_0 }));
  CARRY4 \data_out_reg[7]_i_33 
       (.CI(1'b0),
        .CO({\n1/data_out28_in ,\data_out_reg[7]_i_33_n_1 ,\data_out_reg[7]_i_33_n_2 ,\data_out_reg[7]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_95__0_n_0 ,\data_out[7]_i_96__0_n_0 ,\data_out[7]_i_97__0_n_0 ,\data_out[7]_i_16_1 }),
        .O(\NLW_data_out_reg[7]_i_33_O_UNCONNECTED [3:0]),
        .S({\data_out[7]_i_99__0_n_0 ,\data_out[7]_i_100__0_n_0 ,\data_out[7]_i_101__0_n_0 ,\data_out[7]_i_16_2 }));
  CARRY4 \data_out_reg[7]_i_34 
       (.CI(1'b0),
        .CO({\n1/data_out27_in ,\data_out_reg[7]_i_34_n_1 ,\data_out_reg[7]_i_34_n_2 ,\data_out_reg[7]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_103_n_0 ,DI,\data_out[7]_i_105_n_0 ,\data_out[7]_i_106_n_0 }),
        .O(\NLW_data_out_reg[7]_i_34_O_UNCONNECTED [3:0]),
        .S({\data_out[7]_i_107_n_0 ,\data_out[7]_i_16_0 ,\data_out[7]_i_109_n_0 ,\data_out[7]_i_110_n_0 }));
  MUXF7 \data_out_reg[7]_i_6 
       (.I0(\data_out[7]_i_15_n_0 ),
        .I1(\data_out[7]_i_16_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_10 ),
        .S(dir_to_nms[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_1),
        .DOB(axi_clk_2),
        .DOC(axi_clk_3),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_4),
        .DOB(axi_clk_5),
        .DOC(axi_clk_21),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_6),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_7),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__10_n_0,line_reg_r2_0_63_0_2_i_2__10_n_0,line_reg_r2_0_63_0_2_i_3__10_n_0,line_reg_r2_0_63_0_2_i_4__10_n_0,line_reg_r2_0_63_0_2_i_5__10_n_0,line_reg_r2_0_63_0_2_i_6__10_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__10_n_0,line_reg_r2_0_63_0_2_i_2__10_n_0,line_reg_r2_0_63_0_2_i_3__10_n_0,line_reg_r2_0_63_0_2_i_4__10_n_0,line_reg_r2_0_63_0_2_i_5__10_n_0,line_reg_r2_0_63_0_2_i_6__10_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__10_n_0,line_reg_r2_0_63_0_2_i_2__10_n_0,line_reg_r2_0_63_0_2_i_3__10_n_0,line_reg_r2_0_63_0_2_i_4__10_n_0,line_reg_r2_0_63_0_2_i_5__10_n_0,line_reg_r2_0_63_0_2_i_6__10_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_8),
        .DOC(axi_clk_9),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__10
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[2]),
        .I5(readPointer_reg[4]),
        .O(line_reg_r2_0_63_0_2_i_1__10_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__10
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2__10_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__10
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3__10_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__10
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__10
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__10
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6__10_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__10_n_0,line_reg_r2_0_63_0_2_i_2__10_n_0,line_reg_r2_0_63_0_2_i_3__10_n_0,line_reg_r2_0_63_0_2_i_4__10_n_0,line_reg_r2_0_63_0_2_i_5__10_n_0,line_reg_r2_0_63_0_2_i_6__10_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__10_n_0,line_reg_r2_0_63_0_2_i_2__10_n_0,line_reg_r2_0_63_0_2_i_3__10_n_0,line_reg_r2_0_63_0_2_i_4__10_n_0,line_reg_r2_0_63_0_2_i_5__10_n_0,line_reg_r2_0_63_0_2_i_6__10_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__10_n_0,line_reg_r2_0_63_0_2_i_2__10_n_0,line_reg_r2_0_63_0_2_i_3__10_n_0,line_reg_r2_0_63_0_2_i_4__10_n_0,line_reg_r2_0_63_0_2_i_5__10_n_0,line_reg_r2_0_63_0_2_i_6__10_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_10),
        .DOB(axi_clk_11),
        .DOC(axi_clk_22),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_12),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__10_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__10_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__10_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__10_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__10_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__10_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_13),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__10_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__10_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__10_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__10_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__10_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__10_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__7_n_0,line_reg_r3_0_63_0_2_i_2__10_n_0,line_reg_r3_0_63_0_2_i_3__10_n_0,line_reg_r3_0_63_0_2_i_4__9_n_0,line_reg_r3_0_63_0_2_i_5__9_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__7_n_0,line_reg_r3_0_63_0_2_i_2__10_n_0,line_reg_r3_0_63_0_2_i_3__10_n_0,line_reg_r3_0_63_0_2_i_4__9_n_0,line_reg_r3_0_63_0_2_i_5__9_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__7_n_0,line_reg_r3_0_63_0_2_i_2__10_n_0,line_reg_r3_0_63_0_2_i_3__10_n_0,line_reg_r3_0_63_0_2_i_4__9_n_0,line_reg_r3_0_63_0_2_i_5__9_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_14),
        .DOB(axi_clk_15),
        .DOC(axi_clk_16),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__7
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__10
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_2__10_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__10
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__9
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__9
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__7_n_0,line_reg_r3_0_63_0_2_i_2__10_n_0,line_reg_r3_0_63_0_2_i_3__10_n_0,line_reg_r3_0_63_0_2_i_4__9_n_0,line_reg_r3_0_63_0_2_i_5__9_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__7_n_0,line_reg_r3_0_63_0_2_i_2__10_n_0,line_reg_r3_0_63_0_2_i_3__10_n_0,line_reg_r3_0_63_0_2_i_4__9_n_0,line_reg_r3_0_63_0_2_i_5__9_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__7_n_0,line_reg_r3_0_63_0_2_i_2__10_n_0,line_reg_r3_0_63_0_2_i_3__10_n_0,line_reg_r3_0_63_0_2_i_4__9_n_0,line_reg_r3_0_63_0_2_i_5__9_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_17),
        .DOB(axi_clk_18),
        .DOC(axi_clk_23),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_19),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__9_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__9_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__10_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__10_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_20),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__9_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__9_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__10_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__10_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__7_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__9 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__10_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__10_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__10_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__10_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__10_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__10_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_13
   (\currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    \currentRdLineBuffer_reg[1]_5 ,
    DI,
    \currentRdLineBuffer_reg[1]_6 ,
    \currentRdLineBuffer_reg[1]_7 ,
    axi_clk_0,
    axi_clk_1,
    \currentRdLineBuffer_reg[1]_8 ,
    axi_clk_2,
    \data_out[7]_i_70__0_0 ,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    \data_out_reg[7]_i_27 ,
    \data_out_reg[7]_i_27_0 ,
    \data_out_reg[7]_i_31 ,
    data_out01_out,
    \data_out[7]_i_85_0 ,
    currentRdLineBuffer,
    \data_out[7]_i_85_1 ,
    \data_out[7]_i_84_0 ,
    \data_out[7]_i_84_1 ,
    \data_out_reg[7]_i_31_0 ,
    \data_out[7]_i_83_0 ,
    \data_out[7]_i_83_1 ,
    S,
    data_out0,
    \data_out[7]_i_110 ,
    \data_out[7]_i_110_0 ,
    \data_out[7]_i_50_0 ,
    \data_out[7]_i_50_1 ,
    \data_out[7]_i_53 ,
    \data_out[7]_i_53_0 ,
    \data_out[7]_i_53_1 ,
    \data_out[7]_i_53_2 ,
    \data_out[7]_i_48_0 ,
    \data_out[7]_i_48_1 ,
    \data_out[7]_i_104_0 ,
    \data_out[7]_i_104_1 ,
    \data_out[7]_i_51 ,
    \data_out[7]_i_51_0 ,
    \data_out[7]_i_51_1 ,
    \data_out[7]_i_51_2 ,
    \data_out_reg[0] ,
    \data_out_reg[0]_0 ,
    \data_out[7]_i_82 ,
    \data_out[7]_i_82_0 ,
    \data_out[7]_i_81 ,
    \data_out[7]_i_81_0 ,
    \data_out_reg[5] ,
    \data_out_reg[5]_0 ,
    \data_out[7]_i_79 ,
    \data_out[7]_i_79_0 ,
    data_out03_out,
    \data_out[7]_i_102__0_0 ,
    \data_out[7]_i_102__0_1 ,
    \data_out[7]_i_70__0_1 ,
    \data_out[7]_i_70__0_2 ,
    \data_out[7]_i_69__0 ,
    \data_out[7]_i_69__0_0 ,
    \data_out[7]_i_69__0_1 ,
    \data_out[7]_i_69__0_2 ,
    \data_out[7]_i_68__0_0 ,
    \data_out[7]_i_68__0_1 ,
    \data_out[7]_i_96__0 ,
    \data_out[7]_i_96__0_0 ,
    \data_out[7]_i_67__0 ,
    \data_out[7]_i_67__0_0 ,
    \data_out[7]_i_67__0_1 ,
    \data_out[7]_i_67__0_2 ,
    E,
    Q);
  output [0:0]\currentRdLineBuffer_reg[1] ;
  output \currentRdLineBuffer_reg[1]_0 ;
  output [12:0]\currentRdLineBuffer_reg[1]_1 ;
  output [0:0]\currentRdLineBuffer_reg[1]_2 ;
  output \currentRdLineBuffer_reg[1]_3 ;
  output [1:0]\currentRdLineBuffer_reg[1]_4 ;
  output [1:0]\currentRdLineBuffer_reg[1]_5 ;
  output [0:0]DI;
  output [0:0]\currentRdLineBuffer_reg[1]_6 ;
  output [2:0]\currentRdLineBuffer_reg[1]_7 ;
  output axi_clk_0;
  output axi_clk_1;
  output [0:0]\currentRdLineBuffer_reg[1]_8 ;
  output axi_clk_2;
  output [0:0]\data_out[7]_i_70__0_0 ;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input [6:0]\data_out_reg[7]_i_27 ;
  input \data_out_reg[7]_i_27_0 ;
  input [4:0]\data_out_reg[7]_i_31 ;
  input [7:0]data_out01_out;
  input \data_out[7]_i_85_0 ;
  input [1:0]currentRdLineBuffer;
  input \data_out[7]_i_85_1 ;
  input \data_out[7]_i_84_0 ;
  input \data_out[7]_i_84_1 ;
  input \data_out_reg[7]_i_31_0 ;
  input \data_out[7]_i_83_0 ;
  input \data_out[7]_i_83_1 ;
  input [1:0]S;
  input [7:0]data_out0;
  input \data_out[7]_i_110 ;
  input \data_out[7]_i_110_0 ;
  input \data_out[7]_i_50_0 ;
  input \data_out[7]_i_50_1 ;
  input \data_out[7]_i_53 ;
  input \data_out[7]_i_53_0 ;
  input \data_out[7]_i_53_1 ;
  input \data_out[7]_i_53_2 ;
  input \data_out[7]_i_48_0 ;
  input \data_out[7]_i_48_1 ;
  input \data_out[7]_i_104_0 ;
  input \data_out[7]_i_104_1 ;
  input \data_out[7]_i_51 ;
  input \data_out[7]_i_51_0 ;
  input \data_out[7]_i_51_1 ;
  input \data_out[7]_i_51_2 ;
  input \data_out_reg[0] ;
  input \data_out_reg[0]_0 ;
  input \data_out[7]_i_82 ;
  input \data_out[7]_i_82_0 ;
  input \data_out[7]_i_81 ;
  input \data_out[7]_i_81_0 ;
  input \data_out_reg[5] ;
  input \data_out_reg[5]_0 ;
  input \data_out[7]_i_79 ;
  input \data_out[7]_i_79_0 ;
  input [7:0]data_out03_out;
  input \data_out[7]_i_102__0_0 ;
  input \data_out[7]_i_102__0_1 ;
  input \data_out[7]_i_70__0_1 ;
  input \data_out[7]_i_70__0_2 ;
  input \data_out[7]_i_69__0 ;
  input \data_out[7]_i_69__0_0 ;
  input \data_out[7]_i_69__0_1 ;
  input \data_out[7]_i_69__0_2 ;
  input \data_out[7]_i_68__0_0 ;
  input \data_out[7]_i_68__0_1 ;
  input \data_out[7]_i_96__0 ;
  input \data_out[7]_i_96__0_0 ;
  input \data_out[7]_i_67__0 ;
  input \data_out[7]_i_67__0_0 ;
  input \data_out[7]_i_67__0_1 ;
  input \data_out[7]_i_67__0_2 ;
  input [0:0]E;
  input [7:0]Q;

  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [1:0]S;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [0:0]\currentRdLineBuffer_reg[1] ;
  wire \currentRdLineBuffer_reg[1]_0 ;
  wire [12:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_2 ;
  wire \currentRdLineBuffer_reg[1]_3 ;
  wire [1:0]\currentRdLineBuffer_reg[1]_4 ;
  wire [1:0]\currentRdLineBuffer_reg[1]_5 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_6 ;
  wire [2:0]\currentRdLineBuffer_reg[1]_7 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_8 ;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire \data_out[7]_i_102__0_0 ;
  wire \data_out[7]_i_102__0_1 ;
  wire \data_out[7]_i_104_0 ;
  wire \data_out[7]_i_104_1 ;
  wire \data_out[7]_i_110 ;
  wire \data_out[7]_i_110_0 ;
  wire \data_out[7]_i_151_n_0 ;
  wire \data_out[7]_i_152_n_0 ;
  wire \data_out[7]_i_153_n_0 ;
  wire \data_out[7]_i_48_0 ;
  wire \data_out[7]_i_48_1 ;
  wire \data_out[7]_i_50_0 ;
  wire \data_out[7]_i_50_1 ;
  wire \data_out[7]_i_51 ;
  wire \data_out[7]_i_51_0 ;
  wire \data_out[7]_i_51_1 ;
  wire \data_out[7]_i_51_2 ;
  wire \data_out[7]_i_53 ;
  wire \data_out[7]_i_53_0 ;
  wire \data_out[7]_i_53_1 ;
  wire \data_out[7]_i_53_2 ;
  wire \data_out[7]_i_63__0_n_0 ;
  wire \data_out[7]_i_64__0_n_0 ;
  wire \data_out[7]_i_65__0_n_0 ;
  wire \data_out[7]_i_66__0_n_0 ;
  wire \data_out[7]_i_67__0 ;
  wire \data_out[7]_i_67__0_0 ;
  wire \data_out[7]_i_67__0_1 ;
  wire \data_out[7]_i_67__0_2 ;
  wire \data_out[7]_i_68__0_0 ;
  wire \data_out[7]_i_68__0_1 ;
  wire \data_out[7]_i_68__0_n_0 ;
  wire \data_out[7]_i_69__0 ;
  wire \data_out[7]_i_69__0_0 ;
  wire \data_out[7]_i_69__0_1 ;
  wire \data_out[7]_i_69__0_2 ;
  wire [0:0]\data_out[7]_i_70__0_0 ;
  wire \data_out[7]_i_70__0_1 ;
  wire \data_out[7]_i_70__0_2 ;
  wire \data_out[7]_i_70__0_n_0 ;
  wire \data_out[7]_i_79 ;
  wire \data_out[7]_i_79_0 ;
  wire \data_out[7]_i_81 ;
  wire \data_out[7]_i_81_0 ;
  wire \data_out[7]_i_82 ;
  wire \data_out[7]_i_82_0 ;
  wire \data_out[7]_i_83_0 ;
  wire \data_out[7]_i_83_1 ;
  wire \data_out[7]_i_84_0 ;
  wire \data_out[7]_i_84_1 ;
  wire \data_out[7]_i_85_0 ;
  wire \data_out[7]_i_85_1 ;
  wire \data_out[7]_i_96__0 ;
  wire \data_out[7]_i_96__0_0 ;
  wire \data_out_reg[0] ;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg[5] ;
  wire \data_out_reg[5]_0 ;
  wire [6:0]\data_out_reg[7]_i_27 ;
  wire \data_out_reg[7]_i_27_0 ;
  wire \data_out_reg[7]_i_29_n_1 ;
  wire \data_out_reg[7]_i_29_n_2 ;
  wire \data_out_reg[7]_i_29_n_3 ;
  wire [4:0]\data_out_reg[7]_i_31 ;
  wire \data_out_reg[7]_i_31_0 ;
  wire [2:2]lineBuffRdData;
  wire [68:24]mag_to_nms;
  wire [5:0]p_0_in;
  wire [5:1]p_2_in;
  wire [5:1]readPointer_reg;
  wire [0:0]readPointer_reg__0;
  wire [3:0]\NLW_data_out_reg[7]_i_29_O_UNCONNECTED ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[0]_i_1 
       (.I0(axi_clk_11),
        .I1(data_out01_out[0]),
        .I2(\data_out_reg[0] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out_reg[0]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \data_out[5]_i_1 
       (.I0(axi_clk_14),
        .I1(\data_out_reg[5] ),
        .I2(\data_out_reg[5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[5]),
        .O(\currentRdLineBuffer_reg[1]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_102__0 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(mag_to_nms[24]),
        .I2(\data_out_reg[7]_i_27_0 ),
        .I3(\data_out_reg[7]_i_27 [0]),
        .O(\currentRdLineBuffer_reg[1] ));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_104 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\data_out_reg[7]_i_31 [2]),
        .I2(\data_out_reg[7]_i_27 [1]),
        .I3(mag_to_nms[45]),
        .O(DI));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_108 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\data_out_reg[7]_i_27 [1]),
        .I2(\data_out_reg[7]_i_31 [2]),
        .I3(mag_to_nms[45]),
        .O(\currentRdLineBuffer_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_111 
       (.I0(axi_clk_9),
        .I1(data_out0[6]),
        .I2(\data_out[7]_i_51 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_51_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [11]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_112 
       (.I0(axi_clk_10),
        .I1(data_out0[7]),
        .I2(\data_out[7]_i_51_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_51_2 ),
        .O(\currentRdLineBuffer_reg[1]_1 [12]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_113 
       (.I0(axi_clk_7),
        .I1(data_out0[4]),
        .I2(\data_out[7]_i_48_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_48_1 ),
        .O(mag_to_nms[68]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_115 
       (.I0(axi_clk_5),
        .I1(data_out0[2]),
        .I2(\data_out[7]_i_53 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_53_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [9]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_116 
       (.I0(axi_clk_6),
        .I1(data_out0[3]),
        .I2(\data_out[7]_i_53_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_53_2 ),
        .O(\currentRdLineBuffer_reg[1]_1 [10]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_118 
       (.I0(axi_clk_4),
        .I1(data_out0[1]),
        .I2(\data_out[7]_i_50_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_50_1 ),
        .O(mag_to_nms[65]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_127 
       (.I0(axi_clk_22),
        .I1(data_out03_out[6]),
        .I2(\data_out[7]_i_67__0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_67__0_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [4]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_128 
       (.I0(axi_clk_23),
        .I1(data_out03_out[7]),
        .I2(\data_out[7]_i_67__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_67__0_2 ),
        .O(\currentRdLineBuffer_reg[1]_1 [5]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_129 
       (.I0(axi_clk_20),
        .I1(data_out03_out[4]),
        .I2(\data_out[7]_i_68__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_68__0_1 ),
        .O(mag_to_nms[52]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_131 
       (.I0(axi_clk_18),
        .I1(data_out03_out[2]),
        .I2(\data_out[7]_i_69__0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_69__0_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_132 
       (.I0(axi_clk_19),
        .I1(data_out03_out[3]),
        .I2(\data_out[7]_i_69__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_69__0_2 ),
        .O(\currentRdLineBuffer_reg[1]_1 [3]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_134 
       (.I0(axi_clk_17),
        .I1(data_out03_out[1]),
        .I2(\data_out[7]_i_70__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_70__0_2 ),
        .O(mag_to_nms[49]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_144 
       (.I0(axi_clk_15),
        .I1(data_out01_out[7]),
        .I2(\data_out[7]_i_79 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_79_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [8]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_148 
       (.I0(axi_clk_13),
        .I1(data_out01_out[3]),
        .I2(\data_out[7]_i_81 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_81_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [7]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_150 
       (.I0(axi_clk_12),
        .I1(data_out01_out[1]),
        .I2(\data_out[7]_i_82 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_82_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [6]));
  LUT6 #(
    .INIT(64'hF099C3AA0F99C355)) 
    \data_out[7]_i_151 
       (.I0(axi_clk_2),
        .I1(data_out01_out[6]),
        .I2(\data_out[7]_i_83_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_83_1 ),
        .O(\data_out[7]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hF099C3AA0F99C355)) 
    \data_out[7]_i_152 
       (.I0(axi_clk_1),
        .I1(data_out01_out[4]),
        .I2(\data_out[7]_i_84_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_84_1 ),
        .O(\data_out[7]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hF099C3AA0F99C355)) 
    \data_out[7]_i_153 
       (.I0(axi_clk_0),
        .I1(data_out01_out[2]),
        .I2(\data_out[7]_i_85_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_85_1 ),
        .O(\data_out[7]_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \data_out[7]_i_170 
       (.I0(axi_clk_21),
        .I1(\data_out[7]_i_96__0 ),
        .I2(\data_out[7]_i_96__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[5]),
        .O(\currentRdLineBuffer_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_173 
       (.I0(axi_clk_16),
        .I1(data_out03_out[0]),
        .I2(\data_out[7]_i_102__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_102__0_1 ),
        .O(mag_to_nms[24]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \data_out[7]_i_178 
       (.I0(axi_clk_8),
        .I1(\data_out[7]_i_104_0 ),
        .I2(\data_out[7]_i_104_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[5]),
        .O(mag_to_nms[45]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_181 
       (.I0(axi_clk_3),
        .I1(data_out0[0]),
        .I2(\data_out[7]_i_110 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_110_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_48 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\data_out_reg[7]_i_31 [2]),
        .I2(mag_to_nms[68]),
        .I3(\data_out_reg[7]_i_27 [6]),
        .O(\currentRdLineBuffer_reg[1]_4 [1]));
  LUT4 #(
    .INIT(16'h7510)) 
    \data_out[7]_i_50 
       (.I0(\data_out_reg[7]_i_27_0 ),
        .I1(\currentRdLineBuffer_reg[1]_0 ),
        .I2(\data_out_reg[7]_i_27 [5]),
        .I3(mag_to_nms[65]),
        .O(\currentRdLineBuffer_reg[1]_4 [0]));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_52 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(mag_to_nms[68]),
        .I2(\data_out_reg[7]_i_31 [2]),
        .I3(\data_out_reg[7]_i_27 [6]),
        .O(\currentRdLineBuffer_reg[1]_5 [1]));
  LUT4 #(
    .INIT(16'h8241)) 
    \data_out[7]_i_54 
       (.I0(\data_out_reg[7]_i_27_0 ),
        .I1(\data_out_reg[7]_i_27 [5]),
        .I2(\currentRdLineBuffer_reg[1]_0 ),
        .I3(mag_to_nms[65]),
        .O(\currentRdLineBuffer_reg[1]_5 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_63__0 
       (.I0(\currentRdLineBuffer_reg[1]_1 [4]),
        .I1(\data_out_reg[7]_i_31 [3]),
        .I2(\data_out_reg[7]_i_31 [4]),
        .I3(\currentRdLineBuffer_reg[1]_1 [5]),
        .O(\data_out[7]_i_63__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_64__0 
       (.I0(mag_to_nms[52]),
        .I1(\data_out_reg[7]_i_31 [2]),
        .I2(\currentRdLineBuffer_reg[1]_3 ),
        .I3(\data_out_reg[7]_i_27 [3]),
        .O(\data_out[7]_i_64__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_65__0 
       (.I0(\currentRdLineBuffer_reg[1]_1 [2]),
        .I1(\data_out_reg[7]_i_31 [0]),
        .I2(\data_out_reg[7]_i_31 [1]),
        .I3(\currentRdLineBuffer_reg[1]_1 [3]),
        .O(\data_out[7]_i_65__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_66__0 
       (.I0(\data_out_reg[7]_i_27 [2]),
        .I1(\currentRdLineBuffer_reg[1]_0 ),
        .I2(\data_out_reg[7]_i_27_0 ),
        .I3(mag_to_nms[49]),
        .O(\data_out[7]_i_66__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_68__0 
       (.I0(\data_out_reg[7]_i_31 [2]),
        .I1(mag_to_nms[52]),
        .I2(\currentRdLineBuffer_reg[1]_3 ),
        .I3(\data_out_reg[7]_i_27 [3]),
        .O(\data_out[7]_i_68__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out[7]_i_70__0 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\data_out_reg[7]_i_27 [2]),
        .I2(\data_out_reg[7]_i_27_0 ),
        .I3(mag_to_nms[49]),
        .O(\data_out[7]_i_70__0_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \data_out[7]_i_80 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\data_out_reg[7]_i_31_0 ),
        .I2(\data_out_reg[7]_i_27 [4]),
        .O(\currentRdLineBuffer_reg[1]_8 ));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_83 
       (.I0(\data_out_reg[7]_i_31 [4]),
        .I1(\data_out[7]_i_151_n_0 ),
        .I2(\currentRdLineBuffer_reg[1]_1 [8]),
        .O(\currentRdLineBuffer_reg[1]_7 [2]));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_84 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\data_out[7]_i_152_n_0 ),
        .I2(\data_out_reg[7]_i_27 [4]),
        .O(\currentRdLineBuffer_reg[1]_7 [1]));
  LUT3 #(
    .INIT(8'h84)) 
    \data_out[7]_i_85 
       (.I0(\data_out_reg[7]_i_31 [1]),
        .I1(\data_out[7]_i_153_n_0 ),
        .I2(\currentRdLineBuffer_reg[1]_1 [7]),
        .O(\currentRdLineBuffer_reg[1]_7 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out[7]_i_98__0 
       (.I0(mag_to_nms[24]),
        .I1(\currentRdLineBuffer_reg[1]_0 ),
        .I2(\data_out_reg[7]_i_27_0 ),
        .I3(\data_out_reg[7]_i_27 [0]),
        .O(\currentRdLineBuffer_reg[1]_2 ));
  CARRY4 \data_out_reg[7]_i_29 
       (.CI(1'b0),
        .CO({\data_out[7]_i_70__0_0 ,\data_out_reg[7]_i_29_n_1 ,\data_out_reg[7]_i_29_n_2 ,\data_out_reg[7]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out[7]_i_63__0_n_0 ,\data_out[7]_i_64__0_n_0 ,\data_out[7]_i_65__0_n_0 ,\data_out[7]_i_66__0_n_0 }),
        .O(\NLW_data_out_reg[7]_i_29_O_UNCONNECTED [3:0]),
        .S({S[1],\data_out[7]_i_68__0_n_0 ,S[0],\data_out[7]_i_70__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_5),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_6),
        .DOB(axi_clk_7),
        .DOC(axi_clk_8),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_9),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_10),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_11),
        .DOB(axi_clk_12),
        .DOC(axi_clk_0),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__9
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[2]),
        .I5(readPointer_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__9
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__9
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__9
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__9
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__9
       (.I0(readPointer_reg__0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_13),
        .DOB(axi_clk_1),
        .DOC(axi_clk_14),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_2),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_15),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({p_2_in,readPointer_reg__0}),
        .ADDRB({p_2_in,readPointer_reg__0}),
        .ADDRC({p_2_in,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_16),
        .DOB(axi_clk_17),
        .DOC(axi_clk_18),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__6
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg[4]),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__9
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[4]),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__9
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__10
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__10
       (.I0(readPointer_reg[1]),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({p_2_in,readPointer_reg__0}),
        .ADDRB({p_2_in,readPointer_reg__0}),
        .ADDRC({p_2_in,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_19),
        .DOB(axi_clk_20),
        .DOC(axi_clk_21),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_22),
        .DPRA0(readPointer_reg__0),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_23),
        .DPRA0(readPointer_reg__0),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \readPointer[5]_i_1__8 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[0]),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[1]),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[2]),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[3]),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[4]),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[5]),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_14
   (\currentRdLineBuffer_reg[1] ,
    data_out01_out,
    \currentRdLineBuffer_reg[0] ,
    \currentRdLineBuffer_reg[0]_0 ,
    \currentRdLineBuffer_reg[1]_0 ,
    data_out0,
    data_out03_out,
    axi_reset_n,
    axi_clk,
    \data_out[7]_i_86 ,
    \data_out[7]_i_86_0 ,
    currentRdLineBuffer,
    \data_out[7]_i_86_1 ,
    \data_out[7]_i_81 ,
    \data_out[7]_i_81_0 ,
    \data_out[7]_i_81_1 ,
    \data_out[7]_i_54 ,
    \data_out[7]_i_54_0 ,
    \data_out[7]_i_54_1 ,
    \data_out[7]_i_52 ,
    \data_out[7]_i_52_0 ,
    \data_out[7]_i_52_1 ,
    \data_out[7]_i_80 ,
    \data_out[7]_i_80_0 ,
    \data_out[7]_i_80_1 ,
    \data_out[7]_i_66__0 ,
    \data_out[7]_i_66__0_0 ,
    \data_out[7]_i_66__0_1 ,
    \data_out[7]_i_64__0 ,
    \data_out[7]_i_64__0_0 ,
    \data_out[7]_i_64__0_1 ,
    E,
    Q);
  output \currentRdLineBuffer_reg[1] ;
  output [7:0]data_out01_out;
  output \currentRdLineBuffer_reg[0] ;
  output \currentRdLineBuffer_reg[0]_0 ;
  output [4:0]\currentRdLineBuffer_reg[1]_0 ;
  output [7:0]data_out0;
  output [7:0]data_out03_out;
  input axi_reset_n;
  input axi_clk;
  input \data_out[7]_i_86 ;
  input \data_out[7]_i_86_0 ;
  input [1:0]currentRdLineBuffer;
  input \data_out[7]_i_86_1 ;
  input \data_out[7]_i_81 ;
  input \data_out[7]_i_81_0 ;
  input \data_out[7]_i_81_1 ;
  input \data_out[7]_i_54 ;
  input \data_out[7]_i_54_0 ;
  input \data_out[7]_i_54_1 ;
  input \data_out[7]_i_52 ;
  input \data_out[7]_i_52_0 ;
  input \data_out[7]_i_52_1 ;
  input \data_out[7]_i_80 ;
  input \data_out[7]_i_80_0 ;
  input \data_out[7]_i_80_1 ;
  input \data_out[7]_i_66__0 ;
  input \data_out[7]_i_66__0_0 ;
  input \data_out[7]_i_66__0_1 ;
  input \data_out[7]_i_64__0 ;
  input \data_out[7]_i_64__0_0 ;
  input \data_out[7]_i_64__0_1 ;
  input [0:0]E;
  input [7:0]Q;

  wire [0:0]E;
  wire [7:0]Q;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire \currentRdLineBuffer_reg[0] ;
  wire \currentRdLineBuffer_reg[0]_0 ;
  wire \currentRdLineBuffer_reg[1] ;
  wire [4:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire \data_out[7]_i_52 ;
  wire \data_out[7]_i_52_0 ;
  wire \data_out[7]_i_52_1 ;
  wire \data_out[7]_i_54 ;
  wire \data_out[7]_i_54_0 ;
  wire \data_out[7]_i_54_1 ;
  wire \data_out[7]_i_64__0 ;
  wire \data_out[7]_i_64__0_0 ;
  wire \data_out[7]_i_64__0_1 ;
  wire \data_out[7]_i_66__0 ;
  wire \data_out[7]_i_66__0_0 ;
  wire \data_out[7]_i_66__0_1 ;
  wire \data_out[7]_i_80 ;
  wire \data_out[7]_i_80_0 ;
  wire \data_out[7]_i_80_1 ;
  wire \data_out[7]_i_81 ;
  wire \data_out[7]_i_81_0 ;
  wire \data_out[7]_i_81_1 ;
  wire \data_out[7]_i_86 ;
  wire \data_out[7]_i_86_0 ;
  wire \data_out[7]_i_86_1 ;
  wire [3:3]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__8_n_0;
  wire line_reg_r2_0_63_0_2_i_2__8_n_0;
  wire line_reg_r2_0_63_0_2_i_3__8_n_0;
  wire line_reg_r2_0_63_0_2_i_4__8_n_0;
  wire line_reg_r2_0_63_0_2_i_5__8_n_0;
  wire line_reg_r2_0_63_0_2_i_6__8_n_0;
  wire line_reg_r3_0_63_0_2_i_1__5_n_0;
  wire line_reg_r3_0_63_0_2_i_2__8_n_0;
  wire line_reg_r3_0_63_0_2_i_3__8_n_0;
  wire line_reg_r3_0_63_0_2_i_4__7_n_0;
  wire line_reg_r3_0_63_0_2_i_5__7_n_0;
  wire [5:1]readPointer_reg;
  wire [0:0]readPointer_reg__0;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_114 
       (.I0(data_out0[5]),
        .I1(\data_out[7]_i_52 ),
        .I2(\data_out[7]_i_52_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_52_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_117 
       (.I0(data_out0[0]),
        .I1(\data_out[7]_i_54 ),
        .I2(\data_out[7]_i_54_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_54_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_130 
       (.I0(data_out03_out[5]),
        .I1(\data_out[7]_i_64__0 ),
        .I2(\data_out[7]_i_64__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_64__0_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_133 
       (.I0(data_out03_out[0]),
        .I1(\data_out[7]_i_66__0 ),
        .I2(\data_out[7]_i_66__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_66__0_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_146 
       (.I0(data_out01_out[5]),
        .I1(\data_out[7]_i_80 ),
        .I2(\data_out[7]_i_80_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_80_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h10C018C813031808)) 
    \data_out[7]_i_147 
       (.I0(data_out01_out[2]),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(\data_out[7]_i_81 ),
        .I4(\data_out[7]_i_81_0 ),
        .I5(\data_out[7]_i_81_1 ),
        .O(\currentRdLineBuffer_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCA599F033A5990F)) 
    \data_out[7]_i_154 
       (.I0(data_out01_out[0]),
        .I1(\data_out[7]_i_86 ),
        .I2(\data_out[7]_i_86_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_86_1 ),
        .O(\currentRdLineBuffer_reg[1] ));
  LUT6 #(
    .INIT(64'h10900C8C13900380)) 
    \data_out[7]_i_159 
       (.I0(data_out01_out[2]),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(\data_out[7]_i_81 ),
        .I4(\data_out[7]_i_81_0 ),
        .I5(\data_out[7]_i_81_1 ),
        .O(\currentRdLineBuffer_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(data_out0[0]),
        .DOB(data_out0[1]),
        .DOC(data_out0[2]),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(data_out0[3]),
        .DOB(data_out0[4]),
        .DOC(data_out0[5]),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(data_out0[6]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(data_out0[7]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__8_n_0,line_reg_r2_0_63_0_2_i_2__8_n_0,line_reg_r2_0_63_0_2_i_3__8_n_0,line_reg_r2_0_63_0_2_i_4__8_n_0,line_reg_r2_0_63_0_2_i_5__8_n_0,line_reg_r2_0_63_0_2_i_6__8_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__8_n_0,line_reg_r2_0_63_0_2_i_2__8_n_0,line_reg_r2_0_63_0_2_i_3__8_n_0,line_reg_r2_0_63_0_2_i_4__8_n_0,line_reg_r2_0_63_0_2_i_5__8_n_0,line_reg_r2_0_63_0_2_i_6__8_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__8_n_0,line_reg_r2_0_63_0_2_i_2__8_n_0,line_reg_r2_0_63_0_2_i_3__8_n_0,line_reg_r2_0_63_0_2_i_4__8_n_0,line_reg_r2_0_63_0_2_i_5__8_n_0,line_reg_r2_0_63_0_2_i_6__8_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(data_out01_out[0]),
        .DOB(data_out01_out[1]),
        .DOC(data_out01_out[2]),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__8
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[2]),
        .I5(readPointer_reg[4]),
        .O(line_reg_r2_0_63_0_2_i_1__8_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__8
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2__8_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__8
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3__8_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__8
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__8
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__8
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6__8_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__8_n_0,line_reg_r2_0_63_0_2_i_2__8_n_0,line_reg_r2_0_63_0_2_i_3__8_n_0,line_reg_r2_0_63_0_2_i_4__8_n_0,line_reg_r2_0_63_0_2_i_5__8_n_0,line_reg_r2_0_63_0_2_i_6__8_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__8_n_0,line_reg_r2_0_63_0_2_i_2__8_n_0,line_reg_r2_0_63_0_2_i_3__8_n_0,line_reg_r2_0_63_0_2_i_4__8_n_0,line_reg_r2_0_63_0_2_i_5__8_n_0,line_reg_r2_0_63_0_2_i_6__8_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__8_n_0,line_reg_r2_0_63_0_2_i_2__8_n_0,line_reg_r2_0_63_0_2_i_3__8_n_0,line_reg_r2_0_63_0_2_i_4__8_n_0,line_reg_r2_0_63_0_2_i_5__8_n_0,line_reg_r2_0_63_0_2_i_6__8_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(data_out01_out[3]),
        .DOB(data_out01_out[4]),
        .DOC(data_out01_out[5]),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(data_out01_out[6]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__8_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__8_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__8_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__8_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(data_out01_out[7]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__8_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__8_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__8_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__8_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__8_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__8_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__5_n_0,line_reg_r3_0_63_0_2_i_2__8_n_0,line_reg_r3_0_63_0_2_i_3__8_n_0,line_reg_r3_0_63_0_2_i_4__7_n_0,line_reg_r3_0_63_0_2_i_5__7_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__5_n_0,line_reg_r3_0_63_0_2_i_2__8_n_0,line_reg_r3_0_63_0_2_i_3__8_n_0,line_reg_r3_0_63_0_2_i_4__7_n_0,line_reg_r3_0_63_0_2_i_5__7_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__5_n_0,line_reg_r3_0_63_0_2_i_2__8_n_0,line_reg_r3_0_63_0_2_i_3__8_n_0,line_reg_r3_0_63_0_2_i_4__7_n_0,line_reg_r3_0_63_0_2_i_5__7_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(data_out03_out[0]),
        .DOB(data_out03_out[1]),
        .DOC(data_out03_out[2]),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__5
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__8
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_2__8_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__8
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__7
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__7
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__7_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__5_n_0,line_reg_r3_0_63_0_2_i_2__8_n_0,line_reg_r3_0_63_0_2_i_3__8_n_0,line_reg_r3_0_63_0_2_i_4__7_n_0,line_reg_r3_0_63_0_2_i_5__7_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__5_n_0,line_reg_r3_0_63_0_2_i_2__8_n_0,line_reg_r3_0_63_0_2_i_3__8_n_0,line_reg_r3_0_63_0_2_i_4__7_n_0,line_reg_r3_0_63_0_2_i_5__7_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__5_n_0,line_reg_r3_0_63_0_2_i_2__8_n_0,line_reg_r3_0_63_0_2_i_3__8_n_0,line_reg_r3_0_63_0_2_i_4__7_n_0,line_reg_r3_0_63_0_2_i_5__7_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(data_out03_out[3]),
        .DOB(data_out03_out[4]),
        .DOC(data_out03_out[5]),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(data_out03_out[6]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__8_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__8_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__5_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(data_out03_out[7]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__7_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__7_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__8_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__8_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__5_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \readPointer[5]_i_1__7 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__8_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__8_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__8_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__8_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__8_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__8_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_15
   (D,
    \currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \readPointer_reg[8]_0 ,
    \readPointer_reg[8]_1 ,
    \readPointer_reg[8]_2 ,
    \readPointer_reg[8]_3 ,
    \readPointer_reg[8]_4 ,
    \readPointer_reg[8]_5 ,
    \readPointer_reg[8]_6 ,
    \readPointer_reg[8]_7 ,
    \readPointer_reg[8]_8 ,
    \readPointer_reg[8]_9 ,
    \readPointer_reg[8]_10 ,
    \readPointer_reg[8]_11 ,
    \readPointer_reg[8]_12 ,
    \readPointer_reg[8]_13 ,
    \readPointer_reg[8]_14 ,
    \readPointer_reg[8]_15 ,
    \readPointer_reg[8]_16 ,
    \readPointer_reg[8]_17 ,
    \readPointer_reg[8]_18 ,
    \readPointer_reg[8]_19 ,
    \readPointer_reg[8]_20 ,
    \readPointer_reg[8]_21 ,
    \readPointer_reg[8]_22 ,
    \readPointer_reg[8]_23 ,
    axi_reset_n,
    axi_clk,
    \mult_x_reg[2][2] ,
    \mult_y_reg[2][1] ,
    \mult_y_reg[2][1]_0 ,
    currentRdLineBuffer,
    data_out0,
    \mult_y_reg[2][2] ,
    \mult_y_reg[2][2]_0 ,
    \mult_y_reg[2][3] ,
    \mult_y_reg[2][3]_0 ,
    \mult_y_reg[2][4] ,
    \mult_y_reg[2][4]_0 ,
    \mult_y_reg[2][5] ,
    \mult_y_reg[2][5]_0 ,
    \mult_y_reg[2][6] ,
    \mult_y_reg[2][6]_0 ,
    \mult_y_reg[2][7] ,
    \mult_y_reg[2][7]_0 ,
    \mult_y_reg[1][2] ,
    \mult_y_reg[1][2]_0 ,
    data_out01_out,
    \mult_y_reg[1][3] ,
    \mult_y_reg[1][3]_0 ,
    \mult_y_reg[1][4] ,
    \mult_y_reg[1][4]_0 ,
    \mult_y_reg[1][5] ,
    \mult_y_reg[1][5]_0 ,
    \mult_y_reg[1][6] ,
    \mult_y_reg[1][6]_0 ,
    \mult_y_reg[1][7] ,
    \mult_y_reg[1][7]_0 ,
    \mult_y_reg[1][8] ,
    \mult_y_reg[1][8]_0 ,
    \mult_y_reg[0][1] ,
    \mult_y_reg[0][1]_0 ,
    data_out03_out,
    \mult_y_reg[0][2] ,
    \mult_y_reg[0][2]_0 ,
    \mult_y_reg[0][3] ,
    \mult_y_reg[0][3]_0 ,
    \mult_y_reg[0][4] ,
    \mult_y_reg[0][4]_0 ,
    \mult_y_reg[0][5] ,
    \mult_y_reg[0][5]_0 ,
    \mult_y_reg[0][6] ,
    \mult_y_reg[0][6]_0 ,
    \mult_y_reg[0][7] ,
    \mult_y_reg[0][7]_0 ,
    E,
    \writePointer_reg[8]_0 ,
    Q);
  output [6:0]D;
  output \currentRdLineBuffer_reg[1] ;
  output \currentRdLineBuffer_reg[1]_0 ;
  output [18:0]\currentRdLineBuffer_reg[1]_1 ;
  output \readPointer_reg[8]_0 ;
  output \readPointer_reg[8]_1 ;
  output \readPointer_reg[8]_2 ;
  output \readPointer_reg[8]_3 ;
  output \readPointer_reg[8]_4 ;
  output \readPointer_reg[8]_5 ;
  output \readPointer_reg[8]_6 ;
  output \readPointer_reg[8]_7 ;
  output \readPointer_reg[8]_8 ;
  output \readPointer_reg[8]_9 ;
  output \readPointer_reg[8]_10 ;
  output \readPointer_reg[8]_11 ;
  output \readPointer_reg[8]_12 ;
  output \readPointer_reg[8]_13 ;
  output \readPointer_reg[8]_14 ;
  output \readPointer_reg[8]_15 ;
  output \readPointer_reg[8]_16 ;
  output \readPointer_reg[8]_17 ;
  output \readPointer_reg[8]_18 ;
  output \readPointer_reg[8]_19 ;
  output \readPointer_reg[8]_20 ;
  output \readPointer_reg[8]_21 ;
  output \readPointer_reg[8]_22 ;
  output \readPointer_reg[8]_23 ;
  input axi_reset_n;
  input axi_clk;
  input \mult_x_reg[2][2] ;
  input \mult_y_reg[2][1] ;
  input \mult_y_reg[2][1]_0 ;
  input [1:0]currentRdLineBuffer;
  input [6:0]data_out0;
  input \mult_y_reg[2][2] ;
  input \mult_y_reg[2][2]_0 ;
  input \mult_y_reg[2][3] ;
  input \mult_y_reg[2][3]_0 ;
  input \mult_y_reg[2][4] ;
  input \mult_y_reg[2][4]_0 ;
  input \mult_y_reg[2][5] ;
  input \mult_y_reg[2][5]_0 ;
  input \mult_y_reg[2][6] ;
  input \mult_y_reg[2][6]_0 ;
  input \mult_y_reg[2][7] ;
  input \mult_y_reg[2][7]_0 ;
  input \mult_y_reg[1][2] ;
  input \mult_y_reg[1][2]_0 ;
  input [6:0]data_out01_out;
  input \mult_y_reg[1][3] ;
  input \mult_y_reg[1][3]_0 ;
  input \mult_y_reg[1][4] ;
  input \mult_y_reg[1][4]_0 ;
  input \mult_y_reg[1][5] ;
  input \mult_y_reg[1][5]_0 ;
  input \mult_y_reg[1][6] ;
  input \mult_y_reg[1][6]_0 ;
  input \mult_y_reg[1][7] ;
  input \mult_y_reg[1][7]_0 ;
  input \mult_y_reg[1][8] ;
  input \mult_y_reg[1][8]_0 ;
  input \mult_y_reg[0][1] ;
  input \mult_y_reg[0][1]_0 ;
  input [6:0]data_out03_out;
  input \mult_y_reg[0][2] ;
  input \mult_y_reg[0][2]_0 ;
  input \mult_y_reg[0][3] ;
  input \mult_y_reg[0][3]_0 ;
  input \mult_y_reg[0][4] ;
  input \mult_y_reg[0][4]_0 ;
  input \mult_y_reg[0][5] ;
  input \mult_y_reg[0][5]_0 ;
  input \mult_y_reg[0][6] ;
  input \mult_y_reg[0][6]_0 ;
  input \mult_y_reg[0][7] ;
  input \mult_y_reg[0][7]_0 ;
  input [0:0]E;
  input [0:0]\writePointer_reg[8]_0 ;
  input [7:0]Q;

  wire [6:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire \currentRdLineBuffer_reg[1] ;
  wire \currentRdLineBuffer_reg[1]_0 ;
  wire [18:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [6:0]data_out0;
  wire [6:0]data_out01_out;
  wire [6:0]data_out03_out;
  wire [0:0]lineBuffRdData;
  wire line_reg_r1_0_63_0_2_i_1__0_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_6_n_0;
  wire line_reg_r1_0_63_7_7_n_0;
  wire line_reg_r1_128_191_0_2_i_1__0_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_6_n_0;
  wire line_reg_r1_128_191_7_7_n_0;
  wire line_reg_r1_192_255_0_2_i_1__0_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_6_n_0;
  wire line_reg_r1_192_255_7_7_n_0;
  wire line_reg_r1_256_319_0_2_i_1__0_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_6_n_0;
  wire line_reg_r1_256_319_7_7_n_0;
  wire line_reg_r1_320_383_0_2_i_1__0_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_6_n_0;
  wire line_reg_r1_320_383_7_7_n_0;
  wire line_reg_r1_384_447_0_2_i_1__0_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_6_n_0;
  wire line_reg_r1_384_447_7_7_n_0;
  wire line_reg_r1_448_511_0_2_i_1__0_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_6_n_0;
  wire line_reg_r1_448_511_7_7_n_0;
  wire line_reg_r1_64_127_0_2_i_1__0_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_6_n_0;
  wire line_reg_r1_64_127_7_7_n_0;
  wire line_reg_r2_0_63_0_2_i_1__3_n_0;
  wire line_reg_r2_0_63_0_2_i_2__3_n_0;
  wire line_reg_r2_0_63_0_2_i_3__3_n_0;
  wire line_reg_r2_0_63_0_2_i_4__3_n_0;
  wire line_reg_r2_0_63_0_2_i_5__3_n_0;
  wire line_reg_r2_0_63_0_2_i_6__3_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_6_n_0;
  wire line_reg_r2_0_63_7_7_n_0;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_6_n_0;
  wire line_reg_r2_128_191_7_7_n_0;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_6_n_0;
  wire line_reg_r2_192_255_7_7_n_0;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_6_n_0;
  wire line_reg_r2_256_319_7_7_n_0;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_6_n_0;
  wire line_reg_r2_320_383_7_7_n_0;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_6_n_0;
  wire line_reg_r2_384_447_7_7_n_0;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_6_n_0;
  wire line_reg_r2_448_511_7_7_n_0;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_6_n_0;
  wire line_reg_r2_64_127_7_7_n_0;
  wire line_reg_r3_0_63_0_2_i_1__12_n_0;
  wire line_reg_r3_0_63_0_2_i_2__3_n_0;
  wire line_reg_r3_0_63_0_2_i_3__3_n_0;
  wire line_reg_r3_0_63_0_2_i_4__4_n_0;
  wire line_reg_r3_0_63_0_2_i_5__4_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_6_n_0;
  wire line_reg_r3_0_63_7_7_n_0;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_6_n_0;
  wire line_reg_r3_128_191_7_7_n_0;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_6_n_0;
  wire line_reg_r3_192_255_7_7_n_0;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_6_n_0;
  wire line_reg_r3_256_319_7_7_n_0;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_6_n_0;
  wire line_reg_r3_320_383_7_7_n_0;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_6_n_0;
  wire line_reg_r3_384_447_7_7_n_0;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_6_n_0;
  wire line_reg_r3_448_511_7_7_n_0;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_6_n_0;
  wire line_reg_r3_64_127_7_7_n_0;
  wire \mult_x[2][9]_i_2_n_0 ;
  wire \mult_x_reg[2][2] ;
  wire \mult_y[0][0]_i_3_n_0 ;
  wire \mult_y[0][0]_i_4_n_0 ;
  wire \mult_y[0][1]_i_3_n_0 ;
  wire \mult_y[0][1]_i_4_n_0 ;
  wire \mult_y[0][2]_i_3_n_0 ;
  wire \mult_y[0][2]_i_4_n_0 ;
  wire \mult_y[0][3]_i_3_n_0 ;
  wire \mult_y[0][3]_i_4_n_0 ;
  wire \mult_y[0][4]_i_3_n_0 ;
  wire \mult_y[0][4]_i_4_n_0 ;
  wire \mult_y[0][5]_i_3_n_0 ;
  wire \mult_y[0][5]_i_4_n_0 ;
  wire \mult_y[0][6]_i_3_n_0 ;
  wire \mult_y[0][6]_i_4_n_0 ;
  wire \mult_y[0][7]_i_3_n_0 ;
  wire \mult_y[0][7]_i_4_n_0 ;
  wire \mult_y[0][7]_i_5_n_0 ;
  wire \mult_y[0][7]_i_6_n_0 ;
  wire \mult_y[0][7]_i_7_n_0 ;
  wire \mult_y[1][2]_i_3_n_0 ;
  wire \mult_y[1][2]_i_4_n_0 ;
  wire \mult_y[1][3]_i_3_n_0 ;
  wire \mult_y[1][3]_i_4_n_0 ;
  wire \mult_y[1][4]_i_3_n_0 ;
  wire \mult_y[1][4]_i_4_n_0 ;
  wire \mult_y[1][5]_i_3_n_0 ;
  wire \mult_y[1][5]_i_4_n_0 ;
  wire \mult_y[1][6]_i_3_n_0 ;
  wire \mult_y[1][6]_i_4_n_0 ;
  wire \mult_y[1][7]_i_3_n_0 ;
  wire \mult_y[1][7]_i_4_n_0 ;
  wire \mult_y[1][8]_i_3_n_0 ;
  wire \mult_y[1][8]_i_4_n_0 ;
  wire \mult_y[2][1]_i_3_n_0 ;
  wire \mult_y[2][1]_i_4_n_0 ;
  wire \mult_y[2][2]_i_3_n_0 ;
  wire \mult_y[2][2]_i_4_n_0 ;
  wire \mult_y[2][3]_i_3_n_0 ;
  wire \mult_y[2][3]_i_4_n_0 ;
  wire \mult_y[2][4]_i_3_n_0 ;
  wire \mult_y[2][4]_i_4_n_0 ;
  wire \mult_y[2][5]_i_3_n_0 ;
  wire \mult_y[2][5]_i_4_n_0 ;
  wire \mult_y[2][6]_i_3_n_0 ;
  wire \mult_y[2][6]_i_4_n_0 ;
  wire \mult_y[2][7]_i_3_n_0 ;
  wire \mult_y[2][7]_i_4_n_0 ;
  wire \mult_y[7][1]_i_3_n_0 ;
  wire \mult_y[7][1]_i_4_n_0 ;
  wire \mult_y[8][0]_i_3_n_0 ;
  wire \mult_y[8][0]_i_4_n_0 ;
  wire \mult_y_reg[0][1] ;
  wire \mult_y_reg[0][1]_0 ;
  wire \mult_y_reg[0][2] ;
  wire \mult_y_reg[0][2]_0 ;
  wire \mult_y_reg[0][3] ;
  wire \mult_y_reg[0][3]_0 ;
  wire \mult_y_reg[0][4] ;
  wire \mult_y_reg[0][4]_0 ;
  wire \mult_y_reg[0][5] ;
  wire \mult_y_reg[0][5]_0 ;
  wire \mult_y_reg[0][6] ;
  wire \mult_y_reg[0][6]_0 ;
  wire \mult_y_reg[0][7] ;
  wire \mult_y_reg[0][7]_0 ;
  wire \mult_y_reg[1][2] ;
  wire \mult_y_reg[1][2]_0 ;
  wire \mult_y_reg[1][3] ;
  wire \mult_y_reg[1][3]_0 ;
  wire \mult_y_reg[1][4] ;
  wire \mult_y_reg[1][4]_0 ;
  wire \mult_y_reg[1][5] ;
  wire \mult_y_reg[1][5]_0 ;
  wire \mult_y_reg[1][6] ;
  wire \mult_y_reg[1][6]_0 ;
  wire \mult_y_reg[1][7] ;
  wire \mult_y_reg[1][7]_0 ;
  wire \mult_y_reg[1][8] ;
  wire \mult_y_reg[1][8]_0 ;
  wire \mult_y_reg[2][1] ;
  wire \mult_y_reg[2][1]_0 ;
  wire \mult_y_reg[2][2] ;
  wire \mult_y_reg[2][2]_0 ;
  wire \mult_y_reg[2][3] ;
  wire \mult_y_reg[2][3]_0 ;
  wire \mult_y_reg[2][4] ;
  wire \mult_y_reg[2][4]_0 ;
  wire \mult_y_reg[2][5] ;
  wire \mult_y_reg[2][5]_0 ;
  wire \mult_y_reg[2][6] ;
  wire \mult_y_reg[2][6]_0 ;
  wire \mult_y_reg[2][7] ;
  wire \mult_y_reg[2][7]_0 ;
  wire [8:0]p_0_in__4;
  wire \readPointer[6]_i_1__0_n_0 ;
  wire \readPointer[6]_i_2_n_0 ;
  wire \readPointer[7]_i_1__0_n_0 ;
  wire \readPointer[8]_i_1__0_n_0 ;
  wire [8:1]readPointer_reg;
  wire \readPointer_reg[8]_0 ;
  wire \readPointer_reg[8]_1 ;
  wire \readPointer_reg[8]_10 ;
  wire \readPointer_reg[8]_11 ;
  wire \readPointer_reg[8]_12 ;
  wire \readPointer_reg[8]_13 ;
  wire \readPointer_reg[8]_14 ;
  wire \readPointer_reg[8]_15 ;
  wire \readPointer_reg[8]_16 ;
  wire \readPointer_reg[8]_17 ;
  wire \readPointer_reg[8]_18 ;
  wire \readPointer_reg[8]_19 ;
  wire \readPointer_reg[8]_2 ;
  wire \readPointer_reg[8]_20 ;
  wire \readPointer_reg[8]_21 ;
  wire \readPointer_reg[8]_22 ;
  wire \readPointer_reg[8]_23 ;
  wire \readPointer_reg[8]_3 ;
  wire \readPointer_reg[8]_4 ;
  wire \readPointer_reg[8]_5 ;
  wire \readPointer_reg[8]_6 ;
  wire \readPointer_reg[8]_7 ;
  wire \readPointer_reg[8]_8 ;
  wire \readPointer_reg[8]_9 ;
  wire [0:0]readPointer_reg__0;
  wire \writePointer[8]_i_2__0_n_0 ;
  wire [0:0]\writePointer_reg[8]_0 ;
  wire \writePointer_reg_n_0_[0] ;
  wire \writePointer_reg_n_0_[1] ;
  wire \writePointer_reg_n_0_[2] ;
  wire \writePointer_reg_n_0_[3] ;
  wire \writePointer_reg_n_0_[4] ;
  wire \writePointer_reg_n_0_[5] ;
  wire \writePointer_reg_n_0_[6] ;
  wire \writePointer_reg_n_0_[7] ;
  wire \writePointer_reg_n_0_[8] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1__0
       (.I0(\writePointer_reg[8]_0 ),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_128_191_0_2_i_1__0
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(\writePointer_reg[8]_0 ),
        .I4(axi_reset_n),
        .O(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_192_255_0_2_i_1__0
       (.I0(\writePointer_reg[8]_0 ),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_256_319_0_2_i_1__0
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[7] ),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg[8]_0 ),
        .I4(axi_reset_n),
        .O(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_320_383_0_2_i_1__0
       (.I0(\writePointer_reg[8]_0 ),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_384_447_0_2_i_1__0
       (.I0(\writePointer_reg[8]_0 ),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(\writePointer_reg_n_0_[7] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    line_reg_r1_448_511_0_2_i_1__0
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(\writePointer_reg[8]_0 ),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_64_127_0_2_i_1__0
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(\writePointer_reg[8]_0 ),
        .I4(axi_reset_n),
        .O(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRB({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRC({readPointer_reg[5:1],readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r1_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r1_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__3
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__3
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__3
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__3
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__3
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__3
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_0_63_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_0_63_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_128_191_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_128_191_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_192_255_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_192_255_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_256_319_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_256_319_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_320_383_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_320_383_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_384_447_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_384_447_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_448_511_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_448_511_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__3_n_0,line_reg_r2_0_63_0_2_i_2__3_n_0,line_reg_r2_0_63_0_2_i_3__3_n_0,line_reg_r2_0_63_0_2_i_4__3_n_0,line_reg_r2_0_63_0_2_i_5__3_n_0,line_reg_r2_0_63_0_2_i_6__3_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r2_64_127_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r2_64_127_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__12
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[4]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r3_0_63_0_2_i_2__3
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_2__3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__3
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__4
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__4
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__12_n_0,line_reg_r3_0_63_0_2_i_2__3_n_0,line_reg_r3_0_63_0_2_i_3__3_n_0,line_reg_r3_0_63_0_2_i_4__4_n_0,line_reg_r3_0_63_0_2_i_5__4_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[6]),
        .DPO(line_reg_r3_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(Q[7]),
        .DPO(line_reg_r3_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__3_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__12_n_0),
        .SPO(NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mult_x[2][2]_i_1 
       (.I0(\mult_x_reg[2][2] ),
        .I1(\currentRdLineBuffer_reg[1]_0 ),
        .I2(\currentRdLineBuffer_reg[1]_1 [14]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mult_x[2][3]_i_1 
       (.I0(\mult_x[2][9]_i_2_n_0 ),
        .I1(\currentRdLineBuffer_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \mult_x[2][4]_i_1 
       (.I0(\mult_x[2][9]_i_2_n_0 ),
        .I1(\currentRdLineBuffer_reg[1] ),
        .I2(\currentRdLineBuffer_reg[1]_1 [15]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mult_x[2][5]_i_1 
       (.I0(\currentRdLineBuffer_reg[1] ),
        .I1(\mult_x[2][9]_i_2_n_0 ),
        .I2(\currentRdLineBuffer_reg[1]_1 [15]),
        .I3(\currentRdLineBuffer_reg[1]_1 [16]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \mult_x[2][6]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_1 [15]),
        .I1(\mult_x[2][9]_i_2_n_0 ),
        .I2(\currentRdLineBuffer_reg[1] ),
        .I3(\currentRdLineBuffer_reg[1]_1 [16]),
        .I4(\currentRdLineBuffer_reg[1]_1 [17]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFB)) 
    \mult_x[2][7]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_1 [15]),
        .I1(\mult_x[2][9]_i_2_n_0 ),
        .I2(\currentRdLineBuffer_reg[1] ),
        .I3(\currentRdLineBuffer_reg[1]_1 [16]),
        .I4(\currentRdLineBuffer_reg[1]_1 [17]),
        .I5(\currentRdLineBuffer_reg[1]_1 [18]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \mult_x[2][9]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_1 [15]),
        .I1(\mult_x[2][9]_i_2_n_0 ),
        .I2(\currentRdLineBuffer_reg[1] ),
        .I3(\currentRdLineBuffer_reg[1]_1 [16]),
        .I4(\currentRdLineBuffer_reg[1]_1 [18]),
        .I5(\currentRdLineBuffer_reg[1]_1 [17]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mult_x[2][9]_i_2 
       (.I0(\mult_x_reg[2][2] ),
        .I1(\currentRdLineBuffer_reg[1]_0 ),
        .I2(\currentRdLineBuffer_reg[1]_1 [14]),
        .O(\mult_x[2][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][0]_i_3 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(line_reg_r3_128_191_0_2_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_0),
        .O(\mult_y[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][0]_i_4 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(line_reg_r3_384_447_0_2_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_0),
        .O(\mult_y[0][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[0][1]_i_1 
       (.I0(\readPointer_reg[8]_14 ),
        .I1(\mult_y_reg[0][1] ),
        .I2(\mult_y_reg[0][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[0]),
        .O(\currentRdLineBuffer_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][1]_i_3 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(line_reg_r3_128_191_0_2_n_1),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_1),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_1),
        .O(\mult_y[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][1]_i_4 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(line_reg_r3_384_447_0_2_n_1),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_1),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_1),
        .O(\mult_y[0][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[0][2]_i_1 
       (.I0(\readPointer_reg[8]_15 ),
        .I1(\mult_y_reg[0][2] ),
        .I2(data_out03_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[0][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][2]_i_3 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(line_reg_r3_128_191_0_2_n_2),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_2),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_2),
        .O(\mult_y[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][2]_i_4 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(line_reg_r3_384_447_0_2_n_2),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_2),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_2),
        .O(\mult_y[0][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[0][3]_i_1 
       (.I0(\readPointer_reg[8]_16 ),
        .I1(\mult_y_reg[0][3] ),
        .I2(data_out03_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[0][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][3]_i_3 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(line_reg_r3_128_191_3_5_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_0),
        .O(\mult_y[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][3]_i_4 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(line_reg_r3_384_447_3_5_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_0),
        .O(\mult_y[0][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[0][4]_i_1 
       (.I0(\readPointer_reg[8]_17 ),
        .I1(\mult_y_reg[0][4] ),
        .I2(\mult_y_reg[0][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[3]),
        .O(\currentRdLineBuffer_reg[1]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][4]_i_3 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(line_reg_r3_128_191_3_5_n_1),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_1),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_1),
        .O(\mult_y[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][4]_i_4 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(line_reg_r3_384_447_3_5_n_1),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_1),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_1),
        .O(\mult_y[0][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[0][5]_i_1 
       (.I0(\readPointer_reg[8]_18 ),
        .I1(\mult_y_reg[0][5] ),
        .I2(\mult_y_reg[0][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[4]),
        .O(\currentRdLineBuffer_reg[1]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][5]_i_3 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(line_reg_r3_128_191_3_5_n_2),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_2),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_2),
        .O(\mult_y[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][5]_i_4 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(line_reg_r3_384_447_3_5_n_2),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_2),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_2),
        .O(\mult_y[0][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[0][6]_i_1 
       (.I0(\readPointer_reg[8]_19 ),
        .I1(\mult_y_reg[0][6] ),
        .I2(\mult_y_reg[0][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[5]),
        .O(\currentRdLineBuffer_reg[1]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][6]_i_3 
       (.I0(line_reg_r3_192_255_6_6_n_0),
        .I1(line_reg_r3_128_191_6_6_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_6_6_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_6_6_n_0),
        .O(\mult_y[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][6]_i_4 
       (.I0(line_reg_r3_448_511_6_6_n_0),
        .I1(line_reg_r3_384_447_6_6_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_6_6_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_6_6_n_0),
        .O(\mult_y[0][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[0][7]_i_1 
       (.I0(\readPointer_reg[8]_20 ),
        .I1(\mult_y_reg[0][7] ),
        .I2(data_out03_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[0][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \mult_y[0][7]_i_3 
       (.I0(readPointer_reg[8]),
        .I1(readPointer_reg[6]),
        .I2(\readPointer[6]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer_reg[7]),
        .O(\mult_y[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][7]_i_4 
       (.I0(line_reg_r3_192_255_7_7_n_0),
        .I1(line_reg_r3_128_191_7_7_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_7_7_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_7_7_n_0),
        .O(\mult_y[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[0][7]_i_5 
       (.I0(line_reg_r3_448_511_7_7_n_0),
        .I1(line_reg_r3_384_447_7_7_n_0),
        .I2(\mult_y[0][7]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_7_7_n_0),
        .I4(\mult_y[0][7]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_7_7_n_0),
        .O(\mult_y[0][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mult_y[0][7]_i_6 
       (.I0(readPointer_reg[7]),
        .I1(readPointer_reg[6]),
        .I2(\readPointer[6]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\mult_y[0][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mult_y[0][7]_i_7 
       (.I0(readPointer_reg[6]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg[5]),
        .O(\mult_y[0][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[1][2]_i_1 
       (.I0(\readPointer_reg[8]_7 ),
        .I1(\mult_y_reg[1][2] ),
        .I2(\mult_y_reg[1][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[0]),
        .O(\currentRdLineBuffer_reg[1]_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][2]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(line_reg_r2_128_191_0_2_n_1),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_1),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_1),
        .O(\mult_y[1][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][2]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(line_reg_r2_384_447_0_2_n_1),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_1),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_1),
        .O(\mult_y[1][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[1][3]_i_1 
       (.I0(\readPointer_reg[8]_8 ),
        .I1(\mult_y_reg[1][3] ),
        .I2(data_out01_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[1][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][3]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(line_reg_r2_128_191_0_2_n_2),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_2),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_2),
        .O(\mult_y[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][3]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(line_reg_r2_384_447_0_2_n_2),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_2),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_2),
        .O(\mult_y[1][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[1][4]_i_1 
       (.I0(\readPointer_reg[8]_9 ),
        .I1(\mult_y_reg[1][4] ),
        .I2(data_out01_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[1][4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][4]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(line_reg_r2_128_191_3_5_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_0),
        .O(\mult_y[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][4]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(line_reg_r2_384_447_3_5_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_0),
        .O(\mult_y[1][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[1][5]_i_1 
       (.I0(\readPointer_reg[8]_10 ),
        .I1(\mult_y_reg[1][5] ),
        .I2(\mult_y_reg[1][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[3]),
        .O(\currentRdLineBuffer_reg[1]_1 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][5]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(line_reg_r2_128_191_3_5_n_1),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_1),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_1),
        .O(\mult_y[1][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][5]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(line_reg_r2_384_447_3_5_n_1),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_1),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_1),
        .O(\mult_y[1][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[1][6]_i_1 
       (.I0(\readPointer_reg[8]_11 ),
        .I1(\mult_y_reg[1][6] ),
        .I2(\mult_y_reg[1][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[4]),
        .O(\currentRdLineBuffer_reg[1]_1 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][6]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(line_reg_r2_128_191_3_5_n_2),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_2),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_2),
        .O(\mult_y[1][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][6]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(line_reg_r2_384_447_3_5_n_2),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_2),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_2),
        .O(\mult_y[1][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[1][7]_i_1 
       (.I0(\readPointer_reg[8]_12 ),
        .I1(\mult_y_reg[1][7] ),
        .I2(\mult_y_reg[1][7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[5]),
        .O(\currentRdLineBuffer_reg[1]_1 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][7]_i_3 
       (.I0(line_reg_r2_192_255_6_6_n_0),
        .I1(line_reg_r2_128_191_6_6_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_6_6_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_6_6_n_0),
        .O(\mult_y[1][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][7]_i_4 
       (.I0(line_reg_r2_448_511_6_6_n_0),
        .I1(line_reg_r2_384_447_6_6_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_6_6_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_6_6_n_0),
        .O(\mult_y[1][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[1][8]_i_1 
       (.I0(\readPointer_reg[8]_13 ),
        .I1(\mult_y_reg[1][8] ),
        .I2(data_out01_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[1][8]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][8]_i_3 
       (.I0(line_reg_r2_192_255_7_7_n_0),
        .I1(line_reg_r2_128_191_7_7_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_7_7_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_7_7_n_0),
        .O(\mult_y[1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[1][8]_i_4 
       (.I0(line_reg_r2_448_511_7_7_n_0),
        .I1(line_reg_r2_384_447_7_7_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_7_7_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_7_7_n_0),
        .O(\mult_y[1][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[2][1]_i_1 
       (.I0(\readPointer_reg[8]_0 ),
        .I1(\mult_y_reg[2][1] ),
        .I2(\mult_y_reg[2][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[0]),
        .O(\currentRdLineBuffer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][1]_i_3 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\mult_y[2][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][1]_i_4 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\mult_y[2][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[2][2]_i_1 
       (.I0(\readPointer_reg[8]_1 ),
        .I1(\mult_y_reg[2][2] ),
        .I2(data_out0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[2][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][2]_i_3 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\mult_y[2][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][2]_i_4 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\mult_y[2][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[2][3]_i_1 
       (.I0(\readPointer_reg[8]_2 ),
        .I1(\mult_y_reg[2][3] ),
        .I2(data_out0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[2][3]_0 ),
        .O(\currentRdLineBuffer_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][3]_i_3 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\mult_y[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][3]_i_4 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\mult_y[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[2][4]_i_1 
       (.I0(\readPointer_reg[8]_3 ),
        .I1(\mult_y_reg[2][4] ),
        .I2(\mult_y_reg[2][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[3]),
        .O(\currentRdLineBuffer_reg[1]_1 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][4]_i_3 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\mult_y[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][4]_i_4 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\mult_y[2][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[2][5]_i_1 
       (.I0(\readPointer_reg[8]_4 ),
        .I1(\mult_y_reg[2][5] ),
        .I2(\mult_y_reg[2][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[4]),
        .O(\currentRdLineBuffer_reg[1]_1 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][5]_i_3 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\mult_y[2][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][5]_i_4 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\mult_y[2][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[2][6]_i_1 
       (.I0(\readPointer_reg[8]_5 ),
        .I1(\mult_y_reg[2][6] ),
        .I2(\mult_y_reg[2][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[5]),
        .O(\currentRdLineBuffer_reg[1]_1 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][6]_i_3 
       (.I0(line_reg_r1_192_255_6_6_n_0),
        .I1(line_reg_r1_128_191_6_6_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_6_6_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_6_6_n_0),
        .O(\mult_y[2][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][6]_i_4 
       (.I0(line_reg_r1_448_511_6_6_n_0),
        .I1(line_reg_r1_384_447_6_6_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_6_6_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_6_6_n_0),
        .O(\mult_y[2][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[2][7]_i_1 
       (.I0(\readPointer_reg[8]_6 ),
        .I1(\mult_y_reg[2][7] ),
        .I2(data_out0[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[2][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][7]_i_3 
       (.I0(line_reg_r1_192_255_7_7_n_0),
        .I1(line_reg_r1_128_191_7_7_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_7_7_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_7_7_n_0),
        .O(\mult_y[2][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[2][7]_i_4 
       (.I0(line_reg_r1_448_511_7_7_n_0),
        .I1(line_reg_r1_384_447_7_7_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_7_7_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_7_7_n_0),
        .O(\mult_y[2][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[7][1]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(line_reg_r2_128_191_0_2_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_0),
        .O(\mult_y[7][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[7][1]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(line_reg_r2_384_447_0_2_n_0),
        .I2(\readPointer[7]_i_1__0_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_0),
        .I4(\readPointer[6]_i_1__0_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_0),
        .O(\mult_y[7][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[8][0]_i_3 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\mult_y[8][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mult_y[8][0]_i_4 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(readPointer_reg[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(readPointer_reg[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\mult_y[8][0]_i_4_n_0 ));
  MUXF7 \mult_y_reg[0][0]_i_2 
       (.I0(\mult_y[0][0]_i_3_n_0 ),
        .I1(\mult_y[0][0]_i_4_n_0 ),
        .O(\readPointer_reg[8]_23 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[0][1]_i_2 
       (.I0(\mult_y[0][1]_i_3_n_0 ),
        .I1(\mult_y[0][1]_i_4_n_0 ),
        .O(\readPointer_reg[8]_14 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[0][2]_i_2 
       (.I0(\mult_y[0][2]_i_3_n_0 ),
        .I1(\mult_y[0][2]_i_4_n_0 ),
        .O(\readPointer_reg[8]_15 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[0][3]_i_2 
       (.I0(\mult_y[0][3]_i_3_n_0 ),
        .I1(\mult_y[0][3]_i_4_n_0 ),
        .O(\readPointer_reg[8]_16 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[0][4]_i_2 
       (.I0(\mult_y[0][4]_i_3_n_0 ),
        .I1(\mult_y[0][4]_i_4_n_0 ),
        .O(\readPointer_reg[8]_17 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[0][5]_i_2 
       (.I0(\mult_y[0][5]_i_3_n_0 ),
        .I1(\mult_y[0][5]_i_4_n_0 ),
        .O(\readPointer_reg[8]_18 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[0][6]_i_2 
       (.I0(\mult_y[0][6]_i_3_n_0 ),
        .I1(\mult_y[0][6]_i_4_n_0 ),
        .O(\readPointer_reg[8]_19 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[0][7]_i_2 
       (.I0(\mult_y[0][7]_i_4_n_0 ),
        .I1(\mult_y[0][7]_i_5_n_0 ),
        .O(\readPointer_reg[8]_20 ),
        .S(\mult_y[0][7]_i_3_n_0 ));
  MUXF7 \mult_y_reg[1][2]_i_2 
       (.I0(\mult_y[1][2]_i_3_n_0 ),
        .I1(\mult_y[1][2]_i_4_n_0 ),
        .O(\readPointer_reg[8]_7 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[1][3]_i_2 
       (.I0(\mult_y[1][3]_i_3_n_0 ),
        .I1(\mult_y[1][3]_i_4_n_0 ),
        .O(\readPointer_reg[8]_8 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[1][4]_i_2 
       (.I0(\mult_y[1][4]_i_3_n_0 ),
        .I1(\mult_y[1][4]_i_4_n_0 ),
        .O(\readPointer_reg[8]_9 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[1][5]_i_2 
       (.I0(\mult_y[1][5]_i_3_n_0 ),
        .I1(\mult_y[1][5]_i_4_n_0 ),
        .O(\readPointer_reg[8]_10 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[1][6]_i_2 
       (.I0(\mult_y[1][6]_i_3_n_0 ),
        .I1(\mult_y[1][6]_i_4_n_0 ),
        .O(\readPointer_reg[8]_11 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[1][7]_i_2 
       (.I0(\mult_y[1][7]_i_3_n_0 ),
        .I1(\mult_y[1][7]_i_4_n_0 ),
        .O(\readPointer_reg[8]_12 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[1][8]_i_2 
       (.I0(\mult_y[1][8]_i_3_n_0 ),
        .I1(\mult_y[1][8]_i_4_n_0 ),
        .O(\readPointer_reg[8]_13 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[2][1]_i_2 
       (.I0(\mult_y[2][1]_i_3_n_0 ),
        .I1(\mult_y[2][1]_i_4_n_0 ),
        .O(\readPointer_reg[8]_0 ),
        .S(readPointer_reg[8]));
  MUXF7 \mult_y_reg[2][2]_i_2 
       (.I0(\mult_y[2][2]_i_3_n_0 ),
        .I1(\mult_y[2][2]_i_4_n_0 ),
        .O(\readPointer_reg[8]_1 ),
        .S(readPointer_reg[8]));
  MUXF7 \mult_y_reg[2][3]_i_2 
       (.I0(\mult_y[2][3]_i_3_n_0 ),
        .I1(\mult_y[2][3]_i_4_n_0 ),
        .O(\readPointer_reg[8]_2 ),
        .S(readPointer_reg[8]));
  MUXF7 \mult_y_reg[2][4]_i_2 
       (.I0(\mult_y[2][4]_i_3_n_0 ),
        .I1(\mult_y[2][4]_i_4_n_0 ),
        .O(\readPointer_reg[8]_3 ),
        .S(readPointer_reg[8]));
  MUXF7 \mult_y_reg[2][5]_i_2 
       (.I0(\mult_y[2][5]_i_3_n_0 ),
        .I1(\mult_y[2][5]_i_4_n_0 ),
        .O(\readPointer_reg[8]_4 ),
        .S(readPointer_reg[8]));
  MUXF7 \mult_y_reg[2][6]_i_2 
       (.I0(\mult_y[2][6]_i_3_n_0 ),
        .I1(\mult_y[2][6]_i_4_n_0 ),
        .O(\readPointer_reg[8]_5 ),
        .S(readPointer_reg[8]));
  MUXF7 \mult_y_reg[2][7]_i_2 
       (.I0(\mult_y[2][7]_i_3_n_0 ),
        .I1(\mult_y[2][7]_i_4_n_0 ),
        .O(\readPointer_reg[8]_6 ),
        .S(readPointer_reg[8]));
  MUXF7 \mult_y_reg[7][1]_i_2 
       (.I0(\mult_y[7][1]_i_3_n_0 ),
        .I1(\mult_y[7][1]_i_4_n_0 ),
        .O(\readPointer_reg[8]_22 ),
        .S(\readPointer[8]_i_1__0_n_0 ));
  MUXF7 \mult_y_reg[8][0]_i_2 
       (.I0(\mult_y[8][0]_i_3_n_0 ),
        .I1(\mult_y[8][0]_i_4_n_0 ),
        .O(\readPointer_reg[8]_21 ),
        .S(readPointer_reg[8]));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__6 
       (.I0(E),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .O(lineBuffRdData));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \readPointer[6]_i_1__0 
       (.I0(readPointer_reg[6]),
        .I1(readPointer_reg__0),
        .I2(\readPointer[6]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\readPointer[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \readPointer[6]_i_2 
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[4]),
        .O(\readPointer[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \readPointer[7]_i_1__0 
       (.I0(readPointer_reg[7]),
        .I1(readPointer_reg[6]),
        .I2(\readPointer[6]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer_reg__0),
        .O(\readPointer[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \readPointer[8]_i_1__0 
       (.I0(readPointer_reg[8]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[5]),
        .I3(\readPointer[6]_i_2_n_0 ),
        .I4(readPointer_reg[6]),
        .I5(readPointer_reg[7]),
        .O(\readPointer[8]_i_1__0_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__3_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__3_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__3_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__3_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__3_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__3_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[6] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[6]_i_1__0_n_0 ),
        .Q(readPointer_reg[6]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[7] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[7]_i_1__0_n_0 ),
        .Q(readPointer_reg[7]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[8] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[8]_i_1__0_n_0 ),
        .Q(readPointer_reg[8]),
        .R(axi_reset_n));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \writePointer[0]_i_1__0 
       (.I0(\writePointer_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \writePointer[1]_i_1__0 
       (.I0(\writePointer_reg_n_0_[0] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \writePointer[2]_i_1__0 
       (.I0(\writePointer_reg_n_0_[2] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \writePointer[3]_i_1__0 
       (.I0(\writePointer_reg_n_0_[1] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[4]_i_1__0 
       (.I0(\writePointer_reg_n_0_[4] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[2] ),
        .I4(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[5]_i_1__0 
       (.I0(\writePointer_reg_n_0_[5] ),
        .I1(\writePointer_reg_n_0_[3] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[0] ),
        .I4(\writePointer_reg_n_0_[1] ),
        .I5(\writePointer_reg_n_0_[4] ),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \writePointer[6]_i_1__0 
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[4] ),
        .I2(\writePointer[8]_i_2__0_n_0 ),
        .I3(\writePointer_reg_n_0_[5] ),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[7]_i_1__0 
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[5] ),
        .I2(\writePointer[8]_i_2__0_n_0 ),
        .I3(\writePointer_reg_n_0_[4] ),
        .I4(\writePointer_reg_n_0_[6] ),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[8]_i_1__0 
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(\writePointer_reg_n_0_[6] ),
        .I2(\writePointer_reg_n_0_[4] ),
        .I3(\writePointer[8]_i_2__0_n_0 ),
        .I4(\writePointer_reg_n_0_[5] ),
        .I5(\writePointer_reg_n_0_[7] ),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \writePointer[8]_i_2__0 
       (.I0(\writePointer_reg_n_0_[3] ),
        .I1(\writePointer_reg_n_0_[2] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[1] ),
        .O(\writePointer[8]_i_2__0_n_0 ));
  FDRE \writePointer_reg[0] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[0]),
        .Q(\writePointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[1] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[1]),
        .Q(\writePointer_reg_n_0_[1] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[2] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[2]),
        .Q(\writePointer_reg_n_0_[2] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[3] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[3]),
        .Q(\writePointer_reg_n_0_[3] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[4] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[4]),
        .Q(\writePointer_reg_n_0_[4] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[5] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[5]),
        .Q(\writePointer_reg_n_0_[5] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[6] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[6]),
        .Q(\writePointer_reg_n_0_[6] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[7] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[7]),
        .Q(\writePointer_reg_n_0_[7] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[8] 
       (.C(axi_clk),
        .CE(\writePointer_reg[8]_0 ),
        .D(p_0_in__4[8]),
        .Q(\writePointer_reg_n_0_[8] ),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_16
   (D,
    \currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    \mult_x_reg[5][3] ,
    \mult_x_reg[5][7] ,
    \mult_x_reg[2][0] ,
    \mult_x_reg[2][0]_0 ,
    currentRdLineBuffer,
    data_out0,
    \mult_x_reg[5][3]_0 ,
    \mult_x_reg[5][3]_1 ,
    \mult_x_reg[5][3]_2 ,
    \mult_x_reg[5][3]_3 ,
    \mult_x_reg[5][5] ,
    \mult_x_reg[5][5]_0 ,
    \mult_x_reg[5][5]_1 ,
    \mult_x_reg[5][5]_2 ,
    \mult_x_reg[5][10] ,
    \mult_x_reg[5][10]_0 ,
    \mult_x_reg[5][10]_1 ,
    \mult_x_reg[5][10]_2 ,
    \mult_y_reg[1][1] ,
    \mult_y_reg[1][1]_0 ,
    data_out01_out,
    \mult_y_reg[0][0] ,
    \mult_y_reg[0][0]_0 ,
    data_out03_out,
    \mult_x_reg[3][2] ,
    \mult_x_reg[3][2]_0 ,
    \mult_x_reg[3][3] ,
    \mult_x_reg[3][3]_0 ,
    \mult_x_reg[3][4] ,
    \mult_x_reg[3][4]_0 ,
    \mult_x_reg[3][5] ,
    \mult_x_reg[3][5]_0 ,
    \mult_x_reg[3][7] ,
    \mult_x_reg[3][7]_0 ,
    \mult_x_reg[3][8] ,
    \mult_x_reg[3][8]_0 ,
    E,
    Q);
  output [0:0]D;
  output [8:0]\currentRdLineBuffer_reg[1] ;
  output [6:0]\currentRdLineBuffer_reg[1]_0 ;
  output [0:0]\currentRdLineBuffer_reg[1]_1 ;
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input [1:0]\mult_x_reg[5][3] ;
  input [0:0]\mult_x_reg[5][7] ;
  input \mult_x_reg[2][0] ;
  input \mult_x_reg[2][0]_0 ;
  input [1:0]currentRdLineBuffer;
  input [6:0]data_out0;
  input \mult_x_reg[5][3]_0 ;
  input \mult_x_reg[5][3]_1 ;
  input \mult_x_reg[5][3]_2 ;
  input \mult_x_reg[5][3]_3 ;
  input \mult_x_reg[5][5] ;
  input \mult_x_reg[5][5]_0 ;
  input \mult_x_reg[5][5]_1 ;
  input \mult_x_reg[5][5]_2 ;
  input \mult_x_reg[5][10] ;
  input \mult_x_reg[5][10]_0 ;
  input \mult_x_reg[5][10]_1 ;
  input \mult_x_reg[5][10]_2 ;
  input \mult_y_reg[1][1] ;
  input \mult_y_reg[1][1]_0 ;
  input [0:0]data_out01_out;
  input \mult_y_reg[0][0] ;
  input \mult_y_reg[0][0]_0 ;
  input [6:0]data_out03_out;
  input \mult_x_reg[3][2] ;
  input \mult_x_reg[3][2]_0 ;
  input \mult_x_reg[3][3] ;
  input \mult_x_reg[3][3]_0 ;
  input \mult_x_reg[3][4] ;
  input \mult_x_reg[3][4]_0 ;
  input \mult_x_reg[3][5] ;
  input \mult_x_reg[3][5]_0 ;
  input \mult_x_reg[3][7] ;
  input \mult_x_reg[3][7]_0 ;
  input \mult_x_reg[3][8] ;
  input \mult_x_reg[3][8]_0 ;
  input [0:0]E;
  input [7:0]Q;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [8:0]\currentRdLineBuffer_reg[1] ;
  wire [6:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [6:0]data_out0;
  wire [0:0]data_out01_out;
  wire [6:0]data_out03_out;
  wire [47:42]data_to_sobel;
  wire [1:1]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__4_n_0;
  wire line_reg_r2_0_63_0_2_i_2__4_n_0;
  wire line_reg_r2_0_63_0_2_i_3__4_n_0;
  wire line_reg_r2_0_63_0_2_i_4__4_n_0;
  wire line_reg_r2_0_63_0_2_i_5__4_n_0;
  wire line_reg_r2_0_63_0_2_i_6__4_n_0;
  wire line_reg_r3_0_63_0_2_i_1__2_n_0;
  wire line_reg_r3_0_63_0_2_i_2__4_n_0;
  wire line_reg_r3_0_63_0_2_i_3__4_n_0;
  wire line_reg_r3_0_63_0_2_i_4__5_n_0;
  wire line_reg_r3_0_63_0_2_i_5__5_n_0;
  wire \mult_x[5][10]_i_3_n_0 ;
  wire \mult_x_reg[2][0] ;
  wire \mult_x_reg[2][0]_0 ;
  wire \mult_x_reg[3][2] ;
  wire \mult_x_reg[3][2]_0 ;
  wire \mult_x_reg[3][3] ;
  wire \mult_x_reg[3][3]_0 ;
  wire \mult_x_reg[3][4] ;
  wire \mult_x_reg[3][4]_0 ;
  wire \mult_x_reg[3][5] ;
  wire \mult_x_reg[3][5]_0 ;
  wire \mult_x_reg[3][7] ;
  wire \mult_x_reg[3][7]_0 ;
  wire \mult_x_reg[3][8] ;
  wire \mult_x_reg[3][8]_0 ;
  wire \mult_x_reg[5][10] ;
  wire \mult_x_reg[5][10]_0 ;
  wire \mult_x_reg[5][10]_1 ;
  wire \mult_x_reg[5][10]_2 ;
  wire [1:0]\mult_x_reg[5][3] ;
  wire \mult_x_reg[5][3]_0 ;
  wire \mult_x_reg[5][3]_1 ;
  wire \mult_x_reg[5][3]_2 ;
  wire \mult_x_reg[5][3]_3 ;
  wire \mult_x_reg[5][5] ;
  wire \mult_x_reg[5][5]_0 ;
  wire \mult_x_reg[5][5]_1 ;
  wire \mult_x_reg[5][5]_2 ;
  wire [0:0]\mult_x_reg[5][7] ;
  wire \mult_y_reg[0][0] ;
  wire \mult_y_reg[0][0]_0 ;
  wire \mult_y_reg[1][1] ;
  wire \mult_y_reg[1][1]_0 ;
  wire [5:1]readPointer_reg;
  wire [0:0]readPointer_reg__0;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_15),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_5),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_6),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__4_n_0,line_reg_r2_0_63_0_2_i_2__4_n_0,line_reg_r2_0_63_0_2_i_3__4_n_0,line_reg_r2_0_63_0_2_i_4__4_n_0,line_reg_r2_0_63_0_2_i_5__4_n_0,line_reg_r2_0_63_0_2_i_6__4_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__4_n_0,line_reg_r2_0_63_0_2_i_2__4_n_0,line_reg_r2_0_63_0_2_i_3__4_n_0,line_reg_r2_0_63_0_2_i_4__4_n_0,line_reg_r2_0_63_0_2_i_5__4_n_0,line_reg_r2_0_63_0_2_i_6__4_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__4_n_0,line_reg_r2_0_63_0_2_i_2__4_n_0,line_reg_r2_0_63_0_2_i_3__4_n_0,line_reg_r2_0_63_0_2_i_4__4_n_0,line_reg_r2_0_63_0_2_i_5__4_n_0,line_reg_r2_0_63_0_2_i_6__4_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_7),
        .DOB(axi_clk_16),
        .DOC(axi_clk_17),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__4
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[2]),
        .I5(readPointer_reg[4]),
        .O(line_reg_r2_0_63_0_2_i_1__4_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__4
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__4
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3__4_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__4
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__4
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__4
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__4_n_0,line_reg_r2_0_63_0_2_i_2__4_n_0,line_reg_r2_0_63_0_2_i_3__4_n_0,line_reg_r2_0_63_0_2_i_4__4_n_0,line_reg_r2_0_63_0_2_i_5__4_n_0,line_reg_r2_0_63_0_2_i_6__4_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__4_n_0,line_reg_r2_0_63_0_2_i_2__4_n_0,line_reg_r2_0_63_0_2_i_3__4_n_0,line_reg_r2_0_63_0_2_i_4__4_n_0,line_reg_r2_0_63_0_2_i_5__4_n_0,line_reg_r2_0_63_0_2_i_6__4_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__4_n_0,line_reg_r2_0_63_0_2_i_2__4_n_0,line_reg_r2_0_63_0_2_i_3__4_n_0,line_reg_r2_0_63_0_2_i_4__4_n_0,line_reg_r2_0_63_0_2_i_5__4_n_0,line_reg_r2_0_63_0_2_i_6__4_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_18),
        .DOB(axi_clk_19),
        .DOC(axi_clk_20),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_21),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__4_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__4_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__4_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__4_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_22),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__4_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__4_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__4_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__4_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__4_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__4_n_0,line_reg_r3_0_63_0_2_i_3__4_n_0,line_reg_r3_0_63_0_2_i_4__5_n_0,line_reg_r3_0_63_0_2_i_5__5_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__4_n_0,line_reg_r3_0_63_0_2_i_3__4_n_0,line_reg_r3_0_63_0_2_i_4__5_n_0,line_reg_r3_0_63_0_2_i_5__5_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__4_n_0,line_reg_r3_0_63_0_2_i_3__4_n_0,line_reg_r3_0_63_0_2_i_4__5_n_0,line_reg_r3_0_63_0_2_i_5__5_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_8),
        .DOB(axi_clk_9),
        .DOC(axi_clk_10),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__2
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__4
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_2__4_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__4
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__5
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__5
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__4_n_0,line_reg_r3_0_63_0_2_i_3__4_n_0,line_reg_r3_0_63_0_2_i_4__5_n_0,line_reg_r3_0_63_0_2_i_5__5_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__4_n_0,line_reg_r3_0_63_0_2_i_3__4_n_0,line_reg_r3_0_63_0_2_i_4__5_n_0,line_reg_r3_0_63_0_2_i_5__5_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__2_n_0,line_reg_r3_0_63_0_2_i_2__4_n_0,line_reg_r3_0_63_0_2_i_3__4_n_0,line_reg_r3_0_63_0_2_i_4__5_n_0,line_reg_r3_0_63_0_2_i_5__5_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_11),
        .DOB(axi_clk_12),
        .DOC(axi_clk_23),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_13),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__5_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__4_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__4_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_14),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__5_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__4_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__4_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_x[2][0]_i_1 
       (.I0(axi_clk_0),
        .I1(\mult_x_reg[2][0] ),
        .I2(\mult_x_reg[2][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[0]),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mult_x[2][1]_i_1 
       (.I0(\currentRdLineBuffer_reg[1] [2]),
        .I1(\mult_x_reg[5][3] [0]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[3][2]_i_1 
       (.I0(axi_clk_9),
        .I1(\mult_x_reg[3][2] ),
        .I2(data_out03_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[3][2]_0 ),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[3][3]_i_1 
       (.I0(axi_clk_10),
        .I1(\mult_x_reg[3][3] ),
        .I2(\mult_x_reg[3][3]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[2]),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[3][4]_i_1 
       (.I0(axi_clk_11),
        .I1(\mult_x_reg[3][4] ),
        .I2(\mult_x_reg[3][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[3]),
        .O(\currentRdLineBuffer_reg[1] [5]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[3][5]_i_1 
       (.I0(axi_clk_12),
        .I1(\mult_x_reg[3][5] ),
        .I2(data_out03_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[3][5]_0 ),
        .O(\currentRdLineBuffer_reg[1] [6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[3][7]_i_1 
       (.I0(axi_clk_13),
        .I1(\mult_x_reg[3][7] ),
        .I2(data_out03_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[3][7]_0 ),
        .O(\currentRdLineBuffer_reg[1] [7]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[3][8]_i_1 
       (.I0(axi_clk_14),
        .I1(\mult_x_reg[3][8] ),
        .I2(\mult_x_reg[3][8]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[6]),
        .O(\currentRdLineBuffer_reg[1] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \mult_x[5][10]_i_1 
       (.I0(data_to_sobel[44]),
        .I1(\mult_x[5][10]_i_3_n_0 ),
        .I2(data_to_sobel[43]),
        .I3(\mult_x_reg[5][7] ),
        .I4(data_to_sobel[47]),
        .I5(data_to_sobel[46]),
        .O(\currentRdLineBuffer_reg[1]_0 [6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[5][10]_i_2 
       (.I0(axi_clk_4),
        .I1(\mult_x_reg[5][5]_1 ),
        .I2(data_out0[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[5][5]_2 ),
        .O(data_to_sobel[44]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mult_x[5][10]_i_3 
       (.I0(\mult_x_reg[5][3] [1]),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .I2(data_to_sobel[42]),
        .O(\mult_x[5][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[5][10]_i_4 
       (.I0(axi_clk_3),
        .I1(\mult_x_reg[5][5] ),
        .I2(\mult_x_reg[5][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[3]),
        .O(data_to_sobel[43]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[5][10]_i_6 
       (.I0(axi_clk_6),
        .I1(\mult_x_reg[5][10]_1 ),
        .I2(\mult_x_reg[5][10]_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[6]),
        .O(data_to_sobel[47]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[5][10]_i_7 
       (.I0(axi_clk_5),
        .I1(\mult_x_reg[5][10] ),
        .I2(data_out0[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[5][10]_0 ),
        .O(data_to_sobel[46]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mult_x[5][3]_i_1 
       (.I0(\mult_x_reg[5][3] [1]),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .I2(data_to_sobel[42]),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[5][3]_i_2 
       (.I0(axi_clk_1),
        .I1(\mult_x_reg[5][3]_0 ),
        .I2(data_out0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[5][3]_1 ),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[5][3]_i_3 
       (.I0(axi_clk_2),
        .I1(\mult_x_reg[5][3]_2 ),
        .I2(\mult_x_reg[5][3]_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[2]),
        .O(data_to_sobel[42]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mult_x[5][4]_i_1 
       (.I0(\mult_x[5][10]_i_3_n_0 ),
        .I1(data_to_sobel[43]),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \mult_x[5][5]_i_1 
       (.I0(\mult_x[5][10]_i_3_n_0 ),
        .I1(data_to_sobel[43]),
        .I2(data_to_sobel[44]),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mult_x[5][6]_i_1 
       (.I0(data_to_sobel[43]),
        .I1(\mult_x[5][10]_i_3_n_0 ),
        .I2(data_to_sobel[44]),
        .I3(\mult_x_reg[5][7] ),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \mult_x[5][7]_i_1 
       (.I0(data_to_sobel[44]),
        .I1(\mult_x[5][10]_i_3_n_0 ),
        .I2(data_to_sobel[43]),
        .I3(\mult_x_reg[5][7] ),
        .I4(data_to_sobel[46]),
        .O(\currentRdLineBuffer_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFB)) 
    \mult_x[5][8]_i_1 
       (.I0(data_to_sobel[44]),
        .I1(\mult_x[5][10]_i_3_n_0 ),
        .I2(data_to_sobel[43]),
        .I3(\mult_x_reg[5][7] ),
        .I4(data_to_sobel[46]),
        .I5(data_to_sobel[47]),
        .O(\currentRdLineBuffer_reg[1]_0 [5]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_y[0][0]_i_1 
       (.I0(axi_clk_8),
        .I1(\mult_y_reg[0][0] ),
        .I2(\mult_y_reg[0][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[0]),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_y[1][1]_i_1 
       (.I0(axi_clk_7),
        .I1(\mult_y_reg[1][1] ),
        .I2(\mult_y_reg[1][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__5 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__4_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__4_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__4_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__4_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__4_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__4_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_17
   (\currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    \mult_y_reg[8][6] ,
    \mult_y_reg[7][4] ,
    \mult_y_reg[6][3] ,
    \mult_y_reg[8][2] ,
    data_out0,
    \mult_x_reg[5][1] ,
    currentRdLineBuffer,
    \mult_x_reg[5][1]_0 ,
    \mult_y_reg[8][2]_0 ,
    \mult_y_reg[8][2]_1 ,
    \mult_y_reg[8][2]_2 ,
    \mult_y_reg[8][2]_3 ,
    \mult_y_reg[8][4] ,
    \mult_y_reg[8][4]_0 ,
    \mult_y_reg[8][4]_1 ,
    \mult_y_reg[8][4]_2 ,
    \mult_x_reg[5][7] ,
    \mult_x_reg[5][7]_0 ,
    \mult_y_reg[8][9] ,
    \mult_y_reg[8][9]_0 ,
    \mult_y_reg[8][9]_1 ,
    \mult_y_reg[8][9]_2 ,
    data_out01_out,
    \mult_y_reg[7][3] ,
    \mult_y_reg[7][3]_0 ,
    \mult_y_reg[7][4]_0 ,
    \mult_y_reg[7][4]_1 ,
    \mult_y_reg[7][4]_2 ,
    \mult_y_reg[7][4]_3 ,
    \mult_y_reg[7][5] ,
    \mult_y_reg[7][5]_0 ,
    \mult_y_reg[7][7] ,
    \mult_y_reg[7][7]_0 ,
    \mult_y_reg[7][8] ,
    \mult_y_reg[7][8]_0 ,
    data_out03_out,
    \mult_x_reg[3][1] ,
    \mult_x_reg[3][1]_0 ,
    \mult_x_reg[6][1] ,
    \mult_x_reg[6][1]_0 ,
    \mult_x_reg[6][2] ,
    \mult_x_reg[6][2]_0 ,
    \mult_x_reg[6][3] ,
    \mult_x_reg[6][3]_0 ,
    \mult_x_reg[6][4] ,
    \mult_x_reg[6][4]_0 ,
    \mult_x_reg[3][6] ,
    \mult_x_reg[3][6]_0 ,
    \mult_x_reg[6][6] ,
    \mult_x_reg[6][6]_0 ,
    \mult_x_reg[6][7] ,
    \mult_x_reg[6][7]_0 ,
    E,
    Q);
  output [0:0]\currentRdLineBuffer_reg[1] ;
  output [8:0]\currentRdLineBuffer_reg[1]_0 ;
  output [6:0]\currentRdLineBuffer_reg[1]_1 ;
  output [2:0]\currentRdLineBuffer_reg[1]_2 ;
  output [6:0]\currentRdLineBuffer_reg[1]_3 ;
  output [6:0]\currentRdLineBuffer_reg[1]_4 ;
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input [2:0]\mult_y_reg[8][6] ;
  input \mult_y_reg[7][4] ;
  input \mult_y_reg[6][3] ;
  input [1:0]\mult_y_reg[8][2] ;
  input [7:0]data_out0;
  input \mult_x_reg[5][1] ;
  input [1:0]currentRdLineBuffer;
  input \mult_x_reg[5][1]_0 ;
  input \mult_y_reg[8][2]_0 ;
  input \mult_y_reg[8][2]_1 ;
  input \mult_y_reg[8][2]_2 ;
  input \mult_y_reg[8][2]_3 ;
  input \mult_y_reg[8][4] ;
  input \mult_y_reg[8][4]_0 ;
  input \mult_y_reg[8][4]_1 ;
  input \mult_y_reg[8][4]_2 ;
  input \mult_x_reg[5][7] ;
  input \mult_x_reg[5][7]_0 ;
  input \mult_y_reg[8][9] ;
  input \mult_y_reg[8][9]_0 ;
  input \mult_y_reg[8][9]_1 ;
  input \mult_y_reg[8][9]_2 ;
  input [5:0]data_out01_out;
  input \mult_y_reg[7][3] ;
  input \mult_y_reg[7][3]_0 ;
  input \mult_y_reg[7][4]_0 ;
  input \mult_y_reg[7][4]_1 ;
  input \mult_y_reg[7][4]_2 ;
  input \mult_y_reg[7][4]_3 ;
  input \mult_y_reg[7][5] ;
  input \mult_y_reg[7][5]_0 ;
  input \mult_y_reg[7][7] ;
  input \mult_y_reg[7][7]_0 ;
  input \mult_y_reg[7][8] ;
  input \mult_y_reg[7][8]_0 ;
  input [7:0]data_out03_out;
  input \mult_x_reg[3][1] ;
  input \mult_x_reg[3][1]_0 ;
  input \mult_x_reg[6][1] ;
  input \mult_x_reg[6][1]_0 ;
  input \mult_x_reg[6][2] ;
  input \mult_x_reg[6][2]_0 ;
  input \mult_x_reg[6][3] ;
  input \mult_x_reg[6][3]_0 ;
  input \mult_x_reg[6][4] ;
  input \mult_x_reg[6][4]_0 ;
  input \mult_x_reg[3][6] ;
  input \mult_x_reg[3][6]_0 ;
  input \mult_x_reg[6][6] ;
  input \mult_x_reg[6][6]_0 ;
  input \mult_x_reg[6][7] ;
  input \mult_x_reg[6][7]_0 ;
  input [0:0]E;
  input [7:0]Q;

  wire [0:0]E;
  wire [7:0]Q;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [0:0]\currentRdLineBuffer_reg[1] ;
  wire [8:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [6:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [2:0]\currentRdLineBuffer_reg[1]_2 ;
  wire [6:0]\currentRdLineBuffer_reg[1]_3 ;
  wire [6:0]\currentRdLineBuffer_reg[1]_4 ;
  wire [7:0]data_out0;
  wire [5:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [71:58]data_to_sobel;
  wire [2:2]lineBuffRdData;
  wire \mult_x_reg[3][1] ;
  wire \mult_x_reg[3][1]_0 ;
  wire \mult_x_reg[3][6] ;
  wire \mult_x_reg[3][6]_0 ;
  wire \mult_x_reg[5][1] ;
  wire \mult_x_reg[5][1]_0 ;
  wire \mult_x_reg[5][7] ;
  wire \mult_x_reg[5][7]_0 ;
  wire \mult_x_reg[6][1] ;
  wire \mult_x_reg[6][1]_0 ;
  wire \mult_x_reg[6][2] ;
  wire \mult_x_reg[6][2]_0 ;
  wire \mult_x_reg[6][3] ;
  wire \mult_x_reg[6][3]_0 ;
  wire \mult_x_reg[6][4] ;
  wire \mult_x_reg[6][4]_0 ;
  wire \mult_x_reg[6][6] ;
  wire \mult_x_reg[6][6]_0 ;
  wire \mult_x_reg[6][7] ;
  wire \mult_x_reg[6][7]_0 ;
  wire \mult_y[6][9]_i_2_n_0 ;
  wire \mult_y[7][10]_i_4_n_0 ;
  wire \mult_y[8][9]_i_3_n_0 ;
  wire \mult_y_reg[6][3] ;
  wire \mult_y_reg[7][3] ;
  wire \mult_y_reg[7][3]_0 ;
  wire \mult_y_reg[7][4] ;
  wire \mult_y_reg[7][4]_0 ;
  wire \mult_y_reg[7][4]_1 ;
  wire \mult_y_reg[7][4]_2 ;
  wire \mult_y_reg[7][4]_3 ;
  wire \mult_y_reg[7][5] ;
  wire \mult_y_reg[7][5]_0 ;
  wire \mult_y_reg[7][7] ;
  wire \mult_y_reg[7][7]_0 ;
  wire \mult_y_reg[7][8] ;
  wire \mult_y_reg[7][8]_0 ;
  wire [1:0]\mult_y_reg[8][2] ;
  wire \mult_y_reg[8][2]_0 ;
  wire \mult_y_reg[8][2]_1 ;
  wire \mult_y_reg[8][2]_2 ;
  wire \mult_y_reg[8][2]_3 ;
  wire \mult_y_reg[8][4] ;
  wire \mult_y_reg[8][4]_0 ;
  wire \mult_y_reg[8][4]_1 ;
  wire \mult_y_reg[8][4]_2 ;
  wire [2:0]\mult_y_reg[8][6] ;
  wire \mult_y_reg[8][9] ;
  wire \mult_y_reg[8][9]_0 ;
  wire \mult_y_reg[8][9]_1 ;
  wire \mult_y_reg[8][9]_2 ;
  wire [5:0]p_0_in;
  wire [5:1]p_2_in;
  wire [5:1]readPointer_reg;
  wire [0:0]readPointer_reg__0;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_5),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_6),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_7),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_22),
        .DOB(axi_clk_8),
        .DOC(axi_clk_9),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__6
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[2]),
        .I5(readPointer_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__6
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__6
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__6
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__6
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__6
       (.I0(readPointer_reg__0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_10),
        .DOB(axi_clk_11),
        .DOC(axi_clk_23),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_12),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_13),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({p_2_in,readPointer_reg__0}),
        .ADDRB({p_2_in,readPointer_reg__0}),
        .ADDRC({p_2_in,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(axi_clk_14),
        .DOB(axi_clk_15),
        .DOC(axi_clk_16),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__4
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg[4]),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__6
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[4]),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__6
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__6
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__6
       (.I0(readPointer_reg[1]),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({p_2_in,readPointer_reg__0}),
        .ADDRB({p_2_in,readPointer_reg__0}),
        .ADDRC({p_2_in,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(axi_clk_17),
        .DOB(axi_clk_18),
        .DOC(axi_clk_19),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(axi_clk_20),
        .DPRA0(readPointer_reg__0),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(axi_clk_21),
        .DPRA0(readPointer_reg__0),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_x[3][1]_i_1 
       (.I0(axi_clk_14),
        .I1(data_out03_out[0]),
        .I2(\mult_x_reg[3][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[3][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \mult_x[3][6]_i_1 
       (.I0(axi_clk_19),
        .I1(\mult_x_reg[3][6] ),
        .I2(\mult_x_reg[3][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[5]),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \mult_x[5][10]_i_5 
       (.I0(axi_clk_5),
        .I1(\mult_x_reg[5][7] ),
        .I2(\mult_x_reg[5][7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[5]),
        .O(\currentRdLineBuffer_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_x[5][1]_i_1 
       (.I0(axi_clk_0),
        .I1(data_out0[0]),
        .I2(\mult_x_reg[5][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[5][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mult_x[5][2]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [2]),
        .I1(\mult_y_reg[8][6] [0]),
        .O(\currentRdLineBuffer_reg[1] ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[6][1]_i_1 
       (.I0(axi_clk_15),
        .I1(data_out03_out[1]),
        .I2(\mult_x_reg[6][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[6][2]_i_1 
       (.I0(axi_clk_16),
        .I1(data_out03_out[2]),
        .I2(\mult_x_reg[6][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[6][3]_i_1 
       (.I0(axi_clk_17),
        .I1(data_out03_out[3]),
        .I2(\mult_x_reg[6][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [5]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[6][4]_i_1 
       (.I0(axi_clk_18),
        .I1(data_out03_out[4]),
        .I2(\mult_x_reg[6][4] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_x[6][6]_i_1 
       (.I0(axi_clk_20),
        .I1(data_out03_out[6]),
        .I2(\mult_x_reg[6][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][6]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [7]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_x[6][7]_i_1 
       (.I0(axi_clk_21),
        .I1(data_out03_out[7]),
        .I2(\mult_x_reg[6][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [8]));
  LUT3 #(
    .INIT(8'h1E)) 
    \mult_y[6][2]_i_1 
       (.I0(\mult_y_reg[6][3] ),
        .I1(\currentRdLineBuffer_reg[1]_0 [3]),
        .I2(\currentRdLineBuffer_reg[1]_0 [4]),
        .O(\currentRdLineBuffer_reg[1]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mult_y[6][3]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [3]),
        .I1(\mult_y_reg[6][3] ),
        .I2(\currentRdLineBuffer_reg[1]_0 [4]),
        .I3(\currentRdLineBuffer_reg[1]_0 [5]),
        .O(\currentRdLineBuffer_reg[1]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mult_y[6][4]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [4]),
        .I1(\mult_y_reg[6][3] ),
        .I2(\currentRdLineBuffer_reg[1]_0 [3]),
        .I3(\currentRdLineBuffer_reg[1]_0 [5]),
        .I4(\currentRdLineBuffer_reg[1]_0 [6]),
        .O(\currentRdLineBuffer_reg[1]_4 [2]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mult_y[6][5]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [5]),
        .I1(\currentRdLineBuffer_reg[1]_0 [3]),
        .I2(\mult_y_reg[6][3] ),
        .I3(\currentRdLineBuffer_reg[1]_0 [4]),
        .I4(\currentRdLineBuffer_reg[1]_0 [6]),
        .I5(\mult_y_reg[8][2] [0]),
        .O(\currentRdLineBuffer_reg[1]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \mult_y[6][6]_i_1 
       (.I0(\mult_y[6][9]_i_2_n_0 ),
        .I1(\currentRdLineBuffer_reg[1]_0 [7]),
        .O(\currentRdLineBuffer_reg[1]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mult_y[6][7]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [7]),
        .I1(\mult_y[6][9]_i_2_n_0 ),
        .I2(\currentRdLineBuffer_reg[1]_0 [8]),
        .O(\currentRdLineBuffer_reg[1]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mult_y[6][9]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [8]),
        .I1(\currentRdLineBuffer_reg[1]_0 [7]),
        .I2(\mult_y[6][9]_i_2_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_4 [6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mult_y[6][9]_i_2 
       (.I0(\currentRdLineBuffer_reg[1]_0 [6]),
        .I1(\currentRdLineBuffer_reg[1]_0 [4]),
        .I2(\mult_y_reg[6][3] ),
        .I3(\currentRdLineBuffer_reg[1]_0 [3]),
        .I4(\currentRdLineBuffer_reg[1]_0 [5]),
        .I5(\mult_y_reg[8][2] [0]),
        .O(\mult_y[6][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mult_y[7][10]_i_1 
       (.I0(data_to_sobel[63]),
        .I1(data_to_sobel[62]),
        .I2(\mult_y[7][10]_i_4_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_3 [6]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[7][10]_i_2 
       (.I0(axi_clk_13),
        .I1(data_out01_out[5]),
        .I2(\mult_y_reg[7][8] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][8]_0 ),
        .O(data_to_sobel[63]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[7][10]_i_3 
       (.I0(axi_clk_12),
        .I1(data_out01_out[4]),
        .I2(\mult_y_reg[7][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][7]_0 ),
        .O(data_to_sobel[62]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mult_y[7][10]_i_4 
       (.I0(data_to_sobel[60]),
        .I1(data_to_sobel[58]),
        .I2(\mult_y_reg[7][4] ),
        .I3(\currentRdLineBuffer_reg[1]_2 [1]),
        .I4(data_to_sobel[59]),
        .I5(\mult_y_reg[8][6] [1]),
        .O(\mult_y[7][10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \mult_y[7][3]_i_1 
       (.I0(\mult_y_reg[7][4] ),
        .I1(\currentRdLineBuffer_reg[1]_2 [1]),
        .I2(data_to_sobel[58]),
        .O(\currentRdLineBuffer_reg[1]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mult_y[7][4]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_2 [1]),
        .I1(\mult_y_reg[7][4] ),
        .I2(data_to_sobel[58]),
        .I3(data_to_sobel[59]),
        .O(\currentRdLineBuffer_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mult_y[7][5]_i_1 
       (.I0(data_to_sobel[58]),
        .I1(\mult_y_reg[7][4] ),
        .I2(\currentRdLineBuffer_reg[1]_2 [1]),
        .I3(data_to_sobel[59]),
        .I4(data_to_sobel[60]),
        .O(\currentRdLineBuffer_reg[1]_3 [2]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mult_y[7][6]_i_1 
       (.I0(data_to_sobel[59]),
        .I1(\currentRdLineBuffer_reg[1]_2 [1]),
        .I2(\mult_y_reg[7][4] ),
        .I3(data_to_sobel[58]),
        .I4(data_to_sobel[60]),
        .I5(\mult_y_reg[8][6] [1]),
        .O(\currentRdLineBuffer_reg[1]_3 [3]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[7][6]_i_2 
       (.I0(axi_clk_10),
        .I1(data_out01_out[2]),
        .I2(\mult_y_reg[7][4]_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][4]_3 ),
        .O(data_to_sobel[59]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[7][6]_i_3 
       (.I0(axi_clk_8),
        .I1(data_out01_out[0]),
        .I2(\mult_y_reg[7][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[7][6]_i_4 
       (.I0(axi_clk_9),
        .I1(data_out01_out[1]),
        .I2(\mult_y_reg[7][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][4]_1 ),
        .O(data_to_sobel[58]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[7][6]_i_5 
       (.I0(axi_clk_11),
        .I1(data_out01_out[3]),
        .I2(\mult_y_reg[7][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][5]_0 ),
        .O(data_to_sobel[60]));
  LUT2 #(
    .INIT(4'h9)) 
    \mult_y[7][7]_i_1 
       (.I0(\mult_y[7][10]_i_4_n_0 ),
        .I1(data_to_sobel[62]),
        .O(\currentRdLineBuffer_reg[1]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mult_y[7][8]_i_1 
       (.I0(data_to_sobel[62]),
        .I1(\mult_y[7][10]_i_4_n_0 ),
        .I2(data_to_sobel[63]),
        .O(\currentRdLineBuffer_reg[1]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mult_y[8][2]_i_1 
       (.I0(\mult_y_reg[8][2] [1]),
        .I1(\currentRdLineBuffer_reg[1]_2 [2]),
        .I2(data_to_sobel[66]),
        .O(\currentRdLineBuffer_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[8][2]_i_2 
       (.I0(axi_clk_1),
        .I1(data_out0[1]),
        .I2(\mult_y_reg[8][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][2]_1 ),
        .O(\currentRdLineBuffer_reg[1]_2 [2]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[8][2]_i_3 
       (.I0(axi_clk_2),
        .I1(data_out0[2]),
        .I2(\mult_y_reg[8][2]_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][2]_3 ),
        .O(data_to_sobel[66]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mult_y[8][3]_i_1 
       (.I0(\mult_y[8][9]_i_3_n_0 ),
        .I1(data_to_sobel[67]),
        .O(\currentRdLineBuffer_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \mult_y[8][4]_i_1 
       (.I0(\mult_y[8][9]_i_3_n_0 ),
        .I1(data_to_sobel[67]),
        .I2(data_to_sobel[68]),
        .O(\currentRdLineBuffer_reg[1]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \mult_y[8][5]_i_1 
       (.I0(data_to_sobel[67]),
        .I1(\mult_y[8][9]_i_3_n_0 ),
        .I2(data_to_sobel[68]),
        .I3(\mult_y_reg[8][6] [2]),
        .O(\currentRdLineBuffer_reg[1]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \mult_y[8][6]_i_1 
       (.I0(data_to_sobel[68]),
        .I1(\mult_y[8][9]_i_3_n_0 ),
        .I2(data_to_sobel[67]),
        .I3(\mult_y_reg[8][6] [2]),
        .I4(data_to_sobel[70]),
        .O(\currentRdLineBuffer_reg[1]_1 [4]));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFB)) 
    \mult_y[8][7]_i_1 
       (.I0(data_to_sobel[68]),
        .I1(\mult_y[8][9]_i_3_n_0 ),
        .I2(data_to_sobel[67]),
        .I3(\mult_y_reg[8][6] [2]),
        .I4(data_to_sobel[70]),
        .I5(data_to_sobel[71]),
        .O(\currentRdLineBuffer_reg[1]_1 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \mult_y[8][9]_i_1 
       (.I0(data_to_sobel[68]),
        .I1(\mult_y[8][9]_i_3_n_0 ),
        .I2(data_to_sobel[67]),
        .I3(\mult_y_reg[8][6] [2]),
        .I4(data_to_sobel[71]),
        .I5(data_to_sobel[70]),
        .O(\currentRdLineBuffer_reg[1]_1 [6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[8][9]_i_2 
       (.I0(axi_clk_4),
        .I1(data_out0[4]),
        .I2(\mult_y_reg[8][4]_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][4]_2 ),
        .O(data_to_sobel[68]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mult_y[8][9]_i_3 
       (.I0(\mult_y_reg[8][2] [1]),
        .I1(\currentRdLineBuffer_reg[1]_2 [2]),
        .I2(data_to_sobel[66]),
        .O(\mult_y[8][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[8][9]_i_4 
       (.I0(axi_clk_3),
        .I1(data_out0[3]),
        .I2(\mult_y_reg[8][4] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][4]_0 ),
        .O(data_to_sobel[67]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mult_y[8][9]_i_6 
       (.I0(axi_clk_7),
        .I1(data_out0[7]),
        .I2(\mult_y_reg[8][9]_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][9]_2 ),
        .O(data_to_sobel[71]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mult_y[8][9]_i_7 
       (.I0(axi_clk_6),
        .I1(data_out0[6]),
        .I2(\mult_y_reg[8][9] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][9]_0 ),
        .O(data_to_sobel[70]));
  LUT3 #(
    .INIT(8'h2A)) 
    \readPointer[5]_i_1__4 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[0]),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[1]),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[2]),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[3]),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[4]),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[5]),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_18
   (\currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    data_out0,
    \currentRdLineBuffer_reg[1]_3 ,
    data_out01_out,
    data_out03_out,
    axi_reset_n,
    axi_clk,
    \mult_y_reg[8][1] ,
    \mult_y_reg[6][1] ,
    \mult_y_reg[8][0] ,
    \mult_y_reg[8][0]_0 ,
    currentRdLineBuffer,
    \mult_y_reg[8][0]_1 ,
    \mult_y_reg[8][6] ,
    \mult_y_reg[8][6]_0 ,
    \mult_y_reg[8][6]_1 ,
    \mult_y_reg[7][1] ,
    \mult_y_reg[7][1]_0 ,
    \mult_y_reg[7][1]_1 ,
    \mult_y_reg[7][6] ,
    \mult_y_reg[7][6]_0 ,
    \mult_y_reg[7][6]_1 ,
    \mult_x_reg[6][0] ,
    \mult_x_reg[6][0]_0 ,
    \mult_x_reg[6][0]_1 ,
    \mult_x_reg[6][5] ,
    \mult_x_reg[6][5]_0 ,
    \mult_x_reg[6][5]_1 ,
    E,
    Q);
  output [0:0]\currentRdLineBuffer_reg[1] ;
  output [3:0]\currentRdLineBuffer_reg[1]_0 ;
  output [0:0]\currentRdLineBuffer_reg[1]_1 ;
  output [0:0]\currentRdLineBuffer_reg[1]_2 ;
  output [7:0]data_out0;
  output [1:0]\currentRdLineBuffer_reg[1]_3 ;
  output [7:0]data_out01_out;
  output [7:0]data_out03_out;
  input axi_reset_n;
  input axi_clk;
  input [1:0]\mult_y_reg[8][1] ;
  input [0:0]\mult_y_reg[6][1] ;
  input \mult_y_reg[8][0] ;
  input \mult_y_reg[8][0]_0 ;
  input [1:0]currentRdLineBuffer;
  input \mult_y_reg[8][0]_1 ;
  input \mult_y_reg[8][6] ;
  input \mult_y_reg[8][6]_0 ;
  input \mult_y_reg[8][6]_1 ;
  input \mult_y_reg[7][1] ;
  input \mult_y_reg[7][1]_0 ;
  input \mult_y_reg[7][1]_1 ;
  input \mult_y_reg[7][6] ;
  input \mult_y_reg[7][6]_0 ;
  input \mult_y_reg[7][6]_1 ;
  input \mult_x_reg[6][0] ;
  input \mult_x_reg[6][0]_0 ;
  input \mult_x_reg[6][0]_1 ;
  input \mult_x_reg[6][5] ;
  input \mult_x_reg[6][5]_0 ;
  input \mult_x_reg[6][5]_1 ;
  input [0:0]E;
  input [7:0]Q;

  wire [0:0]E;
  wire [7:0]Q;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [0:0]\currentRdLineBuffer_reg[1] ;
  wire [3:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_2 ;
  wire [1:0]\currentRdLineBuffer_reg[1]_3 ;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [3:3]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__5_n_0;
  wire line_reg_r2_0_63_0_2_i_2__5_n_0;
  wire line_reg_r2_0_63_0_2_i_3__5_n_0;
  wire line_reg_r2_0_63_0_2_i_4__5_n_0;
  wire line_reg_r2_0_63_0_2_i_5__5_n_0;
  wire line_reg_r2_0_63_0_2_i_6__5_n_0;
  wire line_reg_r3_0_63_0_2_i_1__3_n_0;
  wire line_reg_r3_0_63_0_2_i_2__5_n_0;
  wire line_reg_r3_0_63_0_2_i_3__5_n_0;
  wire line_reg_r3_0_63_0_2_i_4__3_n_0;
  wire line_reg_r3_0_63_0_2_i_5__3_n_0;
  wire \mult_x_reg[6][0] ;
  wire \mult_x_reg[6][0]_0 ;
  wire \mult_x_reg[6][0]_1 ;
  wire \mult_x_reg[6][5] ;
  wire \mult_x_reg[6][5]_0 ;
  wire \mult_x_reg[6][5]_1 ;
  wire [0:0]\mult_y_reg[6][1] ;
  wire \mult_y_reg[7][1] ;
  wire \mult_y_reg[7][1]_0 ;
  wire \mult_y_reg[7][1]_1 ;
  wire \mult_y_reg[7][6] ;
  wire \mult_y_reg[7][6]_0 ;
  wire \mult_y_reg[7][6]_1 ;
  wire \mult_y_reg[8][0] ;
  wire \mult_y_reg[8][0]_0 ;
  wire \mult_y_reg[8][0]_1 ;
  wire [1:0]\mult_y_reg[8][1] ;
  wire \mult_y_reg[8][6] ;
  wire \mult_y_reg[8][6]_0 ;
  wire \mult_y_reg[8][6]_1 ;
  wire [5:1]readPointer_reg;
  wire [0:0]readPointer_reg__0;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(data_out0[0]),
        .DOB(data_out0[1]),
        .DOC(data_out0[2]),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(data_out0[3]),
        .DOB(data_out0[4]),
        .DOC(data_out0[5]),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(data_out0[6]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(data_out0[7]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__5_n_0,line_reg_r2_0_63_0_2_i_2__5_n_0,line_reg_r2_0_63_0_2_i_3__5_n_0,line_reg_r2_0_63_0_2_i_4__5_n_0,line_reg_r2_0_63_0_2_i_5__5_n_0,line_reg_r2_0_63_0_2_i_6__5_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__5_n_0,line_reg_r2_0_63_0_2_i_2__5_n_0,line_reg_r2_0_63_0_2_i_3__5_n_0,line_reg_r2_0_63_0_2_i_4__5_n_0,line_reg_r2_0_63_0_2_i_5__5_n_0,line_reg_r2_0_63_0_2_i_6__5_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__5_n_0,line_reg_r2_0_63_0_2_i_2__5_n_0,line_reg_r2_0_63_0_2_i_3__5_n_0,line_reg_r2_0_63_0_2_i_4__5_n_0,line_reg_r2_0_63_0_2_i_5__5_n_0,line_reg_r2_0_63_0_2_i_6__5_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(data_out01_out[0]),
        .DOB(data_out01_out[1]),
        .DOC(data_out01_out[2]),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__5
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[2]),
        .I5(readPointer_reg[4]),
        .O(line_reg_r2_0_63_0_2_i_1__5_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__5
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__5
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3__5_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__5
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__5
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__5
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__5_n_0,line_reg_r2_0_63_0_2_i_2__5_n_0,line_reg_r2_0_63_0_2_i_3__5_n_0,line_reg_r2_0_63_0_2_i_4__5_n_0,line_reg_r2_0_63_0_2_i_5__5_n_0,line_reg_r2_0_63_0_2_i_6__5_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__5_n_0,line_reg_r2_0_63_0_2_i_2__5_n_0,line_reg_r2_0_63_0_2_i_3__5_n_0,line_reg_r2_0_63_0_2_i_4__5_n_0,line_reg_r2_0_63_0_2_i_5__5_n_0,line_reg_r2_0_63_0_2_i_6__5_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__5_n_0,line_reg_r2_0_63_0_2_i_2__5_n_0,line_reg_r2_0_63_0_2_i_3__5_n_0,line_reg_r2_0_63_0_2_i_4__5_n_0,line_reg_r2_0_63_0_2_i_5__5_n_0,line_reg_r2_0_63_0_2_i_6__5_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(data_out01_out[3]),
        .DOB(data_out01_out[4]),
        .DOC(data_out01_out[5]),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(data_out01_out[6]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__5_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__5_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__5_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__5_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__5_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(data_out01_out[7]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__5_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__5_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__5_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__5_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__5_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__3_n_0,line_reg_r3_0_63_0_2_i_2__5_n_0,line_reg_r3_0_63_0_2_i_3__5_n_0,line_reg_r3_0_63_0_2_i_4__3_n_0,line_reg_r3_0_63_0_2_i_5__3_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__3_n_0,line_reg_r3_0_63_0_2_i_2__5_n_0,line_reg_r3_0_63_0_2_i_3__5_n_0,line_reg_r3_0_63_0_2_i_4__3_n_0,line_reg_r3_0_63_0_2_i_5__3_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__3_n_0,line_reg_r3_0_63_0_2_i_2__5_n_0,line_reg_r3_0_63_0_2_i_3__5_n_0,line_reg_r3_0_63_0_2_i_4__3_n_0,line_reg_r3_0_63_0_2_i_5__3_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(data_out03_out[0]),
        .DOB(data_out03_out[1]),
        .DOC(data_out03_out[2]),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__3
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__5
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[3]),
        .I3(readPointer_reg[4]),
        .O(line_reg_r3_0_63_0_2_i_2__5_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__5
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__3
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__3
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__3_n_0,line_reg_r3_0_63_0_2_i_2__5_n_0,line_reg_r3_0_63_0_2_i_3__5_n_0,line_reg_r3_0_63_0_2_i_4__3_n_0,line_reg_r3_0_63_0_2_i_5__3_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__3_n_0,line_reg_r3_0_63_0_2_i_2__5_n_0,line_reg_r3_0_63_0_2_i_3__5_n_0,line_reg_r3_0_63_0_2_i_4__3_n_0,line_reg_r3_0_63_0_2_i_5__3_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__3_n_0,line_reg_r3_0_63_0_2_i_2__5_n_0,line_reg_r3_0_63_0_2_i_3__5_n_0,line_reg_r3_0_63_0_2_i_4__3_n_0,line_reg_r3_0_63_0_2_i_5__3_n_0,readPointer_reg__0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(data_out03_out[3]),
        .DOB(data_out03_out[4]),
        .DOC(data_out03_out[5]),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[6]),
        .DPO(data_out03_out[6]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__5_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__5_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(Q[7]),
        .DPO(data_out03_out[7]),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__3_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__3_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__5_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__5_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__3_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_x[6][0]_i_1 
       (.I0(data_out03_out[0]),
        .I1(\mult_x_reg[6][0] ),
        .I2(\mult_x_reg[6][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][0]_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_x[6][5]_i_1 
       (.I0(data_out03_out[5]),
        .I1(\mult_x_reg[6][5] ),
        .I2(\mult_x_reg[6][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_x_reg[6][5]_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mult_y[6][1]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [0]),
        .I1(\mult_y_reg[6][1] ),
        .O(\currentRdLineBuffer_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_y[7][1]_i_1 
       (.I0(data_out01_out[0]),
        .I1(\mult_y_reg[7][1] ),
        .I2(\mult_y_reg[7][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][1]_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mult_y[7][2]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [2]),
        .I1(\mult_y_reg[8][1] [0]),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_y[7][6]_i_6 
       (.I0(data_out01_out[5]),
        .I1(\mult_y_reg[7][6] ),
        .I2(\mult_y_reg[7][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[7][6]_1 ),
        .O(\currentRdLineBuffer_reg[1]_3 [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_y[8][0]_i_1 
       (.I0(data_out0[0]),
        .I1(\mult_y_reg[8][0] ),
        .I2(\mult_y_reg[8][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][0]_1 ),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mult_y[8][1]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 [3]),
        .I1(\mult_y_reg[8][1] [1]),
        .O(\currentRdLineBuffer_reg[1] ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mult_y[8][9]_i_5 
       (.I0(data_out0[5]),
        .I1(\mult_y_reg[8][6] ),
        .I2(\mult_y_reg[8][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mult_y_reg[8][6]_1 ),
        .O(\currentRdLineBuffer_reg[1]_3 [1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \readPointer[5]_i_1__3 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__5_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__5_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__5_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__5_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__5_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__5_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_19
   (data_to_gaussian,
    \readPointer_reg[8]_0 ,
    \readPointer_reg[8]_1 ,
    \readPointer_reg[8]_2 ,
    \readPointer_reg[8]_3 ,
    \readPointer_reg[8]_4 ,
    \readPointer_reg[8]_5 ,
    \readPointer_reg[8]_6 ,
    \readPointer_reg[8]_7 ,
    \readPointer_reg[8]_8 ,
    \readPointer_reg[8]_9 ,
    \readPointer_reg[8]_10 ,
    \readPointer_reg[8]_11 ,
    \readPointer_reg[8]_12 ,
    \readPointer_reg[8]_13 ,
    \readPointer_reg[8]_14 ,
    \readPointer_reg[8]_15 ,
    \readPointer_reg[8]_16 ,
    \readPointer_reg[8]_17 ,
    \readPointer_reg[8]_18 ,
    \readPointer_reg[8]_19 ,
    \readPointer_reg[8]_20 ,
    \readPointer_reg[8]_21 ,
    \readPointer_reg[8]_22 ,
    \readPointer_reg[8]_23 ,
    axi_reset_n,
    axi_clk,
    \multData_reg[2][1] ,
    data_out0,
    currentRdLineBuffer,
    \multData_reg[2][1]_0 ,
    \multData_reg[2][2] ,
    \multData_reg[2][2]_0 ,
    \multData_reg[2][3] ,
    \multData_reg[2][3]_0 ,
    \multData_reg[2][5] ,
    \multData_reg[2][5]_0 ,
    \multData_reg[2][6] ,
    \multData_reg[2][6]_0 ,
    \multData_reg[2][7] ,
    \multData_reg[2][7]_0 ,
    \multData_reg[1][2] ,
    data_out01_out,
    \multData_reg[1][2]_0 ,
    \multData_reg[1][3] ,
    \multData_reg[1][3]_0 ,
    \multData_reg[1][4] ,
    \multData_reg[1][4]_0 ,
    \multData_reg[1][6] ,
    \multData_reg[1][6]_0 ,
    \multData_reg[1][7] ,
    \multData_reg[1][7]_0 ,
    \multData_reg[1][8] ,
    \multData_reg[1][8]_0 ,
    \multData_reg[0][1] ,
    data_out03_out,
    \multData_reg[0][1]_0 ,
    \multData_reg[0][2] ,
    \multData_reg[0][2]_0 ,
    \multData_reg[0][3] ,
    \multData_reg[0][3]_0 ,
    \multData_reg[0][5] ,
    \multData_reg[0][5]_0 ,
    \multData_reg[0][6] ,
    \multData_reg[0][6]_0 ,
    \multData_reg[0][7] ,
    \multData_reg[0][7]_0 ,
    E,
    i_data_valid,
    s_axi_data);
  output [17:0]data_to_gaussian;
  output \readPointer_reg[8]_0 ;
  output \readPointer_reg[8]_1 ;
  output \readPointer_reg[8]_2 ;
  output \readPointer_reg[8]_3 ;
  output \readPointer_reg[8]_4 ;
  output \readPointer_reg[8]_5 ;
  output \readPointer_reg[8]_6 ;
  output \readPointer_reg[8]_7 ;
  output \readPointer_reg[8]_8 ;
  output \readPointer_reg[8]_9 ;
  output \readPointer_reg[8]_10 ;
  output \readPointer_reg[8]_11 ;
  output \readPointer_reg[8]_12 ;
  output \readPointer_reg[8]_13 ;
  output \readPointer_reg[8]_14 ;
  output \readPointer_reg[8]_15 ;
  output \readPointer_reg[8]_16 ;
  output \readPointer_reg[8]_17 ;
  output \readPointer_reg[8]_18 ;
  output \readPointer_reg[8]_19 ;
  output \readPointer_reg[8]_20 ;
  output \readPointer_reg[8]_21 ;
  output \readPointer_reg[8]_22 ;
  output \readPointer_reg[8]_23 ;
  input axi_reset_n;
  input axi_clk;
  input \multData_reg[2][1] ;
  input [5:0]data_out0;
  input [1:0]currentRdLineBuffer;
  input \multData_reg[2][1]_0 ;
  input \multData_reg[2][2] ;
  input \multData_reg[2][2]_0 ;
  input \multData_reg[2][3] ;
  input \multData_reg[2][3]_0 ;
  input \multData_reg[2][5] ;
  input \multData_reg[2][5]_0 ;
  input \multData_reg[2][6] ;
  input \multData_reg[2][6]_0 ;
  input \multData_reg[2][7] ;
  input \multData_reg[2][7]_0 ;
  input \multData_reg[1][2] ;
  input [5:0]data_out01_out;
  input \multData_reg[1][2]_0 ;
  input \multData_reg[1][3] ;
  input \multData_reg[1][3]_0 ;
  input \multData_reg[1][4] ;
  input \multData_reg[1][4]_0 ;
  input \multData_reg[1][6] ;
  input \multData_reg[1][6]_0 ;
  input \multData_reg[1][7] ;
  input \multData_reg[1][7]_0 ;
  input \multData_reg[1][8] ;
  input \multData_reg[1][8]_0 ;
  input \multData_reg[0][1] ;
  input [5:0]data_out03_out;
  input \multData_reg[0][1]_0 ;
  input \multData_reg[0][2] ;
  input \multData_reg[0][2]_0 ;
  input \multData_reg[0][3] ;
  input \multData_reg[0][3]_0 ;
  input \multData_reg[0][5] ;
  input \multData_reg[0][5]_0 ;
  input \multData_reg[0][6] ;
  input \multData_reg[0][6]_0 ;
  input \multData_reg[0][7] ;
  input \multData_reg[0][7]_0 ;
  input [0:0]E;
  input i_data_valid;
  input [7:0]s_axi_data;

  wire [0:0]E;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [5:0]data_out0;
  wire [5:0]data_out01_out;
  wire [5:0]data_out03_out;
  wire [17:0]data_to_gaussian;
  wire i_data_valid;
  wire [0:0]lineBuffRdData;
  wire line_reg_r1_0_63_0_2_i_1_n_0;
  wire line_reg_r1_0_63_0_2_n_0;
  wire line_reg_r1_0_63_0_2_n_1;
  wire line_reg_r1_0_63_0_2_n_2;
  wire line_reg_r1_0_63_3_5_n_0;
  wire line_reg_r1_0_63_3_5_n_1;
  wire line_reg_r1_0_63_3_5_n_2;
  wire line_reg_r1_0_63_6_6_n_0;
  wire line_reg_r1_0_63_7_7_n_0;
  wire line_reg_r1_128_191_0_2_i_1_n_0;
  wire line_reg_r1_128_191_0_2_n_0;
  wire line_reg_r1_128_191_0_2_n_1;
  wire line_reg_r1_128_191_0_2_n_2;
  wire line_reg_r1_128_191_3_5_n_0;
  wire line_reg_r1_128_191_3_5_n_1;
  wire line_reg_r1_128_191_3_5_n_2;
  wire line_reg_r1_128_191_6_6_n_0;
  wire line_reg_r1_128_191_7_7_n_0;
  wire line_reg_r1_192_255_0_2_i_1_n_0;
  wire line_reg_r1_192_255_0_2_n_0;
  wire line_reg_r1_192_255_0_2_n_1;
  wire line_reg_r1_192_255_0_2_n_2;
  wire line_reg_r1_192_255_3_5_n_0;
  wire line_reg_r1_192_255_3_5_n_1;
  wire line_reg_r1_192_255_3_5_n_2;
  wire line_reg_r1_192_255_6_6_n_0;
  wire line_reg_r1_192_255_7_7_n_0;
  wire line_reg_r1_256_319_0_2_i_1_n_0;
  wire line_reg_r1_256_319_0_2_n_0;
  wire line_reg_r1_256_319_0_2_n_1;
  wire line_reg_r1_256_319_0_2_n_2;
  wire line_reg_r1_256_319_3_5_n_0;
  wire line_reg_r1_256_319_3_5_n_1;
  wire line_reg_r1_256_319_3_5_n_2;
  wire line_reg_r1_256_319_6_6_n_0;
  wire line_reg_r1_256_319_7_7_n_0;
  wire line_reg_r1_320_383_0_2_i_1_n_0;
  wire line_reg_r1_320_383_0_2_n_0;
  wire line_reg_r1_320_383_0_2_n_1;
  wire line_reg_r1_320_383_0_2_n_2;
  wire line_reg_r1_320_383_3_5_n_0;
  wire line_reg_r1_320_383_3_5_n_1;
  wire line_reg_r1_320_383_3_5_n_2;
  wire line_reg_r1_320_383_6_6_n_0;
  wire line_reg_r1_320_383_7_7_n_0;
  wire line_reg_r1_384_447_0_2_i_1_n_0;
  wire line_reg_r1_384_447_0_2_n_0;
  wire line_reg_r1_384_447_0_2_n_1;
  wire line_reg_r1_384_447_0_2_n_2;
  wire line_reg_r1_384_447_3_5_n_0;
  wire line_reg_r1_384_447_3_5_n_1;
  wire line_reg_r1_384_447_3_5_n_2;
  wire line_reg_r1_384_447_6_6_n_0;
  wire line_reg_r1_384_447_7_7_n_0;
  wire line_reg_r1_448_511_0_2_i_1_n_0;
  wire line_reg_r1_448_511_0_2_n_0;
  wire line_reg_r1_448_511_0_2_n_1;
  wire line_reg_r1_448_511_0_2_n_2;
  wire line_reg_r1_448_511_3_5_n_0;
  wire line_reg_r1_448_511_3_5_n_1;
  wire line_reg_r1_448_511_3_5_n_2;
  wire line_reg_r1_448_511_6_6_n_0;
  wire line_reg_r1_448_511_7_7_n_0;
  wire line_reg_r1_64_127_0_2_i_1_n_0;
  wire line_reg_r1_64_127_0_2_n_0;
  wire line_reg_r1_64_127_0_2_n_1;
  wire line_reg_r1_64_127_0_2_n_2;
  wire line_reg_r1_64_127_3_5_n_0;
  wire line_reg_r1_64_127_3_5_n_1;
  wire line_reg_r1_64_127_3_5_n_2;
  wire line_reg_r1_64_127_6_6_n_0;
  wire line_reg_r1_64_127_7_7_n_0;
  wire line_reg_r2_0_63_0_2_i_1_n_0;
  wire line_reg_r2_0_63_0_2_i_2_n_0;
  wire line_reg_r2_0_63_0_2_i_3_n_0;
  wire line_reg_r2_0_63_0_2_i_4_n_0;
  wire line_reg_r2_0_63_0_2_i_5_n_0;
  wire line_reg_r2_0_63_0_2_i_6_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_6_n_0;
  wire line_reg_r2_0_63_7_7_n_0;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_6_n_0;
  wire line_reg_r2_128_191_7_7_n_0;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_6_n_0;
  wire line_reg_r2_192_255_7_7_n_0;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_6_n_0;
  wire line_reg_r2_256_319_7_7_n_0;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_6_n_0;
  wire line_reg_r2_320_383_7_7_n_0;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_6_n_0;
  wire line_reg_r2_384_447_7_7_n_0;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_6_n_0;
  wire line_reg_r2_448_511_7_7_n_0;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_6_n_0;
  wire line_reg_r2_64_127_7_7_n_0;
  wire line_reg_r3_0_63_0_2_i_1__11_n_0;
  wire line_reg_r3_0_63_0_2_i_2_n_0;
  wire line_reg_r3_0_63_0_2_i_3_n_0;
  wire line_reg_r3_0_63_0_2_i_4__0_n_0;
  wire line_reg_r3_0_63_0_2_i_5__0_n_0;
  wire line_reg_r3_0_63_0_2_n_0;
  wire line_reg_r3_0_63_0_2_n_1;
  wire line_reg_r3_0_63_0_2_n_2;
  wire line_reg_r3_0_63_3_5_n_0;
  wire line_reg_r3_0_63_3_5_n_1;
  wire line_reg_r3_0_63_3_5_n_2;
  wire line_reg_r3_0_63_6_6_n_0;
  wire line_reg_r3_0_63_7_7_n_0;
  wire line_reg_r3_128_191_0_2_n_0;
  wire line_reg_r3_128_191_0_2_n_1;
  wire line_reg_r3_128_191_0_2_n_2;
  wire line_reg_r3_128_191_3_5_n_0;
  wire line_reg_r3_128_191_3_5_n_1;
  wire line_reg_r3_128_191_3_5_n_2;
  wire line_reg_r3_128_191_6_6_n_0;
  wire line_reg_r3_128_191_7_7_n_0;
  wire line_reg_r3_192_255_0_2_n_0;
  wire line_reg_r3_192_255_0_2_n_1;
  wire line_reg_r3_192_255_0_2_n_2;
  wire line_reg_r3_192_255_3_5_n_0;
  wire line_reg_r3_192_255_3_5_n_1;
  wire line_reg_r3_192_255_3_5_n_2;
  wire line_reg_r3_192_255_6_6_n_0;
  wire line_reg_r3_192_255_7_7_n_0;
  wire line_reg_r3_256_319_0_2_n_0;
  wire line_reg_r3_256_319_0_2_n_1;
  wire line_reg_r3_256_319_0_2_n_2;
  wire line_reg_r3_256_319_3_5_n_0;
  wire line_reg_r3_256_319_3_5_n_1;
  wire line_reg_r3_256_319_3_5_n_2;
  wire line_reg_r3_256_319_6_6_n_0;
  wire line_reg_r3_256_319_7_7_n_0;
  wire line_reg_r3_320_383_0_2_n_0;
  wire line_reg_r3_320_383_0_2_n_1;
  wire line_reg_r3_320_383_0_2_n_2;
  wire line_reg_r3_320_383_3_5_n_0;
  wire line_reg_r3_320_383_3_5_n_1;
  wire line_reg_r3_320_383_3_5_n_2;
  wire line_reg_r3_320_383_6_6_n_0;
  wire line_reg_r3_320_383_7_7_n_0;
  wire line_reg_r3_384_447_0_2_n_0;
  wire line_reg_r3_384_447_0_2_n_1;
  wire line_reg_r3_384_447_0_2_n_2;
  wire line_reg_r3_384_447_3_5_n_0;
  wire line_reg_r3_384_447_3_5_n_1;
  wire line_reg_r3_384_447_3_5_n_2;
  wire line_reg_r3_384_447_6_6_n_0;
  wire line_reg_r3_384_447_7_7_n_0;
  wire line_reg_r3_448_511_0_2_n_0;
  wire line_reg_r3_448_511_0_2_n_1;
  wire line_reg_r3_448_511_0_2_n_2;
  wire line_reg_r3_448_511_3_5_n_0;
  wire line_reg_r3_448_511_3_5_n_1;
  wire line_reg_r3_448_511_3_5_n_2;
  wire line_reg_r3_448_511_6_6_n_0;
  wire line_reg_r3_448_511_7_7_n_0;
  wire line_reg_r3_64_127_0_2_n_0;
  wire line_reg_r3_64_127_0_2_n_1;
  wire line_reg_r3_64_127_0_2_n_2;
  wire line_reg_r3_64_127_3_5_n_0;
  wire line_reg_r3_64_127_3_5_n_1;
  wire line_reg_r3_64_127_3_5_n_2;
  wire line_reg_r3_64_127_6_6_n_0;
  wire line_reg_r3_64_127_7_7_n_0;
  wire \multData[2][0]_i_3_n_0 ;
  wire \multData[2][0]_i_4_n_0 ;
  wire \multData[2][1]_i_3_n_0 ;
  wire \multData[2][1]_i_4_n_0 ;
  wire \multData[2][2]_i_3_n_0 ;
  wire \multData[2][2]_i_4_n_0 ;
  wire \multData[2][3]_i_3_n_0 ;
  wire \multData[2][3]_i_4_n_0 ;
  wire \multData[2][4]_i_3_n_0 ;
  wire \multData[2][4]_i_4_n_0 ;
  wire \multData[2][5]_i_3_n_0 ;
  wire \multData[2][5]_i_4_n_0 ;
  wire \multData[2][6]_i_3_n_0 ;
  wire \multData[2][6]_i_4_n_0 ;
  wire \multData[2][7]_i_3_n_0 ;
  wire \multData[2][7]_i_4_n_0 ;
  wire \multData[3][1]_i_3_n_0 ;
  wire \multData[3][1]_i_4_n_0 ;
  wire \multData[3][2]_i_3_n_0 ;
  wire \multData[3][2]_i_4_n_0 ;
  wire \multData[3][3]_i_3_n_0 ;
  wire \multData[3][3]_i_4_n_0 ;
  wire \multData[3][4]_i_3_n_0 ;
  wire \multData[3][4]_i_4_n_0 ;
  wire \multData[3][5]_i_3_n_0 ;
  wire \multData[3][5]_i_4_n_0 ;
  wire \multData[3][6]_i_3_n_0 ;
  wire \multData[3][6]_i_4_n_0 ;
  wire \multData[3][7]_i_3_n_0 ;
  wire \multData[3][7]_i_4_n_0 ;
  wire \multData[3][8]_i_3_n_0 ;
  wire \multData[3][8]_i_4_n_0 ;
  wire \multData[3][8]_i_5_n_0 ;
  wire \multData[3][8]_i_6_n_0 ;
  wire \multData[3][8]_i_7_n_0 ;
  wire \multData[7][1]_i_3_n_0 ;
  wire \multData[7][1]_i_4_n_0 ;
  wire \multData[7][2]_i_3_n_0 ;
  wire \multData[7][2]_i_4_n_0 ;
  wire \multData[7][3]_i_3_n_0 ;
  wire \multData[7][3]_i_4_n_0 ;
  wire \multData[7][4]_i_3_n_0 ;
  wire \multData[7][4]_i_4_n_0 ;
  wire \multData[7][5]_i_3_n_0 ;
  wire \multData[7][5]_i_4_n_0 ;
  wire \multData[7][6]_i_3_n_0 ;
  wire \multData[7][6]_i_4_n_0 ;
  wire \multData[7][7]_i_3_n_0 ;
  wire \multData[7][7]_i_4_n_0 ;
  wire \multData[7][8]_i_3_n_0 ;
  wire \multData[7][8]_i_4_n_0 ;
  wire \multData_reg[0][1] ;
  wire \multData_reg[0][1]_0 ;
  wire \multData_reg[0][2] ;
  wire \multData_reg[0][2]_0 ;
  wire \multData_reg[0][3] ;
  wire \multData_reg[0][3]_0 ;
  wire \multData_reg[0][5] ;
  wire \multData_reg[0][5]_0 ;
  wire \multData_reg[0][6] ;
  wire \multData_reg[0][6]_0 ;
  wire \multData_reg[0][7] ;
  wire \multData_reg[0][7]_0 ;
  wire \multData_reg[1][2] ;
  wire \multData_reg[1][2]_0 ;
  wire \multData_reg[1][3] ;
  wire \multData_reg[1][3]_0 ;
  wire \multData_reg[1][4] ;
  wire \multData_reg[1][4]_0 ;
  wire \multData_reg[1][6] ;
  wire \multData_reg[1][6]_0 ;
  wire \multData_reg[1][7] ;
  wire \multData_reg[1][7]_0 ;
  wire \multData_reg[1][8] ;
  wire \multData_reg[1][8]_0 ;
  wire \multData_reg[2][1] ;
  wire \multData_reg[2][1]_0 ;
  wire \multData_reg[2][2] ;
  wire \multData_reg[2][2]_0 ;
  wire \multData_reg[2][3] ;
  wire \multData_reg[2][3]_0 ;
  wire \multData_reg[2][5] ;
  wire \multData_reg[2][5]_0 ;
  wire \multData_reg[2][6] ;
  wire \multData_reg[2][6]_0 ;
  wire \multData_reg[2][7] ;
  wire \multData_reg[2][7]_0 ;
  wire [8:0]p_0_in__4;
  wire [8:6]readPointer;
  wire \readPointer[6]_i_1_n_0 ;
  wire \readPointer[7]_i_1_n_0 ;
  wire \readPointer[8]_i_1_n_0 ;
  wire \readPointer[8]_i_2_n_0 ;
  wire [5:1]readPointer_reg;
  wire \readPointer_reg[8]_0 ;
  wire \readPointer_reg[8]_1 ;
  wire \readPointer_reg[8]_10 ;
  wire \readPointer_reg[8]_11 ;
  wire \readPointer_reg[8]_12 ;
  wire \readPointer_reg[8]_13 ;
  wire \readPointer_reg[8]_14 ;
  wire \readPointer_reg[8]_15 ;
  wire \readPointer_reg[8]_16 ;
  wire \readPointer_reg[8]_17 ;
  wire \readPointer_reg[8]_18 ;
  wire \readPointer_reg[8]_19 ;
  wire \readPointer_reg[8]_2 ;
  wire \readPointer_reg[8]_20 ;
  wire \readPointer_reg[8]_21 ;
  wire \readPointer_reg[8]_22 ;
  wire \readPointer_reg[8]_23 ;
  wire \readPointer_reg[8]_3 ;
  wire \readPointer_reg[8]_4 ;
  wire \readPointer_reg[8]_5 ;
  wire \readPointer_reg[8]_6 ;
  wire \readPointer_reg[8]_7 ;
  wire \readPointer_reg[8]_8 ;
  wire \readPointer_reg[8]_9 ;
  wire [0:0]readPointer_reg__0;
  wire [7:0]s_axi_data;
  wire \writePointer[8]_i_2_n_0 ;
  wire \writePointer_reg_n_0_[0] ;
  wire \writePointer_reg_n_0_[1] ;
  wire \writePointer_reg_n_0_[2] ;
  wire \writePointer_reg_n_0_[3] ;
  wire \writePointer_reg_n_0_[4] ;
  wire \writePointer_reg_n_0_[5] ;
  wire \writePointer_reg_n_0_[6] ;
  wire \writePointer_reg_n_0_[7] ;
  wire \writePointer_reg_n_0_[8] ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_0_2_n_0),
        .DOB(line_reg_r1_0_63_0_2_n_1),
        .DOC(line_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r1_0_63_0_2_i_1
       (.I0(i_data_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_0_63_3_5_n_0),
        .DOB(line_reg_r1_0_63_3_5_n_1),
        .DOC(line_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_128_191_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_0_2_n_0),
        .DOB(line_reg_r1_128_191_0_2_n_1),
        .DOC(line_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_128_191_0_2_i_1
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(i_data_valid),
        .I4(axi_reset_n),
        .O(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_128_191_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_128_191_3_5_n_0),
        .DOB(line_reg_r1_128_191_3_5_n_1),
        .DOC(line_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_192_255_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_0_2_n_0),
        .DOB(line_reg_r1_192_255_0_2_n_1),
        .DOC(line_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_192_255_0_2_i_1
       (.I0(i_data_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_192_255_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_192_255_3_5_n_0),
        .DOB(line_reg_r1_192_255_3_5_n_1),
        .DOC(line_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_256_319_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_0_2_n_0),
        .DOB(line_reg_r1_256_319_0_2_n_1),
        .DOC(line_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_256_319_0_2_i_1
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[7] ),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(i_data_valid),
        .I4(axi_reset_n),
        .O(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_256_319_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_256_319_3_5_n_0),
        .DOB(line_reg_r1_256_319_3_5_n_1),
        .DOC(line_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_320_383_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_0_2_n_0),
        .DOB(line_reg_r1_320_383_0_2_n_1),
        .DOC(line_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_320_383_0_2_i_1
       (.I0(i_data_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_320_383_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_320_383_3_5_n_0),
        .DOB(line_reg_r1_320_383_3_5_n_1),
        .DOC(line_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_384_447_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_0_2_n_0),
        .DOB(line_reg_r1_384_447_0_2_n_1),
        .DOC(line_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r1_384_447_0_2_i_1
       (.I0(i_data_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(\writePointer_reg_n_0_[7] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_384_447_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_384_447_3_5_n_0),
        .DOB(line_reg_r1_384_447_3_5_n_1),
        .DOC(line_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_448_511_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_0_2_n_0),
        .DOB(line_reg_r1_448_511_0_2_n_1),
        .DOC(line_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    line_reg_r1_448_511_0_2_i_1
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(i_data_valid),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_448_511_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_448_511_3_5_n_0),
        .DOB(line_reg_r1_448_511_3_5_n_1),
        .DOC(line_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_64_127_0_2
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_0_2_n_0),
        .DOB(line_reg_r1_64_127_0_2_n_1),
        .DOC(line_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r1_64_127_0_2_i_1
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(i_data_valid),
        .I4(axi_reset_n),
        .O(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_64_127_3_5
       (.ADDRA({readPointer_reg,readPointer_reg__0}),
        .ADDRB({readPointer_reg,readPointer_reg__0}),
        .ADDRC({readPointer_reg,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r1_64_127_3_5_n_0),
        .DOB(line_reg_r1_64_127_3_5_n_1),
        .DOC(line_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r1_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r1_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(readPointer_reg[1]),
        .DPRA2(readPointer_reg[2]),
        .DPRA3(readPointer_reg[3]),
        .DPRA4(readPointer_reg[4]),
        .DPRA5(readPointer_reg[5]),
        .SPO(NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .I4(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4
       (.I0(readPointer_reg[2]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5
       (.I0(readPointer_reg__0),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6
       (.I0(readPointer_reg__0),
        .O(line_reg_r2_0_63_0_2_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_0_63_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_0_63_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_128_191_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_128_191_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_192_255_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_192_255_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_256_319_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_256_319_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_320_383_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_320_383_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_384_447_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_384_447_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_448_511_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_448_511_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1_n_0,line_reg_r2_0_63_0_2_i_2_n_0,line_reg_r2_0_63_0_2_i_3_n_0,line_reg_r2_0_63_0_2_i_4_n_0,line_reg_r2_0_63_0_2_i_5_n_0,line_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r2_64_127_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r2_64_127_7_7_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_6_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_0_2_n_0),
        .DOB(line_reg_r3_0_63_0_2_n_1),
        .DOC(line_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__11
       (.I0(readPointer_reg[5]),
        .I1(readPointer_reg[4]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r3_0_63_0_2_i_2
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(line_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__0
       (.I0(readPointer_reg[1]),
        .I1(readPointer_reg[2]),
        .O(line_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__0
       (.I0(readPointer_reg[1]),
        .O(line_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_0_63_3_5_n_0),
        .DOB(line_reg_r3_0_63_3_5_n_1),
        .DOC(line_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_0_63_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_0_63_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_128_191_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_0_2_n_0),
        .DOB(line_reg_r3_128_191_0_2_n_1),
        .DOC(line_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_128_191_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_128_191_3_5_n_0),
        .DOB(line_reg_r3_128_191_3_5_n_1),
        .DOC(line_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_128_191_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_128_191_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_128_191_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_192_255_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_0_2_n_0),
        .DOB(line_reg_r3_192_255_0_2_n_1),
        .DOC(line_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_192_255_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_192_255_3_5_n_0),
        .DOB(line_reg_r3_192_255_3_5_n_1),
        .DOC(line_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_192_255_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_192_255_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_192_255_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_256_319_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_0_2_n_0),
        .DOB(line_reg_r3_256_319_0_2_n_1),
        .DOC(line_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_256_319_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_256_319_3_5_n_0),
        .DOB(line_reg_r3_256_319_3_5_n_1),
        .DOC(line_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_256_319_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_256_319_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_256_319_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_320_383_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_0_2_n_0),
        .DOB(line_reg_r3_320_383_0_2_n_1),
        .DOC(line_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_320_383_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_320_383_3_5_n_0),
        .DOB(line_reg_r3_320_383_3_5_n_1),
        .DOC(line_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_320_383_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_320_383_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_320_383_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_384_447_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_0_2_n_0),
        .DOB(line_reg_r3_384_447_0_2_n_1),
        .DOC(line_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_384_447_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_384_447_3_5_n_0),
        .DOB(line_reg_r3_384_447_3_5_n_1),
        .DOC(line_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_384_447_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_384_447_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_384_447_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_448_511_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_0_2_n_0),
        .DOB(line_reg_r3_448_511_0_2_n_1),
        .DOC(line_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_448_511_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_448_511_3_5_n_0),
        .DOB(line_reg_r3_448_511_3_5_n_1),
        .DOC(line_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_448_511_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_448_511_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_448_511_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_64_127_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_0_2_n_0),
        .DOB(line_reg_r3_64_127_0_2_n_1),
        .DOC(line_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_64_127_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__11_n_0,line_reg_r3_0_63_0_2_i_2_n_0,line_reg_r3_0_63_0_2_i_3_n_0,line_reg_r3_0_63_0_2_i_4__0_n_0,line_reg_r3_0_63_0_2_i_5__0_n_0,readPointer_reg__0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(line_reg_r3_64_127_3_5_n_0),
        .DOB(line_reg_r3_64_127_3_5_n_1),
        .DOC(line_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[6]),
        .DPO(line_reg_r3_64_127_6_6_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_64_127_7_7
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(s_axi_data[7]),
        .DPO(line_reg_r3_64_127_7_7_n_0),
        .DPRA0(readPointer_reg__0),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__11_n_0),
        .SPO(NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r1_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[0][1]_i_1 
       (.I0(\readPointer_reg[8]_12 ),
        .I1(\multData_reg[0][1] ),
        .I2(data_out03_out[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[0][1]_0 ),
        .O(data_to_gaussian[0]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[0][2]_i_1 
       (.I0(\readPointer_reg[8]_13 ),
        .I1(\multData_reg[0][2] ),
        .I2(\multData_reg[0][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[1]),
        .O(data_to_gaussian[1]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[0][3]_i_1 
       (.I0(\readPointer_reg[8]_14 ),
        .I1(\multData_reg[0][3] ),
        .I2(data_out03_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[0][3]_0 ),
        .O(data_to_gaussian[2]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[0][5]_i_1 
       (.I0(\readPointer_reg[8]_15 ),
        .I1(\multData_reg[0][5] ),
        .I2(data_out03_out[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[0][5]_0 ),
        .O(data_to_gaussian[3]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[0][6]_i_1 
       (.I0(\readPointer_reg[8]_16 ),
        .I1(\multData_reg[0][6] ),
        .I2(data_out03_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[0][6]_0 ),
        .O(data_to_gaussian[4]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[0][7]_i_1 
       (.I0(\readPointer_reg[8]_17 ),
        .I1(\multData_reg[0][7] ),
        .I2(data_out03_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[0][7]_0 ),
        .O(data_to_gaussian[5]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[1][2]_i_1 
       (.I0(\readPointer_reg[8]_6 ),
        .I1(\multData_reg[1][2] ),
        .I2(data_out01_out[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[1][2]_0 ),
        .O(data_to_gaussian[6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[1][3]_i_1 
       (.I0(\readPointer_reg[8]_7 ),
        .I1(\multData_reg[1][3] ),
        .I2(\multData_reg[1][3]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[1]),
        .O(data_to_gaussian[7]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[1][4]_i_1 
       (.I0(\readPointer_reg[8]_8 ),
        .I1(\multData_reg[1][4] ),
        .I2(data_out01_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[1][4]_0 ),
        .O(data_to_gaussian[8]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[1][6]_i_1 
       (.I0(\readPointer_reg[8]_9 ),
        .I1(\multData_reg[1][6] ),
        .I2(data_out01_out[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[1][6]_0 ),
        .O(data_to_gaussian[9]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[1][7]_i_1 
       (.I0(\readPointer_reg[8]_10 ),
        .I1(\multData_reg[1][7] ),
        .I2(data_out01_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[1][7]_0 ),
        .O(data_to_gaussian[10]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[1][8]_i_1 
       (.I0(\readPointer_reg[8]_11 ),
        .I1(\multData_reg[1][8] ),
        .I2(data_out01_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[1][8]_0 ),
        .O(data_to_gaussian[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][0]_i_3 
       (.I0(line_reg_r1_192_255_0_2_n_0),
        .I1(line_reg_r1_128_191_0_2_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_0_2_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_0_2_n_0),
        .O(\multData[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][0]_i_4 
       (.I0(line_reg_r1_448_511_0_2_n_0),
        .I1(line_reg_r1_384_447_0_2_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_0_2_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_0_2_n_0),
        .O(\multData[2][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[2][1]_i_1 
       (.I0(\readPointer_reg[8]_0 ),
        .I1(\multData_reg[2][1] ),
        .I2(data_out0[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[2][1]_0 ),
        .O(data_to_gaussian[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][1]_i_3 
       (.I0(line_reg_r1_192_255_0_2_n_1),
        .I1(line_reg_r1_128_191_0_2_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_0_2_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_0_2_n_1),
        .O(\multData[2][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][1]_i_4 
       (.I0(line_reg_r1_448_511_0_2_n_1),
        .I1(line_reg_r1_384_447_0_2_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_0_2_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_0_2_n_1),
        .O(\multData[2][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[2][2]_i_1 
       (.I0(\readPointer_reg[8]_1 ),
        .I1(\multData_reg[2][2] ),
        .I2(\multData_reg[2][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[1]),
        .O(data_to_gaussian[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][2]_i_3 
       (.I0(line_reg_r1_192_255_0_2_n_2),
        .I1(line_reg_r1_128_191_0_2_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_0_2_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_0_2_n_2),
        .O(\multData[2][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][2]_i_4 
       (.I0(line_reg_r1_448_511_0_2_n_2),
        .I1(line_reg_r1_384_447_0_2_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_0_2_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_0_2_n_2),
        .O(\multData[2][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[2][3]_i_1 
       (.I0(\readPointer_reg[8]_2 ),
        .I1(\multData_reg[2][3] ),
        .I2(data_out0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[2][3]_0 ),
        .O(data_to_gaussian[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][3]_i_3 
       (.I0(line_reg_r1_192_255_3_5_n_0),
        .I1(line_reg_r1_128_191_3_5_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_3_5_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_3_5_n_0),
        .O(\multData[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][3]_i_4 
       (.I0(line_reg_r1_448_511_3_5_n_0),
        .I1(line_reg_r1_384_447_3_5_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_3_5_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_3_5_n_0),
        .O(\multData[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][4]_i_3 
       (.I0(line_reg_r1_192_255_3_5_n_1),
        .I1(line_reg_r1_128_191_3_5_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_3_5_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_3_5_n_1),
        .O(\multData[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][4]_i_4 
       (.I0(line_reg_r1_448_511_3_5_n_1),
        .I1(line_reg_r1_384_447_3_5_n_1),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_3_5_n_1),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_3_5_n_1),
        .O(\multData[2][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[2][5]_i_1 
       (.I0(\readPointer_reg[8]_3 ),
        .I1(\multData_reg[2][5] ),
        .I2(data_out0[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[2][5]_0 ),
        .O(data_to_gaussian[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][5]_i_3 
       (.I0(line_reg_r1_192_255_3_5_n_2),
        .I1(line_reg_r1_128_191_3_5_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_3_5_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_3_5_n_2),
        .O(\multData[2][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][5]_i_4 
       (.I0(line_reg_r1_448_511_3_5_n_2),
        .I1(line_reg_r1_384_447_3_5_n_2),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_3_5_n_2),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_3_5_n_2),
        .O(\multData[2][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[2][6]_i_1 
       (.I0(\readPointer_reg[8]_4 ),
        .I1(\multData_reg[2][6] ),
        .I2(data_out0[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[2][6]_0 ),
        .O(data_to_gaussian[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][6]_i_3 
       (.I0(line_reg_r1_192_255_6_6_n_0),
        .I1(line_reg_r1_128_191_6_6_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_6_6_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_6_6_n_0),
        .O(\multData[2][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][6]_i_4 
       (.I0(line_reg_r1_448_511_6_6_n_0),
        .I1(line_reg_r1_384_447_6_6_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_6_6_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_6_6_n_0),
        .O(\multData[2][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[2][7]_i_1 
       (.I0(\readPointer_reg[8]_5 ),
        .I1(\multData_reg[2][7] ),
        .I2(data_out0[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[2][7]_0 ),
        .O(data_to_gaussian[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][7]_i_3 
       (.I0(line_reg_r1_192_255_7_7_n_0),
        .I1(line_reg_r1_128_191_7_7_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_64_127_7_7_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_0_63_7_7_n_0),
        .O(\multData[2][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[2][7]_i_4 
       (.I0(line_reg_r1_448_511_7_7_n_0),
        .I1(line_reg_r1_384_447_7_7_n_0),
        .I2(readPointer[7]),
        .I3(line_reg_r1_320_383_7_7_n_0),
        .I4(readPointer[6]),
        .I5(line_reg_r1_256_319_7_7_n_0),
        .O(\multData[2][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][1]_i_3 
       (.I0(line_reg_r3_192_255_0_2_n_0),
        .I1(line_reg_r3_128_191_0_2_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_0),
        .O(\multData[3][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][1]_i_4 
       (.I0(line_reg_r3_448_511_0_2_n_0),
        .I1(line_reg_r3_384_447_0_2_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_0),
        .O(\multData[3][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][2]_i_3 
       (.I0(line_reg_r3_192_255_0_2_n_1),
        .I1(line_reg_r3_128_191_0_2_n_1),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_1),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_1),
        .O(\multData[3][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][2]_i_4 
       (.I0(line_reg_r3_448_511_0_2_n_1),
        .I1(line_reg_r3_384_447_0_2_n_1),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_1),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_1),
        .O(\multData[3][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][3]_i_3 
       (.I0(line_reg_r3_192_255_0_2_n_2),
        .I1(line_reg_r3_128_191_0_2_n_2),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_0_2_n_2),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_0_2_n_2),
        .O(\multData[3][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][3]_i_4 
       (.I0(line_reg_r3_448_511_0_2_n_2),
        .I1(line_reg_r3_384_447_0_2_n_2),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_0_2_n_2),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_0_2_n_2),
        .O(\multData[3][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][4]_i_3 
       (.I0(line_reg_r3_192_255_3_5_n_0),
        .I1(line_reg_r3_128_191_3_5_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_0),
        .O(\multData[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][4]_i_4 
       (.I0(line_reg_r3_448_511_3_5_n_0),
        .I1(line_reg_r3_384_447_3_5_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_0),
        .O(\multData[3][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][5]_i_3 
       (.I0(line_reg_r3_192_255_3_5_n_1),
        .I1(line_reg_r3_128_191_3_5_n_1),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_1),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_1),
        .O(\multData[3][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][5]_i_4 
       (.I0(line_reg_r3_448_511_3_5_n_1),
        .I1(line_reg_r3_384_447_3_5_n_1),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_1),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_1),
        .O(\multData[3][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][6]_i_3 
       (.I0(line_reg_r3_192_255_3_5_n_2),
        .I1(line_reg_r3_128_191_3_5_n_2),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_3_5_n_2),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_3_5_n_2),
        .O(\multData[3][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][6]_i_4 
       (.I0(line_reg_r3_448_511_3_5_n_2),
        .I1(line_reg_r3_384_447_3_5_n_2),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_3_5_n_2),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_3_5_n_2),
        .O(\multData[3][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][7]_i_3 
       (.I0(line_reg_r3_192_255_6_6_n_0),
        .I1(line_reg_r3_128_191_6_6_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_6_6_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_6_6_n_0),
        .O(\multData[3][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][7]_i_4 
       (.I0(line_reg_r3_448_511_6_6_n_0),
        .I1(line_reg_r3_384_447_6_6_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_6_6_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_6_6_n_0),
        .O(\multData[3][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \multData[3][8]_i_3 
       (.I0(readPointer[8]),
        .I1(readPointer[6]),
        .I2(\readPointer[8]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer[7]),
        .O(\multData[3][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][8]_i_4 
       (.I0(line_reg_r3_192_255_7_7_n_0),
        .I1(line_reg_r3_128_191_7_7_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_64_127_7_7_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_0_63_7_7_n_0),
        .O(\multData[3][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[3][8]_i_5 
       (.I0(line_reg_r3_448_511_7_7_n_0),
        .I1(line_reg_r3_384_447_7_7_n_0),
        .I2(\multData[3][8]_i_6_n_0 ),
        .I3(line_reg_r3_320_383_7_7_n_0),
        .I4(\multData[3][8]_i_7_n_0 ),
        .I5(line_reg_r3_256_319_7_7_n_0),
        .O(\multData[3][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \multData[3][8]_i_6 
       (.I0(readPointer[7]),
        .I1(readPointer[6]),
        .I2(\readPointer[8]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\multData[3][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \multData[3][8]_i_7 
       (.I0(readPointer[6]),
        .I1(readPointer_reg[3]),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .I5(readPointer_reg[5]),
        .O(\multData[3][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][1]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(line_reg_r2_128_191_0_2_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_0),
        .O(\multData[7][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][1]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(line_reg_r2_384_447_0_2_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_0),
        .O(\multData[7][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][2]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(line_reg_r2_128_191_0_2_n_1),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_1),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_1),
        .O(\multData[7][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][2]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(line_reg_r2_384_447_0_2_n_1),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_1),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_1),
        .O(\multData[7][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][3]_i_3 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(line_reg_r2_128_191_0_2_n_2),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_2),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_2),
        .O(\multData[7][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][3]_i_4 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(line_reg_r2_384_447_0_2_n_2),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_2),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_2),
        .O(\multData[7][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][4]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(line_reg_r2_128_191_3_5_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_0),
        .O(\multData[7][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][4]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(line_reg_r2_384_447_3_5_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_0),
        .O(\multData[7][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][5]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(line_reg_r2_128_191_3_5_n_1),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_1),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_1),
        .O(\multData[7][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][5]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(line_reg_r2_384_447_3_5_n_1),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_1),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_1),
        .O(\multData[7][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][6]_i_3 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(line_reg_r2_128_191_3_5_n_2),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_2),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_2),
        .O(\multData[7][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][6]_i_4 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(line_reg_r2_384_447_3_5_n_2),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_2),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_2),
        .O(\multData[7][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][7]_i_3 
       (.I0(line_reg_r2_192_255_6_6_n_0),
        .I1(line_reg_r2_128_191_6_6_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_6_6_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_6_6_n_0),
        .O(\multData[7][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][7]_i_4 
       (.I0(line_reg_r2_448_511_6_6_n_0),
        .I1(line_reg_r2_384_447_6_6_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_6_6_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_6_6_n_0),
        .O(\multData[7][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][8]_i_3 
       (.I0(line_reg_r2_192_255_7_7_n_0),
        .I1(line_reg_r2_128_191_7_7_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_64_127_7_7_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_0_63_7_7_n_0),
        .O(\multData[7][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multData[7][8]_i_4 
       (.I0(line_reg_r2_448_511_7_7_n_0),
        .I1(line_reg_r2_384_447_7_7_n_0),
        .I2(\readPointer[7]_i_1_n_0 ),
        .I3(line_reg_r2_320_383_7_7_n_0),
        .I4(\readPointer[6]_i_1_n_0 ),
        .I5(line_reg_r2_256_319_7_7_n_0),
        .O(\multData[7][8]_i_4_n_0 ));
  MUXF7 \multData_reg[2][0]_i_2 
       (.I0(\multData[2][0]_i_3_n_0 ),
        .I1(\multData[2][0]_i_4_n_0 ),
        .O(\readPointer_reg[8]_18 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[2][1]_i_2 
       (.I0(\multData[2][1]_i_3_n_0 ),
        .I1(\multData[2][1]_i_4_n_0 ),
        .O(\readPointer_reg[8]_0 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[2][2]_i_2 
       (.I0(\multData[2][2]_i_3_n_0 ),
        .I1(\multData[2][2]_i_4_n_0 ),
        .O(\readPointer_reg[8]_1 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[2][3]_i_2 
       (.I0(\multData[2][3]_i_3_n_0 ),
        .I1(\multData[2][3]_i_4_n_0 ),
        .O(\readPointer_reg[8]_2 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[2][4]_i_2 
       (.I0(\multData[2][4]_i_3_n_0 ),
        .I1(\multData[2][4]_i_4_n_0 ),
        .O(\readPointer_reg[8]_19 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[2][5]_i_2 
       (.I0(\multData[2][5]_i_3_n_0 ),
        .I1(\multData[2][5]_i_4_n_0 ),
        .O(\readPointer_reg[8]_3 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[2][6]_i_2 
       (.I0(\multData[2][6]_i_3_n_0 ),
        .I1(\multData[2][6]_i_4_n_0 ),
        .O(\readPointer_reg[8]_4 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[2][7]_i_2 
       (.I0(\multData[2][7]_i_3_n_0 ),
        .I1(\multData[2][7]_i_4_n_0 ),
        .O(\readPointer_reg[8]_5 ),
        .S(readPointer[8]));
  MUXF7 \multData_reg[3][1]_i_2 
       (.I0(\multData[3][1]_i_3_n_0 ),
        .I1(\multData[3][1]_i_4_n_0 ),
        .O(\readPointer_reg[8]_22 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[3][2]_i_2 
       (.I0(\multData[3][2]_i_3_n_0 ),
        .I1(\multData[3][2]_i_4_n_0 ),
        .O(\readPointer_reg[8]_12 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[3][3]_i_2 
       (.I0(\multData[3][3]_i_3_n_0 ),
        .I1(\multData[3][3]_i_4_n_0 ),
        .O(\readPointer_reg[8]_13 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[3][4]_i_2 
       (.I0(\multData[3][4]_i_3_n_0 ),
        .I1(\multData[3][4]_i_4_n_0 ),
        .O(\readPointer_reg[8]_14 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[3][5]_i_2 
       (.I0(\multData[3][5]_i_3_n_0 ),
        .I1(\multData[3][5]_i_4_n_0 ),
        .O(\readPointer_reg[8]_23 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[3][6]_i_2 
       (.I0(\multData[3][6]_i_3_n_0 ),
        .I1(\multData[3][6]_i_4_n_0 ),
        .O(\readPointer_reg[8]_15 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[3][7]_i_2 
       (.I0(\multData[3][7]_i_3_n_0 ),
        .I1(\multData[3][7]_i_4_n_0 ),
        .O(\readPointer_reg[8]_16 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[3][8]_i_2 
       (.I0(\multData[3][8]_i_4_n_0 ),
        .I1(\multData[3][8]_i_5_n_0 ),
        .O(\readPointer_reg[8]_17 ),
        .S(\multData[3][8]_i_3_n_0 ));
  MUXF7 \multData_reg[7][1]_i_2 
       (.I0(\multData[7][1]_i_3_n_0 ),
        .I1(\multData[7][1]_i_4_n_0 ),
        .O(\readPointer_reg[8]_20 ),
        .S(\readPointer[8]_i_1_n_0 ));
  MUXF7 \multData_reg[7][2]_i_2 
       (.I0(\multData[7][2]_i_3_n_0 ),
        .I1(\multData[7][2]_i_4_n_0 ),
        .O(\readPointer_reg[8]_6 ),
        .S(\readPointer[8]_i_1_n_0 ));
  MUXF7 \multData_reg[7][3]_i_2 
       (.I0(\multData[7][3]_i_3_n_0 ),
        .I1(\multData[7][3]_i_4_n_0 ),
        .O(\readPointer_reg[8]_7 ),
        .S(\readPointer[8]_i_1_n_0 ));
  MUXF7 \multData_reg[7][4]_i_2 
       (.I0(\multData[7][4]_i_3_n_0 ),
        .I1(\multData[7][4]_i_4_n_0 ),
        .O(\readPointer_reg[8]_8 ),
        .S(\readPointer[8]_i_1_n_0 ));
  MUXF7 \multData_reg[7][5]_i_2 
       (.I0(\multData[7][5]_i_3_n_0 ),
        .I1(\multData[7][5]_i_4_n_0 ),
        .O(\readPointer_reg[8]_21 ),
        .S(\readPointer[8]_i_1_n_0 ));
  MUXF7 \multData_reg[7][6]_i_2 
       (.I0(\multData[7][6]_i_3_n_0 ),
        .I1(\multData[7][6]_i_4_n_0 ),
        .O(\readPointer_reg[8]_9 ),
        .S(\readPointer[8]_i_1_n_0 ));
  MUXF7 \multData_reg[7][7]_i_2 
       (.I0(\multData[7][7]_i_3_n_0 ),
        .I1(\multData[7][7]_i_4_n_0 ),
        .O(\readPointer_reg[8]_10 ),
        .S(\readPointer[8]_i_1_n_0 ));
  MUXF7 \multData_reg[7][8]_i_2 
       (.I0(\multData[7][8]_i_3_n_0 ),
        .I1(\multData[7][8]_i_4_n_0 ),
        .O(\readPointer_reg[8]_11 ),
        .S(\readPointer[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__2 
       (.I0(E),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .O(lineBuffRdData));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \readPointer[6]_i_1 
       (.I0(readPointer[6]),
        .I1(readPointer_reg__0),
        .I2(\readPointer[8]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .O(\readPointer[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \readPointer[7]_i_1 
       (.I0(readPointer[7]),
        .I1(readPointer[6]),
        .I2(\readPointer[8]_i_2_n_0 ),
        .I3(readPointer_reg[5]),
        .I4(readPointer_reg__0),
        .O(\readPointer[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \readPointer[8]_i_1 
       (.I0(readPointer[8]),
        .I1(readPointer_reg__0),
        .I2(readPointer_reg[5]),
        .I3(\readPointer[8]_i_2_n_0 ),
        .I4(readPointer[6]),
        .I5(readPointer[7]),
        .O(\readPointer[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \readPointer[8]_i_2 
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(readPointer_reg[2]),
        .I3(readPointer_reg[4]),
        .O(\readPointer[8]_i_2_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6_n_0),
        .Q(readPointer_reg__0),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[6] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[6]_i_1_n_0 ),
        .Q(readPointer[6]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[7] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[7]_i_1_n_0 ),
        .Q(readPointer[7]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[8] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(\readPointer[8]_i_1_n_0 ),
        .Q(readPointer[8]),
        .R(axi_reset_n));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \writePointer[0]_i_1 
       (.I0(\writePointer_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \writePointer[1]_i_1 
       (.I0(\writePointer_reg_n_0_[0] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \writePointer[2]_i_1 
       (.I0(\writePointer_reg_n_0_[2] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \writePointer[3]_i_1 
       (.I0(\writePointer_reg_n_0_[1] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[4]_i_1 
       (.I0(\writePointer_reg_n_0_[4] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[2] ),
        .I4(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[5]_i_1 
       (.I0(\writePointer_reg_n_0_[5] ),
        .I1(\writePointer_reg_n_0_[3] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .I3(\writePointer_reg_n_0_[0] ),
        .I4(\writePointer_reg_n_0_[1] ),
        .I5(\writePointer_reg_n_0_[4] ),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \writePointer[6]_i_1 
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[4] ),
        .I2(\writePointer[8]_i_2_n_0 ),
        .I3(\writePointer_reg_n_0_[5] ),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \writePointer[7]_i_1 
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[5] ),
        .I2(\writePointer[8]_i_2_n_0 ),
        .I3(\writePointer_reg_n_0_[4] ),
        .I4(\writePointer_reg_n_0_[6] ),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \writePointer[8]_i_1 
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(\writePointer_reg_n_0_[6] ),
        .I2(\writePointer_reg_n_0_[4] ),
        .I3(\writePointer[8]_i_2_n_0 ),
        .I4(\writePointer_reg_n_0_[5] ),
        .I5(\writePointer_reg_n_0_[7] ),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \writePointer[8]_i_2 
       (.I0(\writePointer_reg_n_0_[3] ),
        .I1(\writePointer_reg_n_0_[2] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[1] ),
        .O(\writePointer[8]_i_2_n_0 ));
  FDRE \writePointer_reg[0] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[0]),
        .Q(\writePointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[1] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[1]),
        .Q(\writePointer_reg_n_0_[1] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[2] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[2]),
        .Q(\writePointer_reg_n_0_[2] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[3] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[3]),
        .Q(\writePointer_reg_n_0_[3] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[4] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[4]),
        .Q(\writePointer_reg_n_0_[4] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[5] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[5]),
        .Q(\writePointer_reg_n_0_[5] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[6] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[6]),
        .Q(\writePointer_reg_n_0_[6] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[7] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[7]),
        .Q(\writePointer_reg_n_0_[7] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[8] 
       (.C(axi_clk),
        .CE(i_data_valid),
        .D(p_0_in__4[8]),
        .Q(\writePointer_reg_n_0_[8] ),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_20
   (data_to_gaussian,
    axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    \multData_reg[2][0] ,
    \multData_reg[2][0]_0 ,
    currentRdLineBuffer,
    data_out0,
    \multData_reg[5][2] ,
    \multData_reg[5][2]_0 ,
    \multData_reg[5][3] ,
    \multData_reg[5][3]_0 ,
    \multData_reg[5][4] ,
    \multData_reg[5][4]_0 ,
    \multData_reg[2][4] ,
    \multData_reg[2][4]_0 ,
    \multData_reg[5][6] ,
    \multData_reg[5][6]_0 ,
    \multData_reg[5][7] ,
    \multData_reg[5][7]_0 ,
    \multData_reg[5][8] ,
    \multData_reg[5][8]_0 ,
    \multData_reg[1][1] ,
    \multData_reg[1][1]_0 ,
    data_out01_out,
    \multData_reg[4][3] ,
    \multData_reg[4][3]_0 ,
    \multData_reg[4][4] ,
    \multData_reg[4][4]_0 ,
    \multData_reg[4][5] ,
    \multData_reg[4][5]_0 ,
    \multData_reg[1][5] ,
    \multData_reg[1][5]_0 ,
    \multData_reg[4][7] ,
    \multData_reg[4][7]_0 ,
    \multData_reg[4][8] ,
    \multData_reg[4][8]_0 ,
    \multData_reg[4][9] ,
    \multData_reg[4][9]_0 ,
    \multData_reg[0][0] ,
    \multData_reg[0][0]_0 ,
    data_out03_out,
    \multData_reg[3][2] ,
    \multData_reg[3][2]_0 ,
    \multData_reg[3][3] ,
    \multData_reg[3][3]_0 ,
    \multData_reg[3][4] ,
    \multData_reg[3][4]_0 ,
    \multData_reg[0][4] ,
    \multData_reg[0][4]_0 ,
    \multData_reg[3][6] ,
    \multData_reg[3][6]_0 ,
    \multData_reg[3][7] ,
    \multData_reg[3][7]_0 ,
    \multData_reg[3][8] ,
    \multData_reg[3][8]_0 ,
    E,
    s_axi_data);
  output [23:0]data_to_gaussian;
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input \multData_reg[2][0] ;
  input \multData_reg[2][0]_0 ;
  input [1:0]currentRdLineBuffer;
  input [7:0]data_out0;
  input \multData_reg[5][2] ;
  input \multData_reg[5][2]_0 ;
  input \multData_reg[5][3] ;
  input \multData_reg[5][3]_0 ;
  input \multData_reg[5][4] ;
  input \multData_reg[5][4]_0 ;
  input \multData_reg[2][4] ;
  input \multData_reg[2][4]_0 ;
  input \multData_reg[5][6] ;
  input \multData_reg[5][6]_0 ;
  input \multData_reg[5][7] ;
  input \multData_reg[5][7]_0 ;
  input \multData_reg[5][8] ;
  input \multData_reg[5][8]_0 ;
  input \multData_reg[1][1] ;
  input \multData_reg[1][1]_0 ;
  input [7:0]data_out01_out;
  input \multData_reg[4][3] ;
  input \multData_reg[4][3]_0 ;
  input \multData_reg[4][4] ;
  input \multData_reg[4][4]_0 ;
  input \multData_reg[4][5] ;
  input \multData_reg[4][5]_0 ;
  input \multData_reg[1][5] ;
  input \multData_reg[1][5]_0 ;
  input \multData_reg[4][7] ;
  input \multData_reg[4][7]_0 ;
  input \multData_reg[4][8] ;
  input \multData_reg[4][8]_0 ;
  input \multData_reg[4][9] ;
  input \multData_reg[4][9]_0 ;
  input \multData_reg[0][0] ;
  input \multData_reg[0][0]_0 ;
  input [7:0]data_out03_out;
  input \multData_reg[3][2] ;
  input \multData_reg[3][2]_0 ;
  input \multData_reg[3][3] ;
  input \multData_reg[3][3]_0 ;
  input \multData_reg[3][4] ;
  input \multData_reg[3][4]_0 ;
  input \multData_reg[0][4] ;
  input \multData_reg[0][4]_0 ;
  input \multData_reg[3][6] ;
  input \multData_reg[3][6]_0 ;
  input \multData_reg[3][7] ;
  input \multData_reg[3][7]_0 ;
  input \multData_reg[3][8] ;
  input \multData_reg[3][8]_0 ;
  input [0:0]E;
  input [7:0]s_axi_data;

  wire [0:0]E;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [23:0]data_to_gaussian;
  wire [1:1]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__0_n_0;
  wire line_reg_r2_0_63_0_2_i_2__0_n_0;
  wire line_reg_r2_0_63_0_2_i_3__0_n_0;
  wire line_reg_r2_0_63_0_2_i_4__0_n_0;
  wire line_reg_r2_0_63_0_2_i_5__0_n_0;
  wire line_reg_r2_0_63_0_2_i_6__0_n_0;
  wire line_reg_r3_0_63_0_2_i_1_n_0;
  wire line_reg_r3_0_63_0_2_i_2__0_n_0;
  wire line_reg_r3_0_63_0_2_i_3__0_n_0;
  wire line_reg_r3_0_63_0_2_i_4__1_n_0;
  wire line_reg_r3_0_63_0_2_i_5__1_n_0;
  wire \multData_reg[0][0] ;
  wire \multData_reg[0][0]_0 ;
  wire \multData_reg[0][4] ;
  wire \multData_reg[0][4]_0 ;
  wire \multData_reg[1][1] ;
  wire \multData_reg[1][1]_0 ;
  wire \multData_reg[1][5] ;
  wire \multData_reg[1][5]_0 ;
  wire \multData_reg[2][0] ;
  wire \multData_reg[2][0]_0 ;
  wire \multData_reg[2][4] ;
  wire \multData_reg[2][4]_0 ;
  wire \multData_reg[3][2] ;
  wire \multData_reg[3][2]_0 ;
  wire \multData_reg[3][3] ;
  wire \multData_reg[3][3]_0 ;
  wire \multData_reg[3][4] ;
  wire \multData_reg[3][4]_0 ;
  wire \multData_reg[3][6] ;
  wire \multData_reg[3][6]_0 ;
  wire \multData_reg[3][7] ;
  wire \multData_reg[3][7]_0 ;
  wire \multData_reg[3][8] ;
  wire \multData_reg[3][8]_0 ;
  wire \multData_reg[4][3] ;
  wire \multData_reg[4][3]_0 ;
  wire \multData_reg[4][4] ;
  wire \multData_reg[4][4]_0 ;
  wire \multData_reg[4][5] ;
  wire \multData_reg[4][5]_0 ;
  wire \multData_reg[4][7] ;
  wire \multData_reg[4][7]_0 ;
  wire \multData_reg[4][8] ;
  wire \multData_reg[4][8]_0 ;
  wire \multData_reg[4][9] ;
  wire \multData_reg[4][9]_0 ;
  wire \multData_reg[5][2] ;
  wire \multData_reg[5][2]_0 ;
  wire \multData_reg[5][3] ;
  wire \multData_reg[5][3]_0 ;
  wire \multData_reg[5][4] ;
  wire \multData_reg[5][4]_0 ;
  wire \multData_reg[5][6] ;
  wire \multData_reg[5][6]_0 ;
  wire \multData_reg[5][7] ;
  wire \multData_reg[5][7]_0 ;
  wire \multData_reg[5][8] ;
  wire \multData_reg[5][8]_0 ;
  wire [5:0]readPointer;
  wire [7:0]s_axi_data;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_5),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(axi_clk_6),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(axi_clk_7),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(axi_clk_8),
        .DOB(axi_clk_9),
        .DOC(axi_clk_10),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__0
       (.I0(readPointer[5]),
        .I1(readPointer[0]),
        .I2(readPointer[3]),
        .I3(readPointer[1]),
        .I4(readPointer[2]),
        .I5(readPointer[4]),
        .O(line_reg_r2_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__0
       (.I0(readPointer[4]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__0
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .I3(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__0
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__0
       (.I0(readPointer[0]),
        .I1(readPointer[1]),
        .O(line_reg_r2_0_63_0_2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__0
       (.I0(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_6__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__0_n_0,line_reg_r2_0_63_0_2_i_2__0_n_0,line_reg_r2_0_63_0_2_i_3__0_n_0,line_reg_r2_0_63_0_2_i_4__0_n_0,line_reg_r2_0_63_0_2_i_5__0_n_0,line_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(axi_clk_11),
        .DOB(axi_clk_12),
        .DOC(axi_clk_13),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(axi_clk_14),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(axi_clk_15),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__1_n_0,line_reg_r3_0_63_0_2_i_5__1_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__1_n_0,line_reg_r3_0_63_0_2_i_5__1_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__1_n_0,line_reg_r3_0_63_0_2_i_5__1_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(axi_clk_16),
        .DOB(axi_clk_17),
        .DOC(axi_clk_18),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1
       (.I0(readPointer[5]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__0
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[3]),
        .I3(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__0
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__1
       (.I0(readPointer[1]),
        .I1(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__1
       (.I0(readPointer[1]),
        .O(line_reg_r3_0_63_0_2_i_5__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__1_n_0,line_reg_r3_0_63_0_2_i_5__1_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__1_n_0,line_reg_r3_0_63_0_2_i_5__1_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1_n_0,line_reg_r3_0_63_0_2_i_2__0_n_0,line_reg_r3_0_63_0_2_i_3__0_n_0,line_reg_r3_0_63_0_2_i_4__1_n_0,line_reg_r3_0_63_0_2_i_5__1_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(axi_clk_19),
        .DOB(axi_clk_20),
        .DOC(axi_clk_21),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(axi_clk_22),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(axi_clk_23),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[0][0]_i_1 
       (.I0(axi_clk_16),
        .I1(\multData_reg[0][0] ),
        .I2(\multData_reg[0][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[0]),
        .O(data_to_gaussian[0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[0][4]_i_1 
       (.I0(axi_clk_20),
        .I1(\multData_reg[0][4] ),
        .I2(\multData_reg[0][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[4]),
        .O(data_to_gaussian[1]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[1][1]_i_1 
       (.I0(axi_clk_8),
        .I1(\multData_reg[1][1] ),
        .I2(\multData_reg[1][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[0]),
        .O(data_to_gaussian[2]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[1][5]_i_1 
       (.I0(axi_clk_12),
        .I1(\multData_reg[1][5] ),
        .I2(\multData_reg[1][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[4]),
        .O(data_to_gaussian[3]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[2][0]_i_1 
       (.I0(axi_clk_0),
        .I1(\multData_reg[2][0] ),
        .I2(\multData_reg[2][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[0]),
        .O(data_to_gaussian[4]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[2][4]_i_1 
       (.I0(axi_clk_4),
        .I1(\multData_reg[2][4] ),
        .I2(\multData_reg[2][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[4]),
        .O(data_to_gaussian[5]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[3][2]_i_1 
       (.I0(axi_clk_17),
        .I1(\multData_reg[3][2] ),
        .I2(\multData_reg[3][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[1]),
        .O(data_to_gaussian[6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[3][3]_i_1 
       (.I0(axi_clk_18),
        .I1(\multData_reg[3][3] ),
        .I2(data_out03_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[3][3]_0 ),
        .O(data_to_gaussian[7]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[3][4]_i_1 
       (.I0(axi_clk_19),
        .I1(\multData_reg[3][4] ),
        .I2(\multData_reg[3][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[3]),
        .O(data_to_gaussian[8]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[3][6]_i_1 
       (.I0(axi_clk_21),
        .I1(\multData_reg[3][6] ),
        .I2(\multData_reg[3][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[5]),
        .O(data_to_gaussian[9]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[3][7]_i_1 
       (.I0(axi_clk_22),
        .I1(\multData_reg[3][7] ),
        .I2(data_out03_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[3][7]_0 ),
        .O(data_to_gaussian[10]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[3][8]_i_1 
       (.I0(axi_clk_23),
        .I1(\multData_reg[3][8] ),
        .I2(\multData_reg[3][8]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[7]),
        .O(data_to_gaussian[11]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[4][3]_i_1 
       (.I0(axi_clk_9),
        .I1(\multData_reg[4][3] ),
        .I2(\multData_reg[4][3]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[1]),
        .O(data_to_gaussian[12]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[4][4]_i_1 
       (.I0(axi_clk_10),
        .I1(\multData_reg[4][4] ),
        .I2(data_out01_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[4][4]_0 ),
        .O(data_to_gaussian[13]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[4][5]_i_1 
       (.I0(axi_clk_11),
        .I1(\multData_reg[4][5] ),
        .I2(\multData_reg[4][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[3]),
        .O(data_to_gaussian[14]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[4][7]_i_1 
       (.I0(axi_clk_13),
        .I1(\multData_reg[4][7] ),
        .I2(\multData_reg[4][7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[5]),
        .O(data_to_gaussian[15]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[4][8]_i_1 
       (.I0(axi_clk_14),
        .I1(\multData_reg[4][8] ),
        .I2(data_out01_out[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[4][8]_0 ),
        .O(data_to_gaussian[16]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[4][9]_i_1 
       (.I0(axi_clk_15),
        .I1(\multData_reg[4][9] ),
        .I2(\multData_reg[4][9]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out[7]),
        .O(data_to_gaussian[17]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[5][2]_i_1 
       (.I0(axi_clk_1),
        .I1(\multData_reg[5][2] ),
        .I2(\multData_reg[5][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[1]),
        .O(data_to_gaussian[18]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[5][3]_i_1 
       (.I0(axi_clk_2),
        .I1(\multData_reg[5][3] ),
        .I2(data_out0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[5][3]_0 ),
        .O(data_to_gaussian[19]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[5][4]_i_1 
       (.I0(axi_clk_3),
        .I1(\multData_reg[5][4] ),
        .I2(\multData_reg[5][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[3]),
        .O(data_to_gaussian[20]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[5][6]_i_1 
       (.I0(axi_clk_5),
        .I1(\multData_reg[5][6] ),
        .I2(\multData_reg[5][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[5]),
        .O(data_to_gaussian[21]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[5][7]_i_1 
       (.I0(axi_clk_6),
        .I1(\multData_reg[5][7] ),
        .I2(data_out0[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[5][7]_0 ),
        .O(data_to_gaussian[22]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[5][8]_i_1 
       (.I0(axi_clk_7),
        .I1(\multData_reg[5][8] ),
        .I2(\multData_reg[5][8]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[7]),
        .O(data_to_gaussian[23]));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__1 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__0_n_0),
        .Q(readPointer[0]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__0_n_0),
        .Q(readPointer[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__0_n_0),
        .Q(readPointer[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__0_n_0),
        .Q(readPointer[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__0_n_0),
        .Q(readPointer[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__0_n_0),
        .Q(readPointer[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_21
   (data_to_gaussian,
    axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    data_out0,
    \multData_reg[5][1] ,
    currentRdLineBuffer,
    \multData_reg[5][1]_0 ,
    \multData_reg[8][1] ,
    \multData_reg[8][1]_0 ,
    \multData_reg[8][2] ,
    \multData_reg[8][2]_0 ,
    \multData_reg[8][3] ,
    \multData_reg[8][3]_0 ,
    \multData_reg[5][5] ,
    \multData_reg[5][5]_0 ,
    \multData_reg[8][5] ,
    \multData_reg[8][5]_0 ,
    \multData_reg[8][6] ,
    \multData_reg[8][6]_0 ,
    \multData_reg[8][7] ,
    \multData_reg[8][7]_0 ,
    data_out01_out,
    \multData_reg[4][2] ,
    \multData_reg[4][2]_0 ,
    \multData_reg[7][2] ,
    \multData_reg[7][2]_0 ,
    \multData_reg[7][3] ,
    \multData_reg[7][3]_0 ,
    \multData_reg[7][4] ,
    \multData_reg[7][4]_0 ,
    \multData_reg[4][6] ,
    \multData_reg[4][6]_0 ,
    \multData_reg[7][6] ,
    \multData_reg[7][6]_0 ,
    \multData_reg[7][7] ,
    \multData_reg[7][7]_0 ,
    \multData_reg[7][8] ,
    \multData_reg[7][8]_0 ,
    data_out03_out,
    \multData_reg[3][1] ,
    \multData_reg[3][1]_0 ,
    \multData_reg[6][1] ,
    \multData_reg[6][1]_0 ,
    \multData_reg[6][2] ,
    \multData_reg[6][2]_0 ,
    \multData_reg[6][3] ,
    \multData_reg[6][3]_0 ,
    \multData_reg[3][5] ,
    \multData_reg[3][5]_0 ,
    \multData_reg[6][5] ,
    \multData_reg[6][5]_0 ,
    \multData_reg[6][6] ,
    \multData_reg[6][6]_0 ,
    \multData_reg[6][7] ,
    \multData_reg[6][7]_0 ,
    E,
    s_axi_data);
  output [23:0]data_to_gaussian;
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input [7:0]data_out0;
  input \multData_reg[5][1] ;
  input [1:0]currentRdLineBuffer;
  input \multData_reg[5][1]_0 ;
  input \multData_reg[8][1] ;
  input \multData_reg[8][1]_0 ;
  input \multData_reg[8][2] ;
  input \multData_reg[8][2]_0 ;
  input \multData_reg[8][3] ;
  input \multData_reg[8][3]_0 ;
  input \multData_reg[5][5] ;
  input \multData_reg[5][5]_0 ;
  input \multData_reg[8][5] ;
  input \multData_reg[8][5]_0 ;
  input \multData_reg[8][6] ;
  input \multData_reg[8][6]_0 ;
  input \multData_reg[8][7] ;
  input \multData_reg[8][7]_0 ;
  input [7:0]data_out01_out;
  input \multData_reg[4][2] ;
  input \multData_reg[4][2]_0 ;
  input \multData_reg[7][2] ;
  input \multData_reg[7][2]_0 ;
  input \multData_reg[7][3] ;
  input \multData_reg[7][3]_0 ;
  input \multData_reg[7][4] ;
  input \multData_reg[7][4]_0 ;
  input \multData_reg[4][6] ;
  input \multData_reg[4][6]_0 ;
  input \multData_reg[7][6] ;
  input \multData_reg[7][6]_0 ;
  input \multData_reg[7][7] ;
  input \multData_reg[7][7]_0 ;
  input \multData_reg[7][8] ;
  input \multData_reg[7][8]_0 ;
  input [7:0]data_out03_out;
  input \multData_reg[3][1] ;
  input \multData_reg[3][1]_0 ;
  input \multData_reg[6][1] ;
  input \multData_reg[6][1]_0 ;
  input \multData_reg[6][2] ;
  input \multData_reg[6][2]_0 ;
  input \multData_reg[6][3] ;
  input \multData_reg[6][3]_0 ;
  input \multData_reg[3][5] ;
  input \multData_reg[3][5]_0 ;
  input \multData_reg[6][5] ;
  input \multData_reg[6][5]_0 ;
  input \multData_reg[6][6] ;
  input \multData_reg[6][6]_0 ;
  input \multData_reg[6][7] ;
  input \multData_reg[6][7]_0 ;
  input [0:0]E;
  input [7:0]s_axi_data;

  wire [0:0]E;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [23:0]data_to_gaussian;
  wire [2:2]lineBuffRdData;
  wire \multData_reg[3][1] ;
  wire \multData_reg[3][1]_0 ;
  wire \multData_reg[3][5] ;
  wire \multData_reg[3][5]_0 ;
  wire \multData_reg[4][2] ;
  wire \multData_reg[4][2]_0 ;
  wire \multData_reg[4][6] ;
  wire \multData_reg[4][6]_0 ;
  wire \multData_reg[5][1] ;
  wire \multData_reg[5][1]_0 ;
  wire \multData_reg[5][5] ;
  wire \multData_reg[5][5]_0 ;
  wire \multData_reg[6][1] ;
  wire \multData_reg[6][1]_0 ;
  wire \multData_reg[6][2] ;
  wire \multData_reg[6][2]_0 ;
  wire \multData_reg[6][3] ;
  wire \multData_reg[6][3]_0 ;
  wire \multData_reg[6][5] ;
  wire \multData_reg[6][5]_0 ;
  wire \multData_reg[6][6] ;
  wire \multData_reg[6][6]_0 ;
  wire \multData_reg[6][7] ;
  wire \multData_reg[6][7]_0 ;
  wire \multData_reg[7][2] ;
  wire \multData_reg[7][2]_0 ;
  wire \multData_reg[7][3] ;
  wire \multData_reg[7][3]_0 ;
  wire \multData_reg[7][4] ;
  wire \multData_reg[7][4]_0 ;
  wire \multData_reg[7][6] ;
  wire \multData_reg[7][6]_0 ;
  wire \multData_reg[7][7] ;
  wire \multData_reg[7][7]_0 ;
  wire \multData_reg[7][8] ;
  wire \multData_reg[7][8]_0 ;
  wire \multData_reg[8][1] ;
  wire \multData_reg[8][1]_0 ;
  wire \multData_reg[8][2] ;
  wire \multData_reg[8][2]_0 ;
  wire \multData_reg[8][3] ;
  wire \multData_reg[8][3]_0 ;
  wire \multData_reg[8][5] ;
  wire \multData_reg[8][5]_0 ;
  wire \multData_reg[8][6] ;
  wire \multData_reg[8][6]_0 ;
  wire \multData_reg[8][7] ;
  wire \multData_reg[8][7]_0 ;
  wire [5:0]p_0_in;
  wire [5:1]p_2_in;
  wire [5:0]readPointer;
  wire [7:0]s_axi_data;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_5),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(axi_clk_6),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(axi_clk_7),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(axi_clk_8),
        .DOB(axi_clk_9),
        .DOC(axi_clk_10),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__2
       (.I0(readPointer[5]),
        .I1(readPointer[0]),
        .I2(readPointer[3]),
        .I3(readPointer[1]),
        .I4(readPointer[2]),
        .I5(readPointer[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__2
       (.I0(readPointer[4]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__2
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .I3(readPointer[0]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__2
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[0]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__2
       (.I0(readPointer[0]),
        .I1(readPointer[1]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__2
       (.I0(readPointer[0]),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(axi_clk_11),
        .DOB(axi_clk_12),
        .DOC(axi_clk_13),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(axi_clk_14),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(axi_clk_15),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({p_2_in,readPointer[0]}),
        .ADDRB({p_2_in,readPointer[0]}),
        .ADDRC({p_2_in,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(axi_clk_16),
        .DOB(axi_clk_17),
        .DOC(axi_clk_18),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__1
       (.I0(readPointer[5]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[4]),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__2
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[3]),
        .I3(readPointer[4]),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__2
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__2
       (.I0(readPointer[1]),
        .I1(readPointer[2]),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__2
       (.I0(readPointer[1]),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({p_2_in,readPointer[0]}),
        .ADDRB({p_2_in,readPointer[0]}),
        .ADDRC({p_2_in,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(axi_clk_19),
        .DOB(axi_clk_20),
        .DOC(axi_clk_21),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(axi_clk_22),
        .DPRA0(readPointer[0]),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(axi_clk_23),
        .DPRA0(readPointer[0]),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[3][1]_i_1 
       (.I0(axi_clk_16),
        .I1(data_out03_out[0]),
        .I2(\multData_reg[3][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[3][1]_0 ),
        .O(data_to_gaussian[0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[3][5]_i_1 
       (.I0(axi_clk_20),
        .I1(data_out03_out[4]),
        .I2(\multData_reg[3][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[3][5]_0 ),
        .O(data_to_gaussian[1]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[4][2]_i_1 
       (.I0(axi_clk_8),
        .I1(data_out01_out[0]),
        .I2(\multData_reg[4][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[4][2]_0 ),
        .O(data_to_gaussian[2]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[4][6]_i_1 
       (.I0(axi_clk_12),
        .I1(data_out01_out[4]),
        .I2(\multData_reg[4][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[4][6]_0 ),
        .O(data_to_gaussian[3]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[5][1]_i_1 
       (.I0(axi_clk_0),
        .I1(data_out0[0]),
        .I2(\multData_reg[5][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[5][1]_0 ),
        .O(data_to_gaussian[4]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[5][5]_i_1 
       (.I0(axi_clk_4),
        .I1(data_out0[4]),
        .I2(\multData_reg[5][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[5][5]_0 ),
        .O(data_to_gaussian[5]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[6][1]_i_1 
       (.I0(axi_clk_17),
        .I1(data_out03_out[1]),
        .I2(\multData_reg[6][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][1]_0 ),
        .O(data_to_gaussian[6]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[6][2]_i_1 
       (.I0(axi_clk_18),
        .I1(data_out03_out[2]),
        .I2(\multData_reg[6][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][2]_0 ),
        .O(data_to_gaussian[7]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[6][3]_i_1 
       (.I0(axi_clk_19),
        .I1(data_out03_out[3]),
        .I2(\multData_reg[6][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][3]_0 ),
        .O(data_to_gaussian[8]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[6][5]_i_1 
       (.I0(axi_clk_21),
        .I1(data_out03_out[5]),
        .I2(\multData_reg[6][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][5]_0 ),
        .O(data_to_gaussian[9]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[6][6]_i_1 
       (.I0(axi_clk_22),
        .I1(data_out03_out[6]),
        .I2(\multData_reg[6][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][6]_0 ),
        .O(data_to_gaussian[10]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[6][7]_i_1 
       (.I0(axi_clk_23),
        .I1(data_out03_out[7]),
        .I2(\multData_reg[6][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][7]_0 ),
        .O(data_to_gaussian[11]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[7][2]_i_1 
       (.I0(axi_clk_9),
        .I1(data_out01_out[1]),
        .I2(\multData_reg[7][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][2]_0 ),
        .O(data_to_gaussian[12]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[7][3]_i_1 
       (.I0(axi_clk_10),
        .I1(data_out01_out[2]),
        .I2(\multData_reg[7][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][3]_0 ),
        .O(data_to_gaussian[13]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[7][4]_i_1 
       (.I0(axi_clk_11),
        .I1(data_out01_out[3]),
        .I2(\multData_reg[7][4] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][4]_0 ),
        .O(data_to_gaussian[14]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[7][6]_i_1 
       (.I0(axi_clk_13),
        .I1(data_out01_out[5]),
        .I2(\multData_reg[7][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][6]_0 ),
        .O(data_to_gaussian[15]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[7][7]_i_1 
       (.I0(axi_clk_14),
        .I1(data_out01_out[6]),
        .I2(\multData_reg[7][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][7]_0 ),
        .O(data_to_gaussian[16]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[7][8]_i_1 
       (.I0(axi_clk_15),
        .I1(data_out01_out[7]),
        .I2(\multData_reg[7][8] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][8]_0 ),
        .O(data_to_gaussian[17]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[8][1]_i_1 
       (.I0(axi_clk_1),
        .I1(data_out0[1]),
        .I2(\multData_reg[8][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][1]_0 ),
        .O(data_to_gaussian[18]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[8][2]_i_1 
       (.I0(axi_clk_2),
        .I1(data_out0[2]),
        .I2(\multData_reg[8][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][2]_0 ),
        .O(data_to_gaussian[19]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[8][3]_i_1 
       (.I0(axi_clk_3),
        .I1(data_out0[3]),
        .I2(\multData_reg[8][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][3]_0 ),
        .O(data_to_gaussian[20]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[8][5]_i_1 
       (.I0(axi_clk_5),
        .I1(data_out0[5]),
        .I2(\multData_reg[8][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][5]_0 ),
        .O(data_to_gaussian[21]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \multData[8][6]_i_1 
       (.I0(axi_clk_6),
        .I1(data_out0[6]),
        .I2(\multData_reg[8][6] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][6]_0 ),
        .O(data_to_gaussian[22]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \multData[8][7]_i_1 
       (.I0(axi_clk_7),
        .I1(data_out0[7]),
        .I2(\multData_reg[8][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][7]_0 ),
        .O(data_to_gaussian[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \readPointer[5]_i_1__0 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[0]),
        .Q(readPointer[0]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[1]),
        .Q(readPointer[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[2]),
        .Q(readPointer[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[3]),
        .Q(readPointer[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[4]),
        .Q(readPointer[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[5]),
        .Q(readPointer[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_22
   (data_to_gaussian,
    data_out0,
    data_out01_out,
    data_out03_out,
    axi_reset_n,
    axi_clk,
    \multData_reg[8][0] ,
    \multData_reg[8][0]_0 ,
    currentRdLineBuffer,
    \multData_reg[8][0]_1 ,
    \multData_reg[8][4] ,
    \multData_reg[8][4]_0 ,
    \multData_reg[8][4]_1 ,
    \multData_reg[7][1] ,
    \multData_reg[7][1]_0 ,
    \multData_reg[7][1]_1 ,
    \multData_reg[7][5] ,
    \multData_reg[7][5]_0 ,
    \multData_reg[7][5]_1 ,
    \multData_reg[6][0] ,
    \multData_reg[6][0]_0 ,
    \multData_reg[6][0]_1 ,
    \multData_reg[6][4] ,
    \multData_reg[6][4]_0 ,
    \multData_reg[6][4]_1 ,
    E,
    s_axi_data);
  output [5:0]data_to_gaussian;
  output [7:0]data_out0;
  output [7:0]data_out01_out;
  output [7:0]data_out03_out;
  input axi_reset_n;
  input axi_clk;
  input \multData_reg[8][0] ;
  input \multData_reg[8][0]_0 ;
  input [1:0]currentRdLineBuffer;
  input \multData_reg[8][0]_1 ;
  input \multData_reg[8][4] ;
  input \multData_reg[8][4]_0 ;
  input \multData_reg[8][4]_1 ;
  input \multData_reg[7][1] ;
  input \multData_reg[7][1]_0 ;
  input \multData_reg[7][1]_1 ;
  input \multData_reg[7][5] ;
  input \multData_reg[7][5]_0 ;
  input \multData_reg[7][5]_1 ;
  input \multData_reg[6][0] ;
  input \multData_reg[6][0]_0 ;
  input \multData_reg[6][0]_1 ;
  input \multData_reg[6][4] ;
  input \multData_reg[6][4]_0 ;
  input \multData_reg[6][4]_1 ;
  input [0:0]E;
  input [7:0]s_axi_data;

  wire [0:0]E;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire [5:0]data_to_gaussian;
  wire [3:3]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__1_n_0;
  wire line_reg_r2_0_63_0_2_i_2__1_n_0;
  wire line_reg_r2_0_63_0_2_i_3__1_n_0;
  wire line_reg_r2_0_63_0_2_i_4__1_n_0;
  wire line_reg_r2_0_63_0_2_i_5__1_n_0;
  wire line_reg_r2_0_63_0_2_i_6__1_n_0;
  wire line_reg_r3_0_63_0_2_i_1__0_n_0;
  wire line_reg_r3_0_63_0_2_i_2__1_n_0;
  wire line_reg_r3_0_63_0_2_i_3__1_n_0;
  wire line_reg_r3_0_63_0_2_i_4_n_0;
  wire line_reg_r3_0_63_0_2_i_5_n_0;
  wire \multData_reg[6][0] ;
  wire \multData_reg[6][0]_0 ;
  wire \multData_reg[6][0]_1 ;
  wire \multData_reg[6][4] ;
  wire \multData_reg[6][4]_0 ;
  wire \multData_reg[6][4]_1 ;
  wire \multData_reg[7][1] ;
  wire \multData_reg[7][1]_0 ;
  wire \multData_reg[7][1]_1 ;
  wire \multData_reg[7][5] ;
  wire \multData_reg[7][5]_0 ;
  wire \multData_reg[7][5]_1 ;
  wire \multData_reg[8][0] ;
  wire \multData_reg[8][0]_0 ;
  wire \multData_reg[8][0]_1 ;
  wire \multData_reg[8][4] ;
  wire \multData_reg[8][4]_0 ;
  wire \multData_reg[8][4]_1 ;
  wire [5:0]readPointer;
  wire [7:0]s_axi_data;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(data_out0[0]),
        .DOB(data_out0[1]),
        .DOC(data_out0[2]),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(data_out0[3]),
        .DOB(data_out0[4]),
        .DOC(data_out0[5]),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(data_out0[6]),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(data_out0[7]),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(data_out01_out[0]),
        .DOB(data_out01_out[1]),
        .DOC(data_out01_out[2]),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__1
       (.I0(readPointer[5]),
        .I1(readPointer[0]),
        .I2(readPointer[3]),
        .I3(readPointer[1]),
        .I4(readPointer[2]),
        .I5(readPointer[4]),
        .O(line_reg_r2_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__1
       (.I0(readPointer[4]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__1
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .I3(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__1
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__1
       (.I0(readPointer[0]),
        .I1(readPointer[1]),
        .O(line_reg_r2_0_63_0_2_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__1
       (.I0(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_6__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__1_n_0,line_reg_r2_0_63_0_2_i_2__1_n_0,line_reg_r2_0_63_0_2_i_3__1_n_0,line_reg_r2_0_63_0_2_i_4__1_n_0,line_reg_r2_0_63_0_2_i_5__1_n_0,line_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(data_out01_out[3]),
        .DOB(data_out01_out[4]),
        .DOC(data_out01_out[5]),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(data_out01_out[6]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(data_out01_out[7]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__1_n_0,line_reg_r3_0_63_0_2_i_3__1_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__1_n_0,line_reg_r3_0_63_0_2_i_3__1_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__1_n_0,line_reg_r3_0_63_0_2_i_3__1_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[0]),
        .DIB(s_axi_data[1]),
        .DIC(s_axi_data[2]),
        .DID(1'b0),
        .DOA(data_out03_out[0]),
        .DOB(data_out03_out[1]),
        .DOC(data_out03_out[2]),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__0
       (.I0(readPointer[5]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__1
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[3]),
        .I3(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__1
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4
       (.I0(readPointer[1]),
        .I1(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5
       (.I0(readPointer[1]),
        .O(line_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__1_n_0,line_reg_r3_0_63_0_2_i_3__1_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__1_n_0,line_reg_r3_0_63_0_2_i_3__1_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__0_n_0,line_reg_r3_0_63_0_2_i_2__1_n_0,line_reg_r3_0_63_0_2_i_3__1_n_0,line_reg_r3_0_63_0_2_i_4_n_0,line_reg_r3_0_63_0_2_i_5_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(s_axi_data[3]),
        .DIB(s_axi_data[4]),
        .DIC(s_axi_data[5]),
        .DID(1'b0),
        .DOA(data_out03_out[3]),
        .DOB(data_out03_out[4]),
        .DOC(data_out03_out[5]),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[6]),
        .DPO(data_out03_out[6]),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(s_axi_data[7]),
        .DPO(data_out03_out[7]),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__1_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__1_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[6][0]_i_1 
       (.I0(data_out03_out[0]),
        .I1(\multData_reg[6][0] ),
        .I2(\multData_reg[6][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][0]_1 ),
        .O(data_to_gaussian[0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \multData[6][4]_i_1 
       (.I0(data_out03_out[4]),
        .I1(\multData_reg[6][4] ),
        .I2(\multData_reg[6][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[6][4]_1 ),
        .O(data_to_gaussian[1]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[7][1]_i_1 
       (.I0(data_out01_out[0]),
        .I1(\multData_reg[7][1] ),
        .I2(\multData_reg[7][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][1]_1 ),
        .O(data_to_gaussian[2]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \multData[7][5]_i_1 
       (.I0(data_out01_out[4]),
        .I1(\multData_reg[7][5] ),
        .I2(\multData_reg[7][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[7][5]_1 ),
        .O(data_to_gaussian[3]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \multData[8][0]_i_1 
       (.I0(data_out0[0]),
        .I1(\multData_reg[8][0] ),
        .I2(\multData_reg[8][0]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][0]_1 ),
        .O(data_to_gaussian[4]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \multData[8][4]_i_1 
       (.I0(data_out0[4]),
        .I1(\multData_reg[8][4] ),
        .I2(\multData_reg[8][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\multData_reg[8][4]_1 ),
        .O(data_to_gaussian[5]));
  LUT3 #(
    .INIT(8'hA8)) 
    \readPointer[5]_i_1 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__1_n_0),
        .Q(readPointer[0]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__1_n_0),
        .Q(readPointer[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__1_n_0),
        .Q(readPointer[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__1_n_0),
        .Q(readPointer[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__1_n_0),
        .Q(readPointer[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__1_n_0),
        .Q(readPointer[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_4
   (\currentRdLineBuffer_reg[1] ,
    axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    \data_out[7]_i_5__0 ,
    \data_out[7]_i_2__0_0 ,
    \data_out[7]_i_2__0_1 ,
    currentRdLineBuffer,
    data_out0,
    \data_out[7]_i_5__0_0 ,
    \data_out[7]_i_5__0_1 ,
    \data_out[7]_i_24_0 ,
    \data_out[7]_i_24_1 ,
    \data_out[7]_i_24_2 ,
    \data_out[7]_i_24_3 ,
    \data_out[7]_i_24_4 ,
    \data_out[7]_i_24_5 ,
    \data_out[7]_i_24_6 ,
    \data_out[7]_i_24_7 ,
    \data_out[7]_i_24_8 ,
    \data_out[7]_i_24_9 ,
    \data_out[7]_i_3__1 ,
    \data_out[7]_i_3__1_0 ,
    data_out01_out,
    \data_out[7]_i_3__1_1 ,
    \data_out[7]_i_3__1_2 ,
    data_out03_out,
    \data_out[7]_i_2__0_2 ,
    \data_out[7]_i_2__0_3 ,
    \data_out[7]_i_9__0_0 ,
    \data_out[7]_i_9__0_1 ,
    \data_out[7]_i_9__0_2 ,
    \data_out[7]_i_9__0_3 ,
    \data_out[7]_i_9__0_4 ,
    \data_out[7]_i_9__0_5 ,
    \data_out[7]_i_9__0_6 ,
    \data_out[7]_i_9__0_7 ,
    \data_out[7]_i_9__0_8 ,
    \data_out[7]_i_9__0_9 ,
    \readPointer_reg[0]_0 ,
    \data_out_reg[7] ,
    data_out);
  output [2:0]\currentRdLineBuffer_reg[1] ;
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output \currentRdLineBuffer_reg[1]_0 ;
  output \currentRdLineBuffer_reg[1]_1 ;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input [3:0]\data_out[7]_i_5__0 ;
  input \data_out[7]_i_2__0_0 ;
  input \data_out[7]_i_2__0_1 ;
  input [1:0]currentRdLineBuffer;
  input [6:0]data_out0;
  input \data_out[7]_i_5__0_0 ;
  input \data_out[7]_i_5__0_1 ;
  input \data_out[7]_i_24_0 ;
  input \data_out[7]_i_24_1 ;
  input \data_out[7]_i_24_2 ;
  input \data_out[7]_i_24_3 ;
  input \data_out[7]_i_24_4 ;
  input \data_out[7]_i_24_5 ;
  input \data_out[7]_i_24_6 ;
  input \data_out[7]_i_24_7 ;
  input \data_out[7]_i_24_8 ;
  input \data_out[7]_i_24_9 ;
  input \data_out[7]_i_3__1 ;
  input \data_out[7]_i_3__1_0 ;
  input [0:0]data_out01_out;
  input \data_out[7]_i_3__1_1 ;
  input \data_out[7]_i_3__1_2 ;
  input [6:0]data_out03_out;
  input \data_out[7]_i_2__0_2 ;
  input \data_out[7]_i_2__0_3 ;
  input \data_out[7]_i_9__0_0 ;
  input \data_out[7]_i_9__0_1 ;
  input \data_out[7]_i_9__0_2 ;
  input \data_out[7]_i_9__0_3 ;
  input \data_out[7]_i_9__0_4 ;
  input \data_out[7]_i_9__0_5 ;
  input \data_out[7]_i_9__0_6 ;
  input \data_out[7]_i_9__0_7 ;
  input \data_out[7]_i_9__0_8 ;
  input \data_out[7]_i_9__0_9 ;
  input \readPointer_reg[0]_0 ;
  input \data_out_reg[7] ;
  input [7:0]data_out;

  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [2:0]\currentRdLineBuffer_reg[1] ;
  wire \currentRdLineBuffer_reg[1]_0 ;
  wire \currentRdLineBuffer_reg[1]_1 ;
  wire [7:0]data_out;
  wire [6:0]data_out0;
  wire [0:0]data_out01_out;
  wire [6:0]data_out03_out;
  wire \data_out[7]_i_24_0 ;
  wire \data_out[7]_i_24_1 ;
  wire \data_out[7]_i_24_2 ;
  wire \data_out[7]_i_24_3 ;
  wire \data_out[7]_i_24_4 ;
  wire \data_out[7]_i_24_5 ;
  wire \data_out[7]_i_24_6 ;
  wire \data_out[7]_i_24_7 ;
  wire \data_out[7]_i_24_8 ;
  wire \data_out[7]_i_24_9 ;
  wire \data_out[7]_i_2__0_0 ;
  wire \data_out[7]_i_2__0_1 ;
  wire \data_out[7]_i_2__0_2 ;
  wire \data_out[7]_i_2__0_3 ;
  wire \data_out[7]_i_3__1 ;
  wire \data_out[7]_i_3__1_0 ;
  wire \data_out[7]_i_3__1_1 ;
  wire \data_out[7]_i_3__1_2 ;
  wire [3:0]\data_out[7]_i_5__0 ;
  wire \data_out[7]_i_5__0_0 ;
  wire \data_out[7]_i_5__0_1 ;
  wire \data_out[7]_i_9__0_0 ;
  wire \data_out[7]_i_9__0_1 ;
  wire \data_out[7]_i_9__0_2 ;
  wire \data_out[7]_i_9__0_3 ;
  wire \data_out[7]_i_9__0_4 ;
  wire \data_out[7]_i_9__0_5 ;
  wire \data_out[7]_i_9__0_6 ;
  wire \data_out[7]_i_9__0_7 ;
  wire \data_out[7]_i_9__0_8 ;
  wire \data_out[7]_i_9__0_9 ;
  wire \data_out[7]_i_9__0_n_0 ;
  wire \data_out_reg[7] ;
  wire [47:16]data_to_et;
  wire [1:1]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__16_n_0;
  wire line_reg_r2_0_63_0_2_i_2__16_n_0;
  wire line_reg_r2_0_63_0_2_i_3__16_n_0;
  wire line_reg_r2_0_63_0_2_i_4__16_n_0;
  wire line_reg_r2_0_63_0_2_i_5__16_n_0;
  wire line_reg_r2_0_63_0_2_i_6__16_n_0;
  wire line_reg_r3_0_63_0_2_i_1__8_n_0;
  wire line_reg_r3_0_63_0_2_i_2__12_n_0;
  wire line_reg_r3_0_63_0_2_i_3__12_n_0;
  wire line_reg_r3_0_63_0_2_i_4__13_n_0;
  wire line_reg_r3_0_63_0_2_i_5__13_n_0;
  wire [5:0]readPointer;
  wire \readPointer_reg[0]_0 ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_11__0 
       (.I0(axi_clk_9),
        .I1(\data_out[7]_i_2__0_2 ),
        .I2(data_out03_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_2__0_3 ),
        .O(data_to_et[25]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_13__0 
       (.I0(axi_clk_8),
        .I1(\data_out[7]_i_3__1_1 ),
        .I2(\data_out[7]_i_3__1_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[0]),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_16__0 
       (.I0(axi_clk_7),
        .I1(\data_out[7]_i_3__1 ),
        .I2(\data_out[7]_i_3__1_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out01_out),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_24 
       (.I0(data_to_et[44]),
        .I1(\data_out[7]_i_5__0 [3]),
        .I2(data_to_et[42]),
        .I3(data_to_et[43]),
        .I4(data_to_et[47]),
        .I5(data_to_et[46]),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_26 
       (.I0(axi_clk_1),
        .I1(\data_out[7]_i_5__0_0 ),
        .I2(data_out0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_5__0_1 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \data_out[7]_i_2__0 
       (.I0(\data_out_reg[7] ),
        .I1(data_to_et[16]),
        .I2(\data_out[7]_i_5__0 [0]),
        .I3(\data_out[7]_i_9__0_n_0 ),
        .I4(\data_out[7]_i_5__0 [1]),
        .I5(data_to_et[25]),
        .O(\currentRdLineBuffer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_38__0 
       (.I0(axi_clk_12),
        .I1(\data_out[7]_i_9__0_4 ),
        .I2(data_out03_out[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_9__0_5 ),
        .O(data_to_et[28]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_40__0 
       (.I0(axi_clk_10),
        .I1(\data_out[7]_i_9__0_0 ),
        .I2(\data_out[7]_i_9__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[2]),
        .O(data_to_et[26]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_41__0 
       (.I0(axi_clk_11),
        .I1(\data_out[7]_i_9__0_2 ),
        .I2(\data_out[7]_i_9__0_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[3]),
        .O(data_to_et[27]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_42__0 
       (.I0(axi_clk_14),
        .I1(\data_out[7]_i_9__0_8 ),
        .I2(\data_out[7]_i_9__0_9 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[6]),
        .O(data_to_et[31]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_43__0 
       (.I0(axi_clk_13),
        .I1(\data_out[7]_i_9__0_6 ),
        .I2(data_out03_out[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_9__0_7 ),
        .O(data_to_et[30]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_7 
       (.I0(axi_clk_0),
        .I1(\data_out[7]_i_2__0_0 ),
        .I2(\data_out[7]_i_2__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[0]),
        .O(data_to_et[16]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_72__0 
       (.I0(axi_clk_4),
        .I1(\data_out[7]_i_24_4 ),
        .I2(data_out0[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_24_5 ),
        .O(data_to_et[44]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_74__0 
       (.I0(axi_clk_2),
        .I1(\data_out[7]_i_24_0 ),
        .I2(\data_out[7]_i_24_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[2]),
        .O(data_to_et[42]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_75__0 
       (.I0(axi_clk_3),
        .I1(\data_out[7]_i_24_2 ),
        .I2(\data_out[7]_i_24_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[3]),
        .O(data_to_et[43]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_76__0 
       (.I0(axi_clk_6),
        .I1(\data_out[7]_i_24_8 ),
        .I2(\data_out[7]_i_24_9 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[6]),
        .O(data_to_et[47]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_77__0 
       (.I0(axi_clk_5),
        .I1(\data_out[7]_i_24_6 ),
        .I2(data_out0[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_24_7 ),
        .O(data_to_et[46]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_9__0 
       (.I0(data_to_et[28]),
        .I1(\data_out[7]_i_5__0 [2]),
        .I2(data_to_et[26]),
        .I3(data_to_et[27]),
        .I4(data_to_et[31]),
        .I5(data_to_et[30]),
        .O(\data_out[7]_i_9__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_15),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(axi_clk_5),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(axi_clk_6),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__16_n_0,line_reg_r2_0_63_0_2_i_2__16_n_0,line_reg_r2_0_63_0_2_i_3__16_n_0,line_reg_r2_0_63_0_2_i_4__16_n_0,line_reg_r2_0_63_0_2_i_5__16_n_0,line_reg_r2_0_63_0_2_i_6__16_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__16_n_0,line_reg_r2_0_63_0_2_i_2__16_n_0,line_reg_r2_0_63_0_2_i_3__16_n_0,line_reg_r2_0_63_0_2_i_4__16_n_0,line_reg_r2_0_63_0_2_i_5__16_n_0,line_reg_r2_0_63_0_2_i_6__16_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__16_n_0,line_reg_r2_0_63_0_2_i_2__16_n_0,line_reg_r2_0_63_0_2_i_3__16_n_0,line_reg_r2_0_63_0_2_i_4__16_n_0,line_reg_r2_0_63_0_2_i_5__16_n_0,line_reg_r2_0_63_0_2_i_6__16_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(axi_clk_7),
        .DOB(axi_clk_16),
        .DOC(axi_clk_17),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__16
       (.I0(readPointer[5]),
        .I1(readPointer[0]),
        .I2(readPointer[3]),
        .I3(readPointer[1]),
        .I4(readPointer[2]),
        .I5(readPointer[4]),
        .O(line_reg_r2_0_63_0_2_i_1__16_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__16
       (.I0(readPointer[4]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_2__16_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__16
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .I3(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_3__16_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__16
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_4__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__16
       (.I0(readPointer[0]),
        .I1(readPointer[1]),
        .O(line_reg_r2_0_63_0_2_i_5__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__16
       (.I0(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_6__16_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__16_n_0,line_reg_r2_0_63_0_2_i_2__16_n_0,line_reg_r2_0_63_0_2_i_3__16_n_0,line_reg_r2_0_63_0_2_i_4__16_n_0,line_reg_r2_0_63_0_2_i_5__16_n_0,line_reg_r2_0_63_0_2_i_6__16_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__16_n_0,line_reg_r2_0_63_0_2_i_2__16_n_0,line_reg_r2_0_63_0_2_i_3__16_n_0,line_reg_r2_0_63_0_2_i_4__16_n_0,line_reg_r2_0_63_0_2_i_5__16_n_0,line_reg_r2_0_63_0_2_i_6__16_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__16_n_0,line_reg_r2_0_63_0_2_i_2__16_n_0,line_reg_r2_0_63_0_2_i_3__16_n_0,line_reg_r2_0_63_0_2_i_4__16_n_0,line_reg_r2_0_63_0_2_i_5__16_n_0,line_reg_r2_0_63_0_2_i_6__16_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(axi_clk_18),
        .DOB(axi_clk_19),
        .DOC(axi_clk_20),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(axi_clk_21),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__16_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__16_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__16_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__16_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__16_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__16_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(axi_clk_22),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__16_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__16_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__16_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__16_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__16_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__16_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__8_n_0,line_reg_r3_0_63_0_2_i_2__12_n_0,line_reg_r3_0_63_0_2_i_3__12_n_0,line_reg_r3_0_63_0_2_i_4__13_n_0,line_reg_r3_0_63_0_2_i_5__13_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__8_n_0,line_reg_r3_0_63_0_2_i_2__12_n_0,line_reg_r3_0_63_0_2_i_3__12_n_0,line_reg_r3_0_63_0_2_i_4__13_n_0,line_reg_r3_0_63_0_2_i_5__13_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__8_n_0,line_reg_r3_0_63_0_2_i_2__12_n_0,line_reg_r3_0_63_0_2_i_3__12_n_0,line_reg_r3_0_63_0_2_i_4__13_n_0,line_reg_r3_0_63_0_2_i_5__13_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(axi_clk_8),
        .DOB(axi_clk_9),
        .DOC(axi_clk_10),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__8
       (.I0(readPointer[5]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__12
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[3]),
        .I3(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_2__12_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__12
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__13
       (.I0(readPointer[1]),
        .I1(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__13
       (.I0(readPointer[1]),
        .O(line_reg_r3_0_63_0_2_i_5__13_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__8_n_0,line_reg_r3_0_63_0_2_i_2__12_n_0,line_reg_r3_0_63_0_2_i_3__12_n_0,line_reg_r3_0_63_0_2_i_4__13_n_0,line_reg_r3_0_63_0_2_i_5__13_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__8_n_0,line_reg_r3_0_63_0_2_i_2__12_n_0,line_reg_r3_0_63_0_2_i_3__12_n_0,line_reg_r3_0_63_0_2_i_4__13_n_0,line_reg_r3_0_63_0_2_i_5__13_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__8_n_0,line_reg_r3_0_63_0_2_i_2__12_n_0,line_reg_r3_0_63_0_2_i_3__12_n_0,line_reg_r3_0_63_0_2_i_4__13_n_0,line_reg_r3_0_63_0_2_i_5__13_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(axi_clk_11),
        .DOB(axi_clk_12),
        .DOC(axi_clk_23),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(axi_clk_13),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__13_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__13_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__12_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__12_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__8_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(axi_clk_14),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__13_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__13_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__12_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__12_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__8_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \readPointer[5]_i_1__16 
       (.I0(\readPointer_reg[0]_0 ),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__16_n_0),
        .Q(readPointer[0]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__16_n_0),
        .Q(readPointer[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__16_n_0),
        .Q(readPointer[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__16_n_0),
        .Q(readPointer[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__16_n_0),
        .Q(readPointer[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__16_n_0),
        .Q(readPointer[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_5
   (\currentRdLineBuffer_reg[1] ,
    axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    axi_clk_7,
    axi_clk_8,
    axi_clk_9,
    axi_clk_10,
    axi_clk_11,
    axi_clk_12,
    axi_clk_13,
    axi_clk_14,
    axi_clk_15,
    axi_clk_16,
    axi_clk_17,
    axi_clk_18,
    axi_clk_19,
    axi_clk_20,
    axi_clk_21,
    \data_out[7]_i_5__0_0 ,
    axi_clk_22,
    axi_clk_23,
    axi_reset_n,
    axi_clk,
    \data_out[7]_i_4__0_0 ,
    data_out0,
    \data_out[7]_i_5__0_1 ,
    currentRdLineBuffer,
    \data_out[7]_i_5__0_2 ,
    \data_out[7]_i_4__0_1 ,
    \data_out[7]_i_4__0_2 ,
    \data_out[7]_i_21_0 ,
    \data_out[7]_i_21_1 ,
    \data_out[7]_i_21_2 ,
    \data_out[7]_i_21_3 ,
    \data_out[7]_i_21_4 ,
    \data_out[7]_i_21_5 ,
    \data_out[7]_i_24 ,
    \data_out[7]_i_24_0 ,
    \data_out[7]_i_21_6 ,
    \data_out[7]_i_21_7 ,
    \data_out[7]_i_21_8 ,
    \data_out[7]_i_21_9 ,
    data_out01_out,
    \data_out[7]_i_4__0_3 ,
    \data_out[7]_i_4__0_4 ,
    \data_out[7]_i_18__0_0 ,
    \data_out[7]_i_18__0_1 ,
    \data_out[7]_i_18__0_2 ,
    \data_out[7]_i_18__0_3 ,
    \data_out[7]_i_18__0_4 ,
    \data_out[7]_i_18__0_5 ,
    \data_out[7]_i_18__0_6 ,
    \data_out[7]_i_18__0_7 ,
    \data_out[7]_i_18__0_8 ,
    \data_out[7]_i_18__0_9 ,
    data_out03_out,
    \data_out[7]_i_2__0 ,
    \data_out[7]_i_2__0_0 ,
    \data_out[7]_i_5__0_3 ,
    \data_out[7]_i_5__0_4 ,
    \data_out[7]_i_27_0 ,
    \data_out[7]_i_27_1 ,
    \data_out[7]_i_27_2 ,
    \data_out[7]_i_27_3 ,
    \data_out[7]_i_27_4 ,
    \data_out[7]_i_27_5 ,
    \data_out[7]_i_9__0 ,
    \data_out[7]_i_9__0_0 ,
    \data_out[7]_i_27_6 ,
    \data_out[7]_i_27_7 ,
    \data_out[7]_i_27_8 ,
    \data_out[7]_i_27_9 ,
    \readPointer_reg[0]_0 ,
    \data_out_reg[7] ,
    \data_out_reg[7]_0 ,
    \data_out_reg[7]_1 ,
    data_out);
  output [2:0]\currentRdLineBuffer_reg[1] ;
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  output axi_clk_7;
  output axi_clk_8;
  output axi_clk_9;
  output axi_clk_10;
  output axi_clk_11;
  output axi_clk_12;
  output axi_clk_13;
  output axi_clk_14;
  output axi_clk_15;
  output axi_clk_16;
  output axi_clk_17;
  output axi_clk_18;
  output axi_clk_19;
  output axi_clk_20;
  output axi_clk_21;
  output \data_out[7]_i_5__0_0 ;
  output axi_clk_22;
  output axi_clk_23;
  input axi_reset_n;
  input axi_clk;
  input [6:0]\data_out[7]_i_4__0_0 ;
  input [7:0]data_out0;
  input \data_out[7]_i_5__0_1 ;
  input [1:0]currentRdLineBuffer;
  input \data_out[7]_i_5__0_2 ;
  input \data_out[7]_i_4__0_1 ;
  input \data_out[7]_i_4__0_2 ;
  input \data_out[7]_i_21_0 ;
  input \data_out[7]_i_21_1 ;
  input \data_out[7]_i_21_2 ;
  input \data_out[7]_i_21_3 ;
  input \data_out[7]_i_21_4 ;
  input \data_out[7]_i_21_5 ;
  input \data_out[7]_i_24 ;
  input \data_out[7]_i_24_0 ;
  input \data_out[7]_i_21_6 ;
  input \data_out[7]_i_21_7 ;
  input \data_out[7]_i_21_8 ;
  input \data_out[7]_i_21_9 ;
  input [5:0]data_out01_out;
  input \data_out[7]_i_4__0_3 ;
  input \data_out[7]_i_4__0_4 ;
  input \data_out[7]_i_18__0_0 ;
  input \data_out[7]_i_18__0_1 ;
  input \data_out[7]_i_18__0_2 ;
  input \data_out[7]_i_18__0_3 ;
  input \data_out[7]_i_18__0_4 ;
  input \data_out[7]_i_18__0_5 ;
  input \data_out[7]_i_18__0_6 ;
  input \data_out[7]_i_18__0_7 ;
  input \data_out[7]_i_18__0_8 ;
  input \data_out[7]_i_18__0_9 ;
  input [7:0]data_out03_out;
  input \data_out[7]_i_2__0 ;
  input \data_out[7]_i_2__0_0 ;
  input \data_out[7]_i_5__0_3 ;
  input \data_out[7]_i_5__0_4 ;
  input \data_out[7]_i_27_0 ;
  input \data_out[7]_i_27_1 ;
  input \data_out[7]_i_27_2 ;
  input \data_out[7]_i_27_3 ;
  input \data_out[7]_i_27_4 ;
  input \data_out[7]_i_27_5 ;
  input \data_out[7]_i_9__0 ;
  input \data_out[7]_i_9__0_0 ;
  input \data_out[7]_i_27_6 ;
  input \data_out[7]_i_27_7 ;
  input \data_out[7]_i_27_8 ;
  input \data_out[7]_i_27_9 ;
  input \readPointer_reg[0]_0 ;
  input \data_out_reg[7] ;
  input \data_out_reg[7]_0 ;
  input \data_out_reg[7]_1 ;
  input [7:0]data_out;

  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_10;
  wire axi_clk_11;
  wire axi_clk_12;
  wire axi_clk_13;
  wire axi_clk_14;
  wire axi_clk_15;
  wire axi_clk_16;
  wire axi_clk_17;
  wire axi_clk_18;
  wire axi_clk_19;
  wire axi_clk_2;
  wire axi_clk_20;
  wire axi_clk_21;
  wire axi_clk_22;
  wire axi_clk_23;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_clk_7;
  wire axi_clk_8;
  wire axi_clk_9;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [2:0]\currentRdLineBuffer_reg[1] ;
  wire [7:0]data_out;
  wire [7:0]data_out0;
  wire [5:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire \data_out[7]_i_18__0_0 ;
  wire \data_out[7]_i_18__0_1 ;
  wire \data_out[7]_i_18__0_2 ;
  wire \data_out[7]_i_18__0_3 ;
  wire \data_out[7]_i_18__0_4 ;
  wire \data_out[7]_i_18__0_5 ;
  wire \data_out[7]_i_18__0_6 ;
  wire \data_out[7]_i_18__0_7 ;
  wire \data_out[7]_i_18__0_8 ;
  wire \data_out[7]_i_18__0_9 ;
  wire \data_out[7]_i_18__0_n_0 ;
  wire \data_out[7]_i_21_0 ;
  wire \data_out[7]_i_21_1 ;
  wire \data_out[7]_i_21_2 ;
  wire \data_out[7]_i_21_3 ;
  wire \data_out[7]_i_21_4 ;
  wire \data_out[7]_i_21_5 ;
  wire \data_out[7]_i_21_6 ;
  wire \data_out[7]_i_21_7 ;
  wire \data_out[7]_i_21_8 ;
  wire \data_out[7]_i_21_9 ;
  wire \data_out[7]_i_21_n_0 ;
  wire \data_out[7]_i_24 ;
  wire \data_out[7]_i_24_0 ;
  wire \data_out[7]_i_27_0 ;
  wire \data_out[7]_i_27_1 ;
  wire \data_out[7]_i_27_2 ;
  wire \data_out[7]_i_27_3 ;
  wire \data_out[7]_i_27_4 ;
  wire \data_out[7]_i_27_5 ;
  wire \data_out[7]_i_27_6 ;
  wire \data_out[7]_i_27_7 ;
  wire \data_out[7]_i_27_8 ;
  wire \data_out[7]_i_27_9 ;
  wire \data_out[7]_i_27_n_0 ;
  wire \data_out[7]_i_2__0 ;
  wire \data_out[7]_i_2__0_0 ;
  wire [6:0]\data_out[7]_i_4__0_0 ;
  wire \data_out[7]_i_4__0_1 ;
  wire \data_out[7]_i_4__0_2 ;
  wire \data_out[7]_i_4__0_3 ;
  wire \data_out[7]_i_4__0_4 ;
  wire \data_out[7]_i_4__0_n_0 ;
  wire \data_out[7]_i_5__0_0 ;
  wire \data_out[7]_i_5__0_1 ;
  wire \data_out[7]_i_5__0_2 ;
  wire \data_out[7]_i_5__0_3 ;
  wire \data_out[7]_i_5__0_4 ;
  wire \data_out[7]_i_5__0_n_0 ;
  wire \data_out[7]_i_9__0 ;
  wire \data_out[7]_i_9__0_0 ;
  wire \data_out_reg[7] ;
  wire \data_out_reg[7]_0 ;
  wire \data_out_reg[7]_1 ;
  wire [71:40]data_to_et;
  wire [2:2]lineBuffRdData;
  wire [5:0]p_0_in;
  wire [5:1]p_2_in;
  wire [5:0]readPointer;
  wire \readPointer_reg[0]_0 ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_10__0 
       (.I0(axi_clk_14),
        .I1(data_out03_out[0]),
        .I2(\data_out[7]_i_2__0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_2__0_0 ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_18__0 
       (.I0(data_to_et[60]),
        .I1(\data_out[7]_i_4__0_0 [4]),
        .I2(data_to_et[58]),
        .I3(data_to_et[59]),
        .I4(data_to_et[63]),
        .I5(data_to_et[62]),
        .O(\data_out[7]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out[7]_i_1__0 
       (.I0(\data_out_reg[7] ),
        .I1(\data_out_reg[7]_0 ),
        .I2(\data_out[7]_i_4__0_n_0 ),
        .I3(\data_out[7]_i_5__0_n_0 ),
        .O(\data_out[7]_i_5__0_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_20__0 
       (.I0(axi_clk_8),
        .I1(data_out01_out[0]),
        .I2(\data_out[7]_i_4__0_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_4__0_4 ),
        .O(data_to_et[57]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_21 
       (.I0(data_to_et[68]),
        .I1(\data_out[7]_i_4__0_0 [6]),
        .I2(data_to_et[66]),
        .I3(data_to_et[67]),
        .I4(data_to_et[71]),
        .I5(data_to_et[70]),
        .O(\data_out[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_23 
       (.I0(axi_clk_1),
        .I1(data_out0[1]),
        .I2(\data_out[7]_i_4__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_4__0_2 ),
        .O(data_to_et[65]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_25 
       (.I0(axi_clk_0),
        .I1(data_out0[0]),
        .I2(\data_out[7]_i_5__0_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_5__0_2 ),
        .O(data_to_et[40]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \data_out[7]_i_27 
       (.I0(data_to_et[52]),
        .I1(\data_out[7]_i_4__0_0 [2]),
        .I2(data_to_et[50]),
        .I3(data_to_et[51]),
        .I4(data_to_et[55]),
        .I5(data_to_et[54]),
        .O(\data_out[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_29 
       (.I0(axi_clk_15),
        .I1(data_out03_out[1]),
        .I2(\data_out[7]_i_5__0_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_5__0_4 ),
        .O(data_to_et[49]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \data_out[7]_i_39__0 
       (.I0(axi_clk_19),
        .I1(\data_out[7]_i_9__0 ),
        .I2(\data_out[7]_i_9__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out03_out[5]),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \data_out[7]_i_4__0 
       (.I0(\data_out[7]_i_18__0_n_0 ),
        .I1(\data_out[7]_i_4__0_0 [3]),
        .I2(data_to_et[57]),
        .I3(\data_out[7]_i_21_n_0 ),
        .I4(\data_out[7]_i_4__0_0 [5]),
        .I5(data_to_et[65]),
        .O(\data_out[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \data_out[7]_i_5__0 
       (.I0(\data_out_reg[7]_1 ),
        .I1(data_to_et[40]),
        .I2(\data_out[7]_i_4__0_0 [0]),
        .I3(\data_out[7]_i_27_n_0 ),
        .I4(\data_out[7]_i_4__0_0 [1]),
        .I5(data_to_et[49]),
        .O(\data_out[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_60 
       (.I0(axi_clk_11),
        .I1(data_out01_out[3]),
        .I2(\data_out[7]_i_18__0_4 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_18__0_5 ),
        .O(data_to_et[60]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_62 
       (.I0(axi_clk_9),
        .I1(data_out01_out[1]),
        .I2(\data_out[7]_i_18__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_18__0_1 ),
        .O(data_to_et[58]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_63 
       (.I0(axi_clk_10),
        .I1(data_out01_out[2]),
        .I2(\data_out[7]_i_18__0_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_18__0_3 ),
        .O(data_to_et[59]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_64 
       (.I0(axi_clk_13),
        .I1(data_out01_out[5]),
        .I2(\data_out[7]_i_18__0_8 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_18__0_9 ),
        .O(data_to_et[63]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_65 
       (.I0(axi_clk_12),
        .I1(data_out01_out[4]),
        .I2(\data_out[7]_i_18__0_6 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_18__0_7 ),
        .O(data_to_et[62]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_66 
       (.I0(axi_clk_4),
        .I1(data_out0[4]),
        .I2(\data_out[7]_i_21_4 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_21_5 ),
        .O(data_to_et[68]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_68 
       (.I0(axi_clk_2),
        .I1(data_out0[2]),
        .I2(\data_out[7]_i_21_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_21_1 ),
        .O(data_to_et[66]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_69 
       (.I0(axi_clk_3),
        .I1(data_out0[3]),
        .I2(\data_out[7]_i_21_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_21_3 ),
        .O(data_to_et[67]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_70 
       (.I0(axi_clk_7),
        .I1(data_out0[7]),
        .I2(\data_out[7]_i_21_8 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_21_9 ),
        .O(data_to_et[71]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_71__0 
       (.I0(axi_clk_6),
        .I1(data_out0[6]),
        .I2(\data_out[7]_i_21_6 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_21_7 ),
        .O(data_to_et[70]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \data_out[7]_i_73__0 
       (.I0(axi_clk_5),
        .I1(\data_out[7]_i_24 ),
        .I2(\data_out[7]_i_24_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(data_out0[5]),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_78__0 
       (.I0(axi_clk_18),
        .I1(data_out03_out[4]),
        .I2(\data_out[7]_i_27_4 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_27_5 ),
        .O(data_to_et[52]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_80__0 
       (.I0(axi_clk_16),
        .I1(data_out03_out[2]),
        .I2(\data_out[7]_i_27_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_27_1 ),
        .O(data_to_et[50]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_81__0 
       (.I0(axi_clk_17),
        .I1(data_out03_out[3]),
        .I2(\data_out[7]_i_27_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_27_3 ),
        .O(data_to_et[51]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \data_out[7]_i_82__0 
       (.I0(axi_clk_21),
        .I1(data_out03_out[7]),
        .I2(\data_out[7]_i_27_8 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_27_9 ),
        .O(data_to_et[55]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_out[7]_i_83__0 
       (.I0(axi_clk_20),
        .I1(data_out03_out[6]),
        .I2(\data_out[7]_i_27_6 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_27_7 ),
        .O(data_to_et[54]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_5),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(axi_clk_6),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(axi_clk_7),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(axi_clk_22),
        .DOB(axi_clk_8),
        .DOC(axi_clk_9),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__18
       (.I0(readPointer[5]),
        .I1(readPointer[0]),
        .I2(readPointer[3]),
        .I3(readPointer[1]),
        .I4(readPointer[2]),
        .I5(readPointer[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__18
       (.I0(readPointer[4]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__18
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .I3(readPointer[0]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__18
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[0]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__18
       (.I0(readPointer[0]),
        .I1(readPointer[1]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__18
       (.I0(readPointer[0]),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(axi_clk_10),
        .DOB(axi_clk_11),
        .DOC(axi_clk_23),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(axi_clk_12),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(axi_clk_13),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({p_2_in,readPointer[0]}),
        .ADDRB({p_2_in,readPointer[0]}),
        .ADDRC({p_2_in,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(axi_clk_14),
        .DOB(axi_clk_15),
        .DOC(axi_clk_16),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__10
       (.I0(readPointer[5]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[4]),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__14
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[3]),
        .I3(readPointer[4]),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__14
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__14
       (.I0(readPointer[1]),
        .I1(readPointer[2]),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__14
       (.I0(readPointer[1]),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({p_2_in,readPointer[0]}),
        .ADDRB({p_2_in,readPointer[0]}),
        .ADDRC({p_2_in,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(axi_clk_17),
        .DOB(axi_clk_18),
        .DOC(axi_clk_19),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(axi_clk_20),
        .DPRA0(readPointer[0]),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(axi_clk_21),
        .DPRA0(readPointer[0]),
        .DPRA1(p_2_in[1]),
        .DPRA2(p_2_in[2]),
        .DPRA3(p_2_in[3]),
        .DPRA4(p_2_in[4]),
        .DPRA5(p_2_in[5]),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \readPointer[5]_i_1__15 
       (.I0(\readPointer_reg[0]_0 ),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[0]),
        .Q(readPointer[0]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[1]),
        .Q(readPointer[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[2]),
        .Q(readPointer[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[3]),
        .Q(readPointer[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[4]),
        .Q(readPointer[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(p_0_in[5]),
        .Q(readPointer[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_6
   (\currentRdLineBuffer_reg[1] ,
    data_out0,
    data_out01_out,
    data_out03_out,
    axi_reset_n,
    axi_clk,
    \data_out[7]_i_4__0 ,
    \data_out[7]_i_4__0_0 ,
    currentRdLineBuffer,
    \data_out[7]_i_4__0_1 ,
    \data_out[7]_i_21 ,
    \data_out[7]_i_21_0 ,
    \data_out[7]_i_21_1 ,
    \data_out[7]_i_4__0_2 ,
    \data_out[7]_i_4__0_3 ,
    \data_out[7]_i_4__0_4 ,
    \data_out[7]_i_18__0 ,
    \data_out[7]_i_18__0_0 ,
    \data_out[7]_i_18__0_1 ,
    \data_out[7]_i_5__0 ,
    \data_out[7]_i_5__0_0 ,
    \data_out[7]_i_5__0_1 ,
    \data_out[7]_i_27 ,
    \data_out[7]_i_27_0 ,
    \data_out[7]_i_27_1 ,
    \readPointer_reg[0]_0 ,
    data_out);
  output [5:0]\currentRdLineBuffer_reg[1] ;
  output [7:0]data_out0;
  output [7:0]data_out01_out;
  output [7:0]data_out03_out;
  input axi_reset_n;
  input axi_clk;
  input \data_out[7]_i_4__0 ;
  input \data_out[7]_i_4__0_0 ;
  input [1:0]currentRdLineBuffer;
  input \data_out[7]_i_4__0_1 ;
  input \data_out[7]_i_21 ;
  input \data_out[7]_i_21_0 ;
  input \data_out[7]_i_21_1 ;
  input \data_out[7]_i_4__0_2 ;
  input \data_out[7]_i_4__0_3 ;
  input \data_out[7]_i_4__0_4 ;
  input \data_out[7]_i_18__0 ;
  input \data_out[7]_i_18__0_0 ;
  input \data_out[7]_i_18__0_1 ;
  input \data_out[7]_i_5__0 ;
  input \data_out[7]_i_5__0_0 ;
  input \data_out[7]_i_5__0_1 ;
  input \data_out[7]_i_27 ;
  input \data_out[7]_i_27_0 ;
  input \data_out[7]_i_27_1 ;
  input \readPointer_reg[0]_0 ;
  input [7:0]data_out;

  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [5:0]\currentRdLineBuffer_reg[1] ;
  wire [7:0]data_out;
  wire [7:0]data_out0;
  wire [7:0]data_out01_out;
  wire [7:0]data_out03_out;
  wire \data_out[7]_i_18__0 ;
  wire \data_out[7]_i_18__0_0 ;
  wire \data_out[7]_i_18__0_1 ;
  wire \data_out[7]_i_21 ;
  wire \data_out[7]_i_21_0 ;
  wire \data_out[7]_i_21_1 ;
  wire \data_out[7]_i_27 ;
  wire \data_out[7]_i_27_0 ;
  wire \data_out[7]_i_27_1 ;
  wire \data_out[7]_i_4__0 ;
  wire \data_out[7]_i_4__0_0 ;
  wire \data_out[7]_i_4__0_1 ;
  wire \data_out[7]_i_4__0_2 ;
  wire \data_out[7]_i_4__0_3 ;
  wire \data_out[7]_i_4__0_4 ;
  wire \data_out[7]_i_5__0 ;
  wire \data_out[7]_i_5__0_0 ;
  wire \data_out[7]_i_5__0_1 ;
  wire [3:3]lineBuffRdData;
  wire line_reg_r2_0_63_0_2_i_1__17_n_0;
  wire line_reg_r2_0_63_0_2_i_2__17_n_0;
  wire line_reg_r2_0_63_0_2_i_3__17_n_0;
  wire line_reg_r2_0_63_0_2_i_4__17_n_0;
  wire line_reg_r2_0_63_0_2_i_5__17_n_0;
  wire line_reg_r2_0_63_0_2_i_6__17_n_0;
  wire line_reg_r3_0_63_0_2_i_1__9_n_0;
  wire line_reg_r3_0_63_0_2_i_2__13_n_0;
  wire line_reg_r3_0_63_0_2_i_3__13_n_0;
  wire line_reg_r3_0_63_0_2_i_4__11_n_0;
  wire line_reg_r3_0_63_0_2_i_5__11_n_0;
  wire [5:0]readPointer;
  wire \readPointer_reg[0]_0 ;
  wire NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_19__0 
       (.I0(data_out01_out[0]),
        .I1(\data_out[7]_i_4__0_2 ),
        .I2(\data_out[7]_i_4__0_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_4__0_4 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_22 
       (.I0(data_out0[0]),
        .I1(\data_out[7]_i_4__0 ),
        .I2(\data_out[7]_i_4__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_4__0_1 ),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_28 
       (.I0(data_out03_out[0]),
        .I1(\data_out[7]_i_5__0 ),
        .I2(\data_out[7]_i_5__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_5__0_1 ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_61 
       (.I0(data_out01_out[5]),
        .I1(\data_out[7]_i_18__0 ),
        .I2(\data_out[7]_i_18__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_18__0_1 ),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_67 
       (.I0(data_out0[5]),
        .I1(\data_out[7]_i_21 ),
        .I2(\data_out[7]_i_21_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_21_1 ),
        .O(\currentRdLineBuffer_reg[1] [5]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \data_out[7]_i_79__0 
       (.I0(data_out03_out[5]),
        .I1(\data_out[7]_i_27 ),
        .I2(\data_out[7]_i_27_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\data_out[7]_i_27_1 ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r1_0_63_0_2
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(data_out0[0]),
        .DOB(data_out0[1]),
        .DOC(data_out0[2]),
        .DOD(NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r1_0_63_3_5
       (.ADDRA(readPointer),
        .ADDRB(readPointer),
        .ADDRC(readPointer),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(data_out0[3]),
        .DOB(data_out0[4]),
        .DOC(data_out0[5]),
        .DOD(NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r1_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(data_out0[6]),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r1_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(data_out0[7]),
        .DPRA0(readPointer[0]),
        .DPRA1(readPointer[1]),
        .DPRA2(readPointer[2]),
        .DPRA3(readPointer[3]),
        .DPRA4(readPointer[4]),
        .DPRA5(readPointer[5]),
        .SPO(NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__17_n_0,line_reg_r2_0_63_0_2_i_2__17_n_0,line_reg_r2_0_63_0_2_i_3__17_n_0,line_reg_r2_0_63_0_2_i_4__17_n_0,line_reg_r2_0_63_0_2_i_5__17_n_0,line_reg_r2_0_63_0_2_i_6__17_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__17_n_0,line_reg_r2_0_63_0_2_i_2__17_n_0,line_reg_r2_0_63_0_2_i_3__17_n_0,line_reg_r2_0_63_0_2_i_4__17_n_0,line_reg_r2_0_63_0_2_i_5__17_n_0,line_reg_r2_0_63_0_2_i_6__17_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__17_n_0,line_reg_r2_0_63_0_2_i_2__17_n_0,line_reg_r2_0_63_0_2_i_3__17_n_0,line_reg_r2_0_63_0_2_i_4__17_n_0,line_reg_r2_0_63_0_2_i_5__17_n_0,line_reg_r2_0_63_0_2_i_6__17_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(data_out01_out[0]),
        .DOB(data_out01_out[1]),
        .DOC(data_out01_out[2]),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    line_reg_r2_0_63_0_2_i_1__17
       (.I0(readPointer[5]),
        .I1(readPointer[0]),
        .I2(readPointer[3]),
        .I3(readPointer[1]),
        .I4(readPointer[2]),
        .I5(readPointer[4]),
        .O(line_reg_r2_0_63_0_2_i_1__17_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r2_0_63_0_2_i_2__17
       (.I0(readPointer[4]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_2__17_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    line_reg_r2_0_63_0_2_i_3__17
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .I3(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_3__17_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r2_0_63_0_2_i_4__17
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_4__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__17
       (.I0(readPointer[0]),
        .I1(readPointer[1]),
        .O(line_reg_r2_0_63_0_2_i_5__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__17
       (.I0(readPointer[0]),
        .O(line_reg_r2_0_63_0_2_i_6__17_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__17_n_0,line_reg_r2_0_63_0_2_i_2__17_n_0,line_reg_r2_0_63_0_2_i_3__17_n_0,line_reg_r2_0_63_0_2_i_4__17_n_0,line_reg_r2_0_63_0_2_i_5__17_n_0,line_reg_r2_0_63_0_2_i_6__17_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__17_n_0,line_reg_r2_0_63_0_2_i_2__17_n_0,line_reg_r2_0_63_0_2_i_3__17_n_0,line_reg_r2_0_63_0_2_i_4__17_n_0,line_reg_r2_0_63_0_2_i_5__17_n_0,line_reg_r2_0_63_0_2_i_6__17_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__17_n_0,line_reg_r2_0_63_0_2_i_2__17_n_0,line_reg_r2_0_63_0_2_i_3__17_n_0,line_reg_r2_0_63_0_2_i_4__17_n_0,line_reg_r2_0_63_0_2_i_5__17_n_0,line_reg_r2_0_63_0_2_i_6__17_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(data_out01_out[3]),
        .DOB(data_out01_out[4]),
        .DOC(data_out01_out[5]),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(data_out01_out[6]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__17_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__17_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__17_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__17_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__17_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__17_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r2_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(data_out01_out[7]),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__17_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__17_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__17_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__17_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__17_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__17_n_0),
        .SPO(NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r3_0_63_0_2
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__9_n_0,line_reg_r3_0_63_0_2_i_2__13_n_0,line_reg_r3_0_63_0_2_i_3__13_n_0,line_reg_r3_0_63_0_2_i_4__11_n_0,line_reg_r3_0_63_0_2_i_5__11_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__9_n_0,line_reg_r3_0_63_0_2_i_2__13_n_0,line_reg_r3_0_63_0_2_i_3__13_n_0,line_reg_r3_0_63_0_2_i_4__11_n_0,line_reg_r3_0_63_0_2_i_5__11_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__9_n_0,line_reg_r3_0_63_0_2_i_2__13_n_0,line_reg_r3_0_63_0_2_i_3__13_n_0,line_reg_r3_0_63_0_2_i_4__11_n_0,line_reg_r3_0_63_0_2_i_5__11_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[0]),
        .DIB(data_out[1]),
        .DIC(data_out[2]),
        .DID(1'b0),
        .DOA(data_out03_out[0]),
        .DOB(data_out03_out[1]),
        .DOC(data_out03_out[2]),
        .DOD(NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    line_reg_r3_0_63_0_2_i_1__9
       (.I0(readPointer[5]),
        .I1(readPointer[2]),
        .I2(readPointer[1]),
        .I3(readPointer[3]),
        .I4(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r3_0_63_0_2_i_2__13
       (.I0(readPointer[2]),
        .I1(readPointer[1]),
        .I2(readPointer[3]),
        .I3(readPointer[4]),
        .O(line_reg_r3_0_63_0_2_i_2__13_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    line_reg_r3_0_63_0_2_i_3__13
       (.I0(readPointer[3]),
        .I1(readPointer[1]),
        .I2(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r3_0_63_0_2_i_4__11
       (.I0(readPointer[1]),
        .I1(readPointer[2]),
        .O(line_reg_r3_0_63_0_2_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r3_0_63_0_2_i_5__11
       (.I0(readPointer[1]),
        .O(line_reg_r3_0_63_0_2_i_5__11_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB3/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r3_0_63_3_5
       (.ADDRA({line_reg_r3_0_63_0_2_i_1__9_n_0,line_reg_r3_0_63_0_2_i_2__13_n_0,line_reg_r3_0_63_0_2_i_3__13_n_0,line_reg_r3_0_63_0_2_i_4__11_n_0,line_reg_r3_0_63_0_2_i_5__11_n_0,readPointer[0]}),
        .ADDRB({line_reg_r3_0_63_0_2_i_1__9_n_0,line_reg_r3_0_63_0_2_i_2__13_n_0,line_reg_r3_0_63_0_2_i_3__13_n_0,line_reg_r3_0_63_0_2_i_4__11_n_0,line_reg_r3_0_63_0_2_i_5__11_n_0,readPointer[0]}),
        .ADDRC({line_reg_r3_0_63_0_2_i_1__9_n_0,line_reg_r3_0_63_0_2_i_2__13_n_0,line_reg_r3_0_63_0_2_i_3__13_n_0,line_reg_r3_0_63_0_2_i_4__11_n_0,line_reg_r3_0_63_0_2_i_5__11_n_0,readPointer[0]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(data_out[3]),
        .DIB(data_out[4]),
        .DIC(data_out[5]),
        .DID(1'b0),
        .DOA(data_out03_out[3]),
        .DOB(data_out03_out[4]),
        .DOC(data_out03_out[5]),
        .DOD(NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r3_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[6]),
        .DPO(data_out03_out[6]),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__11_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__11_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__13_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__13_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__9_n_0),
        .SPO(NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D line_reg_r3_0_63_7_7
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(data_out[7]),
        .DPO(data_out03_out[7]),
        .DPRA0(readPointer[0]),
        .DPRA1(line_reg_r3_0_63_0_2_i_5__11_n_0),
        .DPRA2(line_reg_r3_0_63_0_2_i_4__11_n_0),
        .DPRA3(line_reg_r3_0_63_0_2_i_3__13_n_0),
        .DPRA4(line_reg_r3_0_63_0_2_i_2__13_n_0),
        .DPRA5(line_reg_r3_0_63_0_2_i_1__9_n_0),
        .SPO(NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \readPointer[5]_i_1__14 
       (.I0(\readPointer_reg[0]_0 ),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffRdData));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_6__17_n_0),
        .Q(readPointer[0]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_5__17_n_0),
        .Q(readPointer[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_4__17_n_0),
        .Q(readPointer[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_3__17_n_0),
        .Q(readPointer[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_2__17_n_0),
        .Q(readPointer[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(lineBuffRdData),
        .D(line_reg_r2_0_63_0_2_i_1__17_n_0),
        .Q(readPointer[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_7
   (rd_line_buffer_reg,
    rd_line_buffer_reg_0,
    rd_line_buffer_reg_1,
    \currentRdLineBuffer_reg[1] ,
    E,
    mag_to_nms_valid,
    \data_out_reg[0] ,
    data_out01_out,
    currentRdLineBuffer,
    \data_out_reg[7]_i_6 ,
    \data_out_reg[7]_i_6_0 ,
    \data_out[7]_i_16 ,
    \data_out[7]_i_16_0 ,
    \data_out[7]_i_16_1 ,
    \data_out[7]_i_16_2 ,
    \data_out[7]_i_5_0 ,
    \data_out[7]_i_5_1 ,
    \data_out[7]_i_5_2 ,
    \data_out[7]_i_5_3 ,
    \data_out[7]_i_5_4 ,
    \data_out[7]_i_5_5 ,
    \data_out_reg[7] ,
    \data_out_reg[7]_0 ,
    axi_reset_n,
    axi_clk,
    data_from_sobel_valid,
    dir_from_sobel);
  output rd_line_buffer_reg;
  output [0:0]rd_line_buffer_reg_0;
  output rd_line_buffer_reg_1;
  output [2:0]\currentRdLineBuffer_reg[1] ;
  input [0:0]E;
  input mag_to_nms_valid;
  input \data_out_reg[0] ;
  input [6:0]data_out01_out;
  input [1:0]currentRdLineBuffer;
  input \data_out_reg[7]_i_6 ;
  input \data_out_reg[7]_i_6_0 ;
  input \data_out[7]_i_16 ;
  input \data_out[7]_i_16_0 ;
  input \data_out[7]_i_16_1 ;
  input \data_out[7]_i_16_2 ;
  input \data_out[7]_i_5_0 ;
  input \data_out[7]_i_5_1 ;
  input \data_out[7]_i_5_2 ;
  input \data_out[7]_i_5_3 ;
  input \data_out[7]_i_5_4 ;
  input \data_out[7]_i_5_5 ;
  input \data_out_reg[7] ;
  input \data_out_reg[7]_0 ;
  input axi_reset_n;
  input axi_clk;
  input data_from_sobel_valid;
  input [1:0]dir_from_sobel;

  wire [0:0]E;
  wire axi_clk;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [2:0]\currentRdLineBuffer_reg[1] ;
  wire data_from_sobel_valid;
  wire [6:0]data_out01_out;
  wire \data_out[7]_i_16 ;
  wire \data_out[7]_i_16_0 ;
  wire \data_out[7]_i_16_1 ;
  wire \data_out[7]_i_16_2 ;
  wire \data_out[7]_i_19_n_0 ;
  wire \data_out[7]_i_20_n_0 ;
  wire \data_out[7]_i_35_n_0 ;
  wire \data_out[7]_i_36_n_0 ;
  wire \data_out[7]_i_37_n_0 ;
  wire \data_out[7]_i_38_n_0 ;
  wire \data_out[7]_i_39_n_0 ;
  wire \data_out[7]_i_40_n_0 ;
  wire \data_out[7]_i_41_n_0 ;
  wire \data_out[7]_i_42_n_0 ;
  wire \data_out[7]_i_43_n_0 ;
  wire \data_out[7]_i_44_n_0 ;
  wire \data_out[7]_i_45_n_0 ;
  wire \data_out[7]_i_46_n_0 ;
  wire \data_out[7]_i_5_0 ;
  wire \data_out[7]_i_5_1 ;
  wire \data_out[7]_i_5_2 ;
  wire \data_out[7]_i_5_3 ;
  wire \data_out[7]_i_5_4 ;
  wire \data_out[7]_i_5_5 ;
  wire \data_out[7]_i_5_n_0 ;
  wire \data_out_reg[0] ;
  wire \data_out_reg[7] ;
  wire \data_out_reg[7]_0 ;
  wire \data_out_reg[7]_i_21_n_0 ;
  wire \data_out_reg[7]_i_22_n_0 ;
  wire \data_out_reg[7]_i_23_n_0 ;
  wire \data_out_reg[7]_i_24_n_0 ;
  wire \data_out_reg[7]_i_25_n_0 ;
  wire \data_out_reg[7]_i_26_n_0 ;
  wire \data_out_reg[7]_i_6 ;
  wire \data_out_reg[7]_i_6_0 ;
  wire \data_out_reg[7]_i_8_n_0 ;
  wire [1:0]dir_from_sobel;
  wire [38:35]dir_to_nms;
  wire line_reg_r2_0_63_0_2_i_1__11_n_0;
  wire line_reg_r2_0_63_0_2_i_2__11_n_0;
  wire line_reg_r2_0_63_0_2_i_3__11_n_0;
  wire line_reg_r2_0_63_0_2_i_4__11_n_0;
  wire line_reg_r2_0_63_0_2_i_5__11_n_0;
  wire line_reg_r2_0_63_0_2_i_6__11_n_0;
  wire line_reg_r2_0_63_0_2_i_7_n_0;
  wire line_reg_r2_0_63_0_2_n_0;
  wire line_reg_r2_0_63_0_2_n_1;
  wire line_reg_r2_0_63_0_2_n_2;
  wire line_reg_r2_0_63_3_5_n_0;
  wire line_reg_r2_0_63_3_5_n_1;
  wire line_reg_r2_0_63_3_5_n_2;
  wire line_reg_r2_0_63_6_6_n_0;
  wire line_reg_r2_128_191_0_2_i_1_n_0;
  wire line_reg_r2_128_191_0_2_n_0;
  wire line_reg_r2_128_191_0_2_n_1;
  wire line_reg_r2_128_191_0_2_n_2;
  wire line_reg_r2_128_191_3_5_n_0;
  wire line_reg_r2_128_191_3_5_n_1;
  wire line_reg_r2_128_191_3_5_n_2;
  wire line_reg_r2_128_191_6_6_n_0;
  wire line_reg_r2_192_255_0_2_i_1_n_0;
  wire line_reg_r2_192_255_0_2_n_0;
  wire line_reg_r2_192_255_0_2_n_1;
  wire line_reg_r2_192_255_0_2_n_2;
  wire line_reg_r2_192_255_3_5_n_0;
  wire line_reg_r2_192_255_3_5_n_1;
  wire line_reg_r2_192_255_3_5_n_2;
  wire line_reg_r2_192_255_6_6_n_0;
  wire line_reg_r2_256_319_0_2_i_1_n_0;
  wire line_reg_r2_256_319_0_2_n_0;
  wire line_reg_r2_256_319_0_2_n_1;
  wire line_reg_r2_256_319_0_2_n_2;
  wire line_reg_r2_256_319_3_5_n_0;
  wire line_reg_r2_256_319_3_5_n_1;
  wire line_reg_r2_256_319_3_5_n_2;
  wire line_reg_r2_256_319_6_6_n_0;
  wire line_reg_r2_320_383_0_2_i_1_n_0;
  wire line_reg_r2_320_383_0_2_n_0;
  wire line_reg_r2_320_383_0_2_n_1;
  wire line_reg_r2_320_383_0_2_n_2;
  wire line_reg_r2_320_383_3_5_n_0;
  wire line_reg_r2_320_383_3_5_n_1;
  wire line_reg_r2_320_383_3_5_n_2;
  wire line_reg_r2_320_383_6_6_n_0;
  wire line_reg_r2_384_447_0_2_i_1_n_0;
  wire line_reg_r2_384_447_0_2_n_0;
  wire line_reg_r2_384_447_0_2_n_1;
  wire line_reg_r2_384_447_0_2_n_2;
  wire line_reg_r2_384_447_3_5_n_0;
  wire line_reg_r2_384_447_3_5_n_1;
  wire line_reg_r2_384_447_3_5_n_2;
  wire line_reg_r2_384_447_6_6_n_0;
  wire line_reg_r2_448_511_0_2_i_1_n_0;
  wire line_reg_r2_448_511_0_2_n_0;
  wire line_reg_r2_448_511_0_2_n_1;
  wire line_reg_r2_448_511_0_2_n_2;
  wire line_reg_r2_448_511_3_5_n_0;
  wire line_reg_r2_448_511_3_5_n_1;
  wire line_reg_r2_448_511_3_5_n_2;
  wire line_reg_r2_448_511_6_6_n_0;
  wire line_reg_r2_64_127_0_2_i_1_n_0;
  wire line_reg_r2_64_127_0_2_n_0;
  wire line_reg_r2_64_127_0_2_n_1;
  wire line_reg_r2_64_127_0_2_n_2;
  wire line_reg_r2_64_127_3_5_n_0;
  wire line_reg_r2_64_127_3_5_n_1;
  wire line_reg_r2_64_127_3_5_n_2;
  wire line_reg_r2_64_127_6_6_n_0;
  wire mag_to_nms_valid;
  wire [8:0]p_0_in__4;
  wire rd_line_buffer_reg;
  wire [0:0]rd_line_buffer_reg_0;
  wire rd_line_buffer_reg_1;
  wire \readPointer[6]_i_1__2_n_0 ;
  wire \readPointer[7]_i_1__2_n_0 ;
  wire \readPointer[8]_i_1__2_n_0 ;
  wire \readPointer[8]_i_2__0_n_0 ;
  wire \readPointer[8]_i_3_n_0 ;
  wire [8:1]readPointer_reg;
  wire \readPointer_reg_n_0_[0] ;
  wire \writePointer[8]_i_2__2_n_0 ;
  wire \writePointer_reg_n_0_[0] ;
  wire \writePointer_reg_n_0_[1] ;
  wire \writePointer_reg_n_0_[2] ;
  wire \writePointer_reg_n_0_[3] ;
  wire \writePointer_reg_n_0_[4] ;
  wire \writePointer_reg_n_0_[5] ;
  wire \writePointer_reg_n_0_[6] ;
  wire \writePointer_reg_n_0_[7] ;
  wire \writePointer_reg_n_0_[8] ;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \data_out[7]_i_10 
       (.I0(\data_out_reg[7]_i_22_n_0 ),
        .I1(data_out01_out[1]),
        .I2(currentRdLineBuffer[1]),
        .I3(currentRdLineBuffer[0]),
        .I4(\data_out[7]_i_16 ),
        .I5(\data_out[7]_i_16_0 ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \data_out[7]_i_11 
       (.I0(\data_out_reg[7]_i_23_n_0 ),
        .I1(data_out01_out[2]),
        .I2(currentRdLineBuffer[1]),
        .I3(currentRdLineBuffer[0]),
        .I4(\data_out[7]_i_16_1 ),
        .I5(\data_out[7]_i_16_2 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \data_out[7]_i_12 
       (.I0(\data_out_reg[7]_i_24_n_0 ),
        .I1(data_out01_out[0]),
        .I2(currentRdLineBuffer[1]),
        .I3(currentRdLineBuffer[0]),
        .I4(\data_out_reg[7]_i_6 ),
        .I5(\data_out_reg[7]_i_6_0 ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \data_out[7]_i_13 
       (.I0(\data_out_reg[7]_i_25_n_0 ),
        .I1(data_out01_out[3]),
        .I2(currentRdLineBuffer[1]),
        .I3(currentRdLineBuffer[0]),
        .I4(\data_out[7]_i_5_0 ),
        .I5(\data_out[7]_i_5_1 ),
        .O(dir_to_nms[35]));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \data_out[7]_i_14 
       (.I0(\data_out_reg[7]_i_26_n_0 ),
        .I1(data_out01_out[5]),
        .I2(currentRdLineBuffer[1]),
        .I3(currentRdLineBuffer[0]),
        .I4(\data_out[7]_i_5_4 ),
        .I5(\data_out[7]_i_5_5 ),
        .O(dir_to_nms[37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_19 
       (.I0(line_reg_r2_192_255_6_6_n_0),
        .I1(line_reg_r2_128_191_6_6_n_0),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_64_127_6_6_n_0),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_0_63_6_6_n_0),
        .O(\data_out[7]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \data_out[7]_i_1__1 
       (.I0(E),
        .I1(dir_to_nms[38]),
        .I2(\data_out[7]_i_5_n_0 ),
        .I3(mag_to_nms_valid),
        .I4(\data_out_reg[0] ),
        .O(rd_line_buffer_reg));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \data_out[7]_i_2 
       (.I0(mag_to_nms_valid),
        .I1(\data_out[7]_i_5_n_0 ),
        .I2(dir_to_nms[38]),
        .I3(E),
        .O(rd_line_buffer_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_20 
       (.I0(line_reg_r2_448_511_6_6_n_0),
        .I1(line_reg_r2_384_447_6_6_n_0),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_320_383_6_6_n_0),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_256_319_6_6_n_0),
        .O(\data_out[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_35 
       (.I0(line_reg_r2_192_255_3_5_n_1),
        .I1(line_reg_r2_128_191_3_5_n_1),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_1),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_1),
        .O(\data_out[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_36 
       (.I0(line_reg_r2_448_511_3_5_n_1),
        .I1(line_reg_r2_384_447_3_5_n_1),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_1),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_1),
        .O(\data_out[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_37 
       (.I0(line_reg_r2_192_255_0_2_n_1),
        .I1(line_reg_r2_128_191_0_2_n_1),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_1),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_1),
        .O(\data_out[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_38 
       (.I0(line_reg_r2_448_511_0_2_n_1),
        .I1(line_reg_r2_384_447_0_2_n_1),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_1),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_1),
        .O(\data_out[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_39 
       (.I0(line_reg_r2_192_255_0_2_n_2),
        .I1(line_reg_r2_128_191_0_2_n_2),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_2),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_2),
        .O(\data_out[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \data_out[7]_i_4 
       (.I0(\data_out_reg[7]_i_8_n_0 ),
        .I1(data_out01_out[6]),
        .I2(currentRdLineBuffer[1]),
        .I3(currentRdLineBuffer[0]),
        .I4(\data_out_reg[7] ),
        .I5(\data_out_reg[7]_0 ),
        .O(dir_to_nms[38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_40 
       (.I0(line_reg_r2_448_511_0_2_n_2),
        .I1(line_reg_r2_384_447_0_2_n_2),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_2),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_2),
        .O(\data_out[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_41 
       (.I0(line_reg_r2_192_255_0_2_n_0),
        .I1(line_reg_r2_128_191_0_2_n_0),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_64_127_0_2_n_0),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_0_63_0_2_n_0),
        .O(\data_out[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_42 
       (.I0(line_reg_r2_448_511_0_2_n_0),
        .I1(line_reg_r2_384_447_0_2_n_0),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_320_383_0_2_n_0),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_256_319_0_2_n_0),
        .O(\data_out[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_43 
       (.I0(line_reg_r2_192_255_3_5_n_0),
        .I1(line_reg_r2_128_191_3_5_n_0),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_0),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_0),
        .O(\data_out[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_44 
       (.I0(line_reg_r2_448_511_3_5_n_0),
        .I1(line_reg_r2_384_447_3_5_n_0),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_0),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_0),
        .O(\data_out[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_45 
       (.I0(line_reg_r2_192_255_3_5_n_2),
        .I1(line_reg_r2_128_191_3_5_n_2),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_64_127_3_5_n_2),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_0_63_3_5_n_2),
        .O(\data_out[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_46 
       (.I0(line_reg_r2_448_511_3_5_n_2),
        .I1(line_reg_r2_384_447_3_5_n_2),
        .I2(\readPointer[7]_i_1__2_n_0 ),
        .I3(line_reg_r2_320_383_3_5_n_2),
        .I4(\readPointer[6]_i_1__2_n_0 ),
        .I5(line_reg_r2_256_319_3_5_n_2),
        .O(\data_out[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000514)) 
    \data_out[7]_i_5 
       (.I0(dir_to_nms[36]),
        .I1(\currentRdLineBuffer_reg[1] [1]),
        .I2(\currentRdLineBuffer_reg[1] [2]),
        .I3(\currentRdLineBuffer_reg[1] [0]),
        .I4(dir_to_nms[35]),
        .I5(dir_to_nms[37]),
        .O(\data_out[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \data_out[7]_i_9 
       (.I0(\data_out_reg[7]_i_21_n_0 ),
        .I1(data_out01_out[4]),
        .I2(currentRdLineBuffer[1]),
        .I3(currentRdLineBuffer[0]),
        .I4(\data_out[7]_i_5_2 ),
        .I5(\data_out[7]_i_5_3 ),
        .O(dir_to_nms[36]));
  MUXF7 \data_out_reg[7]_i_21 
       (.I0(\data_out[7]_i_35_n_0 ),
        .I1(\data_out[7]_i_36_n_0 ),
        .O(\data_out_reg[7]_i_21_n_0 ),
        .S(\readPointer[8]_i_2__0_n_0 ));
  MUXF7 \data_out_reg[7]_i_22 
       (.I0(\data_out[7]_i_37_n_0 ),
        .I1(\data_out[7]_i_38_n_0 ),
        .O(\data_out_reg[7]_i_22_n_0 ),
        .S(\readPointer[8]_i_2__0_n_0 ));
  MUXF7 \data_out_reg[7]_i_23 
       (.I0(\data_out[7]_i_39_n_0 ),
        .I1(\data_out[7]_i_40_n_0 ),
        .O(\data_out_reg[7]_i_23_n_0 ),
        .S(\readPointer[8]_i_2__0_n_0 ));
  MUXF7 \data_out_reg[7]_i_24 
       (.I0(\data_out[7]_i_41_n_0 ),
        .I1(\data_out[7]_i_42_n_0 ),
        .O(\data_out_reg[7]_i_24_n_0 ),
        .S(\readPointer[8]_i_2__0_n_0 ));
  MUXF7 \data_out_reg[7]_i_25 
       (.I0(\data_out[7]_i_43_n_0 ),
        .I1(\data_out[7]_i_44_n_0 ),
        .O(\data_out_reg[7]_i_25_n_0 ),
        .S(\readPointer[8]_i_2__0_n_0 ));
  MUXF7 \data_out_reg[7]_i_26 
       (.I0(\data_out[7]_i_45_n_0 ),
        .I1(\data_out[7]_i_46_n_0 ),
        .O(\data_out_reg[7]_i_26_n_0 ),
        .S(\readPointer[8]_i_2__0_n_0 ));
  MUXF7 \data_out_reg[7]_i_8 
       (.I0(\data_out[7]_i_19_n_0 ),
        .I1(\data_out[7]_i_20_n_0 ),
        .O(\data_out_reg[7]_i_8_n_0 ),
        .S(\readPointer[8]_i_2__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_0_2_n_0),
        .DOB(line_reg_r2_0_63_0_2_n_1),
        .DOC(line_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_0_63_0_2_i_1__11_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_reg_r2_0_63_0_2_i_1__11
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r2_0_63_0_2_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_2__11
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .I5(readPointer_reg[5]),
        .O(line_reg_r2_0_63_0_2_i_2__11_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_3__11
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .O(line_reg_r2_0_63_0_2_i_3__11_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_4__11
       (.I0(readPointer_reg[2]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(line_reg_r2_0_63_0_2_i_4__11_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_5__11
       (.I0(readPointer_reg[1]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[2]),
        .O(line_reg_r2_0_63_0_2_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_6__11
       (.I0(\readPointer_reg_n_0_[0] ),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_6__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_7
       (.I0(\readPointer_reg_n_0_[0] ),
        .O(line_reg_r2_0_63_0_2_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_0_63_3_5_n_0),
        .DOB(line_reg_r2_0_63_3_5_n_1),
        .DOC(line_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_0_63_0_2_i_1__11_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_0_63_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_0_63_0_2_i_1__11_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_128_191_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_0_2_n_0),
        .DOB(line_reg_r2_128_191_0_2_n_1),
        .DOC(line_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r2_128_191_0_2_i_1
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(data_from_sobel_valid),
        .I4(axi_reset_n),
        .O(line_reg_r2_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_128_191_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_128_191_3_5_n_0),
        .DOB(line_reg_r2_128_191_3_5_n_1),
        .DOC(line_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_128_191_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_128_191_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_192_255_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_0_2_n_0),
        .DOB(line_reg_r2_192_255_0_2_n_1),
        .DOC(line_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r2_192_255_0_2_i_1
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r2_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_192_255_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_192_255_3_5_n_0),
        .DOB(line_reg_r2_192_255_3_5_n_1),
        .DOC(line_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_192_255_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_192_255_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_256_319_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_0_2_n_0),
        .DOB(line_reg_r2_256_319_0_2_n_1),
        .DOC(line_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r2_256_319_0_2_i_1
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer_reg_n_0_[7] ),
        .I2(\writePointer_reg_n_0_[8] ),
        .I3(data_from_sobel_valid),
        .I4(axi_reset_n),
        .O(line_reg_r2_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_256_319_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_256_319_3_5_n_0),
        .DOB(line_reg_r2_256_319_3_5_n_1),
        .DOC(line_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_256_319_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_256_319_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_320_383_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_0_2_n_0),
        .DOB(line_reg_r2_320_383_0_2_n_1),
        .DOC(line_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r2_320_383_0_2_i_1
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[7] ),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r2_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_320_383_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_320_383_3_5_n_0),
        .DOB(line_reg_r2_320_383_3_5_n_1),
        .DOC(line_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_320_383_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_320_383_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_384_447_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_0_2_n_0),
        .DOB(line_reg_r2_384_447_0_2_n_1),
        .DOC(line_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    line_reg_r2_384_447_0_2_i_1
       (.I0(data_from_sobel_valid),
        .I1(axi_reset_n),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(\writePointer_reg_n_0_[7] ),
        .I4(\writePointer_reg_n_0_[8] ),
        .O(line_reg_r2_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_384_447_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_384_447_3_5_n_0),
        .DOB(line_reg_r2_384_447_3_5_n_1),
        .DOC(line_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_384_447_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_384_447_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_448_511_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_0_2_n_0),
        .DOB(line_reg_r2_448_511_0_2_n_1),
        .DOC(line_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    line_reg_r2_448_511_0_2_i_1
       (.I0(\writePointer_reg_n_0_[8] ),
        .I1(data_from_sobel_valid),
        .I2(axi_reset_n),
        .I3(\writePointer_reg_n_0_[6] ),
        .I4(\writePointer_reg_n_0_[7] ),
        .O(line_reg_r2_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_448_511_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_448_511_3_5_n_0),
        .DOB(line_reg_r2_448_511_3_5_n_1),
        .DOC(line_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_448_511_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_448_511_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_64_127_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_0_2_n_0),
        .DOB(line_reg_r2_64_127_0_2_n_1),
        .DOC(line_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    line_reg_r2_64_127_0_2_i_1
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer_reg_n_0_[8] ),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(data_from_sobel_valid),
        .I4(axi_reset_n),
        .O(line_reg_r2_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB0/line" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_64_127_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_2__11_n_0,line_reg_r2_0_63_0_2_i_3__11_n_0,line_reg_r2_0_63_0_2_i_4__11_n_0,line_reg_r2_0_63_0_2_i_5__11_n_0,line_reg_r2_0_63_0_2_i_6__11_n_0,line_reg_r2_0_63_0_2_i_7_n_0}),
        .ADDRD({\writePointer_reg_n_0_[5] ,\writePointer_reg_n_0_[4] ,\writePointer_reg_n_0_[3] ,\writePointer_reg_n_0_[2] ,\writePointer_reg_n_0_[1] ,\writePointer_reg_n_0_[0] }),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_reg_r2_64_127_3_5_n_0),
        .DOB(line_reg_r2_64_127_3_5_n_1),
        .DOC(line_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_64_127_6_6
       (.A0(\writePointer_reg_n_0_[0] ),
        .A1(\writePointer_reg_n_0_[1] ),
        .A2(\writePointer_reg_n_0_[2] ),
        .A3(\writePointer_reg_n_0_[3] ),
        .A4(\writePointer_reg_n_0_[4] ),
        .A5(\writePointer_reg_n_0_[5] ),
        .D(1'b0),
        .DPO(line_reg_r2_64_127_6_6_n_0),
        .DPRA0(line_reg_r2_0_63_0_2_i_7_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .SPO(NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(line_reg_r2_64_127_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \readPointer[6]_i_1__2 
       (.I0(\readPointer[8]_i_3_n_0 ),
        .I1(readPointer_reg[6]),
        .O(\readPointer[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \readPointer[7]_i_1__2 
       (.I0(readPointer_reg[6]),
        .I1(\readPointer[8]_i_3_n_0 ),
        .I2(readPointer_reg[7]),
        .O(\readPointer[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \readPointer[8]_i_1__2 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer[1]),
        .I2(E),
        .O(\readPointer[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \readPointer[8]_i_2__0 
       (.I0(readPointer_reg[7]),
        .I1(\readPointer[8]_i_3_n_0 ),
        .I2(readPointer_reg[6]),
        .I3(readPointer_reg[8]),
        .O(\readPointer[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \readPointer[8]_i_3 
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .I5(readPointer_reg[5]),
        .O(\readPointer[8]_i_3_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_7_n_0),
        .Q(\readPointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_6__11_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_5__11_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_4__11_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_3__11_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_2__11_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[6] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(\readPointer[6]_i_1__2_n_0 ),
        .Q(readPointer_reg[6]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[7] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(\readPointer[7]_i_1__2_n_0 ),
        .Q(readPointer_reg[7]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[8] 
       (.C(axi_clk),
        .CE(\readPointer[8]_i_1__2_n_0 ),
        .D(\readPointer[8]_i_2__0_n_0 ),
        .Q(readPointer_reg[8]),
        .R(axi_reset_n));
  LUT1 #(
    .INIT(2'h1)) 
    \writePointer[0]_i_1__2 
       (.I0(\writePointer_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \writePointer[1]_i_1__2 
       (.I0(\writePointer_reg_n_0_[0] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \writePointer[2]_i_1__2 
       (.I0(\writePointer_reg_n_0_[1] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[2] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \writePointer[3]_i_1__2 
       (.I0(\writePointer_reg_n_0_[2] ),
        .I1(\writePointer_reg_n_0_[0] ),
        .I2(\writePointer_reg_n_0_[1] ),
        .I3(\writePointer_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \writePointer[4]_i_1__2 
       (.I0(\writePointer_reg_n_0_[3] ),
        .I1(\writePointer_reg_n_0_[1] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[2] ),
        .I4(\writePointer_reg_n_0_[4] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \writePointer[5]_i_1__2 
       (.I0(\writePointer_reg_n_0_[4] ),
        .I1(\writePointer_reg_n_0_[2] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[1] ),
        .I4(\writePointer_reg_n_0_[3] ),
        .I5(\writePointer_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \writePointer[6]_i_1__2 
       (.I0(\writePointer[8]_i_2__2_n_0 ),
        .I1(\writePointer_reg_n_0_[6] ),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \writePointer[7]_i_1__2 
       (.I0(\writePointer_reg_n_0_[6] ),
        .I1(\writePointer[8]_i_2__2_n_0 ),
        .I2(\writePointer_reg_n_0_[7] ),
        .O(p_0_in__4[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \writePointer[8]_i_1__2 
       (.I0(\writePointer_reg_n_0_[7] ),
        .I1(\writePointer[8]_i_2__2_n_0 ),
        .I2(\writePointer_reg_n_0_[6] ),
        .I3(\writePointer_reg_n_0_[8] ),
        .O(p_0_in__4[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \writePointer[8]_i_1__3 
       (.I0(E),
        .I1(mag_to_nms_valid),
        .O(rd_line_buffer_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \writePointer[8]_i_2__2 
       (.I0(\writePointer_reg_n_0_[4] ),
        .I1(\writePointer_reg_n_0_[2] ),
        .I2(\writePointer_reg_n_0_[0] ),
        .I3(\writePointer_reg_n_0_[1] ),
        .I4(\writePointer_reg_n_0_[3] ),
        .I5(\writePointer_reg_n_0_[5] ),
        .O(\writePointer[8]_i_2__2_n_0 ));
  FDRE \writePointer_reg[0] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[0]),
        .Q(\writePointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[1] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[1]),
        .Q(\writePointer_reg_n_0_[1] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[2] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[2]),
        .Q(\writePointer_reg_n_0_[2] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[3] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[3]),
        .Q(\writePointer_reg_n_0_[3] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[4] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[4]),
        .Q(\writePointer_reg_n_0_[4] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[5] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[5]),
        .Q(\writePointer_reg_n_0_[5] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[6] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[6]),
        .Q(\writePointer_reg_n_0_[6] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[7] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[7]),
        .Q(\writePointer_reg_n_0_[7] ),
        .R(axi_reset_n));
  FDRE \writePointer_reg[8] 
       (.C(axi_clk),
        .CE(data_from_sobel_valid),
        .D(p_0_in__4[8]),
        .Q(\writePointer_reg_n_0_[8] ),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_8
   (axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    currentRdLineBuffer,
    E,
    axi_clk,
    dir_from_sobel,
    axi_reset_n);
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  input [1:0]currentRdLineBuffer;
  input [0:0]E;
  input axi_clk;
  input [1:0]dir_from_sobel;
  input axi_reset_n;

  wire [0:0]E;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_2;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [1:0]dir_from_sobel;
  wire line_reg_r2_0_63_0_2_i_1__14_n_0;
  wire line_reg_r2_0_63_0_2_i_2__14_n_0;
  wire line_reg_r2_0_63_0_2_i_3__14_n_0;
  wire line_reg_r2_0_63_0_2_i_4__14_n_0;
  wire line_reg_r2_0_63_0_2_i_5__14_n_0;
  wire line_reg_r2_0_63_0_2_i_6__14_n_0;
  wire \readPointer[5]_i_1__11_n_0 ;
  wire [5:1]readPointer_reg;
  wire \readPointer_reg_n_0_[0] ;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__14_n_0,line_reg_r2_0_63_0_2_i_2__14_n_0,line_reg_r2_0_63_0_2_i_3__14_n_0,line_reg_r2_0_63_0_2_i_4__14_n_0,line_reg_r2_0_63_0_2_i_5__14_n_0,line_reg_r2_0_63_0_2_i_6__14_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__14_n_0,line_reg_r2_0_63_0_2_i_2__14_n_0,line_reg_r2_0_63_0_2_i_3__14_n_0,line_reg_r2_0_63_0_2_i_4__14_n_0,line_reg_r2_0_63_0_2_i_5__14_n_0,line_reg_r2_0_63_0_2_i_6__14_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__14_n_0,line_reg_r2_0_63_0_2_i_2__14_n_0,line_reg_r2_0_63_0_2_i_3__14_n_0,line_reg_r2_0_63_0_2_i_4__14_n_0,line_reg_r2_0_63_0_2_i_5__14_n_0,line_reg_r2_0_63_0_2_i_6__14_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__14
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .I5(readPointer_reg[5]),
        .O(line_reg_r2_0_63_0_2_i_1__14_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__14
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .O(line_reg_r2_0_63_0_2_i_2__14_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__14
       (.I0(readPointer_reg[2]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(line_reg_r2_0_63_0_2_i_3__14_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__14
       (.I0(readPointer_reg[1]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[2]),
        .O(line_reg_r2_0_63_0_2_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__14
       (.I0(\readPointer_reg_n_0_[0] ),
        .I1(readPointer_reg[1]),
        .O(line_reg_r2_0_63_0_2_i_5__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__14
       (.I0(\readPointer_reg_n_0_[0] ),
        .O(line_reg_r2_0_63_0_2_i_6__14_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB1/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA({line_reg_r2_0_63_0_2_i_1__14_n_0,line_reg_r2_0_63_0_2_i_2__14_n_0,line_reg_r2_0_63_0_2_i_3__14_n_0,line_reg_r2_0_63_0_2_i_4__14_n_0,line_reg_r2_0_63_0_2_i_5__14_n_0,line_reg_r2_0_63_0_2_i_6__14_n_0}),
        .ADDRB({line_reg_r2_0_63_0_2_i_1__14_n_0,line_reg_r2_0_63_0_2_i_2__14_n_0,line_reg_r2_0_63_0_2_i_3__14_n_0,line_reg_r2_0_63_0_2_i_4__14_n_0,line_reg_r2_0_63_0_2_i_5__14_n_0,line_reg_r2_0_63_0_2_i_6__14_n_0}),
        .ADDRC({line_reg_r2_0_63_0_2_i_1__14_n_0,line_reg_r2_0_63_0_2_i_2__14_n_0,line_reg_r2_0_63_0_2_i_3__14_n_0,line_reg_r2_0_63_0_2_i_4__14_n_0,line_reg_r2_0_63_0_2_i_5__14_n_0,line_reg_r2_0_63_0_2_i_6__14_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_5),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(1'b0),
        .DPO(axi_clk_6),
        .DPRA0(line_reg_r2_0_63_0_2_i_6__14_n_0),
        .DPRA1(line_reg_r2_0_63_0_2_i_5__14_n_0),
        .DPRA2(line_reg_r2_0_63_0_2_i_4__14_n_0),
        .DPRA3(line_reg_r2_0_63_0_2_i_3__14_n_0),
        .DPRA4(line_reg_r2_0_63_0_2_i_2__14_n_0),
        .DPRA5(line_reg_r2_0_63_0_2_i_1__14_n_0),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \readPointer[5]_i_1__11 
       (.I0(currentRdLineBuffer[1]),
        .I1(currentRdLineBuffer[0]),
        .I2(E),
        .O(\readPointer[5]_i_1__11_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__11_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_6__14_n_0),
        .Q(\readPointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__11_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_5__14_n_0),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__11_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_4__14_n_0),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__11_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_3__14_n_0),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__11_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_2__14_n_0),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__11_n_0 ),
        .D(line_reg_r2_0_63_0_2_i_1__14_n_0),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

(* ORIG_REF_NAME = "lineBuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_9
   (axi_clk_0,
    axi_clk_1,
    axi_clk_2,
    axi_clk_3,
    axi_clk_4,
    axi_clk_5,
    axi_clk_6,
    currentRdLineBuffer,
    E,
    axi_clk,
    dir_from_sobel,
    axi_reset_n);
  output axi_clk_0;
  output axi_clk_1;
  output axi_clk_2;
  output axi_clk_3;
  output axi_clk_4;
  output axi_clk_5;
  output axi_clk_6;
  input [1:0]currentRdLineBuffer;
  input [0:0]E;
  input axi_clk;
  input [1:0]dir_from_sobel;
  input axi_reset_n;

  wire [0:0]E;
  wire axi_clk;
  wire axi_clk_0;
  wire axi_clk_1;
  wire axi_clk_2;
  wire axi_clk_3;
  wire axi_clk_4;
  wire axi_clk_5;
  wire axi_clk_6;
  wire axi_reset_n;
  wire [1:0]currentRdLineBuffer;
  wire [1:0]dir_from_sobel;
  wire [5:0]p_0_in;
  wire \readPointer[5]_i_1__13_n_0 ;
  wire [5:1]readPointer_reg;
  wire \readPointer_reg_n_0_[0] ;
  wire NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_reg_r2_0_63_0_2
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(dir_from_sobel[0]),
        .DIB(dir_from_sobel[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(axi_clk_0),
        .DOB(axi_clk_1),
        .DOC(axi_clk_2),
        .DOD(NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_reg_r2_0_63_0_2_i_1__13
       (.I0(readPointer_reg[4]),
        .I1(readPointer_reg[2]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[1]),
        .I4(readPointer_reg[3]),
        .I5(readPointer_reg[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_reg_r2_0_63_0_2_i_2__13
       (.I0(readPointer_reg[3]),
        .I1(readPointer_reg[1]),
        .I2(\readPointer_reg_n_0_[0] ),
        .I3(readPointer_reg[2]),
        .I4(readPointer_reg[4]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_reg_r2_0_63_0_2_i_3__13
       (.I0(readPointer_reg[2]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[1]),
        .I3(readPointer_reg[3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h78)) 
    line_reg_r2_0_63_0_2_i_4__13
       (.I0(readPointer_reg[1]),
        .I1(\readPointer_reg_n_0_[0] ),
        .I2(readPointer_reg[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    line_reg_r2_0_63_0_2_i_5__13
       (.I0(\readPointer_reg_n_0_[0] ),
        .I1(readPointer_reg[1]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    line_reg_r2_0_63_0_2_i_6__13
       (.I0(\readPointer_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "lB2/line" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_reg_r2_0_63_3_5
       (.ADDRA(p_0_in),
        .ADDRB(p_0_in),
        .ADDRC(p_0_in),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIA(1'b0),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(axi_clk_3),
        .DOB(axi_clk_4),
        .DOC(axi_clk_5),
        .DOD(NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D line_reg_r2_0_63_6_6
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .A5(1'b0),
        .D(1'b0),
        .DPO(axi_clk_6),
        .DPRA0(p_0_in[0]),
        .DPRA1(p_0_in[1]),
        .DPRA2(p_0_in[2]),
        .DPRA3(p_0_in[3]),
        .DPRA4(p_0_in[4]),
        .DPRA5(p_0_in[5]),
        .SPO(NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(axi_clk),
        .WE(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \readPointer[5]_i_1__13 
       (.I0(currentRdLineBuffer[1]),
        .I1(currentRdLineBuffer[0]),
        .I2(E),
        .O(\readPointer[5]_i_1__13_n_0 ));
  FDRE \readPointer_reg[0] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__13_n_0 ),
        .D(p_0_in[0]),
        .Q(\readPointer_reg_n_0_[0] ),
        .R(axi_reset_n));
  FDRE \readPointer_reg[1] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__13_n_0 ),
        .D(p_0_in[1]),
        .Q(readPointer_reg[1]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[2] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__13_n_0 ),
        .D(p_0_in[2]),
        .Q(readPointer_reg[2]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[3] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__13_n_0 ),
        .D(p_0_in[3]),
        .Q(readPointer_reg[3]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[4] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__13_n_0 ),
        .D(p_0_in[4]),
        .Q(readPointer_reg[4]),
        .R(axi_reset_n));
  FDRE \readPointer_reg[5] 
       (.C(axi_clk),
        .CE(\readPointer[5]_i_1__13_n_0 ),
        .D(p_0_in[5]),
        .Q(readPointer_reg[5]),
        .R(axi_reset_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_non_max_suppr
   (rd_line_buffer_reg,
    \data_out_reg[7]_0 ,
    rd_line_buffer_reg_0,
    rd_line_buffer_reg_1,
    rd_line_buffer_reg_2,
    rd_line_buffer_reg_3,
    rd_line_buffer_reg_4,
    rd_line_buffer_reg_5,
    SS,
    dir_to_nms_valid,
    mag_to_nms_valid,
    \data_out_reg[0]_0 ,
    \data_out_reg[7]_1 ,
    \data_out_reg[7]_2 ,
    axi_clk);
  output rd_line_buffer_reg;
  output [0:0]\data_out_reg[7]_0 ;
  output rd_line_buffer_reg_0;
  output rd_line_buffer_reg_1;
  output rd_line_buffer_reg_2;
  output rd_line_buffer_reg_3;
  output rd_line_buffer_reg_4;
  output rd_line_buffer_reg_5;
  output [0:0]SS;
  input dir_to_nms_valid;
  input mag_to_nms_valid;
  input \data_out_reg[0]_0 ;
  input \data_out_reg[7]_1 ;
  input [7:0]\data_out_reg[7]_2 ;
  input axi_clk;

  wire [0:0]SS;
  wire axi_clk;
  wire [6:0]data_from_nms;
  wire \data_out[6]_i_2_n_0 ;
  wire \data_out[7]_i_3__0_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire [0:0]\data_out_reg[7]_0 ;
  wire \data_out_reg[7]_1 ;
  wire [7:0]\data_out_reg[7]_2 ;
  wire dir_to_nms_valid;
  wire mag_to_nms_valid;
  wire rd_line_buffer_reg;
  wire rd_line_buffer_reg_0;
  wire rd_line_buffer_reg_1;
  wire rd_line_buffer_reg_2;
  wire rd_line_buffer_reg_3;
  wire rd_line_buffer_reg_4;
  wire rd_line_buffer_reg_5;

  LUT6 #(
    .INIT(64'hF7FFF7F700000000)) 
    \data_out[0]_i_1__0 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[6]_i_2_n_0 ),
        .I4(data_from_nms[6]),
        .I5(data_from_nms[0]),
        .O(rd_line_buffer_reg_5));
  LUT6 #(
    .INIT(64'hF7FFF7F700000000)) 
    \data_out[1]_i_1__0 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[6]_i_2_n_0 ),
        .I4(data_from_nms[6]),
        .I5(data_from_nms[1]),
        .O(rd_line_buffer_reg_4));
  LUT6 #(
    .INIT(64'hF7FFF7F700000000)) 
    \data_out[2]_i_1__0 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[6]_i_2_n_0 ),
        .I4(data_from_nms[6]),
        .I5(data_from_nms[2]),
        .O(rd_line_buffer_reg_3));
  LUT6 #(
    .INIT(64'hF7FFF7F700000000)) 
    \data_out[3]_i_1__0 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[6]_i_2_n_0 ),
        .I4(data_from_nms[6]),
        .I5(data_from_nms[3]),
        .O(rd_line_buffer_reg_2));
  LUT6 #(
    .INIT(64'hF7FFF7F700000000)) 
    \data_out[4]_i_1__0 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[6]_i_2_n_0 ),
        .I4(data_from_nms[6]),
        .I5(data_from_nms[4]),
        .O(rd_line_buffer_reg_1));
  LUT6 #(
    .INIT(64'hF7FFF7F700000000)) 
    \data_out[5]_i_1__0 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[6]_i_2_n_0 ),
        .I4(data_from_nms[6]),
        .I5(data_from_nms[5]),
        .O(rd_line_buffer_reg_0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \data_out[6]_i_1__0 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[6]_i_2_n_0 ),
        .I4(data_from_nms[6]),
        .O(rd_line_buffer_reg));
  LUT6 #(
    .INIT(64'h00000000555557FF)) 
    \data_out[6]_i_2 
       (.I0(data_from_nms[4]),
        .I1(data_from_nms[1]),
        .I2(data_from_nms[0]),
        .I3(data_from_nms[2]),
        .I4(data_from_nms[3]),
        .I5(data_from_nms[5]),
        .O(\data_out[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \data_out[7]_i_1 
       (.I0(dir_to_nms_valid),
        .I1(mag_to_nms_valid),
        .I2(\data_out_reg[7]_0 ),
        .I3(\data_out[7]_i_3__0_n_0 ),
        .I4(data_from_nms[6]),
        .O(SS));
  LUT6 #(
    .INIT(64'hEEEAAAAAAAAAAAAA)) 
    \data_out[7]_i_3__0 
       (.I0(data_from_nms[5]),
        .I1(data_from_nms[4]),
        .I2(data_from_nms[0]),
        .I3(data_from_nms[1]),
        .I4(data_from_nms[2]),
        .I5(data_from_nms[3]),
        .O(\data_out[7]_i_3__0_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [0]),
        .Q(data_from_nms[0]),
        .R(\data_out_reg[0]_0 ));
  FDRE \data_out_reg[1] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [1]),
        .Q(data_from_nms[1]),
        .R(\data_out_reg[0]_0 ));
  FDRE \data_out_reg[2] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [2]),
        .Q(data_from_nms[2]),
        .R(\data_out_reg[0]_0 ));
  FDRE \data_out_reg[3] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [3]),
        .Q(data_from_nms[3]),
        .R(\data_out_reg[0]_0 ));
  FDRE \data_out_reg[4] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [4]),
        .Q(data_from_nms[4]),
        .R(\data_out_reg[0]_0 ));
  FDRE \data_out_reg[5] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [5]),
        .Q(data_from_nms[5]),
        .R(\data_out_reg[0]_0 ));
  FDRE \data_out_reg[6] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [6]),
        .Q(data_from_nms[6]),
        .R(\data_out_reg[0]_0 ));
  FDRE \data_out_reg[7] 
       (.C(axi_clk),
        .CE(\data_out_reg[7]_1 ),
        .D(\data_out_reg[7]_2 [7]),
        .Q(\data_out_reg[7]_0 ),
        .R(\data_out_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel
   (data_from_sobel_valid,
    dir_from_sobel,
    O,
    Gx2_reg_0,
    Gx2_reg_1,
    Gx2_reg_2,
    Gx2_reg_3,
    CO,
    Gx2_reg_4,
    \mult_y_reg[8][9]_0 ,
    \mult_y_reg[7][10]_0 ,
    \mult_y_reg[6][9]_0 ,
    \mult_x_reg[5][10]_0 ,
    convolved_data_valid_reg_0,
    convolved_data_valid_reg_1,
    convolved_data_valid_reg_2,
    Q,
    E,
    axi_clk,
    \mult_y_reg[8][0]_0 ,
    \magnitude_reg[0]_0 ,
    \magnitude_reg[7]_0 ,
    \magnitude_reg[6]_0 ,
    \magnitude_reg[3]_0 ,
    \magnitude_reg[5]_0 ,
    \magnitude_reg[4]_0 ,
    \magnitude_reg[2]_0 ,
    \magnitude_reg[1]_0 ,
    DI,
    S,
    Gy2_reg_0,
    Gx2_reg_i_44_0,
    Gx2_reg_i_5_0,
    mag_to_nms_valid,
    dir_to_nms_valid,
    D,
    \mult_y_reg[7][10]_1 ,
    \mult_y_reg[6][9]_1 ,
    \mult_x_reg[5][10]_1 ,
    \mult_x_reg[2][9]_0 );
  output data_from_sobel_valid;
  output [1:0]dir_from_sobel;
  output [3:0]O;
  output [3:0]Gx2_reg_0;
  output [3:0]Gx2_reg_1;
  output [3:0]Gx2_reg_2;
  output [3:0]Gx2_reg_3;
  output [0:0]CO;
  output [0:0]Gx2_reg_4;
  output [0:0]\mult_y_reg[8][9]_0 ;
  output [1:0]\mult_y_reg[7][10]_0 ;
  output [0:0]\mult_y_reg[6][9]_0 ;
  output [0:0]\mult_x_reg[5][10]_0 ;
  output [0:0]convolved_data_valid_reg_0;
  output convolved_data_valid_reg_1;
  output convolved_data_valid_reg_2;
  output [7:0]Q;
  input [0:0]E;
  input axi_clk;
  input [42:0]\mult_y_reg[8][0]_0 ;
  input [0:0]\magnitude_reg[0]_0 ;
  input [0:0]\magnitude_reg[7]_0 ;
  input [0:0]\magnitude_reg[6]_0 ;
  input [0:0]\magnitude_reg[3]_0 ;
  input [0:0]\magnitude_reg[5]_0 ;
  input [0:0]\magnitude_reg[4]_0 ;
  input [0:0]\magnitude_reg[2]_0 ;
  input [0:0]\magnitude_reg[1]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Gy2_reg_0;
  input [0:0]Gx2_reg_i_44_0;
  input [0:0]Gx2_reg_i_5_0;
  input mag_to_nms_valid;
  input dir_to_nms_valid;
  input [7:0]D;
  input [7:0]\mult_y_reg[7][10]_1 ;
  input [7:0]\mult_y_reg[6][9]_1 ;
  input [7:0]\mult_x_reg[5][10]_1 ;
  input [7:0]\mult_x_reg[2][9]_0 ;

  wire [9:0]C;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]Gx2_reg_0;
  wire [3:0]Gx2_reg_1;
  wire [3:0]Gx2_reg_2;
  wire [3:0]Gx2_reg_3;
  wire [0:0]Gx2_reg_4;
  wire Gx2_reg_i_10_n_0;
  wire Gx2_reg_i_11_n_0;
  wire Gx2_reg_i_12_n_0;
  wire Gx2_reg_i_13_n_0;
  wire Gx2_reg_i_14_n_0;
  wire Gx2_reg_i_15_n_0;
  wire Gx2_reg_i_16_n_0;
  wire Gx2_reg_i_17_n_3;
  wire Gx2_reg_i_17_n_6;
  wire Gx2_reg_i_17_n_7;
  wire Gx2_reg_i_18_n_0;
  wire Gx2_reg_i_18_n_1;
  wire Gx2_reg_i_18_n_2;
  wire Gx2_reg_i_18_n_3;
  wire Gx2_reg_i_18_n_4;
  wire Gx2_reg_i_18_n_5;
  wire Gx2_reg_i_18_n_6;
  wire Gx2_reg_i_18_n_7;
  wire Gx2_reg_i_19_n_0;
  wire Gx2_reg_i_19_n_1;
  wire Gx2_reg_i_19_n_2;
  wire Gx2_reg_i_19_n_3;
  wire Gx2_reg_i_19_n_4;
  wire Gx2_reg_i_19_n_5;
  wire Gx2_reg_i_19_n_6;
  wire Gx2_reg_i_1_n_0;
  wire Gx2_reg_i_20_n_0;
  wire Gx2_reg_i_20_n_1;
  wire Gx2_reg_i_20_n_2;
  wire Gx2_reg_i_20_n_3;
  wire Gx2_reg_i_20_n_4;
  wire Gx2_reg_i_20_n_5;
  wire Gx2_reg_i_20_n_6;
  wire Gx2_reg_i_21_n_0;
  wire Gx2_reg_i_21_n_1;
  wire Gx2_reg_i_21_n_2;
  wire Gx2_reg_i_21_n_3;
  wire Gx2_reg_i_23_n_3;
  wire Gx2_reg_i_23_n_7;
  wire Gx2_reg_i_24_n_0;
  wire Gx2_reg_i_25_n_0;
  wire Gx2_reg_i_26_n_0;
  wire Gx2_reg_i_27_n_0;
  wire Gx2_reg_i_28_n_0;
  wire Gx2_reg_i_29_n_0;
  wire Gx2_reg_i_2_n_2;
  wire Gx2_reg_i_2_n_3;
  wire Gx2_reg_i_2_n_5;
  wire Gx2_reg_i_30_n_0;
  wire Gx2_reg_i_31_n_0;
  wire Gx2_reg_i_32_n_0;
  wire Gx2_reg_i_33_n_0;
  wire Gx2_reg_i_34_n_0;
  wire Gx2_reg_i_35_n_0;
  wire Gx2_reg_i_36_n_0;
  wire Gx2_reg_i_37_n_0;
  wire Gx2_reg_i_38_n_0;
  wire Gx2_reg_i_39_n_0;
  wire Gx2_reg_i_3_n_0;
  wire Gx2_reg_i_3_n_1;
  wire Gx2_reg_i_3_n_2;
  wire Gx2_reg_i_3_n_3;
  wire Gx2_reg_i_40_n_0;
  wire Gx2_reg_i_40_n_1;
  wire Gx2_reg_i_40_n_2;
  wire Gx2_reg_i_40_n_3;
  wire Gx2_reg_i_40_n_4;
  wire Gx2_reg_i_40_n_5;
  wire Gx2_reg_i_40_n_6;
  wire Gx2_reg_i_40_n_7;
  wire Gx2_reg_i_41_n_0;
  wire Gx2_reg_i_42_n_0;
  wire Gx2_reg_i_43_n_0;
  wire Gx2_reg_i_43_n_1;
  wire Gx2_reg_i_43_n_2;
  wire Gx2_reg_i_43_n_3;
  wire Gx2_reg_i_43_n_4;
  wire Gx2_reg_i_43_n_5;
  wire Gx2_reg_i_43_n_6;
  wire [0:0]Gx2_reg_i_44_0;
  wire Gx2_reg_i_44_n_0;
  wire Gx2_reg_i_45_n_0;
  wire Gx2_reg_i_46_n_0;
  wire Gx2_reg_i_47_n_0;
  wire Gx2_reg_i_48_n_2;
  wire Gx2_reg_i_48_n_3;
  wire Gx2_reg_i_48_n_5;
  wire Gx2_reg_i_48_n_6;
  wire Gx2_reg_i_48_n_7;
  wire Gx2_reg_i_49_n_0;
  wire Gx2_reg_i_4_n_0;
  wire Gx2_reg_i_4_n_1;
  wire Gx2_reg_i_4_n_2;
  wire Gx2_reg_i_4_n_3;
  wire Gx2_reg_i_50_n_0;
  wire Gx2_reg_i_51_n_0;
  wire Gx2_reg_i_52_n_0;
  wire Gx2_reg_i_53_n_0;
  wire Gx2_reg_i_53_n_1;
  wire Gx2_reg_i_53_n_2;
  wire Gx2_reg_i_53_n_3;
  wire Gx2_reg_i_53_n_4;
  wire Gx2_reg_i_53_n_5;
  wire Gx2_reg_i_53_n_6;
  wire Gx2_reg_i_53_n_7;
  wire Gx2_reg_i_55_n_0;
  wire Gx2_reg_i_56_n_0;
  wire Gx2_reg_i_57_n_0;
  wire Gx2_reg_i_58_n_0;
  wire [0:0]Gx2_reg_i_5_0;
  wire Gx2_reg_i_5_n_0;
  wire Gx2_reg_i_6_n_0;
  wire Gx2_reg_i_7_n_0;
  wire Gx2_reg_i_8_n_0;
  wire Gx2_reg_i_9_n_0;
  wire Gx2_reg_n_100;
  wire Gx2_reg_n_101;
  wire Gx2_reg_n_102;
  wire Gx2_reg_n_103;
  wire Gx2_reg_n_104;
  wire Gx2_reg_n_105;
  wire Gx2_reg_n_85;
  wire Gx2_reg_n_86;
  wire Gx2_reg_n_87;
  wire Gx2_reg_n_88;
  wire Gx2_reg_n_89;
  wire Gx2_reg_n_90;
  wire Gx2_reg_n_91;
  wire Gx2_reg_n_92;
  wire Gx2_reg_n_93;
  wire Gx2_reg_n_94;
  wire Gx2_reg_n_95;
  wire Gx2_reg_n_96;
  wire Gx2_reg_n_97;
  wire Gx2_reg_n_98;
  wire Gx2_reg_n_99;
  wire [9:0]Gx_reg0;
  wire [10:0]Gx_reg_reg;
  wire [0:0]Gy2_reg_0;
  wire Gy2_reg_i_10_n_0;
  wire Gy2_reg_i_11_n_0;
  wire Gy2_reg_i_12_n_0;
  wire Gy2_reg_i_13_n_0;
  wire Gy2_reg_i_14_n_0;
  wire Gy2_reg_i_15_n_0;
  wire Gy2_reg_i_16_n_0;
  wire Gy2_reg_i_17_n_0;
  wire Gy2_reg_i_18_n_0;
  wire Gy2_reg_i_19_n_0;
  wire Gy2_reg_i_20_n_0;
  wire Gy2_reg_i_20_n_1;
  wire Gy2_reg_i_20_n_2;
  wire Gy2_reg_i_20_n_3;
  wire Gy2_reg_i_20_n_4;
  wire Gy2_reg_i_20_n_5;
  wire Gy2_reg_i_20_n_6;
  wire Gy2_reg_i_20_n_7;
  wire Gy2_reg_i_22_n_2;
  wire Gy2_reg_i_22_n_3;
  wire Gy2_reg_i_22_n_6;
  wire Gy2_reg_i_22_n_7;
  wire Gy2_reg_i_23_n_0;
  wire Gy2_reg_i_23_n_1;
  wire Gy2_reg_i_23_n_2;
  wire Gy2_reg_i_23_n_3;
  wire Gy2_reg_i_23_n_4;
  wire Gy2_reg_i_23_n_5;
  wire Gy2_reg_i_23_n_6;
  wire Gy2_reg_i_23_n_7;
  wire Gy2_reg_i_24_n_0;
  wire Gy2_reg_i_25_n_0;
  wire Gy2_reg_i_26_n_0;
  wire Gy2_reg_i_27_n_0;
  wire Gy2_reg_i_28_n_0;
  wire Gy2_reg_i_28_n_1;
  wire Gy2_reg_i_28_n_2;
  wire Gy2_reg_i_28_n_3;
  wire Gy2_reg_i_28_n_4;
  wire Gy2_reg_i_28_n_5;
  wire Gy2_reg_i_28_n_6;
  wire Gy2_reg_i_28_n_7;
  wire Gy2_reg_i_2_n_3;
  wire Gy2_reg_i_31_n_0;
  wire Gy2_reg_i_32_n_0;
  wire Gy2_reg_i_33_n_0;
  wire Gy2_reg_i_34_n_0;
  wire Gy2_reg_i_35_n_0;
  wire Gy2_reg_i_36_n_0;
  wire Gy2_reg_i_37_n_0;
  wire Gy2_reg_i_38_n_0;
  wire Gy2_reg_i_39_n_0;
  wire Gy2_reg_i_3_n_0;
  wire Gy2_reg_i_3_n_1;
  wire Gy2_reg_i_3_n_2;
  wire Gy2_reg_i_3_n_3;
  wire Gy2_reg_i_40_n_0;
  wire Gy2_reg_i_41_n_3;
  wire Gy2_reg_i_42_n_0;
  wire Gy2_reg_i_42_n_1;
  wire Gy2_reg_i_42_n_2;
  wire Gy2_reg_i_42_n_3;
  wire Gy2_reg_i_42_n_4;
  wire Gy2_reg_i_42_n_5;
  wire Gy2_reg_i_42_n_6;
  wire Gy2_reg_i_42_n_7;
  wire Gy2_reg_i_43_n_0;
  wire Gy2_reg_i_43_n_1;
  wire Gy2_reg_i_43_n_2;
  wire Gy2_reg_i_43_n_3;
  wire Gy2_reg_i_43_n_4;
  wire Gy2_reg_i_43_n_5;
  wire Gy2_reg_i_43_n_6;
  wire Gy2_reg_i_44_n_0;
  wire Gy2_reg_i_45_n_0;
  wire Gy2_reg_i_46_n_0;
  wire Gy2_reg_i_47_n_0;
  wire Gy2_reg_i_48_n_0;
  wire Gy2_reg_i_49_n_0;
  wire Gy2_reg_i_4_n_0;
  wire Gy2_reg_i_4_n_1;
  wire Gy2_reg_i_4_n_2;
  wire Gy2_reg_i_4_n_3;
  wire Gy2_reg_i_50_n_0;
  wire Gy2_reg_i_51_n_0;
  wire Gy2_reg_i_52_n_0;
  wire Gy2_reg_i_53_n_0;
  wire Gy2_reg_i_54_n_3;
  wire Gy2_reg_i_55_n_0;
  wire Gy2_reg_i_55_n_1;
  wire Gy2_reg_i_55_n_2;
  wire Gy2_reg_i_55_n_3;
  wire Gy2_reg_i_56_n_0;
  wire Gy2_reg_i_57_n_0;
  wire Gy2_reg_i_58_n_0;
  wire Gy2_reg_i_59_n_0;
  wire Gy2_reg_i_6_n_0;
  wire Gy2_reg_i_6_n_1;
  wire Gy2_reg_i_6_n_2;
  wire Gy2_reg_i_6_n_3;
  wire Gy2_reg_i_6_n_4;
  wire Gy2_reg_i_6_n_5;
  wire Gy2_reg_i_6_n_6;
  wire Gy2_reg_i_7_n_2;
  wire Gy2_reg_i_7_n_3;
  wire Gy2_reg_i_7_n_5;
  wire Gy2_reg_i_7_n_6;
  wire Gy2_reg_i_7_n_7;
  wire Gy2_reg_i_8_n_0;
  wire Gy2_reg_i_9_n_0;
  wire Gy2_reg_n_100;
  wire Gy2_reg_n_101;
  wire Gy2_reg_n_102;
  wire Gy2_reg_n_103;
  wire Gy2_reg_n_104;
  wire Gy2_reg_n_105;
  wire Gy2_reg_n_85;
  wire Gy2_reg_n_86;
  wire Gy2_reg_n_87;
  wire Gy2_reg_n_88;
  wire Gy2_reg_n_89;
  wire Gy2_reg_n_90;
  wire Gy2_reg_n_91;
  wire Gy2_reg_n_92;
  wire Gy2_reg_n_93;
  wire Gy2_reg_n_94;
  wire Gy2_reg_n_95;
  wire Gy2_reg_n_96;
  wire Gy2_reg_n_97;
  wire Gy2_reg_n_98;
  wire Gy2_reg_n_99;
  wire [10:0]Gy_reg0;
  wire [10:0]Gy_reg_reg;
  wire [3:0]O;
  wire [7:0]Q;
  wire RSTP;
  wire [0:0]S;
  wire axi_clk;
  wire [0:0]convolved_data_valid_reg_0;
  wire convolved_data_valid_reg_1;
  wire convolved_data_valid_reg_2;
  wire data_from_sobel_valid;
  wire [1:0]dir_from_sobel;
  wire dir_to_nms_valid;
  wire \direction[0]_i_1_n_0 ;
  wire \direction[1]_i_10_n_0 ;
  wire \direction[1]_i_11_n_0 ;
  wire \direction[1]_i_12_n_0 ;
  wire \direction[1]_i_13_n_0 ;
  wire \direction[1]_i_14_n_0 ;
  wire \direction[1]_i_15_n_0 ;
  wire \direction[1]_i_16_n_0 ;
  wire \direction[1]_i_17_n_0 ;
  wire \direction[1]_i_18_n_0 ;
  wire \direction[1]_i_19_n_0 ;
  wire \direction[1]_i_1_n_0 ;
  wire \direction[1]_i_20_n_0 ;
  wire \direction[1]_i_21_n_0 ;
  wire \direction[1]_i_22_n_0 ;
  wire \direction[1]_i_23_n_0 ;
  wire \direction[1]_i_24_n_0 ;
  wire \direction[1]_i_25_n_0 ;
  wire \direction[1]_i_26_n_0 ;
  wire \direction[1]_i_27_n_0 ;
  wire \direction[1]_i_28_n_0 ;
  wire \direction[1]_i_29_n_0 ;
  wire \direction[1]_i_30_n_0 ;
  wire \direction[1]_i_31_n_0 ;
  wire \direction[1]_i_32_n_0 ;
  wire \direction[1]_i_4_n_0 ;
  wire \direction[1]_i_5_n_0 ;
  wire \direction[1]_i_6_n_0 ;
  wire \direction[1]_i_7_n_0 ;
  wire \direction[1]_i_8_n_0 ;
  wire \direction[1]_i_9_n_0 ;
  wire \direction_reg[1]_i_2_n_2 ;
  wire \direction_reg[1]_i_2_n_3 ;
  wire \direction_reg[1]_i_3_n_0 ;
  wire \direction_reg[1]_i_3_n_1 ;
  wire \direction_reg[1]_i_3_n_2 ;
  wire \direction_reg[1]_i_3_n_3 ;
  wire mag_to_nms_valid;
  wire \magnitude[1]_i_25_n_0 ;
  wire \magnitude[1]_i_26_n_0 ;
  wire \magnitude[1]_i_27_n_0 ;
  wire \magnitude[1]_i_28_n_0 ;
  wire \magnitude[3]_i_22_n_0 ;
  wire \magnitude[3]_i_23_n_0 ;
  wire \magnitude[3]_i_29_n_0 ;
  wire \magnitude[3]_i_30_n_0 ;
  wire \magnitude[3]_i_31_n_0 ;
  wire \magnitude[3]_i_32_n_0 ;
  wire \magnitude[3]_i_33_n_0 ;
  wire \magnitude[3]_i_34_n_0 ;
  wire \magnitude[3]_i_35_n_0 ;
  wire \magnitude[3]_i_36_n_0 ;
  wire \magnitude[5]_i_25_n_0 ;
  wire \magnitude[5]_i_26_n_0 ;
  wire \magnitude[5]_i_27_n_0 ;
  wire \magnitude[5]_i_28_n_0 ;
  wire \magnitude[7]_i_66_n_0 ;
  wire \magnitude[7]_i_67_n_0 ;
  wire \magnitude[7]_i_68_n_0 ;
  wire \magnitude[7]_i_69_n_0 ;
  wire [0:0]\magnitude_reg[0]_0 ;
  wire [0:0]\magnitude_reg[1]_0 ;
  wire \magnitude_reg[1]_i_20_n_0 ;
  wire \magnitude_reg[1]_i_20_n_1 ;
  wire \magnitude_reg[1]_i_20_n_2 ;
  wire \magnitude_reg[1]_i_20_n_3 ;
  wire [0:0]\magnitude_reg[2]_0 ;
  wire [0:0]\magnitude_reg[3]_0 ;
  wire \magnitude_reg[3]_i_21_n_0 ;
  wire \magnitude_reg[3]_i_21_n_1 ;
  wire \magnitude_reg[3]_i_21_n_2 ;
  wire \magnitude_reg[3]_i_21_n_3 ;
  wire \magnitude_reg[3]_i_24_n_0 ;
  wire \magnitude_reg[3]_i_24_n_1 ;
  wire \magnitude_reg[3]_i_24_n_2 ;
  wire \magnitude_reg[3]_i_24_n_3 ;
  wire [0:0]\magnitude_reg[4]_0 ;
  wire [0:0]\magnitude_reg[5]_0 ;
  wire \magnitude_reg[5]_i_20_n_0 ;
  wire \magnitude_reg[5]_i_20_n_1 ;
  wire \magnitude_reg[5]_i_20_n_2 ;
  wire \magnitude_reg[5]_i_20_n_3 ;
  wire [0:0]\magnitude_reg[6]_0 ;
  wire [0:0]\magnitude_reg[7]_0 ;
  wire \magnitude_reg[7]_i_53_n_0 ;
  wire \magnitude_reg[7]_i_53_n_1 ;
  wire \magnitude_reg[7]_i_53_n_2 ;
  wire \magnitude_reg[7]_i_53_n_3 ;
  wire mult_valid;
  wire [7:0]\mult_x_reg[2][9]_0 ;
  wire [0:0]\mult_x_reg[5][10]_0 ;
  wire [7:0]\mult_x_reg[5][10]_1 ;
  wire \mult_x_reg_n_0_[2][0] ;
  wire \mult_x_reg_n_0_[2][1] ;
  wire \mult_x_reg_n_0_[2][2] ;
  wire \mult_x_reg_n_0_[2][3] ;
  wire \mult_x_reg_n_0_[2][4] ;
  wire \mult_x_reg_n_0_[2][5] ;
  wire \mult_x_reg_n_0_[2][6] ;
  wire \mult_x_reg_n_0_[2][7] ;
  wire \mult_x_reg_n_0_[2][9] ;
  wire \mult_x_reg_n_0_[3][1] ;
  wire \mult_x_reg_n_0_[3][2] ;
  wire \mult_x_reg_n_0_[3][3] ;
  wire \mult_x_reg_n_0_[3][4] ;
  wire \mult_x_reg_n_0_[3][5] ;
  wire \mult_x_reg_n_0_[3][6] ;
  wire \mult_x_reg_n_0_[3][7] ;
  wire \mult_x_reg_n_0_[3][8] ;
  wire \mult_x_reg_n_0_[5][10] ;
  wire \mult_x_reg_n_0_[5][1] ;
  wire \mult_x_reg_n_0_[5][2] ;
  wire \mult_x_reg_n_0_[5][3] ;
  wire \mult_x_reg_n_0_[5][4] ;
  wire \mult_x_reg_n_0_[5][5] ;
  wire \mult_x_reg_n_0_[5][6] ;
  wire \mult_x_reg_n_0_[5][7] ;
  wire \mult_x_reg_n_0_[5][8] ;
  wire \mult_x_reg_n_0_[6][0] ;
  wire \mult_x_reg_n_0_[6][1] ;
  wire \mult_x_reg_n_0_[6][2] ;
  wire \mult_x_reg_n_0_[6][3] ;
  wire \mult_x_reg_n_0_[6][4] ;
  wire \mult_x_reg_n_0_[6][5] ;
  wire \mult_x_reg_n_0_[6][6] ;
  wire \mult_x_reg_n_0_[6][7] ;
  wire [0:0]\mult_y_reg[6][9]_0 ;
  wire [7:0]\mult_y_reg[6][9]_1 ;
  wire [1:0]\mult_y_reg[7][10]_0 ;
  wire [7:0]\mult_y_reg[7][10]_1 ;
  wire [42:0]\mult_y_reg[8][0]_0 ;
  wire [0:0]\mult_y_reg[8][9]_0 ;
  wire \mult_y_reg_n_0_[0][0] ;
  wire \mult_y_reg_n_0_[0][1] ;
  wire \mult_y_reg_n_0_[0][2] ;
  wire \mult_y_reg_n_0_[0][3] ;
  wire \mult_y_reg_n_0_[0][4] ;
  wire \mult_y_reg_n_0_[0][5] ;
  wire \mult_y_reg_n_0_[0][6] ;
  wire \mult_y_reg_n_0_[0][7] ;
  wire \mult_y_reg_n_0_[1][1] ;
  wire \mult_y_reg_n_0_[1][2] ;
  wire \mult_y_reg_n_0_[1][3] ;
  wire \mult_y_reg_n_0_[1][4] ;
  wire \mult_y_reg_n_0_[1][5] ;
  wire \mult_y_reg_n_0_[1][6] ;
  wire \mult_y_reg_n_0_[1][7] ;
  wire \mult_y_reg_n_0_[1][8] ;
  wire \mult_y_reg_n_0_[2][1] ;
  wire \mult_y_reg_n_0_[2][2] ;
  wire \mult_y_reg_n_0_[2][3] ;
  wire \mult_y_reg_n_0_[2][4] ;
  wire \mult_y_reg_n_0_[2][5] ;
  wire \mult_y_reg_n_0_[2][6] ;
  wire \mult_y_reg_n_0_[2][7] ;
  wire \mult_y_reg_n_0_[6][1] ;
  wire \mult_y_reg_n_0_[6][2] ;
  wire \mult_y_reg_n_0_[6][3] ;
  wire \mult_y_reg_n_0_[6][4] ;
  wire \mult_y_reg_n_0_[6][5] ;
  wire \mult_y_reg_n_0_[6][6] ;
  wire \mult_y_reg_n_0_[6][7] ;
  wire \mult_y_reg_n_0_[6][9] ;
  wire \mult_y_reg_n_0_[7][10] ;
  wire \mult_y_reg_n_0_[7][1] ;
  wire \mult_y_reg_n_0_[7][2] ;
  wire \mult_y_reg_n_0_[7][3] ;
  wire \mult_y_reg_n_0_[7][4] ;
  wire \mult_y_reg_n_0_[7][5] ;
  wire \mult_y_reg_n_0_[7][6] ;
  wire \mult_y_reg_n_0_[7][7] ;
  wire \mult_y_reg_n_0_[7][8] ;
  wire \mult_y_reg_n_0_[8][0] ;
  wire \mult_y_reg_n_0_[8][1] ;
  wire \mult_y_reg_n_0_[8][2] ;
  wire \mult_y_reg_n_0_[8][3] ;
  wire \mult_y_reg_n_0_[8][4] ;
  wire \mult_y_reg_n_0_[8][5] ;
  wire \mult_y_reg_n_0_[8][6] ;
  wire \mult_y_reg_n_0_[8][7] ;
  wire \mult_y_reg_n_0_[8][9] ;
  wire p_0_in;
  wire [5:0]p_2_in;
  wire pipe_valid;
  wire [0:0]sqrt_return;
  wire sqrt_return0;
  wire sum_valid;
  wire NLW_Gx2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Gx2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Gx2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_Gx2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Gx2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_Gx2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Gx2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Gx2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Gx2_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_Gx2_reg_P_UNCONNECTED;
  wire [47:0]NLW_Gx2_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_Gx2_reg_i_17_CO_UNCONNECTED;
  wire [3:2]NLW_Gx2_reg_i_17_O_UNCONNECTED;
  wire [0:0]NLW_Gx2_reg_i_19_O_UNCONNECTED;
  wire [3:2]NLW_Gx2_reg_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_Gx2_reg_i_2_O_UNCONNECTED;
  wire [0:0]NLW_Gx2_reg_i_20_O_UNCONNECTED;
  wire [3:1]NLW_Gx2_reg_i_23_CO_UNCONNECTED;
  wire [3:2]NLW_Gx2_reg_i_23_O_UNCONNECTED;
  wire [0:0]NLW_Gx2_reg_i_43_O_UNCONNECTED;
  wire [3:2]NLW_Gx2_reg_i_48_CO_UNCONNECTED;
  wire [3:3]NLW_Gx2_reg_i_48_O_UNCONNECTED;
  wire NLW_Gy2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Gy2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Gy2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_Gy2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Gy2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_Gy2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Gy2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Gy2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Gy2_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_Gy2_reg_P_UNCONNECTED;
  wire [47:0]NLW_Gy2_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_Gy2_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_Gy2_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_Gy2_reg_i_22_CO_UNCONNECTED;
  wire [3:3]NLW_Gy2_reg_i_22_O_UNCONNECTED;
  wire [0:0]NLW_Gy2_reg_i_4_O_UNCONNECTED;
  wire [3:1]NLW_Gy2_reg_i_41_CO_UNCONNECTED;
  wire [3:2]NLW_Gy2_reg_i_41_O_UNCONNECTED;
  wire [0:0]NLW_Gy2_reg_i_43_O_UNCONNECTED;
  wire [3:1]NLW_Gy2_reg_i_54_CO_UNCONNECTED;
  wire [3:2]NLW_Gy2_reg_i_54_O_UNCONNECTED;
  wire [3:2]NLW_Gy2_reg_i_7_CO_UNCONNECTED;
  wire [3:3]NLW_Gy2_reg_i_7_O_UNCONNECTED;
  wire [3:2]\NLW_direction_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_direction_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_direction_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_magnitude_reg[3]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_magnitude_reg[3]_i_15_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Gx2_reg
       (.A({Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Gx2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx2_reg_i_1_n_0,Gx_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Gx2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Gx2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Gx2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(axi_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Gx2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Gx2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_Gx2_reg_P_UNCONNECTED[47:21],Gx2_reg_n_85,Gx2_reg_n_86,Gx2_reg_n_87,Gx2_reg_n_88,Gx2_reg_n_89,Gx2_reg_n_90,Gx2_reg_n_91,Gx2_reg_n_92,Gx2_reg_n_93,Gx2_reg_n_94,Gx2_reg_n_95,Gx2_reg_n_96,Gx2_reg_n_97,Gx2_reg_n_98,Gx2_reg_n_99,Gx2_reg_n_100,Gx2_reg_n_101,Gx2_reg_n_102,Gx2_reg_n_103,Gx2_reg_n_104,Gx2_reg_n_105}),
        .PATTERNBDETECT(NLW_Gx2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Gx2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Gx2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTP),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTP),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Gx2_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    Gx2_reg_i_1
       (.I0(Gx2_reg_i_2_n_5),
        .O(Gx2_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_10
       (.I0(\mult_x_reg_n_0_[2][6] ),
        .I1(Gx2_reg_i_18_n_6),
        .O(Gx2_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_11
       (.I0(\mult_x_reg_n_0_[2][5] ),
        .I1(Gx2_reg_i_18_n_7),
        .O(Gx2_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_12
       (.I0(\mult_x_reg_n_0_[2][4] ),
        .I1(Gx2_reg_i_19_n_4),
        .O(Gx2_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_13
       (.I0(\mult_x_reg_n_0_[2][3] ),
        .I1(Gx2_reg_i_19_n_5),
        .O(Gx2_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_14
       (.I0(\mult_x_reg_n_0_[2][2] ),
        .I1(Gx2_reg_i_19_n_6),
        .O(Gx2_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    Gx2_reg_i_15
       (.I0(\mult_x_reg_n_0_[2][1] ),
        .I1(\mult_x_reg_n_0_[5][1] ),
        .I2(Gx2_reg_i_20_n_6),
        .I3(\mult_x_reg_n_0_[3][1] ),
        .O(Gx2_reg_i_15_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    Gx2_reg_i_16
       (.I0(\mult_x_reg_n_0_[2][0] ),
        .I1(C[0]),
        .I2(\mult_x_reg_n_0_[6][0] ),
        .O(Gx2_reg_i_16_n_0));
  CARRY4 Gx2_reg_i_17
       (.CI(Gx2_reg_i_18_n_0),
        .CO({NLW_Gx2_reg_i_17_CO_UNCONNECTED[3:1],Gx2_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Gx2_reg_i_17_O_UNCONNECTED[3:2],Gx2_reg_i_17_n_6,Gx2_reg_i_17_n_7}),
        .S({1'b0,1'b0,Gx2_reg_i_5_0,Gx2_reg_i_23_n_7}));
  CARRY4 Gx2_reg_i_18
       (.CI(Gx2_reg_i_19_n_0),
        .CO({Gx2_reg_i_18_n_0,Gx2_reg_i_18_n_1,Gx2_reg_i_18_n_2,Gx2_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[3][8] ,\mult_x_reg_n_0_[3][7] ,\mult_x_reg_n_0_[3][6] ,\mult_x_reg_n_0_[3][5] }),
        .O({Gx2_reg_i_18_n_4,Gx2_reg_i_18_n_5,Gx2_reg_i_18_n_6,Gx2_reg_i_18_n_7}),
        .S({Gx2_reg_i_24_n_0,Gx2_reg_i_25_n_0,Gx2_reg_i_26_n_0,Gx2_reg_i_27_n_0}));
  CARRY4 Gx2_reg_i_19
       (.CI(1'b0),
        .CO({Gx2_reg_i_19_n_0,Gx2_reg_i_19_n_1,Gx2_reg_i_19_n_2,Gx2_reg_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[3][4] ,\mult_x_reg_n_0_[3][3] ,\mult_x_reg_n_0_[3][2] ,\mult_x_reg_n_0_[3][1] }),
        .O({Gx2_reg_i_19_n_4,Gx2_reg_i_19_n_5,Gx2_reg_i_19_n_6,NLW_Gx2_reg_i_19_O_UNCONNECTED[0]}),
        .S({Gx2_reg_i_28_n_0,Gx2_reg_i_29_n_0,Gx2_reg_i_30_n_0,Gx2_reg_i_31_n_0}));
  CARRY4 Gx2_reg_i_2
       (.CI(Gx2_reg_i_3_n_0),
        .CO({NLW_Gx2_reg_i_2_CO_UNCONNECTED[3:2],Gx2_reg_i_2_n_2,Gx2_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Gx2_reg_i_5_n_0,\mult_x_reg_n_0_[2][9] }),
        .O({NLW_Gx2_reg_i_2_O_UNCONNECTED[3],Gx2_reg_i_2_n_5,Gx_reg0[9:8]}),
        .S({1'b0,Gx2_reg_i_6_n_0,Gx2_reg_i_7_n_0,Gx2_reg_i_8_n_0}));
  CARRY4 Gx2_reg_i_20
       (.CI(1'b0),
        .CO({Gx2_reg_i_20_n_0,Gx2_reg_i_20_n_1,Gx2_reg_i_20_n_2,Gx2_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[6][3] ,\mult_x_reg_n_0_[6][2] ,\mult_x_reg_n_0_[6][1] ,\mult_x_reg_n_0_[6][0] }),
        .O({Gx2_reg_i_20_n_4,Gx2_reg_i_20_n_5,Gx2_reg_i_20_n_6,NLW_Gx2_reg_i_20_O_UNCONNECTED[0]}),
        .S({Gx2_reg_i_32_n_0,Gx2_reg_i_33_n_0,Gx2_reg_i_34_n_0,Gx2_reg_i_35_n_0}));
  CARRY4 Gx2_reg_i_21
       (.CI(1'b0),
        .CO({Gx2_reg_i_21_n_0,Gx2_reg_i_21_n_1,Gx2_reg_i_21_n_2,Gx2_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[8][3] ,\mult_y_reg_n_0_[8][2] ,\mult_y_reg_n_0_[8][1] ,\mult_y_reg_n_0_[8][0] }),
        .O(C[3:0]),
        .S({Gx2_reg_i_36_n_0,Gx2_reg_i_37_n_0,Gx2_reg_i_38_n_0,Gx2_reg_i_39_n_0}));
  CARRY4 Gx2_reg_i_23
       (.CI(Gx2_reg_i_40_n_0),
        .CO({NLW_Gx2_reg_i_23_CO_UNCONNECTED[3:1],Gx2_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mult_x_reg_n_0_[5][10] }),
        .O({NLW_Gx2_reg_i_23_O_UNCONNECTED[3:2],\mult_x_reg[5][10]_0 ,Gx2_reg_i_23_n_7}),
        .S({1'b0,1'b0,Gx2_reg_i_41_n_0,Gx2_reg_i_42_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_24
       (.I0(\mult_x_reg_n_0_[3][8] ),
        .I1(Gx2_reg_i_40_n_4),
        .O(Gx2_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_25
       (.I0(\mult_x_reg_n_0_[3][7] ),
        .I1(Gx2_reg_i_40_n_5),
        .O(Gx2_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_26
       (.I0(\mult_x_reg_n_0_[3][6] ),
        .I1(Gx2_reg_i_40_n_6),
        .O(Gx2_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_27
       (.I0(\mult_x_reg_n_0_[3][5] ),
        .I1(Gx2_reg_i_40_n_7),
        .O(Gx2_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_28
       (.I0(\mult_x_reg_n_0_[3][4] ),
        .I1(Gx2_reg_i_43_n_4),
        .O(Gx2_reg_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_29
       (.I0(\mult_x_reg_n_0_[3][3] ),
        .I1(Gx2_reg_i_43_n_5),
        .O(Gx2_reg_i_29_n_0));
  CARRY4 Gx2_reg_i_3
       (.CI(Gx2_reg_i_4_n_0),
        .CO({Gx2_reg_i_3_n_0,Gx2_reg_i_3_n_1,Gx2_reg_i_3_n_2,Gx2_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[2][7] ,\mult_x_reg_n_0_[2][6] ,\mult_x_reg_n_0_[2][5] ,\mult_x_reg_n_0_[2][4] }),
        .O(Gx_reg0[7:4]),
        .S({Gx2_reg_i_9_n_0,Gx2_reg_i_10_n_0,Gx2_reg_i_11_n_0,Gx2_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_30
       (.I0(\mult_x_reg_n_0_[3][2] ),
        .I1(Gx2_reg_i_43_n_6),
        .O(Gx2_reg_i_30_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    Gx2_reg_i_31
       (.I0(\mult_x_reg_n_0_[3][1] ),
        .I1(Gx2_reg_i_20_n_6),
        .I2(\mult_x_reg_n_0_[5][1] ),
        .O(Gx2_reg_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_32
       (.I0(\mult_x_reg_n_0_[6][3] ),
        .I1(C[3]),
        .O(Gx2_reg_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_33
       (.I0(\mult_x_reg_n_0_[6][2] ),
        .I1(C[2]),
        .O(Gx2_reg_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_34
       (.I0(\mult_x_reg_n_0_[6][1] ),
        .I1(C[1]),
        .O(Gx2_reg_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_35
       (.I0(\mult_x_reg_n_0_[6][0] ),
        .I1(C[0]),
        .O(Gx2_reg_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_36
       (.I0(\mult_y_reg_n_0_[8][3] ),
        .I1(\mult_y_reg_n_0_[0][3] ),
        .O(Gx2_reg_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_37
       (.I0(\mult_y_reg_n_0_[8][2] ),
        .I1(\mult_y_reg_n_0_[0][2] ),
        .O(Gx2_reg_i_37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_38
       (.I0(\mult_y_reg_n_0_[8][1] ),
        .I1(\mult_y_reg_n_0_[0][1] ),
        .O(Gx2_reg_i_38_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_39
       (.I0(\mult_y_reg_n_0_[8][0] ),
        .I1(\mult_y_reg_n_0_[0][0] ),
        .O(Gx2_reg_i_39_n_0));
  CARRY4 Gx2_reg_i_4
       (.CI(1'b0),
        .CO({Gx2_reg_i_4_n_0,Gx2_reg_i_4_n_1,Gx2_reg_i_4_n_2,Gx2_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[2][3] ,\mult_x_reg_n_0_[2][2] ,\mult_x_reg_n_0_[2][1] ,\mult_x_reg_n_0_[2][0] }),
        .O(Gx_reg0[3:0]),
        .S({Gx2_reg_i_13_n_0,Gx2_reg_i_14_n_0,Gx2_reg_i_15_n_0,Gx2_reg_i_16_n_0}));
  CARRY4 Gx2_reg_i_40
       (.CI(Gx2_reg_i_43_n_0),
        .CO({Gx2_reg_i_40_n_0,Gx2_reg_i_40_n_1,Gx2_reg_i_40_n_2,Gx2_reg_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[5][8] ,\mult_x_reg_n_0_[5][7] ,\mult_x_reg_n_0_[5][6] ,\mult_x_reg_n_0_[5][5] }),
        .O({Gx2_reg_i_40_n_4,Gx2_reg_i_40_n_5,Gx2_reg_i_40_n_6,Gx2_reg_i_40_n_7}),
        .S({Gx2_reg_i_44_n_0,Gx2_reg_i_45_n_0,Gx2_reg_i_46_n_0,Gx2_reg_i_47_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_41
       (.I0(\mult_x_reg_n_0_[5][10] ),
        .I1(Gx2_reg_i_48_n_5),
        .O(Gx2_reg_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_42
       (.I0(\mult_x_reg_n_0_[5][10] ),
        .I1(Gx2_reg_i_48_n_6),
        .O(Gx2_reg_i_42_n_0));
  CARRY4 Gx2_reg_i_43
       (.CI(1'b0),
        .CO({Gx2_reg_i_43_n_0,Gx2_reg_i_43_n_1,Gx2_reg_i_43_n_2,Gx2_reg_i_43_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[5][4] ,\mult_x_reg_n_0_[5][3] ,\mult_x_reg_n_0_[5][2] ,\mult_x_reg_n_0_[5][1] }),
        .O({Gx2_reg_i_43_n_4,Gx2_reg_i_43_n_5,Gx2_reg_i_43_n_6,NLW_Gx2_reg_i_43_O_UNCONNECTED[0]}),
        .S({Gx2_reg_i_49_n_0,Gx2_reg_i_50_n_0,Gx2_reg_i_51_n_0,Gx2_reg_i_52_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_44
       (.I0(\mult_x_reg_n_0_[5][8] ),
        .I1(Gx2_reg_i_48_n_7),
        .O(Gx2_reg_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_45
       (.I0(\mult_x_reg_n_0_[5][7] ),
        .I1(Gx2_reg_i_53_n_4),
        .O(Gx2_reg_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_46
       (.I0(\mult_x_reg_n_0_[5][6] ),
        .I1(Gx2_reg_i_53_n_5),
        .O(Gx2_reg_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_47
       (.I0(\mult_x_reg_n_0_[5][5] ),
        .I1(Gx2_reg_i_53_n_6),
        .O(Gx2_reg_i_47_n_0));
  CARRY4 Gx2_reg_i_48
       (.CI(Gx2_reg_i_53_n_0),
        .CO({NLW_Gx2_reg_i_48_CO_UNCONNECTED[3:2],Gx2_reg_i_48_n_2,Gx2_reg_i_48_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Gx2_reg_i_48_O_UNCONNECTED[3],Gx2_reg_i_48_n_5,Gx2_reg_i_48_n_6,Gx2_reg_i_48_n_7}),
        .S({1'b0,Gx2_reg_i_44_0,C[9:8]}));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_49
       (.I0(\mult_x_reg_n_0_[5][4] ),
        .I1(Gx2_reg_i_53_n_7),
        .O(Gx2_reg_i_49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Gx2_reg_i_5
       (.I0(Gx2_reg_i_17_n_7),
        .O(Gx2_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_50
       (.I0(\mult_x_reg_n_0_[5][3] ),
        .I1(Gx2_reg_i_20_n_4),
        .O(Gx2_reg_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_51
       (.I0(\mult_x_reg_n_0_[5][2] ),
        .I1(Gx2_reg_i_20_n_5),
        .O(Gx2_reg_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_52
       (.I0(\mult_x_reg_n_0_[5][1] ),
        .I1(Gx2_reg_i_20_n_6),
        .O(Gx2_reg_i_52_n_0));
  CARRY4 Gx2_reg_i_53
       (.CI(Gx2_reg_i_20_n_0),
        .CO({Gx2_reg_i_53_n_0,Gx2_reg_i_53_n_1,Gx2_reg_i_53_n_2,Gx2_reg_i_53_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_x_reg_n_0_[6][7] ,\mult_x_reg_n_0_[6][6] ,\mult_x_reg_n_0_[6][5] ,\mult_x_reg_n_0_[6][4] }),
        .O({Gx2_reg_i_53_n_4,Gx2_reg_i_53_n_5,Gx2_reg_i_53_n_6,Gx2_reg_i_53_n_7}),
        .S({Gx2_reg_i_55_n_0,Gx2_reg_i_56_n_0,Gx2_reg_i_57_n_0,Gx2_reg_i_58_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_55
       (.I0(\mult_x_reg_n_0_[6][7] ),
        .I1(C[7]),
        .O(Gx2_reg_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_56
       (.I0(\mult_x_reg_n_0_[6][6] ),
        .I1(C[6]),
        .O(Gx2_reg_i_56_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_57
       (.I0(\mult_x_reg_n_0_[6][5] ),
        .I1(C[5]),
        .O(Gx2_reg_i_57_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_58
       (.I0(\mult_x_reg_n_0_[6][4] ),
        .I1(C[4]),
        .O(Gx2_reg_i_58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Gx2_reg_i_6
       (.I0(Gx2_reg_i_17_n_7),
        .I1(Gx2_reg_i_17_n_6),
        .O(Gx2_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_7
       (.I0(Gx2_reg_i_17_n_7),
        .I1(\mult_x_reg_n_0_[2][9] ),
        .O(Gx2_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_8
       (.I0(\mult_x_reg_n_0_[2][9] ),
        .I1(Gx2_reg_i_18_n_4),
        .O(Gx2_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gx2_reg_i_9
       (.I0(\mult_x_reg_n_0_[2][7] ),
        .I1(Gx2_reg_i_18_n_5),
        .O(Gx2_reg_i_9_n_0));
  FDRE \Gx_reg_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[0]),
        .Q(Gx_reg_reg[0]),
        .R(RSTP));
  FDRE \Gx_reg_reg[10] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx2_reg_i_1_n_0),
        .Q(Gx_reg_reg[10]),
        .R(RSTP));
  FDRE \Gx_reg_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[1]),
        .Q(Gx_reg_reg[1]),
        .R(RSTP));
  FDRE \Gx_reg_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[2]),
        .Q(Gx_reg_reg[2]),
        .R(RSTP));
  FDRE \Gx_reg_reg[3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[3]),
        .Q(Gx_reg_reg[3]),
        .R(RSTP));
  FDRE \Gx_reg_reg[4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[4]),
        .Q(Gx_reg_reg[4]),
        .R(RSTP));
  FDRE \Gx_reg_reg[5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[5]),
        .Q(Gx_reg_reg[5]),
        .R(RSTP));
  FDRE \Gx_reg_reg[6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[6]),
        .Q(Gx_reg_reg[6]),
        .R(RSTP));
  FDRE \Gx_reg_reg[7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[7]),
        .Q(Gx_reg_reg[7]),
        .R(RSTP));
  FDRE \Gx_reg_reg[8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[8]),
        .Q(Gx_reg_reg[8]),
        .R(RSTP));
  FDRE \Gx_reg_reg[9] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gx_reg0[9]),
        .Q(Gx_reg_reg[9]),
        .R(RSTP));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Gy2_reg
       (.A({Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Gy2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0[10],Gy_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Gy2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Gy2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Gy2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(axi_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Gy2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Gy2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_Gy2_reg_P_UNCONNECTED[47:21],Gy2_reg_n_85,Gy2_reg_n_86,Gy2_reg_n_87,Gy2_reg_n_88,Gy2_reg_n_89,Gy2_reg_n_90,Gy2_reg_n_91,Gy2_reg_n_92,Gy2_reg_n_93,Gy2_reg_n_94,Gy2_reg_n_95,Gy2_reg_n_96,Gy2_reg_n_97,Gy2_reg_n_98,Gy2_reg_n_99,Gy2_reg_n_100,Gy2_reg_n_101,Gy2_reg_n_102,Gy2_reg_n_103,Gy2_reg_n_104,Gy2_reg_n_105}),
        .PATTERNBDETECT(NLW_Gy2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Gy2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Gy2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTP),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTP),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Gy2_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    Gy2_reg_i_1
       (.I0(sum_valid),
        .O(RSTP));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_10
       (.I0(\mult_y_reg_n_0_[1][6] ),
        .I1(Gy2_reg_i_20_n_5),
        .O(Gy2_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_11
       (.I0(\mult_y_reg_n_0_[1][5] ),
        .I1(Gy2_reg_i_20_n_6),
        .O(Gy2_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_12
       (.I0(\mult_y_reg_n_0_[1][4] ),
        .I1(Gy2_reg_i_20_n_7),
        .O(Gy2_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_13
       (.I0(\mult_y_reg_n_0_[1][3] ),
        .I1(Gy2_reg_i_6_n_4),
        .O(Gy2_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_14
       (.I0(\mult_y_reg_n_0_[1][2] ),
        .I1(Gy2_reg_i_6_n_5),
        .O(Gy2_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_15
       (.I0(\mult_y_reg_n_0_[1][1] ),
        .I1(Gy2_reg_i_6_n_6),
        .O(Gy2_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_16
       (.I0(\mult_y_reg_n_0_[2][3] ),
        .I1(Gy2_reg_i_23_n_4),
        .O(Gy2_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_17
       (.I0(\mult_y_reg_n_0_[2][2] ),
        .I1(Gy2_reg_i_23_n_5),
        .O(Gy2_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_18
       (.I0(\mult_y_reg_n_0_[2][1] ),
        .I1(Gy2_reg_i_23_n_6),
        .O(Gy2_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_19
       (.I0(\mult_x_reg_n_0_[2][0] ),
        .I1(Gy2_reg_i_23_n_7),
        .O(Gy2_reg_i_19_n_0));
  CARRY4 Gy2_reg_i_2
       (.CI(Gy2_reg_i_3_n_0),
        .CO({NLW_Gy2_reg_i_2_CO_UNCONNECTED[3:1],Gy2_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Gy2_reg_i_2_O_UNCONNECTED[3:2],Gy_reg0[10:9]}),
        .S({1'b0,1'b0,Gy2_reg_i_7_n_5,Gy2_reg_i_7_n_6}));
  CARRY4 Gy2_reg_i_20
       (.CI(Gy2_reg_i_6_n_0),
        .CO({Gy2_reg_i_20_n_0,Gy2_reg_i_20_n_1,Gy2_reg_i_20_n_2,Gy2_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[2][7] ,\mult_y_reg_n_0_[2][6] ,\mult_y_reg_n_0_[2][5] ,\mult_y_reg_n_0_[2][4] }),
        .O({Gy2_reg_i_20_n_4,Gy2_reg_i_20_n_5,Gy2_reg_i_20_n_6,Gy2_reg_i_20_n_7}),
        .S({Gy2_reg_i_24_n_0,Gy2_reg_i_25_n_0,Gy2_reg_i_26_n_0,Gy2_reg_i_27_n_0}));
  CARRY4 Gy2_reg_i_22
       (.CI(Gy2_reg_i_28_n_0),
        .CO({NLW_Gy2_reg_i_22_CO_UNCONNECTED[3:2],Gy2_reg_i_22_n_2,Gy2_reg_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,\mult_y_reg_n_0_[6][9] }),
        .O({NLW_Gy2_reg_i_22_O_UNCONNECTED[3],\mult_y_reg[6][9]_0 ,Gy2_reg_i_22_n_6,Gy2_reg_i_22_n_7}),
        .S({1'b0,S,Gy2_reg_i_31_n_0,Gy2_reg_i_32_n_0}));
  CARRY4 Gy2_reg_i_23
       (.CI(1'b0),
        .CO({Gy2_reg_i_23_n_0,Gy2_reg_i_23_n_1,Gy2_reg_i_23_n_2,Gy2_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[6][3] ,\mult_y_reg_n_0_[6][2] ,\mult_y_reg_n_0_[6][1] ,\mult_x_reg_n_0_[6][0] }),
        .O({Gy2_reg_i_23_n_4,Gy2_reg_i_23_n_5,Gy2_reg_i_23_n_6,Gy2_reg_i_23_n_7}),
        .S({Gy2_reg_i_33_n_0,Gy2_reg_i_34_n_0,Gy2_reg_i_35_n_0,Gy2_reg_i_36_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_24
       (.I0(\mult_y_reg_n_0_[2][7] ),
        .I1(Gy2_reg_i_28_n_4),
        .O(Gy2_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_25
       (.I0(\mult_y_reg_n_0_[2][6] ),
        .I1(Gy2_reg_i_28_n_5),
        .O(Gy2_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_26
       (.I0(\mult_y_reg_n_0_[2][5] ),
        .I1(Gy2_reg_i_28_n_6),
        .O(Gy2_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_27
       (.I0(\mult_y_reg_n_0_[2][4] ),
        .I1(Gy2_reg_i_28_n_7),
        .O(Gy2_reg_i_27_n_0));
  CARRY4 Gy2_reg_i_28
       (.CI(Gy2_reg_i_23_n_0),
        .CO({Gy2_reg_i_28_n_0,Gy2_reg_i_28_n_1,Gy2_reg_i_28_n_2,Gy2_reg_i_28_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[6][7] ,\mult_y_reg_n_0_[6][6] ,\mult_y_reg_n_0_[6][5] ,\mult_y_reg_n_0_[6][4] }),
        .O({Gy2_reg_i_28_n_4,Gy2_reg_i_28_n_5,Gy2_reg_i_28_n_6,Gy2_reg_i_28_n_7}),
        .S({Gy2_reg_i_37_n_0,Gy2_reg_i_38_n_0,Gy2_reg_i_39_n_0,Gy2_reg_i_40_n_0}));
  CARRY4 Gy2_reg_i_3
       (.CI(Gy2_reg_i_4_n_0),
        .CO({Gy2_reg_i_3_n_0,Gy2_reg_i_3_n_1,Gy2_reg_i_3_n_2,Gy2_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[1][8] ,\mult_y_reg_n_0_[1][7] ,\mult_y_reg_n_0_[1][6] ,\mult_y_reg_n_0_[1][5] }),
        .O(Gy_reg0[8:5]),
        .S({Gy2_reg_i_8_n_0,Gy2_reg_i_9_n_0,Gy2_reg_i_10_n_0,Gy2_reg_i_11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_31
       (.I0(\mult_y_reg[7][10]_0 [0]),
        .I1(\mult_y_reg_n_0_[6][9] ),
        .O(Gy2_reg_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_32
       (.I0(\mult_y_reg_n_0_[6][9] ),
        .I1(Gy2_reg_i_42_n_4),
        .O(Gy2_reg_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_33
       (.I0(\mult_y_reg_n_0_[6][3] ),
        .I1(Gy2_reg_i_43_n_5),
        .O(Gy2_reg_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_34
       (.I0(\mult_y_reg_n_0_[6][2] ),
        .I1(Gy2_reg_i_43_n_6),
        .O(Gy2_reg_i_34_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    Gy2_reg_i_35
       (.I0(\mult_y_reg_n_0_[6][1] ),
        .I1(C[1]),
        .I2(\mult_y_reg_n_0_[7][1] ),
        .O(Gy2_reg_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_36
       (.I0(\mult_x_reg_n_0_[6][0] ),
        .I1(C[0]),
        .O(Gy2_reg_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_37
       (.I0(\mult_y_reg_n_0_[6][7] ),
        .I1(Gy2_reg_i_42_n_5),
        .O(Gy2_reg_i_37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_38
       (.I0(\mult_y_reg_n_0_[6][6] ),
        .I1(Gy2_reg_i_42_n_6),
        .O(Gy2_reg_i_38_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_39
       (.I0(\mult_y_reg_n_0_[6][5] ),
        .I1(Gy2_reg_i_42_n_7),
        .O(Gy2_reg_i_39_n_0));
  CARRY4 Gy2_reg_i_4
       (.CI(1'b0),
        .CO({Gy2_reg_i_4_n_0,Gy2_reg_i_4_n_1,Gy2_reg_i_4_n_2,Gy2_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[1][4] ,\mult_y_reg_n_0_[1][3] ,\mult_y_reg_n_0_[1][2] ,\mult_y_reg_n_0_[1][1] }),
        .O({Gy_reg0[4:2],NLW_Gy2_reg_i_4_O_UNCONNECTED[0]}),
        .S({Gy2_reg_i_12_n_0,Gy2_reg_i_13_n_0,Gy2_reg_i_14_n_0,Gy2_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_40
       (.I0(\mult_y_reg_n_0_[6][4] ),
        .I1(Gy2_reg_i_43_n_4),
        .O(Gy2_reg_i_40_n_0));
  CARRY4 Gy2_reg_i_41
       (.CI(Gy2_reg_i_42_n_0),
        .CO({NLW_Gy2_reg_i_41_CO_UNCONNECTED[3:1],Gy2_reg_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mult_y_reg_n_0_[7][10] }),
        .O({NLW_Gy2_reg_i_41_O_UNCONNECTED[3:2],\mult_y_reg[7][10]_0 }),
        .S({1'b0,1'b0,Gy2_reg_i_44_n_0,Gy2_reg_i_45_n_0}));
  CARRY4 Gy2_reg_i_42
       (.CI(Gy2_reg_i_43_n_0),
        .CO({Gy2_reg_i_42_n_0,Gy2_reg_i_42_n_1,Gy2_reg_i_42_n_2,Gy2_reg_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[7][8] ,\mult_y_reg_n_0_[7][7] ,\mult_y_reg_n_0_[7][6] ,\mult_y_reg_n_0_[7][5] }),
        .O({Gy2_reg_i_42_n_4,Gy2_reg_i_42_n_5,Gy2_reg_i_42_n_6,Gy2_reg_i_42_n_7}),
        .S({Gy2_reg_i_46_n_0,Gy2_reg_i_47_n_0,Gy2_reg_i_48_n_0,Gy2_reg_i_49_n_0}));
  CARRY4 Gy2_reg_i_43
       (.CI(1'b0),
        .CO({Gy2_reg_i_43_n_0,Gy2_reg_i_43_n_1,Gy2_reg_i_43_n_2,Gy2_reg_i_43_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[7][4] ,\mult_y_reg_n_0_[7][3] ,\mult_y_reg_n_0_[7][2] ,\mult_y_reg_n_0_[7][1] }),
        .O({Gy2_reg_i_43_n_4,Gy2_reg_i_43_n_5,Gy2_reg_i_43_n_6,NLW_Gy2_reg_i_43_O_UNCONNECTED[0]}),
        .S({Gy2_reg_i_50_n_0,Gy2_reg_i_51_n_0,Gy2_reg_i_52_n_0,Gy2_reg_i_53_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    Gy2_reg_i_44
       (.I0(\mult_y_reg_n_0_[7][10] ),
        .I1(\mult_y_reg[8][9]_0 ),
        .O(Gy2_reg_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_45
       (.I0(\mult_y_reg_n_0_[7][10] ),
        .I1(C[9]),
        .O(Gy2_reg_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_46
       (.I0(\mult_y_reg_n_0_[7][8] ),
        .I1(C[8]),
        .O(Gy2_reg_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_47
       (.I0(\mult_y_reg_n_0_[7][7] ),
        .I1(C[7]),
        .O(Gy2_reg_i_47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_48
       (.I0(\mult_y_reg_n_0_[7][6] ),
        .I1(C[6]),
        .O(Gy2_reg_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_49
       (.I0(\mult_y_reg_n_0_[7][5] ),
        .I1(C[5]),
        .O(Gy2_reg_i_49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_5
       (.I0(\mult_y_reg_n_0_[1][1] ),
        .I1(Gy2_reg_i_6_n_6),
        .O(Gy_reg0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_50
       (.I0(\mult_y_reg_n_0_[7][4] ),
        .I1(C[4]),
        .O(Gy2_reg_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_51
       (.I0(\mult_y_reg_n_0_[7][3] ),
        .I1(C[3]),
        .O(Gy2_reg_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_52
       (.I0(\mult_y_reg_n_0_[7][2] ),
        .I1(C[2]),
        .O(Gy2_reg_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_53
       (.I0(\mult_y_reg_n_0_[7][1] ),
        .I1(C[1]),
        .O(Gy2_reg_i_53_n_0));
  CARRY4 Gy2_reg_i_54
       (.CI(Gy2_reg_i_55_n_0),
        .CO({NLW_Gy2_reg_i_54_CO_UNCONNECTED[3],\mult_y_reg[8][9]_0 ,NLW_Gy2_reg_i_54_CO_UNCONNECTED[1],Gy2_reg_i_54_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_Gy2_reg_i_54_O_UNCONNECTED[3:2],C[9:8]}),
        .S({1'b0,1'b1,\mult_y_reg_n_0_[8][9] ,\mult_y_reg_n_0_[8][9] }));
  CARRY4 Gy2_reg_i_55
       (.CI(Gx2_reg_i_21_n_0),
        .CO({Gy2_reg_i_55_n_0,Gy2_reg_i_55_n_1,Gy2_reg_i_55_n_2,Gy2_reg_i_55_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[8][7] ,\mult_y_reg_n_0_[8][6] ,\mult_y_reg_n_0_[8][5] ,\mult_y_reg_n_0_[8][4] }),
        .O(C[7:4]),
        .S({Gy2_reg_i_56_n_0,Gy2_reg_i_57_n_0,Gy2_reg_i_58_n_0,Gy2_reg_i_59_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_56
       (.I0(\mult_y_reg_n_0_[8][7] ),
        .I1(\mult_y_reg_n_0_[0][7] ),
        .O(Gy2_reg_i_56_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_57
       (.I0(\mult_y_reg_n_0_[8][6] ),
        .I1(\mult_y_reg_n_0_[0][6] ),
        .O(Gy2_reg_i_57_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_58
       (.I0(\mult_y_reg_n_0_[8][5] ),
        .I1(\mult_y_reg_n_0_[0][5] ),
        .O(Gy2_reg_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_59
       (.I0(\mult_y_reg_n_0_[8][4] ),
        .I1(\mult_y_reg_n_0_[0][4] ),
        .O(Gy2_reg_i_59_n_0));
  CARRY4 Gy2_reg_i_6
       (.CI(1'b0),
        .CO({Gy2_reg_i_6_n_0,Gy2_reg_i_6_n_1,Gy2_reg_i_6_n_2,Gy2_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({\mult_y_reg_n_0_[2][3] ,\mult_y_reg_n_0_[2][2] ,\mult_y_reg_n_0_[2][1] ,\mult_x_reg_n_0_[2][0] }),
        .O({Gy2_reg_i_6_n_4,Gy2_reg_i_6_n_5,Gy2_reg_i_6_n_6,Gy_reg0[0]}),
        .S({Gy2_reg_i_16_n_0,Gy2_reg_i_17_n_0,Gy2_reg_i_18_n_0,Gy2_reg_i_19_n_0}));
  CARRY4 Gy2_reg_i_7
       (.CI(Gy2_reg_i_20_n_0),
        .CO({NLW_Gy2_reg_i_7_CO_UNCONNECTED[3:2],Gy2_reg_i_7_n_2,Gy2_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Gy2_reg_i_7_O_UNCONNECTED[3],Gy2_reg_i_7_n_5,Gy2_reg_i_7_n_6,Gy2_reg_i_7_n_7}),
        .S({1'b0,Gy2_reg_0,Gy2_reg_i_22_n_6,Gy2_reg_i_22_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_8
       (.I0(\mult_y_reg_n_0_[1][8] ),
        .I1(Gy2_reg_i_7_n_7),
        .O(Gy2_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Gy2_reg_i_9
       (.I0(\mult_y_reg_n_0_[1][7] ),
        .I1(Gy2_reg_i_20_n_4),
        .O(Gy2_reg_i_9_n_0));
  FDRE \Gy_reg_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[0]),
        .Q(Gy_reg_reg[0]),
        .R(RSTP));
  FDRE \Gy_reg_reg[10] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[10]),
        .Q(Gy_reg_reg[10]),
        .R(RSTP));
  FDRE \Gy_reg_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[1]),
        .Q(Gy_reg_reg[1]),
        .R(RSTP));
  FDRE \Gy_reg_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[2]),
        .Q(Gy_reg_reg[2]),
        .R(RSTP));
  FDRE \Gy_reg_reg[3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[3]),
        .Q(Gy_reg_reg[3]),
        .R(RSTP));
  FDRE \Gy_reg_reg[4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[4]),
        .Q(Gy_reg_reg[4]),
        .R(RSTP));
  FDRE \Gy_reg_reg[5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[5]),
        .Q(Gy_reg_reg[5]),
        .R(RSTP));
  FDRE \Gy_reg_reg[6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[6]),
        .Q(Gy_reg_reg[6]),
        .R(RSTP));
  FDRE \Gy_reg_reg[7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[7]),
        .Q(Gy_reg_reg[7]),
        .R(RSTP));
  FDRE \Gy_reg_reg[8] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[8]),
        .Q(Gy_reg_reg[8]),
        .R(RSTP));
  FDRE \Gy_reg_reg[9] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(Gy_reg0[9]),
        .Q(Gy_reg_reg[9]),
        .R(RSTP));
  FDRE convolved_data_valid_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(pipe_valid),
        .Q(data_from_sobel_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \direction[0]_i_1 
       (.I0(pipe_valid),
        .I1(\direction_reg[1]_i_2_n_2 ),
        .O(\direction[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \direction[1]_i_1 
       (.I0(Gy_reg_reg[10]),
        .I1(pipe_valid),
        .I2(\direction_reg[1]_i_2_n_2 ),
        .I3(Gx_reg_reg[10]),
        .O(\direction[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1FE000007FEC0C60)) 
    \direction[1]_i_10 
       (.I0(\direction[1]_i_27_n_0 ),
        .I1(Gx_reg_reg[2]),
        .I2(Gx_reg_reg[10]),
        .I3(Gx_reg_reg[3]),
        .I4(\direction[1]_i_28_n_0 ),
        .I5(\direction[1]_i_29_n_0 ),
        .O(\direction[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6A00006A60FA60FA)) 
    \direction[1]_i_11 
       (.I0(Gx_reg_reg[1]),
        .I1(Gx_reg_reg[10]),
        .I2(Gx_reg_reg[0]),
        .I3(Gy_reg_reg[1]),
        .I4(Gy_reg_reg[10]),
        .I5(Gy_reg_reg[0]),
        .O(\direction[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0990600690066006)) 
    \direction[1]_i_12 
       (.I0(\direction[1]_i_22_n_0 ),
        .I1(Gx_reg_reg[7]),
        .I2(\direction[1]_i_23_n_0 ),
        .I3(Gx_reg_reg[6]),
        .I4(Gx_reg_reg[10]),
        .I5(\direction[1]_i_21_n_0 ),
        .O(\direction[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0660900960099009)) 
    \direction[1]_i_13 
       (.I0(\direction[1]_i_25_n_0 ),
        .I1(Gx_reg_reg[5]),
        .I2(\direction[1]_i_26_n_0 ),
        .I3(Gx_reg_reg[4]),
        .I4(Gx_reg_reg[10]),
        .I5(\direction[1]_i_24_n_0 ),
        .O(\direction[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2882288228828282)) 
    \direction[1]_i_14 
       (.I0(\direction[1]_i_30_n_0 ),
        .I1(\direction[1]_i_29_n_0 ),
        .I2(Gx_reg_reg[2]),
        .I3(Gx_reg_reg[10]),
        .I4(Gx_reg_reg[0]),
        .I5(Gx_reg_reg[1]),
        .O(\direction[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h966900000000CC33)) 
    \direction[1]_i_15 
       (.I0(Gy_reg_reg[10]),
        .I1(Gy_reg_reg[1]),
        .I2(Gx_reg_reg[10]),
        .I3(Gx_reg_reg[1]),
        .I4(Gy_reg_reg[0]),
        .I5(Gx_reg_reg[0]),
        .O(\direction[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \direction[1]_i_16 
       (.I0(Gx_reg_reg[7]),
        .I1(\direction[1]_i_21_n_0 ),
        .I2(Gx_reg_reg[6]),
        .I3(Gx_reg_reg[8]),
        .I4(Gx_reg_reg[10]),
        .I5(Gx_reg_reg[9]),
        .O(\direction[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \direction[1]_i_17 
       (.I0(Gy_reg_reg[8]),
        .I1(Gy_reg_reg[7]),
        .I2(\direction[1]_i_31_n_0 ),
        .I3(Gy_reg_reg[6]),
        .I4(Gy_reg_reg[10]),
        .I5(Gy_reg_reg[9]),
        .O(\direction[1]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \direction[1]_i_18 
       (.I0(Gx_reg_reg[7]),
        .I1(\direction[1]_i_21_n_0 ),
        .I2(Gx_reg_reg[6]),
        .O(\direction[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999995)) 
    \direction[1]_i_19 
       (.I0(Gy_reg_reg[9]),
        .I1(Gy_reg_reg[10]),
        .I2(Gy_reg_reg[6]),
        .I3(\direction[1]_i_31_n_0 ),
        .I4(Gy_reg_reg[7]),
        .I5(Gy_reg_reg[8]),
        .O(\direction[1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \direction[1]_i_20 
       (.I0(Gy_reg_reg[8]),
        .I1(Gy_reg_reg[7]),
        .I2(\direction[1]_i_31_n_0 ),
        .I3(Gy_reg_reg[6]),
        .I4(Gy_reg_reg[10]),
        .O(\direction[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \direction[1]_i_21 
       (.I0(Gx_reg_reg[5]),
        .I1(Gx_reg_reg[3]),
        .I2(Gx_reg_reg[0]),
        .I3(Gx_reg_reg[1]),
        .I4(Gx_reg_reg[2]),
        .I5(Gx_reg_reg[4]),
        .O(\direction[1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h9995)) 
    \direction[1]_i_22 
       (.I0(Gy_reg_reg[7]),
        .I1(Gy_reg_reg[10]),
        .I2(Gy_reg_reg[6]),
        .I3(\direction[1]_i_31_n_0 ),
        .O(\direction[1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \direction[1]_i_23 
       (.I0(Gy_reg_reg[6]),
        .I1(Gy_reg_reg[10]),
        .I2(\direction[1]_i_31_n_0 ),
        .O(\direction[1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[1]_i_24 
       (.I0(Gx_reg_reg[3]),
        .I1(Gx_reg_reg[0]),
        .I2(Gx_reg_reg[1]),
        .I3(Gx_reg_reg[2]),
        .O(\direction[1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \direction[1]_i_25 
       (.I0(Gy_reg_reg[5]),
        .I1(Gy_reg_reg[10]),
        .I2(\direction[1]_i_32_n_0 ),
        .O(\direction[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \direction[1]_i_26 
       (.I0(Gy_reg_reg[4]),
        .I1(Gy_reg_reg[10]),
        .I2(Gy_reg_reg[3]),
        .I3(Gy_reg_reg[0]),
        .I4(Gy_reg_reg[1]),
        .I5(Gy_reg_reg[2]),
        .O(\direction[1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \direction[1]_i_27 
       (.I0(Gx_reg_reg[0]),
        .I1(Gx_reg_reg[1]),
        .O(\direction[1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \direction[1]_i_28 
       (.I0(Gy_reg_reg[3]),
        .I1(Gy_reg_reg[2]),
        .I2(Gy_reg_reg[1]),
        .I3(Gy_reg_reg[0]),
        .I4(Gy_reg_reg[10]),
        .O(\direction[1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \direction[1]_i_29 
       (.I0(Gy_reg_reg[2]),
        .I1(Gy_reg_reg[10]),
        .I2(Gy_reg_reg[0]),
        .I3(Gy_reg_reg[1]),
        .O(\direction[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFE0001FF01FFFE00)) 
    \direction[1]_i_30 
       (.I0(Gx_reg_reg[0]),
        .I1(Gx_reg_reg[1]),
        .I2(Gx_reg_reg[2]),
        .I3(Gx_reg_reg[10]),
        .I4(Gx_reg_reg[3]),
        .I5(\direction[1]_i_28_n_0 ),
        .O(\direction[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \direction[1]_i_31 
       (.I0(Gy_reg_reg[5]),
        .I1(Gy_reg_reg[3]),
        .I2(Gy_reg_reg[0]),
        .I3(Gy_reg_reg[1]),
        .I4(Gy_reg_reg[2]),
        .I5(Gy_reg_reg[4]),
        .O(\direction[1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \direction[1]_i_32 
       (.I0(Gy_reg_reg[4]),
        .I1(Gy_reg_reg[2]),
        .I2(Gy_reg_reg[1]),
        .I3(Gy_reg_reg[0]),
        .I4(Gy_reg_reg[3]),
        .O(\direction[1]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \direction[1]_i_4 
       (.I0(\direction[1]_i_16_n_0 ),
        .I1(\direction[1]_i_17_n_0 ),
        .O(\direction[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1FE000007FEC0C60)) 
    \direction[1]_i_5 
       (.I0(\direction[1]_i_18_n_0 ),
        .I1(Gx_reg_reg[8]),
        .I2(Gx_reg_reg[10]),
        .I3(Gx_reg_reg[9]),
        .I4(\direction[1]_i_19_n_0 ),
        .I5(\direction[1]_i_20_n_0 ),
        .O(\direction[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \direction[1]_i_6 
       (.I0(\direction[1]_i_17_n_0 ),
        .I1(\direction[1]_i_16_n_0 ),
        .O(\direction[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0990600690066006)) 
    \direction[1]_i_7 
       (.I0(\direction[1]_i_19_n_0 ),
        .I1(Gx_reg_reg[9]),
        .I2(\direction[1]_i_20_n_0 ),
        .I3(Gx_reg_reg[8]),
        .I4(Gx_reg_reg[10]),
        .I5(\direction[1]_i_18_n_0 ),
        .O(\direction[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1FE000007FEC0C60)) 
    \direction[1]_i_8 
       (.I0(\direction[1]_i_21_n_0 ),
        .I1(Gx_reg_reg[6]),
        .I2(Gx_reg_reg[10]),
        .I3(Gx_reg_reg[7]),
        .I4(\direction[1]_i_22_n_0 ),
        .I5(\direction[1]_i_23_n_0 ),
        .O(\direction[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000057A850287FF8)) 
    \direction[1]_i_9 
       (.I0(Gx_reg_reg[10]),
        .I1(\direction[1]_i_24_n_0 ),
        .I2(Gx_reg_reg[4]),
        .I3(Gx_reg_reg[5]),
        .I4(\direction[1]_i_25_n_0 ),
        .I5(\direction[1]_i_26_n_0 ),
        .O(\direction[1]_i_9_n_0 ));
  FDRE \direction_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\direction[0]_i_1_n_0 ),
        .Q(dir_from_sobel[0]),
        .R(1'b0));
  FDRE \direction_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\direction[1]_i_1_n_0 ),
        .Q(dir_from_sobel[1]),
        .R(1'b0));
  CARRY4 \direction_reg[1]_i_2 
       (.CI(\direction_reg[1]_i_3_n_0 ),
        .CO({\NLW_direction_reg[1]_i_2_CO_UNCONNECTED [3:2],\direction_reg[1]_i_2_n_2 ,\direction_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\direction[1]_i_4_n_0 ,\direction[1]_i_5_n_0 }),
        .O(\NLW_direction_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\direction[1]_i_6_n_0 ,\direction[1]_i_7_n_0 }));
  CARRY4 \direction_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\direction_reg[1]_i_3_n_0 ,\direction_reg[1]_i_3_n_1 ,\direction_reg[1]_i_3_n_2 ,\direction_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\direction[1]_i_8_n_0 ,\direction[1]_i_9_n_0 ,\direction[1]_i_10_n_0 ,\direction[1]_i_11_n_0 }),
        .O(\NLW_direction_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\direction[1]_i_12_n_0 ,\direction[1]_i_13_n_0 ,\direction[1]_i_14_n_0 ,\direction[1]_i_15_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[0]_i_1 
       (.I0(\magnitude_reg[0]_0 ),
        .O(sqrt_return));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[1]_i_1 
       (.I0(\magnitude_reg[1]_0 ),
        .O(sqrt_return0));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[1]_i_25 
       (.I0(Gx2_reg_n_102),
        .I1(Gy2_reg_n_102),
        .O(\magnitude[1]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[1]_i_26 
       (.I0(Gx2_reg_n_103),
        .I1(Gy2_reg_n_103),
        .O(\magnitude[1]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[1]_i_27 
       (.I0(Gx2_reg_n_104),
        .I1(Gy2_reg_n_104),
        .O(\magnitude[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[1]_i_28 
       (.I0(Gx2_reg_n_105),
        .I1(Gy2_reg_n_105),
        .O(\magnitude[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[2]_i_1 
       (.I0(\magnitude_reg[2]_0 ),
        .O(p_2_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[3]_i_1 
       (.I0(\magnitude_reg[3]_0 ),
        .O(p_2_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[3]_i_22 
       (.I0(Gx2_reg_n_85),
        .O(\magnitude[3]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_23 
       (.I0(Gx2_reg_n_85),
        .I1(Gy2_reg_n_85),
        .O(\magnitude[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_29 
       (.I0(Gx2_reg_n_86),
        .I1(Gy2_reg_n_86),
        .O(\magnitude[3]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_30 
       (.I0(Gx2_reg_n_87),
        .I1(Gy2_reg_n_87),
        .O(\magnitude[3]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_31 
       (.I0(Gx2_reg_n_88),
        .I1(Gy2_reg_n_88),
        .O(\magnitude[3]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_32 
       (.I0(Gx2_reg_n_89),
        .I1(Gy2_reg_n_89),
        .O(\magnitude[3]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_33 
       (.I0(Gx2_reg_n_98),
        .I1(Gy2_reg_n_98),
        .O(\magnitude[3]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_34 
       (.I0(Gx2_reg_n_99),
        .I1(Gy2_reg_n_99),
        .O(\magnitude[3]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_35 
       (.I0(Gx2_reg_n_100),
        .I1(Gy2_reg_n_100),
        .O(\magnitude[3]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[3]_i_36 
       (.I0(Gx2_reg_n_101),
        .I1(Gy2_reg_n_101),
        .O(\magnitude[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[4]_i_1 
       (.I0(\magnitude_reg[4]_0 ),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[5]_i_1 
       (.I0(\magnitude_reg[5]_0 ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[5]_i_25 
       (.I0(Gx2_reg_n_94),
        .I1(Gy2_reg_n_94),
        .O(\magnitude[5]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[5]_i_26 
       (.I0(Gx2_reg_n_95),
        .I1(Gy2_reg_n_95),
        .O(\magnitude[5]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[5]_i_27 
       (.I0(Gx2_reg_n_96),
        .I1(Gy2_reg_n_96),
        .O(\magnitude[5]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[5]_i_28 
       (.I0(Gx2_reg_n_97),
        .I1(Gy2_reg_n_97),
        .O(\magnitude[5]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[6]_i_1 
       (.I0(\magnitude_reg[6]_0 ),
        .O(p_2_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_1 
       (.I0(pipe_valid),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \magnitude[7]_i_2 
       (.I0(\magnitude_reg[7]_0 ),
        .O(p_2_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_66 
       (.I0(Gx2_reg_n_90),
        .I1(Gy2_reg_n_90),
        .O(\magnitude[7]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_67 
       (.I0(Gx2_reg_n_91),
        .I1(Gy2_reg_n_91),
        .O(\magnitude[7]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_68 
       (.I0(Gx2_reg_n_92),
        .I1(Gy2_reg_n_92),
        .O(\magnitude[7]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \magnitude[7]_i_69 
       (.I0(Gx2_reg_n_93),
        .I1(Gy2_reg_n_93),
        .O(\magnitude[7]_i_69_n_0 ));
  FDRE \magnitude_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sqrt_return),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \magnitude_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(sqrt_return0),
        .Q(Q[1]),
        .R(p_0_in));
  CARRY4 \magnitude_reg[1]_i_20 
       (.CI(1'b0),
        .CO({\magnitude_reg[1]_i_20_n_0 ,\magnitude_reg[1]_i_20_n_1 ,\magnitude_reg[1]_i_20_n_2 ,\magnitude_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({Gx2_reg_n_102,Gx2_reg_n_103,Gx2_reg_n_104,Gx2_reg_n_105}),
        .O(O),
        .S({\magnitude[1]_i_25_n_0 ,\magnitude[1]_i_26_n_0 ,\magnitude[1]_i_27_n_0 ,\magnitude[1]_i_28_n_0 }));
  FDRE \magnitude_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_2_in[0]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \magnitude_reg[3] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(Q[3]),
        .R(p_0_in));
  CARRY4 \magnitude_reg[3]_i_15 
       (.CI(\magnitude_reg[3]_i_21_n_0 ),
        .CO({\NLW_magnitude_reg[3]_i_15_CO_UNCONNECTED [3:2],CO,\NLW_magnitude_reg[3]_i_15_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\magnitude[3]_i_22_n_0 }),
        .O({\NLW_magnitude_reg[3]_i_15_O_UNCONNECTED [3:1],Gx2_reg_4}),
        .S({1'b0,1'b0,1'b1,\magnitude[3]_i_23_n_0 }));
  CARRY4 \magnitude_reg[3]_i_21 
       (.CI(\magnitude_reg[7]_i_53_n_0 ),
        .CO({\magnitude_reg[3]_i_21_n_0 ,\magnitude_reg[3]_i_21_n_1 ,\magnitude_reg[3]_i_21_n_2 ,\magnitude_reg[3]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({Gx2_reg_n_86,Gx2_reg_n_87,Gx2_reg_n_88,Gx2_reg_n_89}),
        .O(Gx2_reg_3),
        .S({\magnitude[3]_i_29_n_0 ,\magnitude[3]_i_30_n_0 ,\magnitude[3]_i_31_n_0 ,\magnitude[3]_i_32_n_0 }));
  CARRY4 \magnitude_reg[3]_i_24 
       (.CI(\magnitude_reg[1]_i_20_n_0 ),
        .CO({\magnitude_reg[3]_i_24_n_0 ,\magnitude_reg[3]_i_24_n_1 ,\magnitude_reg[3]_i_24_n_2 ,\magnitude_reg[3]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({Gx2_reg_n_98,Gx2_reg_n_99,Gx2_reg_n_100,Gx2_reg_n_101}),
        .O(Gx2_reg_0),
        .S({\magnitude[3]_i_33_n_0 ,\magnitude[3]_i_34_n_0 ,\magnitude[3]_i_35_n_0 ,\magnitude[3]_i_36_n_0 }));
  FDRE \magnitude_reg[4] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \magnitude_reg[5] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(Q[5]),
        .R(p_0_in));
  CARRY4 \magnitude_reg[5]_i_20 
       (.CI(\magnitude_reg[3]_i_24_n_0 ),
        .CO({\magnitude_reg[5]_i_20_n_0 ,\magnitude_reg[5]_i_20_n_1 ,\magnitude_reg[5]_i_20_n_2 ,\magnitude_reg[5]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({Gx2_reg_n_94,Gx2_reg_n_95,Gx2_reg_n_96,Gx2_reg_n_97}),
        .O(Gx2_reg_1),
        .S({\magnitude[5]_i_25_n_0 ,\magnitude[5]_i_26_n_0 ,\magnitude[5]_i_27_n_0 ,\magnitude[5]_i_28_n_0 }));
  FDRE \magnitude_reg[6] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \magnitude_reg[7] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(Q[7]),
        .R(p_0_in));
  CARRY4 \magnitude_reg[7]_i_53 
       (.CI(\magnitude_reg[5]_i_20_n_0 ),
        .CO({\magnitude_reg[7]_i_53_n_0 ,\magnitude_reg[7]_i_53_n_1 ,\magnitude_reg[7]_i_53_n_2 ,\magnitude_reg[7]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({Gx2_reg_n_90,Gx2_reg_n_91,Gx2_reg_n_92,Gx2_reg_n_93}),
        .O(Gx2_reg_2),
        .S({\magnitude[7]_i_66_n_0 ,\magnitude[7]_i_67_n_0 ,\magnitude[7]_i_68_n_0 ,\magnitude[7]_i_69_n_0 }));
  FDRE mult_valid_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(E),
        .Q(mult_valid),
        .R(1'b0));
  FDRE \mult_x_reg[2][0] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [16]),
        .Q(\mult_x_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [0]),
        .Q(\mult_x_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [1]),
        .Q(\mult_x_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [2]),
        .Q(\mult_x_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [3]),
        .Q(\mult_x_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [4]),
        .Q(\mult_x_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [5]),
        .Q(\mult_x_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [6]),
        .Q(\mult_x_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \mult_x_reg[2][9] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[2][9]_0 [7]),
        .Q(\mult_x_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [24]),
        .Q(\mult_x_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [25]),
        .Q(\mult_x_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [26]),
        .Q(\mult_x_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [27]),
        .Q(\mult_x_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [28]),
        .Q(\mult_x_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [29]),
        .Q(\mult_x_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [30]),
        .Q(\mult_x_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \mult_x_reg[3][8] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [31]),
        .Q(\mult_x_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][10] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [7]),
        .Q(\mult_x_reg_n_0_[5][10] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [32]),
        .Q(\mult_x_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [0]),
        .Q(\mult_x_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [1]),
        .Q(\mult_x_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [2]),
        .Q(\mult_x_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [3]),
        .Q(\mult_x_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [4]),
        .Q(\mult_x_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [5]),
        .Q(\mult_x_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \mult_x_reg[5][8] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_x_reg[5][10]_1 [6]),
        .Q(\mult_x_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][0] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [33]),
        .Q(\mult_x_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [34]),
        .Q(\mult_x_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [35]),
        .Q(\mult_x_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [36]),
        .Q(\mult_x_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [37]),
        .Q(\mult_x_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [38]),
        .Q(\mult_x_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [39]),
        .Q(\mult_x_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \mult_x_reg[6][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [40]),
        .Q(\mult_x_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][0] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [0]),
        .Q(\mult_y_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [1]),
        .Q(\mult_y_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [2]),
        .Q(\mult_y_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [3]),
        .Q(\mult_y_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [4]),
        .Q(\mult_y_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [5]),
        .Q(\mult_y_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [6]),
        .Q(\mult_y_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \mult_y_reg[0][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [7]),
        .Q(\mult_y_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [8]),
        .Q(\mult_y_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [9]),
        .Q(\mult_y_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [10]),
        .Q(\mult_y_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [11]),
        .Q(\mult_y_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [12]),
        .Q(\mult_y_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [13]),
        .Q(\mult_y_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [14]),
        .Q(\mult_y_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \mult_y_reg[1][8] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [15]),
        .Q(\mult_y_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \mult_y_reg[2][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [17]),
        .Q(\mult_y_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \mult_y_reg[2][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [18]),
        .Q(\mult_y_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \mult_y_reg[2][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [19]),
        .Q(\mult_y_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \mult_y_reg[2][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [20]),
        .Q(\mult_y_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \mult_y_reg[2][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [21]),
        .Q(\mult_y_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \mult_y_reg[2][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [22]),
        .Q(\mult_y_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \mult_y_reg[2][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [23]),
        .Q(\mult_y_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [0]),
        .Q(\mult_y_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [1]),
        .Q(\mult_y_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [2]),
        .Q(\mult_y_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [3]),
        .Q(\mult_y_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [4]),
        .Q(\mult_y_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [5]),
        .Q(\mult_y_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [6]),
        .Q(\mult_y_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \mult_y_reg[6][9] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[6][9]_1 [7]),
        .Q(\mult_y_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][10] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [7]),
        .Q(\mult_y_reg_n_0_[7][10] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][1] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [41]),
        .Q(\mult_y_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][2] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [0]),
        .Q(\mult_y_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][3] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [1]),
        .Q(\mult_y_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][4] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [2]),
        .Q(\mult_y_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][5] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [3]),
        .Q(\mult_y_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][6] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [4]),
        .Q(\mult_y_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][7] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [5]),
        .Q(\mult_y_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \mult_y_reg[7][8] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[7][10]_1 [6]),
        .Q(\mult_y_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][0] 
       (.C(axi_clk),
        .CE(E),
        .D(\mult_y_reg[8][0]_0 [42]),
        .Q(\mult_y_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][1] 
       (.C(axi_clk),
        .CE(E),
        .D(D[0]),
        .Q(\mult_y_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][2] 
       (.C(axi_clk),
        .CE(E),
        .D(D[1]),
        .Q(\mult_y_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][3] 
       (.C(axi_clk),
        .CE(E),
        .D(D[2]),
        .Q(\mult_y_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][4] 
       (.C(axi_clk),
        .CE(E),
        .D(D[3]),
        .Q(\mult_y_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][5] 
       (.C(axi_clk),
        .CE(E),
        .D(D[4]),
        .Q(\mult_y_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][6] 
       (.C(axi_clk),
        .CE(E),
        .D(D[5]),
        .Q(\mult_y_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][7] 
       (.C(axi_clk),
        .CE(E),
        .D(D[6]),
        .Q(\mult_y_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE \mult_y_reg[8][9] 
       (.C(axi_clk),
        .CE(E),
        .D(D[7]),
        .Q(\mult_y_reg_n_0_[8][9] ),
        .R(1'b0));
  FDRE pipe_valid_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(sum_valid),
        .Q(pipe_valid),
        .R(1'b0));
  FDRE sum_valid_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(mult_valid),
        .Q(sum_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \totalPixelCounter[0]_i_1__1 
       (.I0(data_from_sobel_valid),
        .I1(mag_to_nms_valid),
        .O(convolved_data_valid_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \totalPixelCounter[0]_i_1__2 
       (.I0(data_from_sobel_valid),
        .I1(dir_to_nms_valid),
        .O(convolved_data_valid_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    \totalPixelCounter[0]_i_4__1 
       (.I0(data_from_sobel_valid),
        .I1(mag_to_nms_valid),
        .O(convolved_data_valid_reg_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
