<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>OSS-7: Open Source Stack for DASH7 Alliance Protocol: /home/glenn/projects/oss7/stack/framework/hal/chips/efm32hg/CMSIS/device/include/efm32hg308f32.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OSS-7: Open Source Stack for DASH7 Alliance Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('efm32hg308f32_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">efm32hg308f32.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="efm32hg308f32_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __SILICON_LABS_EFM32HG308F32_H__</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __SILICON_LABS_EFM32HG308F32_H__</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32.html#ga666eb0caeb12ec0e281415592ae89083">   52</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___e_f_m32_h_g108_f32.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/******  Cortex-M0+ Processor Exceptions Numbers *****************************************/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   55</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14,                </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   56</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>      = -13,                </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   57</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>         = -5,                 </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">   58</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>         = -2,                 </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">   59</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>        = -1,                 </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/******  EFM32HG Peripheral Interrupt Numbers *********************************************/</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">   62</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>            = 0,  </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a2b0ef649b523e210cc63ccda4d064df3">   63</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a2b0ef649b523e210cc63ccda4d064df3">GPIO_EVEN_IRQn</a>      = 1,  </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87">   64</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a>         = 2,  </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ae223fc1eebe9a7bbfc028343d94d6e35">   65</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ae223fc1eebe9a7bbfc028343d94d6e35">ACMP0_IRQn</a>          = 3,  </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">   66</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>           = 5,  </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083aea7f153c746f85b7c55712687c96b582">   67</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083aea7f153c746f85b7c55712687c96b582">GPIO_ODD_IRQn</a>       = 6,  </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9">   68</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a>         = 7,  </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a75af83fb3bed944f1b92450af491fecd">   69</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a75af83fb3bed944f1b92450af491fecd">USART1_RX_IRQn</a>      = 8,  </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a68bc0d6bee99e8b96ee215f7becd44df">   70</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a68bc0d6bee99e8b96ee215f7becd44df">USART1_TX_IRQn</a>      = 9,  </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a">   71</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a">LEUART0_IRQn</a>        = 10, </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a72b656ddbfd6c04acec371b18bc0c153">   72</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a72b656ddbfd6c04acec371b18bc0c153">PCNT0_IRQn</a>          = 11, </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">   73</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>            = 12, </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a6242def5217d671f394e5cf4fa1827ec">   74</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a6242def5217d671f394e5cf4fa1827ec">CMU_IRQn</a>            = 13, </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ae51ac365d90523f2d68ec5689b4d1c9c">   75</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ae51ac365d90523f2d68ec5689b4d1c9c">VCMP_IRQn</a>           = 14, </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ab1ccf928eff148e2df2c7c7718e0060d">   76</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ab1ccf928eff148e2df2c7c7718e0060d">MSC_IRQn</a>            = 15, </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a16dbad1e7d96478cf991f1db8716417e">   77</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a16dbad1e7d96478cf991f1db8716417e">USART0_RX_IRQn</a>      = 17, </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a732083d412e101cc4ae6dd729020caff">   78</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a732083d412e101cc4ae6dd729020caff">USART0_TX_IRQn</a>      = 18, </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">   79</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>            = 19, </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48">   80</a></span>&#160;  <a class="code" href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a>         = 20, </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;} <a class="code" href="group___e_f_m32_h_g308_f32.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___core.html#ga4127d1b31aaf336fab3d7329d117f448">   88</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0 </span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___core.html#gaddbae1a1b57539f398eb5546a17de8f6">   89</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT            1 </span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___core.html#gae3fe3587d5100c787e02102ce3944460">   90</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          2 </span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___core.html#gab58771b4ec03f9bdddc84770f7c95c68">   91</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0 </span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga60fe536dce02ebfa09d4b5012756fd90">  101</a></span>&#160;<span class="preprocessor">#define _EFM32_HAPPY_FAMILY             1 </span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga06993c55f195887a7892bba03ab3cc79">  102</a></span>&#160;<span class="preprocessor">#define _EFM_DEVICE                       </span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gadfe7757d548718f80cc349d4c7911ad1">  103</a></span>&#160;<span class="preprocessor">#define _SILICON_LABS_32B_PLATFORM_1      </span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga9a2185e66f1c6a74956fcbaa182401b5">  104</a></span>&#160;<span class="preprocessor">#define _SILICON_LABS_32B_PLATFORM      1 </span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/* If part number is not defined as compiler option, define it */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if !defined(EFM32HG308F32)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga71584c441609af1f27f43a7945df5fd7">  108</a></span>&#160;<span class="preprocessor">#define EFM32HG308F32    1 </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga5994ee86b71661d2fa5e0d60f2daf0d6">  112</a></span>&#160;<span class="preprocessor">#define PART_NUMBER          &quot;EFM32HG308F32&quot; </span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga0e35a63bc5d79f4164ff816ab6bc70fc">  115</a></span>&#160;<span class="preprocessor">#define FLASH_MEM_BASE       ((uint32_t) 0x0UL)        </span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gad4b34f0b3559966cb5a4ce4924d5a5d7">  116</a></span>&#160;<span class="preprocessor">#define FLASH_MEM_SIZE       ((uint32_t) 0x10000000UL) </span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gabb2ef7f701ffeab87e489e9d1e10b148">  117</a></span>&#160;<span class="preprocessor">#define FLASH_MEM_END        ((uint32_t) 0xFFFFFFFUL)  </span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaf87fd793b16afea735817c3bf9ce8ac5">  118</a></span>&#160;<span class="preprocessor">#define FLASH_MEM_BITS       ((uint32_t) 0x28UL)       </span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gac3c6acf0860c2b08369da6f66dc7db41">  119</a></span>&#160;<span class="preprocessor">#define AES_MEM_BASE         ((uint32_t) 0x400E0000UL) </span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga91390e861c462be625aadddaa7ca0f76">  120</a></span>&#160;<span class="preprocessor">#define AES_MEM_SIZE         ((uint32_t) 0x400UL)      </span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga7b4e633248260e0b274bab8eaf0e34e7">  121</a></span>&#160;<span class="preprocessor">#define AES_MEM_END          ((uint32_t) 0x400E03FFUL) </span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga3b80c147f0b7702cc2eeda0f059a43f1">  122</a></span>&#160;<span class="preprocessor">#define AES_MEM_BITS         ((uint32_t) 0x10UL)       </span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga3d3064a8b53892c1d2980eb732a40a7f">  123</a></span>&#160;<span class="preprocessor">#define USBC_MEM_BASE        ((uint32_t) 0x40100000UL) </span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga7ed42854fec4886214fe0b89b42bbc47">  124</a></span>&#160;<span class="preprocessor">#define USBC_MEM_SIZE        ((uint32_t) 0x40000UL)    </span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gad608ecaffe800805fde44eadf9b560d5">  125</a></span>&#160;<span class="preprocessor">#define USBC_MEM_END         ((uint32_t) 0x4013FFFFUL) </span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gab93098418400ca10a230797e63ed5b54">  126</a></span>&#160;<span class="preprocessor">#define USBC_MEM_BITS        ((uint32_t) 0x18UL)       </span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga46ab71255f6da2fcd617bd33dfb3c202">  127</a></span>&#160;<span class="preprocessor">#define PER_MEM_BASE         ((uint32_t) 0x40000000UL) </span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga1400ebf17a17c2eead5ccca811cca387">  128</a></span>&#160;<span class="preprocessor">#define PER_MEM_SIZE         ((uint32_t) 0xE0000UL)    </span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gae450c39dce790f2831d1d0be8a88b5a6">  129</a></span>&#160;<span class="preprocessor">#define PER_MEM_END          ((uint32_t) 0x400DFFFFUL) </span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga68761796c8bf5edb78552cd9ca4d1c40">  130</a></span>&#160;<span class="preprocessor">#define PER_MEM_BITS         ((uint32_t) 0x20UL)       </span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaaabb815afa7349a3515b55233083b28d">  131</a></span>&#160;<span class="preprocessor">#define RAM_MEM_BASE         ((uint32_t) 0x20000000UL) </span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga0e28b64b617c6ed6cd921da22b52280d">  132</a></span>&#160;<span class="preprocessor">#define RAM_MEM_SIZE         ((uint32_t) 0x40000UL)    </span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaa03c331a0db52d7edb4ffe87c1a26862">  133</a></span>&#160;<span class="preprocessor">#define RAM_MEM_END          ((uint32_t) 0x2003FFFFUL) </span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga1d8944f803394f06753f9949ea9916fe">  134</a></span>&#160;<span class="preprocessor">#define RAM_MEM_BITS         ((uint32_t) 0x18UL)       </span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaed267601381fbdf84ef45044198773ec">  135</a></span>&#160;<span class="preprocessor">#define DEVICE_MEM_BASE      ((uint32_t) 0xF0040000UL) </span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga40929fe402deab9f213c5f93395ef620">  136</a></span>&#160;<span class="preprocessor">#define DEVICE_MEM_SIZE      ((uint32_t) 0x1000UL)     </span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga15eec4a05025644f990e2293036fa9b4">  137</a></span>&#160;<span class="preprocessor">#define DEVICE_MEM_END       ((uint32_t) 0xF0040FFFUL) </span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga51ac5f1189c55df36116a305d6b3fcce">  138</a></span>&#160;<span class="preprocessor">#define DEVICE_MEM_BITS      ((uint32_t) 0x12UL)       </span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaa841d55d7fef0708b85297554d599428">  139</a></span>&#160;<span class="preprocessor">#define RAM_CODE_MEM_BASE    ((uint32_t) 0x10000000UL) </span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga1de88576fddfa885f2e2a24ffdf656f3">  140</a></span>&#160;<span class="preprocessor">#define RAM_CODE_MEM_SIZE    ((uint32_t) 0x20000UL)    </span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gadad6391982e679275019ac25837e8e23">  141</a></span>&#160;<span class="preprocessor">#define RAM_CODE_MEM_END     ((uint32_t) 0x1001FFFFUL) </span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaacb369c98dcfcdb73ec6ccb469ea4e39">  142</a></span>&#160;<span class="preprocessor">#define RAM_CODE_MEM_BITS    ((uint32_t) 0x17UL)       </span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  145</a></span>&#160;<span class="preprocessor">#define FLASH_BASE           (0x00000000UL) </span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gae69620948dea1b76e0ab7843ab719db7">  146</a></span>&#160;<span class="preprocessor">#define FLASH_SIZE           (0x00008000UL) </span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga4cc14e2c99ae7f8e5a8e371d03c8532c">  147</a></span>&#160;<span class="preprocessor">#define FLASH_PAGE_SIZE      1024           </span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga05e8f3d2e5868754a7cd88614955aecc">  148</a></span>&#160;<span class="preprocessor">#define SRAM_BASE            (0x20000000UL) </span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga10a9c742edabf5e945a1c509b7e1451e">  149</a></span>&#160;<span class="preprocessor">#define SRAM_SIZE            (0x00002000UL) </span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga2b7180ed347a0e902c5765deb46e650e">  150</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV        0x001          </span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga2c3bc92832d253b94bfa2840bf7fcfd3">  151</a></span>&#160;<span class="preprocessor">#define PRS_CHAN_COUNT       6              </span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga3cec723aa225c0767466f38e8449602c">  152</a></span>&#160;<span class="preprocessor">#define DMA_CHAN_COUNT       6              </span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga4b9205dd7a36d3c32fdc514384ba4fa4">  155</a></span>&#160;<span class="preprocessor">#define AFCHAN_MAX           42</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gafead69bb7e73d3b2d9d7feb52953e087">  156</a></span>&#160;<span class="preprocessor">#define AFCHANLOC_MAX        7</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaab0a9d7158d25d628eedaa2716313750">  158</a></span>&#160;<span class="preprocessor">#define AFACHAN_MAX          27</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Part number capabilities */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga3f8a4a523787ae9e3797e5f10a0996a4">  162</a></span>&#160;<span class="preprocessor">#define TIMER_PRESENT         </span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gae10e24241b3ab84cdb376c3b307c757d">  163</a></span>&#160;<span class="preprocessor">#define TIMER_COUNT         3 </span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga8fa1b4aceecdce8d55784699ba61e43a">  164</a></span>&#160;<span class="preprocessor">#define ACMP_PRESENT          </span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaf699e5d5d5575124cca033aa73084d0f">  165</a></span>&#160;<span class="preprocessor">#define ACMP_COUNT          1 </span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga4e2f433f2553aaaeeff942a1a18730ba">  166</a></span>&#160;<span class="preprocessor">#define USART_PRESENT         </span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaa11901a27e2ecbd944e810b04aa419f6">  167</a></span>&#160;<span class="preprocessor">#define USART_COUNT         2 </span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga808e0cec3c725eaf63e7471e7185057b">  168</a></span>&#160;<span class="preprocessor">#define LEUART_PRESENT        </span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga891ab1958b421f83f876a9bc1041a284">  169</a></span>&#160;<span class="preprocessor">#define LEUART_COUNT        1 </span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga58cf7e8cea5dd9a511b19dccd7d39a61">  170</a></span>&#160;<span class="preprocessor">#define PCNT_PRESENT          </span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gafaffe695ca95e6174ce859508feb197d">  171</a></span>&#160;<span class="preprocessor">#define PCNT_COUNT          1 </span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gab4455e79a6b288a58fe82d68b2dbefa9">  172</a></span>&#160;<span class="preprocessor">#define I2C_PRESENT           </span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga9dd9072626cd21a707b11d41ee4d3305">  173</a></span>&#160;<span class="preprocessor">#define I2C_COUNT           1 </span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gadfc00f97dae1825a4aef6c6f26fe4296">  174</a></span>&#160;<span class="preprocessor">#define DMA_PRESENT</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga1ed8aa444e1114863dd7966c0ac02a60">  175</a></span>&#160;<span class="preprocessor">#define DMA_COUNT           1</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga2df10d9c8af7af83575d57e45eacff96">  176</a></span>&#160;<span class="preprocessor">#define LE_PRESENT</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga2df876299e2b2dea7701ce02499cd8d3">  177</a></span>&#160;<span class="preprocessor">#define LE_COUNT            1</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga816b8ba0542b4a6918e17c157a16ff03">  178</a></span>&#160;<span class="preprocessor">#define USBC_PRESENT</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gadc905aefb107737b13ad434bcf166a74">  179</a></span>&#160;<span class="preprocessor">#define USBC_COUNT          1</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga9554255a8b3b7a49ab9e1f6c0ef62f2e">  180</a></span>&#160;<span class="preprocessor">#define USBLE_PRESENT</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gad93e24f4c42100ee0b5869559d918343">  181</a></span>&#160;<span class="preprocessor">#define USBLE_COUNT         1</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga3717f4926df08a474207997be03c0ebb">  182</a></span>&#160;<span class="preprocessor">#define USB_PRESENT</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gad750606414796e79af4e2b140aa155c4">  183</a></span>&#160;<span class="preprocessor">#define USB_COUNT           1</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gad529b416c7e7b478af2f8554fff72113">  184</a></span>&#160;<span class="preprocessor">#define MSC_PRESENT</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga9468d6d8be6f6c8721f10105bfeed1a0">  185</a></span>&#160;<span class="preprocessor">#define MSC_COUNT           1</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gac46a7cde61219916695328a524123e71">  186</a></span>&#160;<span class="preprocessor">#define EMU_PRESENT</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga341716ddb65caea911feebb51dd60f02">  187</a></span>&#160;<span class="preprocessor">#define EMU_COUNT           1</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gabf8b419f6ba69acd2e389b0e610b3fce">  188</a></span>&#160;<span class="preprocessor">#define RMU_PRESENT</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga2823806777f93e8072f2fbe90e620766">  189</a></span>&#160;<span class="preprocessor">#define RMU_COUNT           1</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga0823d99bb9c4efee66cb0ceb6289f1dc">  190</a></span>&#160;<span class="preprocessor">#define CMU_PRESENT</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga363ddb9ce8ae1a80210e1baf446154d1">  191</a></span>&#160;<span class="preprocessor">#define CMU_COUNT           1</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga3b4587dd343257305452d0e1459f71df">  192</a></span>&#160;<span class="preprocessor">#define PRS_PRESENT</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga45f4e7d89cdaf08ad266b23cf2b7375f">  193</a></span>&#160;<span class="preprocessor">#define PRS_COUNT           1</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gae719e963595ff14de631f6e98064a55f">  194</a></span>&#160;<span class="preprocessor">#define GPIO_PRESENT</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaa41e7bed2d404011da2ffee2acf7d2c6">  195</a></span>&#160;<span class="preprocessor">#define GPIO_COUNT          1</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga93d0519f6000db7ff67cc488c0eab775">  196</a></span>&#160;<span class="preprocessor">#define VCMP_PRESENT</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga2df3c0785557bade9741e69b265a2d60">  197</a></span>&#160;<span class="preprocessor">#define VCMP_COUNT          1</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gac3e22f70bf2701b771db41a97e6c6d4b">  198</a></span>&#160;<span class="preprocessor">#define RTC_PRESENT</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaf40108e80c461d98dc5c5efe79b6a4aa">  199</a></span>&#160;<span class="preprocessor">#define RTC_COUNT           1</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga8dd3da46a007a3c2ba90614fcd012252">  200</a></span>&#160;<span class="preprocessor">#define HFXTAL_PRESENT</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga3fd3e0f0e39a688de364c2447ea92528">  201</a></span>&#160;<span class="preprocessor">#define HFXTAL_COUNT        1</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga14b47c81db2541a2dcd046b19b427fc6">  202</a></span>&#160;<span class="preprocessor">#define LFXTAL_PRESENT</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga1f30b7dca0077b42f6c4b4231e844b74">  203</a></span>&#160;<span class="preprocessor">#define LFXTAL_COUNT        1</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga059a710f2a27e69ec51e7b267e3a2de4">  204</a></span>&#160;<span class="preprocessor">#define USHFRCO_PRESENT</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gafbdb087b991194033acc1e3185d794e8">  205</a></span>&#160;<span class="preprocessor">#define USHFRCO_COUNT       1</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga4b270b537bfa9b490a89cab049104c8a">  206</a></span>&#160;<span class="preprocessor">#define WDOG_PRESENT</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga6f86cbd2f1835cfc41568b64eef12893">  207</a></span>&#160;<span class="preprocessor">#define WDOG_COUNT          1</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga2c6ebeb617f6360ff51269a411712a98">  208</a></span>&#160;<span class="preprocessor">#define DBG_PRESENT</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga46d8f28e33d3c570dd08d439dd5d31ee">  209</a></span>&#160;<span class="preprocessor">#define DBG_COUNT           1</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga89e2febe991367fb0f26e026c082d25d">  210</a></span>&#160;<span class="preprocessor">#define MTB_PRESENT</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gae050f0e15862ae11ca8ce1c458de20e0">  211</a></span>&#160;<span class="preprocessor">#define MTB_COUNT           1</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga1a9cefb519035b9c2de148c5366d58a1">  212</a></span>&#160;<span class="preprocessor">#define BOOTLOADER_PRESENT</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#gaae8de0326bc8422bc64342ce6d80b178">  213</a></span>&#160;<span class="preprocessor">#define BOOTLOADER_COUNT    1</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga17f910b85bb810bb5df8e627ea109eba">  214</a></span>&#160;<span class="preprocessor">#define ANALOG_PRESENT</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___part.html#ga33ca45f6b669c25166a400e7b21999a2">  215</a></span>&#160;<span class="preprocessor">#define ANALOG_COUNT        1</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32.html#ga36b2531c3e5fd3d03ed16ee1cb2b0186">  219</a></span>&#160;<span class="preprocessor">#define ARM_MATH_CM0PLUS</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm__math_8h.html">arm_math.h</a>&quot;</span>       <span class="comment">/* To get __CLZ definitions etc. */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm0plus_8h.html">core_cm0plus.h</a>&quot;</span>   <span class="comment">/* Cortex-M0+ processor and core peripherals */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__efm32hg_8h.html">system_efm32hg.h</a>&quot;</span> <span class="comment">/* System Header */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__dma__ch_8h.html">efm32hg_dma_ch.h</a>&quot;</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   STATUS;         </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CONFIG;         </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CTRLBASE;       </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   ALTCTRLBASE;    </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   CHWAITSTATUS;   </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHSWREQ;        </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHUSEBURSTS;    </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHUSEBURSTC;    </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHREQMASKS;     </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHREQMASKC;     </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHENS;          </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHENC;          </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHALTS;         </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHALTC;         </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHPRIS;         </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHPRIC;         </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  uint32_t       RESERVED0[3];   </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  ERRORC;         </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  uint32_t       RESERVED1[880]; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   CHREQSTATUS;    </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  uint32_t       RESERVED2[1];   </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   CHSREQSTATUS;   </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  uint32_t       RESERVED3[121]; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   IF;             </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  IFS;            </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  IFC;            </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  IEN;            </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  uint32_t       RESERVED4[60];  </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a> CH[6];          </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;                   </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__usb__diep_8h.html">efm32hg_usb_diep.h</a>&quot;</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__usb__doep_8h.html">efm32hg_usb_doep.h</a>&quot;</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__usb_8h.html">efm32hg_usb.h</a>&quot;</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__msc_8h.html">efm32hg_msc.h</a>&quot;</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__emu_8h.html">efm32hg_emu.h</a>&quot;</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__rmu_8h.html">efm32hg_rmu.h</a>&quot;</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;          </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFCORECLKDIV;  </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFPERCLKDIV;   </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFRCOCTRL;     </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LFRCOCTRL;     </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AUXHFRCOCTRL;  </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALCTRL;       </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALCNT;        </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSCENCMD;      </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD;           </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LFCLKSEL;      </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  STATUS;        </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  IF;            </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFS;           </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFC;           </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEN;           </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFCORECLKEN0;  </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFPERCLKEN0;   </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  uint32_t      RESERVED0[2];  </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  SYNCBUSY;      </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FREEZE;        </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LFACLKEN0;     </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  uint32_t      RESERVED1[1];  </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LFBCLKEN0;     </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LFCCLKEN0;     </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LFAPRESC0;     </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  uint32_t      RESERVED2[1];  </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LFBPRESC0;     </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  uint32_t      RESERVED3[1];  </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCNTCTRL;      </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  uint32_t      RESERVED4[1];  </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ROUTE;         </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOCK;          </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  uint32_t      RESERVED5[18]; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBCRCTRL;     </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USHFRCOCTRL;   </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USHFRCOTUNE;   </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USHFRCOCONF;   </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;} <a class="code" href="struct_c_m_u___type_def.html">CMU_TypeDef</a>;                 </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__timer__cc_8h.html">efm32hg_timer_cc.h</a>&quot;</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__timer_8h.html">efm32hg_timer.h</a>&quot;</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__acmp_8h.html">efm32hg_acmp.h</a>&quot;</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__usart_8h.html">efm32hg_usart.h</a>&quot;</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__prs__ch_8h.html">efm32hg_prs_ch.h</a>&quot;</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  SWPULSE;      </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  SWLEVEL;      </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  ROUTE;        </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  uint32_t       RESERVED0[1]; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="struct_p_r_s___c_h___type_def.html">PRS_CH_TypeDef</a> CH[6];        </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  uint32_t       RESERVED1[6]; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  TRACECTRL;    </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;} <a class="code" href="struct_p_r_s___type_def.html">PRS_TypeDef</a>;                 </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__gpio__p_8h.html">efm32hg_gpio_p.h</a>&quot;</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__gpio_8h.html">efm32hg_gpio.h</a>&quot;</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__vcmp_8h.html">efm32hg_vcmp.h</a>&quot;</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__leuart_8h.html">efm32hg_leuart.h</a>&quot;</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__pcnt_8h.html">efm32hg_pcnt.h</a>&quot;</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__i2c_8h.html">efm32hg_i2c.h</a>&quot;</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__rtc_8h.html">efm32hg_rtc.h</a>&quot;</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__wdog_8h.html">efm32hg_wdog.h</a>&quot;</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__mtb_8h.html">efm32hg_mtb.h</a>&quot;</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__dma__descriptor_8h.html">efm32hg_dma_descriptor.h</a>&quot;</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__devinfo_8h.html">efm32hg_devinfo.h</a>&quot;</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__romtable_8h.html">efm32hg_romtable.h</a>&quot;</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__calibrate_8h.html">efm32hg_calibrate.h</a>&quot;</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gab04dd812f37907dc8bd6ed82e346b563">  374</a></span>&#160;<span class="preprocessor">#define DMA_BASE          (0x400C2000UL) </span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">  375</a></span>&#160;<span class="preprocessor">#define USB_BASE          (0x400C4000UL) </span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga629b03a1fa09ca0b2358175a16b5ff51">  376</a></span>&#160;<span class="preprocessor">#define MSC_BASE          (0x400C0000UL) </span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga61fd6590fabeb9f46d757e426bef70b4">  377</a></span>&#160;<span class="preprocessor">#define EMU_BASE          (0x400C6000UL) </span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gad9042aa68a6230303bcfa83275e2012e">  378</a></span>&#160;<span class="preprocessor">#define RMU_BASE          (0x400CA000UL) </span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga2c124644784e7939e5f1c1bf917f4c8c">  379</a></span>&#160;<span class="preprocessor">#define CMU_BASE          (0x400C8000UL) </span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga7a5c55fc79dee34c91502b0503404375">  380</a></span>&#160;<span class="preprocessor">#define TIMER0_BASE       (0x40010000UL) </span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga7a4bd01d91a70285f0bec70f4e9e88bb">  381</a></span>&#160;<span class="preprocessor">#define TIMER1_BASE       (0x40010400UL) </span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga933376d74e94dae8f42e17c09bd91faa">  382</a></span>&#160;<span class="preprocessor">#define TIMER2_BASE       (0x40010800UL) </span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga5e3f07f21dd6ab0682363834112ce5b5">  383</a></span>&#160;<span class="preprocessor">#define ACMP0_BASE        (0x40001000UL) </span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gac0876dab14e1a1017ec198c230ada762">  384</a></span>&#160;<span class="preprocessor">#define USART0_BASE       (0x4000C000UL) </span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga86162ab3f740db9026c1320d46938b4d">  385</a></span>&#160;<span class="preprocessor">#define USART1_BASE       (0x4000C400UL) </span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gaf990e90715f44cf04d3f5934ee20866c">  386</a></span>&#160;<span class="preprocessor">#define PRS_BASE          (0x400CC000UL) </span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gacce3b8a909ed8b957b4e411dfb7cbd91">  387</a></span>&#160;<span class="preprocessor">#define GPIO_BASE         (0x40006000UL) </span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gabcff97511217e428406a65b322e8faee">  388</a></span>&#160;<span class="preprocessor">#define VCMP_BASE         (0x40000000UL) </span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga9cd124cc5e901df78c62cba2a6e92b55">  389</a></span>&#160;<span class="preprocessor">#define LEUART0_BASE      (0x40084000UL) </span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gaa1387bc9a00adbd17f6c324249d45d37">  390</a></span>&#160;<span class="preprocessor">#define PCNT0_BASE        (0x40086000UL) </span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gabf0928baf4e4350633ca9050b65d1939">  391</a></span>&#160;<span class="preprocessor">#define I2C0_BASE         (0x4000A000UL) </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga4265e665d56225412e57a61d87417022">  392</a></span>&#160;<span class="preprocessor">#define RTC_BASE          (0x40080000UL) </span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga0c092d77d4599871d1ebda1a3a28e887">  393</a></span>&#160;<span class="preprocessor">#define WDOG_BASE         (0x40088000UL) </span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga64ea285c9775d03c2ab9d9194ad9c65c">  394</a></span>&#160;<span class="preprocessor">#define MTB_BASE          (0xF0040000UL) </span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga265306c2f0207563b672356abd3fcd6a">  395</a></span>&#160;<span class="preprocessor">#define CALIBRATE_BASE    (0x0FE08000UL) </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga38e879f0d121817461f0b329b96614e7">  396</a></span>&#160;<span class="preprocessor">#define DEVINFO_BASE      (0x0FE081B0UL) </span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#ga43a55e4b2cd4f6da2bf35f25313cb0d3">  397</a></span>&#160;<span class="preprocessor">#define ROMTABLE_BASE     (0xF00FFFD0UL) </span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gaa164957775ba3950a88b18cf5d6dee65">  398</a></span>&#160;<span class="preprocessor">#define LOCKBITS_BASE     (0x0FE04000UL) </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___base.html#gafaa164cc1154b4b1ebbcf531f061eaf5">  399</a></span>&#160;<span class="preprocessor">#define USERDATA_BASE     (0x0FE00000UL) </span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">  408</a></span>&#160;<span class="preprocessor">#define DMA          ((DMA_TypeDef *) DMA_BASE)             </span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga779bf099075a999d1074357fccbd466b">  409</a></span>&#160;<span class="preprocessor">#define USB          ((USB_TypeDef *) USB_BASE)             </span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">  410</a></span>&#160;<span class="preprocessor">#define MSC          ((MSC_TypeDef *) MSC_BASE)             </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga15d2c2b1e853b541f1d74797b62c8ac0">  411</a></span>&#160;<span class="preprocessor">#define EMU          ((EMU_TypeDef *) EMU_BASE)             </span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#gae61c7bfebd19ce246f292313d9d15ed5">  412</a></span>&#160;<span class="preprocessor">#define RMU          ((RMU_TypeDef *) RMU_BASE)             </span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga0ed1d26edfd19bbb92da3601b9804750">  413</a></span>&#160;<span class="preprocessor">#define CMU          ((CMU_TypeDef *) CMU_BASE)             </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">  414</a></span>&#160;<span class="preprocessor">#define TIMER0       ((TIMER_TypeDef *) TIMER0_BASE)        </span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">  415</a></span>&#160;<span class="preprocessor">#define TIMER1       ((TIMER_TypeDef *) TIMER1_BASE)        </span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#gaca904d0e4ebb6d643c349f7f05613995">  416</a></span>&#160;<span class="preprocessor">#define TIMER2       ((TIMER_TypeDef *) TIMER2_BASE)        </span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga07af77bdc71801553e581ddc858d7656">  417</a></span>&#160;<span class="preprocessor">#define ACMP0        ((ACMP_TypeDef *) ACMP0_BASE)          </span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#gaff8eb8989518e5d5bc5410d3fcba9138">  418</a></span>&#160;<span class="preprocessor">#define USART0       ((USART_TypeDef *) USART0_BASE)        </span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga92871691058ff7ccffd7635930cb08da">  419</a></span>&#160;<span class="preprocessor">#define USART1       ((USART_TypeDef *) USART1_BASE)        </span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga8397acedb06c1832f583d8660807e826">  420</a></span>&#160;<span class="preprocessor">#define PRS          ((PRS_TypeDef *) PRS_BASE)             </span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga1037b18e2d226fe7d327d4a6f17a21c1">  421</a></span>&#160;<span class="preprocessor">#define GPIO         ((GPIO_TypeDef *) GPIO_BASE)           </span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga2df0e11fc4a10e1e7ea0e83042a5c77d">  422</a></span>&#160;<span class="preprocessor">#define VCMP         ((VCMP_TypeDef *) VCMP_BASE)           </span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#gab1eac25b2f0c2d4cf1e46d642608ea3c">  423</a></span>&#160;<span class="preprocessor">#define LEUART0      ((LEUART_TypeDef *) LEUART0_BASE)      </span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga95956643760aaed275e2701151027327">  424</a></span>&#160;<span class="preprocessor">#define PCNT0        ((PCNT_TypeDef *) PCNT0_BASE)          </span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga86abb2e8858d177c04e60c41e9242045">  425</a></span>&#160;<span class="preprocessor">#define I2C0         ((I2C_TypeDef *) I2C0_BASE)            </span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">  426</a></span>&#160;<span class="preprocessor">#define RTC          ((RTC_TypeDef *) RTC_BASE)             </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#gab938901a5fa5443253fc293ebd0399e3">  427</a></span>&#160;<span class="preprocessor">#define WDOG         ((WDOG_TypeDef *) WDOG_BASE)           </span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga09636f7f0071f50666d5747d44c6b94e">  428</a></span>&#160;<span class="preprocessor">#define MTB          ((MTB_TypeDef *) MTB_BASE)             </span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#gadacf4c0ec79d1e8779e6bad70ddf1ee9">  429</a></span>&#160;<span class="preprocessor">#define CALIBRATE    ((CALIBRATE_TypeDef *) CALIBRATE_BASE) </span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga0fcf54e71ec010df38f8b7a9c1166f1f">  430</a></span>&#160;<span class="preprocessor">#define DEVINFO      ((DEVINFO_TypeDef *) DEVINFO_BASE)     </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html#ga6ad88ce503ff5777d641e1ed15c0d550">  431</a></span>&#160;<span class="preprocessor">#define ROMTABLE     ((ROMTABLE_TypeDef *) ROMTABLE_BASE)   </span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga7f12b7abb5cffd66c33e7f445873cb87">  445</a></span>&#160;<span class="preprocessor">#define PRS_VCMP_OUT          ((1 &lt;&lt; 16) + 0)  </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga9b718bb2b0bcba919991dd7454f64c41">  446</a></span>&#160;<span class="preprocessor">#define PRS_ACMP0_OUT         ((2 &lt;&lt; 16) + 0)  </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga5e1ee1aaa23a426c4365e9f1171fc7fe">  447</a></span>&#160;<span class="preprocessor">#define PRS_USART0_IRTX       ((16 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gad4249e38fd4c35c77458a110585177ee">  448</a></span>&#160;<span class="preprocessor">#define PRS_USART0_TXC        ((16 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga4259d20ecbec23e198fd5e2d3e597bc4">  449</a></span>&#160;<span class="preprocessor">#define PRS_USART0_RXDATAV    ((16 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gac548d28843b1dda9b01d94680785cf40">  450</a></span>&#160;<span class="preprocessor">#define PRS_USART1_IRTX       ((17 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga9336ced77ca3c3da3ef16291051bbd4e">  451</a></span>&#160;<span class="preprocessor">#define PRS_USART1_TXC        ((17 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gae6f4322b6c8d1fd1871d97b2cb640999">  452</a></span>&#160;<span class="preprocessor">#define PRS_USART1_RXDATAV    ((17 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga81b6b7999462df72ecf38576ae158480">  453</a></span>&#160;<span class="preprocessor">#define PRS_TIMER0_UF         ((28 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gaa829984f212bb00e300beb9f4af8f06e">  454</a></span>&#160;<span class="preprocessor">#define PRS_TIMER0_OF         ((28 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gae7992b293b0e4c42c7f8e0e44cd87ba5">  455</a></span>&#160;<span class="preprocessor">#define PRS_TIMER0_CC0        ((28 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga1fdf31779b8a41cfbde959b70f475a4b">  456</a></span>&#160;<span class="preprocessor">#define PRS_TIMER0_CC1        ((28 &lt;&lt; 16) + 3) </span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga17b0744381d4fcb3e319ee62b9452b4e">  457</a></span>&#160;<span class="preprocessor">#define PRS_TIMER0_CC2        ((28 &lt;&lt; 16) + 4) </span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga4abc159789c653570c2abd3f28780b5e">  458</a></span>&#160;<span class="preprocessor">#define PRS_TIMER1_UF         ((29 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga2c39794c4c43a6808d1f4c43ffb033c6">  459</a></span>&#160;<span class="preprocessor">#define PRS_TIMER1_OF         ((29 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga04b12a1f61fb8eeef8879346c5f4172d">  460</a></span>&#160;<span class="preprocessor">#define PRS_TIMER1_CC0        ((29 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga8593b65cb969dc9c166970f1eb9661d7">  461</a></span>&#160;<span class="preprocessor">#define PRS_TIMER1_CC1        ((29 &lt;&lt; 16) + 3) </span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga2a6e1e21c4e67927b3ad181c9fc4388b">  462</a></span>&#160;<span class="preprocessor">#define PRS_TIMER1_CC2        ((29 &lt;&lt; 16) + 4) </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gae327f263c1f700e5a4cae2b8c9a6f1ad">  463</a></span>&#160;<span class="preprocessor">#define PRS_TIMER2_UF         ((30 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga1ceb4ff6bdca540818db1a8f633d38b9">  464</a></span>&#160;<span class="preprocessor">#define PRS_TIMER2_OF         ((30 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gab0e528abac4698fc9d08237cb94eee13">  465</a></span>&#160;<span class="preprocessor">#define PRS_TIMER2_CC0        ((30 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gaaf7795913d3c68f47540be27027ce9fc">  466</a></span>&#160;<span class="preprocessor">#define PRS_TIMER2_CC1        ((30 &lt;&lt; 16) + 3) </span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gaf936251defd4a6a9b0c8feddfbaa6ae8">  467</a></span>&#160;<span class="preprocessor">#define PRS_TIMER2_CC2        ((30 &lt;&lt; 16) + 4) </span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga70bf55eb0a4d60702958f167f253e5d2">  468</a></span>&#160;<span class="preprocessor">#define PRS_USB_SOF           ((36 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga10623e0763bcd50332c67544aa29ba74">  469</a></span>&#160;<span class="preprocessor">#define PRS_USB_SOFSR         ((36 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga07eff5202f2e31259b7d6d1a175169ef">  470</a></span>&#160;<span class="preprocessor">#define PRS_RTC_OF            ((40 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga77056e21d1720080028bd30a24dc19b6">  471</a></span>&#160;<span class="preprocessor">#define PRS_RTC_COMP0         ((40 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga0195a2b51124e7ce9b04fedf79a7f16a">  472</a></span>&#160;<span class="preprocessor">#define PRS_RTC_COMP1         ((40 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga8ad0d5a22a5bcec4395400be066a41e2">  473</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN0         ((48 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga09e1094414997def2b9d7bdf686e9678">  474</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN1         ((48 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga322b31c0d4d7cd8e7cadadcfc93ff884">  475</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN2         ((48 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gaf345a0819e9dc6bcf73d9e7ebf113eb2">  476</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN3         ((48 &lt;&lt; 16) + 3) </span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gab89cdd8952838ba0a4f5896f46764a8c">  477</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN4         ((48 &lt;&lt; 16) + 4) </span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gab06a8348dfb2461f02dbe42e5888e0d0">  478</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN5         ((48 &lt;&lt; 16) + 5) </span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga2fc1483dfc0696297215ffa4c8474356">  479</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN6         ((48 &lt;&lt; 16) + 6) </span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga7bd481f59f407e9912b2553ff116c856">  480</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN7         ((48 &lt;&lt; 16) + 7) </span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga18e72f6e60bed412bec7c65d8d7a4f5b">  481</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN8         ((49 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gad66ad7560ea3419a5e554901ddfbb623">  482</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN9         ((49 &lt;&lt; 16) + 1) </span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga2ec97fc360f797381993d2ca82e7607c">  483</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN10        ((49 &lt;&lt; 16) + 2) </span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga674ffbcfe04677b49e633b1068a81e1b">  484</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN11        ((49 &lt;&lt; 16) + 3) </span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gab10dbeec9bbbc2d9981d1f479aa2e5c5">  485</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN12        ((49 &lt;&lt; 16) + 4) </span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gad2895063a3140097c310955e15621ce3">  486</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN13        ((49 &lt;&lt; 16) + 5) </span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga4e1df2b144ce2613b80845071ecc671c">  487</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN14        ((49 &lt;&lt; 16) + 6) </span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#gaa7f8c9334d05aef517e092add4b82b68">  488</a></span>&#160;<span class="preprocessor">#define PRS_GPIO_PIN15        ((49 &lt;&lt; 16) + 7) </span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html#ga987845a2cb92d70578a49d550bb6be03">  489</a></span>&#160;<span class="preprocessor">#define PRS_PCNT0_TCC         ((54 &lt;&lt; 16) + 0) </span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#include &quot;efm32hg_dmareq.h&quot;</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__dmactrl_8h.html">efm32hg_dmactrl.h</a>&quot;</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* Bit fields for DMA STATUS */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacd90b4632b97899013fdb704f3381515">  502</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_RESETVALUE                          0x10050000UL                          </span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaea33317e78a704009ba74c3eca4f1fe7">  503</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_MASK                                0x001F00F1UL                          </span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa4ebbf0d899b79550c533149c3147c4b">  504</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_EN                                   (0x1UL &lt;&lt; 0)                          </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa0d60f6595e4fdba10540da532a87954">  505</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_EN_SHIFT                            0                                     </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadaed10590d1bd44cb981672a9c970050">  506</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_EN_MASK                             0x1UL                                 </span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">  507</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_EN_DEFAULT                          0x00000000UL                          </span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0022a9e388fefae83f37cbc36fdfcf78">  508</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_EN_DEFAULT                           (_DMA_STATUS_EN_DEFAULT &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga64d5b864076193f26472919974a19cf7">  509</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_SHIFT                         4                                     </span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga34311d933da2ad07f596a42b28a3bb3d">  510</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_MASK                          0xF0UL                                </span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">  511</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_DEFAULT                       0x00000000UL                          </span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">  512</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_IDLE                          0x00000000UL                          </span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">  513</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDCHCTRLDATA                  0x00000001UL                          </span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">  514</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDSRCENDPTR                   0x00000002UL                          </span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">  515</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDDSTENDPTR                   0x00000003UL                          </span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">  516</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDSRCDATA                     0x00000004UL                          </span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">  517</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_WRDSTDATA                     0x00000005UL                          </span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">  518</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_WAITREQCLR                    0x00000006UL                          </span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">  519</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_WRCHCTRLDATA                  0x00000007UL                          </span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">  520</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_STALLED                       0x00000008UL                          </span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">  521</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_DONE                          0x00000009UL                          </span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">  522</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_PERSCATTRANS                  0x0000000AUL                          </span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga161afa373c83e6414d42e33e7d4af138">  523</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_DEFAULT                        (_DMA_STATUS_STATE_DEFAULT &lt;&lt; 4)      </span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2012a9340aeacdd304b4c5bb56f8b756">  524</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_IDLE                           (_DMA_STATUS_STATE_IDLE &lt;&lt; 4)         </span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6425fdcd4a904f3588d10e140e093d04">  525</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDCHCTRLDATA                   (_DMA_STATUS_STATE_RDCHCTRLDATA &lt;&lt; 4) </span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga91d9e2e399bf3643c96ac00aa4b28cb7">  526</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDSRCENDPTR                    (_DMA_STATUS_STATE_RDSRCENDPTR &lt;&lt; 4)  </span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad35d1b761b587f6aad09865b58e50bea">  527</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDDSTENDPTR                    (_DMA_STATUS_STATE_RDDSTENDPTR &lt;&lt; 4)  </span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1a2a678458971d5c4c3e2fdd4b5057ff">  528</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDSRCDATA                      (_DMA_STATUS_STATE_RDSRCDATA &lt;&lt; 4)    </span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7fcf881c9d572cf2491549d58e9d63f7">  529</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_WRDSTDATA                      (_DMA_STATUS_STATE_WRDSTDATA &lt;&lt; 4)    </span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga405cd4043e3dc6c58ceafa11778538a4">  530</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_WAITREQCLR                     (_DMA_STATUS_STATE_WAITREQCLR &lt;&lt; 4)   </span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9b1ecc10aacb577f48aef77b022c0735">  531</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_WRCHCTRLDATA                   (_DMA_STATUS_STATE_WRCHCTRLDATA &lt;&lt; 4) </span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0fa1b47c8b1456d49df1f144ad811213">  532</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_STALLED                        (_DMA_STATUS_STATE_STALLED &lt;&lt; 4)      </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga405c39e8c006efdbd017b044ab64c0cb">  533</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_DONE                           (_DMA_STATUS_STATE_DONE &lt;&lt; 4)         </span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaeedfad1994bf3451f78e44cf5cbdd10a">  534</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_PERSCATTRANS                   (_DMA_STATUS_STATE_PERSCATTRANS &lt;&lt; 4) </span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9ae827fc1efe28749d5b612bc60ca4c1">  535</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_CHNUM_SHIFT                         16                                    </span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa76b997f130d4cee3e52cfedcd9bfadf">  536</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_CHNUM_MASK                          0x1F0000UL                            </span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">  537</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_CHNUM_DEFAULT                       0x00000005UL                          </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad14af2bdf6008b86e6a380f02e31386c">  538</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_CHNUM_DEFAULT                        (_DMA_STATUS_CHNUM_DEFAULT &lt;&lt; 16)     </span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CONFIG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab90198e1bedf914a70db25cc68aedb99">  541</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_RESETVALUE                          0x00000000UL                      </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga926fd50cba450b4090cc75ad1b9985df">  542</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_MASK                                0x00000021UL                      </span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga81aa7ec1a6e990962b9ee3df8f82c711">  543</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_EN                                   (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga173294a771ff2ea7b767b22d57baff40">  544</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_EN_SHIFT                            0                                 </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad8190300fc7a8b873ebfcb883119fe46">  545</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_EN_MASK                             0x1UL                             </span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">  546</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_EN_DEFAULT                          0x00000000UL                      </span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga04417301893c1c0aac33d8b001818e2f">  547</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_EN_DEFAULT                           (_DMA_CONFIG_EN_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9942cb4bbf0bee23640cfa11013d8afe">  548</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_CHPROT                               (0x1UL &lt;&lt; 5)                      </span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga65c46484750e13e3576bead09faf24af">  549</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_CHPROT_SHIFT                        5                                 </span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf10ca2f3d02f6497d0ac261407c253a7">  550</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_CHPROT_MASK                         0x20UL                            </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">  551</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_CHPROT_DEFAULT                      0x00000000UL                      </span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga42d647a30b5cc8f74ccf506e5aaeec3f">  552</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_CHPROT_DEFAULT                       (_DMA_CONFIG_CHPROT_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CTRLBASE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabb29abcb7a08f68645d4b289cbd05d42">  555</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_RESETVALUE                        0x00000000UL                          </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1a3d3ac6410688fc3f74ad991835955c">  556</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_MASK                              0xFFFFFFFFUL                          </span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3d3f1ab8af0660259e0aa5d73cfd711e">  557</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_SHIFT                    0                                     </span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa32925cf20e987b00245472d73efcb61">  558</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_MASK                     0xFFFFFFFFUL                          </span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">  559</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_DEFAULT                  0x00000000UL                          </span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaafd3fc302e00b3f3cec907a0149b8d5a">  560</a></span>&#160;<span class="preprocessor">#define DMA_CTRLBASE_CTRLBASE_DEFAULT                   (_DMA_CTRLBASE_CTRLBASE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA ALTCTRLBASE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5bd5384a8efb63d67ccb46d44dd287eb">  563</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_RESETVALUE                     0x00000080UL                                </span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadeece3398e062459a284b0cf69cb1ddb">  564</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_MASK                           0xFFFFFFFFUL                                </span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga28218dcc5ed9c4ec54287f20af196f95">  565</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT              0                                           </span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga634a72ca7386aa52449acbc28aae5b62">  566</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_MASK               0xFFFFFFFFUL                                </span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">  567</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT            0x00000080UL                                </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga83f4ff4036c83da80e34256a910c5e18">  568</a></span>&#160;<span class="preprocessor">#define DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT             (_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHWAITSTATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga470812c2a34e13581d1d91856478707d">  571</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_RESETVALUE                    0x0000003FUL                                   </span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga979125bad60ccbec4a64a2220e077ae1">  572</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_MASK                          0x0000003FUL                                   </span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2be27518e202c32beab24941a9aa9f56">  573</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH0WAITSTATUS                  (0x1UL &lt;&lt; 0)                                   </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga67f4397e4540efbe894297c26ee0b1ce">  574</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT           0                                              </span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1da33af6c8b308d91d707fdc9552d4c5">  575</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK            0x1UL                                          </span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">  576</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaae21d399c8272f3762996aad21af39d6">  577</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae934e57291f6777ff49bb879e4610da4">  578</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH1WAITSTATUS                  (0x1UL &lt;&lt; 1)                                   </span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf5091782f10cf1f46c686e485c782eee">  579</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT           1                                              </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b">  580</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK            0x2UL                                          </span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">  581</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga738f81654da194aa25dcd3a11a8241bc">  582</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5c415d5e00d92ea5edaf0af3ad2659b0">  583</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH2WAITSTATUS                  (0x1UL &lt;&lt; 2)                                   </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0e32f6c59290665735c315bb5a9f11bb">  584</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT           2                                              </span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab832e001e1f6f677ccffd53c119c4cfb">  585</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK            0x4UL                                          </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">  586</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1a75e7998cc25fedb7b139074469f0b9">  587</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7ce42bd48848b8ec4442f87003db58b7">  588</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH3WAITSTATUS                  (0x1UL &lt;&lt; 3)                                   </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9653288b19a76c0f46f5c8eb6df2dcb7">  589</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT           3                                              </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga155e7d5dcee0b5e0045082c1a552d662">  590</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK            0x8UL                                          </span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">  591</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5548a397011f5cb5d2a5ef464696f241">  592</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae252d8e33e5650ae3645faa9a93e74e0">  593</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH4WAITSTATUS                  (0x1UL &lt;&lt; 4)                                   </span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6179d6a000d9c2a17efb60b182cd9447">  594</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT           4                                              </span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga198caafd3f15de3e4384f6837411a6d8">  595</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK            0x10UL                                         </span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">  596</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaedfac237530c034fef67fc7e7471ddf">  597</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga93a1dfdbfe84e61c0e8329b9117bec6c">  598</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH5WAITSTATUS                  (0x1UL &lt;&lt; 5)                                   </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga419efca386cc0bd085e4af01548a278e">  599</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT           5                                              </span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga871cf18df9eba4d4d40694562b3efde2">  600</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK            0x20UL                                         </span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">  601</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga59545b1b5211702504cfd9f2284b095f">  602</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHSWREQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7a140d3d652244da73c9b94d00b396aa">  605</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_RESETVALUE                         0x00000000UL                         </span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga263960bf474781d10bc02945cd2b193d">  606</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_MASK                               0x0000003FUL                         </span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga23da3d7a5285e88f0d68ff57158449cd">  607</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH0SWREQ                            (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga887e63425fddfb370bb1585df6c1ef41">  608</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_SHIFT                     0                                    </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga19087cdfc90fb71641f85bb703d3bbbb">  609</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_MASK                      0x1UL                                </span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">  610</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaabac0dd5d6723675b6965ac77e60e9ec">  611</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH0SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH0SWREQ_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7d23774c1a0e0cea5f1217f920fd994a">  612</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH1SWREQ                            (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf60c9eb0f9d2db3029a7eb412159f2f5">  613</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_SHIFT                     1                                    </span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga62f0ab82a9f72a9ae465a656006682c9">  614</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_MASK                      0x2UL                                </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">  615</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa10645d02fa536e48cbe47273c98654c">  616</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH1SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH1SWREQ_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga357190a7902b974809376f5553b35884">  617</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH2SWREQ                            (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4dc23d105399cb83aa67a5cf9262c68d">  618</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_SHIFT                     2                                    </span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4d6f20f86c195ae1422852515c8ddaae">  619</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_MASK                      0x4UL                                </span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">  620</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga290458510325184b6170880a24a9019f">  621</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH2SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH2SWREQ_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga154034e172b5565eb833c14d87f1873b">  622</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH3SWREQ                            (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaf0a190b4dc7bd299c209fe49dd54237">  623</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_SHIFT                     3                                    </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga35dc4d785d6db30743672089fcb67a24">  624</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_MASK                      0x8UL                                </span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">  625</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga19ca722bc2d21b7b6255ea09d1c4664b">  626</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH3SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH3SWREQ_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1ad00ea8417675c2c6e30cc86f3fb898">  627</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH4SWREQ                            (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac8b2988d43c7a0000e97ee42f7b95609">  628</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_SHIFT                     4                                    </span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6233c5e13e184d71102da7fe643a68e1">  629</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_MASK                      0x10UL                               </span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">  630</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9772b335935a17ca715d8466fd8690af">  631</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH4SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH4SWREQ_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8ee9344ae889b91a6f0f5302bd35dce1">  632</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH5SWREQ                            (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga01c601b0fe1477f4b6b4365c640f771b">  633</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_SHIFT                     5                                    </span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga05aff9f6936fbb5fda02b7454dfddbc8">  634</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_MASK                      0x20UL                               </span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">  635</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaa1c03d5f7d7b58f7da15e70328d3916">  636</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH5SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH5SWREQ_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHUSEBURSTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1941e894a09af0a2814fb252256f7416">  639</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_RESETVALUE                     0x00000000UL                                        </span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga19591d2c56176c5c1ffe01c9d4c23cb8">  640</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_MASK                           0x0000003FUL                                        </span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2ff406152206e47f23fcbebb1d3fe543">  641</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS                    (0x1UL &lt;&lt; 0)                                        </span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga908280097d7131d31e1ab5db22219084">  642</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT             0                                                   </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga30cf55ac86f1666a8bf769295a40ef3c">  643</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_MASK              0x1UL                                               </span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">  644</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">  645</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST    0x00000000UL                                        </span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">  646</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY         0x00000001UL                                        </span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad55963c08f9236f5826ce94929709c1b">  647</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT &lt;&lt; 0)        </span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga98379e3d5c9fa85861d27e8b0a1e20db">  648</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST     (_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST &lt;&lt; 0) </span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga82cfe283a8f593162dcc9a4adc68ef10">  649</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY          (_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY &lt;&lt; 0)      </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga42bb5589204b3c5d7e918b8864fc232b">  650</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH1USEBURSTS                    (0x1UL &lt;&lt; 1)                                        </span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga29c0d26cd90b8823530dd50f1ac3fe3a">  651</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT             1                                                   </span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga802c4ed15446941adad7f748abcc0ad5">  652</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_MASK              0x2UL                                               </span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">  653</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga405d1f59473bc3bfcd9afc4ca41090db">  654</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT &lt;&lt; 1)        </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab588defaa804e1b0a25cacb89a8c3436">  655</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH2USEBURSTS                    (0x1UL &lt;&lt; 2)                                        </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac59171c1c8ac07ec0ee7bd7264351a1f">  656</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT             2                                                   </span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaefd702d9077cd7f6df5f0ae484be1741">  657</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_MASK              0x4UL                                               </span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">  658</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaa54c1c392d6c3fba6da6159c36e57f7">  659</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT &lt;&lt; 2)        </span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga32ca8a34ae88900e7557e83a0ec37086">  660</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH3USEBURSTS                    (0x1UL &lt;&lt; 3)                                        </span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad095141a65c3f845afc55dfc425e35da">  661</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT             3                                                   </span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaccca5f2829ca3ca5bf3f102fff1c7e10">  662</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_MASK              0x8UL                                               </span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">  663</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8d9a52bbc2eba985cb3d6869fa2e1701">  664</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT &lt;&lt; 3)        </span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9297b0532baae03ab69d05250ba7df0d">  665</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH4USEBURSTS                    (0x1UL &lt;&lt; 4)                                        </span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafc38968277f4638dd180366c3861c07d">  666</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT             4                                                   </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6f5a33f091ec5cc81190fbea05504cd9">  667</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_MASK              0x10UL                                              </span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">  668</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga44f2d5e71955ec331d785d4358a48eb3">  669</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT &lt;&lt; 4)        </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga24caa0d9c5779b00584055fecc96b8ff">  670</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH5USEBURSTS                    (0x1UL &lt;&lt; 5)                                        </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabf8381dbf1fec411a422af0ba2e280d0">  671</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT             5                                                   </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6398f7114bbd417e239f15fa961bb4b8">  672</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_MASK              0x20UL                                              </span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">  673</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga77ed962f848d9521375da373458071da">  674</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT &lt;&lt; 5)        </span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHUSEBURSTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa777e09e29bb0731fa2a3c73e4acf5f1">  677</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_RESETVALUE                     0x00000000UL                                 </span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5d000cd94c183eb65ce86a8b7ea49ab5">  678</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_MASK                           0x0000003FUL                                 </span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab4bfdbcc5b0d6b7c2ee65fa107b91560">  679</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH0USEBURSTC                    (0x1UL &lt;&lt; 0)                                 </span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafe3cde5d28956ba1d412f2de01783400">  680</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT             0                                            </span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8a165a6505069fe22e9b8bd79c89cbf2">  681</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_MASK              0x1UL                                        </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">  682</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad36c8e5c4ddd39db945abd3f2bc0be5e">  683</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga55039d908c1eaffb485abbab847903e2">  684</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH1USEBURSTC                    (0x1UL &lt;&lt; 1)                                 </span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac86a40524848b8e4ed9f21815bca79eb">  685</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT             1                                            </span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafc9d9e0dc4a80319ced456a7e09b2466">  686</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_MASK              0x2UL                                        </span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">  687</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf85d498a3cc7effac1a72f83fd83eef2">  688</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1c3f49284b86dbd64c7a07991f2254e2">  689</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH2USEBURSTC                    (0x1UL &lt;&lt; 2)                                 </span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadf6d8bb903bcf4c424829d684a39af52">  690</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT             2                                            </span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2fd6179c83bc3c426c9da333bfd0b078">  691</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_MASK              0x4UL                                        </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">  692</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga51097031754a23a1b3ade0e95486817e">  693</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7b5d38668e9c30c6bb608038cff7c8e0">  694</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH3USEBURSTC                    (0x1UL &lt;&lt; 3)                                 </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga96f27df44b1dbf9e6f86e68f2e469978">  695</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT             3                                            </span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9688d1dae28f47b213a35ab56411eefd">  696</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_MASK              0x8UL                                        </span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">  697</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga86c4539553edb8f2b37d4f5df985f5de">  698</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5f36da176ce8279629b6d5fe14ef4884">  699</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH4USEBURSTC                    (0x1UL &lt;&lt; 4)                                 </span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2808b8844e8997e24858c7ae6020ec8c">  700</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT             4                                            </span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafb03b7b90c5d9c1e6330ebab522cdc95">  701</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_MASK              0x10UL                                       </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">  702</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga05667be5e7fa309e42b912d5c86885e6">  703</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf77a029d26e722d36b2b769be0676ee2">  704</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH5USEBURSTC                    (0x1UL &lt;&lt; 5)                                 </span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4ea387b947c6ff60cf958c07e2bb214e">  705</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT             5                                            </span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafc0dba7dfcfa51ed0aa0bed1376f2028">  706</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_MASK              0x20UL                                       </span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">  707</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacc6e4be637c799fc74d4fcd8f969baa4">  708</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHREQMASKS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga993c11b58c442aba2ad8828511568f22">  711</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_RESETVALUE                      0x00000000UL                               </span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga54114f403e2d376752e3b19eab96fda5">  712</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_MASK                            0x0000003FUL                               </span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5377ebe5374db2f0a175c084f61c268c">  713</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH0REQMASKS                      (0x1UL &lt;&lt; 0)                               </span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad2bd40977f04b35a3fcad6142a8139ce">  714</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_SHIFT               0                                          </span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4c22729eed6405317e4861a406d844e5">  715</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_MASK                0x1UL                                      </span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">  716</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga28f9f45f08df20ce2c77539ce738451a">  717</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH0REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga626b25422301aa89ebea44a58a698324">  718</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH1REQMASKS                      (0x1UL &lt;&lt; 1)                               </span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2b27781d75db437efc821c90ed4c9099">  719</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_SHIFT               1                                          </span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga130af438b19240f5af9b8a3adfdcac71">  720</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_MASK                0x2UL                                      </span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">  721</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga598e5355f085612484f856983986791d">  722</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH1REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac4c9da9a9971fec51c01672cb9fef436">  723</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH2REQMASKS                      (0x1UL &lt;&lt; 2)                               </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad3d2f9f4c0968e74d4f6d4692c39b6d3">  724</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_SHIFT               2                                          </span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab2fe86d88b39428b1172ec0adbc9ee52">  725</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_MASK                0x4UL                                      </span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">  726</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabaa0242426b02acbedc26459e38facf9">  727</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH2REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3d9817a0b7691c23943ad1436565652c">  728</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH3REQMASKS                      (0x1UL &lt;&lt; 3)                               </span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadb5d11bf686e32fbe7ee25f39fbc9fd7">  729</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_SHIFT               3                                          </span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab1f131564418eeae0ed8df0e261a4e15">  730</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_MASK                0x8UL                                      </span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">  731</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5ad10959d075ebc1132ce37e7223a37d">  732</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH3REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaca39bb0ce85f708d3ea1bed8328cc38d">  733</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH4REQMASKS                      (0x1UL &lt;&lt; 4)                               </span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad501b35a32b8e4ffbde8bb182c10da5e">  734</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_SHIFT               4                                          </span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaf20b8b5264e86bd0c1e204c0005d47a">  735</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_MASK                0x10UL                                     </span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">  736</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6d98b62aee6b9f428dc2513f0f3983c8">  737</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH4REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2de8b92c5285dcf0421d4bf6bafb2a3f">  738</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH5REQMASKS                      (0x1UL &lt;&lt; 5)                               </span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadf26786ae4f9a117ea01a82824456006">  739</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_SHIFT               5                                          </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab89c22346382b5378f4875375e82cf6a">  740</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_MASK                0x20UL                                     </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">  741</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad6c56f36efb19856f6ba42a1c398b59d">  742</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH5REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHREQMASKC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaacb9fcf4f72148763f49b6443de6d258">  745</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_RESETVALUE                      0x00000000UL                               </span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6b0ff687023c5a5ca90794888ba6d834">  746</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_MASK                            0x0000003FUL                               </span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9af910624a38489794ee8d57d75045fb">  747</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH0REQMASKC                      (0x1UL &lt;&lt; 0)                               </span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaebec317ab7c77ecf264075bd33e08422">  748</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_SHIFT               0                                          </span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa7a3602d7b4f560db251d4ab08f840a5">  749</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_MASK                0x1UL                                      </span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">  750</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga25577904705e00bceed38828a11d634a">  751</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH0REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabbcbf832de08628a4fb9260b2a6c9ef8">  752</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH1REQMASKC                      (0x1UL &lt;&lt; 1)                               </span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1bd6761ca5cf62cab5d8367b23eaf085">  753</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_SHIFT               1                                          </span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab5bedb1c3f155a64b7d5d9ec916a187a">  754</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_MASK                0x2UL                                      </span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">  755</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7b058bc79b2e32d10ed9f1248d9150e1">  756</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH1REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf6df8b60a6e9627af3c6ea5a639900d5">  757</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH2REQMASKC                      (0x1UL &lt;&lt; 2)                               </span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6c5c6a398488a63ef2d00e48d7ed9801">  758</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_SHIFT               2                                          </span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2dfd5552bc596cd4a5e50d70320748d0">  759</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_MASK                0x4UL                                      </span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">  760</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2eafaf6a7f026a0c094355497085e9ae">  761</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH2REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2e63a5cd90c17f2025a6f53b885061d5">  762</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH3REQMASKC                      (0x1UL &lt;&lt; 3)                               </span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga33776638699de1548379b67e10a1b5f1">  763</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_SHIFT               3                                          </span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga64a5cd5bbc4f7dbaf80bc73441024901">  764</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_MASK                0x8UL                                      </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">  765</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2f9ff650522730490b0a7c682920506a">  766</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH3REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaaf3d769ef02b12a4c3e8a4ce6e15376">  767</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH4REQMASKC                      (0x1UL &lt;&lt; 4)                               </span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga96583f6eb5f1cd97aa226509002d29ec">  768</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_SHIFT               4                                          </span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab9ee56a2e5314cfe9212faad05368a91">  769</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_MASK                0x10UL                                     </span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">  770</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga723c384830fda84b651fdf5c6ab04719">  771</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH4REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab7e41f44345ab2f4df705f3ce5927b90">  772</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH5REQMASKC                      (0x1UL &lt;&lt; 5)                               </span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2e4ecb0ce2ced87d3381250db15e60a2">  773</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_SHIFT               5                                          </span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabbb354e9c3b0d5a1bd13e03c0ae2da84">  774</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_MASK                0x20UL                                     </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">  775</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacd359acf883fa5ab982497f776ffa806">  776</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH5REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga86b3e05b61511e9756cbf4fcefd0e3f5">  779</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_RESETVALUE                           0x00000000UL                     </span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac874864898a857bfad5220d0f6e56175">  780</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_MASK                                 0x0000003FUL                     </span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0ff45c74658e5d08259b63dcd645864b">  781</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH0ENS                                (0x1UL &lt;&lt; 0)                     </span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9b01b19cb9880ae2e68a93732b521457">  782</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH0ENS_SHIFT                         0                                </span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad19ba755c0906d46abf22a693044e8b5">  783</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH0ENS_MASK                          0x1UL                            </span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">  784</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH0ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae2c002f0189eddcf61fecd3852f55ea1">  785</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH0ENS_DEFAULT                        (_DMA_CHENS_CH0ENS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9635cfc4a61e1c8c2a0119870712293a">  786</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH1ENS                                (0x1UL &lt;&lt; 1)                     </span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8c23b89af84863b0eaf46fae7b8029db">  787</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH1ENS_SHIFT                         1                                </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga13e39d0bc652f277cc8e0de9fe6f2832">  788</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH1ENS_MASK                          0x2UL                            </span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">  789</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH1ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae6c3aa4c5b942a04770a06a93a9b1a63">  790</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH1ENS_DEFAULT                        (_DMA_CHENS_CH1ENS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3c044628dd75f30a59e5a53d9687e40a">  791</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH2ENS                                (0x1UL &lt;&lt; 2)                     </span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac89079e8101357af8b3ff6973b437079">  792</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH2ENS_SHIFT                         2                                </span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6157ef84f9800793fd08c1dc78a41d24">  793</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH2ENS_MASK                          0x4UL                            </span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">  794</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH2ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3417b1925b0f33b9e70b106e2a9483df">  795</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH2ENS_DEFAULT                        (_DMA_CHENS_CH2ENS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga24b35122f0793cc6f45c8fbab34e777e">  796</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH3ENS                                (0x1UL &lt;&lt; 3)                     </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad775addf2ab980e50bc354a0696197a5">  797</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH3ENS_SHIFT                         3                                </span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4a5abcf9c41389156ecdc4a29ae3bd6f">  798</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH3ENS_MASK                          0x8UL                            </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">  799</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH3ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafb6e780186cc00bd6c436cf2da8374c9">  800</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH3ENS_DEFAULT                        (_DMA_CHENS_CH3ENS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4a61090735ebd5a4679ba23ae81aad6f">  801</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH4ENS                                (0x1UL &lt;&lt; 4)                     </span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0fc2cda5aaa7a75d948fa9fd8c204b28">  802</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH4ENS_SHIFT                         4                                </span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4189d27882f068f692d41842f958a2a8">  803</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH4ENS_MASK                          0x10UL                           </span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">  804</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH4ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac540101ba729c429d1fba5b692cf333c">  805</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH4ENS_DEFAULT                        (_DMA_CHENS_CH4ENS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9437e24ae5b8fcdd625d4bdb67204cd7">  806</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH5ENS                                (0x1UL &lt;&lt; 5)                     </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga27f4dadd3c4d3499c7ce6c3365cf84eb">  807</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH5ENS_SHIFT                         5                                </span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5bfe3f6ae6617a7b8acb75dfddc9f3ed">  808</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH5ENS_MASK                          0x20UL                           </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">  809</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH5ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga068efb5cb719eb8d9f591e76a78b136e">  810</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH5ENS_DEFAULT                        (_DMA_CHENS_CH5ENS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHENC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5cf124dfd05cc858565d57878ecc4731">  813</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_RESETVALUE                           0x00000000UL                     </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae655e8c5e567264285610b6a59988bb5">  814</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_MASK                                 0x0000003FUL                     </span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga35d5d3d575383435cd1d1b6e2d9dee92">  815</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH0ENC                                (0x1UL &lt;&lt; 0)                     </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga25df885eed3ced50e60fac7552abb351">  816</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH0ENC_SHIFT                         0                                </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab1238fee8a8084ebe3e39543ecf05ef5">  817</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH0ENC_MASK                          0x1UL                            </span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">  818</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH0ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga22202f4a64dfa718aaf6b667ad1b15ef">  819</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH0ENC_DEFAULT                        (_DMA_CHENC_CH0ENC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga92b366c4cfe34b7b22702032ad2d4847">  820</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH1ENC                                (0x1UL &lt;&lt; 1)                     </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab606f7252bcbdb2e8ba7914a26bcb88e">  821</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH1ENC_SHIFT                         1                                </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga73a664be5f4736458a91c02bf44e2e21">  822</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH1ENC_MASK                          0x2UL                            </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">  823</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH1ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga48471b34b4eaa83749604aa4dc83500d">  824</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH1ENC_DEFAULT                        (_DMA_CHENC_CH1ENC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae7a944b622e28ac37ee730883b14f13e">  825</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH2ENC                                (0x1UL &lt;&lt; 2)                     </span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae37f39bf65a4c524a2a09956485aec14">  826</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH2ENC_SHIFT                         2                                </span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9a0f7a78109d735f115c2042b5cb18bb">  827</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH2ENC_MASK                          0x4UL                            </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">  828</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH2ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9306ee3c7a4b45e9738c41aacab103a0">  829</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH2ENC_DEFAULT                        (_DMA_CHENC_CH2ENC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaafca64b255430ca1e8549a09a8e4ae1a">  830</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH3ENC                                (0x1UL &lt;&lt; 3)                     </span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa0830337a5ada3c946ff9f56e1e87086">  831</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH3ENC_SHIFT                         3                                </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadf670e44e71e6ef9e84f9076e292e36b">  832</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH3ENC_MASK                          0x8UL                            </span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">  833</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH3ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5db5df14316e43cfa5f7842f8e860782">  834</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH3ENC_DEFAULT                        (_DMA_CHENC_CH3ENC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2a59bd0e20eb593fa2fa7b108233f910">  835</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH4ENC                                (0x1UL &lt;&lt; 4)                     </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga545e8bf9c90be22cf7adacc61f8a9159">  836</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH4ENC_SHIFT                         4                                </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1ae82793be0258c25d2b941291b28de1">  837</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH4ENC_MASK                          0x10UL                           </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">  838</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH4ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabe7fc3bb626e7546deb81477d2e53376">  839</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH4ENC_DEFAULT                        (_DMA_CHENC_CH4ENC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga814e04dc0c32cddab505146788d0ae4b">  840</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH5ENC                                (0x1UL &lt;&lt; 5)                     </span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga84d17e626c4e8243c86e34e9727725b1">  841</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH5ENC_SHIFT                         5                                </span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga949d0c96c97f14e87bfca1a41bca2783">  842</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH5ENC_MASK                          0x20UL                           </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">  843</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH5ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8d89067953cfccc9e2b0a95b9e621c4c">  844</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH5ENC_DEFAULT                        (_DMA_CHENC_CH5ENC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHALTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadd2d2f322ee761ff5024ff8a2fb5e8f5">  847</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga81b14de47152c5c6c322be59ebc86165">  848</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga613418fb0799e7247179ac93163a767f">  849</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH0ALTS                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad51b3fceeffcc0e9231309783e03554a">  850</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9bc3fb8a648065a1ac88355ef85e44ab">  851</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">  852</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa54ec7c7973183897876c530f978a9f0">  853</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH0ALTS_DEFAULT                      (_DMA_CHALTS_CH0ALTS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab83167edd154a5daf99c8608100088b7">  854</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH1ALTS                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf4899bc261cdbce884efb93f469043ca">  855</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gace50c041a428cae2ea015975e83bc88c">  856</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">  857</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae49b3527d4de1e9723906f5fc035356c">  858</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH1ALTS_DEFAULT                      (_DMA_CHALTS_CH1ALTS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7738cfbf25a156a773026b9c28c37dda">  859</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH2ALTS                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0790f60d53f14a8dc68b08cada62c0d3">  860</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabd21971d2efbd628393c7b103e60e44e">  861</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">  862</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa706c71ab018584bac1aad5d2ece3001">  863</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH2ALTS_DEFAULT                      (_DMA_CHALTS_CH2ALTS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga048035204cf3ed4cfd6ec1427d460670">  864</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH3ALTS                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1155cfe68203851c1bebb3d4d4f03086">  865</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa044a2da0ded76c66829de8cc4a8f111">  866</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">  867</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf2a7345f778eb92be85705a2fe433fe5">  868</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH3ALTS_DEFAULT                      (_DMA_CHALTS_CH3ALTS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafe171b8d3b83c8b2586d28c2307ad7a5">  869</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH4ALTS                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabf87adc0c8f14b0234910df5541c8890">  870</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4d2f0cd787b6a346eabb36d1d409f039">  871</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">  872</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4677c4f84edfdf13ea4e47a1ce5ce302">  873</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH4ALTS_DEFAULT                      (_DMA_CHALTS_CH4ALTS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga39d696693fdcc69510ed4972dbba5117">  874</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH5ALTS                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga121284eb531163dd58ce38e9362e6516">  875</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga542e3984b5a30b7ce8eb6ac8d5d2d3d8">  876</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">  877</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac30002e404beee68eb6f4af5038ab77d">  878</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH5ALTS_DEFAULT                      (_DMA_CHALTS_CH5ALTS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHALTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0eec0d07ba3840c14c15ea38d6aa085b">  881</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8cc36f2eabc3184da58fc37032217f38">  882</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga511af0db142c89640d5a701e356c0300">  883</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH0ALTC                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga74de4494b5cee26a310e232f67cbff3d">  884</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga60adf7c7300beb0d0e02ff40cd5c4be4">  885</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">  886</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7a3881163fa7d248ce6e5dc219e18ea7">  887</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH0ALTC_DEFAULT                      (_DMA_CHALTC_CH0ALTC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga05e2f045a0534efd76fdc2da493605a9">  888</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH1ALTC                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7a663045d7110eaf87337a4d96367181">  889</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9c4958f96c46f64aecc75e34f98a5f00">  890</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">  891</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0341c20dbbcffd9a67a7cf7269e4cb09">  892</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH1ALTC_DEFAULT                      (_DMA_CHALTC_CH1ALTC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5def0cf4048c90fc2e1546324c245c08">  893</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH2ALTC                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga75e3488182fb1b3c8961de0002084dfc">  894</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf5cfee97763a6400e6a2a2201c2fb658">  895</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">  896</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga37f75f8149bbdf4535c58b092fd31d66">  897</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH2ALTC_DEFAULT                      (_DMA_CHALTC_CH2ALTC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga24257997abb94b463b9c104e43a01ce2">  898</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH3ALTC                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga60134fe3ab56879a61b8ab8311dd3cc6">  899</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab1b9ed6e6bd1fadbab12598a2ceaab28">  900</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">  901</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga214964bfec83e6643b7991ff93b7d4e7">  902</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH3ALTC_DEFAULT                      (_DMA_CHALTC_CH3ALTC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8a7dec837ee6581822cb8f74a259409c">  903</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH4ALTC                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6fc2b10b705b42acf05843198082b9e1">  904</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga870d5759441a8fe6a06f8e5c63aa8d55">  905</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">  906</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga28c0f465ac102c5932c5c10e8cbff788">  907</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH4ALTC_DEFAULT                      (_DMA_CHALTC_CH4ALTC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga58fe5d31b279243c92b4c6cf16743c61">  908</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH5ALTC                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadc9b65586a310eeb0dcd7737479a7a12">  909</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3223425d68ced74f11f7389feed6bb58">  910</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">  911</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5d530ea7553e3576c0420c86ef574674">  912</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH5ALTC_DEFAULT                      (_DMA_CHALTC_CH5ALTC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHPRIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9daf0b6586e2fa32dd4318581a5ee097">  915</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga79d9267c2a82e200f8c21ca6b47b3dae">  916</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3b8aae23375b72eaf9398b0dfe0a9958">  917</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH0PRIS                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafa74c12fb13c4c1992d85684ec68a36d">  918</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab9d307b044f83ba2cec73d0c0423d2ce">  919</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">  920</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga991b1ee70c4a5e9ea6c1ac510d4344b8">  921</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH0PRIS_DEFAULT                      (_DMA_CHPRIS_CH0PRIS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4245120034c44573ea4089f3a7962f0d">  922</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH1PRIS                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1f6648ed2db93670744712633ebe8c6d">  923</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8e2f7c5e32b052266cf5f1fefb0315e2">  924</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">  925</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga385bb04dc349096942748d090385c2a1">  926</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH1PRIS_DEFAULT                      (_DMA_CHPRIS_CH1PRIS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga11e9151ccd4188763a82ab42bc06d55e">  927</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH2PRIS                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab805fd2b31fe212e9d84411d1b54b99f">  928</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafea2f9b83e145e5a5f780040b2b167da">  929</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">  930</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga31ff7d3c88297e6642d5bcf039efcbf1">  931</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH2PRIS_DEFAULT                      (_DMA_CHPRIS_CH2PRIS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad0837ad5d87ce0e10c7950db207272d4">  932</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH3PRIS                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf7e73e49868b330b0b6c15757f18aebf">  933</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab227d80ecc2fbbfcbdfd5705f762ba48">  934</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">  935</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6e64a388c03275c438755bf6ff94c445">  936</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH3PRIS_DEFAULT                      (_DMA_CHPRIS_CH3PRIS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga299ed3bd0ba11abcd89eff9e7cdadbc8">  937</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH4PRIS                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga180b7a816bc41a431856cf8c314f91de">  938</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad6962c4b30f63f771c1472c8f76d83bf">  939</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">  940</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga088d56e897fe05b5b19f7071a5636ca1">  941</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH4PRIS_DEFAULT                      (_DMA_CHPRIS_CH4PRIS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3c52b6e6015ada3be2d3b2f622572bbe">  942</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH5PRIS                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8abb73279fac57a9503f14126eb5cccd">  943</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad59b8eafb3963903ea83570d97ebdab5">  944</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">  945</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafdb6f107918f35901410de74a4098818">  946</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH5PRIS_DEFAULT                      (_DMA_CHPRIS_CH5PRIS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHPRIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaadeb7787f8f32c14c0276c2abb417f7b">  949</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga192afe390dcccda2b96bc2b236dd5666">  950</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5ff68ef83e232f6eac622238c65084ba">  951</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH0PRIC                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga189fb8c590b999349183333012f4e70d">  952</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga88c1e2d89a389055a4028b5406ff94fa">  953</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">  954</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4df490dae82239dcb98398c775d258bf">  955</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH0PRIC_DEFAULT                      (_DMA_CHPRIC_CH0PRIC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4324c7fb59cc3a2f150395193c8c96a5">  956</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH1PRIC                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga744f18c61317d3ce541ec27b109989f6">  957</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga28b1f08516b78ab005f707ce5b396d72">  958</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">  959</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad0f899434d32cdf887c087fa70bcd415">  960</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH1PRIC_DEFAULT                      (_DMA_CHPRIC_CH1PRIC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacb62ce6d3214ca9bbb4ebe7832307eeb">  961</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH2PRIC                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac9fe70e0eff208788180eab5568115bd">  962</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6ad84681c02ca6065d0c9dcd271b02b0">  963</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">  964</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga352efbfef9acf0b353862a193b7de1d0">  965</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH2PRIC_DEFAULT                      (_DMA_CHPRIC_CH2PRIC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga88b2b57ff1d13614652901f2f27ab233">  966</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH3PRIC                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4ddf40b027248d91274316461f19fd74">  967</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabe068fe7e6583a5c18e50a40cf27ed84">  968</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">  969</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga49d3cc9d4c00dc6874d997b75880c963">  970</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH3PRIC_DEFAULT                      (_DMA_CHPRIC_CH3PRIC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae9e8327d33f6ff455450320729889842">  971</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH4PRIC                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabf4d0f198774d0586bb9d8377a2d2273">  972</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2d23f68d713c5c29fae227a25ce4ca0d">  973</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">  974</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga26e1ff0717bb90be7294958317e8de1a">  975</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH4PRIC_DEFAULT                      (_DMA_CHPRIC_CH4PRIC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf46213e736f8beab07ae07576828f6f2">  976</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH5PRIC                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5fcfc3ff051e0ad8bec60456b44bd556">  977</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6b78894b9053468a43dff6d14a118902">  978</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">  979</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4beaa86030a99f2cc5133f83f1626ee3">  980</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH5PRIC_DEFAULT                      (_DMA_CHPRIC_CH5PRIC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA ERRORC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad184c7bcd66cc743d49c05d7001af5cb">  983</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_RESETVALUE                          0x00000000UL                      </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga523632c688bb41df44cb9237599f474b">  984</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_MASK                                0x00000001UL                      </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1a72da743d1b4b5044077696e382f819">  985</a></span>&#160;<span class="preprocessor">#define DMA_ERRORC_ERRORC                               (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab66f6e9e80ad9925423f7e9e7321c67b">  986</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_ERRORC_SHIFT                        0                                 </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga293d9323a9478f854df0d2e6c99d96ce">  987</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_ERRORC_MASK                         0x1UL                             </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">  988</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_ERRORC_DEFAULT                      0x00000000UL                      </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab1cc17f9a5c414fae65f2cc0d5cea8e4">  989</a></span>&#160;<span class="preprocessor">#define DMA_ERRORC_ERRORC_DEFAULT                       (_DMA_ERRORC_ERRORC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHREQSTATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9c67126153ce05dc19bd7c3a9bc53b01">  992</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_RESETVALUE                     0x00000000UL                                 </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1227e0733df8865fcf9796529d2a7fb0">  993</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_MASK                           0x0000003FUL                                 </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga06000644ae9c3272fdb92778f1b72029">  994</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH0REQSTATUS                    (0x1UL &lt;&lt; 0)                                 </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8f5592df173223f1f7e85ba57bd9b3c7">  995</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT             0                                            </span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafd11116b238de0d461ec8c862f47d65c">  996</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_MASK              0x1UL                                        </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">  997</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5cc9516df62011880f4242d522e4bf94">  998</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6560f1e76ca6fdf2a726f76875665424">  999</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH1REQSTATUS                    (0x1UL &lt;&lt; 1)                                 </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1f33bf6d091743fad5647647334d106d"> 1000</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT             1                                            </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga47af3fc45b5e3431dbaacf986104c049"> 1001</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_MASK              0x2UL                                        </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee"> 1002</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga52102b5e01079c79d6c37c3d2fa7e07f"> 1003</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gada5a454ce1cdc913edbec452a87d4a85"> 1004</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH2REQSTATUS                    (0x1UL &lt;&lt; 2)                                 </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga198a02e171a666d9660d7952629a8cf3"> 1005</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT             2                                            </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9e923a3a9b668171dce0d2bece029018"> 1006</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_MASK              0x4UL                                        </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd"> 1007</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga24b71d15e0f5c86dc476173c62c04f9f"> 1008</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga74172c3852d72dc1b421be3d2104fa31"> 1009</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH3REQSTATUS                    (0x1UL &lt;&lt; 3)                                 </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf89bfd255c4e597337671c1a59e22d01"> 1010</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT             3                                            </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3de830a37a8c54392713d93da9417057"> 1011</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_MASK              0x8UL                                        </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b"> 1012</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae8df0d773d381312331668ef7b88dcba"> 1013</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga62c82fd3d5b739f826f79d22946a8af9"> 1014</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH4REQSTATUS                    (0x1UL &lt;&lt; 4)                                 </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf1d7723ab37e855619d0bcf1011c21d8"> 1015</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT             4                                            </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9f8203bb8ac2678cb83b7102c0f06499"> 1016</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_MASK              0x10UL                                       </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2"> 1017</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa84aaf37f9ae6010033c364c84d61d33"> 1018</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf64f6dcf537672a9e195ad6175696980"> 1019</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH5REQSTATUS                    (0x1UL &lt;&lt; 5)                                 </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae5b28f5b0694bfd6c8e677eb2d8ac56a"> 1020</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT             5                                            </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8b13bc9523705eacad12222223e21eed"> 1021</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_MASK              0x20UL                                       </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c"> 1022</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7dd1419fe212dc11be75473295698707"> 1023</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHSREQSTATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa0ac48fea9964f2c069c285ff7e102a1"> 1026</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_RESETVALUE                    0x00000000UL                                   </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7d142899003cca875a9a1f51bf3e791c"> 1027</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_MASK                          0x0000003FUL                                   </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8bca57954035c721cf98c1c580c97e69"> 1028</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH0SREQSTATUS                  (0x1UL &lt;&lt; 0)                                   </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1e3a36e81aaf822ed3f84de64ee80091"> 1029</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT           0                                              </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf7fd21d76c118803fa6112d22fab0d37"> 1030</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK            0x1UL                                          </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d"> 1031</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4598d2c40c9b73bab75e1106affbdad0"> 1032</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga54a7de7ef3e0b33e86bcc40c5db0d088"> 1033</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH1SREQSTATUS                  (0x1UL &lt;&lt; 1)                                   </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0ca681317b4e3918106d28df1a69fa87"> 1034</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT           1                                              </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3d90f70e0d5954748b1809b847b2be7b"> 1035</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK            0x2UL                                          </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15"> 1036</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga193cb364623c88cb508dca279b7e698b"> 1037</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac1d03bb897d9fe1bb9fae50820f447b4"> 1038</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH2SREQSTATUS                  (0x1UL &lt;&lt; 2)                                   </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3083f1f73076c0102c88b85416ed2110"> 1039</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT           2                                              </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaea8852a459c1825e61d10985c050e86e"> 1040</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK            0x4UL                                          </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef"> 1041</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"> 1042</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafb7e3e35eaf6892421d6e7b286a490d5"> 1043</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH3SREQSTATUS                  (0x1UL &lt;&lt; 3)                                   </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2222f8d27144678ab4ba0942c8b8781f"> 1044</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT           3                                              </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacb2086fcbda231f1a8a1a1e946f41893"> 1045</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK            0x8UL                                          </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb"> 1046</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabed1415c8fad7709dde4311b0d66c602"> 1047</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8ced60eb83be417fffbd322fe4b0d6c4"> 1048</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH4SREQSTATUS                  (0x1UL &lt;&lt; 4)                                   </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5a840d97f34d0d63983c73d6883a1a53"> 1049</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT           4                                              </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae0f5b9744e308612819212e0a9f5fe39"> 1050</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK            0x10UL                                         </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc"> 1051</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab34a2a86e2ada817af6998a135bf760b"> 1052</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga44104a6766e70127964369bdf2290398"> 1053</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH5SREQSTATUS                  (0x1UL &lt;&lt; 5)                                   </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0b9652105ab7682ff248493ecb6036e5"> 1054</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT           5                                              </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga10bb38bf69a347123ca07a578ac8c706"> 1055</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK            0x20UL                                         </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d"> 1056</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaded7a046b8d8eb762ccb0140bb923551"> 1057</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5df7e961452dfe5d42c4d6e59ca4a1c6"> 1060</a></span>&#160;<span class="preprocessor">#define _DMA_IF_RESETVALUE                              0x00000000UL                   </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaaddbe4d70d3c2391cf26b18d7b5f1da4"> 1061</a></span>&#160;<span class="preprocessor">#define _DMA_IF_MASK                                    0x8000003FUL                   </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga578445fc79000465bed22b93d72b99f3"> 1062</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH0DONE                                  (0x1UL &lt;&lt; 0)                   </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4df21925584f869a1e14c72541a26e3b"> 1063</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH0DONE_SHIFT                           0                              </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga82660b6bddd7fa45e7aec24c80566f9d"> 1064</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH0DONE_MASK                            0x1UL                          </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d"> 1065</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH0DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf3461d4649121fda6ef74fca6bdfbcf8"> 1066</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH0DONE_DEFAULT                          (_DMA_IF_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafdb19f1904fdcffd6581e94b37ad0f03"> 1067</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH1DONE                                  (0x1UL &lt;&lt; 1)                   </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3bbebf4f7f30eba22b366b9eeb6000e8"> 1068</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH1DONE_SHIFT                           1                              </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3b476b83e50bab602f9df1bd9a7e78fb"> 1069</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH1DONE_MASK                            0x2UL                          </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2"> 1070</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH1DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5a1687be4e50e981e402a654e6f44e41"> 1071</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH1DONE_DEFAULT                          (_DMA_IF_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf2afc88986f126109c322128fb2920d6"> 1072</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH2DONE                                  (0x1UL &lt;&lt; 2)                   </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3c419bcf0d968084d92997844be9bb31"> 1073</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH2DONE_SHIFT                           2                              </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5a6752877e93325db188b1557b8ab6d2"> 1074</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH2DONE_MASK                            0x4UL                          </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4"> 1075</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH2DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga99a6a34b20ebb4f18e259fec70808d96"> 1076</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH2DONE_DEFAULT                          (_DMA_IF_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa1012d713c12603a2d19226e4bce0fb2"> 1077</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH3DONE                                  (0x1UL &lt;&lt; 3)                   </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa740c98e6015b7d04001d22d04fe67be"> 1078</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH3DONE_SHIFT                           3                              </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaef57540973298203eecc08b595f1f078"> 1079</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH3DONE_MASK                            0x8UL                          </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37"> 1080</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH3DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7fc4a13e6f0ec623968fcff36e988f8b"> 1081</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH3DONE_DEFAULT                          (_DMA_IF_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf75c70f7ae1b7150fcda089516b2e850"> 1082</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH4DONE                                  (0x1UL &lt;&lt; 4)                   </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga794c2aa0f6d557fb96e897c13480f821"> 1083</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH4DONE_SHIFT                           4                              </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga519064cf91cf3790ac89844a0fc007fd"> 1084</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH4DONE_MASK                            0x10UL                         </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f"> 1085</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH4DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad8f2d2d301273229e5c03f6783046757"> 1086</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH4DONE_DEFAULT                          (_DMA_IF_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga86ea8c063110eab66fae23be80922048"> 1087</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH5DONE                                  (0x1UL &lt;&lt; 5)                   </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad4972ea6b34213794fe21c6ff45b6775"> 1088</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH5DONE_SHIFT                           5                              </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa1889bf4f91f196c933e03f1d7b62212"> 1089</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH5DONE_MASK                            0x20UL                         </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0"> 1090</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH5DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga18b34ff8b746edcc7646933026c36d74"> 1091</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH5DONE_DEFAULT                          (_DMA_IF_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac6eab4cb33928b0235cbdbf6695057e9"> 1092</a></span>&#160;<span class="preprocessor">#define DMA_IF_ERR                                      (0x1UL &lt;&lt; 31)                  </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga68482770be6fe28e5729152c2c2760fa"> 1093</a></span>&#160;<span class="preprocessor">#define _DMA_IF_ERR_SHIFT                               31                             </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9977e4ef3c1c84917f42a8c6b7eb315d"> 1094</a></span>&#160;<span class="preprocessor">#define _DMA_IF_ERR_MASK                                0x80000000UL                   </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee"> 1095</a></span>&#160;<span class="preprocessor">#define _DMA_IF_ERR_DEFAULT                             0x00000000UL                   </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3267cefe58443abd86319092c139413c"> 1096</a></span>&#160;<span class="preprocessor">#define DMA_IF_ERR_DEFAULT                              (_DMA_IF_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3d88e1d0c327cd35c7693b1566e14d7a"> 1099</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_RESETVALUE                             0x00000000UL                    </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacadb437c7a4f96b8693a1a2642370268"> 1100</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_MASK                                   0x8000003FUL                    </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga60ca3d5d4b8cf3a512ae0ab94e77e62f"> 1101</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH0DONE                                 (0x1UL &lt;&lt; 0)                    </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2700736d41e2ef7aadd189d03647776a"> 1102</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH0DONE_SHIFT                          0                               </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga09a51687b6f22f0ca718d444c5cfd81b"> 1103</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH0DONE_MASK                           0x1UL                           </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641"> 1104</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH0DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1425dd1a51ea8d27ed3c70ebea6be2d3"> 1105</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH0DONE_DEFAULT                         (_DMA_IFS_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga677c10eb7bed83883d9057ca050403d2"> 1106</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH1DONE                                 (0x1UL &lt;&lt; 1)                    </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga13225b0f24cfd7d14df651a50f9f4ae0"> 1107</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH1DONE_SHIFT                          1                               </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaea9d5c53288bc3f4ff74917d7770343c"> 1108</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH1DONE_MASK                           0x2UL                           </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f"> 1109</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH1DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga67ab940da9bb228148184bbdcc8402a5"> 1110</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH1DONE_DEFAULT                         (_DMA_IFS_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga65eb0025ac7a468b11eda46b44054253"> 1111</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH2DONE                                 (0x1UL &lt;&lt; 2)                    </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae8b6ab0b4ae8b6a33d347f3f38e17ab7"> 1112</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH2DONE_SHIFT                          2                               </span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4bf93d9ba334956b8c08aeb3c156feb0"> 1113</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH2DONE_MASK                           0x4UL                           </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b"> 1114</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH2DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga566aea8925025ed8cf6855d4c1163a23"> 1115</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH2DONE_DEFAULT                         (_DMA_IFS_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga17869f514f8d6a6df5fc0ae1ac96f2f5"> 1116</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH3DONE                                 (0x1UL &lt;&lt; 3)                    </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0f5955dfb302b66da0a964f2b961ee7f"> 1117</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH3DONE_SHIFT                          3                               </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga556c4816512e4cc6530054fba9d5d2a6"> 1118</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH3DONE_MASK                           0x8UL                           </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e"> 1119</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH3DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5a6a8203baec1e04535e852dee502f8f"> 1120</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH3DONE_DEFAULT                         (_DMA_IFS_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac59d97918c2e3863338322e069329fd7"> 1121</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH4DONE                                 (0x1UL &lt;&lt; 4)                    </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"> 1122</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH4DONE_SHIFT                          4                               </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf5c0ef770d6383f620664832552b9f28"> 1123</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH4DONE_MASK                           0x10UL                          </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc"> 1124</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH4DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8e392ee887156a16cedcbeff8f540fec"> 1125</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH4DONE_DEFAULT                         (_DMA_IFS_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaae9937d06d57299ea9a39e7324da12a8"> 1126</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH5DONE                                 (0x1UL &lt;&lt; 5)                    </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga61ac88808d29cb122aae0057c125d7c9"> 1127</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH5DONE_SHIFT                          5                               </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga68350a1c4cb5fddbb3a5c5bfb118e28d"> 1128</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH5DONE_MASK                           0x20UL                          </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143"> 1129</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH5DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadb4013a5ef1eb90253fd552e9445f7c8"> 1130</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH5DONE_DEFAULT                         (_DMA_IFS_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga47a765a3aa429433500f038916d31c31"> 1131</a></span>&#160;<span class="preprocessor">#define DMA_IFS_ERR                                     (0x1UL &lt;&lt; 31)                   </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9438ddb667f860b6ac7ba57013421662"> 1132</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_ERR_SHIFT                              31                              </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad16da74bde8ccbf19961c8663c0292ea"> 1133</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_ERR_MASK                               0x80000000UL                    </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e"> 1134</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_ERR_DEFAULT                            0x00000000UL                    </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae58ab8a1cab6fcf511960aea64761fd5"> 1135</a></span>&#160;<span class="preprocessor">#define DMA_IFS_ERR_DEFAULT                             (_DMA_IFS_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7a00fd399186f5727470607d74a301e1"> 1138</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_RESETVALUE                             0x00000000UL                    </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad73d84e149da011b738b795a33dbaee0"> 1139</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_MASK                                   0x8000003FUL                    </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf6bbfea2686ebe8c7c308aec61df8d4e"> 1140</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH0DONE                                 (0x1UL &lt;&lt; 0)                    </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0fc375d7b1f26309eb2cca29d6ac890d"> 1141</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH0DONE_SHIFT                          0                               </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga99704115f1eb97adaff45b241b95ef16"> 1142</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH0DONE_MASK                           0x1UL                           </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698"> 1143</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH0DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga655a62a7037be4ead95dfc7753c7194a"> 1144</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH0DONE_DEFAULT                         (_DMA_IFC_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab5eb58f018e2f7f77201af93c44f3fd2"> 1145</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH1DONE                                 (0x1UL &lt;&lt; 1)                    </span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga85d3d55c1fb9cc16a62e55ccbf3e972f"> 1146</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH1DONE_SHIFT                          1                               </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac5a95388d78ec1fbfb55234a505ba98e"> 1147</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH1DONE_MASK                           0x2UL                           </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3"> 1148</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH1DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaebef41e728ac70f484a84cfc7008a886"> 1149</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH1DONE_DEFAULT                         (_DMA_IFC_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga599389e2c151d95a787d5d7bbca1ceba"> 1150</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH2DONE                                 (0x1UL &lt;&lt; 2)                    </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaea48c430e69aa76baafc9f9d6210cb14"> 1151</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH2DONE_SHIFT                          2                               </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga40a7466408faaf07508e545f8c52c2f5"> 1152</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH2DONE_MASK                           0x4UL                           </span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6"> 1153</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH2DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0a716ac40518228a8d6a789ccb2eaf89"> 1154</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH2DONE_DEFAULT                         (_DMA_IFC_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1eb47a49a0e5d1c095b8d2cf05cc9281"> 1155</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH3DONE                                 (0x1UL &lt;&lt; 3)                    </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga818d25507dabdfbe96f9b149428a019c"> 1156</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH3DONE_SHIFT                          3                               </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafb697306a1377e0e71f1d897806e3f04"> 1157</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH3DONE_MASK                           0x8UL                           </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8"> 1158</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH3DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga084cd51cafabb0f091cf0e448ac422fa"> 1159</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH3DONE_DEFAULT                         (_DMA_IFC_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8c7a995e6b218825ed1d895e26bde54d"> 1160</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH4DONE                                 (0x1UL &lt;&lt; 4)                    </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4a03157b4cf71fc5f7f9ee41f183db8e"> 1161</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH4DONE_SHIFT                          4                               </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafd9076e9faafbb3030a05f05f1f37a4b"> 1162</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH4DONE_MASK                           0x10UL                          </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01"> 1163</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH4DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga16a60fca5e679d1d975fad698ff804a1"> 1164</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH4DONE_DEFAULT                         (_DMA_IFC_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab9786f89dbba2f47e61e4d022cee4203"> 1165</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH5DONE                                 (0x1UL &lt;&lt; 5)                    </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga68a89ea7eef21a64f3977325a8c5ed14"> 1166</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH5DONE_SHIFT                          5                               </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad3967cba6a1433618cea355e35147bfc"> 1167</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH5DONE_MASK                           0x20UL                          </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9"> 1168</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH5DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8dc3ecb4d4fc4bd8a250cd51f2266106"> 1169</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH5DONE_DEFAULT                         (_DMA_IFC_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7d1089e96ec9201ab9c6712ab96a9e61"> 1170</a></span>&#160;<span class="preprocessor">#define DMA_IFC_ERR                                     (0x1UL &lt;&lt; 31)                   </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga91b7c1d45c21b1ea45df6e2ef8c80fb0"> 1171</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_ERR_SHIFT                              31                              </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa01211f918ff25b99da929d8d6e710b4"> 1172</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_ERR_MASK                               0x80000000UL                    </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344"> 1173</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_ERR_DEFAULT                            0x00000000UL                    </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7d0bf36583e5e1dc9ca617159c44ed0c"> 1174</a></span>&#160;<span class="preprocessor">#define DMA_IFC_ERR_DEFAULT                             (_DMA_IFC_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad8d20c7381f385979f3dbb7f94757890"> 1177</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_RESETVALUE                             0x00000000UL                    </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad420f4a3efb297cb5beaa8ae280875d7"> 1178</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_MASK                                   0x8000003FUL                    </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa51a08be9d6414cf9012385a3527d4df"> 1179</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH0DONE                                 (0x1UL &lt;&lt; 0)                    </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf1720448f7ffea601b6e59b4c22018b6"> 1180</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH0DONE_SHIFT                          0                               </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga917a0d83bd2cf2fdb80aaf8ffb7ef557"> 1181</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH0DONE_MASK                           0x1UL                           </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf"> 1182</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH0DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8329555faac2632db8e92bafbbb0f2fa"> 1183</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH0DONE_DEFAULT                         (_DMA_IEN_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab47dfc0bdb4183996878d1b45b104c7f"> 1184</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH1DONE                                 (0x1UL &lt;&lt; 1)                    </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab64987692fbf7b42110f754d9db35d95"> 1185</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH1DONE_SHIFT                          1                               </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa3de6fed90e06aa4dd79b71a7ce5308a"> 1186</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH1DONE_MASK                           0x2UL                           </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21"> 1187</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH1DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga634aff2e704f2fc55a3ccfe53ef8c74b"> 1188</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH1DONE_DEFAULT                         (_DMA_IEN_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3a2b66296ba2b65f9f5b2dee6421a427"> 1189</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH2DONE                                 (0x1UL &lt;&lt; 2)                    </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1e2e8947d79b40e433b90e0e2c4efcd6"> 1190</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH2DONE_SHIFT                          2                               </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga46df35fb2b44f06ac115d61e37938e1b"> 1191</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH2DONE_MASK                           0x4UL                           </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd"> 1192</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH2DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa63d217c8754ffd9bdc64b1ee4bafaec"> 1193</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH2DONE_DEFAULT                         (_DMA_IEN_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6e02fb65fdafe4fccb37e95ecc7063c1"> 1194</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH3DONE                                 (0x1UL &lt;&lt; 3)                    </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac1ff5c15aa64c149feedae8987a72444"> 1195</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH3DONE_SHIFT                          3                               </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaba56eda5242447dbadeeacd8a021eb6e"> 1196</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH3DONE_MASK                           0x8UL                           </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc"> 1197</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH3DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7d187357c9c8622ba8cb9cb2954988ff"> 1198</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH3DONE_DEFAULT                         (_DMA_IEN_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga96c4ccd8fd7a630bf3d0af39db99bd55"> 1199</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH4DONE                                 (0x1UL &lt;&lt; 4)                    </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2da9d847e02267f0ff25b67d5b7ff6ee"> 1200</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH4DONE_SHIFT                          4                               </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga43aa908f57256dd7c8ce067c319caaef"> 1201</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH4DONE_MASK                           0x10UL                          </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1"> 1202</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH4DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8117f1c7976f0ee985aaa94302d119ce"> 1203</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH4DONE_DEFAULT                         (_DMA_IEN_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9050ec555913f759d454af3da9755200"> 1204</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH5DONE                                 (0x1UL &lt;&lt; 5)                    </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga033b9523bc510c398e1804a43e7c25c9"> 1205</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH5DONE_SHIFT                          5                               </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad58fd657418f1fbd9b6de45c4e311951"> 1206</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH5DONE_MASK                           0x20UL                          </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0"> 1207</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH5DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae00967c8e1cc5ad36acc00d5b038896a"> 1208</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH5DONE_DEFAULT                         (_DMA_IEN_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa96964fe667fbb1699a64f3e5b5e2fa9"> 1209</a></span>&#160;<span class="preprocessor">#define DMA_IEN_ERR                                     (0x1UL &lt;&lt; 31)                   </span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga69b55d670670482693271472453a42a5"> 1210</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_ERR_SHIFT                              31                              </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gadb4bc7102f29c2f6a8f20815cfc475c5"> 1211</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_ERR_MASK                               0x80000000UL                    </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c"> 1212</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_ERR_DEFAULT                            0x00000000UL                    </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae4f33aac19c9518238e0d34e928d9c09"> 1213</a></span>&#160;<span class="preprocessor">#define DMA_IEN_ERR_DEFAULT                             (_DMA_IEN_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CH_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac23a78ddc8563401d56bbbc99ae90cf1"> 1216</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_RESETVALUE                         0x00000000UL                                  </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5a701cc3693aa9025a32df30b6d2004e"> 1217</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_MASK                               0x003F000FUL                                  </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga88d1d2b9b264b981ac3c2c54cd01d6bd"> 1218</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_SHIFT                       0                                             </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"> 1219</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_MASK                        0xFUL                                         </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa0287964c9726f07066512cbd50d5296"> 1220</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0RXDATAV               0x00000000UL                                  </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f"> 1221</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAV               0x00000000UL                                  </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5"> 1222</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV              0x00000000UL                                  </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49"> 1223</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C0RXDATAV                 0x00000000UL                                  </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c"> 1224</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a"> 1225</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516"> 1226</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911"> 1227</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_MSCWDATA                    0x00000000UL                                  </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga35a42c7ba591e2aa30c76bbea9ca994b"> 1228</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0TXBL                  0x00000001UL                                  </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61"> 1229</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXBL                  0x00000001UL                                  </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6"> 1230</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXBL                 0x00000001UL                                  </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70"> 1231</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C0TXBL                    0x00000001UL                                  </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74"> 1232</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC0                   0x00000001UL                                  </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6"> 1233</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC0                   0x00000001UL                                  </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440"> 1234</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC0                   0x00000001UL                                  </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf1c2f3be40996cc8a7f8983479042f5a"> 1235</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0TXEMPTY               0x00000002UL                                  </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587"> 1236</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXEMPTY               0x00000002UL                                  </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5"> 1237</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY              0x00000002UL                                  </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825"> 1238</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC1                   0x00000002UL                                  </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409"> 1239</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC1                   0x00000002UL                                  </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f"> 1240</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC1                   0x00000002UL                                  </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145"> 1241</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT          0x00000003UL                                  </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6"> 1242</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC2                   0x00000003UL                                  </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6"> 1243</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC2                   0x00000003UL                                  </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183"> 1244</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC2                   0x00000003UL                                  </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e"> 1245</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT             0x00000004UL                                  </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad594be72d97ee740553d1048ae2fbb82"> 1246</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0RXDATAV                (_DMA_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5b16ecf4bc47e7ceeca9e72462651f18"> 1247</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAV                (_DMA_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1293dd2ac3b5594f9d84d2e40081db1c"> 1248</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV               (_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga06058c90f273636ed58ca97372245f98"> 1249</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C0RXDATAV                  (_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV &lt;&lt; 0)        </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga5d028eeee6256219a0213372aaabc816"> 1250</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER0UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga63fb7b0cfefa2ac321451200edd37aaf"> 1251</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER1UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga36d62c9f011872b6c6b386ec232976cf"> 1252</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER2UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2b3bb51eb50464cea8ad75b4c3a70832"> 1253</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_MSCWDATA                     (_DMA_CH_CTRL_SIGSEL_MSCWDATA &lt;&lt; 0)           </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga3d282fa50e022493dad06f85b2cf87a1"> 1254</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0TXBL                   (_DMA_CH_CTRL_SIGSEL_USART0TXBL &lt;&lt; 0)         </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf3ecd954126a272e27b6a137436ea399"> 1255</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXBL                   (_DMA_CH_CTRL_SIGSEL_USART1TXBL &lt;&lt; 0)         </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab18169a8e04b2d5138e8d24b3a20bbfc"> 1256</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0TXBL                  (_DMA_CH_CTRL_SIGSEL_LEUART0TXBL &lt;&lt; 0)        </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga6ed7806a0d265d6ea24aed17f9bb67c0"> 1257</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C0TXBL                     (_DMA_CH_CTRL_SIGSEL_I2C0TXBL &lt;&lt; 0)           </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga14b467e2e28c7912bd889606b1fca2db"> 1258</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga700ae34ae13d1669551004ed0fc417fb"> 1259</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8b1ddb918cb0a31d40ea5c91482f9d98"> 1260</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa6d87ec0b19fa6cbaa04a2918116a2e6"> 1261</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0TXEMPTY                (_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaee7353ffcf988021aee1d571323d5905"> 1262</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXEMPTY                (_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga04fa1e35bb2784337dd26f01365fc3d2"> 1263</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY               (_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7a9b69978e7339ce20673c4eac95e73a"> 1264</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga04940dd6b97418c6bfd9a0a53cddd127"> 1265</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab5dd557c36811b11359722e12b2c84ac"> 1266</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad19c9809a7363181e0fa07cb4d2c711e"> 1267</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT           (_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaf3e2695e7fc8002f79945b0e34f9e815"> 1268</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1d688faae23077a6f9e41c58caa9a295"> 1269</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac81e0cc73bf9b6ce896ed67e1e2bc455"> 1270</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga89251e868e07048e1c11f93fe964c2ad"> 1271</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT              (_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT &lt;&lt; 0)    </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga8f2e27a9f83fb8e0604aa7495808889e"> 1272</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_SHIFT                    16                                            </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gafa9b6ec66563ebd626fb495c139945b9"> 1273</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_MASK                     0x3F0000UL                                    </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222"> 1274</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_NONE                     0x00000000UL                                  </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gac84d149600ca51e25f7afa6fe3e64eb1"> 1275</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_USART0                   0x0000000CUL                                  </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17"> 1276</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_USART1                   0x0000000DUL                                  </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d"> 1277</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_LEUART0                  0x00000010UL                                  </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66"> 1278</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_I2C0                     0x00000014UL                                  </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544"> 1279</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER0                   0x00000018UL                                  </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0"> 1280</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER1                   0x00000019UL                                  </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e"> 1281</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER2                   0x0000001AUL                                  </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9"> 1282</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_MSC                      0x00000030UL                                  </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa78dd4529d020eed2ecf30ca7558007d"> 1283</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_NONE                      (_DMA_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)           </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gab40f7345569ffab22b0ea39fc0070b7b"> 1284</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_USART0                    (_DMA_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga40e7eb94ba04b58a642d61b64ab95f8e"> 1285</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_USART1                    (_DMA_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga50eba1059c5fda99a64a66c078e8386c"> 1286</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_LEUART0                   (_DMA_CH_CTRL_SOURCESEL_LEUART0 &lt;&lt; 16)        </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga4203948e69c2ccebffc35ba5c9667e43"> 1287</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_I2C0                      (_DMA_CH_CTRL_SOURCESEL_I2C0 &lt;&lt; 16)           </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gae4b3bde8ff8cbd44cce878c5dab238d4"> 1288</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER0                    (_DMA_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga7fa2d58bb90ba72e6193c039fe36edd0"> 1289</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER1                    (_DMA_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#ga131474280b4a6584dfb141947f1c6fa1"> 1290</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER2                    (_DMA_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html#gaa6b6443632398c1a2162e6002fa5a06c"> 1291</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_MSC                       (_DMA_CH_CTRL_SOURCESEL_MSC &lt;&lt; 16)            </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5d522e7994d960d0f0d91c10b68ca707"> 1303</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_RESETVALUE                        0x000C262CUL                             </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac51a671c2ee0e15a3f1bf3cc5b4974a0"> 1304</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_MASK                              0x07FFFEEFUL                             </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabc4fdb6e451755b26661e51e36864149"> 1305</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOMODE_SHIFT                    0                                        </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafb2ff8218f327e6007b38651384e6822"> 1306</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOMODE_MASK                     0x3UL                                    </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga365dd639ace45558967ba67ce2973040"> 1307</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOMODE_DEFAULT                  0x00000000UL                             </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad4555e9e75975fabdd7d833d26d81883"> 1308</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOMODE_XTAL                     0x00000000UL                             </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga43c06454eda9af61f0b7b403f563eefa"> 1309</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOMODE_BUFEXTCLK                0x00000001UL                             </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3c18b8a94789b412b10e8b302b2aacf9"> 1310</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOMODE_DIGEXTCLK                0x00000002UL                             </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab91305a1214764b2add618f7cdd562c1"> 1311</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOMODE_DEFAULT                   (_CMU_CTRL_HFXOMODE_DEFAULT &lt;&lt; 0)        </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga81c165996014b3019d8040aab958d9d4"> 1312</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOMODE_XTAL                      (_CMU_CTRL_HFXOMODE_XTAL &lt;&lt; 0)           </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadaf213bdb61efd17a4cba7e29747fd0f"> 1313</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOMODE_BUFEXTCLK                 (_CMU_CTRL_HFXOMODE_BUFEXTCLK &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabd732575fbe28a6a1873f95da43ddb1b"> 1314</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOMODE_DIGEXTCLK                 (_CMU_CTRL_HFXOMODE_DIGEXTCLK &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga86210f51c8c646e4a98695a132eac3d6"> 1315</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_SHIFT                   2                                        </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0840142538777312efdf7e7009474b68"> 1316</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_MASK                    0xCUL                                    </span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1f6a613ab3562f8e760b3b07a7693114"> 1317</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_50PCENT                 0x00000000UL                             </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga49b0507c6b0ba53ce0d15eb33291c097"> 1318</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_70PCENT                 0x00000001UL                             </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae0d16b9bee3fedddd37bb5c6366d9573"> 1319</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_80PCENT                 0x00000002UL                             </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad3612eb618134cc61ac84fa15a2dcb76"> 1320</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_DEFAULT                 0x00000003UL                             </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad95cee432a3f7de0b22f8c93303706c1"> 1321</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBOOST_100PCENT                0x00000003UL                             </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3082ce97004c90735a527a0ab141d520"> 1322</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOBOOST_50PCENT                  (_CMU_CTRL_HFXOBOOST_50PCENT &lt;&lt; 2)       </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9529c39804799dc2a3a3c47f607644f5"> 1323</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOBOOST_70PCENT                  (_CMU_CTRL_HFXOBOOST_70PCENT &lt;&lt; 2)       </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac233f0df3d1e56121de3fa1427a38394"> 1324</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOBOOST_80PCENT                  (_CMU_CTRL_HFXOBOOST_80PCENT &lt;&lt; 2)       </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac21a750c5ea5c25c250f8d0a432e8e65"> 1325</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOBOOST_DEFAULT                  (_CMU_CTRL_HFXOBOOST_DEFAULT &lt;&lt; 2)       </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa1b5121c9ae56a8b97f04b57502d7dc1"> 1326</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOBOOST_100PCENT                 (_CMU_CTRL_HFXOBOOST_100PCENT &lt;&lt; 2)      </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabed289c2a6ab010722f985c1d0d2142f"> 1327</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBUFCUR_SHIFT                  5                                        </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2d08c81a10eb1960712d77dbc26f46ca"> 1328</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBUFCUR_MASK                   0x60UL                                   </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga91131f4501d9e7f80d2c58ae19b363b8"> 1329</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOBUFCUR_DEFAULT                0x00000001UL                             </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3e4a4c7dd35a089228ad7bfcd7c63096"> 1330</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOBUFCUR_DEFAULT                 (_CMU_CTRL_HFXOBUFCUR_DEFAULT &lt;&lt; 5)      </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga92b44bd5a1e6fac03e91855e88ba53fb"> 1331</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOGLITCHDETEN                    (0x1UL &lt;&lt; 7)                             </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf46f78b8236cffe9013c8411f9fa0aab"> 1332</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOGLITCHDETEN_SHIFT             7                                        </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7c0c161714043ba5d1f38713aa99ea36"> 1333</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOGLITCHDETEN_MASK              0x80UL                                   </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa65f1a0b6e6d3bf0debd7aef018d4ca6"> 1334</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOGLITCHDETEN_DEFAULT           0x00000000UL                             </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5350d3f87e5d8523febbef3c99fb8c79"> 1335</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOGLITCHDETEN_DEFAULT            (_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT &lt;&lt; 7) </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf03e46a546f16ba03f917e4570300183"> 1336</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_SHIFT                 9                                        </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3d433a9dc8844044291f30670cfd09aa"> 1337</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_MASK                  0x600UL                                  </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad3e6ea4e989262fdd7a58bf4682de58d"> 1338</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_8CYCLES               0x00000000UL                             </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4f3df1c405df767a63fb6e09e6ec75c2"> 1339</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_256CYCLES             0x00000001UL                             </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac532d9b8710cff50fbee0be19dbc43b6"> 1340</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_1KCYCLES              0x00000002UL                             </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6e7e3e00ebda58e9a69de4c449126227"> 1341</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_DEFAULT               0x00000003UL                             </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac3377efcefdac4e7a17748640c827ec6"> 1342</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFXOTIMEOUT_16KCYCLES             0x00000003UL                             </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac124c0ed65960193e9598ac3c2a8647c"> 1343</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_8CYCLES                (_CMU_CTRL_HFXOTIMEOUT_8CYCLES &lt;&lt; 9)     </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaad61ec4280f3ec52ee5c9c098e7dc010"> 1344</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_256CYCLES              (_CMU_CTRL_HFXOTIMEOUT_256CYCLES &lt;&lt; 9)   </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaeceee71630f7c67961453994c0ec0acb"> 1345</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_1KCYCLES               (_CMU_CTRL_HFXOTIMEOUT_1KCYCLES &lt;&lt; 9)    </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga51a659780b195cdf54eb2ac14c367738"> 1346</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_DEFAULT                (_CMU_CTRL_HFXOTIMEOUT_DEFAULT &lt;&lt; 9)     </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga947793981509e3cb1c6cc24175084401"> 1347</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFXOTIMEOUT_16KCYCLES              (_CMU_CTRL_HFXOTIMEOUT_16KCYCLES &lt;&lt; 9)   </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga157f3244a62029039e9c9dfa55ce179b"> 1348</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOMODE_SHIFT                    11                                       </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga73ae5bd1033c734d991c9d23fb7f75a3"> 1349</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOMODE_MASK                     0x1800UL                                 </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf3e45a8303619e9198af282c3863d7e6"> 1350</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOMODE_DEFAULT                  0x00000000UL                             </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad9cee6b82c920e587d4e28f24bff8b58"> 1351</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOMODE_XTAL                     0x00000000UL                             </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaea034d8146eab41b167652da21490ee7"> 1352</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOMODE_BUFEXTCLK                0x00000001UL                             </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6ecb3e25693fb7fbe5e80791d1ac18b0"> 1353</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOMODE_DIGEXTCLK                0x00000002UL                             </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7d7e659f41f8b36967b44cac4aba7e7f"> 1354</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOMODE_DEFAULT                   (_CMU_CTRL_LFXOMODE_DEFAULT &lt;&lt; 11)       </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf0156d304ac6e84ad5d74bacdae69996"> 1355</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOMODE_XTAL                      (_CMU_CTRL_LFXOMODE_XTAL &lt;&lt; 11)          </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadf92ba4ef4102b7cdc5c0f757453879c"> 1356</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOMODE_BUFEXTCLK                 (_CMU_CTRL_LFXOMODE_BUFEXTCLK &lt;&lt; 11)     </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga559119c8e31ba83a06a90236174cdca4"> 1357</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOMODE_DIGEXTCLK                 (_CMU_CTRL_LFXOMODE_DIGEXTCLK &lt;&lt; 11)     </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8450be5b8f90681c73bce8a784189793"> 1358</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOBOOST                          (0x1UL &lt;&lt; 13)                            </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga471a724e8f02b9659143e953be0ee62b"> 1359</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_SHIFT                   13                                       </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga891745eec40d70b2599996d6c0ea7117"> 1360</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_MASK                    0x2000UL                                 </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2a6cfa0709b65f8973ffb90157de4fbb"> 1361</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_70PCENT                 0x00000000UL                             </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga900b1eed784ab910c5aef133af81eaab"> 1362</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_DEFAULT                 0x00000001UL                             </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5c08288da9d5bf524622f5c538d5d77f"> 1363</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBOOST_100PCENT                0x00000001UL                             </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga78fb1166ee966982973b97193f691a87"> 1364</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOBOOST_70PCENT                  (_CMU_CTRL_LFXOBOOST_70PCENT &lt;&lt; 13)      </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga41b18a3af976bc7ed84cfa47ace73657"> 1365</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOBOOST_DEFAULT                  (_CMU_CTRL_LFXOBOOST_DEFAULT &lt;&lt; 13)      </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga80e61fa581390c15c8097addc953fdc2"> 1366</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOBOOST_100PCENT                 (_CMU_CTRL_LFXOBOOST_100PCENT &lt;&lt; 13)     </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab738dd99612bc0ff231a64a2871dc172"> 1367</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFCLKDIV_SHIFT                    14                                       </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7c22366fec6dd0c455fce2599144ae6b"> 1368</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFCLKDIV_MASK                     0x1C000UL                                </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga093a939d6b2ceb94df190f8efd721ee1"> 1369</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_HFCLKDIV_DEFAULT                  0x00000000UL                             </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadb6e41640737d94aad277a4d9a1ba28f"> 1370</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_HFCLKDIV_DEFAULT                   (_CMU_CTRL_HFCLKDIV_DEFAULT &lt;&lt; 14)       </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0f5a5d6b04e65e310ab071af0f897758"> 1371</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOBUFCUR                         (0x1UL &lt;&lt; 17)                            </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gace1fff8ae646a60c6f10ee8b6b668e0f"> 1372</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBUFCUR_SHIFT                  17                                       </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0f6c471dbf30373ca6640fb987e163fa"> 1373</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBUFCUR_MASK                   0x20000UL                                </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaccb1def85ee414ba0a8ef5fd8127722e"> 1374</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOBUFCUR_DEFAULT                0x00000000UL                             </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga21fd39cfe5ea65b36886ee878f13b572"> 1375</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOBUFCUR_DEFAULT                 (_CMU_CTRL_LFXOBUFCUR_DEFAULT &lt;&lt; 17)     </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad450dc9c9f293adec959859454f92a08"> 1376</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_SHIFT                 18                                       </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga18c13cebe59dbb58d4dff3d22d191843"> 1377</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_MASK                  0xC0000UL                                </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga374b4cfc6516aed230967fe745092f4e"> 1378</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_8CYCLES               0x00000000UL                             </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9a2682bbeea8d6fd4c0786361599fa82"> 1379</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_1KCYCLES              0x00000001UL                             </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad7a29354cd5baf9f681d6abd52ae8cc6"> 1380</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_16KCYCLES             0x00000002UL                             </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae9153789b14957dc35de5728400c44c0"> 1381</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_DEFAULT               0x00000003UL                             </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad16640b19c12f77003146554e3fcf869"> 1382</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_LFXOTIMEOUT_32KCYCLES             0x00000003UL                             </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae78cefb7ec7d732041a2ed0157496290"> 1383</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_8CYCLES                (_CMU_CTRL_LFXOTIMEOUT_8CYCLES &lt;&lt; 18)    </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabce99fe367da42221025a0db2e8e28e6"> 1384</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_1KCYCLES               (_CMU_CTRL_LFXOTIMEOUT_1KCYCLES &lt;&lt; 18)   </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9defa16226018cf663ea65eaa481481b"> 1385</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_16KCYCLES              (_CMU_CTRL_LFXOTIMEOUT_16KCYCLES &lt;&lt; 18)  </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga46c00929f3899beaf6b670625a7c002e"> 1386</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_DEFAULT                (_CMU_CTRL_LFXOTIMEOUT_DEFAULT &lt;&lt; 18)    </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5c71b999607f3dd155530111a11267d7"> 1387</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_LFXOTIMEOUT_32KCYCLES              (_CMU_CTRL_LFXOTIMEOUT_32KCYCLES &lt;&lt; 18)  </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2d34c0ff1c04f69a0abb3dc485555b68"> 1388</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_SHIFT                  20                                       </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae49c54f76744e0cf06fe7468112e4957"> 1389</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_MASK                   0x700000UL                               </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga95173ae51e53e58844c8184a4926b476"> 1390</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_DEFAULT                0x00000000UL                             </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafe4670a078c3f92300148d95a655f862"> 1391</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFRCO                  0x00000000UL                             </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2adc230616074fe4468c5423d34e714d"> 1392</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFXO                   0x00000001UL                             </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaecd18522fb2c711c25226d5d9f6219e3"> 1393</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK2                 0x00000002UL                             </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8a7aba0759029b70a08781a593564834"> 1394</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK4                 0x00000003UL                             </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2090f1cefb949d72fb50029808684bb3"> 1395</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK8                 0x00000004UL                             </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaec1ac438f9f43b207e11bc4334fc6afa"> 1396</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_HFCLK16                0x00000005UL                             </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga064d27e9927b99cd38664f91a3d6c9a3"> 1397</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_ULFRCO                 0x00000006UL                             </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga85eb5e4a7d1bf7c674ad56c3ac07db28"> 1398</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL0_AUXHFRCO               0x00000007UL                             </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3e287bdef85e05e0c9e12449d79d43de"> 1399</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_DEFAULT                 (_CMU_CTRL_CLKOUTSEL0_DEFAULT &lt;&lt; 20)     </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad0d2a98bb89556cbd89f6adcf59f2628"> 1400</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFRCO                   (_CMU_CTRL_CLKOUTSEL0_HFRCO &lt;&lt; 20)       </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3854e30fd5f781217594040873128ba1"> 1401</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFXO                    (_CMU_CTRL_CLKOUTSEL0_HFXO &lt;&lt; 20)        </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaac4d6f4e7c059fabc202dcc34bd924ee"> 1402</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK2                  (_CMU_CTRL_CLKOUTSEL0_HFCLK2 &lt;&lt; 20)      </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9b26fa8e1c62169a889cdabfefc1a44a"> 1403</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK4                  (_CMU_CTRL_CLKOUTSEL0_HFCLK4 &lt;&lt; 20)      </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5c0f44590c0e500cb6f3dc799f3691ab"> 1404</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK8                  (_CMU_CTRL_CLKOUTSEL0_HFCLK8 &lt;&lt; 20)      </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga61ac5e7a626ce2a17c0df705c521f6a2"> 1405</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_HFCLK16                 (_CMU_CTRL_CLKOUTSEL0_HFCLK16 &lt;&lt; 20)     </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6b0cb73598f98d135b7d756a933bf1a0"> 1406</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_ULFRCO                  (_CMU_CTRL_CLKOUTSEL0_ULFRCO &lt;&lt; 20)      </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga496493a2622c4be5a0015f3555c77d09"> 1407</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL0_AUXHFRCO                (_CMU_CTRL_CLKOUTSEL0_AUXHFRCO &lt;&lt; 20)    </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2a00ad5e54dc1b809f6337e9ca1764e3"> 1408</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_SHIFT                  23                                       </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga71592a9aa407692c5c5a62235da8b110"> 1409</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_MASK                   0x7800000UL                              </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9e97564cf33a9212246eaebb8cb910fa"> 1410</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_DEFAULT                0x00000000UL                             </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga66e815009da284c9e64606d357ef1e66"> 1411</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFRCO                  0x00000000UL                             </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gace4d2a3db0f7b16a205b77f7a8efcc6d"> 1412</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFXO                   0x00000001UL                             </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga98ee6db2cd65ba74406231ab6d45a036"> 1413</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_HFCLK                  0x00000002UL                             </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa140ac25cd41d4cb9411868a67ed7558"> 1414</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFXOQ                  0x00000003UL                             </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9c64334a5a106b5d947493cfb5ba307d"> 1415</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_HFXOQ                  0x00000004UL                             </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae6e1d6200eff530d5bd526ce94e407dc"> 1416</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_LFRCOQ                 0x00000005UL                             </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae3a9cb6d0d31644248a473e9ace718e0"> 1417</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_HFRCOQ                 0x00000006UL                             </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga796c4005a62447f06827ee771dc57f7c"> 1418</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ              0x00000007UL                             </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga268b4bed4bcea4d432f51f23980ed09a"> 1419</a></span>&#160;<span class="preprocessor">#define _CMU_CTRL_CLKOUTSEL1_USHFRCO                0x00000008UL                             </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4176c4030ca878a92c05f778e3d25972"> 1420</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_DEFAULT                 (_CMU_CTRL_CLKOUTSEL1_DEFAULT &lt;&lt; 23)     </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga126d957d8829c075f013e36e2d03a1f7"> 1421</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFRCO                   (_CMU_CTRL_CLKOUTSEL1_LFRCO &lt;&lt; 23)       </span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab42c760c980a247ccd6c382e94760266"> 1422</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFXO                    (_CMU_CTRL_CLKOUTSEL1_LFXO &lt;&lt; 23)        </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaba411f3e917dd6869d6e0ffc748aed3d"> 1423</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_HFCLK                   (_CMU_CTRL_CLKOUTSEL1_HFCLK &lt;&lt; 23)       </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaa1b69ec5412dd7766863767d430e09b"> 1424</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFXOQ                   (_CMU_CTRL_CLKOUTSEL1_LFXOQ &lt;&lt; 23)       </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1f310aeb9aa3d5936c250ca3b731ec39"> 1425</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_HFXOQ                   (_CMU_CTRL_CLKOUTSEL1_HFXOQ &lt;&lt; 23)       </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga400cbea421fbd398bde9038765ba7efc"> 1426</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_LFRCOQ                  (_CMU_CTRL_CLKOUTSEL1_LFRCOQ &lt;&lt; 23)      </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1b7e5a894a1484cc35fdf614f4a19e95"> 1427</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_HFRCOQ                  (_CMU_CTRL_CLKOUTSEL1_HFRCOQ &lt;&lt; 23)      </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae785f58fd6c35cb01d979654923c1481"> 1428</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ               (_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ &lt;&lt; 23)   </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga25044613bbb425b39e41a607122bf8f6"> 1429</a></span>&#160;<span class="preprocessor">#define CMU_CTRL_CLKOUTSEL1_USHFRCO                 (_CMU_CTRL_CLKOUTSEL1_USHFRCO &lt;&lt; 23)     </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU HFCORECLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga163c5ecbd7eb6a923dca9636209cf405"> 1432</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_RESETVALUE                0x00000000UL                                    </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab52981314ea3477b16b6069d16ace091"> 1433</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_MASK                      0x0000010FUL                                    </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga75e7bf8104e7c0f8950bc7a91aef097f"> 1434</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT        0                                               </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga46cfe5cd8c30a6e527826e0218f3c0db"> 1435</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_MASK         0xFUL                                           </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga60d92b148994ab3b144edf1d9dbe1a48"> 1436</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT      0x00000000UL                                    </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7adc72232fc70e0ec8cffc69022392e8"> 1437</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK        0x00000000UL                                    </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3afbcaf954f1a0c036c57176707b81f7"> 1438</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2       0x00000001UL                                    </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad1246dec11a740e485b7bff4fcacbc48"> 1439</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4       0x00000002UL                                    </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0846a23aa707b9c7d0b89789956f0cc2"> 1440</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8       0x00000003UL                                    </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga312212e15607f69f8c03173bfe8700b4"> 1441</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16      0x00000004UL                                    </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6c250c852b9167021a8eab8065f38ae3"> 1442</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32      0x00000005UL                                    </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga71291a8f087c7ef39699da8dc30fff01"> 1443</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64      0x00000006UL                                    </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga01b9eb84815c4cae90337a17a3044709"> 1444</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128     0x00000007UL                                    </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga84fa0fc740100bcb11c8f680392469b6"> 1445</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256     0x00000008UL                                    </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab5474a59cab54f261bee456e57415323"> 1446</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512     0x00000009UL                                    </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2117112260f8935bd797d90f2f996c4a"> 1447</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT       (_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga86693c3ab75f7aa5277c0cecc2b83731"> 1448</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK         (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga745bbceef8a612f91b220a11ea2e2b1d"> 1449</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2        (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 &lt;&lt; 0)    </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa0a6059252baabd435388cf56c91dead"> 1450</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4        (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 &lt;&lt; 0)    </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3bb88a6c8892b474c8382743a7a9a742"> 1451</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8        (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 &lt;&lt; 0)    </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf45838c6966e7bfe50077a2a5d5048ff"> 1452</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16       (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaead0695bf49055793a6a32687a8ee9d6"> 1453</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32       (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8593a922a240f743f95fc872392acf0a"> 1454</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64       (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga86c9de4e41b6dada4f9ffddaaef09583"> 1455</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128      (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab501202c0512200b11511b8401afad2d"> 1456</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256      (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga591edc2b6cf1eb6ed96831a5e7d0295c"> 1457</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512      (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga67f9695fe966b5be6f6eebb57b0acd75"> 1458</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKLEDIV             (0x1UL &lt;&lt; 8)                                    </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad50013e9998e46df7ac08dadd21c93e2"> 1459</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT      8                                               </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1a6ed952661fed6f9770ef442b273e7b"> 1460</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK       0x100UL                                         </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa3e60165ff5a2bf6e5c5beaf2685f3eb"> 1461</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT    0x00000000UL                                    </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga498735c8fc7c4c2e0bd2b189f09709b0"> 1462</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2       0x00000000UL                                    </span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad91515bdf4b7feb2706d0ba2a8cb1935"> 1463</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4       0x00000001UL                                    </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadbd2b5b5dfdf22cf2c7ecea242c314b3"> 1464</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT     (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT &lt;&lt; 8) </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga97a4063030f9239682fb9f0ada367430"> 1465</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2        (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 &lt;&lt; 8)    </span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga790a3178154346990fa9d7c6cc097072"> 1466</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4        (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 &lt;&lt; 8)    </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU HFPERCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2fdbe92646086bb6d5377aaf10113a2e"> 1469</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_RESETVALUE                 0x00000100UL                                 </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae82a110494cf4026fdb1394a225222e1"> 1470</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_MASK                       0x0000010FUL                                 </span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadd3fcf4709452d2ee82a49612ab87743"> 1471</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT          0                                            </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga89c5475cda5e51378c6579175a1e9bd3"> 1472</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_MASK           0xFUL                                        </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaca0f266568387ed286a8399f29da2423"> 1473</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT        0x00000000UL                                 </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4aa34a2dd1c06dc073c68f07ca81af15"> 1474</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK          0x00000000UL                                 </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga55256f17f775e308d1a38f2b02d860f7"> 1475</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2         0x00000001UL                                 </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8bac981939a3ffefd5b200711b7e429f"> 1476</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4         0x00000002UL                                 </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga18b83880a98ddd0a577b1d3495521e00"> 1477</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8         0x00000003UL                                 </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga35e55861c93f95ca661f87899f14f500"> 1478</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16        0x00000004UL                                 </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf590243450cdf18560185b80629a2eab"> 1479</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32        0x00000005UL                                 </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9bb16b349cb78accf31f237edf265c6f"> 1480</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64        0x00000006UL                                 </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga67a3f8c6344ab4e75aa95a6e3a378212"> 1481</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128       0x00000007UL                                 </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8676413b540e309a5587b5191d01a44e"> 1482</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256       0x00000008UL                                 </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa3b7f132ca54555521d948d61dbae9b1"> 1483</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512       0x00000009UL                                 </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga73d1d044a17d21d32aa8c6bd252f3026"> 1484</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT         (_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT &lt;&lt; 0)  </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaebe9950b6efb83944cdd189485903d34"> 1485</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK           (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK &lt;&lt; 0)    </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab02de051326c22ae2ccbeb4ce8858e12"> 1486</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2          (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2b4106dd454b140c516a88483d4f4a75"> 1487</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4          (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4149268a0d63e8f53e95221182a79b6a"> 1488</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8          (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4db4a308bb5e7f41d1c782785a017850"> 1489</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16         (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9061b7e1de07c3c48132f63a6625d6e8"> 1490</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32         (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab4dc8530af60fdea91ce3ce0eaf61918"> 1491</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64         (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3c7b5746e805eb26937ca11c51e52ee0"> 1492</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128        (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 &lt;&lt; 0) </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab6905e6f7cfe7e9a9aa6cf77b039d7fa"> 1493</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256        (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 &lt;&lt; 0) </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadc5fddbc6ad8ef2de9e534c073007e0a"> 1494</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512        (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 &lt;&lt; 0) </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa2708235c55da6649d937d324ca3396f"> 1495</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKEN                  (0x1UL &lt;&lt; 8)                                 </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga13989dbf4c8546fb39ff00e2746c0a63"> 1496</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT           8                                            </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga59e9db9efd7ce5f3530f5ac03937ba96"> 1497</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKEN_MASK            0x100UL                                      </span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab90d79c7b99d346b7dca1e5c10dfe587"> 1498</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT         0x00000001UL                                 </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4d8e4e58cd610a1e5e11054146977d9e"> 1499</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT          (_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU HFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga85722832c36b2536a1458826d6f8af0f"> 1502</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_RESETVALUE                   0x00000380UL                           </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga62fff202c4a941347971ad258ee051dd"> 1503</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_MASK                         0x0001F7FFUL                           </span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1b408ff250c14b306e54f5d22e8a9f82"> 1504</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_TUNING_SHIFT                 0                                      </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7ed24cb7243717bf2fedc84906865af3"> 1505</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_TUNING_MASK                  0xFFUL                                 </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7b0b4489d6fd9b6f54aa14db97e4166c"> 1506</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_TUNING_DEFAULT               0x00000080UL                           </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5194d648439b74e44f9360e0764aa9bb"> 1507</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_TUNING_DEFAULT                (_CMU_HFRCOCTRL_TUNING_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7b850b10fb56187be8cfef2dca0356fe"> 1508</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_SHIFT                   8                                      </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga066f46576aa548846dbc6eb64d3830bb"> 1509</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_MASK                    0x700UL                                </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga968957aee531048484d700623a081581"> 1510</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_1MHZ                    0x00000000UL                           </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga642754a86750985212bcdff8dfd479ba"> 1511</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_7MHZ                    0x00000001UL                           </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7a8f238c378a633cd176c88deda1cfcf"> 1512</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_11MHZ                   0x00000002UL                           </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6030ccee973a58391b01b1eea2e2dc58"> 1513</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_DEFAULT                 0x00000003UL                           </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga68b27b3675939926d3b1f48a10fbab8f"> 1514</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_14MHZ                   0x00000003UL                           </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3d5b65895ad5dde88bf1c4f8441f21f7"> 1515</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_BAND_21MHZ                   0x00000004UL                           </span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gacdf2aa36837ebca928e0aa001c634484"> 1516</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_BAND_1MHZ                     (_CMU_HFRCOCTRL_BAND_1MHZ &lt;&lt; 8)        </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9cbc5d2130cac2485fcdae4a95deda7e"> 1517</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_BAND_7MHZ                     (_CMU_HFRCOCTRL_BAND_7MHZ &lt;&lt; 8)        </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga24b72f8f0983aad0fe9a476328c585c8"> 1518</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_BAND_11MHZ                    (_CMU_HFRCOCTRL_BAND_11MHZ &lt;&lt; 8)       </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2832e2e644df9c83f509601e01df0bec"> 1519</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_BAND_DEFAULT                  (_CMU_HFRCOCTRL_BAND_DEFAULT &lt;&lt; 8)     </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9580a7d208dd2b8194318dd36dd34f60"> 1520</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_BAND_14MHZ                    (_CMU_HFRCOCTRL_BAND_14MHZ &lt;&lt; 8)       </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3c946250fae7e269354db54290a5d30f"> 1521</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_BAND_21MHZ                    (_CMU_HFRCOCTRL_BAND_21MHZ &lt;&lt; 8)       </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4955ef7eca1f5b2bd3b9721374a677c1"> 1522</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_SUDELAY_SHIFT                12                                     </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5f33d17145203d8d5aa1f8551eee33a3"> 1523</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_SUDELAY_MASK                 0x1F000UL                              </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad4821fc42fdb07d33917b1781b04e542"> 1524</a></span>&#160;<span class="preprocessor">#define _CMU_HFRCOCTRL_SUDELAY_DEFAULT              0x00000000UL                           </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa8b072b73358b05f35099e88b77aacc7"> 1525</a></span>&#160;<span class="preprocessor">#define CMU_HFRCOCTRL_SUDELAY_DEFAULT               (_CMU_HFRCOCTRL_SUDELAY_DEFAULT &lt;&lt; 12) </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1d50c379645a37a6c4e19043d69a3eb0"> 1528</a></span>&#160;<span class="preprocessor">#define _CMU_LFRCOCTRL_RESETVALUE                   0x00000040UL                         </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6feb50db04db8075d68d573d3d59e083"> 1529</a></span>&#160;<span class="preprocessor">#define _CMU_LFRCOCTRL_MASK                         0x0000007FUL                         </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga460f9b4647761bf5fc223c0f16c0eb9c"> 1530</a></span>&#160;<span class="preprocessor">#define _CMU_LFRCOCTRL_TUNING_SHIFT                 0                                    </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4a53467e462e9bbf8cb4ccbfaa62dcef"> 1531</a></span>&#160;<span class="preprocessor">#define _CMU_LFRCOCTRL_TUNING_MASK                  0x7FUL                               </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga541e5eca286c71628f0671a6da90be4d"> 1532</a></span>&#160;<span class="preprocessor">#define _CMU_LFRCOCTRL_TUNING_DEFAULT               0x00000040UL                         </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac630cb9b662caddf7fa11a2831da5bcc"> 1533</a></span>&#160;<span class="preprocessor">#define CMU_LFRCOCTRL_TUNING_DEFAULT                (_CMU_LFRCOCTRL_TUNING_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU AUXHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac0620cfa5a5c7e5ca96ae663497490b5"> 1536</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_RESETVALUE                0x00000080UL                            </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2476c3efbee2e3dc51fab0758c386f0c"> 1537</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_MASK                      0x000007FFUL                            </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab83ddaaffc74b212976505c024e072a5"> 1538</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_TUNING_SHIFT              0                                       </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab40773c8af0e5f8052509f548999bb5b"> 1539</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_TUNING_MASK               0xFFUL                                  </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0a35641c4e62c3b70e4472686aee4d38"> 1540</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_TUNING_DEFAULT            0x00000080UL                            </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadcfadc438b1688106b79aa9d465a99ef"> 1541</a></span>&#160;<span class="preprocessor">#define CMU_AUXHFRCOCTRL_TUNING_DEFAULT             (_CMU_AUXHFRCOCTRL_TUNING_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabb4a90e2173ed0eed2ea68a184c234be"> 1542</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_SHIFT                8                                       </span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3cbf49373e209a2e18a0e0e242029164"> 1543</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_MASK                 0x700UL                                 </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7b9b655edb46675f72a0ea6af457802f"> 1544</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_DEFAULT              0x00000000UL                            </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5ebda8a2cc459f0cb80700ef1ca2814f"> 1545</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_14MHZ                0x00000000UL                            </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac577b52eb704f4c09ae876861fb00283"> 1546</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_11MHZ                0x00000001UL                            </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0f119a20d5026ab9d3ad5f416763742c"> 1547</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_7MHZ                 0x00000002UL                            </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac859bf39abd8e9344b6ad5917eae7e8d"> 1548</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_1MHZ                 0x00000003UL                            </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa5a301beb894aa00fe598c45713c61f2"> 1549</a></span>&#160;<span class="preprocessor">#define _CMU_AUXHFRCOCTRL_BAND_21MHZ                0x00000007UL                            </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab5cf66cd6bb667ac5206607db1f4e391"> 1550</a></span>&#160;<span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_DEFAULT               (_CMU_AUXHFRCOCTRL_BAND_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga43bc77628cdb5a208a669c6eae211267"> 1551</a></span>&#160;<span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_14MHZ                 (_CMU_AUXHFRCOCTRL_BAND_14MHZ &lt;&lt; 8)     </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaccdc75bfcbc2577eb9fddf3c00f431c"> 1552</a></span>&#160;<span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_11MHZ                 (_CMU_AUXHFRCOCTRL_BAND_11MHZ &lt;&lt; 8)     </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa06651863005c90861e59c86a06b4a31"> 1553</a></span>&#160;<span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_7MHZ                  (_CMU_AUXHFRCOCTRL_BAND_7MHZ &lt;&lt; 8)      </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa07d1fab9190a472e9112ec0de89d941"> 1554</a></span>&#160;<span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_1MHZ                  (_CMU_AUXHFRCOCTRL_BAND_1MHZ &lt;&lt; 8)      </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga30e4a25a2fd2789b40ae123e3981775f"> 1555</a></span>&#160;<span class="preprocessor">#define CMU_AUXHFRCOCTRL_BAND_21MHZ                 (_CMU_AUXHFRCOCTRL_BAND_21MHZ &lt;&lt; 8)     </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU CALCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga97850ca2a80c29234cccf27dafbdea24"> 1558</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_RESETVALUE                     0x00000000UL                         </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga830a0d835b0bf6c0ba1bc609b833526e"> 1559</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_MASK                           0x0000007FUL                         </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0d629279d3a1d4e79dfe6367827bd33f"> 1560</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_SHIFT                    0                                    </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad258ad6f2135ba97a95f2979fb6619e1"> 1561</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_MASK                     0x7UL                                </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga42d6bbec5abefaaf8ad13d3a82d56e7d"> 1562</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_DEFAULT                  0x00000000UL                         </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga58749639e64eb2673478020bf29d6763"> 1563</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_HFXO                     0x00000000UL                         </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad3693c7a234a792ad38c2ec310562a8f"> 1564</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_LFXO                     0x00000001UL                         </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga687b5479d848db6cc25b236c56dd45d5"> 1565</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_HFRCO                    0x00000002UL                         </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaffd4f7c09a20c2226c179803f86743a0"> 1566</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_LFRCO                    0x00000003UL                         </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga47a612aecac271f5f3f2800935e17dc8"> 1567</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_AUXHFRCO                 0x00000004UL                         </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9d976ab1fe308908d7741fb418564d36"> 1568</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_UPSEL_USHFRCO                  0x00000005UL                         </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga25cd44059b4132df7d01615a40cfec63"> 1569</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_UPSEL_DEFAULT                   (_CMU_CALCTRL_UPSEL_DEFAULT &lt;&lt; 0)    </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6ed8725ae4d542a50c0f001451d0494a"> 1570</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_UPSEL_HFXO                      (_CMU_CALCTRL_UPSEL_HFXO &lt;&lt; 0)       </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae39ea3cd4b4bb3e7af228b39b3d60fce"> 1571</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_UPSEL_LFXO                      (_CMU_CALCTRL_UPSEL_LFXO &lt;&lt; 0)       </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3e2ecb87855deafd57930d89424f191c"> 1572</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_UPSEL_HFRCO                     (_CMU_CALCTRL_UPSEL_HFRCO &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga20eaa2efe87d2322fd161cb6620758ba"> 1573</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_UPSEL_LFRCO                     (_CMU_CALCTRL_UPSEL_LFRCO &lt;&lt; 0)      </span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga716225b3f33d2409d1d1383bbb3b8aa4"> 1574</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_UPSEL_AUXHFRCO                  (_CMU_CALCTRL_UPSEL_AUXHFRCO &lt;&lt; 0)   </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga08b9c5f84b01115d36da01682c0b17df"> 1575</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_UPSEL_USHFRCO                   (_CMU_CALCTRL_UPSEL_USHFRCO &lt;&lt; 0)    </span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7889c3f5972b96f9cebd5f0926b97bce"> 1576</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_SHIFT                  3                                    </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1f1d46e32999cca4835a1e2292d25ae4"> 1577</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_MASK                   0x38UL                               </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga88b2e99abc4be19f4483385f576c3c80"> 1578</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_DEFAULT                0x00000000UL                         </span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1526b3c0af4061a49959c9be1ae52246"> 1579</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_HFCLK                  0x00000000UL                         </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac1609c23885344300402cf5a83766085"> 1580</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_HFXO                   0x00000001UL                         </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7740af44f76e8ac0a326050a513376b1"> 1581</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_LFXO                   0x00000002UL                         </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaea22c41fb2c0959fa7c8ec35d86a0313"> 1582</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_HFRCO                  0x00000003UL                         </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac13087dc12ed3b7c116df86b89fa7889"> 1583</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_LFRCO                  0x00000004UL                         </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga841bfe481f420e11fd357b029f6f4007"> 1584</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_AUXHFRCO               0x00000005UL                         </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf16ed89b026d19dbf4f3aa7a036a3ce4"> 1585</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_DOWNSEL_USHFRCO                0x00000006UL                         </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab8362f6514977a7d3bfd9ccd7e3e1932"> 1586</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_DEFAULT                 (_CMU_CALCTRL_DOWNSEL_DEFAULT &lt;&lt; 3)  </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae4a5b0029555bc99cfaa5fe2b5b260e5"> 1587</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_HFCLK                   (_CMU_CALCTRL_DOWNSEL_HFCLK &lt;&lt; 3)    </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5fce419a7a6e629c5f58e149b3ca628f"> 1588</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_HFXO                    (_CMU_CALCTRL_DOWNSEL_HFXO &lt;&lt; 3)     </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabfaacba0e79cb02f8c06c2d04564e764"> 1589</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_LFXO                    (_CMU_CALCTRL_DOWNSEL_LFXO &lt;&lt; 3)     </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga78276a4fc44f03199db1a96b46cd7723"> 1590</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_HFRCO                   (_CMU_CALCTRL_DOWNSEL_HFRCO &lt;&lt; 3)    </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga98ff78b2dedb8176f6e0cd59afc857a5"> 1591</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_LFRCO                   (_CMU_CALCTRL_DOWNSEL_LFRCO &lt;&lt; 3)    </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad306c78ce65b6a1f34e5712ee7fb8090"> 1592</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_AUXHFRCO                (_CMU_CALCTRL_DOWNSEL_AUXHFRCO &lt;&lt; 3) </span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafb8c7bcb6c0a28a2ea56b7fd90a5b695"> 1593</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_DOWNSEL_USHFRCO                 (_CMU_CALCTRL_DOWNSEL_USHFRCO &lt;&lt; 3)  </span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5014ecd72e3431e1aafda61ef6fda0d8"> 1594</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_CONT                            (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac0bc4666b9878768e7763a7cf1d084fd"> 1595</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_CONT_SHIFT                     6                                    </span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga86d6a955288e180ea159eaa6b724ba6d"> 1596</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_CONT_MASK                      0x40UL                               </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga379099c00a9d90d2b46827e0e962325c"> 1597</a></span>&#160;<span class="preprocessor">#define _CMU_CALCTRL_CONT_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadbec27161ffe42c63ba3b02a30a931e8"> 1598</a></span>&#160;<span class="preprocessor">#define CMU_CALCTRL_CONT_DEFAULT                    (_CMU_CALCTRL_CONT_DEFAULT &lt;&lt; 6)     </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU CALCNT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadf2e4c605f22485134abf9c618d7a81a"> 1601</a></span>&#160;<span class="preprocessor">#define _CMU_CALCNT_RESETVALUE                      0x00000000UL                      </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6a94642c308de711675827cdd8b10724"> 1602</a></span>&#160;<span class="preprocessor">#define _CMU_CALCNT_MASK                            0x000FFFFFUL                      </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7d7d74dbc18fa0154363a14431e5bb43"> 1603</a></span>&#160;<span class="preprocessor">#define _CMU_CALCNT_CALCNT_SHIFT                    0                                 </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae7a30fef3fb2182e360d8e7e1c266784"> 1604</a></span>&#160;<span class="preprocessor">#define _CMU_CALCNT_CALCNT_MASK                     0xFFFFFUL                         </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga63bc8de7160dcb9cdc570e0f98651e9d"> 1605</a></span>&#160;<span class="preprocessor">#define _CMU_CALCNT_CALCNT_DEFAULT                  0x00000000UL                      </span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga995a83926aed79b90b89951375e67e6e"> 1606</a></span>&#160;<span class="preprocessor">#define CMU_CALCNT_CALCNT_DEFAULT                   (_CMU_CALCNT_CALCNT_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU OSCENCMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7dc142dc10a9456782dc841443b1e713"> 1609</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_RESETVALUE                    0x00000000UL                             </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9610bf09b45caebc69dc9ad296497442"> 1610</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_MASK                          0x00000FFFUL                             </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga72e2f8371d403e9e2166a8d8ea6a85da"> 1611</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFRCOEN                        (0x1UL &lt;&lt; 0)                             </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf9c8014b5ff11abc73ed91282c2bed63"> 1612</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFRCOEN_SHIFT                 0                                        </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabfada7cb23ca14ca8c26b80c7bd42bd1"> 1613</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFRCOEN_MASK                  0x1UL                                    </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad2fbb2e696a2ea32f92a89e778dc99b5"> 1614</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFRCOEN_DEFAULT               0x00000000UL                             </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae9e416d257ea2201664a90e72fee2130"> 1615</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFRCOEN_DEFAULT                (_CMU_OSCENCMD_HFRCOEN_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae7695c170aba19c4c699aaeb9121c184"> 1616</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFRCODIS                       (0x1UL &lt;&lt; 1)                             </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab47a06a89598959589029134f90d67bc"> 1617</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFRCODIS_SHIFT                1                                        </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga863d84c05f3ee602e3f2b54177fadfad"> 1618</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFRCODIS_MASK                 0x2UL                                    </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga915945808700756123ec09b689282cc5"> 1619</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFRCODIS_DEFAULT              0x00000000UL                             </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafcf6671369b9fd267b00ccbf47c3561f"> 1620</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFRCODIS_DEFAULT               (_CMU_OSCENCMD_HFRCODIS_DEFAULT &lt;&lt; 1)    </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga08dc237767197517422e904a6ba82db0"> 1621</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFXOEN                         (0x1UL &lt;&lt; 2)                             </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga226cf4a864ff906cee76864416c5c54d"> 1622</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFXOEN_SHIFT                  2                                        </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac652e4ecfa57ecd4ae3832038ed74c34"> 1623</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFXOEN_MASK                   0x4UL                                    </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8af95bb98282a7ca7fa502c0674767e5"> 1624</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFXOEN_DEFAULT                0x00000000UL                             </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga96a643b3b96aae6c1d2109e63e81c3d9"> 1625</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFXOEN_DEFAULT                 (_CMU_OSCENCMD_HFXOEN_DEFAULT &lt;&lt; 2)      </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga67e4e476c532b39579ca431ce6f80f61"> 1626</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFXODIS                        (0x1UL &lt;&lt; 3)                             </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac6cd0f678f1bc1c51f4c0a0e2996a38f"> 1627</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFXODIS_SHIFT                 3                                        </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga045cc33a20ddcf8971b476a1618cecef"> 1628</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFXODIS_MASK                  0x8UL                                    </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga775846efa88c4108ebb53faa5bbea6cc"> 1629</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_HFXODIS_DEFAULT               0x00000000UL                             </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7280270d2253059bfd0974bb067382b8"> 1630</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_HFXODIS_DEFAULT                (_CMU_OSCENCMD_HFXODIS_DEFAULT &lt;&lt; 3)     </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga65e320f6e3b2ac38c2c382bfefb999f6"> 1631</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCOEN                     (0x1UL &lt;&lt; 4)                             </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4b955f373f3f1ddf8b1101045b8b6c1e"> 1632</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCOEN_SHIFT              4                                        </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae111fee21a33c1210bed1047ff5e2856"> 1633</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCOEN_MASK               0x10UL                                   </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae47922f7e916f3afcb30442fbe5fa672"> 1634</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCOEN_DEFAULT            0x00000000UL                             </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab3912b20d954098d7d26e8cf1f1076ab"> 1635</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCOEN_DEFAULT             (_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT &lt;&lt; 4)  </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaecc7b54482a4426c8d334704b1989120"> 1636</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCODIS                    (0x1UL &lt;&lt; 5)                             </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabd3f71714cc36445d6ca496433d1e150"> 1637</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCODIS_SHIFT             5                                        </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gade430d9281f87f703e10df7feba7a1f5"> 1638</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCODIS_MASK              0x20UL                                   </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac51b41c246c66e29c2b86b6e2703f8b1"> 1639</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_AUXHFRCODIS_DEFAULT           0x00000000UL                             </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5d379592a965b811cec7aa2b1ea254b7"> 1640</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_AUXHFRCODIS_DEFAULT            (_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga06b945ba012fb5893e23ae71f4d06bbe"> 1641</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFRCOEN                        (0x1UL &lt;&lt; 6)                             </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gace700665033769dd6195c22ec07ae120"> 1642</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFRCOEN_SHIFT                 6                                        </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafd5c61787bc7f3773377a2426ac4cf6e"> 1643</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFRCOEN_MASK                  0x40UL                                   </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3c8f3e8e6f9557e69a82a4f11d5895d7"> 1644</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFRCOEN_DEFAULT               0x00000000UL                             </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga88f6972f0a9df96785d0e8d7bf81a094"> 1645</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFRCOEN_DEFAULT                (_CMU_OSCENCMD_LFRCOEN_DEFAULT &lt;&lt; 6)     </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga34d67dbcf879f20866ccbfefbf75148a"> 1646</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFRCODIS                       (0x1UL &lt;&lt; 7)                             </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac6bdd37eb55ccbc79eea88b2dfb46a64"> 1647</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFRCODIS_SHIFT                7                                        </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab7477bbffbd4bc0fb494da2b3825c6da"> 1648</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFRCODIS_MASK                 0x80UL                                   </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa14a54899a5ce5c3ae5a462be7e40004"> 1649</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFRCODIS_DEFAULT              0x00000000UL                             </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac108ef026b6048f6c85ae329546afd04"> 1650</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFRCODIS_DEFAULT               (_CMU_OSCENCMD_LFRCODIS_DEFAULT &lt;&lt; 7)    </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga03f933705986f3b555aa1041f61009eb"> 1651</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFXOEN                         (0x1UL &lt;&lt; 8)                             </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga96d211e80252071d1b7e155976a1eae7"> 1652</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFXOEN_SHIFT                  8                                        </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga797aba57547119deda5d6264ff2f24f4"> 1653</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFXOEN_MASK                   0x100UL                                  </span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabc50222caa502dbe01015148cb9815ba"> 1654</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFXOEN_DEFAULT                0x00000000UL                             </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1f2ae44a7a603d570c750ca3887a2e7a"> 1655</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFXOEN_DEFAULT                 (_CMU_OSCENCMD_LFXOEN_DEFAULT &lt;&lt; 8)      </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabc0f19de77d6af045b4e3696b2f4ccd6"> 1656</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFXODIS                        (0x1UL &lt;&lt; 9)                             </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga601dda9072638b57765b1c48258caa42"> 1657</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFXODIS_SHIFT                 9                                        </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab5c6c6eb3266f8cf5327bd86e9af18d9"> 1658</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFXODIS_MASK                  0x200UL                                  </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga06dceee7ee3e4e3bf04b229b3a52c8e9"> 1659</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_LFXODIS_DEFAULT               0x00000000UL                             </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad637ab79f2bab7f920b4423966cf9c6a"> 1660</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_LFXODIS_DEFAULT                (_CMU_OSCENCMD_LFXODIS_DEFAULT &lt;&lt; 9)     </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga25b12d4d3616987f1b215d35d5a37b57"> 1661</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_USHFRCOEN                      (0x1UL &lt;&lt; 10)                            </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaed94b77056cb34923a4a1d111852a5b9"> 1662</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_USHFRCOEN_SHIFT               10                                       </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga128debface9b4f8f4191d58bc6513680"> 1663</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_USHFRCOEN_MASK                0x400UL                                  </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae0e5a3999c091529fceeaaf9ef4a8262"> 1664</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_USHFRCOEN_DEFAULT             0x00000000UL                             </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9e77feaedba1a20cdaf15c77331aaca1"> 1665</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_USHFRCOEN_DEFAULT              (_CMU_OSCENCMD_USHFRCOEN_DEFAULT &lt;&lt; 10)  </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae9092a2fbb485e07e0ce560daab51646"> 1666</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_USHFRCODIS                     (0x1UL &lt;&lt; 11)                            </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2c660e28ec64ab3ffebe9a7bd24b6748"> 1667</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_USHFRCODIS_SHIFT              11                                       </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab76712ea14a499131e75694845ec99d7"> 1668</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_USHFRCODIS_MASK               0x800UL                                  </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga351f5c5123cb1e0d9b8ccd3b10114325"> 1669</a></span>&#160;<span class="preprocessor">#define _CMU_OSCENCMD_USHFRCODIS_DEFAULT            0x00000000UL                             </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6788eb8e96458d4d47fc02fa9015e5a1"> 1670</a></span>&#160;<span class="preprocessor">#define CMU_OSCENCMD_USHFRCODIS_DEFAULT             (_CMU_OSCENCMD_USHFRCODIS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU CMD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga56efe3a69157edea08a962db9532dbd2"> 1673</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_RESETVALUE                         0x00000000UL                         </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga59998d82d0de68c2b526a67e947093c2"> 1674</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_MASK                               0x000000FFUL                         </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga54faef1eab3781daf55125e659ce0cb7"> 1675</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_SHIFT                     0                                    </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafd100ed2b1e1e8348ea49d6cd1fb96a6"> 1676</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_MASK                      0x7UL                                </span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae9b8ff47dba7b2e7c84b94c4131da36a"> 1677</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7b86bf7fdb03e41bc6f9a6d837c167c9"> 1678</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_HFRCO                     0x00000001UL                         </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaec00bd1e7b6df75e8db03f881a460280"> 1679</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_HFXO                      0x00000002UL                         </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga249ce20e6b857443876562f3dd018b89"> 1680</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_LFRCO                     0x00000003UL                         </span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8fb745be8a41cc957f4b2dcc56cc5866"> 1681</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_LFXO                      0x00000004UL                         </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga208d6ceaf264412768ca9bfb76f7d6c0"> 1682</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_HFCLKSEL_USHFRCODIV2               0x00000005UL                         </span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaed0cdad361d42ed5525544bc3ff6ad5e"> 1683</a></span>&#160;<span class="preprocessor">#define CMU_CMD_HFCLKSEL_DEFAULT                    (_CMU_CMD_HFCLKSEL_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab80bf7b97757f20372e825fe5de2285d"> 1684</a></span>&#160;<span class="preprocessor">#define CMU_CMD_HFCLKSEL_HFRCO                      (_CMU_CMD_HFCLKSEL_HFRCO &lt;&lt; 0)       </span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1a1cc0a0023322755e200a2fc4c266d5"> 1685</a></span>&#160;<span class="preprocessor">#define CMU_CMD_HFCLKSEL_HFXO                       (_CMU_CMD_HFCLKSEL_HFXO &lt;&lt; 0)        </span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad917a8c10552ec49998571b16f3430b3"> 1686</a></span>&#160;<span class="preprocessor">#define CMU_CMD_HFCLKSEL_LFRCO                      (_CMU_CMD_HFCLKSEL_LFRCO &lt;&lt; 0)       </span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga83bdacf6ac881656abdb2fe069c292c0"> 1687</a></span>&#160;<span class="preprocessor">#define CMU_CMD_HFCLKSEL_LFXO                       (_CMU_CMD_HFCLKSEL_LFXO &lt;&lt; 0)        </span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab86f516a81575b8843ed1c81265f2e46"> 1688</a></span>&#160;<span class="preprocessor">#define CMU_CMD_HFCLKSEL_USHFRCODIV2                (_CMU_CMD_HFCLKSEL_USHFRCODIV2 &lt;&lt; 0) </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae1a40206958a8f599f88bfc343a8392c"> 1689</a></span>&#160;<span class="preprocessor">#define CMU_CMD_CALSTART                            (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga09dba3347b483a83c07deab88bd3bd1c"> 1690</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_CALSTART_SHIFT                     3                                    </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga02dce02fbb03e1499c21f2502cea7e99"> 1691</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_CALSTART_MASK                      0x8UL                                </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae2929db6ff2853e92cd1545fdb953ee4"> 1692</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_CALSTART_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa66dcb82a61c2b46eac9a19ec6f535ce"> 1693</a></span>&#160;<span class="preprocessor">#define CMU_CMD_CALSTART_DEFAULT                    (_CMU_CMD_CALSTART_DEFAULT &lt;&lt; 3)     </span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga123f19587e1033b872c11857661e0e55"> 1694</a></span>&#160;<span class="preprocessor">#define CMU_CMD_CALSTOP                             (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5c5d55175376271fbe3d90542e696fb4"> 1695</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_CALSTOP_SHIFT                      4                                    </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab1f6d688836843c48dbc8cb1d9afd9ee"> 1696</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_CALSTOP_MASK                       0x10UL                               </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad3adb6c5571f3d12345cf7c9d959054e"> 1697</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_CALSTOP_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8ddeb23966154de9fee0fa7856adca9e"> 1698</a></span>&#160;<span class="preprocessor">#define CMU_CMD_CALSTOP_DEFAULT                     (_CMU_CMD_CALSTOP_DEFAULT &lt;&lt; 4)      </span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga566ebf52130c6405d804070068a9c453"> 1699</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_USBCCLKSEL_SHIFT                   5                                    </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5a6abd8f293b4a9a53b94af35c66030a"> 1700</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_USBCCLKSEL_MASK                    0xE0UL                               </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga14d1b926be99eae3fd07a305311b25a8"> 1701</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_USBCCLKSEL_DEFAULT                 0x00000000UL                         </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab0507d8cbb0ffe750041883ce8533514"> 1702</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_USBCCLKSEL_LFXO                    0x00000002UL                         </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5905227091853beb04f6cd193a3a5bfe"> 1703</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_USBCCLKSEL_LFRCO                   0x00000003UL                         </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0953beb43c36532d4983c5ad16ceaf36"> 1704</a></span>&#160;<span class="preprocessor">#define _CMU_CMD_USBCCLKSEL_USHFRCO                 0x00000004UL                         </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga571732cdf74edde3484372bc133f45a1"> 1705</a></span>&#160;<span class="preprocessor">#define CMU_CMD_USBCCLKSEL_DEFAULT                  (_CMU_CMD_USBCCLKSEL_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab54d6c59466b90a8b0e5844744136931"> 1706</a></span>&#160;<span class="preprocessor">#define CMU_CMD_USBCCLKSEL_LFXO                     (_CMU_CMD_USBCCLKSEL_LFXO &lt;&lt; 5)      </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaab5cdbd0dc1685b93c9aac707edfab8b"> 1707</a></span>&#160;<span class="preprocessor">#define CMU_CMD_USBCCLKSEL_LFRCO                    (_CMU_CMD_USBCCLKSEL_LFRCO &lt;&lt; 5)     </span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2b0f644c5196781fc83681ce5909b839"> 1708</a></span>&#160;<span class="preprocessor">#define CMU_CMD_USBCCLKSEL_USHFRCO                  (_CMU_CMD_USBCCLKSEL_USHFRCO &lt;&lt; 5)   </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LFCLKSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8a1eb7c8973460ef81ae0c5809d926c4"> 1711</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_RESETVALUE                    0x00000015UL                             </span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga10fad8a53f38ec3c546906a162273855"> 1712</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_MASK                          0x0011003FUL                             </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad56293ef08c31c7700a2b36d4f50563a"> 1713</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_SHIFT                     0                                        </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaabfdf134e72b08aa8eb4fa3b2455c3e5"> 1714</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_MASK                      0x3UL                                    </span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa39c8784e8e5b5d886a3a1fd311470a9"> 1715</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_DISABLED                  0x00000000UL                             </span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1238a80b15d5fa78bf54825921b58784"> 1716</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_DEFAULT                   0x00000001UL                             </span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad1f8a0de548c6f089bc94ba9ee22014e"> 1717</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_LFRCO                     0x00000001UL                             </span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga420fb4c22ad7a2092a95f38de3113de7"> 1718</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_LFXO                      0x00000002UL                             </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac26c22ee6e6d9d1ca1062f6a57868995"> 1719</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2           0x00000003UL                             </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa2d5f70852ea2718dc7c36e0761451cf"> 1720</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFA_DISABLED                   (_CMU_LFCLKSEL_LFA_DISABLED &lt;&lt; 0)        </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab9ee15df5df861b9933b5f6d96a2dd86"> 1721</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFA_DEFAULT                    (_CMU_LFCLKSEL_LFA_DEFAULT &lt;&lt; 0)         </span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga702352af415716eec53b93ef95dc8b32"> 1722</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFA_LFRCO                      (_CMU_LFCLKSEL_LFA_LFRCO &lt;&lt; 0)           </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2460b6114ea7ff7f33dd545382746314"> 1723</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFA_LFXO                       (_CMU_LFCLKSEL_LFA_LFXO &lt;&lt; 0)            </span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga65832343686e88f28cb35b53b12389be"> 1724</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2            (_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 &lt;&lt; 0) </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga09f29e58593feceae0d593fadabac4de"> 1725</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFB_SHIFT                     2                                        </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga151a14888be8fbf262acd9f0443f2d49"> 1726</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFB_MASK                      0xCUL                                    </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4fe56a05dddcc01c1775de72d27dbbce"> 1727</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFB_DISABLED                  0x00000000UL                             </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4f9fa769f613bcd9282b3a5464e2dcaf"> 1728</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFB_DEFAULT                   0x00000001UL                             </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab7f53b064a81866c8afe6627b445abba"> 1729</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFB_LFRCO                     0x00000001UL                             </span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga62e95d16bd6a9e446b3a095b900df733"> 1730</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFB_LFXO                      0x00000002UL                             </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabfcf80f97aa5f20acce32264297ce394"> 1731</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2           0x00000003UL                             </span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2e04340f4e3b426c99283b91d26ae118"> 1732</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFB_DISABLED                   (_CMU_LFCLKSEL_LFB_DISABLED &lt;&lt; 2)        </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5b4ce3b664e15a25b2faa5d51e906c3b"> 1733</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFB_DEFAULT                    (_CMU_LFCLKSEL_LFB_DEFAULT &lt;&lt; 2)         </span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaafa044b09429d1349f64fded3c19e76c"> 1734</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFB_LFRCO                      (_CMU_LFCLKSEL_LFB_LFRCO &lt;&lt; 2)           </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac15bc7064adbd96f367eb5d475a671f6"> 1735</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFB_LFXO                       (_CMU_LFCLKSEL_LFB_LFXO &lt;&lt; 2)            </span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab0926647c7c8a099487a44e80e5e5081"> 1736</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2            (_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 &lt;&lt; 2) </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gacefc9a262be231d60943845c136059e2"> 1737</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFC_SHIFT                     4                                        </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga76f3182997c3b54748511748376e27a2"> 1738</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFC_MASK                      0x30UL                                   </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga55c3bd707f203b0ba48de36d73164eed"> 1739</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFC_DISABLED                  0x00000000UL                             </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa89f3e47048fe31e5183545aece4f164"> 1740</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFC_DEFAULT                   0x00000001UL                             </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafba4c324d44840fc0da362b2744244dc"> 1741</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFC_LFRCO                     0x00000001UL                             </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9959ddf6a764043e384dffdb4548a474"> 1742</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFC_LFXO                      0x00000002UL                             </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga825fe8e59293ff57e8362096e6d05410"> 1743</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFC_DISABLED                   (_CMU_LFCLKSEL_LFC_DISABLED &lt;&lt; 4)        </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4eb7c497fef4d8f91f33314e02cbfc5d"> 1744</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFC_DEFAULT                    (_CMU_LFCLKSEL_LFC_DEFAULT &lt;&lt; 4)         </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5c0e7f66fd5888de7be8f80de72801fd"> 1745</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFC_LFRCO                      (_CMU_LFCLKSEL_LFC_LFRCO &lt;&lt; 4)           </span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga40f6dbe53e21093b9b6327f7dc8f769d"> 1746</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFC_LFXO                       (_CMU_LFCLKSEL_LFC_LFXO &lt;&lt; 4)            </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga01bb8e1d8f6013a4862addcabd004b70"> 1747</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFAE                           (0x1UL &lt;&lt; 16)                            </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5efcc1ebfe1080298188d2e18af242fd"> 1748</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFAE_SHIFT                    16                                       </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga95acf44f411e7d259cdd298d99648382"> 1749</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFAE_MASK                     0x10000UL                                </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf4f894fab3fb0ab1d3724fe39b376953"> 1750</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFAE_DEFAULT                  0x00000000UL                             </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaa4401091de9c00fefa07f313aa000a3"> 1751</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFAE_DISABLED                 0x00000000UL                             </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf6303d6dbc0c085445e43e5fe65fcfab"> 1752</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFAE_ULFRCO                   0x00000001UL                             </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa953492acf2772dda6ba98bb8333e9c0"> 1753</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFAE_DEFAULT                   (_CMU_LFCLKSEL_LFAE_DEFAULT &lt;&lt; 16)       </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga27d101cf3c244b99749dbb7d1ee0e927"> 1754</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFAE_DISABLED                  (_CMU_LFCLKSEL_LFAE_DISABLED &lt;&lt; 16)      </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8ebfd2fc53b73e33cd01397055a655c1"> 1755</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFAE_ULFRCO                    (_CMU_LFCLKSEL_LFAE_ULFRCO &lt;&lt; 16)        </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga72f31933494494035f81885318dea5c1"> 1756</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFBE                           (0x1UL &lt;&lt; 20)                            </span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaa49b153dea850eccb0ee8b4f5b4788d"> 1757</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFBE_SHIFT                    20                                       </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1adb1a31dca73f5d4751bc1576aea26b"> 1758</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFBE_MASK                     0x100000UL                               </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafebed2fa394bda0989b8e2480f050642"> 1759</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFBE_DEFAULT                  0x00000000UL                             </span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga11b373f7a38c57255ee54642dd6dde43"> 1760</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFBE_DISABLED                 0x00000000UL                             </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac8b6f16507c77011f4df0d568ef8381b"> 1761</a></span>&#160;<span class="preprocessor">#define _CMU_LFCLKSEL_LFBE_ULFRCO                   0x00000001UL                             </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga83da76537e860e9002cb9247dcde6d28"> 1762</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFBE_DEFAULT                   (_CMU_LFCLKSEL_LFBE_DEFAULT &lt;&lt; 20)       </span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga163d6a00c8779b35b3fdae80cda43297"> 1763</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFBE_DISABLED                  (_CMU_LFCLKSEL_LFBE_DISABLED &lt;&lt; 20)      </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9cc3c5300cebb96855569b0b90d9c247"> 1764</a></span>&#160;<span class="preprocessor">#define CMU_LFCLKSEL_LFBE_ULFRCO                    (_CMU_LFCLKSEL_LFBE_ULFRCO &lt;&lt; 20)        </span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU STATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4b8f065e92bee3af91f090cdf9ff2ad3"> 1767</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_RESETVALUE                      0x00000403UL                               </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga83e023bdae32a0e42cc97ae48c861503"> 1768</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_MASK                            0x04F77FFFUL                               </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaebd06b8fbb760971627127941da50b8b"> 1769</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFRCOENS                         (0x1UL &lt;&lt; 0)                               </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga386bbeef95debfbbaa8286fe454ee7cd"> 1770</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCOENS_SHIFT                  0                                          </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6b7f8df33c8fce24861e06093452d916"> 1771</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCOENS_MASK                   0x1UL                                      </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae2560af1260c5bd52001caf23e6dd9dc"> 1772</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCOENS_DEFAULT                0x00000001UL                               </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2d33af5149c324c3cba8948a06f9082d"> 1773</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFRCOENS_DEFAULT                 (_CMU_STATUS_HFRCOENS_DEFAULT &lt;&lt; 0)        </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad7628ca639cbc23254bcd5d51d4ce196"> 1774</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFRCORDY                         (0x1UL &lt;&lt; 1)                               </span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga129a6f110dd62b40b605f3336146e187"> 1775</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCORDY_SHIFT                  1                                          </span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga510e5ed38f7c8d1fba103b994631f74c"> 1776</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCORDY_MASK                   0x2UL                                      </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab7d1b2bab576b0bec27328b7c7083853"> 1777</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCORDY_DEFAULT                0x00000001UL                               </span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7b3732870f91dbdfe3062cfd8d725b3a"> 1778</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFRCORDY_DEFAULT                 (_CMU_STATUS_HFRCORDY_DEFAULT &lt;&lt; 1)        </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga867d20b59b6892d340d5e52890b15f95"> 1779</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFXOENS                          (0x1UL &lt;&lt; 2)                               </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4fd316ab7e834af28755f6d5ae7bb412"> 1780</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXOENS_SHIFT                   2                                          </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaf24135439b4922f4f9f4e4f989791df"> 1781</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXOENS_MASK                    0x4UL                                      </span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae568aebe1bb3744081ac8184399ad880"> 1782</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXOENS_DEFAULT                 0x00000000UL                               </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga364dc852ff6abc5ad6b8a00491a3a834"> 1783</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFXOENS_DEFAULT                  (_CMU_STATUS_HFXOENS_DEFAULT &lt;&lt; 2)         </span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga175b8367c54a1e5bbe7afe6cb37419dd"> 1784</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFXORDY                          (0x1UL &lt;&lt; 3)                               </span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga70d5642c4108c5d59cfb3db4a778187e"> 1785</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXORDY_SHIFT                   3                                          </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae8f8e9095589ea9513583034e31a83d3"> 1786</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXORDY_MASK                    0x8UL                                      </span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaef09dd913766ac10c16ba3e90323f836"> 1787</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXORDY_DEFAULT                 0x00000000UL                               </span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga58f8f71d0af09b56d785c40863218a10"> 1788</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFXORDY_DEFAULT                  (_CMU_STATUS_HFXORDY_DEFAULT &lt;&lt; 3)         </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga03a368b7e8b085b16d18402a0154ebf8"> 1789</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_AUXHFRCOENS                      (0x1UL &lt;&lt; 4)                               </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga993c61f3fe631a74da359ec678a9be39"> 1790</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_AUXHFRCOENS_SHIFT               4                                          </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga639ffb4094ba5ced77876198ef88ab2c"> 1791</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_AUXHFRCOENS_MASK                0x10UL                                     </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad8b69f2e6aee659f0e7eb28c5a5c4767"> 1792</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_AUXHFRCOENS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac6314f17038e723c4bd97a1fb9669f26"> 1793</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_AUXHFRCOENS_DEFAULT              (_CMU_STATUS_AUXHFRCOENS_DEFAULT &lt;&lt; 4)     </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3d4be9332b8a631b28ddbc2f0963519c"> 1794</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_AUXHFRCORDY                      (0x1UL &lt;&lt; 5)                               </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9a22b3909cd61b95da91166a003de2f1"> 1795</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_AUXHFRCORDY_SHIFT               5                                          </span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga448bbfabb31cc859223c19daf9228f4a"> 1796</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_AUXHFRCORDY_MASK                0x20UL                                     </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf7ba56d1cc8b28d2693aac245bc952aa"> 1797</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_AUXHFRCORDY_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaca73a7b863aa1d05355339a0b0bbae8a"> 1798</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_AUXHFRCORDY_DEFAULT              (_CMU_STATUS_AUXHFRCORDY_DEFAULT &lt;&lt; 5)     </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf78ac5469319a29e6be6b27202bc6dd2"> 1799</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFRCOENS                         (0x1UL &lt;&lt; 6)                               </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0ea1c4da18c7bad441083310cd3e9ffc"> 1800</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCOENS_SHIFT                  6                                          </span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga80736a211d2dc6ac732b163295806c8d"> 1801</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCOENS_MASK                   0x40UL                                     </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga25628353faa26d07ea0c576e604e2e9e"> 1802</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCOENS_DEFAULT                0x00000000UL                               </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae3c49e6a84e7cd35cbe7c4b79bafd022"> 1803</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFRCOENS_DEFAULT                 (_CMU_STATUS_LFRCOENS_DEFAULT &lt;&lt; 6)        </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2ebcaa6d1b0b1746119add385c98b8e0"> 1804</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFRCORDY                         (0x1UL &lt;&lt; 7)                               </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad18f06ba6684d09171b79507da5579be"> 1805</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCORDY_SHIFT                  7                                          </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafd50215f0cd45aa282d066f337cb6805"> 1806</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCORDY_MASK                   0x80UL                                     </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac2d8bb38370b7dac0910fc0dc2bd3a2c"> 1807</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCORDY_DEFAULT                0x00000000UL                               </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad8fb6acb2ab3497466ab8c1f36d6ec6c"> 1808</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFRCORDY_DEFAULT                 (_CMU_STATUS_LFRCORDY_DEFAULT &lt;&lt; 7)        </span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0ca1c88f9e3303793b26bcb62048c66a"> 1809</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFXOENS                          (0x1UL &lt;&lt; 8)                               </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga84acb946652c5dc7f33f01f4858327ec"> 1810</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXOENS_SHIFT                   8                                          </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5937f88e2c5079012c5e39d45296ccef"> 1811</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXOENS_MASK                    0x100UL                                    </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga595169201afe4b03a70897292080dfa3"> 1812</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXOENS_DEFAULT                 0x00000000UL                               </span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab31d6404988089f9d64703eb9a75646d"> 1813</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFXOENS_DEFAULT                  (_CMU_STATUS_LFXOENS_DEFAULT &lt;&lt; 8)         </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga78be53d4efe6c39d8903f0d4c2c5ab32"> 1814</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFXORDY                          (0x1UL &lt;&lt; 9)                               </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga27399af6a08a41143c2ebbbcabf40c8f"> 1815</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXORDY_SHIFT                   9                                          </span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1abab4c12ced24b1c8e0de881bd55141"> 1816</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXORDY_MASK                    0x200UL                                    </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8bcef9f2da2638161a02362c3c931fdc"> 1817</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXORDY_DEFAULT                 0x00000000UL                               </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafc0d9b43888bb4692740c03973ed6933"> 1818</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFXORDY_DEFAULT                  (_CMU_STATUS_LFXORDY_DEFAULT &lt;&lt; 9)         </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0faaa6d2bbe3b6343fdfa9ad6fa27c92"> 1819</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFRCOSEL                         (0x1UL &lt;&lt; 10)                              </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac2eca229425477bae1949c5764e9558c"> 1820</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCOSEL_SHIFT                  10                                         </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa4ab6bec574d8b69b5c7a11f1695dd02"> 1821</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCOSEL_MASK                   0x400UL                                    </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga970f042b29a2bf874427c230d4f3e896"> 1822</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFRCOSEL_DEFAULT                0x00000001UL                               </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga474f5bcbd904ab79655b8efe6fc35754"> 1823</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFRCOSEL_DEFAULT                 (_CMU_STATUS_HFRCOSEL_DEFAULT &lt;&lt; 10)       </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6963fd7b875e85b2a97b31643270469f"> 1824</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFXOSEL                          (0x1UL &lt;&lt; 11)                              </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0fbbbd25bb2399a34e330bea0562fd54"> 1825</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXOSEL_SHIFT                   11                                         </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad668f0a92d81b683ca1f02f91756d336"> 1826</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXOSEL_MASK                    0x800UL                                    </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga369b7de8f81bdfdb7a60d20b3ceaf849"> 1827</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_HFXOSEL_DEFAULT                 0x00000000UL                               </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab94573c982e0e448f8e271c3713d066d"> 1828</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_HFXOSEL_DEFAULT                  (_CMU_STATUS_HFXOSEL_DEFAULT &lt;&lt; 11)        </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6926ce4fab9c672ec511b8c7112fe854"> 1829</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFRCOSEL                         (0x1UL &lt;&lt; 12)                              </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5a797763aaec118004855328284ee902"> 1830</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCOSEL_SHIFT                  12                                         </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3edb165532c892fdcf60c7e3e702e215"> 1831</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCOSEL_MASK                   0x1000UL                                   </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga087a494951fae68c7a285ef50350f5a0"> 1832</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFRCOSEL_DEFAULT                0x00000000UL                               </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga084144a1e446ec272621be90e5c16435"> 1833</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFRCOSEL_DEFAULT                 (_CMU_STATUS_LFRCOSEL_DEFAULT &lt;&lt; 12)       </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa7ceb79efd3fe5547479edecc773f619"> 1834</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFXOSEL                          (0x1UL &lt;&lt; 13)                              </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8c13df21b5d63a5bfd2d0cd49ef4d08f"> 1835</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXOSEL_SHIFT                   13                                         </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae12933a1b519726308638ca8c4e740c8"> 1836</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXOSEL_MASK                    0x2000UL                                   </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabca01034e9d4ee521425b03cea83e05d"> 1837</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_LFXOSEL_DEFAULT                 0x00000000UL                               </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa9421ea1794e4d935c1aca99f589560c"> 1838</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_LFXOSEL_DEFAULT                  (_CMU_STATUS_LFXOSEL_DEFAULT &lt;&lt; 13)        </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf61aa2f2d4ed85b9a8c05d3cfa69a936"> 1839</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_CALBSY                           (0x1UL &lt;&lt; 14)                              </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga15e826ab38465717a359129428d5c2fb"> 1840</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_CALBSY_SHIFT                    14                                         </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabe668acb4203253951c7dbee285708f8"> 1841</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_CALBSY_MASK                     0x4000UL                                   </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab3deaf266dd2e4d41d78266302ca0bb2"> 1842</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_CALBSY_DEFAULT                  0x00000000UL                               </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf2f97542738b8918df685b5d395e1d1e"> 1843</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_CALBSY_DEFAULT                   (_CMU_STATUS_CALBSY_DEFAULT &lt;&lt; 14)         </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7f185a4720734948e30ba8a7854cd033"> 1844</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCLFXOSEL                      (0x1UL &lt;&lt; 16)                              </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga35531204271946b2611c053417b66662"> 1845</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCLFXOSEL_SHIFT               16                                         </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga83e29b6e9a6ce78a39c54920ab5cd56f"> 1846</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCLFXOSEL_MASK                0x10000UL                                  </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae7f94d1d7dc41d037d9c08ca3917b48f"> 1847</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCLFXOSEL_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5e563f7eb1713ec2250c7169aeabe86d"> 1848</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCLFXOSEL_DEFAULT              (_CMU_STATUS_USBCLFXOSEL_DEFAULT &lt;&lt; 16)    </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga98c45a8c2ca03c6d8eb5225e9a2cdca4"> 1849</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCLFRCOSEL                     (0x1UL &lt;&lt; 17)                              </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac0283875a64bcac37746b012a5d8c7ac"> 1850</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCLFRCOSEL_SHIFT              17                                         </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa6fee019ee124caf00c0fa7915d8730b"> 1851</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCLFRCOSEL_MASK               0x20000UL                                  </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab2992f2f6e96cecf528cce1308cafdcf"> 1852</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCLFRCOSEL_DEFAULT            0x00000000UL                               </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad7994e638e886d3f3771fc1d9bb6ec33"> 1853</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCLFRCOSEL_DEFAULT             (_CMU_STATUS_USBCLFRCOSEL_DEFAULT &lt;&lt; 17)   </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac2776db0d3ff10887cb7b5a19bee0706"> 1854</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCUSHFRCOSEL                   (0x1UL &lt;&lt; 18)                              </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga773cd293fbd000ee6251e892280df49a"> 1855</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCUSHFRCOSEL_SHIFT            18                                         </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac9df3c079d8807f65739be493de7b267"> 1856</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCUSHFRCOSEL_MASK             0x40000UL                                  </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gacfcd8a1752c9064132a7121a90c7e919"> 1857</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCUSHFRCOSEL_DEFAULT          0x00000000UL                               </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaac1ba82368f129656a26e5859090d6e4"> 1858</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCUSHFRCOSEL_DEFAULT           (_CMU_STATUS_USBCUSHFRCOSEL_DEFAULT &lt;&lt; 18) </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga78cc0e13b80d8cd97605b827919479d7"> 1859</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCHFCLKSYNC                    (0x1UL &lt;&lt; 20)                              </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6c18fbcb80c48d7135cee0ef821e57ed"> 1860</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCHFCLKSYNC_SHIFT             20                                         </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8fbeb633ee1200180b918b2f605eb71f"> 1861</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCHFCLKSYNC_MASK              0x100000UL                                 </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5cb2383f090a81b3dd8f8100ccd1d3cc"> 1862</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USBCHFCLKSYNC_DEFAULT           0x00000000UL                               </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4276ab9ab2f0e7745a0b990287fbb060"> 1863</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USBCHFCLKSYNC_DEFAULT            (_CMU_STATUS_USBCHFCLKSYNC_DEFAULT &lt;&lt; 20)  </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga452fe55aab82cf834f6e213fa25a2344"> 1864</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCOENS                       (0x1UL &lt;&lt; 21)                              </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf3dad19a927e673da9bc4941c99805cc"> 1865</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCOENS_SHIFT                21                                         </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga90d2709cb0db2fd5ed42a62db4916f7f"> 1866</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCOENS_MASK                 0x200000UL                                 </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga44c2bdfa0fa4c774f674d379188887a5"> 1867</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCOENS_DEFAULT              0x00000000UL                               </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4e04b4fe33a85e88748336f2cf6649da"> 1868</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCOENS_DEFAULT               (_CMU_STATUS_USHFRCOENS_DEFAULT &lt;&lt; 21)     </span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7667e2c987ba1c94a854fffa438f235f"> 1869</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCORDY                       (0x1UL &lt;&lt; 22)                              </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga036ea0a6b62ae0015acf8bdefdbf4874"> 1870</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCORDY_SHIFT                22                                         </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf3dbe16ea70f00e475fa326d47c86b86"> 1871</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCORDY_MASK                 0x400000UL                                 </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaed9dbc38d4b7e02b55c9ef6236442567"> 1872</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCORDY_DEFAULT              0x00000000UL                               </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4c1deb89b177cfe206cad45141078af0"> 1873</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCORDY_DEFAULT               (_CMU_STATUS_USHFRCORDY_DEFAULT &lt;&lt; 22)     </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga84dd081c372f41938f27a35e766550f0"> 1874</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCOSUSPEND                   (0x1UL &lt;&lt; 23)                              </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4208554beae7d4f26abc179484ad66b3"> 1875</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCOSUSPEND_SHIFT            23                                         </span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4f486e1ef47d99b02ab0346d96219daf"> 1876</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCOSUSPEND_MASK             0x800000UL                                 </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8d5186347914bc11a407d10535166b44"> 1877</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCOSUSPEND_DEFAULT          0x00000000UL                               </span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga98cf88b31290636e95c6a229f56a86c7"> 1878</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCOSUSPEND_DEFAULT           (_CMU_STATUS_USHFRCOSUSPEND_DEFAULT &lt;&lt; 23) </span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa8634dcf4f85e0b02bf7048ecb9d2b4d"> 1879</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCODIV2SEL                   (0x1UL &lt;&lt; 26)                              </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga118f6c5fbbb292161c41a2e83e7a1f8b"> 1880</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCODIV2SEL_SHIFT            26                                         </span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga183bde3cc6bb3b9fe285cd92fdea45e0"> 1881</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCODIV2SEL_MASK             0x4000000UL                                </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga79382909aa14d68e8c88fc9a371ccf35"> 1882</a></span>&#160;<span class="preprocessor">#define _CMU_STATUS_USHFRCODIV2SEL_DEFAULT          0x00000000UL                               </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gace1d78a9d949a0b234106a9e0638ac4d"> 1883</a></span>&#160;<span class="preprocessor">#define CMU_STATUS_USHFRCODIV2SEL_DEFAULT           (_CMU_STATUS_USHFRCODIV2SEL_DEFAULT &lt;&lt; 26) </span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad17c6a3a9c49b257f1ae83388c291c0f"> 1886</a></span>&#160;<span class="preprocessor">#define _CMU_IF_RESETVALUE                          0x00000001UL                        </span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga467cc259fdd9921145b23bd6d3fca3ae"> 1887</a></span>&#160;<span class="preprocessor">#define _CMU_IF_MASK                                0x0000037FUL                        </span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga81f5d3d86c90df32eeb226c8be540d76"> 1888</a></span>&#160;<span class="preprocessor">#define CMU_IF_HFRCORDY                             (0x1UL &lt;&lt; 0)                        </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac237ee70741da66059b73415fdac8b34"> 1889</a></span>&#160;<span class="preprocessor">#define _CMU_IF_HFRCORDY_SHIFT                      0                                   </span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa3fd5704a45d12abab962dd14bfbf152"> 1890</a></span>&#160;<span class="preprocessor">#define _CMU_IF_HFRCORDY_MASK                       0x1UL                               </span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadf96e4f58f5f5af0d2d08bf404c37e05"> 1891</a></span>&#160;<span class="preprocessor">#define _CMU_IF_HFRCORDY_DEFAULT                    0x00000001UL                        </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa632ca63d9c206ce785ac77429fbff3f"> 1892</a></span>&#160;<span class="preprocessor">#define CMU_IF_HFRCORDY_DEFAULT                     (_CMU_IF_HFRCORDY_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3b1015dede0192ae5ccf4a4805d70406"> 1893</a></span>&#160;<span class="preprocessor">#define CMU_IF_HFXORDY                              (0x1UL &lt;&lt; 1)                        </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadc1cb5769fddce9bbdd5f3d23d5f5c22"> 1894</a></span>&#160;<span class="preprocessor">#define _CMU_IF_HFXORDY_SHIFT                       1                                   </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaabeaa995fe9ed74dfbe985f16d137397"> 1895</a></span>&#160;<span class="preprocessor">#define _CMU_IF_HFXORDY_MASK                        0x2UL                               </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6dc5e131254b959e09ec422e4b0b3d89"> 1896</a></span>&#160;<span class="preprocessor">#define _CMU_IF_HFXORDY_DEFAULT                     0x00000000UL                        </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga61d5ad57383398e52642c6c95cdf04fd"> 1897</a></span>&#160;<span class="preprocessor">#define CMU_IF_HFXORDY_DEFAULT                      (_CMU_IF_HFXORDY_DEFAULT &lt;&lt; 1)      </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5aef5d2d8a3b68a66b36f7742a762284"> 1898</a></span>&#160;<span class="preprocessor">#define CMU_IF_LFRCORDY                             (0x1UL &lt;&lt; 2)                        </span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1dfc37b4c6ed71f261dae760904c4536"> 1899</a></span>&#160;<span class="preprocessor">#define _CMU_IF_LFRCORDY_SHIFT                      2                                   </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga10489f59e29f0bb1517f6c3b4587ae97"> 1900</a></span>&#160;<span class="preprocessor">#define _CMU_IF_LFRCORDY_MASK                       0x4UL                               </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0a52d136157f89c1e2efaf1b646da4f8"> 1901</a></span>&#160;<span class="preprocessor">#define _CMU_IF_LFRCORDY_DEFAULT                    0x00000000UL                        </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1b7af75a6e42b55989529a3d76e3becc"> 1902</a></span>&#160;<span class="preprocessor">#define CMU_IF_LFRCORDY_DEFAULT                     (_CMU_IF_LFRCORDY_DEFAULT &lt;&lt; 2)     </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab7a8f097c63b68dac8069cd69d1deff3"> 1903</a></span>&#160;<span class="preprocessor">#define CMU_IF_LFXORDY                              (0x1UL &lt;&lt; 3)                        </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa76f642fd1e928d2b6b62987e2be730a"> 1904</a></span>&#160;<span class="preprocessor">#define _CMU_IF_LFXORDY_SHIFT                       3                                   </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9f3d4d7ac629e2888b41aef59a5919d5"> 1905</a></span>&#160;<span class="preprocessor">#define _CMU_IF_LFXORDY_MASK                        0x8UL                               </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3cee7d673f2598f67125d7b28e9fc51c"> 1906</a></span>&#160;<span class="preprocessor">#define _CMU_IF_LFXORDY_DEFAULT                     0x00000000UL                        </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9a2733a482b43cb49c0948115ea8f8ed"> 1907</a></span>&#160;<span class="preprocessor">#define CMU_IF_LFXORDY_DEFAULT                      (_CMU_IF_LFXORDY_DEFAULT &lt;&lt; 3)      </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf00d64a71420324cb120cfbbb3d154ff"> 1908</a></span>&#160;<span class="preprocessor">#define CMU_IF_AUXHFRCORDY                          (0x1UL &lt;&lt; 4)                        </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad3ad548dca4663f7ab176db4b5d2a0de"> 1909</a></span>&#160;<span class="preprocessor">#define _CMU_IF_AUXHFRCORDY_SHIFT                   4                                   </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaea4f1c0bbbcd44080c7de0cffdaafbda"> 1910</a></span>&#160;<span class="preprocessor">#define _CMU_IF_AUXHFRCORDY_MASK                    0x10UL                              </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga45ff6cbf5c7e1d8e228577d9795f9562"> 1911</a></span>&#160;<span class="preprocessor">#define _CMU_IF_AUXHFRCORDY_DEFAULT                 0x00000000UL                        </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2298ae927a726338bcf2e45318b45b2a"> 1912</a></span>&#160;<span class="preprocessor">#define CMU_IF_AUXHFRCORDY_DEFAULT                  (_CMU_IF_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa53a3adb0af6d190ed102eec3bc2fb6d"> 1913</a></span>&#160;<span class="preprocessor">#define CMU_IF_CALRDY                               (0x1UL &lt;&lt; 5)                        </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab36b9f8bc23e2cefd6c19debe43ddce7"> 1914</a></span>&#160;<span class="preprocessor">#define _CMU_IF_CALRDY_SHIFT                        5                                   </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae2100499e8a533331afea25df737f449"> 1915</a></span>&#160;<span class="preprocessor">#define _CMU_IF_CALRDY_MASK                         0x20UL                              </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf7c600a526240b1b7e30ebef0d1c3b7d"> 1916</a></span>&#160;<span class="preprocessor">#define _CMU_IF_CALRDY_DEFAULT                      0x00000000UL                        </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0987dac9a42c826a9934e5bd67d2b835"> 1917</a></span>&#160;<span class="preprocessor">#define CMU_IF_CALRDY_DEFAULT                       (_CMU_IF_CALRDY_DEFAULT &lt;&lt; 5)       </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae65c5d84551539b9270d003f101f83d2"> 1918</a></span>&#160;<span class="preprocessor">#define CMU_IF_CALOF                                (0x1UL &lt;&lt; 6)                        </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3d511d8e055f8ca5365bd15e27682b35"> 1919</a></span>&#160;<span class="preprocessor">#define _CMU_IF_CALOF_SHIFT                         6                                   </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga32b416ab4cc1fe44b36f13127bb18759"> 1920</a></span>&#160;<span class="preprocessor">#define _CMU_IF_CALOF_MASK                          0x40UL                              </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac319c80fcbcffed6adc2f73a17b88787"> 1921</a></span>&#160;<span class="preprocessor">#define _CMU_IF_CALOF_DEFAULT                       0x00000000UL                        </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaf3fd12f6d4d3f2b2a0e5eda90625a07"> 1922</a></span>&#160;<span class="preprocessor">#define CMU_IF_CALOF_DEFAULT                        (_CMU_IF_CALOF_DEFAULT &lt;&lt; 6)        </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga074cb49fd145ff4e2ec60742ef590c11"> 1923</a></span>&#160;<span class="preprocessor">#define CMU_IF_USHFRCORDY                           (0x1UL &lt;&lt; 8)                        </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1795695cfdbf78807f9628aa9d13663a"> 1924</a></span>&#160;<span class="preprocessor">#define _CMU_IF_USHFRCORDY_SHIFT                    8                                   </span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa037b907ec3000bbc54898f8899af3dc"> 1925</a></span>&#160;<span class="preprocessor">#define _CMU_IF_USHFRCORDY_MASK                     0x100UL                             </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf7b6e7c659e027d854726feaded47085"> 1926</a></span>&#160;<span class="preprocessor">#define _CMU_IF_USHFRCORDY_DEFAULT                  0x00000000UL                        </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae0f05943e1ef66b867b8397a932ae380"> 1927</a></span>&#160;<span class="preprocessor">#define CMU_IF_USHFRCORDY_DEFAULT                   (_CMU_IF_USHFRCORDY_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa7b449884330bfa350a1e2f6accdcbe9"> 1928</a></span>&#160;<span class="preprocessor">#define CMU_IF_USBCHFOSCSEL                         (0x1UL &lt;&lt; 9)                        </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9d30bb474be941f801cf6afc07dfb2b9"> 1929</a></span>&#160;<span class="preprocessor">#define _CMU_IF_USBCHFOSCSEL_SHIFT                  9                                   </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8eea897696733a3c928ab33a63af8069"> 1930</a></span>&#160;<span class="preprocessor">#define _CMU_IF_USBCHFOSCSEL_MASK                   0x200UL                             </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1346279c422916b872ea895b2237a138"> 1931</a></span>&#160;<span class="preprocessor">#define _CMU_IF_USBCHFOSCSEL_DEFAULT                0x00000000UL                        </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9eb4f800064a871005d3dee048a1eb24"> 1932</a></span>&#160;<span class="preprocessor">#define CMU_IF_USBCHFOSCSEL_DEFAULT                 (_CMU_IF_USBCHFOSCSEL_DEFAULT &lt;&lt; 9) </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadfb1a5b843a0f963c30f8dc3aab00f12"> 1935</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_RESETVALUE                         0x00000000UL                         </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gace8cf0c262ba2f1a67880486a79f0e9c"> 1936</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_MASK                               0x0000037FUL                         </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5b893f5fef39c046ca8a24d5738bdd06"> 1937</a></span>&#160;<span class="preprocessor">#define CMU_IFS_HFRCORDY                            (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gacc794afcc9ff61d7d9ed354dcffc715c"> 1938</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_HFRCORDY_SHIFT                     0                                    </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4120746b1e6bc4101766c59e9206c229"> 1939</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_HFRCORDY_MASK                      0x1UL                                </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac0b33949349e341785fa3d4485cd24ee"> 1940</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_HFRCORDY_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae848b6381c667a2d212f67e8388e7055"> 1941</a></span>&#160;<span class="preprocessor">#define CMU_IFS_HFRCORDY_DEFAULT                    (_CMU_IFS_HFRCORDY_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0a8249ca4206412488caece3ce902a78"> 1942</a></span>&#160;<span class="preprocessor">#define CMU_IFS_HFXORDY                             (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga28aa968bd76e39589d87eff8e63dc829"> 1943</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_HFXORDY_SHIFT                      1                                    </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga25a65036c1c0db6aa954e9e376666bde"> 1944</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_HFXORDY_MASK                       0x2UL                                </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga672c05e8ae941164ad783d116de7f82e"> 1945</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_HFXORDY_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6d5dcb66fba7fc0bd345730ba4c36d25"> 1946</a></span>&#160;<span class="preprocessor">#define CMU_IFS_HFXORDY_DEFAULT                     (_CMU_IFS_HFXORDY_DEFAULT &lt;&lt; 1)      </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga729bc45e713ef91ebe149ffd954196f3"> 1947</a></span>&#160;<span class="preprocessor">#define CMU_IFS_LFRCORDY                            (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf4297aef8eb5ecd8d4a23e4d0970ea53"> 1948</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_LFRCORDY_SHIFT                     2                                    </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabbfbe62359fa53136f88d8da80b71f97"> 1949</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_LFRCORDY_MASK                      0x4UL                                </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga99941caa001de22e5a289e814c598f41"> 1950</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_LFRCORDY_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae9feb30fe08a44b948b2d4ad4e5e9606"> 1951</a></span>&#160;<span class="preprocessor">#define CMU_IFS_LFRCORDY_DEFAULT                    (_CMU_IFS_LFRCORDY_DEFAULT &lt;&lt; 2)     </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga27bee612544f020cd0528adbe9e86808"> 1952</a></span>&#160;<span class="preprocessor">#define CMU_IFS_LFXORDY                             (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga487cf519652166bf741092e0ef358baa"> 1953</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_LFXORDY_SHIFT                      3                                    </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6efb71b9bc302631f34c58715ad7a847"> 1954</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_LFXORDY_MASK                       0x8UL                                </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3711dd1e95421da72f52f7170ac59f93"> 1955</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_LFXORDY_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabc4617386c75117dc634b71a97f59ee2"> 1956</a></span>&#160;<span class="preprocessor">#define CMU_IFS_LFXORDY_DEFAULT                     (_CMU_IFS_LFXORDY_DEFAULT &lt;&lt; 3)      </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac6b66abe5b04d649e1e2cc206b939bab"> 1957</a></span>&#160;<span class="preprocessor">#define CMU_IFS_AUXHFRCORDY                         (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5194f199fdd9225140bb62f55a9871ba"> 1958</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_AUXHFRCORDY_SHIFT                  4                                    </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabada0cad86268ec5fdab82345404c929"> 1959</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_AUXHFRCORDY_MASK                   0x10UL                               </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf51fcbdd395de267912c886ece56b855"> 1960</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_AUXHFRCORDY_DEFAULT                0x00000000UL                         </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf3eb3024e0d2359f46b888c390f2174a"> 1961</a></span>&#160;<span class="preprocessor">#define CMU_IFS_AUXHFRCORDY_DEFAULT                 (_CMU_IFS_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gada3c1d895e70f08bfae1154f48482c0c"> 1962</a></span>&#160;<span class="preprocessor">#define CMU_IFS_CALRDY                              (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8ed6388f8b9a08ba28ef2429730a512b"> 1963</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_CALRDY_SHIFT                       5                                    </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga241d8f07a9292ed988527e797da9941a"> 1964</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_CALRDY_MASK                        0x20UL                               </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaddfc9bab039047a24b5e9e8b5bc03d86"> 1965</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_CALRDY_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa146ea0b613be60ab9e0b21c326f290f"> 1966</a></span>&#160;<span class="preprocessor">#define CMU_IFS_CALRDY_DEFAULT                      (_CMU_IFS_CALRDY_DEFAULT &lt;&lt; 5)       </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga27100aec1ec684dae4da8843f07d84e8"> 1967</a></span>&#160;<span class="preprocessor">#define CMU_IFS_CALOF                               (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga83cbd95f82b3cc11e8c7386b857a15c7"> 1968</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_CALOF_SHIFT                        6                                    </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae2bcbb7a1f348d88eca1b4870d2cf805"> 1969</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_CALOF_MASK                         0x40UL                               </span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6cd7c56fe80ce0f5fb94c1fc7211d927"> 1970</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_CALOF_DEFAULT                      0x00000000UL                         </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf3d6cf02bc31dfa4decb0e0edcd8c5d8"> 1971</a></span>&#160;<span class="preprocessor">#define CMU_IFS_CALOF_DEFAULT                       (_CMU_IFS_CALOF_DEFAULT &lt;&lt; 6)        </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa42210c3bab3d06a671f1693a7368611"> 1972</a></span>&#160;<span class="preprocessor">#define CMU_IFS_USHFRCORDY                          (0x1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2110a1e4516de40a76f8d75862f161d2"> 1973</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_USHFRCORDY_SHIFT                   8                                    </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaefbee05316b230ddad4cf793b008aecd"> 1974</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_USHFRCORDY_MASK                    0x100UL                              </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafb46b255b8f2164117f98c5ffc024401"> 1975</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_USHFRCORDY_DEFAULT                 0x00000000UL                         </span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0ec634192254073ace4b5cabc7e86745"> 1976</a></span>&#160;<span class="preprocessor">#define CMU_IFS_USHFRCORDY_DEFAULT                  (_CMU_IFS_USHFRCORDY_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga80635d6754da7cea033663cc37933fa5"> 1977</a></span>&#160;<span class="preprocessor">#define CMU_IFS_USBCHFOSCSEL                        (0x1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga129488738c8047935a02ef0c27ba619d"> 1978</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_USBCHFOSCSEL_SHIFT                 9                                    </span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga70c3c448100e6049a4206e100229c2ee"> 1979</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_USBCHFOSCSEL_MASK                  0x200UL                              </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga67eb995819a3cb32dd32e0837970d29d"> 1980</a></span>&#160;<span class="preprocessor">#define _CMU_IFS_USBCHFOSCSEL_DEFAULT               0x00000000UL                         </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4b2890568afa3d37b3ce1525c52e4d31"> 1981</a></span>&#160;<span class="preprocessor">#define CMU_IFS_USBCHFOSCSEL_DEFAULT                (_CMU_IFS_USBCHFOSCSEL_DEFAULT &lt;&lt; 9) </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3f26ea599f1676d8e027265a34b0ea52"> 1984</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_RESETVALUE                         0x00000000UL                         </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2528dd996ed0bd8558bfe3d083938875"> 1985</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_MASK                               0x0000037FUL                         </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa83ab340782d3042901fc99701cb2983"> 1986</a></span>&#160;<span class="preprocessor">#define CMU_IFC_HFRCORDY                            (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga858acdc88ecfd12baf1e943e4f016dcc"> 1987</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_HFRCORDY_SHIFT                     0                                    </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga619914e2a8415f25b3e2630fb65371dd"> 1988</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_HFRCORDY_MASK                      0x1UL                                </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0c860dd04594bc3fed22513a3899a2b9"> 1989</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_HFRCORDY_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabb64b7b7fbf8e45565bd31d11a831e03"> 1990</a></span>&#160;<span class="preprocessor">#define CMU_IFC_HFRCORDY_DEFAULT                    (_CMU_IFC_HFRCORDY_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5a9247b45422b8b4cc1da2cab27e19cb"> 1991</a></span>&#160;<span class="preprocessor">#define CMU_IFC_HFXORDY                             (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf8cc0ae3bfb722bac0b441fb372107d3"> 1992</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_HFXORDY_SHIFT                      1                                    </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2af67dce817ae938cf90d4e8c3bd3303"> 1993</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_HFXORDY_MASK                       0x2UL                                </span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga51cd2f93cff6c76e86fa651cd145d121"> 1994</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_HFXORDY_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa8892767eacda30491e53a8fb2b21bdd"> 1995</a></span>&#160;<span class="preprocessor">#define CMU_IFC_HFXORDY_DEFAULT                     (_CMU_IFC_HFXORDY_DEFAULT &lt;&lt; 1)      </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae9ce01b977fdc32f57f67d6a6848cf85"> 1996</a></span>&#160;<span class="preprocessor">#define CMU_IFC_LFRCORDY                            (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga400f24f88d4664e6441ca2041c7aee5f"> 1997</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_LFRCORDY_SHIFT                     2                                    </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6741ff2d550cb3abf3f689e25d1c2e42"> 1998</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_LFRCORDY_MASK                      0x4UL                                </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5e1749f1533ef52b2701fdf24384f0d6"> 1999</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_LFRCORDY_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5b6a226aa4b4c2fa2253b2c7998125c3"> 2000</a></span>&#160;<span class="preprocessor">#define CMU_IFC_LFRCORDY_DEFAULT                    (_CMU_IFC_LFRCORDY_DEFAULT &lt;&lt; 2)     </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga227397b883b3d46de60d085b597827ca"> 2001</a></span>&#160;<span class="preprocessor">#define CMU_IFC_LFXORDY                             (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf439822b95914f91c6fa0b6a4429a59f"> 2002</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_LFXORDY_SHIFT                      3                                    </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5206bb56a1675629ee9753a97f8f074a"> 2003</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_LFXORDY_MASK                       0x8UL                                </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga603bcf00a0e7588a8f97adcb05752e89"> 2004</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_LFXORDY_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0cb1020e28bd9c86401936556e2b37b7"> 2005</a></span>&#160;<span class="preprocessor">#define CMU_IFC_LFXORDY_DEFAULT                     (_CMU_IFC_LFXORDY_DEFAULT &lt;&lt; 3)      </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1ef33c41974076debbb71ec245142c42"> 2006</a></span>&#160;<span class="preprocessor">#define CMU_IFC_AUXHFRCORDY                         (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab1048a068ae642e579b55766a2277893"> 2007</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_AUXHFRCORDY_SHIFT                  4                                    </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0924492053d4fdad0a06eddffab14863"> 2008</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_AUXHFRCORDY_MASK                   0x10UL                               </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa365585472fd2b9fac70c6fd02c0757b"> 2009</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_AUXHFRCORDY_DEFAULT                0x00000000UL                         </span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae4e219c78d1e386a412ffc43bf843856"> 2010</a></span>&#160;<span class="preprocessor">#define CMU_IFC_AUXHFRCORDY_DEFAULT                 (_CMU_IFC_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga782b932bd0960247b065845b25743ad1"> 2011</a></span>&#160;<span class="preprocessor">#define CMU_IFC_CALRDY                              (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6076ebc4ff14ee45f7cb817f0b87a02e"> 2012</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_CALRDY_SHIFT                       5                                    </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0f78f1bb31dac0667d154114722303a0"> 2013</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_CALRDY_MASK                        0x20UL                               </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga694f541c8c77e4599fd9d8e4536d21f5"> 2014</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_CALRDY_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6f1f8664d3c03e2b11b54b2b01205f0a"> 2015</a></span>&#160;<span class="preprocessor">#define CMU_IFC_CALRDY_DEFAULT                      (_CMU_IFC_CALRDY_DEFAULT &lt;&lt; 5)       </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0272fdbd0be6a0e0b6951eb01c1fd000"> 2016</a></span>&#160;<span class="preprocessor">#define CMU_IFC_CALOF                               (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2103f2cd527ca31e6320a362ddbc3e5c"> 2017</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_CALOF_SHIFT                        6                                    </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa8304428e937faa2d20c715cfeb65522"> 2018</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_CALOF_MASK                         0x40UL                               </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaed794146ecb21b4cd88e59f5ad2d7a67"> 2019</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_CALOF_DEFAULT                      0x00000000UL                         </span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6bf36fedfed9c745168bdf1d111b52eb"> 2020</a></span>&#160;<span class="preprocessor">#define CMU_IFC_CALOF_DEFAULT                       (_CMU_IFC_CALOF_DEFAULT &lt;&lt; 6)        </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5b8357e3d815be76a2e55db47c14585a"> 2021</a></span>&#160;<span class="preprocessor">#define CMU_IFC_USHFRCORDY                          (0x1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad3219f87c857a14b3bde5c0fa1419aa7"> 2022</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_USHFRCORDY_SHIFT                   8                                    </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4a292332af523a8d4b376effafcb5d4e"> 2023</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_USHFRCORDY_MASK                    0x100UL                              </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga00dccff3f6d8c04c2c228b1cebad4926"> 2024</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_USHFRCORDY_DEFAULT                 0x00000000UL                         </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga961b2195ca3af59908b29da9311d6e9a"> 2025</a></span>&#160;<span class="preprocessor">#define CMU_IFC_USHFRCORDY_DEFAULT                  (_CMU_IFC_USHFRCORDY_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga16547304b66aedd7886124bcaa2e2eab"> 2026</a></span>&#160;<span class="preprocessor">#define CMU_IFC_USBCHFOSCSEL                        (0x1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae3b2a386ebae0ac0fb6fe1094d0d84e4"> 2027</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_USBCHFOSCSEL_SHIFT                 9                                    </span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6b4f7765a44ccdb37a0e77ccbff13dc0"> 2028</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_USBCHFOSCSEL_MASK                  0x200UL                              </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga71144a75a917c16dbb622721a61732b4"> 2029</a></span>&#160;<span class="preprocessor">#define _CMU_IFC_USBCHFOSCSEL_DEFAULT               0x00000000UL                         </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6dbb357e60926743f3c92c682a215cc5"> 2030</a></span>&#160;<span class="preprocessor">#define CMU_IFC_USBCHFOSCSEL_DEFAULT                (_CMU_IFC_USBCHFOSCSEL_DEFAULT &lt;&lt; 9) </span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2c758f5b4559502ebae420ed4cdbfed3"> 2033</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_RESETVALUE                         0x00000000UL                         </span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga63a0bd83a25fd1b8d926a6f3bd80b71b"> 2034</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_MASK                               0x0000037FUL                         </span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadb6a242bbfe3a9ee9b8dfeda9106f54a"> 2035</a></span>&#160;<span class="preprocessor">#define CMU_IEN_HFRCORDY                            (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga04e5385f8b1de08331145ec83f7b02a5"> 2036</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_HFRCORDY_SHIFT                     0                                    </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9964c685bd86281863c2c5ffb52c4bd7"> 2037</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_HFRCORDY_MASK                      0x1UL                                </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf0e9f3252ff4e462f59089cbf53447d9"> 2038</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_HFRCORDY_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga479df52029214abe01563e3a3d9e0670"> 2039</a></span>&#160;<span class="preprocessor">#define CMU_IEN_HFRCORDY_DEFAULT                    (_CMU_IEN_HFRCORDY_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga322a983c9b5f7253705629bf80f7a163"> 2040</a></span>&#160;<span class="preprocessor">#define CMU_IEN_HFXORDY                             (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6f01b42bdb90bb936fd644c86441cca4"> 2041</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_HFXORDY_SHIFT                      1                                    </span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1d96d1785b622fafd421a8388f4c6faa"> 2042</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_HFXORDY_MASK                       0x2UL                                </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga091b0bc17efe01215235af07588baac7"> 2043</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_HFXORDY_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaedba319e0d902e3fa45febde5cd6661f"> 2044</a></span>&#160;<span class="preprocessor">#define CMU_IEN_HFXORDY_DEFAULT                     (_CMU_IEN_HFXORDY_DEFAULT &lt;&lt; 1)      </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8b0b9f763c29a050f0c6a84f6121392d"> 2045</a></span>&#160;<span class="preprocessor">#define CMU_IEN_LFRCORDY                            (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga251c82285e48c78a774015b7f762b3e4"> 2046</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_LFRCORDY_SHIFT                     2                                    </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9b0d13b53cab71cab08cdc8b61327ffd"> 2047</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_LFRCORDY_MASK                      0x4UL                                </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf63f9db8fe5e32a97deba62d0dd47ec9"> 2048</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_LFRCORDY_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaebb55d394feda07086674f4892854382"> 2049</a></span>&#160;<span class="preprocessor">#define CMU_IEN_LFRCORDY_DEFAULT                    (_CMU_IEN_LFRCORDY_DEFAULT &lt;&lt; 2)     </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga60349f54b7b667ebd8fe2e6bfdc21603"> 2050</a></span>&#160;<span class="preprocessor">#define CMU_IEN_LFXORDY                             (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac4f7c966cdd4d78f59ce5cd62c51978e"> 2051</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_LFXORDY_SHIFT                      3                                    </span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2f52ca052aa55bda0bd13e92aaa7d3d7"> 2052</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_LFXORDY_MASK                       0x8UL                                </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga40755e7bcc9a6bff0d23fd3da2eb4dce"> 2053</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_LFXORDY_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa078fafb764a28b89819cc680462bfc8"> 2054</a></span>&#160;<span class="preprocessor">#define CMU_IEN_LFXORDY_DEFAULT                     (_CMU_IEN_LFXORDY_DEFAULT &lt;&lt; 3)      </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga800932f13f518dd1f26526c28e4b5e16"> 2055</a></span>&#160;<span class="preprocessor">#define CMU_IEN_AUXHFRCORDY                         (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga101840f939c195277f4fadf29e527f32"> 2056</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_AUXHFRCORDY_SHIFT                  4                                    </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaefb801962ff72b6616b6788855a027b1"> 2057</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_AUXHFRCORDY_MASK                   0x10UL                               </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3a131f078a184c21f2cd6e48501a1b72"> 2058</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_AUXHFRCORDY_DEFAULT                0x00000000UL                         </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8540a4a329ea73b7a586b177403e229f"> 2059</a></span>&#160;<span class="preprocessor">#define CMU_IEN_AUXHFRCORDY_DEFAULT                 (_CMU_IEN_AUXHFRCORDY_DEFAULT &lt;&lt; 4)  </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaf431102bafea94c28c4bf23779dfffa"> 2060</a></span>&#160;<span class="preprocessor">#define CMU_IEN_CALRDY                              (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5adc988ea0d91890b044424a202016b8"> 2061</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_CALRDY_SHIFT                       5                                    </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7997312a0c4c882713c10078e14ffcac"> 2062</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_CALRDY_MASK                        0x20UL                               </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae02e2600a800e62ad409857abc5a2bcb"> 2063</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_CALRDY_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga58636922e134f53be71b6bee96fb7ccb"> 2064</a></span>&#160;<span class="preprocessor">#define CMU_IEN_CALRDY_DEFAULT                      (_CMU_IEN_CALRDY_DEFAULT &lt;&lt; 5)       </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa0633adee16174e72ffb5cb3e2548f69"> 2065</a></span>&#160;<span class="preprocessor">#define CMU_IEN_CALOF                               (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa225a85d9d9786bc67cea0f9b5fe21e1"> 2066</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_CALOF_SHIFT                        6                                    </span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga18008cd843b69cf22a1dd1adcb8578dd"> 2067</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_CALOF_MASK                         0x40UL                               </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0e3b102059a85d073839abff6cb06636"> 2068</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_CALOF_DEFAULT                      0x00000000UL                         </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf7fd7dc88412995262748e92509868c7"> 2069</a></span>&#160;<span class="preprocessor">#define CMU_IEN_CALOF_DEFAULT                       (_CMU_IEN_CALOF_DEFAULT &lt;&lt; 6)        </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga02e68933da0c89f0ef386ba33533af8f"> 2070</a></span>&#160;<span class="preprocessor">#define CMU_IEN_USHFRCORDY                          (0x1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8003ce931d15c9aee48bd04211917c34"> 2071</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_USHFRCORDY_SHIFT                   8                                    </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga928b3bc9ca732d41533c6a93c4e0075e"> 2072</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_USHFRCORDY_MASK                    0x100UL                              </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab3a4242313122718d2f1f3c337c4f220"> 2073</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_USHFRCORDY_DEFAULT                 0x00000000UL                         </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa769eb831351e53e67c6d60e18567931"> 2074</a></span>&#160;<span class="preprocessor">#define CMU_IEN_USHFRCORDY_DEFAULT                  (_CMU_IEN_USHFRCORDY_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga876b141d01798f143a09fcc082af27af"> 2075</a></span>&#160;<span class="preprocessor">#define CMU_IEN_USBCHFOSCSEL                        (0x1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga098ed0dd3639215f77b6d4162823765d"> 2076</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_USBCHFOSCSEL_SHIFT                 9                                    </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadbc52bd77b83d8019e7f303bbcec1bea"> 2077</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_USBCHFOSCSEL_MASK                  0x200UL                              </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8e012fc1e78da84f59c64c3bff9afeb0"> 2078</a></span>&#160;<span class="preprocessor">#define _CMU_IEN_USBCHFOSCSEL_DEFAULT               0x00000000UL                         </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gacc7a52347dfe39c3b0d1eeef2550a06c"> 2079</a></span>&#160;<span class="preprocessor">#define CMU_IEN_USBCHFOSCSEL_DEFAULT                (_CMU_IEN_USBCHFOSCSEL_DEFAULT &lt;&lt; 9) </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU HFCORECLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae66ecf32a0aa7fb408ad3e14a7b90da5"> 2082</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_RESETVALUE                0x00000000UL                          </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa6dce9f8873079db0a4a629b7db0fddb"> 2083</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_MASK                      0x0000001EUL                          </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga24c93f45c5d9228f56eb5b01c083d97d"> 2084</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_DMA                        (0x1UL &lt;&lt; 1)                          </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabf401f17ad6d1c62d0801f18ade113ed"> 2085</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_DMA_SHIFT                 1                                     </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7c437e2f62a766fdd29f88854ffcfd24"> 2086</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_DMA_MASK                  0x2UL                                 </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga898b1b188b8f8d6360a6e42d0651258d"> 2087</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_DMA_DEFAULT               0x00000000UL                          </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4fbebc9ab11831f7e6fdd40035b8517a"> 2088</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_DMA_DEFAULT                (_CMU_HFCORECLKEN0_DMA_DEFAULT &lt;&lt; 1)  </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7628a8194e8dc987141c6017be0a7a7b"> 2089</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_LE                         (0x1UL &lt;&lt; 2)                          </span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8d979d9f67af8c7db77bf43ed6708af9"> 2090</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_LE_SHIFT                  2                                     </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5383680d4185eca2f01fb69b083990c0"> 2091</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_LE_MASK                   0x4UL                                 </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga57b35180212cb68d04cb47d0b6b3dad8"> 2092</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_LE_DEFAULT                0x00000000UL                          </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae7f90b91019e526bf2ddc196a994eda5"> 2093</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_LE_DEFAULT                 (_CMU_HFCORECLKEN0_LE_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1ac2c5862e307be1b5612253be11d8f0"> 2094</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_USBC                       (0x1UL &lt;&lt; 3)                          </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga059b30038bbe91d88f8ae4aeae2328b0"> 2095</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_USBC_SHIFT                3                                     </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9e360b35f9f988e5566450b17c115ea5"> 2096</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_USBC_MASK                 0x8UL                                 </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaee26f5604105d46872b02bdd1028572e"> 2097</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_USBC_DEFAULT              0x00000000UL                          </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabffbcf68be2366ad25789f6cdf4df1b4"> 2098</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_USBC_DEFAULT               (_CMU_HFCORECLKEN0_USBC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4734bcc381ac0f16635454dd90452b7a"> 2099</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_USB                        (0x1UL &lt;&lt; 4)                          </span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga02ef7f6b3d27241b8885e7e0e2a7d819"> 2100</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_USB_SHIFT                 4                                     </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga96264b715df0e80e1d6e6ce4dea6e1ab"> 2101</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_USB_MASK                  0x10UL                                </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9cfc3a4e16c15a93bef39129a4228273"> 2102</a></span>&#160;<span class="preprocessor">#define _CMU_HFCORECLKEN0_USB_DEFAULT               0x00000000UL                          </span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1b43ab5e51ab74585abc875e88d3023b"> 2103</a></span>&#160;<span class="preprocessor">#define CMU_HFCORECLKEN0_USB_DEFAULT                (_CMU_HFCORECLKEN0_USB_DEFAULT &lt;&lt; 4)  </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU HFPERCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf8405cd923c9c6e2bf3766493f29d86d"> 2106</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_RESETVALUE                 0x00000000UL                           </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2d8dd1e9b4dd759f54d70b25dee69c1c"> 2107</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_MASK                       0x00000B7FUL                           </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabcb883e95e330dc94d1f3ababc9d8936"> 2108</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_TIMER0                      (0x1UL &lt;&lt; 0)                           </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga49d57635e89505e2f9d812015392f000"> 2109</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER0_SHIFT               0                                      </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9ad513714e3a7bf972adb3d7d1c0861d"> 2110</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER0_MASK                0x1UL                                  </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab2d109961576d22ade0a529ec420a585"> 2111</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER0_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafeebf214b15d1902541ed0f736f32b66"> 2112</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_TIMER0_DEFAULT              (_CMU_HFPERCLKEN0_TIMER0_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga15d3a2eb32c1ce35076115dfc23e43d6"> 2113</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_TIMER1                      (0x1UL &lt;&lt; 1)                           </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae926a865706cd34c30824f783865596d"> 2114</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER1_SHIFT               1                                      </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf05409cd575b18309eaefbe5c3a3d624"> 2115</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER1_MASK                0x2UL                                  </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga25bf863c34cdea9d877f90d2206b7ee9"> 2116</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER1_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5ef30afed98d68c011e18deffaffe9be"> 2117</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_TIMER1_DEFAULT              (_CMU_HFPERCLKEN0_TIMER1_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad64f1035646f9163931bbfa1b49f244f"> 2118</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_TIMER2                      (0x1UL &lt;&lt; 2)                           </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa6ace7447338425b365113001ba02476"> 2119</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER2_SHIFT               2                                      </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae5e90cbe63836f7921221a9931d1a849"> 2120</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER2_MASK                0x4UL                                  </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4f5706797a676e0301ddf6cb722192b8"> 2121</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_TIMER2_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6bce4f6df872496549a6af34d2d2bd45"> 2122</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_TIMER2_DEFAULT              (_CMU_HFPERCLKEN0_TIMER2_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5290d8724c2a391c6645a973d45b1b35"> 2123</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_USART0                      (0x1UL &lt;&lt; 3)                           </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae54e788c8f3b834a7a5f2acc5c37186f"> 2124</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_USART0_SHIFT               3                                      </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaddb35eadf8cd9dedc0b8be304266aef9"> 2125</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_USART0_MASK                0x8UL                                  </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac620833eab35f935bde43d5ecb0e5f32"> 2126</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_USART0_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1976ca47e8521e085dd4e50f1b168c89"> 2127</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_USART0_DEFAULT              (_CMU_HFPERCLKEN0_USART0_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa8e2e53561f51dc5610e90fe83729ad4"> 2128</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_USART1                      (0x1UL &lt;&lt; 4)                           </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2d4898e40f13db0c52c6e98e247a0e5a"> 2129</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_USART1_SHIFT               4                                      </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9064642234658423bb485232e7d8d9d0"> 2130</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_USART1_MASK                0x10UL                                 </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1c8b671d29f874eb729dfba51804a23a"> 2131</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_USART1_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3d685a1e72ab06be4c82715939b8c209"> 2132</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_USART1_DEFAULT              (_CMU_HFPERCLKEN0_USART1_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2fb7db8974a979140020abe1f822162d"> 2133</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_ACMP0                       (0x1UL &lt;&lt; 5)                           </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf977a81260185ce4ef6347c595a6679c"> 2134</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_ACMP0_SHIFT                5                                      </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab74f4fbf7413d86b4d7c79b93458c7c8"> 2135</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_ACMP0_MASK                 0x20UL                                 </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga83dd447da0654a94cfff11a611459022"> 2136</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_ACMP0_DEFAULT              0x00000000UL                           </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadfdee28b081c1cf3e980afef64525383"> 2137</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_ACMP0_DEFAULT               (_CMU_HFPERCLKEN0_ACMP0_DEFAULT &lt;&lt; 5)  </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8bb2981e7c0b2814d9c7f4799bf4461e"> 2138</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_PRS                         (0x1UL &lt;&lt; 6)                           </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga78b6e2872d597e5c7bf73d4d344c3d6a"> 2139</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_PRS_SHIFT                  6                                      </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga246a76a1a0cf929b61f3da48da8b9040"> 2140</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_PRS_MASK                   0x40UL                                 </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2c062a9745360f4343664ffa051f4b7a"> 2141</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_PRS_DEFAULT                0x00000000UL                           </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafc5cdf6b2de12c0128ad65644a5a1379"> 2142</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_PRS_DEFAULT                 (_CMU_HFPERCLKEN0_PRS_DEFAULT &lt;&lt; 6)    </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabb6fef20a072f7c7e0e3697d251f1632"> 2143</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_GPIO                        (0x1UL &lt;&lt; 8)                           </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa2281b178b41457f5d633b2e3fe246cb"> 2144</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_GPIO_SHIFT                 8                                      </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3bf960f3c992875f3b082e0d6850572e"> 2145</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_GPIO_MASK                  0x100UL                                </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga98a55ffafc43b5e319d42692c2249a10"> 2146</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_GPIO_DEFAULT               0x00000000UL                           </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac790fe16dbd37d4a02413012fbc440cb"> 2147</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_GPIO_DEFAULT                (_CMU_HFPERCLKEN0_GPIO_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa0791be4b90472b30b2839bad7dd8e46"> 2148</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_VCMP                        (0x1UL &lt;&lt; 9)                           </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6191a11f0c60925f507c75833817da5b"> 2149</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_VCMP_SHIFT                 9                                      </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga932f9bdcaaa4ba453e55aa74d56bf2a7"> 2150</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_VCMP_MASK                  0x200UL                                </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2e88702a16e941bf0fa5f1da606a47f0"> 2151</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_VCMP_DEFAULT               0x00000000UL                           </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga92637f9838b1bbff7882dfdf0712ea12"> 2152</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_VCMP_DEFAULT                (_CMU_HFPERCLKEN0_VCMP_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga841bd70a53b46c6993cd7d56b13b3aec"> 2153</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_I2C0                        (0x1UL &lt;&lt; 11)                          </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga498f4701d55d5403a9baefcb1d6a666d"> 2154</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_I2C0_SHIFT                 11                                     </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga80e2a01709297323caf1e03f06177a73"> 2155</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_I2C0_MASK                  0x800UL                                </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab275338aadd910690ef7f541bf442e26"> 2156</a></span>&#160;<span class="preprocessor">#define _CMU_HFPERCLKEN0_I2C0_DEFAULT               0x00000000UL                           </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gade7f98747ccf4a37259172a7aa8e925f"> 2157</a></span>&#160;<span class="preprocessor">#define CMU_HFPERCLKEN0_I2C0_DEFAULT                (_CMU_HFPERCLKEN0_I2C0_DEFAULT &lt;&lt; 11)  </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU SYNCBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga33acd5fbe4f293982e41c12e489d278d"> 2160</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_RESETVALUE                    0x00000000UL                           </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9920832eaecf19b4b1c133d4bf01c52e"> 2161</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_MASK                          0x00000155UL                           </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3e30cc376b1d4ed0aa35f66756caa8ff"> 2162</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFACLKEN0                      (0x1UL &lt;&lt; 0)                           </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3620b9f70b18ec855fda723b44f0907b"> 2163</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFACLKEN0_SHIFT               0                                      </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gacef0c730bc1734c4e1ef42606bc9f00c"> 2164</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFACLKEN0_MASK                0x1UL                                  </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaccb47e944b1b6e5297b8fbc071757f2e"> 2165</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFACLKEN0_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadc44885233159279d689649fc511344e"> 2166</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFACLKEN0_DEFAULT              (_CMU_SYNCBUSY_LFACLKEN0_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga75dd8c8c07a2ab928258402d761a2c86"> 2167</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFAPRESC0                      (0x1UL &lt;&lt; 2)                           </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga33487a02949b1917cc01273a0441507d"> 2168</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFAPRESC0_SHIFT               2                                      </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf836bf3dffd8e3dc5037b698ba11dd57"> 2169</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFAPRESC0_MASK                0x4UL                                  </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9e8dfbecc7d4f8e2a286cdf2735b6860"> 2170</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFAPRESC0_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0a7751bcaf6771435e989956b1629dba"> 2171</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFAPRESC0_DEFAULT              (_CMU_SYNCBUSY_LFAPRESC0_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac3acf5583a7be1b2a6963df0ffa0b2b4"> 2172</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFBCLKEN0                      (0x1UL &lt;&lt; 4)                           </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9cdeae2809aab07eac2ad1526560b60d"> 2173</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFBCLKEN0_SHIFT               4                                      </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac9a7dcefeefd45bfa9a47513d0cc83ae"> 2174</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFBCLKEN0_MASK                0x10UL                                 </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7a78faa1a00da161849cd8204ea3f612"> 2175</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFBCLKEN0_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab1da50341aa59c62ac5288e5a4a525df"> 2176</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFBCLKEN0_DEFAULT              (_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad6863abba1719e2d06f437e7f425c6ad"> 2177</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFBPRESC0                      (0x1UL &lt;&lt; 6)                           </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga98b13c32834ab5a96eec75ef97743e60"> 2178</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFBPRESC0_SHIFT               6                                      </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab5e5284055cf78d887b9724bea593cf9"> 2179</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFBPRESC0_MASK                0x40UL                                 </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga79316df303faba9c21f0b554410b3188"> 2180</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFBPRESC0_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gafbabe279bdb75d9b5eccad455a5956a2"> 2181</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFBPRESC0_DEFAULT              (_CMU_SYNCBUSY_LFBPRESC0_DEFAULT &lt;&lt; 6) </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6f4b679b1f5fa15a6aceaae9f648985b"> 2182</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFCCLKEN0                      (0x1UL &lt;&lt; 8)                           </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga75b2c470f6bc80814b3f5a1bd805abf8"> 2183</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFCCLKEN0_SHIFT               8                                      </span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaba3db630243e114a5db65db7776d9e98"> 2184</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFCCLKEN0_MASK                0x100UL                                </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaad3c37235640b440b8a5f112c89bf5ce"> 2185</a></span>&#160;<span class="preprocessor">#define _CMU_SYNCBUSY_LFCCLKEN0_DEFAULT             0x00000000UL                           </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga573aceb36233c81c1705426bb3bbfd6e"> 2186</a></span>&#160;<span class="preprocessor">#define CMU_SYNCBUSY_LFCCLKEN0_DEFAULT              (_CMU_SYNCBUSY_LFCCLKEN0_DEFAULT &lt;&lt; 8) </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU FREEZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1368b286bcdd324a38ac914a836092e1"> 2189</a></span>&#160;<span class="preprocessor">#define _CMU_FREEZE_RESETVALUE                      0x00000000UL                         </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaac3953fb69658f3a6c40df467e7e2779"> 2190</a></span>&#160;<span class="preprocessor">#define _CMU_FREEZE_MASK                            0x00000001UL                         </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga054eadc96faf2271dc834286d0564f01"> 2191</a></span>&#160;<span class="preprocessor">#define CMU_FREEZE_REGFREEZE                        (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0c90da9f86f01f1b821add242a710c35"> 2192</a></span>&#160;<span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_SHIFT                 0                                    </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7f019f8b929959c2dfe196e3a16f26eb"> 2193</a></span>&#160;<span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_MASK                  0x1UL                                </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga468f799887231176f84b8f46385d51bb"> 2194</a></span>&#160;<span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_DEFAULT               0x00000000UL                         </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2e6afcc7b507a7c223f92c17a942ab25"> 2195</a></span>&#160;<span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_UPDATE                0x00000000UL                         </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6ebc3bb193e19c5346292a38ca0a7a61"> 2196</a></span>&#160;<span class="preprocessor">#define _CMU_FREEZE_REGFREEZE_FREEZE                0x00000001UL                         </span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5b3cfd8e948e6e747da5af38f1858651"> 2197</a></span>&#160;<span class="preprocessor">#define CMU_FREEZE_REGFREEZE_DEFAULT                (_CMU_FREEZE_REGFREEZE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga018958671cacbc5078ef3f1b21e71373"> 2198</a></span>&#160;<span class="preprocessor">#define CMU_FREEZE_REGFREEZE_UPDATE                 (_CMU_FREEZE_REGFREEZE_UPDATE &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa356cf26dedd3e60a0604e7c58aff21c"> 2199</a></span>&#160;<span class="preprocessor">#define CMU_FREEZE_REGFREEZE_FREEZE                 (_CMU_FREEZE_REGFREEZE_FREEZE &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LFACLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5e5d92e8d22b0f3203639252b88a018b"> 2202</a></span>&#160;<span class="preprocessor">#define _CMU_LFACLKEN0_RESETVALUE                   0x00000000UL                      </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae0b34b4c0caa5f4afc14eb382b6f2e4d"> 2203</a></span>&#160;<span class="preprocessor">#define _CMU_LFACLKEN0_MASK                         0x00000001UL                      </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6dcf48f37f210e67896d836eff36f539"> 2204</a></span>&#160;<span class="preprocessor">#define CMU_LFACLKEN0_RTC                           (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab247708889eeae611c20687c6b19172f"> 2205</a></span>&#160;<span class="preprocessor">#define _CMU_LFACLKEN0_RTC_SHIFT                    0                                 </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga290bd6a0b54f6c3c2ca96bf8bde728e8"> 2206</a></span>&#160;<span class="preprocessor">#define _CMU_LFACLKEN0_RTC_MASK                     0x1UL                             </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga66ff28ed645e79eb0426842c245319f7"> 2207</a></span>&#160;<span class="preprocessor">#define _CMU_LFACLKEN0_RTC_DEFAULT                  0x00000000UL                      </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad06dff36bf3d49aa775e4ada251b2d48"> 2208</a></span>&#160;<span class="preprocessor">#define CMU_LFACLKEN0_RTC_DEFAULT                   (_CMU_LFACLKEN0_RTC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LFBCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadfb25fdcec0d3f75b400fe0821309d86"> 2211</a></span>&#160;<span class="preprocessor">#define _CMU_LFBCLKEN0_RESETVALUE                   0x00000000UL                          </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga00fa138b136520d79b9e0aebafbb262a"> 2212</a></span>&#160;<span class="preprocessor">#define _CMU_LFBCLKEN0_MASK                         0x00000001UL                          </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab22a749c665a08b9d4bc3848053f99a3"> 2213</a></span>&#160;<span class="preprocessor">#define CMU_LFBCLKEN0_LEUART0                       (0x1UL &lt;&lt; 0)                          </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf030fb4fbe9ebfd3b882b9525096c520"> 2214</a></span>&#160;<span class="preprocessor">#define _CMU_LFBCLKEN0_LEUART0_SHIFT                0                                     </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2668e3f159b181b687b384db95fd2415"> 2215</a></span>&#160;<span class="preprocessor">#define _CMU_LFBCLKEN0_LEUART0_MASK                 0x1UL                                 </span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8518456771d6f79d7880e3f1737b73ad"> 2216</a></span>&#160;<span class="preprocessor">#define _CMU_LFBCLKEN0_LEUART0_DEFAULT              0x00000000UL                          </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gada27b483b973fece0eb1833b97cdac9e"> 2217</a></span>&#160;<span class="preprocessor">#define CMU_LFBCLKEN0_LEUART0_DEFAULT               (_CMU_LFBCLKEN0_LEUART0_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LFCCLKEN0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad1ec6ceec0ac467a3afc89c67abc5187"> 2220</a></span>&#160;<span class="preprocessor">#define _CMU_LFCCLKEN0_RESETVALUE                   0x00000000UL                        </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga19b3d67c156484ba18a6d183550abf5e"> 2221</a></span>&#160;<span class="preprocessor">#define _CMU_LFCCLKEN0_MASK                         0x00000001UL                        </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac8cf984243f475d8cff8f122c0a32513"> 2222</a></span>&#160;<span class="preprocessor">#define CMU_LFCCLKEN0_USBLE                         (0x1UL &lt;&lt; 0)                        </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga215e105ac2fc1ff430cd75344b1a1f0a"> 2223</a></span>&#160;<span class="preprocessor">#define _CMU_LFCCLKEN0_USBLE_SHIFT                  0                                   </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga402395d2c2a83a99f1afbd82fd09af9d"> 2224</a></span>&#160;<span class="preprocessor">#define _CMU_LFCCLKEN0_USBLE_MASK                   0x1UL                               </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac75282e30869aa9326c9f01b43fd6834"> 2225</a></span>&#160;<span class="preprocessor">#define _CMU_LFCCLKEN0_USBLE_DEFAULT                0x00000000UL                        </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga475b2000c4e2599691742af2134ad96f"> 2226</a></span>&#160;<span class="preprocessor">#define CMU_LFCCLKEN0_USBLE_DEFAULT                 (_CMU_LFCCLKEN0_USBLE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LFAPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaceddb74493eb0cf495553b677c865271"> 2229</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RESETVALUE                   0x00000000UL                       </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gabfc0a85f4be747bcb37f523cd69c7674"> 2230</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_MASK                         0x0000000FUL                       </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga94c2e71f3b5e9612ed12122535144a72"> 2231</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_SHIFT                    0                                  </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2949e263dd15be44be4a41f06bb9ad6d"> 2232</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_MASK                     0xFUL                              </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4caaa5ceacb4e658362ae8ab70092c7e"> 2233</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV1                     0x00000000UL                       </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaff75f16b9b26ec6ef0e7c62341106dab"> 2234</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV2                     0x00000001UL                       </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga95739d5e05d87ad7da5063c913f3c622"> 2235</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV4                     0x00000002UL                       </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga54e66ac6db781df65140fba8ae1c4201"> 2236</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV8                     0x00000003UL                       </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2cb76247c392bba972879f7fb08d2558"> 2237</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV16                    0x00000004UL                       </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga21ce88b5218e90425e6d9cca327d61d6"> 2238</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV32                    0x00000005UL                       </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad5acc4ff8f59f1047486b75ec309e6ef"> 2239</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV64                    0x00000006UL                       </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0794b0c6f26d4193ddab37ba282d0731"> 2240</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV128                   0x00000007UL                       </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf7d220027d409f06c0c28cd534f0e7b7"> 2241</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV256                   0x00000008UL                       </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3abaf0e29cf1df66eaeb5dc3444b0233"> 2242</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV512                   0x00000009UL                       </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf336a88f89de34ecbd87f72a219b2daa"> 2243</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV1024                  0x0000000AUL                       </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga18ac164fd90a352e78cfc3169d775f84"> 2244</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV2048                  0x0000000BUL                       </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga263a3bfbbe2138fa36e7144711aa4d27"> 2245</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV4096                  0x0000000CUL                       </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab27a55f6cd7c61c24994bd9db35e308c"> 2246</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV8192                  0x0000000DUL                       </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7bcd1eea3b1c01c43a1d92026fa6a894"> 2247</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV16384                 0x0000000EUL                       </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac154e2ee14f20a3a308dbe0c0c08b705"> 2248</a></span>&#160;<span class="preprocessor">#define _CMU_LFAPRESC0_RTC_DIV32768                 0x0000000FUL                       </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga98492b80d27fd2d27868cff64ce98dfb"> 2249</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV1                      (_CMU_LFAPRESC0_RTC_DIV1 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga144966922e47670439aa01c9c1d54084"> 2250</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV2                      (_CMU_LFAPRESC0_RTC_DIV2 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga500825a92017a16edc1ce813461ab982"> 2251</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV4                      (_CMU_LFAPRESC0_RTC_DIV4 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab9857a60c57a8bebdfdfb23a86caa18c"> 2252</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV8                      (_CMU_LFAPRESC0_RTC_DIV8 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga31318b0c7503c6ac2203b0da86216cf3"> 2253</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV16                     (_CMU_LFAPRESC0_RTC_DIV16 &lt;&lt; 0)    </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga21ac9c72f9d8b0fe36481adad9b9efa1"> 2254</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV32                     (_CMU_LFAPRESC0_RTC_DIV32 &lt;&lt; 0)    </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8c98a54d4d00c044ad9d6ec4d42ffee3"> 2255</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV64                     (_CMU_LFAPRESC0_RTC_DIV64 &lt;&lt; 0)    </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5325ae7b0f4226bedf408b5b39e5f859"> 2256</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV128                    (_CMU_LFAPRESC0_RTC_DIV128 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaa9a08389b0703331abb88267ad61425"> 2257</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV256                    (_CMU_LFAPRESC0_RTC_DIV256 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga33c965e855fbcc361a35ff1c9a66bb4d"> 2258</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV512                    (_CMU_LFAPRESC0_RTC_DIV512 &lt;&lt; 0)   </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadd01f8988677f85b81b72cba0f40cc81"> 2259</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV1024                   (_CMU_LFAPRESC0_RTC_DIV1024 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab0c14919c3296cd8d16a739effcc22be"> 2260</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV2048                   (_CMU_LFAPRESC0_RTC_DIV2048 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0d7c00df336fd2a4bb7e75bb910d1e4b"> 2261</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV4096                   (_CMU_LFAPRESC0_RTC_DIV4096 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab2624719573ddbd24c49e9a25cfc0c0f"> 2262</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV8192                   (_CMU_LFAPRESC0_RTC_DIV8192 &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6385408da7fa4c343367f8e857427e09"> 2263</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV16384                  (_CMU_LFAPRESC0_RTC_DIV16384 &lt;&lt; 0) </span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa91f8dd2511135a5729748e6656cd6bc"> 2264</a></span>&#160;<span class="preprocessor">#define CMU_LFAPRESC0_RTC_DIV32768                  (_CMU_LFAPRESC0_RTC_DIV32768 &lt;&lt; 0) </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LFBPRESC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5773d159197f5d9445362b21f9e07e4d"> 2267</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_RESETVALUE                   0x00000000UL                       </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga49eb8673c0327d9bbe4a2988b1dc347f"> 2268</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_MASK                         0x00000003UL                       </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga15eeda323f30b0b27cc659b63f756c2b"> 2269</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_SHIFT                0                                  </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9cd6b2890ee5d31873efad4e90bf17a9"> 2270</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_MASK                 0x3UL                              </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga36f452b4890b3c11e26987c2a2936a39"> 2271</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV1                 0x00000000UL                       </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga60555dfa926b21bff2db4b09394d0c4d"> 2272</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV2                 0x00000001UL                       </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3b31c43de3bfac4fbd0f45d2592ba6d2"> 2273</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV4                 0x00000002UL                       </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad2592674624f0d2e1a3a25438ba3cfc1"> 2274</a></span>&#160;<span class="preprocessor">#define _CMU_LFBPRESC0_LEUART0_DIV8                 0x00000003UL                       </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga38e9a6ff8138667943a885ac7a76ddcd"> 2275</a></span>&#160;<span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV1                  (_CMU_LFBPRESC0_LEUART0_DIV1 &lt;&lt; 0) </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga582575dae547e1dbb30f9c616f4aeb0d"> 2276</a></span>&#160;<span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV2                  (_CMU_LFBPRESC0_LEUART0_DIV2 &lt;&lt; 0) </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3d353479449e3ad05e8e1ea22c969ac4"> 2277</a></span>&#160;<span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV4                  (_CMU_LFBPRESC0_LEUART0_DIV4 &lt;&lt; 0) </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0b8a08e2dd0c675ba42599d33ebb1571"> 2278</a></span>&#160;<span class="preprocessor">#define CMU_LFBPRESC0_LEUART0_DIV8                  (_CMU_LFBPRESC0_LEUART0_DIV8 &lt;&lt; 0) </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU PCNTCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga280d56ad42ed1bb14983d05fc7f75f4c"> 2281</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_RESETVALUE                    0x00000000UL                             </span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad169d15bc9896b43458d4ebada276e95"> 2282</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_MASK                          0x00000003UL                             </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga03a6bf53ad677eff61b4902915316f0a"> 2283</a></span>&#160;<span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKEN                     (0x1UL &lt;&lt; 0)                             </span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5394211095dd0a150c236789d4daa99d"> 2284</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKEN_SHIFT              0                                        </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga63f4d015608102be1bc14f00d9947d4e"> 2285</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKEN_MASK               0x1UL                                    </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa2299fcd2bc5938dd39d4257e9610bad"> 2286</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT            0x00000000UL                             </span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga61abb60078c68b4175ab2fef6b064dd1"> 2287</a></span>&#160;<span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT             (_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga918822a4327a1895084ea9add824905a"> 2288</a></span>&#160;<span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL                    (0x1UL &lt;&lt; 1)                             </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga43a0342f5d27d982013a04142cc5c026"> 2289</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT             1                                        </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab9b7a06392812be14bac14b706448b48"> 2290</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_MASK              0x2UL                                    </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6592bf1af1a306537f408932c48341e5"> 2291</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT           0x00000000UL                             </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7875cbd3598e47ff4a76464c71731935"> 2292</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK            0x00000000UL                             </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa235c5a88480e2d43220ddc3e975875c"> 2293</a></span>&#160;<span class="preprocessor">#define _CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0           0x00000001UL                             </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga2661c8dc68f2bafa2876bdb9f308335c"> 2294</a></span>&#160;<span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT            (_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3bc1025c2ff33e91d5dd8ee6fc5d5a5f"> 2295</a></span>&#160;<span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK             (_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK &lt;&lt; 1)  </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga3d897c74c22fe5e7da9baf645469c58b"> 2296</a></span>&#160;<span class="preprocessor">#define CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0            (_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 &lt;&lt; 1) </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf8aa0ac2e6c15246e8463f8000be4a71"> 2299</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_RESETVALUE                       0x00000000UL                         </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5b916e23f2d1a5cbc5c0d70e104391d6"> 2300</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_MASK                             0x0000001FUL                         </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga639325f504ba7140e0713da2ff384c8e"> 2301</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_CLKOUT0PEN                        (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga29574999cd16b0b58896225487458385"> 2302</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_CLKOUT0PEN_SHIFT                 0                                    </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga83b164f859f26e5520e23922bd2cc03e"> 2303</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_CLKOUT0PEN_MASK                  0x1UL                                </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa199f22660b5d3a1cb4f49620c68900d"> 2304</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_CLKOUT0PEN_DEFAULT               0x00000000UL                         </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1a66cb959e77aa19dd87b7969a5068e5"> 2305</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_CLKOUT0PEN_DEFAULT                (_CMU_ROUTE_CLKOUT0PEN_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaac61ba619208d271b878c01f2ad2146d"> 2306</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_CLKOUT1PEN                        (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gae9d503202a72f7bfe3c914844d8ca8ee"> 2307</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_CLKOUT1PEN_SHIFT                 1                                    </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf367f6eed1b6478fbe99e05bac1d480e"> 2308</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_CLKOUT1PEN_MASK                  0x2UL                                </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9be0dff8328216c8acf920b9cbf34695"> 2309</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_CLKOUT1PEN_DEFAULT               0x00000000UL                         </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac04af24516fa0bcf3cb977b8e4f92c59"> 2310</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_CLKOUT1PEN_DEFAULT                (_CMU_ROUTE_CLKOUT1PEN_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga5ef1272def632943cd70f251204c63b7"> 2311</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_LOCATION_SHIFT                   2                                    </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac09c7206f0688d34c3a54b17f1483ebf"> 2312</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_LOCATION_MASK                    0x1CUL                               </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga51995f0fa0073ff4d996c69ffee51cf9"> 2313</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_LOCATION_LOC0                    0x00000000UL                         </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac24ebe76f10e77798d49b33a1f02c468"> 2314</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_LOCATION_DEFAULT                 0x00000000UL                         </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga17764a46869a2b20711d64d39d226249"> 2315</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_LOCATION_LOC1                    0x00000001UL                         </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga214d3484d3a1252f1a13d012ad30f4ed"> 2316</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_LOCATION_LOC2                    0x00000002UL                         </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga68576dd17056076aa78d45b5172b60e1"> 2317</a></span>&#160;<span class="preprocessor">#define _CMU_ROUTE_LOCATION_LOC3                    0x00000003UL                         </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad77c3869751c98c9d6ae7a02d78f57bd"> 2318</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_LOCATION_LOC0                     (_CMU_ROUTE_LOCATION_LOC0 &lt;&lt; 2)      </span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad6c0bb56d0444bfa6296c8c00823d022"> 2319</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_LOCATION_DEFAULT                  (_CMU_ROUTE_LOCATION_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7a2be1253832c13f2f09c13c3383a735"> 2320</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_LOCATION_LOC1                     (_CMU_ROUTE_LOCATION_LOC1 &lt;&lt; 2)      </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf28ecbaab931b995bd4bdf04f8764278"> 2321</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_LOCATION_LOC2                     (_CMU_ROUTE_LOCATION_LOC2 &lt;&lt; 2)      </span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga45c260f57734287009c2f91d066bc1fe"> 2322</a></span>&#160;<span class="preprocessor">#define CMU_ROUTE_LOCATION_LOC3                     (_CMU_ROUTE_LOCATION_LOC3 &lt;&lt; 2)      </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU LOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1ba72786ca30c21dfd5a25bd46b58487"> 2325</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_RESETVALUE                        0x00000000UL                      </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gacf2dfa49dd58745e8efdbab1e44817c5"> 2326</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_MASK                              0x0000FFFFUL                      </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaaaff8f3670f9514bb28cc846d6d56992"> 2327</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_SHIFT                     0                                 </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga80dbf533decae4f849fbe786aedf28f8"> 2328</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_MASK                      0xFFFFUL                          </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac8876c98977b2f66abadfaacc7abffe5"> 2329</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_DEFAULT                   0x00000000UL                      </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4ae9bac85e6c6d2d925d9293d472a9aa"> 2330</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_LOCK                      0x00000000UL                      </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad9fb0e12852005b83f6da470d218150c"> 2331</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_UNLOCKED                  0x00000000UL                      </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad885a0985c9fd8f5e4f117fe9e0f8c49"> 2332</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_LOCKED                    0x00000001UL                      </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga289b276b099ebdb3a98b138765897fed"> 2333</a></span>&#160;<span class="preprocessor">#define _CMU_LOCK_LOCKKEY_UNLOCK                    0x0000580EUL                      </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga614feb98aba80ff4a601e86e39ff4b16"> 2334</a></span>&#160;<span class="preprocessor">#define CMU_LOCK_LOCKKEY_DEFAULT                    (_CMU_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)  </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9ced2788efc7feb68827004e1456d60a"> 2335</a></span>&#160;<span class="preprocessor">#define CMU_LOCK_LOCKKEY_LOCK                       (_CMU_LOCK_LOCKKEY_LOCK &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad2e200ce0b507e73f3a90ad423c6d411"> 2336</a></span>&#160;<span class="preprocessor">#define CMU_LOCK_LOCKKEY_UNLOCKED                   (_CMU_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0) </span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaefc07f403a702b45eda006024034394b"> 2337</a></span>&#160;<span class="preprocessor">#define CMU_LOCK_LOCKKEY_LOCKED                     (_CMU_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)   </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4b37d8e757fb13756d7f7c1770427ea1"> 2338</a></span>&#160;<span class="preprocessor">#define CMU_LOCK_LOCKKEY_UNLOCK                     (_CMU_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)   </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU USBCRCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga410e464de4df1c2035a16a96e9c4a387"> 2341</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_RESETVALUE                   0x00000000UL                         </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga26b126282381b687976a026be47b97d6"> 2342</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_MASK                         0x00000003UL                         </span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga95d368ba14082bf1a99e22ca58fdf4e4"> 2343</a></span>&#160;<span class="preprocessor">#define CMU_USBCRCTRL_EN                            (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga4cd8a72747c643e760ce5e56b93e385d"> 2344</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_EN_SHIFT                     0                                    </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga42e0995296579f65a2f6e2369196cea4"> 2345</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_EN_MASK                      0x1UL                                </span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7d802215a43aa34cc48512b72b705bcb"> 2346</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_EN_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaae4de9707b2fda7ec5e25bde9ef68688"> 2347</a></span>&#160;<span class="preprocessor">#define CMU_USBCRCTRL_EN_DEFAULT                    (_CMU_USBCRCTRL_EN_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadc098d99b8090b3fa9bec4b06ec0451d"> 2348</a></span>&#160;<span class="preprocessor">#define CMU_USBCRCTRL_LSMODE                        (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad249d96e4212b24b38460df5be0e2523"> 2349</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_LSMODE_SHIFT                 1                                    </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga6d534868958c09be9ea957501fae7a01"> 2350</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_LSMODE_MASK                  0x2UL                                </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga36ce1c76f26038046aefd84b12e724f7"> 2351</a></span>&#160;<span class="preprocessor">#define _CMU_USBCRCTRL_LSMODE_DEFAULT               0x00000000UL                         </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1cdc902e07927a2e35907d0933b9968b"> 2352</a></span>&#160;<span class="preprocessor">#define CMU_USBCRCTRL_LSMODE_DEFAULT                (_CMU_USBCRCTRL_LSMODE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU USHFRCOCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga363b3e09adbd92f45d1d6037d76d11c7"> 2355</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_RESETVALUE                 0x000FF040UL                             </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga22559db790da4621c55d5a0d55c7faa1"> 2356</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_MASK                       0x000FF37FUL                             </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga350135cc13a1cfa32b8ba6fb711087c4"> 2357</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_TUNING_SHIFT               0                                        </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7e9b02bf1dd301eaed81bc5e16d37779"> 2358</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_TUNING_MASK                0x7FUL                                   </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8808734f7af79db5e7cb2121b482a246"> 2359</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_TUNING_DEFAULT             0x00000040UL                             </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8e7e34212fe810ea9c94757ad91fc7b1"> 2360</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCTRL_TUNING_DEFAULT              (_CMU_USHFRCOCTRL_TUNING_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga1e3647284714ef46f146433c805fef3d"> 2361</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCTRL_DITHEN                      (0x1UL &lt;&lt; 8)                             </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0fecefb973b73b2702f35ffe88e5d94b"> 2362</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_DITHEN_SHIFT               8                                        </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga234ae010bbf4200a8f75709a56c202ed"> 2363</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_DITHEN_MASK                0x100UL                                  </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7f56bffd7f602a9503ad47302b251709"> 2364</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_DITHEN_DEFAULT             0x00000000UL                             </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf1f9952e633d03fa31f212910f3f373e"> 2365</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCTRL_DITHEN_DEFAULT              (_CMU_USHFRCOCTRL_DITHEN_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf4e615d8a458567edf25a4bb1f8b6d87"> 2366</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCTRL_SUSPEND                     (0x1UL &lt;&lt; 9)                             </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadeaf822a968b601408a1ce43637909c6"> 2367</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_SUSPEND_SHIFT              9                                        </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga74b83d90d625b1b3897f869a8e882965"> 2368</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_SUSPEND_MASK               0x200UL                                  </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga964254e5ac108cb61e90db302439e80b"> 2369</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_SUSPEND_DEFAULT            0x00000000UL                             </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaa279821cce6d7c9a20bf8b95c8f692d0"> 2370</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCTRL_SUSPEND_DEFAULT             (_CMU_USHFRCOCTRL_SUSPEND_DEFAULT &lt;&lt; 9)  </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab1d869bbb1a5921cd47005afc9c8ca71"> 2371</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_TIMEOUT_SHIFT              12                                       </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga9f3cac6b9fa0a0e75923569bac037163"> 2372</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_TIMEOUT_MASK               0xFF000UL                                </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga47a28aede714f33e04baabfa02f8c26b"> 2373</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCTRL_TIMEOUT_DEFAULT            0x000000FFUL                             </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaab38e2a945a08a4c166018159e246813"> 2374</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCTRL_TIMEOUT_DEFAULT             (_CMU_USHFRCOCTRL_TIMEOUT_DEFAULT &lt;&lt; 12) </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU USHFRCOTUNE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf20195fb445fb15037eb5c39759551f6"> 2377</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOTUNE_RESETVALUE                 0x00000020UL                               </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga70e60a4b355a0c51de6b8a94f099318d"> 2378</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOTUNE_MASK                       0x0000003FUL                               </span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8d34389c78528a5e65d90f2710562841"> 2379</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOTUNE_FINETUNING_SHIFT           0                                          </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gadb69e7e31c86f4814778f30e20f288e6"> 2380</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOTUNE_FINETUNING_MASK            0x3FUL                                     </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga972313f577c83aaad4813c7349d001c1"> 2381</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOTUNE_FINETUNING_DEFAULT         0x00000020UL                               </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga8c85d52358112d09033912a0e1214550"> 2382</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOTUNE_FINETUNING_DEFAULT          (_CMU_USHFRCOTUNE_FINETUNING_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for CMU USHFRCOCONF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga383895facb93373eb87f29b2e8c3ef75"> 2385</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_RESETVALUE                 0x00000001UL                                   </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga74c411dfcae4d18fd6f307c9007f813a"> 2386</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_MASK                       0x00000017UL                                   </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gac3c7b99030e353384e624c6447c7c84a"> 2387</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_BAND_SHIFT                 0                                              </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga7d32639ad599a443abe83cdefd081dfe"> 2388</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_BAND_MASK                  0x7UL                                          </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab1ae94a819ce4d5362c3f09ab827f1e9"> 2389</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_BAND_DEFAULT               0x00000001UL                                   </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga901c7ee6f63821707f89ead5f068263c"> 2390</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_BAND_48MHZ                 0x00000001UL                                   </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gad56a86fd3a00bf5096e596d452ddc178"> 2391</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_BAND_24MHZ                 0x00000003UL                                   </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0335546649ece09a27b72b0425ee2f95"> 2392</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCONF_BAND_DEFAULT                (_CMU_USHFRCOCONF_BAND_DEFAULT &lt;&lt; 0)           </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf9535da90b4c2782f4ff43989e0675f2"> 2393</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCONF_BAND_48MHZ                  (_CMU_USHFRCOCONF_BAND_48MHZ &lt;&lt; 0)             </span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga551923310e6967e10367952694a2798c"> 2394</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCONF_BAND_24MHZ                  (_CMU_USHFRCOCONF_BAND_24MHZ &lt;&lt; 0)             </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga64ba643bc55994fd6ef35a788e8ceb81"> 2395</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCONF_USHFRCODIV2DIS              (0x1UL &lt;&lt; 4)                                   </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab0247a40a13a3287ef63ef861e4ccc77"> 2396</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_USHFRCODIV2DIS_SHIFT       4                                              </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gab918a02a12edb3366d284c23c2e07ea2"> 2397</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_USHFRCODIV2DIS_MASK        0x10UL                                         </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#ga0cbcfcfec9dd49d6b99a35d8ba4f5fe0"> 2398</a></span>&#160;<span class="preprocessor">#define _CMU_USHFRCOCONF_USHFRCODIV2DIS_DEFAULT     0x00000000UL                                   </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html#gaf757a3ec83c3b09fe5b2c37127e37001"> 2399</a></span>&#160;<span class="preprocessor">#define CMU_USHFRCOCONF_USHFRCODIV2DIS_DEFAULT      (_CMU_USHFRCOCONF_USHFRCODIV2DIS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS SWPULSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2ab5f8a8f7976cfe780bb23fc7ca184d"> 2409</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_RESETVALUE              0x00000000UL                         </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaaa2b7d9ce7b1d07e4c577ed71ccb6159"> 2410</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_MASK                    0x0000003FUL                         </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga47e4c4568b630420def76b5f17c5604a"> 2411</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH0PULSE                 (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4e0d36605d5bab8ceffaf0b5ed656cb8"> 2412</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_SHIFT          0                                    </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga842bcb3c30296ac18afca2b56a8ce6ab"> 2413</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_MASK           0x1UL                                </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad5c23b89db4226729382f2c44f1f49d9"> 2414</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH0PULSE_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga59c9abf38131dd8c97d7001bf50fadff"> 2415</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH0PULSE_DEFAULT         (_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gacb8ece77849aa64e0543fed5af7779c3"> 2416</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH1PULSE                 (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9e95394eb0ab7787b2079e907d22cd7b"> 2417</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_SHIFT          1                                    </span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga0cd68f32e827c6a06a5aabb234be148c"> 2418</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_MASK           0x2UL                                </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6fb1b5120ea80441d41cb7b593bbc6ba"> 2419</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH1PULSE_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad15e33a50b951b6b6b281f7c80b82d6f"> 2420</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH1PULSE_DEFAULT         (_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3cca3d9562632938beb49c44b0b77081"> 2421</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH2PULSE                 (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga61ebcad9414ce5a7cccaa54912d5d15a"> 2422</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_SHIFT          2                                    </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gafaa1e7e199925102d3c08a262db65e8a"> 2423</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_MASK           0x4UL                                </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4e9b8b736b62f53b0b5e12284e6ffe59"> 2424</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH2PULSE_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga0d81a08359239371922eb240b8ce2951"> 2425</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH2PULSE_DEFAULT         (_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga41a9bbbe23222308b559675c7081fd1a"> 2426</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH3PULSE                 (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga30f8a72bc3720526a9c812af478c288d"> 2427</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_SHIFT          3                                    </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7e2f71181e478510ef883ada7e3cb174"> 2428</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_MASK           0x8UL                                </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gae6a1b90b929ad89379989173e5ce50fc"> 2429</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH3PULSE_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga146e72d0dd1c912f9bec9f22fd02f5ff"> 2430</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH3PULSE_DEFAULT         (_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2b92f7540f22606be0ce8a9a1249df9a"> 2431</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH4PULSE                 (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaaa74f4f1a23b360bf4c38e898bcc06af"> 2432</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH4PULSE_SHIFT          4                                    </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac59ba7081d8c9a1631fcfa799827d260"> 2433</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH4PULSE_MASK           0x10UL                               </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaee49a595c3008b4e21e37b82503d5b17"> 2434</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH4PULSE_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga324fcd189c2692f4e0edc11147687d78"> 2435</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH4PULSE_DEFAULT         (_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8af1a96b003a812f907cf7379c295bd8"> 2436</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH5PULSE                 (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga02696950de6c118d7dae5623e437f60a"> 2437</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH5PULSE_SHIFT          5                                    </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab610ab5b4518d29d8e134d4adbedb120"> 2438</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH5PULSE_MASK           0x20UL                               </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7212eb33ce1712f0ec6c6fbfde7f8a80"> 2439</a></span>&#160;<span class="preprocessor">#define _PRS_SWPULSE_CH5PULSE_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9b791a69eaff5dce5b38b6289cb3e328"> 2440</a></span>&#160;<span class="preprocessor">#define PRS_SWPULSE_CH5PULSE_DEFAULT         (_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS SWLEVEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gadeac54101aca47a17ecb61f9f559c811"> 2443</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_RESETVALUE              0x00000000UL                         </span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac733addf8455b38abfa0a2a0d4024e6a"> 2444</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_MASK                    0x0000003FUL                         </span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga783f93f8907f806b06cdf20d4800e074"> 2445</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH0LEVEL                 (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7e1f525b00b4466c77da8037b66b9bfb"> 2446</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT          0                                    </span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga04e2e56f9003cd6ea6a51f9b802279be"> 2447</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_MASK           0x1UL                                </span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac6b7a9be4702c70797b9beaa5ca4c283"> 2448</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga737949d3661a5f24fb60ce0f62759890"> 2449</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT         (_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1ce5b99f05e49d947a868dc4d49f5a4e"> 2450</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH1LEVEL                 (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gadf5f2ea0475476c63fd57a0ebf11e9e9"> 2451</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT          1                                    </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9dfa84e502d8c90093045dc4793a1fc9"> 2452</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_MASK           0x2UL                                </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga844e86a2e412df19d7a21117c8e9fcef"> 2453</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8ce1e40ca36c543e77c0b283f262e09c"> 2454</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT         (_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga96661a8a2065b449ec1eda025dfa27c0"> 2455</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH2LEVEL                 (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf65f960bbd86c57739bdf0deeb620f09"> 2456</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT          2                                    </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4e0b67c62cf3144bf467e5fba6b557cd"> 2457</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_MASK           0x4UL                                </span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7c179bad8d4dd561922479b3d8ed0d6f"> 2458</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab39ef1e79dd5c8a23adca1e36e074665"> 2459</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT         (_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7335db4897e7caeee27a9bd91e770a2a"> 2460</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH3LEVEL                 (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga02d4f17fbefe41a918193d77b639204c"> 2461</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT          3                                    </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga68d0c529d67fd21616d7bd4367e9ae8b"> 2462</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_MASK           0x8UL                                </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga0b2f85f931cde674fe2139df74b8f840"> 2463</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1f153587e837f422b5e2f010cdf8c08e"> 2464</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT         (_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3c06a0b03a9e5932ca7217c6d0473100"> 2465</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH4LEVEL                 (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gae697f1a4a5697bdf132b6a066a466fce"> 2466</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH4LEVEL_SHIFT          4                                    </span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga755910355aa76170c5589f83878fcd39"> 2467</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH4LEVEL_MASK           0x10UL                               </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaaad85954f2c83a803e102aac23334296"> 2468</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab657ca23b04708c904d5aa4cb6126ab4"> 2469</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH4LEVEL_DEFAULT         (_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7ddeb3dc42d98f99d6c20ac29cada48a"> 2470</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH5LEVEL                 (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaee124c5369b67c87897c23365a4cd849"> 2471</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH5LEVEL_SHIFT          5                                    </span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3e38417472f2356e5506d9d8b75aaa20"> 2472</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH5LEVEL_MASK           0x20UL                               </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab2149cd14b83aa5bfa019079ac037f89"> 2473</a></span>&#160;<span class="preprocessor">#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT        0x00000000UL                         </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac55e246cb0cf623393a186a98f9dd0c2"> 2474</a></span>&#160;<span class="preprocessor">#define PRS_SWLEVEL_CH5LEVEL_DEFAULT         (_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS ROUTE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1e83c5ae47256593785743f4d42763de"> 2477</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_RESETVALUE                0x00000000UL                       </span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga64486ed6fae30b45aa7ec57d67d15169"> 2478</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_MASK                      0x0000070FUL                       </span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3f61120a30423a724d8af82b69257bc7"> 2479</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH0PEN                     (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4356b34aa52716c7992bbc92822f4afc"> 2480</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH0PEN_SHIFT              0                                  </span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6f7f1b631eed79ccb57e6db97dabba4c"> 2481</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH0PEN_MASK               0x1UL                              </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga36185549aa55f90ffc5d1be4b1f55070"> 2482</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH0PEN_DEFAULT            0x00000000UL                       </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad2e7100ea446add762a425e8da10bc74"> 2483</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH0PEN_DEFAULT             (_PRS_ROUTE_CH0PEN_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gae8b31697fea92ed0bc2edc702c9a05b6"> 2484</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH1PEN                     (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf67225d837a715d6909dd5b6ef5b909f"> 2485</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH1PEN_SHIFT              1                                  </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga70d4c4e9f65249cacffba14d6e1c0873"> 2486</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH1PEN_MASK               0x2UL                              </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga86aafbf1fc6c280ce588b58ac238ec79"> 2487</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH1PEN_DEFAULT            0x00000000UL                       </span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaba80fcc6a92be38d997755f274905e91"> 2488</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH1PEN_DEFAULT             (_PRS_ROUTE_CH1PEN_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga63fb3666b52412b607b8bc97f5826e28"> 2489</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH2PEN                     (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga02f49463f08965bd1eebc1e37a554499"> 2490</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH2PEN_SHIFT              2                                  </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga72f460f61a3c0f7fe36560889be3e461"> 2491</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH2PEN_MASK               0x4UL                              </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga5bb6b37032a75dfa14344700cb242f52"> 2492</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH2PEN_DEFAULT            0x00000000UL                       </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad802b81aaeb5eed3596d479023f1c32f"> 2493</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH2PEN_DEFAULT             (_PRS_ROUTE_CH2PEN_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac20136920d7cf658b0abed4cdb0f9b88"> 2494</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH3PEN                     (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga652d937d4b5526780fba5744cc715721"> 2495</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH3PEN_SHIFT              3                                  </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab5aa692b84d8747fd35e321521761459"> 2496</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH3PEN_MASK               0x8UL                              </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad2d9dd5cf0a2df6169cf1636e18ac3e9"> 2497</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_CH3PEN_DEFAULT            0x00000000UL                       </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga78c8bd9b42ea804812fe15d8d1e50d40"> 2498</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_CH3PEN_DEFAULT             (_PRS_ROUTE_CH3PEN_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa684e37a8d707e96714f435c2a0b0f0d"> 2499</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_SHIFT            8                                  </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga636b0a9717b29e21fdca4506a035e716"> 2500</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_MASK             0x700UL                            </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaeb71905fd8099e5a32fdd3d26e534645"> 2501</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC0             0x00000000UL                       </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2f67dfc89c4905dd45a7a84f64a6a66c"> 2502</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_DEFAULT          0x00000000UL                       </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga24eb54c3e0163a588cce78e873ade5d6"> 2503</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC1             0x00000001UL                       </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga54fe748d350327cf62dc0f331c808aa8"> 2504</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC2             0x00000002UL                       </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8ee6a7978a1a08ae56cf5283cf0a8a3f"> 2505</a></span>&#160;<span class="preprocessor">#define _PRS_ROUTE_LOCATION_LOC3             0x00000003UL                       </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8112336819b53dad39f7fc9acbb25022"> 2506</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC0              (_PRS_ROUTE_LOCATION_LOC0 &lt;&lt; 8)    </span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga18ad5742e8a8d0c5d62d1d358cb0eb4d"> 2507</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_DEFAULT           (_PRS_ROUTE_LOCATION_DEFAULT &lt;&lt; 8) </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1e057b612c46538b6bc03a03f6fb7e32"> 2508</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC1              (_PRS_ROUTE_LOCATION_LOC1 &lt;&lt; 8)    </span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad8cb86accb395e541b1e7bcd71bff411"> 2509</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC2              (_PRS_ROUTE_LOCATION_LOC2 &lt;&lt; 8)    </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga540c7532dbb33bf884a9676edcd67eea"> 2510</a></span>&#160;<span class="preprocessor">#define PRS_ROUTE_LOCATION_LOC3              (_PRS_ROUTE_LOCATION_LOC3 &lt;&lt; 8)    </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS CH_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad0a563709dfb1b119309ee4476564f22"> 2513</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_RESETVALUE              0x00000000UL                             </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga85de3354323cef7c3f39dd63cde6147e"> 2514</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_MASK                    0x133F0007UL                             </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga817be6803fe7800cd03ca4c4170bf159"> 2515</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_SHIFT            0                                        </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2d36c8c56174e5db5abcbc04c1141597"> 2516</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_MASK             0x7UL                                    </span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gafd6e16c30eaef4e96c8d7e71ec5159aa"> 2517</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_VCMPOUT          0x00000000UL                             </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2c82c33152490e72c09ac999d0267560"> 2518</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT         0x00000000UL                             </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gafad6ca93e1c9f8ea734618c10b0abeb6"> 2519</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART0IRTX       0x00000000UL                             </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab0630761b261893187e80307184f6d39"> 2520</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1IRTX       0x00000000UL                             </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac6956bebcb2e0b1db6f5349f75c2ce94"> 2521</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF         0x00000000UL                             </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gade959fb85e9b57478c3b40fd66257c32"> 2522</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF         0x00000000UL                             </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaacb7e6d8aa611cd65d169a1ff2c51f14"> 2523</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2UF         0x00000000UL                             </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga26d150ef1084b8f18308cce099130479"> 2524</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USBSOF           0x00000000UL                             </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaeb8f8caf167447c839438c779007b5d4"> 2525</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCOF            0x00000000UL                             </span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad789e86b470c18c1a8a36562110bf303"> 2526</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0         0x00000000UL                             </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaaf281e92ef88b7833594c1cb6c53cb9b"> 2527</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8         0x00000000UL                             </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac9425d04093321cc508a98a649ead7bf"> 2528</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_PCNT0TCC         0x00000000UL                             </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga04c870260039c22df540d0ab6dfc0200"> 2529</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART0TXC        0x00000001UL                             </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7fbcb0f847bb09ff758fcfed19f7a31c"> 2530</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1TXC        0x00000001UL                             </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gafbbd8baa929834533ff8911a936b5664"> 2531</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF         0x00000001UL                             </span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga79452f30afc24153299fbadc093238cc"> 2532</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF         0x00000001UL                             </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4f347ba792b9ef7c9bf26e5c40c05103"> 2533</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2OF         0x00000001UL                             </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad55c3057a1bb96fffb32e6b806ca465c"> 2534</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USBSOFSR         0x00000001UL                             </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3ca9c6b45f6c8513dd5c2e361f0e7e32"> 2535</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0         0x00000001UL                             </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga62ba89281fe564ca60163575fa56250d"> 2536</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1         0x00000001UL                             </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1205b2cd1f7614bf3fa8bea2e8275493"> 2537</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9         0x00000001UL                             </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga017a7dd9995d1e88623bc1ee24a9103b"> 2538</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART0RXDATAV    0x00000002UL                             </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8794a820dc227b6feaca4b542e599eca"> 2539</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV    0x00000002UL                             </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga517322cdcac75fead5ebef0212dec852"> 2540</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0        0x00000002UL                             </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6b866f2d2ff9d86f3fe30f236b2fc751"> 2541</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0        0x00000002UL                             </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4474b23e8a09d2824fa8e6ff443cca6f"> 2542</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC0        0x00000002UL                             </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad7dd59df4e6c1639a7ffe35730ededc5"> 2543</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1         0x00000002UL                             </span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac36735a7b6bd5a214aba6bdd8a11bcdf"> 2544</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2         0x00000002UL                             </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6a5060e31c8356ad0c0bfb527252bd27"> 2545</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10        0x00000002UL                             </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab61a70a13feff6c60b0a310c746d32ee"> 2546</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1        0x00000003UL                             </span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga5c7a68a182d7a9ece383be54d8648f8a"> 2547</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1        0x00000003UL                             </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga5f5e19fd16d344bb298efae39d4ba27f"> 2548</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC1        0x00000003UL                             </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga620f1569a580419059b5dad61647256e"> 2549</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3         0x00000003UL                             </span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab5a087428ba5be2c49e2aa52ded4a903"> 2550</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11        0x00000003UL                             </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gadcacfa3e28e5a1519e96b97f8ce548d2"> 2551</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2        0x00000004UL                             </span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4d840218244c71f9990a7b1cb933118c"> 2552</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2        0x00000004UL                             </span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga5b263b8539983e78b950448d59b47e80"> 2553</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC2        0x00000004UL                             </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad7254eaacfaf503763af51c1e2fca241"> 2554</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4         0x00000004UL                             </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3a90004974156984e962e104f6e8cc71"> 2555</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12        0x00000004UL                             </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaafe90797830caf0f7732f673abf35e84"> 2556</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5         0x00000005UL                             </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab1ec6280c56b4427758246813cecaa8a"> 2557</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13        0x00000005UL                             </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaefd05b068b8572e50ab8a75d257d7171"> 2558</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6         0x00000006UL                             </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3443f38c54796d23752e6b343f834e67"> 2559</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14        0x00000006UL                             </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga85abc8e7f195ea48967d5ad5192bef8d"> 2560</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7         0x00000007UL                             </span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa449617edffa499c5ef643278e66678e"> 2561</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15        0x00000007UL                             </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gafad22584b9290fd2fee23a77dcb7c1e1"> 2562</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_VCMPOUT           (_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)       </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga46050fa44c14c795482bbbafa8f651d7"> 2563</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_ACMP0OUT          (_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga706768d82157b4a00bb1c16028162a86"> 2564</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART0IRTX        (_PRS_CH_CTRL_SIGSEL_USART0IRTX &lt;&lt; 0)    </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf07b1cbbf3e81d7bfc5725c49d66d9b0"> 2565</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1IRTX        (_PRS_CH_CTRL_SIGSEL_USART1IRTX &lt;&lt; 0)    </span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac00a17f59ef3f6d91d2cd82eee43fa9e"> 2566</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0UF          (_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga76697c35948199a2b5723766f30a7ff4"> 2567</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1UF          (_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9d269d617f430b617cd75d0074000e11"> 2568</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2UF          (_PRS_CH_CTRL_SIGSEL_TIMER2UF &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad27d5323778a74f8ce2afd7136e7f151"> 2569</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USBSOF            (_PRS_CH_CTRL_SIGSEL_USBSOF &lt;&lt; 0)        </span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga140f067bc546484319a76f78719d990a"> 2570</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCOF             (_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)         </span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab6f6a7d871d54759467f1e0c01a38673"> 2571</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0          (_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4ae8335ac21ca1108f7815acdbb40763"> 2572</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8          (_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2fc1c0996c7f665559648974e897a924"> 2573</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_PCNT0TCC          (_PRS_CH_CTRL_SIGSEL_PCNT0TCC &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf580f500e6efca674447735401ff4aec"> 2574</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART0TXC         (_PRS_CH_CTRL_SIGSEL_USART0TXC &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga45ac7f5fe630e31d0dedd618997e0ba5"> 2575</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1TXC         (_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gabe6b925ab91893d157b089831fbfc4f5"> 2576</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0OF          (_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac635883215a112e39e624392fc21fd78"> 2577</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1OF          (_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7fa4ff5d16769425f5ad0d508dcc64e6"> 2578</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2OF          (_PRS_CH_CTRL_SIGSEL_TIMER2OF &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa4e81bd436c2c8e36d2fc335b1dbfea7"> 2579</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USBSOFSR          (_PRS_CH_CTRL_SIGSEL_USBSOFSR &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaee3cfedbe8f8290a6a155dde00d64271"> 2580</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCCOMP0          (_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gabe2a84e58f2ece064455df1da505a869"> 2581</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1          (_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaca7c21155f7362490bfd8f5179d65756"> 2582</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9          (_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3bee3d42cfb03b19b6fc29bab5697700"> 2583</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART0RXDATAV     (_PRS_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0) </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9e52ef2ab07b5a42867fa7ee668fbaea"> 2584</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV     (_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0) </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4b693798cc1c8a7021363f0effcd01ca"> 2585</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0         (_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga46c95072a414f26fefc78bfe1d6066f5"> 2586</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0         (_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga5556d34ac0419bc5137cac1ee7582b58"> 2587</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2CC0         (_PRS_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa12c443c22224ec74189055ca25339c2"> 2588</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_RTCCOMP1          (_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad00494ce69289141b10e3fc7fe3fe80c"> 2589</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2          (_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3367ef8a287e62d6ec0d701a86b95e87"> 2590</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10         (_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7f42a9a994ad3ca7f824701c8667082f"> 2591</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1         (_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa87f446fa919df5e8f398c13ae31500c"> 2592</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1         (_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad36124b5af63366f5241322af2f4cc14"> 2593</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2CC1         (_PRS_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3a4203b58cca23222507f906d9739874"> 2594</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3          (_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga10ebbc69abadd60e34bea810dfd1a0e4"> 2595</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11         (_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3d25dd53bfb9b16fc587b030638b735d"> 2596</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2         (_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga741779e211e24525b289c10710bc30eb"> 2597</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2         (_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga152c929de79ff18b8f2edae2091880f7"> 2598</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_TIMER2CC2         (_PRS_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga63c695f10b4f4fb227b8e856b20ac7e4"> 2599</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4          (_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1c5b619600de181781c6a2f893b47e34"> 2600</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12         (_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6f91ed1413c6360b29ad6ea7a7096a54"> 2601</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5          (_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac4bd15b44887f205d3e91c65c12eeab7"> 2602</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13         (_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9f1505d7b6d54d1016f51e83ffbf7eb0"> 2603</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6          (_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1c12066d18f663c7c7f5dddf35e112e1"> 2604</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14         (_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga41ed065e6745f25521f60466dbb95d55"> 2605</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7          (_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)      </span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7ad47b6e1d0def5858d962b19975432a"> 2606</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15         (_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)     </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gadc44f7e0f59fa9d81e5589d77158c8e9"> 2607</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_SHIFT         16                                       </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3a7487965459eeccdd641d169bb1262a"> 2608</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_MASK          0x3F0000UL                               </span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2204a00ff1c3deb7d5cffd1dc37827ca"> 2609</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_NONE          0x00000000UL                             </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaac04fc5afdbc694f6196ec77cb3a3cf0"> 2610</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_VCMP          0x00000001UL                             </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gacfbdaffa34ca8ceebd5e38a262a68789"> 2611</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_ACMP0         0x00000002UL                             </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gacf4c33327d4464408ac5902386873a7e"> 2612</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USART0        0x00000010UL                             </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf51774c50e9c8813a7f33d7d903958ea"> 2613</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USART1        0x00000011UL                             </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga122e8c2af23b8d1fa904fb8297ebf545"> 2614</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER0        0x0000001CUL                             </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8ca4873e3b294c8d19b18ff39e3ae02e"> 2615</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER1        0x0000001DUL                             </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gabb9d09e4d2eb989f2dfdf20d50af99ec"> 2616</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_TIMER2        0x0000001EUL                             </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8af1d8c7222f377cfd7fea9a5170c304"> 2617</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_USB           0x00000024UL                             </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaab56c4cb4d47dc8f42ee94b438c03e21"> 2618</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_RTC           0x00000028UL                             </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac98fdcefa552c264b4f59252863aaee1"> 2619</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_GPIOL         0x00000030UL                             </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3948e0005fc96dca6230a67eacea6523"> 2620</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_GPIOH         0x00000031UL                             </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaebedc8cd3d7ba5677133ab2d2dd0cad1"> 2621</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_SOURCESEL_PCNT0         0x00000036UL                             </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf4257b6773dc3ee4b6e6ee7ffbe442a6"> 2622</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_NONE           (_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)      </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa1d36d3bda3e26eebb0ca7e0f8ef4431"> 2623</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_VCMP           (_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)      </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga05455e41a92fc3aff80164a56d2bd718"> 2624</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_ACMP0          (_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 16)     </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga28e4b5835165a55fe73e34f31b36b585"> 2625</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USART0         (_PRS_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)    </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga346f1839f8e8941f5cd5ec6dba8bfb76"> 2626</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USART1         (_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)    </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga946819b2e4a99179651f73fe66970720"> 2627</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER0         (_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)    </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gac18dfc8f91faff990d0ab4c595486683"> 2628</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER1         (_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)    </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga0f314e0b519cd758640418e878daa58a"> 2629</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_TIMER2         (_PRS_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)    </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaeee0581b897826bc50e0f5b80f96b21d"> 2630</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_USB            (_PRS_CH_CTRL_SOURCESEL_USB &lt;&lt; 16)       </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaba99b54c693295c2a0363bda375c06d1"> 2631</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_RTC            (_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)       </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad9935e476e6fc2f0eae913cdda1506c9"> 2632</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_GPIOL          (_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)     </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga0044f19dcfb01574337fd4e05147270e"> 2633</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_GPIOH          (_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)     </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad2e55761a472731a511daa0a30a0dea3"> 2634</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_SOURCESEL_PCNT0          (_PRS_CH_CTRL_SOURCESEL_PCNT0 &lt;&lt; 16)     </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9d99ba164532805668cd6221917fe124"> 2635</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_SHIFT             24                                       </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3c1affdd7e4f63baed3d8ad36909c818"> 2636</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_MASK              0x3000000UL                              </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga0fa51602b5956dc3b3cb899ebc8e3db9"> 2637</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_DEFAULT           0x00000000UL                             </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga5ee943aba476b82808bdf0ef2c5fe188"> 2638</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_OFF               0x00000000UL                             </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga75cea2dacf6fdcba0e93046fd1487cbe"> 2639</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_POSEDGE           0x00000001UL                             </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gafe887098478fa2690a439693870ea844"> 2640</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_NEGEDGE           0x00000002UL                             </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4f1380bfca76aba7f0b33399582cb977"> 2641</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES         0x00000003UL                             </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1f8c411b984a791a0378b87496555291"> 2642</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_DEFAULT            (_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)       </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gad2e8f3971f911576d36121fc2fa50fcb"> 2643</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_OFF                (_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)           </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga629937c225db1e00a996bbba5bc0dfa9"> 2644</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_POSEDGE            (_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)       </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga03fd7be0967b8ad13fc5251643a0c2a6"> 2645</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_NEGEDGE            (_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)       </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9ed74f2cef37af34d0d919470497afc7"> 2646</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_EDSEL_BOTHEDGES          (_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)     </span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga776bf2cd206588212b9e638163017e47"> 2647</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_ASYNC                    (0x1UL &lt;&lt; 28)                            </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7c298433ecf665c32d77ae355eacb451"> 2648</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_SHIFT             28                                       </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga30c73fb349043fcd019f17558f692c0b"> 2649</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_MASK              0x10000000UL                             </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gabc8419e019664888ca2822d992e51350"> 2650</a></span>&#160;<span class="preprocessor">#define _PRS_CH_CTRL_ASYNC_DEFAULT           0x00000000UL                             </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga11857e54b77535a319cc7916ed4816e8"> 2651</a></span>&#160;<span class="preprocessor">#define PRS_CH_CTRL_ASYNC_DEFAULT            (_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 28)       </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for PRS TRACECTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8e100eceab59d59b5f0524fb12b5eb0c"> 2654</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_RESETVALUE            0x00000000UL                           </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa0369a60c6d08f65160a9dde2335ead8"> 2655</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_MASK                  0x00000F0FUL                           </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gafcc4bd9458ff5110bdee5569c0b3b828"> 2656</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTARTEN               (0x1UL &lt;&lt; 0)                           </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6c3b5ac6522be60ad9d0294bdf728f8c"> 2657</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTARTEN_SHIFT        0                                      </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga478e1c8c229b3da4952018c67743cae6"> 2658</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTARTEN_MASK         0x1UL                                  </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga7167f2563be64c40e8bf878141b23c8b"> 2659</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTARTEN_DEFAULT      0x00000000UL                           </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab2b4c4377c4bb611f97081f0984d1b90"> 2660</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTARTEN_DEFAULT       (_PRS_TRACECTRL_TSTARTEN_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab33c787bbd894eecfe378873792f4ecd"> 2661</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_SHIFT          1                                      </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaceabec5a1108e4872ee167cf89dddaf8"> 2662</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_MASK           0xEUL                                  </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga90a179900d276725fd67cf454a57714b"> 2663</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_DEFAULT        0x00000000UL                           </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4962022369f14af2cb8bf453db975648"> 2664</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_PRSCH0         0x00000000UL                           </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gae371ef09ccc1033dcb3b36e59c638ee5"> 2665</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_PRSCH1         0x00000001UL                           </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6998986f03a075be57239ac7afe6bb21"> 2666</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_PRSCH2         0x00000002UL                           </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga5889d411da308c0df4be49916a5ff93d"> 2667</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_PRSCH3         0x00000003UL                           </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gab4565adcd2dcec33a1547f171f14ad66"> 2668</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_PRSCH4         0x00000004UL                           </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga57b46be081abd0eb121503c6bed2ebc1"> 2669</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTART_PRSCH5         0x00000005UL                           </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1a2252015cdffa2c62bd22adb2e60951"> 2670</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTART_DEFAULT         (_PRS_TRACECTRL_TSTART_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9f1a778c8332fd3b04143b236efcbd39"> 2671</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTART_PRSCH0          (_PRS_TRACECTRL_TSTART_PRSCH0 &lt;&lt; 1)    </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga14da3c0a25fcdf950541bb43d0165c0e"> 2672</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTART_PRSCH1          (_PRS_TRACECTRL_TSTART_PRSCH1 &lt;&lt; 1)    </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3719a6b90167c199fcebf5a3720546ac"> 2673</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTART_PRSCH2          (_PRS_TRACECTRL_TSTART_PRSCH2 &lt;&lt; 1)    </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga95a878dbd6c620e3583e670967ac39c6"> 2674</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTART_PRSCH3          (_PRS_TRACECTRL_TSTART_PRSCH3 &lt;&lt; 1)    </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga086ceec967fc9163616efa1e4ea86506"> 2675</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTART_PRSCH4          (_PRS_TRACECTRL_TSTART_PRSCH4 &lt;&lt; 1)    </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3b619c1e869e785823ce6e05e906d54a"> 2676</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTART_PRSCH5          (_PRS_TRACECTRL_TSTART_PRSCH5 &lt;&lt; 1)    </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf7fd4dff67d951b009f071d52a88ec36"> 2677</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOPEN                (0x1UL &lt;&lt; 8)                           </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4349ac3cd5cb7b6c4e612bd7b16e11f1"> 2678</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOPEN_SHIFT         8                                      </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga6a78b9a1c5a705bbbfcc7381cc67ad5e"> 2679</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOPEN_MASK          0x100UL                                </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4d507a1fbb006e10ee3ccc189bc293fe"> 2680</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOPEN_DEFAULT       0x00000000UL                           </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gae3c6a32ea1d200a0311c1d66cbbcecd8"> 2681</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOPEN_DEFAULT        (_PRS_TRACECTRL_TSTOPEN_DEFAULT &lt;&lt; 8)  </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gadef2b65690fcab3740911c187b3f4ae0"> 2682</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_SHIFT           9                                      </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga53e0208c01c960750ba593047d3a5ed5"> 2683</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_MASK            0xE00UL                                </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga9004d81bb961312456468034419ef1b2"> 2684</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_DEFAULT         0x00000000UL                           </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga63158f2e204d190dd1da4b20a1a47053"> 2685</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_PRSCH0          0x00000000UL                           </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8668fc85dca95ce0b4eb084eb3b79a3f"> 2686</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_PRSCH1          0x00000001UL                           </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga3d4d91e9e63dbe96b5efe9836c80a536"> 2687</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_PRSCH2          0x00000002UL                           </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga61bae473d88016bbaec7fd05634f3f16"> 2688</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_PRSCH3          0x00000003UL                           </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaa2f37bf66eb6283cc766a9223a331713"> 2689</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_PRSCH4          0x00000004UL                           </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga719f72107ccbef4e57e243262c47f783"> 2690</a></span>&#160;<span class="preprocessor">#define _PRS_TRACECTRL_TSTOP_PRSCH5          0x00000005UL                           </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4efae8e87b4c5baf04deba41b39d8360"> 2691</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOP_DEFAULT          (_PRS_TRACECTRL_TSTOP_DEFAULT &lt;&lt; 9)    </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga2c99fe981bea7c277d110841cfb83cb8"> 2692</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOP_PRSCH0           (_PRS_TRACECTRL_TSTOP_PRSCH0 &lt;&lt; 9)     </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8cac554f0ccda359becdbb59051a4dd9"> 2693</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOP_PRSCH1           (_PRS_TRACECTRL_TSTOP_PRSCH1 &lt;&lt; 9)     </span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga8b775d99ee6a035b5b696a814386fda0"> 2694</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOP_PRSCH2           (_PRS_TRACECTRL_TSTOP_PRSCH2 &lt;&lt; 9)     </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#gaf5b700409e9e8ae8bad4b0bc830fbd2a"> 2695</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOP_PRSCH3           (_PRS_TRACECTRL_TSTOP_PRSCH3 &lt;&lt; 9)     </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga1c0dee3c5bef0b1852a08b75e4ce85f1"> 2696</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOP_PRSCH4           (_PRS_TRACECTRL_TSTOP_PRSCH4 &lt;&lt; 9)     </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html#ga4b2aead1394eea873a2139b8245b2025"> 2697</a></span>&#160;<span class="preprocessor">#define PRS_TRACECTRL_TSTOP_PRSCH5           (_PRS_TRACECTRL_TSTOP_PRSCH5 &lt;&lt; 9)     </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___u_n_l_o_c_k.html#ga832b33f7bfa6ee1c9e7ec722aeeb68eb"> 2707</a></span>&#160;<span class="preprocessor">#define MSC_UNLOCK_CODE      0x1B71 </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___u_n_l_o_c_k.html#gabbbc185e64826506d56438275b36fc64"> 2708</a></span>&#160;<span class="preprocessor">#define EMU_UNLOCK_CODE      0xADE8 </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___u_n_l_o_c_k.html#ga243853290dfa1c438488efe705d07cc3"> 2709</a></span>&#160;<span class="preprocessor">#define CMU_UNLOCK_CODE      0x580E </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___u_n_l_o_c_k.html#ga5ee0b30abe75ef38259d5c428eb92a16"> 2710</a></span>&#160;<span class="preprocessor">#define TIMER_UNLOCK_CODE    0xCE80 </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32___u_n_l_o_c_k.html#ga10f7b5db2738396c8a13aec1c262d763"> 2711</a></span>&#160;<span class="preprocessor">#define GPIO_UNLOCK_CODE     0xA534 </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span><span class="comment">/**************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#include &quot;efm32hg_af_ports.h&quot;</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="efm32hg__af__pins_8h.html">efm32hg_af_pins.h</a>&quot;</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g308_f32.html#ga7979121950b76a6bd75bf5a8f6fbdcc0"> 2740</a></span>&#160;<span class="preprocessor">#define SET_BIT_FIELD(REG, MASK, VALUE, OFFSET) \</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">  REG = ((REG) &amp;~(MASK)) | (((VALUE) &lt;&lt; (OFFSET)) &amp; (MASK));</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;}</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __SILICON_LABS_EFM32HG308F32_H__ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="efm32hg__romtable_8h_html"><div class="ttname"><a href="efm32hg__romtable_8h.html">efm32hg_romtable.h</a></div><div class="ttdoc">EFM32HG_ROMTABLE register and bit field definitions. </div></div>
<div class="ttc" id="struct_p_r_s___c_h___type_def_html"><div class="ttname"><a href="struct_p_r_s___c_h___type_def.html">PRS_CH_TypeDef</a></div><div class="ttdoc">PRS_CH EFM32HG PRS CH. </div><div class="ttdef"><b>Definition:</b> efm32hg_prs_ch.h:35</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:80</div></div>
<div class="ttc" id="efm32hg__timer_8h_html"><div class="ttname"><a href="efm32hg__timer_8h.html">efm32hg_timer.h</a></div><div class="ttdoc">EFM32HG_TIMER register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:57</div></div>
<div class="ttc" id="system__efm32hg_8h_html"><div class="ttname"><a href="system__efm32hg_8h.html">system_efm32hg.h</a></div><div class="ttdoc">CMSIS Cortex-M System Layer for EFM32 devices. </div></div>
<div class="ttc" id="group___e_f_m32_h_g308_f32_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___e_f_m32_h_g308_f32.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="efm32hg__usart_8h_html"><div class="ttname"><a href="efm32hg__usart_8h.html">efm32hg_usart.h</a></div><div class="ttdoc">EFM32HG_USART register and bit field definitions. </div></div>
<div class="ttc" id="arm__math_8h_html"><div class="ttname"><a href="arm__math_8h.html">arm_math.h</a></div></div>
<div class="ttc" id="efm32hg__pcnt_8h_html"><div class="ttname"><a href="efm32hg__pcnt_8h.html">efm32hg_pcnt.h</a></div><div class="ttdoc">EFM32HG_PCNT register and bit field definitions. </div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> efm32hg108f32.h:232</div></div>
<div class="ttc" id="struct_d_m_a___c_h___type_def_html"><div class="ttname"><a href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a></div><div class="ttdoc">DMA_CH EFM32HG DMA CH. </div><div class="ttdef"><b>Definition:</b> efm32hg_dma_ch.h:35</div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:166</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:62</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a68bc0d6bee99e8b96ee215f7becd44df"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a68bc0d6bee99e8b96ee215f7becd44df">USART1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:70</div></div>
<div class="ttc" id="efm32hg__dma__ch_8h_html"><div class="ttname"><a href="efm32hg__dma__ch_8h.html">efm32hg_dma_ch.h</a></div><div class="ttdoc">EFM32HG_DMA_CH register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__devinfo_8h_html"><div class="ttname"><a href="efm32hg__devinfo_8h.html">efm32hg_devinfo.h</a></div><div class="ttdoc">EFM32HG_DEVINFO register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083aea7f153c746f85b7c55712687c96b582"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083aea7f153c746f85b7c55712687c96b582">GPIO_ODD_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:67</div></div>
<div class="ttc" id="efm32hg__wdog_8h_html"><div class="ttname"><a href="efm32hg__wdog_8h.html">efm32hg_wdog.h</a></div><div class="ttdoc">EFM32HG_WDOG register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__acmp_8h_html"><div class="ttname"><a href="efm32hg__acmp_8h.html">efm32hg_acmp.h</a></div><div class="ttdoc">EFM32HG_ACMP register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__usb_8h_html"><div class="ttname"><a href="efm32hg__usb_8h.html">efm32hg_usb.h</a></div><div class="ttdoc">EFM32HG_USB register and bit field definitions. </div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:169</div></div>
<div class="ttc" id="efm32hg__timer__cc_8h_html"><div class="ttname"><a href="efm32hg__timer__cc_8h.html">efm32hg_timer_cc.h</a></div><div class="ttdoc">EFM32HG_TIMER_CC register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a2b0ef649b523e210cc63ccda4d064df3"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a2b0ef649b523e210cc63ccda4d064df3">GPIO_EVEN_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:63</div></div>
<div class="ttc" id="struct_p_r_s___type_def_html"><div class="ttname"><a href="struct_p_r_s___type_def.html">PRS_TypeDef</a></div><div class="ttdef"><b>Definition:</b> efm32hg108f32.h:332</div></div>
<div class="ttc" id="efm32hg__msc_8h_html"><div class="ttname"><a href="efm32hg__msc_8h.html">efm32hg_msc.h</a></div><div class="ttdoc">EFM32HG_MSC register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:64</div></div>
<div class="ttc" id="core__cm0plus_8h_html"><div class="ttname"><a href="core__cm0plus_8h.html">core_cm0plus.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:56</div></div>
<div class="ttc" id="efm32hg__usb__doep_8h_html"><div class="ttname"><a href="efm32hg__usb__doep_8h.html">efm32hg_usb_doep.h</a></div><div class="ttdoc">EFM32HG_USB_DOEP register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__rmu_8h_html"><div class="ttname"><a href="efm32hg__rmu_8h.html">efm32hg_rmu.h</a></div><div class="ttdoc">EFM32HG_RMU register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:73</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:55</div></div>
<div class="ttc" id="struct_c_m_u___type_def_html"><div class="ttname"><a href="struct_c_m_u___type_def.html">CMU_TypeDef</a></div><div class="ttdef"><b>Definition:</b> efm32hg108f32.h:277</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:58</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:59</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083ae223fc1eebe9a7bbfc028343d94d6e35"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ae223fc1eebe9a7bbfc028343d94d6e35">ACMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:65</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:68</div></div>
<div class="ttc" id="efm32hg__gpio__p_8h_html"><div class="ttname"><a href="efm32hg__gpio__p_8h.html">efm32hg_gpio_p.h</a></div><div class="ttdoc">EFM32HG_GPIO_P register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__mtb_8h_html"><div class="ttname"><a href="efm32hg__mtb_8h.html">efm32hg_mtb.h</a></div><div class="ttdoc">EFM32HG_MTB register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a">LEUART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:71</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:79</div></div>
<div class="ttc" id="efm32hg__prs__ch_8h_html"><div class="ttname"><a href="efm32hg__prs__ch_8h.html">efm32hg_prs_ch.h</a></div><div class="ttdoc">EFM32HG_PRS_CH register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083ab1ccf928eff148e2df2c7c7718e0060d"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ab1ccf928eff148e2df2c7c7718e0060d">MSC_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:76</div></div>
<div class="ttc" id="efm32hg__rtc_8h_html"><div class="ttname"><a href="efm32hg__rtc_8h.html">efm32hg_rtc.h</a></div><div class="ttdoc">EFM32HG_RTC register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a16dbad1e7d96478cf991f1db8716417e"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a16dbad1e7d96478cf991f1db8716417e">USART0_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:77</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a75af83fb3bed944f1b92450af491fecd"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a75af83fb3bed944f1b92450af491fecd">USART1_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:69</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:66</div></div>
<div class="ttc" id="efm32hg__calibrate_8h_html"><div class="ttname"><a href="efm32hg__calibrate_8h.html">efm32hg_calibrate.h</a></div><div class="ttdoc">EFM32HG_CALIBRATE register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__leuart_8h_html"><div class="ttname"><a href="efm32hg__leuart_8h.html">efm32hg_leuart.h</a></div><div class="ttdoc">EFM32HG_LEUART register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__emu_8h_html"><div class="ttname"><a href="efm32hg__emu_8h.html">efm32hg_emu.h</a></div><div class="ttdoc">EFM32HG_EMU register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a6242def5217d671f394e5cf4fa1827ec"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a6242def5217d671f394e5cf4fa1827ec">CMU_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:74</div></div>
<div class="ttc" id="efm32hg__gpio_8h_html"><div class="ttname"><a href="efm32hg__gpio_8h.html">efm32hg_gpio.h</a></div><div class="ttdoc">EFM32HG_GPIO register and bit field definitions. </div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:168</div></div>
<div class="ttc" id="efm32hg__vcmp_8h_html"><div class="ttname"><a href="efm32hg__vcmp_8h.html">efm32hg_vcmp.h</a></div><div class="ttdoc">EFM32HG_VCMP register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__usb__diep_8h_html"><div class="ttname"><a href="efm32hg__usb__diep_8h.html">efm32hg_usb_diep.h</a></div><div class="ttdoc">EFM32HG_USB_DIEP register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a732083d412e101cc4ae6dd729020caff"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a732083d412e101cc4ae6dd729020caff">USART0_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:78</div></div>
<div class="ttc" id="efm32hg__dmactrl_8h_html"><div class="ttname"><a href="efm32hg__dmactrl_8h.html">efm32hg_dmactrl.h</a></div><div class="ttdoc">EFM32HG_DMACTRL register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__i2c_8h_html"><div class="ttname"><a href="efm32hg__i2c_8h.html">efm32hg_i2c.h</a></div><div class="ttdoc">EFM32HG_I2C register and bit field definitions. </div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083ae51ac365d90523f2d68ec5689b4d1c9c"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083ae51ac365d90523f2d68ec5689b4d1c9c">VCMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:75</div></div>
<div class="ttc" id="group___e_f_m32_h_g350_f64_html_gga666eb0caeb12ec0e281415592ae89083a72b656ddbfd6c04acec371b18bc0c153"><div class="ttname"><a href="group___e_f_m32_h_g350_f64.html#gga666eb0caeb12ec0e281415592ae89083a72b656ddbfd6c04acec371b18bc0c153">PCNT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> efm32hg308f32.h:72</div></div>
<div class="ttc" id="group___e_f_m32_h_g108_f32_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___e_f_m32_h_g108_f32.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> efm32hg108f32.h:52</div></div>
<div class="ttc" id="efm32hg__dma__descriptor_8h_html"><div class="ttname"><a href="efm32hg__dma__descriptor_8h.html">efm32hg_dma_descriptor.h</a></div><div class="ttdoc">EFM32HG_DMA_DESCRIPTOR register and bit field definitions. </div></div>
<div class="ttc" id="efm32hg__af__pins_8h_html"><div class="ttname"><a href="efm32hg__af__pins_8h.html">efm32hg_af_pins.h</a></div><div class="ttdoc">EFM32HG_AF_PINS register and bit field definitions. </div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_045c9c641c9dee29b59a10159c1c0f84.html">framework</a></li><li class="navelem"><a class="el" href="dir_66c871195d82ba76f4f17d0ede637125.html">hal</a></li><li class="navelem"><a class="el" href="dir_56aaa3dec31b809e334855cea8764072.html">chips</a></li><li class="navelem"><a class="el" href="dir_941dca17db484f20f1dff2ccf7deb112.html">efm32hg</a></li><li class="navelem"><a class="el" href="dir_f783e0621b044641d6afdf48726458ae.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_8db576f0553f6f8c338aa4f8feb518b0.html">device</a></li><li class="navelem"><a class="el" href="dir_6bf25fb615e9900c213d7124719fec87.html">include</a></li><li class="navelem"><a class="el" href="efm32hg308f32_8h.html">efm32hg308f32.h</a></li>
    <li class="footer">Generated on Wed Aug 26 2015 21:30:39 for OSS-7: Open Source Stack for DASH7 Alliance Protocol by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
