
*** Running vivado
    with args -log cryptoprocessor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cryptoprocessor_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cryptoprocessor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/2nd/chw2022g3/Assignment2/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/2nd/chw2022g3/Assignment2/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/2nd/chw2022g3/Assignment2/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top cryptoprocessor_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_AXI_Slave8Ports_new_0_0/cryptoprocessor_AXI_Slave8Ports_new_0_0.dcp' for cell 'cryptoprocessor_i/AXI_Slave8Ports_new_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.dcp' for cell 'cryptoprocessor_i/ComputeCoreWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.dcp' for cell 'cryptoprocessor_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.dcp' for cell 'cryptoprocessor_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0.dcp' for cell 'cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.797 ; gain = 0.000 ; free physical = 10815 ; free virtual = 22154
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 13 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1853.797 ; gain = 340.418 ; free physical = 10815 ; free virtual = 22154
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1853.797 ; gain = 0.000 ; free physical = 10811 ; free virtual = 22150

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2484fb537

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2258.242 ; gain = 404.445 ; free physical = 10429 ; free virtual = 21769

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f2264bcf

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Retarget, 1028 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 221cd68d3

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1028 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24b46283e

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 338 cells
INFO: [Opt 31-1021] In phase Sweep, 1541 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24b46283e

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 24b46283e

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24b46283e

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1028 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              48  |                                           1028  |
|  Constant propagation         |               0  |               8  |                                           1028  |
|  Sweep                        |               0  |             338  |                                           1541  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1028  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657
Ending Logic Optimization Task | Checksum: 1da45c17e

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2374.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 21657

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 1541
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.422 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1da45c17e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2575.977 ; gain = 0.000 ; free physical = 10304 ; free virtual = 21644
Ending Power Optimization Task | Checksum: 1da45c17e

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2575.977 ; gain = 201.797 ; free physical = 10311 ; free virtual = 21651

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1da45c17e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.977 ; gain = 0.000 ; free physical = 10311 ; free virtual = 21651

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.977 ; gain = 0.000 ; free physical = 10311 ; free virtual = 21651
Ending Netlist Obfuscation Task | Checksum: 1da45c17e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.977 ; gain = 0.000 ; free physical = 10311 ; free virtual = 21651
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2575.977 ; gain = 722.180 ; free physical = 10311 ; free virtual = 21651
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.977 ; gain = 0.000 ; free physical = 10311 ; free virtual = 21651
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2575.977 ; gain = 0.000 ; free physical = 10307 ; free virtual = 21649
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cryptoprocessor_wrapper_drc_opted.rpt -pb cryptoprocessor_wrapper_drc_opted.pb -rpx cryptoprocessor_wrapper_drc_opted.rpx
Command: report_drc -file cryptoprocessor_wrapper_drc_opted.rpt -pb cryptoprocessor_wrapper_drc_opted.pb -rpx cryptoprocessor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10263 ; free virtual = 21605
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1493202d3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10263 ; free virtual = 21605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10263 ; free virtual = 21605

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain_inferred_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample_clk_div2_reg {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 96888aa3

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10265 ; free virtual = 21607

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e0d8ee37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10261 ; free virtual = 21603

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e0d8ee37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10261 ; free virtual = 21603
Phase 1 Placer Initialization | Checksum: e0d8ee37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10261 ; free virtual = 21603

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 775ad65d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10248 ; free virtual = 21591

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10231 ; free virtual = 21573

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e9ba2658

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10231 ; free virtual = 21573
Phase 2.2 Global Placement Core | Checksum: 1a5481192

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10231 ; free virtual = 21574
Phase 2 Global Placement | Checksum: 1a5481192

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10231 ; free virtual = 21573

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d2947c22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10232 ; free virtual = 21574

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1063bc1a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10232 ; free virtual = 21574

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 155f17a98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10232 ; free virtual = 21574

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1803d9183

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10232 ; free virtual = 21574

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14c042466

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10226 ; free virtual = 21568

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16adada39

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10225 ; free virtual = 21567

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1446eb32e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10225 ; free virtual = 21567
Phase 3 Detail Placement | Checksum: 1446eb32e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10225 ; free virtual = 21567

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13520bfe2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13520bfe2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10226 ; free virtual = 21569
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.134. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16eb7e791

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10226 ; free virtual = 21569
Phase 4.1 Post Commit Optimization | Checksum: 16eb7e791

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10226 ; free virtual = 21569

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16eb7e791

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10227 ; free virtual = 21569

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16eb7e791

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10227 ; free virtual = 21569

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10227 ; free virtual = 21569
Phase 4.4 Final Placement Cleanup | Checksum: 16a4ef24a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10227 ; free virtual = 21569
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16a4ef24a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10227 ; free virtual = 21569
Ending Placer Task | Checksum: 110308811

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10227 ; free virtual = 21569
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10243 ; free virtual = 21585
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10230 ; free virtual = 21579
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cryptoprocessor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10231 ; free virtual = 21575
INFO: [runtcl-4] Executing : report_utilization -file cryptoprocessor_wrapper_utilization_placed.rpt -pb cryptoprocessor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cryptoprocessor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10240 ; free virtual = 21584
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10217 ; free virtual = 21561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10208 ; free virtual = 21558
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dccb9eb3 ConstDB: 0 ShapeSum: 3364e95e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120ea96de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10127 ; free virtual = 21473
Post Restoration Checksum: NetGraph: 35600e06 NumContArr: eb8a88d8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 120ea96de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10130 ; free virtual = 21476

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 120ea96de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10095 ; free virtual = 21441

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 120ea96de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10095 ; free virtual = 21441
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c646bde0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10085 ; free virtual = 21431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.118  | TNS=0.000  | WHS=-0.177 | THS=-34.044|

Phase 2 Router Initialization | Checksum: 1726ff1dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10085 ; free virtual = 21430

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0525008 %
  Global Horizontal Routing Utilization  = 0.0197769 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3880
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3875
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e3b050a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10084 ; free virtual = 21430

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.455  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b07ec682

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.455  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d3bc1b99

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416
Phase 4 Rip-up And Reroute | Checksum: 1d3bc1b99

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d3bc1b99

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d3bc1b99

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416
Phase 5 Delay and Skew Optimization | Checksum: 1d3bc1b99

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17b69dd4d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.570  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e987e5f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416
Phase 6 Post Hold Fix | Checksum: 1e987e5f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.375427 %
  Global Horizontal Routing Utilization  = 0.404834 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18e899d5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18e899d5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11469c527

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.571  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 160c2e0aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10070 ; free virtual = 21416
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10178 ; free virtual = 21524

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10178 ; free virtual = 21524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10178 ; free virtual = 21524
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2656.016 ; gain = 0.000 ; free physical = 10171 ; free virtual = 21524
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cryptoprocessor_wrapper_drc_routed.rpt -pb cryptoprocessor_wrapper_drc_routed.pb -rpx cryptoprocessor_wrapper_drc_routed.rpx
Command: report_drc -file cryptoprocessor_wrapper_drc_routed.rpt -pb cryptoprocessor_wrapper_drc_routed.pb -rpx cryptoprocessor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cryptoprocessor_wrapper_methodology_drc_routed.rpt -pb cryptoprocessor_wrapper_methodology_drc_routed.pb -rpx cryptoprocessor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cryptoprocessor_wrapper_methodology_drc_routed.rpt -pb cryptoprocessor_wrapper_methodology_drc_routed.pb -rpx cryptoprocessor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cryptoprocessor_wrapper_power_routed.rpt -pb cryptoprocessor_wrapper_power_summary_routed.pb -rpx cryptoprocessor_wrapper_power_routed.rpx
Command: report_power -file cryptoprocessor_wrapper_power_routed.rpt -pb cryptoprocessor_wrapper_power_summary_routed.pb -rpx cryptoprocessor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cryptoprocessor_wrapper_route_status.rpt -pb cryptoprocessor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cryptoprocessor_wrapper_timing_summary_routed.rpt -pb cryptoprocessor_wrapper_timing_summary_routed.pb -rpx cryptoprocessor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file cryptoprocessor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cryptoprocessor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cryptoprocessor_wrapper_bus_skew_routed.rpt -pb cryptoprocessor_wrapper_bus_skew_routed.pb -rpx cryptoprocessor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force cryptoprocessor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[0].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[0].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[0].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[100].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[100].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[100].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[101].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[101].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[101].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[102].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[102].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[102].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[103].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[103].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[103].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[104].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[104].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[104].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[105].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[105].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[105].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[106].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[106].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[106].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[107].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[107].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[107].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[108].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[108].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[108].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[109].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[109].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[109].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[10].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[10].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[10].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[110].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[110].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[110].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[111].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[111].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[111].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[112].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[112].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[112].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[113].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[113].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[113].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[114].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[114].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[114].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[115].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[115].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[115].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[116].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[116].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[116].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[117].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[117].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[117].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[118].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[118].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[118].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[119].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[119].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[119].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[11].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[11].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[11].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[120].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[120].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[120].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[121].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[121].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[121].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[122].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[122].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[122].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[123].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[123].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[123].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[124].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[124].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[124].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[125].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[125].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[125].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[126].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[126].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[126].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[127].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[127].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[127].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[128].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[128].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[128].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[129].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[129].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[129].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[12].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[12].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[12].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[130].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[130].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[130].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[131].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[131].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[131].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[132].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[132].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[132].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[133].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[133].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[133].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[134].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[134].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[134].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[135].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[135].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[135].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[136].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[136].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[136].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[137].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[137].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[137].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[138].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[138].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[138].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[139].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[139].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[139].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[13].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[13].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[13].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[140].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[140].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[140].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[141].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[141].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[141].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[142].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[142].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[142].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[143].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[143].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[143].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[144].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[144].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[144].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[145].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[145].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[145].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[146].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[146].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[146].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[147].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[147].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[147].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[148].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[148].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[148].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[149].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[149].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[149].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[14].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[14].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[14].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[150].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[150].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[150].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[151].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[151].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[151].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[152].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[152].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[152].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[153].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[153].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[153].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[154].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[154].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[154].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[155].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[155].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[155].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[156].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[156].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[156].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[157].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[157].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[157].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[158].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[158].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[158].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[159].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[159].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[159].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[15].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[15].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[15].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[160].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[160].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[160].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[161].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[161].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[161].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[162].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[162].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[162].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[163].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[163].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[163].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[164].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[164].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[164].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[165].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[165].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[165].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[166].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[166].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[166].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[167].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[167].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[167].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[168].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[168].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[168].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[169].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[169].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[169].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[16].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[16].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[16].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[170].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[170].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[170].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[171].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[171].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[171].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[172].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[172].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[172].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[173].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[173].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[173].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[174].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[174].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[174].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[175].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[175].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[175].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[176].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[176].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[176].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[177].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[177].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[177].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[178].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[178].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[178].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[179].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[179].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[179].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[17].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[17].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[17].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[180].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[180].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[180].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[181].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[181].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[181].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[182].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[182].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[182].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[183].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[183].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[183].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[184].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[184].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[184].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[185].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[185].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[185].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[186].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[186].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[186].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[187].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[187].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[187].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[188].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[188].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[188].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[189].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[189].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[189].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[18].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[18].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[18].ro_sampling/inv_chain_inferred_i_3.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain[4] is a gated clock net sourced by a combinational pin cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain_inferred_i_1/O, cell cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain_inferred_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain_inferred_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample_clk_div2_reg
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 515 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cryptoprocessor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 20 13:18:19 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2903.031 ; gain = 133.660 ; free physical = 10141 ; free virtual = 21498
INFO: [Common 17-206] Exiting Vivado at Fri Jan 20 13:18:19 2023...

*** Running vivado
    with args -log cryptoprocessor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cryptoprocessor_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cryptoprocessor_wrapper.tcl -notrace
Command: open_checkpoint cryptoprocessor_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1365.027 ; gain = 0.000 ; free physical = 10457 ; free virtual = 21827
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2164.715 ; gain = 5.938 ; free physical = 9653 ; free virtual = 21022
Restored from archive | CPU: 0.260000 secs | Memory: 4.910751 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2164.715 ; gain = 5.938 ; free physical = 9653 ; free virtual = 21022
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2164.715 ; gain = 0.000 ; free physical = 9653 ; free virtual = 21023
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.715 ; gain = 799.688 ; free physical = 9653 ; free virtual = 21023
Command: write_bitstream -force cryptoprocessor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[0].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[0].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[0].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[100].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[100].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[100].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[101].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[101].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[101].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[102].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[102].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[102].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[103].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[103].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[103].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[104].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[104].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[104].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[105].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[105].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[105].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[106].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[106].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[106].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[107].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[107].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[107].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[108].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[108].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[108].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[109].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[109].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[109].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[10].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[10].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[10].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[110].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[110].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[110].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[111].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[111].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[111].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[112].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[112].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[112].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[113].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[113].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[113].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[114].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[114].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[114].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[115].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[115].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[115].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[116].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[116].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[116].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[117].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[117].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[117].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[118].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[118].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[118].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[119].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[119].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[119].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[11].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[11].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[11].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[120].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[120].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[120].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[121].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[121].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[121].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[122].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[122].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[122].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[123].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[123].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[123].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[124].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[124].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[124].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[125].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[125].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[125].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[126].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[126].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[126].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[127].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[127].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[127].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[128].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[128].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[128].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[129].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[129].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[129].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[12].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[12].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[12].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[130].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[130].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[130].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[131].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[131].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[131].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[132].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[132].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[132].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[133].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[133].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[133].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[134].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[134].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[134].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[135].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[135].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[135].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[136].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[136].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[136].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[137].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[137].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[137].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[138].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[138].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[138].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[139].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[139].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[139].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[13].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[13].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[13].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[140].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[140].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[140].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[141].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[141].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[141].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[142].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[142].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[142].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[143].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[143].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[143].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[144].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[144].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[144].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[145].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[145].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[145].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[146].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[146].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[146].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[147].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[147].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[147].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[148].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[148].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[148].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[149].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[149].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[149].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[14].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[14].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[14].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[150].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[150].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[150].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[151].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[151].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[151].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[152].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[152].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[152].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[153].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[153].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[153].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[154].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[154].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[154].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[155].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[155].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[155].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[156].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[156].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[156].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[157].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[157].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[157].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[158].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[158].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[158].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[159].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[159].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[159].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[15].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[15].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[15].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[160].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[160].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[160].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[161].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[161].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[161].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[162].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[162].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[162].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[163].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[163].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[163].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[164].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[164].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[164].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[165].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[165].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[165].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[166].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[166].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[166].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[167].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[167].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[167].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[168].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[168].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[168].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[169].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[169].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[169].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[16].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[16].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[16].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[170].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[170].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[170].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[171].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[171].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[171].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[172].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[172].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[172].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[173].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[173].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[173].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[174].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[174].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[174].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[175].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[175].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[175].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[176].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[176].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[176].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[177].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[177].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[177].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[178].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[178].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[178].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[179].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[179].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[179].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[17].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[17].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[17].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[180].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[180].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[180].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[181].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[181].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[181].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[182].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[182].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[182].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[183].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[183].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[183].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[184].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[184].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[184].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[185].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[185].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[185].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[186].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[186].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[186].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[187].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[187].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[187].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[188].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[188].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[188].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[189].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[189].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[189].ro_sampling/inv_chain_inferred_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[18].ro_sampling/inv_chain_inferred_i_1, cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[18].ro_sampling/inv_chain_inferred_i_2, and cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/genblk1[18].ro_sampling/inv_chain_inferred_i_3.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain[4] is a gated clock net sourced by a combinational pin cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain_inferred_i_1/O, cell cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain_inferred_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample/inv_chain_inferred_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/RNG/TRO/ro_sample_clk_div2_reg
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 515 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cryptoprocessor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 20 14:04:52 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.098 ; gain = 464.383 ; free physical = 9666 ; free virtual = 21040
INFO: [Common 17-206] Exiting Vivado at Fri Jan 20 14:04:52 2023...
