{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655836947854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655836947855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 20:42:27 2022 " "Processing started: Tue Jun 21 20:42:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655836947855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836947855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836947855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655836948474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655836948474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalonst_axi4stream/avalon-axi4stream-interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalonst_axi4stream/avalon-axi4stream-interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_axi4stream_bridge " "Found entity 1: avalon_axi4stream_bridge" {  } { { "AvalonST_AXI4Stream/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/AvalonST_AXI4Stream/avalon-axi4stream-interconnect.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/pd1.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/pd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1 " "Found entity 1: pd1" {  } { { "pd1/synthesis/pd1.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pd1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_irq_mapper " "Found entity 1: pd1_irq_mapper" {  } { { "pd1/synthesis/submodules/pd1_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0 " "Found entity 1: pd1_mm_interconnect_0" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pd1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pd1_mm_interconnect_0_rsp_mux_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955189 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_rsp_mux " "Found entity 1: pd1_mm_interconnect_0_rsp_mux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_rsp_demux " "Found entity 1: pd1_mm_interconnect_0_rsp_demux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: pd1_mm_interconnect_0_cmd_mux_002" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_mux " "Found entity 1: pd1_mm_interconnect_0_cmd_mux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pd1_mm_interconnect_0_cmd_demux_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_demux " "Found entity 1: pd1_mm_interconnect_0_cmd_demux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955202 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955202 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955202 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955202 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pd1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pd1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pd1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pd1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_005_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_005_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955215 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_005 " "Found entity 2: pd1_mm_interconnect_0_router_005" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_004_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_004_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955216 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_004 " "Found entity 2: pd1_mm_interconnect_0_router_004" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_003_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_003_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955218 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_003 " "Found entity 2: pd1_mm_interconnect_0_router_003" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_002_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_002_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955219 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_002 " "Found entity 2: pd1_mm_interconnect_0_router_002" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_001_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_001_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955220 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_001 " "Found entity 2: pd1_mm_interconnect_0_router_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655836955221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955222 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router " "Found entity 2: pd1_mm_interconnect_0_router" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pd1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pd1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pd1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_onchip_memory2_0 " "Found entity 1: pd1_onchip_memory2_0" {  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0 " "Found entity 1: pd1_nios2_gen2_0" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: pd1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: pd1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: pd1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: pd1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: pd1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "6 pd1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: pd1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "7 pd1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: pd1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "8 pd1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: pd1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "9 pd1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: pd1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "10 pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "11 pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "12 pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "13 pd1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: pd1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "14 pd1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: pd1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "15 pd1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: pd1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "16 pd1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: pd1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "17 pd1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: pd1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "18 pd1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: pd1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "19 pd1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: pd1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "20 pd1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: pd1_nios2_gen2_0_cpu_nios2_oci" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""} { "Info" "ISGN_ENTITY_NAME" "21 pd1_nios2_gen2_0_cpu " "Found entity 21: pd1_nios2_gen2_0_cpu" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_test_bench " "Found entity 1: pd1_nios2_gen2_0_cpu_test_bench" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pd1/synthesis/submodules/pd1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_jtag_uart_0_sim_scfifo_w " "Found entity 1: pd1_jtag_uart_0_sim_scfifo_w" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955252 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_jtag_uart_0_scfifo_w " "Found entity 2: pd1_jtag_uart_0_scfifo_w" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955252 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd1_jtag_uart_0_sim_scfifo_r " "Found entity 3: pd1_jtag_uart_0_sim_scfifo_r" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955252 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd1_jtag_uart_0_scfifo_r " "Found entity 4: pd1_jtag_uart_0_scfifo_r" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955252 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd1_jtag_uart_0 " "Found entity 5: pd1_jtag_uart_0" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_axi4stream_bridge " "Found entity 1: avalon_axi4stream_bridge" {  } { { "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955253 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIFO.sv(64) " "Verilog HDL information at FIFO.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655836955254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_FIFO " "Found entity 1: AXI_FIFO" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pd1 " "Elaborating entity \"pd1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655836955349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_FIFO AXI_FIFO:axi_fifo_0 " "Elaborating entity \"AXI_FIFO\" for hierarchy \"AXI_FIFO:axi_fifo_0\"" {  } { { "pd1/synthesis/pd1.v" "axi_fifo_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.sv(106) " "Verilog HDL assignment warning at FIFO.sv(106): truncated value with size 32 to match size of target (8)" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655836955367 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.sv(112) " "Verilog HDL assignment warning at FIFO.sv(112): truncated value with size 32 to match size of target (8)" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655836955367 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.sv(117) " "Verilog HDL assignment warning at FIFO.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655836955368 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FIFO.sv(134) " "Verilog HDL Case Statement warning at FIFO.sv(134): incomplete case statement has no default case item" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655836955369 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FIFO.sv(189) " "Verilog HDL Case Statement warning at FIFO.sv(189): incomplete case statement has no default case item" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 189 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655836955370 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_axi4stream_bridge avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0 " "Elaborating entity \"avalon_axi4stream_bridge\" for hierarchy \"avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0\"" {  } { { "pd1/synthesis/pd1.v" "avalonst_axi4_stream_bridge_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955395 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iAXI_aclk avalon-axi4stream-interconnect.sv(18) " "Output port \"iAXI_aclk\" at avalon-axi4stream-interconnect.sv(18) has no driver" {  } { { "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655836955396 "|pd1|avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iAXI_tuser avalon-axi4stream-interconnect.sv(22) " "Output port \"iAXI_tuser\" at avalon-axi4stream-interconnect.sv(22) has no driver" {  } { { "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655836955396 "|pd1|avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_jtag_uart_0 pd1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"pd1_jtag_uart_0\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\"" {  } { { "pd1/synthesis/pd1.v" "jtag_uart_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_jtag_uart_0_scfifo_w pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w " "Elaborating entity \"pd1_jtag_uart_0_scfifo_w\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "the_pd1_jtag_uart_0_scfifo_w" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "wfifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836955571 ""}  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655836955571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836955749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836955749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_jtag_uart_0_scfifo_r pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r " "Elaborating entity \"pd1_jtag_uart_0_scfifo_r\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "the_pd1_jtag_uart_0_scfifo_r" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "pd1_jtag_uart_0_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836955996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956015 ""}  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655836956015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0 pd1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"pd1_nios2_gen2_0\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "pd1/synthesis/pd1.v" "nios2_gen2_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"pd1_nios2_gen2_0_cpu\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0.v" "cpu" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_test_bench pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_test_bench:the_pd1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"pd1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_test_bench:the_pd1_nios2_gen2_0_cpu_test_bench\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_test_bench" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_register_bank_a_module pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"pd1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_register_bank_a" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956738 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655836956738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836956777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836956777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_register_bank_b_module pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"pd1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_register_bank_b" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_debug pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836956847 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655836956847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_break pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_xbrk pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_dbrk pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_itrace pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_itrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_itrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_dtrace pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_td_mode pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\|pd1_nios2_gen2_0_cpu_nios2_oci_td_mode:pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\|pd1_nios2_gen2_0_cpu_nios2_oci_td_mode:pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_fifo pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_pib pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_pib:the_pd1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_pib:the_pd1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_im pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_im:the_pd1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_im:the_pd1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_avalon_reg pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836956993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_ocimem pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_ociram_sp_ram_module pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"pd1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957032 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655836957032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836957071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836957071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_debug_slave_wrapper pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"pd1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_debug_slave_tck pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"pd1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_pd1_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_debug_slave_sysclk pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"pd1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "pd1_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957132 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655836957132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_onchip_memory2_0 pd1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"pd1_onchip_memory2_0\" for hierarchy \"pd1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "pd1/synthesis/pd1.v" "onchip_memory2_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pd1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"pd1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655836957232 ""}  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655836957232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8mg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8mg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8mg1 " "Found entity 1: altsyncram_8mg1" {  } { { "db/altsyncram_8mg1.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_8mg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836957272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836957272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8mg1 pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8mg1:auto_generated " "Elaborating entity \"altsyncram_8mg1\" for hierarchy \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8mg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0 pd1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pd1_mm_interconnect_0\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pd1/synthesis/pd1.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router " "Elaborating entity \"pd1_mm_interconnect_0_router\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router\|pd1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router\|pd1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pd1_mm_interconnect_0_router_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_001_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001\|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001\|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_002 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pd1_mm_interconnect_0_router_002\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_002_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002\|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002\|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_003 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"pd1_mm_interconnect_0_router_003\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_003_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003\|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003\|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_004 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"pd1_mm_interconnect_0_router_004\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_004_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004\|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_004_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004\|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_005 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"pd1_mm_interconnect_0_router_005\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_005_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005\|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_005_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005\|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_demux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pd1_mm_interconnect_0_cmd_demux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_demux_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"pd1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_mux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pd1_mm_interconnect_0_cmd_mux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_mux_002 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"pd1_mm_interconnect_0_cmd_mux_002\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_rsp_demux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pd1_mm_interconnect_0_rsp_demux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_rsp_mux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pd1_mm_interconnect_0_rsp_mux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_rsp_mux_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"pd1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655836957845 "|pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655836957846 "|pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655836957846 "|pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_irq_mapper pd1_irq_mapper:irq_mapper " "Elaborating entity \"pd1_irq_mapper\" for hierarchy \"pd1_irq_mapper:irq_mapper\"" {  } { { "pd1/synthesis/pd1.v" "irq_mapper" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "pd1/synthesis/pd1.v" "rst_controller" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "pd1/synthesis/pd1.v" "rst_controller_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "pd1/synthesis/pd1.v" "rst_controller_002" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836957948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_epp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_epp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_epp " "Found entity 1: sld_ela_trigger_epp" {  } { { "db/sld_ela_trigger_epp.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/sld_ela_trigger_epp.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836959265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836959265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686 " "Found entity 1: sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686" {  } { { "db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836959489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836959489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5824 " "Found entity 1: altsyncram_5824" {  } { { "db/altsyncram_5824.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_5824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ii " "Found entity 1: cntr_4ii" {  } { { "db/cntr_4ii.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_4ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836960810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836960810 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836961007 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655836961171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.21.20:42:43 Progress: Loading sldb850d593/alt_sld_fab_wrapper_hw.tcl " "2022.06.21.20:42:43 Progress: Loading sldb850d593/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836963820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836965592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836965667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836968374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836968477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836968586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836968715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836968718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836968718 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655836969383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb850d593/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836969594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836969594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836969684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836969684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836969685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836969685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836969752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836969752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836969844 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836969844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836969844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655836969917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836969917 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655836973358 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pd1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "pd1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 352 -1 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 3513 -1 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2891 -1 0 } } { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 3891 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "pd1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655836973455 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655836973456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836974296 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "168 " "168 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655836975419 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655836975535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655836975536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836975881 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655836976514 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655836976514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836976657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836977381 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 239 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 239 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1655836979874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655836979943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655836979943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4324 " "Implemented 4324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655836980304 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655836980304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3984 " "Implemented 3984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655836980304 ""} { "Info" "ICUT_CUT_TM_RAMS" "333 " "Implemented 333 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655836980304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655836980304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655836980400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 20:43:00 2022 " "Processing ended: Tue Jun 21 20:43:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655836980400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655836980400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655836980400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655836980400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655836981609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655836981609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 20:43:01 2022 " "Processing started: Tue Jun 21 20:43:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655836981609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655836981609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655836981610 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655836981676 ""}
{ "Info" "0" "" "Project  = SDUP_PROJEKT" {  } {  } 0 0 "Project  = SDUP_PROJEKT" 0 0 "Fitter" 0 0 1655836981677 ""}
{ "Info" "0" "" "Revision = SDUP_PROJEKT" {  } {  } 0 0 "Revision = SDUP_PROJEKT" 0 0 "Fitter" 0 0 1655836981677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655836981790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655836981790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDUP_PROJEKT EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"SDUP_PROJEKT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655836981821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655836981858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655836981858 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655836981974 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655836981979 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655836982253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655836982253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655836982253 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655836982253 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 14592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655836982265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 14594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655836982265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 14596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655836982265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 14598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655836982265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 14600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655836982265 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655836982265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655836982268 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1655836982320 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655836983044 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1655836983044 ""}
{ "Info" "ISTA_SDC_FOUND" "pd1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'pd1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1655836983087 ""}
{ "Info" "ISTA_SDC_FOUND" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1655836983095 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] clk_clk " "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655836983129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1655836983129 "|pd1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655836983180 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655836983180 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655836983180 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1655836983180 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1655836983180 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655836983180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655836983180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1655836983180 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1655836983180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983531 ""}  } { { "pd1/synthesis/pd1.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 14580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983531 ""}  } { { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 6956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node reset_reset_n~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 4368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983531 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655836983531 ""}  } { { "pd1/synthesis/pd1.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 14581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 3464 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 1817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983531 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655836983531 ""}  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 10564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 10587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 7915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983532 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655836983532 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 9411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983532 ""}  } { { "pd1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 2478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983532 ""}  } { { "pd1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983532 ""}  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 4368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655836983532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 4368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655836983532 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655836983532 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 186 -1 0 } } { "d:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655836983532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655836984086 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655836984093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655836984094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655836984102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655836984116 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655836984128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655836984129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655836984135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655836984251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655836984259 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655836984258 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655836984411 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1655836984418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655836985078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655836985754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655836985929 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655836986793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655836986793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655836987485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/SDUP_PROJ/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655836988814 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655836988814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655836989157 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1655836989157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655836989157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655836989160 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655836989420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655836989475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655836989943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655836989946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655836990489 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655836991275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655836991877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5714 " "Peak virtual memory: 5714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655836992894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 20:43:12 2022 " "Processing ended: Tue Jun 21 20:43:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655836992894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655836992894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655836992894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655836992894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655836995019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655836995019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 20:43:14 2022 " "Processing started: Tue Jun 21 20:43:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655836995019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655836995019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655836995019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655836995359 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655836996887 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655836996900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655836997075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 20:43:17 2022 " "Processing ended: Tue Jun 21 20:43:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655836997075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655836997075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655836997075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655836997075 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655836997714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655836998707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655836998708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 20:43:18 2022 " "Processing started: Tue Jun 21 20:43:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655836998708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655836998708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDUP_PROJEKT -c SDUP_PROJEKT " "Command: quartus_sta SDUP_PROJEKT -c SDUP_PROJEKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655836998708 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655836998778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655836999012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655836999012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655836999054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655836999054 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1655836999339 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1655836999339 ""}
{ "Info" "ISTA_SDC_FOUND" "pd1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'pd1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655836999369 ""}
{ "Info" "ISTA_SDC_FOUND" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1655836999379 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] clk_clk " "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655836999402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655836999402 "|pd1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655836999427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655836999427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655836999427 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1655836999427 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655836999427 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655836999436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.938 " "Worst-case setup slack is 42.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.938               0.000 altera_reserved_tck  " "   42.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655836999458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655836999463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.668 " "Worst-case recovery slack is 47.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.668               0.000 altera_reserved_tck  " "   47.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655836999465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.188 " "Worst-case removal slack is 1.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 altera_reserved_tck  " "    1.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655836999468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.440 " "Worst-case minimum pulse width slack is 49.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.440               0.000 altera_reserved_tck  " "   49.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655836999470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655836999470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.314 ns " "Worst Case Available Settling Time: 197.314 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655836999516 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655836999516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655836999520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655836999543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655837000010 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] clk_clk " "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655837000199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655837000199 "|pd1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655837000203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655837000203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655837000203 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1655837000203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.387 " "Worst-case setup slack is 43.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.387               0.000 altera_reserved_tck  " "   43.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.973 " "Worst-case recovery slack is 47.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.973               0.000 altera_reserved_tck  " "   47.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 altera_reserved_tck  " "    1.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.289 " "Worst-case minimum pulse width slack is 49.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.289               0.000 altera_reserved_tck  " "   49.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000234 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.562 ns " "Worst Case Available Settling Time: 197.562 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000282 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655837000282 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655837000286 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] clk_clk " "Register AXI_FIFO:axi_fifo_0\|FIFO_elements\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1655837000446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1655837000446 "|pd1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655837000450 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655837000450 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1655837000450 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1655837000450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.095 " "Worst-case setup slack is 47.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.095               0.000 altera_reserved_tck  " "   47.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.087 " "Worst-case recovery slack is 49.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.087               0.000 altera_reserved_tck  " "   49.087               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.503 " "Worst-case removal slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 altera_reserved_tck  " "    0.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655837000472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655837000472 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.875 ns " "Worst Case Available Settling Time: 198.875 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1655837000520 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655837000520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655837000954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655837000956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655837001036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 20:43:21 2022 " "Processing ended: Tue Jun 21 20:43:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655837001036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655837001036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655837001036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655837001036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1655837002534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655837002534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 20:43:22 2022 " "Processing started: Tue Jun 21 20:43:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655837002534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655837002534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655837002534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1655837003001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDUP_PROJEKT.vo D:/intelFPGA_lite/SDUP_PROJ/simulation/modelsim/ simulation " "Generated file SDUP_PROJEKT.vo in folder \"D:/intelFPGA_lite/SDUP_PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655837004041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655837005311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 20:43:25 2022 " "Processing ended: Tue Jun 21 20:43:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655837005311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655837005311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655837005311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655837005311 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655837005966 ""}
