Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 12 00:00:05 2017
| Host         : tamamo running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_methodology -file timing_tester_methodology_drc_routed.rpt -rpx timing_tester_methodology_drc_routed.rpx
| Design       : timing_tester
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_timing_tester
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on A[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on A[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on A[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on A[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on A[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on A[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on A[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on A[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on A[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on A[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on A[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on A[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on A[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on A[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on A[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on A[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Z[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Z[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Z[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Z[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Z[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Z[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Z[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Z[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Z[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Z[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Z[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Z[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Z[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Z[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Z[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Z[9] relative to clock(s) clk 
Related violations: <none>


