Disassembly Listing for PAN
Generated From:
E:/FangCunApply/Case/汽车电动脚踏板/代码/PIC/V1.0/PAN.X/dist/default/debug/PAN.X.debug.elf
2017-7-25 10:39:44

---  E:/FangCunApply/Case/???????????¤°?/?ú??/PIC/V1.0/PAN.X/source/timer.c  ----------------------------
09BC  0E02     MOVLW 0x2
09BE  6ED5     MOVWF T0CON, ACCESS
09C0  9CD5     BCF T0CON, 6, ACCESS
09C2  0E40     MOVLW 0x40
09C4  0100     MOVLB 0x0
09C6  6F8D     MOVWF tmp, BANKED
09C8  0E42     MOVLW 0x42
09CA  6F8E     MOVWF 0x8E, BANKED
09CC  0E0F     MOVLW 0xF
09CE  6F8F     MOVWF 0x8F, BANKED
09D0  0E00     MOVLW 0x0
09D2  6F90     MOVWF 0x90, BANKED
09D4  C087     MOVFF ms, sta
09D6  F06E     NOP
09D8  C088     MOVFF 0x88, dir
09DA  F06F     NOP
09DC  0100     MOVLB 0x0
09DE  6B70     CLRF dir, BANKED
09E0  6B71     CLRF 0x71, BANKED
09E2  C08D     MOVFF tmp, multiplicand
09E4  F072     NOP
09E6  C08E     MOVFF 0x8E, ADC_Result
09E8  F073     NOP
09EA  C08F     MOVFF 0x8F, 0x74
09EC  F074     NOP
09EE  C090     MOVFF 0x90, channel
09F0  F075     NOP
09F2  ECA7     CALL 0xD4E, 0
09F4  F006     NOP
09F6  C06E     MOVFF sta, i
09F8  F07A     NOP
09FA  C06F     MOVFF dir, sum
09FC  F07B     NOP
09FE  C070     MOVFF dir, 0x7C
0A00  F07C     NOP
0A02  C071     MOVFF 0x71, 0x7D
0A04  F07D     NOP
0A06  0EE8     MOVLW 0xE8
0A08  0100     MOVLB 0x0
0A0A  6F7E     MOVWF divisor, BANKED
0A0C  0E03     MOVLW 0x3
0A0E  6F7F     MOVWF j, BANKED
0A10  0E00     MOVLW 0x0
0A12  6F80     MOVWF 0x80, BANKED
0A14  0E00     MOVLW 0x0
0A16  6F81     MOVWF 0x81, BANKED
0A18  ECAD     CALL 0xB5A, 0
0A1A  F005     NOP
0A1C  C07A     MOVFF i, tmp
0A1E  F08D     NOP
0A20  C07B     MOVFF sum, 0x8E
0A22  F08E     NOP
0A24  C07C     MOVFF 0x7C, 0x8F
0A26  F08F     NOP
0A28  C07D     MOVFF 0x7D, 0x90
0A2A  F090     NOP
0A2C  C08D     MOVFF tmp, 0x89
0A2E  F089     NOP
0A30  C08E     MOVFF 0x8E, 0x8A
0A32  F08A     NOP
0A34  C08F     MOVFF 0x8F, 0x8B
0A36  F08B     NOP
0A38  C090     MOVFF 0x90, 0x8C
0A3A  F08C     NOP
0A3C  0100     MOVLB 0x0
0A3E  1F89     COMF 0x89, F, BANKED
0A40  1F8A     COMF 0x8A, F, BANKED
0A42  1F8B     COMF 0x8B, F, BANKED
0A44  1F8C     COMF 0x8C, F, BANKED
0A46  2B89     INCF 0x89, F, BANKED
0A48  0E00     MOVLW 0x0
0A4A  238A     ADDWFC 0x8A, F, BANKED
0A4C  238B     ADDWFC 0x8B, F, BANKED
0A4E  238C     ADDWFC 0x8C, F, BANKED
0A50  0E00     MOVLW 0x0
0A52  0100     MOVLB 0x0
0A54  2589     ADDWF 0x89, W, BANKED
0A56  0100     MOVLB 0x0
0A58  6F8D     MOVWF tmp, BANKED
0A5A  0E00     MOVLW 0x0
0A5C  0100     MOVLB 0x0
0A5E  218A     ADDWFC 0x8A, W, BANKED
0A60  0100     MOVLB 0x0
0A62  6F8E     MOVWF 0x8E, BANKED
0A64  0E01     MOVLW 0x1
0A66  0100     MOVLB 0x0
0A68  218B     ADDWFC 0x8B, W, BANKED
0A6A  0100     MOVLB 0x0
0A6C  6F8F     MOVWF 0x8F, BANKED
0A6E  0E00     MOVLW 0x0
0A70  0100     MOVLB 0x0
0A72  218C     ADDWFC 0x8C, W, BANKED
0A74  0100     MOVLB 0x0
0A76  6F90     MOVWF 0x90, BANKED
0A78  C08E     MOVFF 0x8E, T0RH
0A7A  F001     NOP
0A7C  C08D     MOVFF tmp, T0RL
0A7E  F002     NOP
0A80  8ED5     BSF T0CON, 7, ACCESS
0A82  C001     MOVFF T0RH, TMR0H
0A84  FFD7     NOP
0A86  C002     MOVFF T0RL, TMR0
0A88  FFD6     NOP
0A8A  94F2     BCF INTCON, 2, ACCESS
0A8C  8AF2     BSF INTCON, 5, ACCESS
0A8E  94F1     BCF INTCON2, 2, ACCESS
0A90  0012     RETURN 0
0DC8  EE20     LFSR 2, 0x2
0DCA  F002     NOP
0DCC  502B     MOVF __pcstackCOMRAM, W, ACCESS
0DCE  26D9     ADDWF FSR2, F, ACCESS
0DD0  502C     MOVF 0x2C, W, ACCESS
0DD2  22DA     ADDWFC FSR2H, F, ACCESS
0DD4  50DE     MOVF POSTINC2, W, ACCESS
0DD6  10DE     IORWF POSTINC2, W, ACCESS
0DD8  B4D8     BTFSC STATUS, 2, ACCESS
0DDA  0012     RETURN 0
0DDC  EE20     LFSR 2, 0x2
0DDE  F002     NOP
0DE0  502B     MOVF __pcstackCOMRAM, W, ACCESS
0DE2  26D9     ADDWF FSR2, F, ACCESS
0DE4  502C     MOVF 0x2C, W, ACCESS
0DE6  22DA     ADDWFC FSR2H, F, ACCESS
0DE8  06DE     DECF POSTINC2, F, ACCESS
0DEA  0E00     MOVLW 0x0
0DEC  5ADD     SUBWFB POSTDEC2, F, ACCESS
0DEE  50DE     MOVF POSTINC2, W, ACCESS
0DF0  10DE     IORWF POSTINC2, W, ACCESS
0DF2  A4D8     BTFSS STATUS, 2, ACCESS
0DF4  0012     RETURN 0
0DF6  EE20     LFSR 2, 0x1
0DF8  F001     NOP
0DFA  502B     MOVF __pcstackCOMRAM, W, ACCESS
0DFC  26D9     ADDWF FSR2, F, ACCESS
0DFE  502C     MOVF 0x2C, W, ACCESS
0E00  22DA     ADDWFC FSR2H, F, ACCESS
0E02  0E01     MOVLW 0x1
0E04  6EDF     MOVWF INDF2, ACCESS
0E06  C02B     MOVFF __pcstackCOMRAM, FSR2
0E08  FFD9     NOP
0E0A  C02C     MOVFF 0x2C, FSR2H
0E0C  FFDA     NOP
0E0E  04DE     DECF POSTINC2, W, ACCESS
0E10  A4D8     BTFSS STATUS, 2, ACCESS
0E12  0012     RETURN 0
0E14  EE20     LFSR 2, 0x4
0E16  F004     NOP
0E18  502B     MOVF __pcstackCOMRAM, W, ACCESS
0E1A  26D9     ADDWF FSR2, F, ACCESS
0E1C  502C     MOVF 0x2C, W, ACCESS
0E1E  22DA     ADDWFC FSR2H, F, ACCESS
0E20  EE10     LFSR 1, 0x2
0E22  F002     NOP
0E24  502B     MOVF __pcstackCOMRAM, W, ACCESS
0E26  26E1     ADDWF FSR1, F, ACCESS
0E28  502C     MOVF 0x2C, W, ACCESS
0E2A  22E2     ADDWFC FSR1H, F, ACCESS
0E2C  CFDE     MOVFF POSTINC2, POSTINC1
0E2E  FFE6     NOP
0E30  CFDD     MOVFF POSTDEC2, POSTDEC1
0E32  FFE5     NOP
0E34  0012     RETURN 0
0008  CFFA     MOVFF PCLATH, __pcstackBANK0
0E36  0012     RETURN 0
0CBE  0100     MOVLB 0x0
0CC0  6F70     MOVWF dir, BANKED
0CC2  0E03     MOVLW 0x3
0CC4  0100     MOVLB 0x0
0CC6  6570     CPFSGT dir, BANKED
0CC8  D001     BRA 0xCCC
0CCA  D7FF     BRA 0xCCA
0CCC  9EF2     BCF INTCON, 7, ACCESS
0CCE  9CF2     BCF INTCON, 6, ACCESS
0CD0  0100     MOVLB 0x0
0CD2  5170     MOVF dir, W, BANKED
0CD4  0D06     MULLW 0x6
0CD6  0E02     MOVLW 0x2
0CD8  26F3     ADDWF PROD, F, ACCESS
0CDA  0E00     MOVLW 0x0
0CDC  22F4     ADDWFC PRODH, F, ACCESS
0CDE  0E92     MOVLW 0x92
0CE0  24F3     ADDWF PROD, W, ACCESS
0CE2  6ED9     MOVWF FSR2, ACCESS
0CE4  0E00     MOVLW 0x0
0CE6  20F4     ADDWFC PRODH, W, ACCESS
0CE8  6EDA     MOVWF FSR2H, ACCESS
0CEA  C06E     MOVFF sta, POSTINC2
0CEC  FFDE     NOP
0CEE  C06F     MOVFF dir, POSTDEC2
0CF0  FFDD     NOP
0CF2  0100     MOVLB 0x0
0CF4  5170     MOVF dir, W, BANKED
0CF6  0D06     MULLW 0x6
0CF8  0E04     MOVLW 0x4
0CFA  26F3     ADDWF PROD, F, ACCESS
0CFC  0E00     MOVLW 0x0
0CFE  22F4     ADDWFC PRODH, F, ACCESS
0D00  0E92     MOVLW 0x92
0D02  24F3     ADDWF PROD, W, ACCESS
0D04  6ED9     MOVWF FSR2, ACCESS
0D06  0E00     MOVLW 0x0
0D08  20F4     ADDWFC PRODH, W, ACCESS
0D0A  6EDA     MOVWF FSR2H, ACCESS
0D0C  C06E     MOVFF sta, POSTINC2
0D0E  FFDE     NOP
0D10  C06F     MOVFF dir, POSTDEC2
0D12  FFDD     NOP
0D14  0100     MOVLB 0x0
0D16  5170     MOVF dir, W, BANKED
0D18  0D06     MULLW 0x6
0D1A  0E01     MOVLW 0x1
0D1C  26F3     ADDWF PROD, F, ACCESS
0D1E  0E00     MOVLW 0x0
0D20  22F4     ADDWFC PRODH, F, ACCESS
0D22  0E92     MOVLW 0x92
0D24  24F3     ADDWF PROD, W, ACCESS
0D26  6ED9     MOVWF FSR2, ACCESS
0D28  0E00     MOVLW 0x0
0D2A  20F4     ADDWFC PRODH, W, ACCESS
0D2C  6EDA     MOVWF FSR2H, ACCESS
0D2E  0E00     MOVLW 0x0
0D30  6EDF     MOVWF INDF2, ACCESS
0D32  0100     MOVLB 0x0
0D34  5170     MOVF dir, W, BANKED
0D36  0D06     MULLW 0x6
0D38  0E92     MOVLW 0x92
0D3A  24F3     ADDWF PROD, W, ACCESS
0D3C  6ED9     MOVWF FSR2, ACCESS
0D3E  0E00     MOVLW 0x0
0D40  20F4     ADDWFC PRODH, W, ACCESS
0D42  6EDA     MOVWF FSR2H, ACCESS
0D44  0E01     MOVLW 0x1
0D46  6EDF     MOVWF INDF2, ACCESS
0D48  8EF2     BSF INTCON, 7, ACCESS
0D4A  8CF2     BSF INTCON, 6, ACCESS
0D4C  0012     RETURN 0
0F0C  0100     MOVLB 0x0
0F0E  6F6F     MOVWF dir, BANKED
0F10  0E03     MOVLW 0x3
0F12  0100     MOVLB 0x0
0F14  656F     CPFSGT dir, BANKED
0F16  D002     BRA 0xF1C
0F18  0E00     MOVLW 0x0
0F1A  0012     RETURN 0
0F1C  0100     MOVLB 0x0
0F1E  516F     MOVF dir, W, BANKED
0F20  0D06     MULLW 0x6
0F22  0E01     MOVLW 0x1
0F24  26F3     ADDWF PROD, F, ACCESS
0F26  0E00     MOVLW 0x0
0F28  22F4     ADDWFC PRODH, F, ACCESS
0F2A  0E92     MOVLW 0x92
0F2C  24F3     ADDWF PROD, W, ACCESS
0F2E  6ED9     MOVWF FSR2, ACCESS
0F30  0E00     MOVLW 0x0
0F32  20F4     ADDWFC PRODH, W, ACCESS
0F34  6EDA     MOVWF FSR2H, ACCESS
0F36  04DE     DECF POSTINC2, W, ACCESS
0F38  A4D8     BTFSS STATUS, 2, ACCESS
0F3A  D011     BRA 0xF5E
0F3C  0100     MOVLB 0x0
0F3E  516F     MOVF dir, W, BANKED
0F40  0D06     MULLW 0x6
0F42  0E01     MOVLW 0x1
0F44  26F3     ADDWF PROD, F, ACCESS
0F46  0E00     MOVLW 0x0
0F48  22F4     ADDWFC PRODH, F, ACCESS
0F4A  0E92     MOVLW 0x92
0F4C  24F3     ADDWF PROD, W, ACCESS
0F4E  6ED9     MOVWF FSR2, ACCESS
0F50  0E00     MOVLW 0x0
0F52  20F4     ADDWFC PRODH, W, ACCESS
0F54  6EDA     MOVWF FSR2H, ACCESS
0F56  0E00     MOVLW 0x0
0F58  6EDF     MOVWF INDF2, ACCESS
0F5A  0E01     MOVLW 0x1
0F5C  0012     RETURN 0
0F5E  0E00     MOVLW 0x0
0F60  0012     RETURN 0
0F62  0012     RETURN 0
0018  CFD8     MOVFF STATUS, 0x2F
005C  A4F2     BTFSS INTCON, 2, ACCESS
005E  D018     BRA 0x90
0060  94F2     BCF INTCON, 2, ACCESS
0062  C001     MOVFF T0RH, TMR0H
0064  FFD7     NOP
0066  C002     MOVFF T0RL, TMR0
0068  FFD6     NOP
006A  0E00     MOVLW 0x0
006C  6E40     MOVWF i, ACCESS
006E  0E03     MOVLW 0x3
0070  6440     CPFSGT i, ACCESS
0072  D001     BRA 0x76
0074  D00D     BRA 0x90
008A  2A40     INCF i, F, ACCESS
008C  D7F0     BRA 0x6E
008E  D000     BRA 0x90
0076  5040     MOVF i, W, ACCESS
0078  0D06     MULLW 0x6
007A  0E92     MOVLW 0x92
007C  24F3     ADDWF PROD, W, ACCESS
007E  6E2B     MOVWF __pcstackCOMRAM, ACCESS
0080  0E00     MOVLW 0x0
0082  20F4     ADDWFC PRODH, W, ACCESS
0084  6E2C     MOVWF 0x2C, ACCESS
0086  ECE4     CALL 0xDC8, 0
0088  F006     NOP
0090  C03F     MOVFF 0x3F, TABLAT
---  E:/FangCunApply/Case/???????????¤°?/?ú??/PIC/V1.0/PAN.X/source/rly.c  ------------------------------
1122  928B     BCF LATC, 1, ACCESS
1124  D000     BRA 0x1126
1126  908B     BCF LATC, 0, ACCESS
1128  D000     BRA 0x112A
112A  9E8B     BCF LATC, 7, ACCESS
112C  D000     BRA 0x112E
112E  988B     BCF LATC, 4, ACCESS
1130  D000     BRA 0x1132
1132  9294     BCF TRISC, 1, ACCESS
1134  D000     BRA 0x1136
1136  9094     BCF TRISC, 0, ACCESS
1138  D000     BRA 0x113A
113A  9E94     BCF TRISC, 7, ACCESS
113C  D000     BRA 0x113E
113E  9894     BCF TRISC, 4, ACCESS
1140  0012     RETURN 0
1142  0012     RETURN 0
10D2  0100     MOVLB 0x0
10D4  6F6E     MOVWF sta, BANKED
10D6  0100     MOVLB 0x0
10D8  516E     MOVF sta, W, BANKED
10DA  0100     MOVLB 0x0
10DC  A4D8     BTFSS STATUS, 2, ACCESS
10DE  D004     BRA 0x10E8
10E0  828B     BSF LATC, 1, ACCESS
10E2  D000     BRA 0x10E4
10E4  908B     BCF LATC, 0, ACCESS
10E6  0012     RETURN 0
10E8  0100     MOVLB 0x0
10EA  056E     DECF sta, W, BANKED
10EC  A4D8     BTFSS STATUS, 2, ACCESS
10EE  0012     RETURN 0
10F0  9E8B     BCF LATC, 7, ACCESS
10F2  D000     BRA 0x10F4
10F4  888B     BSF LATC, 4, ACCESS
10F6  0012     RETURN 0
10F8  0012     RETURN 0
10FA  0100     MOVLB 0x0
10FC  6F6E     MOVWF sta, BANKED
10FE  0100     MOVLB 0x0
1100  516E     MOVF sta, W, BANKED
1102  0100     MOVLB 0x0
1104  A4D8     BTFSS STATUS, 2, ACCESS
1106  D004     BRA 0x1110
1108  928B     BCF LATC, 1, ACCESS
110A  D000     BRA 0x110C
110C  808B     BSF LATC, 0, ACCESS
110E  0012     RETURN 0
1110  0100     MOVLB 0x0
1112  056E     DECF sta, W, BANKED
1114  A4D8     BTFSS STATUS, 2, ACCESS
1116  0012     RETURN 0
1118  8E8B     BSF LATC, 7, ACCESS
111A  D000     BRA 0x111C
111C  988B     BCF LATC, 4, ACCESS
111E  0012     RETURN 0
1120  0012     RETURN 0
10AA  0100     MOVLB 0x0
10AC  6F6E     MOVWF sta, BANKED
10AE  0100     MOVLB 0x0
10B0  516E     MOVF sta, W, BANKED
10B2  0100     MOVLB 0x0
10B4  A4D8     BTFSS STATUS, 2, ACCESS
10B6  D004     BRA 0x10C0
10B8  928B     BCF LATC, 1, ACCESS
10BA  D000     BRA 0x10BC
10BC  908B     BCF LATC, 0, ACCESS
10BE  0012     RETURN 0
10C0  0100     MOVLB 0x0
10C2  056E     DECF sta, W, BANKED
10C4  A4D8     BTFSS STATUS, 2, ACCESS
10C6  0012     RETURN 0
10C8  9E8B     BCF LATC, 7, ACCESS
10CA  D000     BRA 0x10CC
10CC  988B     BCF LATC, 4, ACCESS
10CE  0012     RETURN 0
10D0  0012     RETURN 0
---  E:/FangCunApply/Case/???????????¤°?/?ú??/PIC/V1.0/PAN.X/source/main.c  -----------------------------
11B6  ECB2     CALL 0xF64, 0
11BE  D7FD     BRA 0x11BA
11BA  ECB1     CALL 0x1162, 0
11BC  F008     NOP
11C0  EF6B     GOTO 0xD6
11C2  F000     NOP
---  E:/FangCunApply/Case/???????????¤°?/?ú??/PIC/V1.0/PAN.X/source/ecan.c  -----------------------------
0C20  9A93     BCF TRISB, 5, ACCESS
0C22  D000     BRA 0xC24
0C24  9493     BCF TRISB, 2, ACCESS
0C26  D000     BRA 0xC28
0C28  8693     BSF TRISB, 3, ACCESS
0C2A  D000     BRA 0xC2C
0C2C  0E80     MOVLW 0x80
0C2E  6E6F     MOVWF CANCON, ACCESS
0C30  D000     BRA 0xC32
0C32  0E80     MOVLW 0x80
0C34  186E     XORWF CANSTAT, W, ACCESS
0C36  A4D8     BTFSS STATUS, 2, ACCESS
0C38  D7FC     BRA 0xC32
0C3A  0E00     MOVLW 0x0
0C3C  6E72     MOVWF ECANCON, ACCESS
0C3E  D005     BRA 0xC4A
0C40  0E13     MOVLW 0x13
0C42  D007     BRA 0xC52
0C44  D002     BRA 0xC4A
0C46  0E0F     MOVLW 0xF
0C48  D004     BRA 0xC52
0C4A  0E03     MOVLW 0x3
0C4C  D002     BRA 0xC52
0C4E  D00A     BRA 0xC64
0C50  0E01     MOVLW 0x1
0C52  010E     MOVLB 0xE
0C54  6F43     MOVWF 0x43, BANKED
0C56  0E90     MOVLW 0x90
0C58  010E     MOVLB 0xE
0C5A  6F44     MOVWF 0x44, BANKED
0C5C  0E02     MOVLW 0x2
0C5E  010E     MOVLB 0xE
0C60  6F45     MOVWF 0x45, BANKED
0C62  D000     BRA 0xC64
0C64  0E00     MOVLW 0x0
0C66  010E     MOVLB 0xE
0C68  6FFA     MOVWF 0xFA, BANKED
0C6A  0E00     MOVLW 0x0
0C6C  010E     MOVLB 0xE
0C6E  6FFB     MOVWF 0xFB, BANKED
0C70  010E     MOVLB 0xE
0C72  69F8     SETF 0xF8, BANKED
0C74  0EE0     MOVLW 0xE0
0C76  010E     MOVLB 0xE
0C78  6FF9     MOVWF 0xF9, BANKED
0C7A  0E01     MOVLW 0x1
0C7C  010E     MOVLB 0xE
0C7E  6F46     MOVWF 0x46, BANKED
0C80  0E00     MOVLW 0x0
0C82  010E     MOVLB 0xE
0C84  6F47     MOVWF 0x47, BANKED
0C86  0E00     MOVLW 0x0
0C88  010E     MOVLB 0xE
0C8A  6FE2     MOVWF 0xE2, BANKED
0C8C  0E00     MOVLW 0x0
0C8E  010E     MOVLB 0xE
0C90  6FE3     MOVWF 0xE3, BANKED
0C92  0E6E     MOVLW 0x6E
0C94  010E     MOVLB 0xE
0C96  6FE0     MOVWF 0xE0, BANKED
0C98  0EA0     MOVLW 0xA0
0C9A  010E     MOVLB 0xE
0C9C  6FE1     MOVWF 0xE1, BANKED
0C9E  0E03     MOVLW 0x3
0CA0  010F     MOVLB 0xF
0CA2  6F20     MOVWF 0x20, BANKED
0CA4  0E00     MOVLW 0x0
0CA6  6E6F     MOVWF CANCON, ACCESS
0CA8  D000     BRA 0xCAA
0CAA  506E     MOVF CANSTAT, W, ACCESS
0CAC  A4D8     BTFSS STATUS, 2, ACCESS
0CAE  D7FD     BRA 0xCAA
0CB0  0E20     MOVLW 0x20
0CB2  6E60     MOVWF RXB0CON, ACCESS
0CB4  0E00     MOVLW 0x0
0CB6  6E77     MOVWF PIR5, ACCESS
0CB8  8076     BSF PIE5, 0, ACCESS
0CBA  8078     BSF IPR5, 0, ACCESS
0CBC  0012     RETURN 0
119E  0100     MOVLB 0x0
11A0  6F6E     MOVWF sta, BANKED
11A2  0100     MOVLB 0x0
11A4  516E     MOVF sta, W, BANKED
11A6  0100     MOVLB 0x0
11A8  A4D8     BTFSS STATUS, 2, ACCESS
11AA  D002     BRA 0x11B0
11AC  9A8A     BCF LATB, 5, ACCESS
11AE  0012     RETURN 0
11B0  8A8A     BSF LATB, 5, ACCESS
11B2  0012     RETURN 0
11B4  0012     RETURN 0
089C  AE60     BTFSS RXB0CON, 7, ACCESS
089E  0012     RETURN 0
08A0  EE20     LFSR 2, 0x4
08A2  F004     NOP
08A4  5041     MOVF RxMessage, W, ACCESS
08A6  26D9     ADDWF FSR2, F, ACCESS
08A8  5042     MOVF 0x42, W, ACCESS
08AA  22DA     ADDWFC FSR2H, F, ACCESS
08AC  A662     BTFSS RXB0SIDL, 3, ACCESS
08AE  D002     BRA 0x8B4
08B0  0E01     MOVLW 0x1
08B2  D001     BRA 0x8B6
08B4  0E00     MOVLW 0x0
08B6  6EDF     MOVWF INDF2, ACCESS
08B8  EE20     LFSR 2, 0x4
08BA  F004     NOP
08BC  5041     MOVF RxMessage, W, ACCESS
08BE  26D9     ADDWF FSR2, F, ACCESS
08C0  5042     MOVF 0x42, W, ACCESS
08C2  22DA     ADDWFC FSR2H, F, ACCESS
08C4  50DF     MOVF INDF2, W, ACCESS
08C6  A4D8     BTFSS STATUS, 2, ACCESS
08C8  D021     BRA 0x90C
08CA  CF62     MOVFF RXB0SIDL, 0x43
08CC  F043     NOP
08CE  0E05     MOVLW 0x5
08D0  6E44     MOVWF 0x44, ACCESS
08D2  90D8     BCF STATUS, 0, ACCESS
08D4  3243     RRCF 0x43, F, ACCESS
08D6  2E44     DECFSZ 0x44, F, ACCESS
08D8  D7FC     BRA 0x8D2
08DA  5043     MOVF 0x43, W, ACCESS
08DC  CF61     MOVFF RXB0SIDH, 0x45
08DE  F045     NOP
08E0  6A46     CLRF 0x46, ACCESS
08E2  90D8     BCF STATUS, 0, ACCESS
08E4  3645     RLCF 0x45, F, ACCESS
08E6  3646     RLCF 0x46, F, ACCESS
08E8  90D8     BCF STATUS, 0, ACCESS
08EA  3645     RLCF 0x45, F, ACCESS
08EC  3646     RLCF 0x46, F, ACCESS
08EE  90D8     BCF STATUS, 0, ACCESS
08F0  3645     RLCF 0x45, F, ACCESS
08F2  3646     RLCF 0x46, F, ACCESS
08F4  1245     IORWF 0x45, F, ACCESS
08F6  0E00     MOVLW 0x0
08F8  1246     IORWF 0x46, F, ACCESS
08FA  C041     MOVFF RxMessage, FSR2
08FC  FFD9     NOP
08FE  C042     MOVFF 0x42, FSR2H
0900  FFDA     NOP
0902  C045     MOVFF 0x45, POSTINC2
0904  FFDE     NOP
0906  C046     MOVFF 0x46, POSTDEC2
0908  FFDD     NOP
090A  D000     BRA 0x90C
090C  EE20     LFSR 2, 0x5
090E  F005     NOP
0910  5041     MOVF RxMessage, W, ACCESS
0912  26D9     ADDWF FSR2, F, ACCESS
0914  5042     MOVF 0x42, W, ACCESS
0916  22DA     ADDWFC FSR2H, F, ACCESS
0918  AC65     BTFSS RXB0DLC, 6, ACCESS
091A  D002     BRA 0x920
091C  0E01     MOVLW 0x1
091E  D001     BRA 0x922
0920  0E00     MOVLW 0x0
0922  6EDF     MOVWF INDF2, ACCESS
0924  EE20     LFSR 2, 0x6
0926  F006     NOP
0928  5041     MOVF RxMessage, W, ACCESS
092A  26D9     ADDWF FSR2, F, ACCESS
092C  5042     MOVF 0x42, W, ACCESS
092E  22DA     ADDWFC FSR2H, F, ACCESS
0930  5065     MOVF RXB0DLC, W, ACCESS
0932  0B0F     ANDLW 0xF
0934  6EDF     MOVWF INDF2, ACCESS
0936  EE20     LFSR 2, 0x7
0938  F007     NOP
093A  5041     MOVF RxMessage, W, ACCESS
093C  26D9     ADDWF FSR2, F, ACCESS
093E  5042     MOVF 0x42, W, ACCESS
0940  22DA     ADDWFC FSR2H, F, ACCESS
0942  CF66     MOVFF RXB0D0, INDF2
0944  FFDF     NOP
0946  EE20     LFSR 2, 0x8
0948  F008     NOP
094A  5041     MOVF RxMessage, W, ACCESS
094C  26D9     ADDWF FSR2, F, ACCESS
094E  5042     MOVF 0x42, W, ACCESS
0950  22DA     ADDWFC FSR2H, F, ACCESS
0952  CF67     MOVFF RXB0D1, INDF2
0954  FFDF     NOP
0956  EE20     LFSR 2, 0x9
0958  F009     NOP
095A  5041     MOVF RxMessage, W, ACCESS
095C  26D9     ADDWF FSR2, F, ACCESS
095E  5042     MOVF 0x42, W, ACCESS
0960  22DA     ADDWFC FSR2H, F, ACCESS
0962  CF68     MOVFF RXB0D2, INDF2
0964  FFDF     NOP
0966  EE20     LFSR 2, 0xA
0968  F00A     NOP
096A  5041     MOVF RxMessage, W, ACCESS
096C  26D9     ADDWF FSR2, F, ACCESS
096E  5042     MOVF 0x42, W, ACCESS
0970  22DA     ADDWFC FSR2H, F, ACCESS
0972  CF69     MOVFF RXB0D3, INDF2
0974  FFDF     NOP
0976  EE20     LFSR 2, 0xB
0978  F00B     NOP
097A  5041     MOVF RxMessage, W, ACCESS
097C  26D9     ADDWF FSR2, F, ACCESS
097E  5042     MOVF 0x42, W, ACCESS
0980  22DA     ADDWFC FSR2H, F, ACCESS
0982  CF6A     MOVFF RXB0D4, INDF2
0984  FFDF     NOP
0986  EE20     LFSR 2, 0xC
0988  F00C     NOP
098A  5041     MOVF RxMessage, W, ACCESS
098C  26D9     ADDWF FSR2, F, ACCESS
098E  5042     MOVF 0x42, W, ACCESS
0990  22DA     ADDWFC FSR2H, F, ACCESS
0992  CF6B     MOVFF RXB0D5, INDF2
0994  FFDF     NOP
0996  EE20     LFSR 2, 0xD
0998  F00D     NOP
099A  5041     MOVF RxMessage, W, ACCESS
099C  26D9     ADDWF FSR2, F, ACCESS
099E  5042     MOVF 0x42, W, ACCESS
09A0  22DA     ADDWFC FSR2H, F, ACCESS
09A2  CF6C     MOVFF RXB0D6, INDF2
09A4  FFDF     NOP
09A6  EE20     LFSR 2, 0xE
09A8  F00E     NOP
09AA  5041     MOVF RxMessage, W, ACCESS
09AC  26D9     ADDWF FSR2, F, ACCESS
09AE  5042     MOVF 0x42, W, ACCESS
09B0  22DA     ADDWFC FSR2H, F, ACCESS
09B2  CF6D     MOVFF RXB0D7, INDF2
09B4  FFDF     NOP
09B6  9E60     BCF RXB0CON, 7, ACCESS
09B8  0012     RETURN 0
09BA  0012     RETURN 0
0008  CFFA     MOVFF PCLATH, __pcstackBANK0
0A92  CFEA     MOVFF FSR0H, 0x63
0ABE  BC77     BTFSC PIR5, 6, ACCESS
0AC0  9C77     BCF PIR5, 6, ACCESS
0AC2  A077     BTFSS PIR5, 0, ACCESS
0AC6  9077     BCF PIR5, 0, ACCESS
0AC8  0EAA     MOVLW 0xAA
0AD4  0E75     MOVLW 0x75
0AF8  0100     MOVLB 0x0
0B04  821A     BSF 0x1A, 1, ACCESS
0B06  D002     BRA 0xB0C
0B08  921A     BCF 0x1A, 1, ACCESS
0B0C  0100     MOVLB 0x0
0B18  801A     BSF 0x1A, 0, ACCESS
0B1A  D002     BRA 0xB20
0B1C  901A     BCF 0x1A, 0, ACCESS
0B1E  D000     BRA 0xB20
0B20  C06D     MOVFF 0x6D, TABLAT
---  E:/FangCunApply/Case/???????????¤°?/?ú??/PIC/V1.0/PAN.X/source/app.c  ------------------------------
0F64  8ED0     BSF RCON, 7, ACCESS
0F66  8EF2     BSF INTCON, 7, ACCESS
0F68  8CF2     BSF INTCON, 6, ACCESS
0F6A  ECE2     CALL 0x11C4, 0
0F6C  F008     NOP
0F6E  ECC0     CALL 0x1180, 0
0F70  F008     NOP
0F72  EC10     CALL 0xC20, 0
0F74  F006     NOP
0F76  EC91     CALL 0x1122, 0
0F78  F008     NOP
0F7A  0E00     MOVLW 0x0
0F7C  0100     MOVLB 0x0
0F7E  6F88     MOVWF 0x88, BANKED
0F80  0E01     MOVLW 0x1
0F82  6F87     MOVWF ms, BANKED
0F84  ECDE     CALL 0x9BC, 0
0F86  F004     NOP
0F88  0E00     MOVLW 0x0
0F8A  ECCF     CALL 0x119E, 0
0F8C  F008     NOP
0F8E  0E01     MOVLW 0x1
0F90  0100     MOVLB 0x0
0F92  6F6E     MOVWF sta, BANKED
0F94  0E00     MOVLW 0x0
0F96  EC3D     CALL 0x107A, 0
0F98  F008     NOP
0F9A  0E00     MOVLW 0x0
0F9C  0100     MOVLB 0x0
0F9E  6F6E     MOVWF sta, BANKED
0FA0  0E01     MOVLW 0x1
0FA2  EC3D     CALL 0x107A, 0
0FA4  F008     NOP
0FA6  0E00     MOVLW 0x0
0FA8  0100     MOVLB 0x0
0FAA  6F6F     MOVWF dir, BANKED
0FAC  0E0A     MOVLW 0xA
0FAE  6F6E     MOVWF sta, BANKED
0FB0  0E01     MOVLW 0x1
0FB2  EC5F     CALL 0xCBE, 0
0FB4  F006     NOP
0FB6  0012     RETURN 0
1162  0E01     MOVLW 0x1
1164  EC86     CALL 0xF0C, 0
1166  F007     NOP
1168  0900     IORLW 0x0
116A  B4D8     BTFSC STATUS, 2, ACCESS
116C  0012     RETURN 0
116E  EC6E     CALL 0x6DC, 0
1170  F003     NOP
1172  5005     MOVF 0x5, W, ACCESS
1174  A4D8     BTFSS STATUS, 2, ACCESS
1176  0012     RETURN 0
1178  EC6D     CALL 0xDA, 0
117A  F000     NOP
117C  0012     RETURN 0
117E  0012     RETURN 0
00DA  A01A     BTFSS 0x1A, 0, ACCESS
00DC  D0A0     BRA 0x21E
00DE  5003     MOVF SysRunData, W, ACCESS
00E0  A4D8     BTFSS STATUS, 2, ACCESS
00E2  D04D     BRA 0x17E
00E4  0EBC     MOVLW 0xBC
00E6  5C06     SUBWF 0x6, W, ACCESS
00E8  0E02     MOVLW 0x2
00EA  5807     SUBWFB 0x7, W, ACCESS
00EC  B0D8     BTFSC STATUS, 0, ACCESS
00EE  D037     BRA 0x15E
00F0  0E00     MOVLW 0x0
00F2  EC69     CALL 0x10D2, 0
00F4  F008     NOP
00F6  4A06     INFSNZ 0x6, F, ACCESS
00F8  2A07     INCF 0x7, F, ACCESS
00FA  0E00     MOVLW 0x0
00FC  6E0B     MOVWF 0xB, ACCESS
00FE  0E00     MOVLW 0x0
0100  6E0A     MOVWF 0xA, ACCESS
0102  0E00     MOVLW 0x0
0104  ECDC     CALL 0xFB8, 0
0106  F007     NOP
0108  0EED     MOVLW 0xED
010A  5C18     SUBWF 0x18, W, ACCESS
010C  0E01     MOVLW 0x1
010E  5819     SUBWFB 0x19, W, ACCESS
0110  A0D8     BTFSS STATUS, 0, ACCESS
0112  D15E     BRA 0x3D0
0114  5007     MOVF 0x7, W, ACCESS
0116  E104     BNZ 0x120
0118  0E83     MOVLW 0x83
011A  5C06     SUBWF 0x6, W, ACCESS
011C  A0D8     BTFSS STATUS, 0, ACCESS
011E  D00F     BRA 0x13E
0120  0E00     MOVLW 0x0
0122  EC55     CALL 0x10AA, 0
0124  F008     NOP
0126  0E00     MOVLW 0x0
0128  0100     MOVLB 0x0
012A  6F6E     MOVWF sta, BANKED
012C  0E00     MOVLW 0x0
012E  EC21     CALL 0x1042, 0
0130  F008     NOP
0132  0E00     MOVLW 0x0
0134  6E07     MOVWF 0x7, ACCESS
0136  0E00     MOVLW 0x0
0138  6E06     MOVWF 0x6, ACCESS
013A  0E02     MOVLW 0x2
013C  D04F     BRA 0x1DC
013E  0E00     MOVLW 0x0
0140  6E07     MOVWF 0x7, ACCESS
0142  0E00     MOVLW 0x0
0144  6E06     MOVWF 0x6, ACCESS
0146  0E00     MOVLW 0x0
0148  0100     MOVLB 0x0
014A  6F6E     MOVWF sta, BANKED
014C  0E00     MOVLW 0x0
014E  EC21     CALL 0x1042, 0
0150  F008     NOP
0152  0E00     MOVLW 0x0
0154  EC7D     CALL 0x10FA, 0
0156  F008     NOP
0158  0E04     MOVLW 0x4
015A  D040     BRA 0x1DC
015C  D139     BRA 0x3D0
015E  0E00     MOVLW 0x0
0160  EC55     CALL 0x10AA, 0
0162  F008     NOP
0164  0E00     MOVLW 0x0
0166  0100     MOVLB 0x0
0168  6F6E     MOVWF sta, BANKED
016A  0E00     MOVLW 0x0
016C  EC21     CALL 0x1042, 0
016E  F008     NOP
0170  0E00     MOVLW 0x0
0172  6E07     MOVWF 0x7, ACCESS
0174  0E00     MOVLW 0x0
0176  6E06     MOVWF 0x6, ACCESS
0178  0E06     MOVLW 0x6
017A  D030     BRA 0x1DC
017C  D129     BRA 0x3D0
017E  0E04     MOVLW 0x4
0180  1803     XORWF SysRunData, W, ACCESS
0182  A4D8     BTFSS STATUS, 2, ACCESS
0184  D01C     BRA 0x1BE
0186  4A06     INFSNZ 0x6, F, ACCESS
0188  2A07     INCF 0x7, F, ACCESS
018A  0E00     MOVLW 0x0
018C  ECDC     CALL 0xFB8, 0
018E  F007     NOP
0190  0EED     MOVLW 0xED
0192  5C18     SUBWF 0x18, W, ACCESS
0194  0E01     MOVLW 0x1
0196  5819     SUBWFB 0x19, W, ACCESS
0198  A0D8     BTFSS STATUS, 0, ACCESS
019A  D11A     BRA 0x3D0
019C  0E00     MOVLW 0x0
019E  EC55     CALL 0x10AA, 0
01A0  F008     NOP
01A2  0E00     MOVLW 0x0
01A4  0100     MOVLB 0x0
01A6  6F6E     MOVWF sta, BANKED
01A8  0E00     MOVLW 0x0
01AA  EC21     CALL 0x1042, 0
01AC  F008     NOP
01AE  0E00     MOVLW 0x0
01B0  6E07     MOVWF 0x7, ACCESS
01B2  0E00     MOVLW 0x0
01B4  6E06     MOVWF 0x6, ACCESS
01B6  0E00     MOVLW 0x0
01B8  EC1C     CALL 0xE38, 0
01BA  F007     NOP
01BC  D109     BRA 0x3D0
01BE  0E03     MOVLW 0x3
01C0  1803     XORWF SysRunData, W, ACCESS
01C2  A4D8     BTFSS STATUS, 2, ACCESS
01C4  D00D     BRA 0x1E0
01C6  0E00     MOVLW 0x0
01C8  6E0F     MOVWF 0xF, ACCESS
01CA  0E00     MOVLW 0x0
01CC  6E0E     MOVWF 0xE, ACCESS
01CE  0E00     MOVLW 0x0
01D0  0100     MOVLB 0x0
01D2  6F6E     MOVWF sta, BANKED
01D4  0E00     MOVLW 0x0
01D6  EC21     CALL 0x1042, 0
01D8  F008     NOP
01DA  D0BB     BRA 0x352
01DC  6E03     MOVWF SysRunData, ACCESS
01DE  D0F8     BRA 0x3D0
01E0  0E07     MOVLW 0x7
01E2  1803     XORWF SysRunData, W, ACCESS
01E4  A4D8     BTFSS STATUS, 2, ACCESS
01E6  D017     BRA 0x216
01E8  0EBC     MOVLW 0xBC
01EA  5C06     SUBWF 0x6, W, ACCESS
01EC  0E02     MOVLW 0x2
01EE  5807     SUBWFB 0x7, W, ACCESS
01F0  B0D8     BTFSC STATUS, 0, ACCESS
01F2  D004     BRA 0x1FC
01F4  0E00     MOVLW 0x0
01F6  EC69     CALL 0x10D2, 0
01F8  F008     NOP
01FA  D0CF     BRA 0x39A
01FC  0E06     MOVLW 0x6
01FE  6E03     MOVWF SysRunData, ACCESS
0200  0E00     MOVLW 0x0
0202  EC55     CALL 0x10AA, 0
0204  F008     NOP
0206  0E00     MOVLW 0x0
0208  0100     MOVLB 0x0
020A  6F6E     MOVWF sta, BANKED
020C  0E00     MOVLW 0x0
020E  EC21     CALL 0x1042, 0
0210  F008     NOP
0212  D0D1     BRA 0x3B6
0214  D0DD     BRA 0x3D0
0216  0E00     MOVLW 0x0
0218  EC1C     CALL 0xE38, 0
021A  F007     NOP
021C  D0D9     BRA 0x3D0
021E  0E02     MOVLW 0x2
0220  1803     XORWF SysRunData, W, ACCESS
0222  A4D8     BTFSS STATUS, 2, ACCESS
0224  D00E     BRA 0x242
0226  4A0E     INFSNZ 0xE, F, ACCESS
0228  2A0F     INCF 0xF, F, ACCESS
022A  500F     MOVF 0xF, W, ACCESS
022C  E104     BNZ 0x236
022E  0EFA     MOVLW 0xFA
0230  5C0E     SUBWF 0xE, W, ACCESS
0232  A0D8     BTFSS STATUS, 0, ACCESS
0234  D0CD     BRA 0x3D0
0236  0E00     MOVLW 0x0
0238  6E0F     MOVWF 0xF, ACCESS
023A  0E00     MOVLW 0x0
023C  6E0E     MOVWF 0xE, ACCESS
023E  D089     BRA 0x352
0240  D0C7     BRA 0x3D0
0242  0403     DECF SysRunData, W, ACCESS
0244  A4D8     BTFSS STATUS, 2, ACCESS
0246  D04C     BRA 0x2E0
0248  0EBC     MOVLW 0xBC
024A  5C06     SUBWF 0x6, W, ACCESS
024C  0E02     MOVLW 0x2
024E  5807     SUBWFB 0x7, W, ACCESS
0250  B0D8     BTFSC STATUS, 0, ACCESS
0252  D036     BRA 0x2C0
0254  0E00     MOVLW 0x0
0256  EC7D     CALL 0x10FA, 0
0258  F008     NOP
025A  4A06     INFSNZ 0x6, F, ACCESS
025C  2A07     INCF 0x7, F, ACCESS
025E  0E00     MOVLW 0x0
0260  6E0B     MOVWF 0xB, ACCESS
0262  0E00     MOVLW 0x0
0264  6E0A     MOVWF 0xA, ACCESS
0266  0E00     MOVLW 0x0
0268  ECDC     CALL 0xFB8, 0
026A  F007     NOP
026C  0EED     MOVLW 0xED
026E  5C18     SUBWF 0x18, W, ACCESS
0270  0E01     MOVLW 0x1
0272  5819     SUBWFB 0x19, W, ACCESS
0274  A0D8     BTFSS STATUS, 0, ACCESS
0276  D0AC     BRA 0x3D0
0278  5007     MOVF 0x7, W, ACCESS
027A  E104     BNZ 0x284
027C  0E83     MOVLW 0x83
027E  5C06     SUBWF 0x6, W, ACCESS
0280  A0D8     BTFSS STATUS, 0, ACCESS
0282  D00E     BRA 0x2A0
0284  0E00     MOVLW 0x0
0286  EC55     CALL 0x10AA, 0
0288  F008     NOP
028A  0E00     MOVLW 0x0
028C  6E07     MOVWF 0x7, ACCESS
028E  0E00     MOVLW 0x0
0290  6E06     MOVWF 0x6, ACCESS
0292  0E00     MOVLW 0x0
0294  0100     MOVLB 0x0
0296  6F6E     MOVWF sta, BANKED
0298  0E00     MOVLW 0x0
029A  EC21     CALL 0x1042, 0
029C  F008     NOP
029E  D06E     BRA 0x37C
02A0  0E00     MOVLW 0x0
02A2  6E07     MOVWF 0x7, ACCESS
02A4  0E00     MOVLW 0x0
02A6  6E06     MOVWF 0x6, ACCESS
02A8  0E00     MOVLW 0x0
02AA  0100     MOVLB 0x0
02AC  6F6E     MOVWF sta, BANKED
02AE  0E00     MOVLW 0x0
02B0  EC21     CALL 0x1042, 0
02B2  F008     NOP
02B4  0E00     MOVLW 0x0
02B6  EC69     CALL 0x10D2, 0
02B8  F008     NOP
02BA  0E05     MOVLW 0x5
02BC  D78F     BRA 0x1DC
02BE  D088     BRA 0x3D0
02C0  0E00     MOVLW 0x0
02C2  EC55     CALL 0x10AA, 0
02C4  F008     NOP
02C6  0E00     MOVLW 0x0
02C8  0100     MOVLB 0x0
02CA  6F6E     MOVWF sta, BANKED
02CC  0E00     MOVLW 0x0
02CE  EC21     CALL 0x1042, 0
02D0  F008     NOP
02D2  0E00     MOVLW 0x0
02D4  6E07     MOVWF 0x7, ACCESS
02D6  0E00     MOVLW 0x0
02D8  6E06     MOVWF 0x6, ACCESS
02DA  0E07     MOVLW 0x7
02DC  D77F     BRA 0x1DC
02DE  D078     BRA 0x3D0
02E0  0E05     MOVLW 0x5
02E2  1803     XORWF SysRunData, W, ACCESS
02E4  A4D8     BTFSS STATUS, 2, ACCESS
02E6  D01B     BRA 0x31E
02E8  4A06     INFSNZ 0x6, F, ACCESS
02EA  2A07     INCF 0x7, F, ACCESS
02EC  0E00     MOVLW 0x0
02EE  ECDC     CALL 0xFB8, 0
02F0  F007     NOP
02F2  0EED     MOVLW 0xED
02F4  5C18     SUBWF 0x18, W, ACCESS
02F6  0E01     MOVLW 0x1
02F8  5819     SUBWFB 0x19, W, ACCESS
02FA  A0D8     BTFSS STATUS, 0, ACCESS
02FC  D069     BRA 0x3D0
02FE  0E00     MOVLW 0x0
0300  EC55     CALL 0x10AA, 0
0302  F008     NOP
0304  0E00     MOVLW 0x0
0306  6E07     MOVWF 0x7, ACCESS
0308  0E00     MOVLW 0x0
030A  6E06     MOVWF 0x6, ACCESS
030C  0E00     MOVLW 0x0
030E  0100     MOVLB 0x0
0310  6F6E     MOVWF sta, BANKED
0312  0E00     MOVLW 0x0
0314  EC21     CALL 0x1042, 0
0316  F008     NOP
0318  0E03     MOVLW 0x3
031A  D760     BRA 0x1DC
031C  D059     BRA 0x3D0
031E  0E03     MOVLW 0x3
0320  1803     XORWF SysRunData, W, ACCESS
0322  A4D8     BTFSS STATUS, 2, ACCESS
0324  D019     BRA 0x358
0326  4A0E     INFSNZ 0xE, F, ACCESS
0328  2A0F     INCF 0xF, F, ACCESS
032A  0EDC     MOVLW 0xDC
032C  5C0E     SUBWF 0xE, W, ACCESS
032E  0E05     MOVLW 0x5
0330  580F     SUBWFB 0xF, W, ACCESS
0332  A0D8     BTFSS STATUS, 0, ACCESS
0334  D04D     BRA 0x3D0
0336  0E00     MOVLW 0x0
0338  6E0F     MOVWF 0xF, ACCESS
033A  0E00     MOVLW 0x0
033C  6E0E     MOVWF 0xE, ACCESS
033E  0E00     MOVLW 0x0
0340  6E07     MOVWF 0x7, ACCESS
0342  0E00     MOVLW 0x0
0344  6E06     MOVWF 0x6, ACCESS
0346  0E00     MOVLW 0x0
0348  0100     MOVLB 0x0
034A  6F6E     MOVWF sta, BANKED
034C  0E00     MOVLW 0x0
034E  EC21     CALL 0x1042, 0
0350  F008     NOP
0352  0E01     MOVLW 0x1
0354  D743     BRA 0x1DC
0356  D03C     BRA 0x3D0
0358  0E04     MOVLW 0x4
035A  1803     XORWF SysRunData, W, ACCESS
035C  A4D8     BTFSS STATUS, 2, ACCESS
035E  D010     BRA 0x380
0360  0E00     MOVLW 0x0
0362  6E07     MOVWF 0x7, ACCESS
0364  0E00     MOVLW 0x0
0366  6E06     MOVWF 0x6, ACCESS
0368  0E00     MOVLW 0x0
036A  6E0B     MOVWF 0xB, ACCESS
036C  0E00     MOVLW 0x0
036E  6E0A     MOVWF 0xA, ACCESS
0370  0E00     MOVLW 0x0
0372  0100     MOVLB 0x0
0374  6F6E     MOVWF sta, BANKED
0376  0E00     MOVLW 0x0
0378  EC21     CALL 0x1042, 0
037A  F008     NOP
037C  0E00     MOVLW 0x0
037E  D72E     BRA 0x1DC
0380  0E06     MOVLW 0x6
0382  1803     XORWF SysRunData, W, ACCESS
0384  A4D8     BTFSS STATUS, 2, ACCESS
0386  D01C     BRA 0x3C0
0388  0EBC     MOVLW 0xBC
038A  5C06     SUBWF 0x6, W, ACCESS
038C  0E02     MOVLW 0x2
038E  5807     SUBWFB 0x7, W, ACCESS
0390  B0D8     BTFSC STATUS, 0, ACCESS
0392  D006     BRA 0x3A0
0394  0E00     MOVLW 0x0
0396  EC7D     CALL 0x10FA, 0
0398  F008     NOP
039A  4A06     INFSNZ 0x6, F, ACCESS
039C  2A07     INCF 0x7, F, ACCESS
039E  D018     BRA 0x3D0
03A0  0E07     MOVLW 0x7
03A2  6E03     MOVWF SysRunData, ACCESS
03A4  0E00     MOVLW 0x0
03A6  EC55     CALL 0x10AA, 0
03A8  F008     NOP
03AA  0E00     MOVLW 0x0
03AC  0100     MOVLB 0x0
03AE  6F6E     MOVWF sta, BANKED
03B0  0E00     MOVLW 0x0
03B2  EC21     CALL 0x1042, 0
03B4  F008     NOP
03B6  0E00     MOVLW 0x0
03B8  6E07     MOVWF 0x7, ACCESS
03BA  0E00     MOVLW 0x0
03BC  6E06     MOVWF 0x6, ACCESS
03BE  D008     BRA 0x3D0
03C0  0E03     MOVLW 0x3
03C2  1804     XORWF 0x4, W, ACCESS
03C4  B4D8     BTFSC STATUS, 2, ACCESS
03C6  D004     BRA 0x3D0
03C8  0E00     MOVLW 0x0
03CA  EC1C     CALL 0xE38, 0
03CC  F007     NOP
03CE  D000     BRA 0x3D0
03D0  A21A     BTFSS 0x1A, 1, ACCESS
03D2  D0A6     BRA 0x520
03D4  5004     MOVF 0x4, W, ACCESS
03D6  A4D8     BTFSS STATUS, 2, ACCESS
03D8  D04E     BRA 0x476
03DA  0EBC     MOVLW 0xBC
03DC  5C08     SUBWF 0x8, W, ACCESS
03DE  0E02     MOVLW 0x2
03E0  5809     SUBWFB 0x9, W, ACCESS
03E2  B0D8     BTFSC STATUS, 0, ACCESS
03E4  D038     BRA 0x456
03E6  0E01     MOVLW 0x1
03E8  EC69     CALL 0x10D2, 0
03EA  F008     NOP
03EC  4A08     INFSNZ 0x8, F, ACCESS
03EE  2A09     INCF 0x9, F, ACCESS
03F0  0E00     MOVLW 0x0
03F2  6E0D     MOVWF 0xD, ACCESS
03F4  0E00     MOVLW 0x0
03F6  6E0C     MOVWF 0xC, ACCESS
03F8  0E01     MOVLW 0x1
03FA  ECDC     CALL 0xFB8, 0
03FC  F007     NOP
03FE  0EED     MOVLW 0xED
0400  5C16     SUBWF 0x16, W, ACCESS
0402  0E01     MOVLW 0x1
0404  5817     SUBWFB 0x17, W, ACCESS
0406  A0D8     BTFSS STATUS, 0, ACCESS
0408  0012     RETURN 0
040A  5009     MOVF 0x9, W, ACCESS
040C  E104     BNZ 0x416
040E  0E83     MOVLW 0x83
0410  5C08     SUBWF 0x8, W, ACCESS
0412  A0D8     BTFSS STATUS, 0, ACCESS
0414  D010     BRA 0x436
0416  0E01     MOVLW 0x1
0418  EC55     CALL 0x10AA, 0
041A  F008     NOP
041C  0E00     MOVLW 0x0
041E  0100     MOVLB 0x0
0420  6F6E     MOVWF sta, BANKED
0422  0E01     MOVLW 0x1
0424  EC21     CALL 0x1042, 0
0426  F008     NOP
0428  0E00     MOVLW 0x0
042A  6E09     MOVWF 0x9, ACCESS
042C  0E00     MOVLW 0x0
042E  6E08     MOVWF 0x8, ACCESS
0430  0E02     MOVLW 0x2
0432  6E04     MOVWF 0x4, ACCESS
0434  0012     RETURN 0
0436  0E00     MOVLW 0x0
0438  6E09     MOVWF 0x9, ACCESS
043A  0E00     MOVLW 0x0
043C  6E08     MOVWF 0x8, ACCESS
043E  0E00     MOVLW 0x0
0440  0100     MOVLB 0x0
0442  6F6E     MOVWF sta, BANKED
0444  0E01     MOVLW 0x1
0446  EC21     CALL 0x1042, 0
0448  F008     NOP
044A  0E01     MOVLW 0x1
044C  EC7D     CALL 0x10FA, 0
044E  F008     NOP
0450  0E04     MOVLW 0x4
0452  6E04     MOVWF 0x4, ACCESS
0454  0012     RETURN 0
0456  0E01     MOVLW 0x1
0458  EC55     CALL 0x10AA, 0
045A  F008     NOP
045C  0E00     MOVLW 0x0
045E  0100     MOVLB 0x0
0460  6F6E     MOVWF sta, BANKED
0462  0E01     MOVLW 0x1
0464  EC21     CALL 0x1042, 0
0466  F008     NOP
0468  0E00     MOVLW 0x0
046A  6E09     MOVWF 0x9, ACCESS
046C  0E00     MOVLW 0x0
046E  6E08     MOVWF 0x8, ACCESS
0470  0E06     MOVLW 0x6
0472  6E04     MOVWF 0x4, ACCESS
0474  0012     RETURN 0
0476  0E04     MOVLW 0x4
0478  1804     XORWF 0x4, W, ACCESS
047A  A4D8     BTFSS STATUS, 2, ACCESS
047C  D01C     BRA 0x4B6
047E  4A08     INFSNZ 0x8, F, ACCESS
0480  2A09     INCF 0x9, F, ACCESS
0482  0E01     MOVLW 0x1
0484  ECDC     CALL 0xFB8, 0
0486  F007     NOP
0488  0EED     MOVLW 0xED
048A  5C16     SUBWF 0x16, W, ACCESS
048C  0E01     MOVLW 0x1
048E  5817     SUBWFB 0x17, W, ACCESS
0490  A0D8     BTFSS STATUS, 0, ACCESS
0492  0012     RETURN 0
0494  0E01     MOVLW 0x1
0496  EC55     CALL 0x10AA, 0
0498  F008     NOP
049A  0E00     MOVLW 0x0
049C  0100     MOVLB 0x0
049E  6F6E     MOVWF sta, BANKED
04A0  0E01     MOVLW 0x1
04A2  EC21     CALL 0x1042, 0
04A4  F008     NOP
04A6  0E00     MOVLW 0x0
04A8  6E09     MOVWF 0x9, ACCESS
04AA  0E00     MOVLW 0x0
04AC  6E08     MOVWF 0x8, ACCESS
04AE  0E01     MOVLW 0x1
04B0  EC1C     CALL 0xE38, 0
04B2  F007     NOP
04B4  0012     RETURN 0
04B6  0E03     MOVLW 0x3
04B8  1804     XORWF 0x4, W, ACCESS
04BA  A4D8     BTFSS STATUS, 2, ACCESS
04BC  D00D     BRA 0x4D8
04BE  0E00     MOVLW 0x0
04C0  6E11     MOVWF 0x11, ACCESS
04C2  0E00     MOVLW 0x0
04C4  6E10     MOVWF 0x10, ACCESS
04C6  0E00     MOVLW 0x0
04C8  0100     MOVLB 0x0
04CA  6F6E     MOVWF sta, BANKED
04CC  0E01     MOVLW 0x1
04CE  EC21     CALL 0x1042, 0
04D0  F008     NOP
04D2  0E01     MOVLW 0x1
04D4  6E04     MOVWF 0x4, ACCESS
04D6  0012     RETURN 0
04D8  0E07     MOVLW 0x7
04DA  1804     XORWF 0x4, W, ACCESS
04DC  A4D8     BTFSS STATUS, 2, ACCESS
04DE  D01C     BRA 0x518
04E0  0EBC     MOVLW 0xBC
04E2  5C08     SUBWF 0x8, W, ACCESS
04E4  0E02     MOVLW 0x2
04E6  5809     SUBWFB 0x9, W, ACCESS
04E8  B0D8     BTFSC STATUS, 0, ACCESS
04EA  D006     BRA 0x4F8
04EC  0E01     MOVLW 0x1
04EE  EC69     CALL 0x10D2, 0
04F0  F008     NOP
04F2  4A08     INFSNZ 0x8, F, ACCESS
04F4  2A09     INCF 0x9, F, ACCESS
04F6  0012     RETURN 0
04F8  0E06     MOVLW 0x6
04FA  6E04     MOVWF 0x4, ACCESS
04FC  0E01     MOVLW 0x1
04FE  EC55     CALL 0x10AA, 0
0500  F008     NOP
0502  0E00     MOVLW 0x0
0504  0100     MOVLB 0x0
0506  6F6E     MOVWF sta, BANKED
0508  0E01     MOVLW 0x1
050A  EC21     CALL 0x1042, 0
050C  F008     NOP
050E  0E00     MOVLW 0x0
0510  6E09     MOVWF 0x9, ACCESS
0512  0E00     MOVLW 0x0
0514  6E08     MOVWF 0x8, ACCESS
0516  0012     RETURN 0
0518  0E01     MOVLW 0x1
051A  EC1C     CALL 0xE38, 0
051C  F007     NOP
051E  0012     RETURN 0
0520  0E02     MOVLW 0x2
0522  1804     XORWF 0x4, W, ACCESS
0524  A4D8     BTFSS STATUS, 2, ACCESS
0526  D00F     BRA 0x546
0528  4A10     INFSNZ 0x10, F, ACCESS
052A  2A11     INCF 0x11, F, ACCESS
052C  5011     MOVF 0x11, W, ACCESS
052E  E104     BNZ 0x538
0530  0EFA     MOVLW 0xFA
0532  5C10     SUBWF 0x10, W, ACCESS
0534  A0D8     BTFSS STATUS, 0, ACCESS
0536  0012     RETURN 0
0538  0E00     MOVLW 0x0
053A  6E11     MOVWF 0x11, ACCESS
053C  0E00     MOVLW 0x0
053E  6E10     MOVWF 0x10, ACCESS
0540  0E01     MOVLW 0x1
0542  6E04     MOVWF 0x4, ACCESS
0544  0012     RETURN 0
0546  0404     DECF 0x4, W, ACCESS
0548  A4D8     BTFSS STATUS, 2, ACCESS
054A  D04E     BRA 0x5E8
054C  0EBC     MOVLW 0xBC
054E  5C08     SUBWF 0x8, W, ACCESS
0550  0E02     MOVLW 0x2
0552  5809     SUBWFB 0x9, W, ACCESS
0554  B0D8     BTFSC STATUS, 0, ACCESS
0556  D038     BRA 0x5C8
0558  0E01     MOVLW 0x1
055A  EC7D     CALL 0x10FA, 0
055C  F008     NOP
055E  4A08     INFSNZ 0x8, F, ACCESS
0560  2A09     INCF 0x9, F, ACCESS
0562  0E00     MOVLW 0x0
0564  6E0D     MOVWF 0xD, ACCESS
0566  0E00     MOVLW 0x0
0568  6E0C     MOVWF 0xC, ACCESS
056A  0E01     MOVLW 0x1
056C  ECDC     CALL 0xFB8, 0
056E  F007     NOP
0570  0EED     MOVLW 0xED
0572  5C16     SUBWF 0x16, W, ACCESS
0574  0E01     MOVLW 0x1
0576  5817     SUBWFB 0x17, W, ACCESS
0578  A0D8     BTFSS STATUS, 0, ACCESS
057A  0012     RETURN 0
057C  5009     MOVF 0x9, W, ACCESS
057E  E104     BNZ 0x588
0580  0E83     MOVLW 0x83
0582  5C08     SUBWF 0x8, W, ACCESS
0584  A0D8     BTFSS STATUS, 0, ACCESS
0586  D010     BRA 0x5A8
0588  0E01     MOVLW 0x1
058A  EC55     CALL 0x10AA, 0
058C  F008     NOP
058E  0E00     MOVLW 0x0
0590  6E09     MOVWF 0x9, ACCESS
0592  0E00     MOVLW 0x0
0594  6E08     MOVWF 0x8, ACCESS
0596  0E00     MOVLW 0x0
0598  0100     MOVLB 0x0
059A  6F6E     MOVWF sta, BANKED
059C  0E01     MOVLW 0x1
059E  EC21     CALL 0x1042, 0
05A0  F008     NOP
05A2  0E00     MOVLW 0x0
05A4  6E04     MOVWF 0x4, ACCESS
05A6  0012     RETURN 0
05A8  0E05     MOVLW 0x5
05AA  6E04     MOVWF 0x4, ACCESS
05AC  0E00     MOVLW 0x0
05AE  6E09     MOVWF 0x9, ACCESS
05B0  0E00     MOVLW 0x0
05B2  6E08     MOVWF 0x8, ACCESS
05B4  0E00     MOVLW 0x0
05B6  0100     MOVLB 0x0
05B8  6F6E     MOVWF sta, BANKED
05BA  0E01     MOVLW 0x1
05BC  EC21     CALL 0x1042, 0
05BE  F008     NOP
05C0  0E01     MOVLW 0x1
05C2  EC69     CALL 0x10D2, 0
05C4  F008     NOP
05C6  0012     RETURN 0
05C8  0E01     MOVLW 0x1
05CA  EC55     CALL 0x10AA, 0
05CC  F008     NOP
05CE  0E00     MOVLW 0x0
05D0  0100     MOVLB 0x0
05D2  6F6E     MOVWF sta, BANKED
05D4  0E00     MOVLW 0x0
05D6  EC21     CALL 0x1042, 0
05D8  F008     NOP
05DA  0E00     MOVLW 0x0
05DC  6E09     MOVWF 0x9, ACCESS
05DE  0E00     MOVLW 0x0
05E0  6E08     MOVWF 0x8, ACCESS
05E2  0E07     MOVLW 0x7
05E4  6E04     MOVWF 0x4, ACCESS
05E6  0012     RETURN 0
05E8  0E05     MOVLW 0x5
05EA  1804     XORWF 0x4, W, ACCESS
05EC  A4D8     BTFSS STATUS, 2, ACCESS
05EE  D01B     BRA 0x626
05F0  4A08     INFSNZ 0x8, F, ACCESS
05F2  2A09     INCF 0x9, F, ACCESS
05F4  0E01     MOVLW 0x1
05F6  ECDC     CALL 0xFB8, 0
05F8  F007     NOP
05FA  0EED     MOVLW 0xED
05FC  5C16     SUBWF 0x16, W, ACCESS
05FE  0E01     MOVLW 0x1
0600  5817     SUBWFB 0x17, W, ACCESS
0602  A0D8     BTFSS STATUS, 0, ACCESS
0604  0012     RETURN 0
0606  0E01     MOVLW 0x1
0608  EC55     CALL 0x10AA, 0
060A  F008     NOP
060C  0E00     MOVLW 0x0
060E  6E09     MOVWF 0x9, ACCESS
0610  0E00     MOVLW 0x0
0612  6E08     MOVWF 0x8, ACCESS
0614  0E00     MOVLW 0x0
0616  0100     MOVLB 0x0
0618  6F6E     MOVWF sta, BANKED
061A  0E01     MOVLW 0x1
061C  EC21     CALL 0x1042, 0
061E  F008     NOP
0620  0E03     MOVLW 0x3
0622  6E04     MOVWF 0x4, ACCESS
0624  0012     RETURN 0
0626  0E03     MOVLW 0x3
0628  1804     XORWF 0x4, W, ACCESS
062A  A4D8     BTFSS STATUS, 2, ACCESS
062C  D019     BRA 0x660
062E  4A10     INFSNZ 0x10, F, ACCESS
0630  2A11     INCF 0x11, F, ACCESS
0632  0EDC     MOVLW 0xDC
0634  5C10     SUBWF 0x10, W, ACCESS
0636  0E05     MOVLW 0x5
0638  5811     SUBWFB 0x11, W, ACCESS
063A  A0D8     BTFSS STATUS, 0, ACCESS
063C  0012     RETURN 0
063E  0E00     MOVLW 0x0
0640  6E11     MOVWF 0x11, ACCESS
0642  0E00     MOVLW 0x0
0644  6E10     MOVWF 0x10, ACCESS
0646  0E00     MOVLW 0x0
0648  6E09     MOVWF 0x9, ACCESS
064A  0E00     MOVLW 0x0
064C  6E08     MOVWF 0x8, ACCESS
064E  0E00     MOVLW 0x0
0650  0100     MOVLB 0x0
0652  6F6E     MOVWF sta, BANKED
0654  0E01     MOVLW 0x1
0656  EC21     CALL 0x1042, 0
0658  F008     NOP
065A  0E01     MOVLW 0x1
065C  6E04     MOVWF 0x4, ACCESS
065E  0012     RETURN 0
0660  0E04     MOVLW 0x4
0662  1804     XORWF 0x4, W, ACCESS
0664  A4D8     BTFSS STATUS, 2, ACCESS
0666  D011     BRA 0x68A
0668  0E00     MOVLW 0x0
066A  6E09     MOVWF 0x9, ACCESS
066C  0E00     MOVLW 0x0
066E  6E08     MOVWF 0x8, ACCESS
0670  0E00     MOVLW 0x0
0672  6E0D     MOVWF 0xD, ACCESS
0674  0E00     MOVLW 0x0
0676  6E0C     MOVWF 0xC, ACCESS
0678  0E00     MOVLW 0x0
067A  0100     MOVLB 0x0
067C  6F6E     MOVWF sta, BANKED
067E  0E01     MOVLW 0x1
0680  EC21     CALL 0x1042, 0
0682  F008     NOP
0684  0E00     MOVLW 0x0
0686  6E04     MOVWF 0x4, ACCESS
0688  0012     RETURN 0
068A  0E06     MOVLW 0x6
068C  1804     XORWF 0x4, W, ACCESS
068E  A4D8     BTFSS STATUS, 2, ACCESS
0690  D01C     BRA 0x6CA
0692  0EBC     MOVLW 0xBC
0694  5C08     SUBWF 0x8, W, ACCESS
0696  0E02     MOVLW 0x2
0698  5809     SUBWFB 0x9, W, ACCESS
069A  B0D8     BTFSC STATUS, 0, ACCESS
069C  D006     BRA 0x6AA
069E  0E01     MOVLW 0x1
06A0  EC7D     CALL 0x10FA, 0
06A2  F008     NOP
06A4  4A08     INFSNZ 0x8, F, ACCESS
06A6  2A09     INCF 0x9, F, ACCESS
06A8  0012     RETURN 0
06AA  0E07     MOVLW 0x7
06AC  6E04     MOVWF 0x4, ACCESS
06AE  0E01     MOVLW 0x1
06B0  EC55     CALL 0x10AA, 0
06B2  F008     NOP
06B4  0E00     MOVLW 0x0
06B6  0100     MOVLB 0x0
06B8  6F6E     MOVWF sta, BANKED
06BA  0E01     MOVLW 0x1
06BC  EC21     CALL 0x1042, 0
06BE  F008     NOP
06C0  0E00     MOVLW 0x0
06C2  6E09     MOVWF 0x9, ACCESS
06C4  0E00     MOVLW 0x0
06C6  6E08     MOVWF 0x8, ACCESS
06C8  0012     RETURN 0
06CA  0E03     MOVLW 0x3
06CC  1803     XORWF SysRunData, W, ACCESS
06CE  B4D8     BTFSC STATUS, 2, ACCESS
06D0  0012     RETURN 0
06D2  0E01     MOVLW 0x1
06D4  EC1C     CALL 0xE38, 0
06D6  F007     NOP
06D8  0012     RETURN 0
06DA  0012     RETURN 0
11C4  8C9B     BSF OSCTUNE, 6, ACCESS
11C6  0012     RETURN 0
1042  0100     MOVLB 0x0
1044  6F6F     MOVWF dir, BANKED
1046  0100     MOVLB 0x0
1048  516F     MOVF dir, W, BANKED
104A  0100     MOVLB 0x0
104C  A4D8     BTFSS STATUS, 2, ACCESS
104E  D008     BRA 0x1060
1050  0100     MOVLB 0x0
1052  056E     DECF sta, W, BANKED
1054  A4D8     BTFSS STATUS, 2, ACCESS
1056  D002     BRA 0x105C
1058  801B     BSF 0x1B, 0, ACCESS
105A  0012     RETURN 0
105C  901B     BCF 0x1B, 0, ACCESS
105E  0012     RETURN 0
1060  0100     MOVLB 0x0
1062  056F     DECF dir, W, BANKED
1064  A4D8     BTFSS STATUS, 2, ACCESS
1066  0012     RETURN 0
1068  0100     MOVLB 0x0
106A  056E     DECF sta, W, BANKED
106C  A4D8     BTFSS STATUS, 2, ACCESS
106E  D002     BRA 0x1074
1070  821B     BSF 0x1B, 1, ACCESS
1072  0012     RETURN 0
1074  921B     BCF 0x1B, 1, ACCESS
1076  0012     RETURN 0
1078  0012     RETURN 0
0FB8  0100     MOVLB 0x0
0FBA  6F70     MOVWF dir, BANKED
0FBC  0100     MOVLB 0x0
0FBE  5170     MOVF dir, W, BANKED
0FC0  0100     MOVLB 0x0
0FC2  A4D8     BTFSS STATUS, 2, ACCESS
0FC4  D00D     BRA 0xFE0
0FC6  5007     MOVF 0x7, W, ACCESS
0FC8  E104     BNZ 0xFD2
0FCA  0E32     MOVLW 0x32
0FCC  5C06     SUBWF 0x6, W, ACCESS
0FCE  A0D8     BTFSS STATUS, 0, ACCESS
0FD0  0012     RETURN 0
0FD2  0E01     MOVLW 0x1
0FD4  0100     MOVLB 0x0
0FD6  6F6E     MOVWF sta, BANKED
0FD8  0E00     MOVLW 0x0
0FDA  EC21     CALL 0x1042, 0
0FDC  F008     NOP
0FDE  0012     RETURN 0
0FE0  0100     MOVLB 0x0
0FE2  0570     DECF dir, W, BANKED
0FE4  A4D8     BTFSS STATUS, 2, ACCESS
0FE6  0012     RETURN 0
0FE8  5009     MOVF 0x9, W, ACCESS
0FEA  E104     BNZ 0xFF4
0FEC  0E32     MOVLW 0x32
0FEE  5C08     SUBWF 0x8, W, ACCESS
0FF0  A0D8     BTFSS STATUS, 0, ACCESS
0FF2  0012     RETURN 0
0FF4  0E01     MOVLW 0x1
0FF6  0100     MOVLB 0x0
0FF8  6F6E     MOVWF sta, BANKED
0FFA  0E01     MOVLW 0x1
0FFC  EC21     CALL 0x1042, 0
0FFE  F008     NOP
1000  0012     RETURN 0
1002  0012     RETURN 0
0E38  0100     MOVLB 0x0
0E3A  6F91     MOVWF dir, BANKED
0E3C  0100     MOVLB 0x0
0E3E  5191     MOVF dir, W, BANKED
0E40  0100     MOVLB 0x0
0E42  A4D8     BTFSS STATUS, 2, ACCESS
0E44  D015     BRA 0xE70
0E46  0E00     MOVLW 0x0
0E48  6E07     MOVWF 0x7, ACCESS
0E4A  0E00     MOVLW 0x0
0E4C  6E06     MOVWF 0x6, ACCESS
0E4E  4A0A     INFSNZ 0xA, F, ACCESS
0E50  2A0B     INCF 0xB, F, ACCESS
0E52  0EDD     MOVLW 0xDD
0E54  5C0A     SUBWF 0xA, W, ACCESS
0E56  0E05     MOVLW 0x5
0E58  580B     SUBWFB 0xB, W, ACCESS
0E5A  A0D8     BTFSS STATUS, 0, ACCESS
0E5C  0012     RETURN 0
0E5E  0E00     MOVLW 0x0
0E60  6E0B     MOVWF 0xB, ACCESS
0E62  0E00     MOVLW 0x0
0E64  6E0A     MOVWF 0xA, ACCESS
0E66  EC02     CALL 0x1004, 0
0E68  F008     NOP
0E6A  ECB2     CALL 0xF64, 0
0E6C  F007     NOP
0E6E  0012     RETURN 0
0E70  0100     MOVLB 0x0
0E72  0591     DECF dir, W, BANKED
0E74  A4D8     BTFSS STATUS, 2, ACCESS
0E76  0012     RETURN 0
0E78  0E00     MOVLW 0x0
0E7A  6E09     MOVWF 0x9, ACCESS
0E7C  0E00     MOVLW 0x0
0E7E  6E08     MOVWF 0x8, ACCESS
0E80  4A0C     INFSNZ 0xC, F, ACCESS
0E82  2A0D     INCF 0xD, F, ACCESS
0E84  0EDD     MOVLW 0xDD
0E86  5C0C     SUBWF 0xC, W, ACCESS
0E88  0E05     MOVLW 0x5
0E8A  580D     SUBWFB 0xD, W, ACCESS
0E8C  A0D8     BTFSS STATUS, 0, ACCESS
0E8E  0012     RETURN 0
0E90  0E00     MOVLW 0x0
0E92  6E0D     MOVWF 0xD, ACCESS
0E94  0E00     MOVLW 0x0
0E96  6E0C     MOVWF 0xC, ACCESS
0E98  EC02     CALL 0x1004, 0
0E9A  F008     NOP
0E9C  ECB2     CALL 0xF64, 0
0E9E  F007     NOP
0EA0  0012     RETURN 0
0EA2  0012     RETURN 0
1004  0E01     MOVLW 0x1
1006  ECCF     CALL 0x119E, 0
1008  F008     NOP
100A  0E00     MOVLW 0x0
100C  0100     MOVLB 0x0
100E  6F6E     MOVWF sta, BANKED
1010  0E00     MOVLW 0x0
1012  EC3D     CALL 0x107A, 0
1014  F008     NOP
1016  0E00     MOVLW 0x0
1018  0100     MOVLB 0x0
101A  6F6E     MOVWF sta, BANKED
101C  0E01     MOVLW 0x1
101E  EC3D     CALL 0x107A, 0
1020  F008     NOP
1022  9C77     BCF PIR5, 6, ACCESS
1024  8C76     BSF PIE5, 6, ACCESS
1026  8C78     BSF IPR5, 6, ACCESS
1028  0E20     MOVLW 0x20
102A  6E6F     MOVWF CANCON, ACCESS
102C  D000     BRA 0x102E
102E  386E     SWAPF CANSTAT, W, ACCESS
1030  32E8     RRCF WREG, F, ACCESS
1032  0B07     ANDLW 0x7
1034  06E8     DECF WREG, F, ACCESS
1036  A4D8     BTFSS STATUS, 2, ACCESS
1038  D7FA     BRA 0x102E
103A  9ED3     BCF OSCCON, 7, ACCESS
103C  0003     SLEEP
103E  F000     NOP
1040  0012     RETURN 0
06DC  0E00     MOVLW 0x0
06DE  0100     MOVLB 0x0
06E0  6F7B     MOVWF sum, BANKED
06E2  0E00     MOVLW 0x0
06E4  6F7C     MOVWF 0x7C, BANKED
06E6  0E00     MOVLW 0x0
06E8  6F7D     MOVWF 0x7D, BANKED
06EA  0E00     MOVLW 0x0
06EC  6F7E     MOVWF divisor, BANKED
06EE  0E00     MOVLW 0x0
06F0  0100     MOVLB 0x0
06F2  6F7A     MOVWF i, BANKED
06F4  D048     BRA 0x786
06F6  D04B     BRA 0x78E
0782  0100     MOVLB 0x0
0784  2B7A     INCF i, F, BANKED
0786  0E01     MOVLW 0x1
0788  0100     MOVLB 0x0
078A  657A     CPFSGT i, BANKED
078C  D7B5     BRA 0x6F8
06F8  0E00     MOVLW 0x0
06FA  0100     MOVLB 0x0
06FC  6F7F     MOVWF j, BANKED
06FE  0E1F     MOVLW 0x1F
0700  0100     MOVLB 0x0
0702  657F     CPFSGT j, BANKED
0704  D001     BRA 0x708
0706  D015     BRA 0x732
072C  0100     MOVLB 0x0
072E  2B7F     INCF j, F, BANKED
0730  D7E6     BRA 0x6FE
0708  0100     MOVLB 0x0
070A  517A     MOVF i, W, BANKED
070C  EC52     CALL 0xEA4, 0
070E  F007     NOP
0710  0100     MOVLB 0x0
0712  516E     MOVF sta, W, BANKED
0714  0100     MOVLB 0x0
0716  277B     ADDWF sum, F, BANKED
0718  0100     MOVLB 0x0
071A  516F     MOVF dir, W, BANKED
071C  0100     MOVLB 0x0
071E  237C     ADDWFC 0x7C, F, BANKED
0720  0E00     MOVLW 0x0
0722  0100     MOVLB 0x0
0724  237D     ADDWFC 0x7D, F, BANKED
0726  0E00     MOVLW 0x0
0728  0100     MOVLB 0x0
072A  237E     ADDWFC divisor, F, BANKED
0732  C07B     MOVFF sum, product
0734  F076     NOP
0736  C07C     MOVFF 0x7C, 0x77
0738  F077     NOP
073A  C07D     MOVFF 0x7D, 0x78
073C  F078     NOP
073E  C07E     MOVFF divisor, 0x79
0740  F079     NOP
0742  0E06     MOVLW 0x6
0744  D006     BRA 0x752
0746  0100     MOVLB 0x0
0748  90D8     BCF STATUS, 0, ACCESS
074A  3379     RRCF 0x79, F, BANKED
074C  3378     RRCF 0x78, F, BANKED
074E  3377     RRCF 0x77, F, BANKED
0750  3376     RRCF product, F, BANKED
0752  2EE8     DECFSZ WREG, F, ACCESS
0754  D7F8     BRA 0x746
0756  0100     MOVLB 0x0
0758  517A     MOVF i, W, BANKED
075A  0D02     MULLW 0x2
075C  0E12     MOVLW 0x12
075E  24F3     ADDWF PROD, W, ACCESS
0760  6ED9     MOVWF FSR2, ACCESS
0762  0E00     MOVLW 0x0
0764  20F4     ADDWFC PRODH, W, ACCESS
0766  6EDA     MOVWF FSR2H, ACCESS
0768  C076     MOVFF product, POSTINC2
076A  FFDE     NOP
076C  C077     MOVFF 0x77, POSTDEC2
076E  FFDD     NOP
0770  0E00     MOVLW 0x0
0772  0100     MOVLB 0x0
0774  6F7B     MOVWF sum, BANKED
0776  0E00     MOVLW 0x0
0778  6F7C     MOVWF 0x7C, BANKED
077A  0E00     MOVLW 0x0
077C  6F7D     MOVWF 0x7D, BANKED
077E  0E00     MOVLW 0x0
0780  6F7E     MOVWF divisor, BANKED
078E  A01B     BTFSS 0x1B, 0, ACCESS
0790  D03C     BRA 0x80A
0792  0E00     MOVLW 0x0
0794  0100     MOVLB 0x0
0796  6F7F     MOVWF j, BANKED
0798  0E1F     MOVLW 0x1F
079A  0100     MOVLB 0x0
079C  657F     CPFSGT j, BANKED
079E  D001     BRA 0x7A2
07A0  D014     BRA 0x7CA
07C4  0100     MOVLB 0x0
07C6  2B7F     INCF j, F, BANKED
07C8  D7E7     BRA 0x798
07A2  0E03     MOVLW 0x3
07A4  EC52     CALL 0xEA4, 0
07A6  F007     NOP
07A8  0100     MOVLB 0x0
07AA  516E     MOVF sta, W, BANKED
07AC  0100     MOVLB 0x0
07AE  277B     ADDWF sum, F, BANKED
07B0  0100     MOVLB 0x0
07B2  516F     MOVF dir, W, BANKED
07B4  0100     MOVLB 0x0
07B6  237C     ADDWFC 0x7C, F, BANKED
07B8  0E00     MOVLW 0x0
07BA  0100     MOVLB 0x0
07BC  237D     ADDWFC 0x7D, F, BANKED
07BE  0E00     MOVLW 0x0
07C0  0100     MOVLB 0x0
07C2  237E     ADDWFC divisor, F, BANKED
07CA  C07B     MOVFF sum, product
07CC  F076     NOP
07CE  C07C     MOVFF 0x7C, 0x77
07D0  F077     NOP
07D2  C07D     MOVFF 0x7D, 0x78
07D4  F078     NOP
07D6  C07E     MOVFF divisor, 0x79
07D8  F079     NOP
07DA  0E06     MOVLW 0x6
07DC  D006     BRA 0x7EA
07DE  0100     MOVLB 0x0
07E0  90D8     BCF STATUS, 0, ACCESS
07E2  3379     RRCF 0x79, F, BANKED
07E4  3378     RRCF 0x78, F, BANKED
07E6  3377     RRCF 0x77, F, BANKED
07E8  3376     RRCF product, F, BANKED
07EA  2EE8     DECFSZ WREG, F, ACCESS
07EC  D7F8     BRA 0x7DE
07EE  C076     MOVFF product, 0x18
07F0  F018     NOP
07F2  C077     MOVFF 0x77, 0x19
07F4  F019     NOP
07F6  0E00     MOVLW 0x0
07F8  0100     MOVLB 0x0
07FA  6F7B     MOVWF sum, BANKED
07FC  0E00     MOVLW 0x0
07FE  6F7C     MOVWF 0x7C, BANKED
0800  0E00     MOVLW 0x0
0802  6F7D     MOVWF 0x7D, BANKED
0804  0E00     MOVLW 0x0
0806  6F7E     MOVWF divisor, BANKED
0808  D005     BRA 0x814
080A  0E00     MOVLW 0x0
080C  6E19     MOVWF 0x19, ACCESS
080E  0E00     MOVLW 0x0
0810  6E18     MOVWF 0x18, ACCESS
0812  D000     BRA 0x814
0814  A21B     BTFSS 0x1B, 1, ACCESS
0816  D03C     BRA 0x890
0818  0E00     MOVLW 0x0
081A  0100     MOVLB 0x0
081C  6F7F     MOVWF j, BANKED
081E  0E1F     MOVLW 0x1F
0820  0100     MOVLB 0x0
0822  657F     CPFSGT j, BANKED
0824  D001     BRA 0x828
0826  D014     BRA 0x850
084A  0100     MOVLB 0x0
084C  2B7F     INCF j, F, BANKED
084E  D7E7     BRA 0x81E
0828  0E02     MOVLW 0x2
082A  EC52     CALL 0xEA4, 0
082C  F007     NOP
082E  0100     MOVLB 0x0
0830  516E     MOVF sta, W, BANKED
0832  0100     MOVLB 0x0
0834  277B     ADDWF sum, F, BANKED
0836  0100     MOVLB 0x0
0838  516F     MOVF dir, W, BANKED
083A  0100     MOVLB 0x0
083C  237C     ADDWFC 0x7C, F, BANKED
083E  0E00     MOVLW 0x0
0840  0100     MOVLB 0x0
0842  237D     ADDWFC 0x7D, F, BANKED
0844  0E00     MOVLW 0x0
0846  0100     MOVLB 0x0
0848  237E     ADDWFC divisor, F, BANKED
0850  C07B     MOVFF sum, product
0852  F076     NOP
0854  C07C     MOVFF 0x7C, 0x77
0856  F077     NOP
0858  C07D     MOVFF 0x7D, 0x78
085A  F078     NOP
085C  C07E     MOVFF divisor, 0x79
085E  F079     NOP
0860  0E06     MOVLW 0x6
0862  D006     BRA 0x870
0864  0100     MOVLB 0x0
0866  90D8     BCF STATUS, 0, ACCESS
0868  3379     RRCF 0x79, F, BANKED
086A  3378     RRCF 0x78, F, BANKED
086C  3377     RRCF 0x77, F, BANKED
086E  3376     RRCF product, F, BANKED
0870  2EE8     DECFSZ WREG, F, ACCESS
0872  D7F8     BRA 0x864
0874  C076     MOVFF product, 0x16
0876  F016     NOP
0878  C077     MOVFF 0x77, 0x17
087A  F017     NOP
087C  0E00     MOVLW 0x0
087E  0100     MOVLB 0x0
0880  6F7B     MOVWF sum, BANKED
0882  0E00     MOVLW 0x0
0884  6F7C     MOVWF 0x7C, BANKED
0886  0E00     MOVLW 0x0
0888  6F7D     MOVWF 0x7D, BANKED
088A  0E00     MOVLW 0x0
088C  6F7E     MOVWF divisor, BANKED
088E  0012     RETURN 0
0890  0E00     MOVLW 0x0
0892  6E17     MOVWF 0x17, ACCESS
0894  0E00     MOVLW 0x0
0896  6E16     MOVWF 0x16, ACCESS
0898  0012     RETURN 0
089A  0012     RETURN 0
---  E:/FangCunApply/Case/???????????¤°?/?ú??/PIC/V1.0/PAN.X/source/adc.c  ------------------------------
1180  6892     SETF TRISA, ACCESS
1182  9C93     BCF TRISB, 6, ACCESS
1184  D000     BRA 0x1186
1186  9E93     BCF TRISB, 7, ACCESS
1188  D000     BRA 0x118A
118A  0E0F     MOVLW 0xF
118C  010F     MOVLB 0xF
118E  6F5D     MOVWF 0x5D, BANKED
1190  0E00     MOVLW 0x0
1192  6EC1     MOVWF ADCON1, ACCESS
1194  0E89     MOVLW 0x89
1196  6EC0     MOVWF ADCON2, ACCESS
1198  0E01     MOVLW 0x1
119A  6EC2     MOVWF ADCON0, ACCESS
119C  0012     RETURN 0
0EA4  0100     MOVLB 0x0
0EA6  6F75     MOVWF channel, BANKED
0EA8  0E00     MOVLW 0x0
0EAA  0100     MOVLB 0x0
0EAC  6F74     MOVWF 0x74, BANKED
0EAE  0E00     MOVLW 0x0
0EB0  6F73     MOVWF ADC_Result, BANKED
0EB2  0E07     MOVLW 0x7
0EB4  0100     MOVLB 0x0
0EB6  6575     CPFSGT channel, BANKED
0EB8  D006     BRA 0xEC6
0EBA  0E00     MOVLW 0x0
0EBC  0100     MOVLB 0x0
0EBE  6F6F     MOVWF dir, BANKED
0EC0  0E00     MOVLW 0x0
0EC2  6F6E     MOVWF sta, BANKED
0EC4  0012     RETURN 0
0EC6  C075     MOVFF channel, dir
0EC8  F070     NOP
0ECA  0100     MOVLB 0x0
0ECC  4770     RLNCF dir, F, BANKED
0ECE  4770     RLNCF dir, F, BANKED
0ED0  50C2     MOVF ADCON0, W, ACCESS
0ED2  0100     MOVLB 0x0
0ED4  1970     XORWF dir, W, BANKED
0ED6  0B83     ANDLW 0x83
0ED8  1970     XORWF dir, W, BANKED
0EDA  6EC2     MOVWF ADCON0, ACCESS
0EDC  82C2     BSF ADCON0, 1, ACCESS
0EDE  D000     BRA RXF0SIDH
0EE0  B2C2     BTFSC ADCON0, 1, ACCESS
0EE2  D7FE     BRA RXF0SIDH
0EE4  CFC3     MOVFF ADRES, dir
0EE6  F070     NOP
0EE8  0EE0     MOVLW 0xE0
0EEA  0100     MOVLB 0x0
0EEC  1770     ANDWF dir, F, BANKED
0EEE  50C4     MOVF ADRESH, W, ACCESS
0EF0  0100     MOVLB 0x0
0EF2  6F71     MOVWF 0x71, BANKED
0EF4  0100     MOVLB 0x0
0EF6  5170     MOVF dir, W, BANKED
0EF8  0100     MOVLB 0x0
0EFA  6F73     MOVWF ADC_Result, BANKED
0EFC  C071     MOVFF 0x71, 0x74
0EFE  F074     NOP
0F00  C073     MOVFF ADC_Result, sta
0F02  F06E     NOP
0F04  C074     MOVFF 0x74, dir
0F06  F06F     NOP
0F08  0012     RETURN 0
0018  CFD8     MOVFF STATUS, 0x2F
001A  F02F     NOP
001C  CFE8     MOVFF WREG, 0x30
001E  F030     NOP
0020  CFE0     MOVFF BSR, 0x31
0022  F031     NOP
0024  CFFA     MOVFF PCLATH, 0x32
0026  F032     NOP
0028  CFFB     MOVFF PCLATU, 0x33
002A  F033     NOP
002C  CFE9     MOVFF FSR0, 0x34
002E  F034     NOP
0030  CFEA     MOVFF FSR0H, 0x35
0032  F035     NOP
0034  CFE1     MOVFF FSR1, 0x36
0036  F036     NOP
0038  CFE2     MOVFF FSR1H, 0x37
003A  F037     NOP
003C  CFD9     MOVFF FSR2, 0x38
003E  F038     NOP
0040  CFDA     MOVFF FSR2H, 0x39
0042  F039     NOP
0044  CFF3     MOVFF PROD, 0x3A
0046  F03A     NOP
0048  CFF4     MOVFF PRODH, 0x3B
004A  F03B     NOP
004C  CFF6     MOVFF TBLPTR, 0x3C
004E  F03C     NOP
0050  CFF7     MOVFF TBLPTRH, 0x3D
0052  F03D     NOP
0054  CFF8     MOVFF TBLPTRU, 0x3E
0056  F03E     NOP
0058  CFF5     MOVFF TABLAT, 0x3F
005A  F03F     NOP
0F0A  0012     RETURN 0
107A  0100     MOVLB 0x0
107C  6F6F     MOVWF dir, BANKED
107E  0100     MOVLB 0x0
1080  516E     MOVF sta, W, BANKED
1082  0100     MOVLB 0x0
1084  B4D8     BTFSC STATUS, 2, ACCESS
1086  D008     BRA 0x1098
1088  0100     MOVLB 0x0
108A  056F     DECF dir, W, BANKED
108C  A4D8     BTFSS STATUS, 2, ACCESS
108E  D002     BRA 0x1094
1090  8C8A     BSF LATB, 6, ACCESS
1092  0012     RETURN 0
1094  8E8A     BSF LATB, 7, ACCESS
1096  0012     RETURN 0
1098  0100     MOVLB 0x0
109A  056F     DECF dir, W, BANKED
109C  A4D8     BTFSS STATUS, 2, ACCESS
109E  D002     BRA 0x10A4
10A0  9C8A     BCF LATB, 6, ACCESS
10A2  0012     RETURN 0
10A4  9E8A     BCF LATB, 7, ACCESS
10A6  0012     RETURN 0
10A8  0012     RETURN 0
---  C:/Program Files (x86)/Microchip/xc8/v1.34/sources/common/lldiv.c  ---------------------------------
1:             // long unsigned unsigned division
2:             
3:             unsigned long int
4:             #ifdef __PICC__
5:             #warning TODO: update cgpic and this file to use the other prototype
6:             __lldiv(unsigned long int divisor, unsigned long int dividend)
7:             #else
8:             __lldiv(unsigned long int dividend, unsigned long int divisor)
9:             #endif
10:            {
11:            	unsigned long int	quotient;
12:            	unsigned char	counter;
13:            
14:            	quotient = 0;
0B5A  0E00     MOVLW 0x0
0B5C  0100     MOVLB 0x0
0B5E  6F82     MOVWF quotient, BANKED
0B60  0E00     MOVLW 0x0
0B62  6F83     MOVWF 0x83, BANKED
0B64  0E00     MOVLW 0x0
0B66  6F84     MOVWF 0x84, BANKED
0B68  0E00     MOVLW 0x0
0B6A  6F85     MOVWF 0x85, BANKED
15:            	if(divisor != 0) {
0B6C  0100     MOVLB 0x0
0B6E  517E     MOVF divisor, W, BANKED
0B70  0100     MOVLB 0x0
0B72  117F     IORWF j, W, BANKED
0B74  0100     MOVLB 0x0
0B76  1180     IORWF 0x80, W, BANKED
0B78  0100     MOVLB 0x0
0B7A  1181     IORWF 0x81, W, BANKED
0B7C  B4D8     BTFSC STATUS, 2, ACCESS
0B7E  D047     BRA 0xC0E
16:            		counter = 1;
0B80  0E01     MOVLW 0x1
0B82  0100     MOVLB 0x0
0B84  6F86     MOVWF counter, BANKED
17:            		while((divisor & 0x80000000UL) == 0) {
0B86  D009     BRA 0xB9A
0B9A  0100     MOVLB 0x0
0B9C  BF81     BTFSC 0x81, 7, BANKED
0B9E  D002     BRA 0xBA4
0BA0  D7F3     BRA 0xB88
0BA2  D000     BRA 0xBA4
18:            			divisor <<= 1;
0B88  0100     MOVLB 0x0
0B8A  90D8     BCF STATUS, 0, ACCESS
0B8C  377E     RLCF divisor, F, BANKED
0B8E  377F     RLCF j, F, BANKED
0B90  3780     RLCF 0x80, F, BANKED
0B92  3781     RLCF 0x81, F, BANKED
19:            			counter++;
0B94  0100     MOVLB 0x0
0B96  2B86     INCF counter, F, BANKED
0B98  D000     BRA 0xB9A
20:            		}
21:            		do {
22:            			quotient <<= 1;
0BA4  0100     MOVLB 0x0
0BA6  90D8     BCF STATUS, 0, ACCESS
0BA8  3782     RLCF quotient, F, BANKED
0BAA  3783     RLCF 0x83, F, BANKED
0BAC  3784     RLCF 0x84, F, BANKED
0BAE  3785     RLCF 0x85, F, BANKED
23:            			if(divisor <= dividend) {
0BB0  0100     MOVLB 0x0
0BB2  517E     MOVF divisor, W, BANKED
0BB4  0100     MOVLB 0x0
0BB6  5D7A     SUBWF i, W, BANKED
0BB8  0100     MOVLB 0x0
0BBA  517F     MOVF j, W, BANKED
0BBC  0100     MOVLB 0x0
0BBE  597B     SUBWFB sum, W, BANKED
0BC0  0100     MOVLB 0x0
0BC2  5180     MOVF 0x80, W, BANKED
0BC4  0100     MOVLB 0x0
0BC6  597C     SUBWFB 0x7C, W, BANKED
0BC8  0100     MOVLB 0x0
0BCA  5181     MOVF 0x81, W, BANKED
0BCC  0100     MOVLB 0x0
0BCE  597D     SUBWFB 0x7D, W, BANKED
0BD0  A0D8     BTFSS STATUS, 0, ACCESS
0BD2  D013     BRA 0xBFA
24:            				dividend -= divisor;
0BD4  0100     MOVLB 0x0
0BD6  517E     MOVF divisor, W, BANKED
0BD8  0100     MOVLB 0x0
0BDA  5F7A     SUBWF i, F, BANKED
0BDC  0100     MOVLB 0x0
0BDE  517F     MOVF j, W, BANKED
0BE0  0100     MOVLB 0x0
0BE2  5B7B     SUBWFB sum, F, BANKED
0BE4  0100     MOVLB 0x0
0BE6  5180     MOVF 0x80, W, BANKED
0BE8  0100     MOVLB 0x0
0BEA  5B7C     SUBWFB 0x7C, F, BANKED
0BEC  0100     MOVLB 0x0
0BEE  5181     MOVF 0x81, W, BANKED
0BF0  0100     MOVLB 0x0
0BF2  5B7D     SUBWFB 0x7D, F, BANKED
25:            				quotient |= 1;
0BF4  0100     MOVLB 0x0
0BF6  8182     BSF quotient, 0, BANKED
0BF8  D000     BRA 0xBFA
26:            			}
27:            			divisor >>= 1;
0BFA  0100     MOVLB 0x0
0BFC  90D8     BCF STATUS, 0, ACCESS
0BFE  3381     RRCF 0x81, F, BANKED
0C00  3380     RRCF 0x80, F, BANKED
0C02  337F     RRCF j, F, BANKED
0C04  337E     RRCF divisor, F, BANKED
28:            		} while(--counter != 0);
0C06  0100     MOVLB 0x0
0C08  2F86     DECFSZ counter, F, BANKED
0C0A  D7CC     BRA 0xBA4
0C0C  D000     BRA 0xC0E
29:            	}
30:            	return quotient;
0C0E  C082     MOVFF quotient, i
0C10  F07A     NOP
0C12  C083     MOVFF 0x83, sum
0C14  F07B     NOP
0C16  C084     MOVFF 0x84, 0x7C
0C18  F07C     NOP
0C1A  C085     MOVFF 0x85, 0x7D
0C1C  F07D     NOP
31:            }
0C1E  0012     RETURN 0
---  C:/Program Files (x86)/Microchip/xc8/v1.34/sources/common/Umul32.c  --------------------------------
1:             // 32 x 32 bit multiplication with 32 bit result
2:             #ifdef _PIC18
3:             #define _Has_hardware_multiply 1
4:             #else
5:             #define _Has_hardware_multiply 0
6:             #endif
7:             
8:             #if defined(_PIC14E) || defined(_PIC18)
9:             #define _Has_large_call_stack 1
10:            #else
11:            #define _Has_large_call_stack 0
12:            #endif
13:            
14:            unsigned long
15:            __lmul(unsigned long multiplier, unsigned long multiplicand)
16:            {
17:            	unsigned long product;
18:            
19:            #define LOWBYTE(x)  (*(unsigned char *)(&x))
20:            #define LMIDBYTE(x) (*(((unsigned char *)(&x))+1))
21:            #define HMIDBYTE(x) (*(((unsigned char *)(&x))+2))
22:            #define HIGHBYTE(x) (*(((unsigned char *)(&x))+3))
23:            
24:            #if (_Has_hardware_multiply || _Has_large_call_stack) && defined(__OPTIMIZE_SPEED__)
25:            	{
26:            
27:            #define USE_SHRINK
28:            
29:            /*
30:            a 32-bit multiply can be decomposed into the sum of ten 8-bit multiplies
31:                         a  b  c  d
32:            *            e  f  g  h
33:            -----------------------
34:                       |         dh
35:                       |      ch  0
36:                       |   bh  0  0
37:                       |ah  0  0  0
38:                       |      dg  0
39:                       |   cg  0  0
40:                       |bg  0  0  0
41:                     ag| 0  0  0  0 (we ignore this intermediate product
42:                                     because it does not affect the low 32 bits of the result)
43:                       |   df  0  0
44:                       |cf  0  0  0
45:                     bf| 0  0  0  0 (ignore)
46:                  af  0| 0  0  0  0 (ignore)
47:                       |de  0  0  0
48:                     ce| 0  0  0  0 (ignore)
49:                  be  0| 0  0  0  0 (ignore)
50:            +  ae  0  0| 0  0  0  0 (ignore)
51:            =======================
52:             */
53:            		product =  (unsigned int)LOWBYTE(multiplier) * LOWBYTE(multiplicand);
54:            
55:            #if defined(USE_MASKS)
56:            		product += ((unsigned long)
57:            			     ((unsigned int)LOWBYTE(multiplier) * LMIDBYTE(multiplicand))
58:            			     +
59:            			     ((unsigned int)LMIDBYTE(multiplier) * LOWBYTE(multiplicand)))
60:            			<< 8;
61:            
62:            		product += ((unsigned long)
63:            			    ((unsigned int)LOWBYTE(multiplier) * HMIDBYTE(multiplicand))
64:            			    +
65:            			    ((unsigned int)LMIDBYTE(multiplier) * LMIDBYTE(multiplicand))
66:            			    +
67:            			    ((unsigned int)HMIDBYTE(multiplier) * LOWBYTE(multiplicand)))
68:            			<< 16;
69:            
70:            		/* cast to smaller type to avoid adding high bits just to discard */
71:            		product += ((unsigned long)
72:            			    (unsigned char)
73:            			    ((unsigned int)LOWBYTE(multiplier) * HIGHBYTE(multiplicand))
74:            			    +
75:            			    (unsigned char)
76:            			    ((unsigned int)LMIDBYTE(multiplier) * HMIDBYTE(multiplicand))
77:            			    +
78:            			    (unsigned char)
79:            			    ((unsigned int)HMIDBYTE(multiplier) * LMIDBYTE(multiplicand))
80:            			    +
81:            			    (unsigned char)
82:            			    ((unsigned int)HIGHBYTE(multiplier) * LOWBYTE(multiplicand)))
83:            			<< 24;
84:            
85:            #elif defined(USE_SHRINK)
86:            		/* add direct to upper bytes, rather than shift and add all bytes */
87:            		*((unsigned short long*)(((unsigned char*)&product)+1)) +=
88:            			((unsigned int)LOWBYTE(multiplier) * LMIDBYTE(multiplicand));
89:            		*((unsigned short long*)(((unsigned char*)&product)+1)) +=
90:            			((unsigned int)LMIDBYTE(multiplier) * LOWBYTE(multiplicand));
91:            
92:            
93:            		*((unsigned int*)(((unsigned char*)&product)+2)) +=
94:            			((unsigned int)LOWBYTE(multiplier) * HMIDBYTE(multiplicand));
95:            		*((unsigned int*)(((unsigned char*)&product)+2)) +=
96:            			((unsigned int)LMIDBYTE(multiplier) * LMIDBYTE(multiplicand));
97:            		*((unsigned int*)(((unsigned char*)&product)+2)) +=
98:            			((unsigned int)HMIDBYTE(multiplier) * LOWBYTE(multiplicand));
99:            
100:           		*(((unsigned char*)&product)+3) +=
101:           			(unsigned char)
102:           			((unsigned int)LOWBYTE(multiplier) * HIGHBYTE(multiplicand));
103:           		*(((unsigned char*)&product)+3) +=
104:           			(unsigned char)
105:           			((unsigned int)LMIDBYTE(multiplier) * HMIDBYTE(multiplicand));
106:           		*(((unsigned char*)&product)+3) +=
107:           			(unsigned char)
108:           			((unsigned int)HMIDBYTE(multiplier) * LMIDBYTE(multiplicand));
109:           		*(((unsigned char*)&product)+3) +=
110:           			(unsigned char)
111:           			((unsigned int)HIGHBYTE(multiplier) * LOWBYTE(multiplicand));
112:           
113:           #else
114:           #error No method chosen
115:           #endif
116:           	}
117:           #else
118:           
119:           	product = 0;
0D4E  0E00     MOVLW 0x0
0D50  0100     MOVLB 0x0
0D52  6F76     MOVWF product, BANKED
0D54  0E00     MOVLW 0x0
0D56  6F77     MOVWF 0x77, BANKED
0D58  0E00     MOVLW 0x0
0D5A  6F78     MOVWF 0x78, BANKED
0D5C  0E00     MOVLW 0x0
0D5E  6F79     MOVWF 0x79, BANKED
0D60  D000     BRA 0xD62
120:           	do {
121:           		if(multiplier & 1)
0D62  0100     MOVLB 0x0
0D64  A16E     BTFSS sta, 0, BANKED
0D66  D011     BRA 0xD8A
122:           			product += multiplicand;
0D68  0100     MOVLB 0x0
0D6A  5172     MOVF multiplicand, W, BANKED
0D6C  0100     MOVLB 0x0
0D6E  2776     ADDWF product, F, BANKED
0D70  0100     MOVLB 0x0
0D72  5173     MOVF ADC_Result, W, BANKED
0D74  0100     MOVLB 0x0
0D76  2377     ADDWFC 0x77, F, BANKED
0D78  0100     MOVLB 0x0
0D7A  5174     MOVF 0x74, W, BANKED
0D7C  0100     MOVLB 0x0
0D7E  2378     ADDWFC 0x78, F, BANKED
0D80  0100     MOVLB 0x0
0D82  5175     MOVF channel, W, BANKED
0D84  0100     MOVLB 0x0
0D86  2379     ADDWFC 0x79, F, BANKED
0D88  D000     BRA 0xD8A
123:           		multiplicand <<= 1;
0D8A  0100     MOVLB 0x0
0D8C  90D8     BCF STATUS, 0, ACCESS
0D8E  3772     RLCF multiplicand, F, BANKED
0D90  3773     RLCF ADC_Result, F, BANKED
0D92  3774     RLCF 0x74, F, BANKED
0D94  3775     RLCF channel, F, BANKED
124:           		multiplier >>= 1;
0D96  0100     MOVLB 0x0
0D98  90D8     BCF STATUS, 0, ACCESS
0D9A  3371     RRCF 0x71, F, BANKED
0D9C  3370     RRCF dir, F, BANKED
0D9E  336F     RRCF dir, F, BANKED
0DA0  336E     RRCF sta, F, BANKED
125:           	} while(multiplier != 0);
0DA2  0100     MOVLB 0x0
0DA4  516E     MOVF sta, W, BANKED
0DA6  0100     MOVLB 0x0
0DA8  116F     IORWF dir, W, BANKED
0DAA  0100     MOVLB 0x0
0DAC  1170     IORWF dir, W, BANKED
0DAE  0100     MOVLB 0x0
0DB0  1171     IORWF 0x71, W, BANKED
0DB2  A4D8     BTFSS STATUS, 2, ACCESS
0DB4  D7D6     BRA 0xD62
126:           
127:           #endif
128:           	return product;
0DB6  C076     MOVFF product, sta
0DB8  F06E     NOP
0DBA  C077     MOVFF 0x77, dir
0DBC  F06F     NOP
0DBE  C078     MOVFF 0x78, dir
0DC0  F070     NOP
0DC2  C079     MOVFF 0x79, 0x71
0DC4  F071     NOP
129:           }
0DC6  0012     RETURN 0
---  C:/Program Files (x86)/Microchip/xc8/v1.34/include/pic18f25k80.h  ----------------------------------
1:             // Version 1.34
2:             // Generated 16/02/2015 GMT
3:             
4:             /*
5:              * Copyright 漏 2015, Microchip Technology Inc. and its subsidiaries ("Microchip")
6:              * All rights reserved.
7:              * 
8:              * This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
9:              * 
10:             * Redistribution and use in source and binary forms, with or without modification, are
11:             * permitted provided that the following conditions are met:
12:             * 
13:             *     1. Redistributions of source code must retain the above copyright notice, this list of
14:             *        conditions and the following disclaimer.
15:             * 
16:             *     2. Redistributions in binary form must reproduce the above copyright notice, this list
17:             *        of conditions and the following disclaimer in the documentation and/or other
18:             *        materials provided with the distribution.
19:             * 
20:             *     3. Microchip's name may not be used to endorse or promote products derived from this
21:             *        software without specific prior written permission.
22:             * 
23:             * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
24:             * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
25:             * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
26:             * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
27:             * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
28:             * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
29:             * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
30:             * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31:             *  */
32:            
33:            #ifndef _PIC18F25K80_H_
34:            #define _PIC18F25K80_H_
35:            
36:            /*
37:             * C Header file for the Microchip PIC Microcontroller
38:             * PIC18F25K80
39:             *  */
40:            #ifndef __XC8
41:            #warning Header file pic18f25k80.h included directly. Use #include <xc.h> instead.
42:            #endif
43:            
44:            /*
45:             * Register Definitions
46:             *  */
47:            
48:            // Register: RXERRCNT
49:            extern volatile unsigned char           RXERRCNT            @ 0xE41;
50:            #ifndef _LIB_BUILD
51:            asm("RXERRCNT equ 0E41h");
52:            #endif
53:            // bitfield definitions
54:            typedef union {
55:                struct {
56:                    unsigned REC                    :8;
57:                };
58:                struct {
59:                    unsigned REC0                   :1;
60:                    unsigned REC1                   :1;
61:                    unsigned REC2                   :1;
62:                    unsigned REC3                   :1;
63:                    unsigned REC4                   :1;
64:                    unsigned REC5                   :1;
65:                    unsigned REC6                   :1;
66:                    unsigned REC7                   :1;
67:                };
68:            } RXERRCNTbits_t;
69:            extern volatile RXERRCNTbits_t RXERRCNTbits @ 0xE41;
70:            // bitfield macros
71:            #define _RXERRCNT_REC_POSN                                  0x0
72:            #define _RXERRCNT_REC_POSITION                              0x0
73:            #define _RXERRCNT_REC_SIZE                                  0x8
74:            #define _RXERRCNT_REC_LENGTH                                0x8
75:            #define _RXERRCNT_REC_MASK                                  0xFF
76:            #define _RXERRCNT_REC0_POSN                                 0x0
77:            #define _RXERRCNT_REC0_POSITION                             0x0
78:            #define _RXERRCNT_REC0_SIZE                                 0x1
79:            #define _RXERRCNT_REC0_LENGTH                               0x1
80:            #define _RXERRCNT_REC0_MASK                                 0x1
81:            #define _RXERRCNT_REC1_POSN                                 0x1
82:            #define _RXERRCNT_REC1_POSITION                             0x1
83:            #define _RXERRCNT_REC1_SIZE                                 0x1
84:            #define _RXERRCNT_REC1_LENGTH                               0x1
85:            #define _RXERRCNT_REC1_MASK                                 0x2
86:            #define _RXERRCNT_REC2_POSN                                 0x2
87:            #define _RXERRCNT_REC2_POSITION                             0x2
88:            #define _RXERRCNT_REC2_SIZE                                 0x1
89:            #define _RXERRCNT_REC2_LENGTH                               0x1
90:            #define _RXERRCNT_REC2_MASK                                 0x4
91:            #define _RXERRCNT_REC3_POSN                                 0x3
92:            #define _RXERRCNT_REC3_POSITION                             0x3
93:            #define _RXERRCNT_REC3_SIZE                                 0x1
94:            #define _RXERRCNT_REC3_LENGTH                               0x1
95:            #define _RXERRCNT_REC3_MASK                                 0x8
96:            #define _RXERRCNT_REC4_POSN                                 0x4
97:            #define _RXERRCNT_REC4_POSITION                             0x4
98:            #define _RXERRCNT_REC4_SIZE                                 0x1
99:            #define _RXERRCNT_REC4_LENGTH                               0x1
100:           #define _RXERRCNT_REC4_MASK                                 0x10
101:           #define _RXERRCNT_REC5_POSN                                 0x5
102:           #define _RXERRCNT_REC5_POSITION                             0x5
103:           #define _RXERRCNT_REC5_SIZE                                 0x1
104:           #define _RXERRCNT_REC5_LENGTH                               0x1
105:           #define _RXERRCNT_REC5_MASK                                 0x20
106:           #define _RXERRCNT_REC6_POSN                                 0x6
107:           #define _RXERRCNT_REC6_POSITION                             0x6
108:           #define _RXERRCNT_REC6_SIZE                                 0x1
109:           #define _RXERRCNT_REC6_LENGTH                               0x1
110:           #define _RXERRCNT_REC6_MASK                                 0x40
111:           #define _RXERRCNT_REC7_POSN                                 0x7
112:           #define _RXERRCNT_REC7_POSITION                             0x7
113:           #define _RXERRCNT_REC7_SIZE                                 0x1
114:           #define _RXERRCNT_REC7_LENGTH                               0x1
115:           #define _RXERRCNT_REC7_MASK                                 0x80
116:           
117:           // Register: TXERRCNT
118:           extern volatile unsigned char           TXERRCNT            @ 0xE42;
119:           #ifndef _LIB_BUILD
120:           asm("TXERRCNT equ 0E42h");
121:           #endif
122:           // bitfield definitions
123:           typedef union {
124:               struct {
125:                   unsigned TEC                    :8;
126:               };
127:               struct {
128:                   unsigned TEC0                   :1;
129:                   unsigned TEC1                   :1;
130:                   unsigned TEC2                   :1;
131:                   unsigned TEC3                   :1;
132:                   unsigned TEC4                   :1;
133:                   unsigned TEC5                   :1;
134:                   unsigned TEC6                   :1;
135:                   unsigned TEC7                   :1;
136:               };
137:           } TXERRCNTbits_t;
138:           extern volatile TXERRCNTbits_t TXERRCNTbits @ 0xE42;
139:           // bitfield macros
140:           #define _TXERRCNT_TEC_POSN                                  0x0
141:           #define _TXERRCNT_TEC_POSITION                              0x0
142:           #define _TXERRCNT_TEC_SIZE                                  0x8
143:           #define _TXERRCNT_TEC_LENGTH                                0x8
144:           #define _TXERRCNT_TEC_MASK                                  0xFF
145:           #define _TXERRCNT_TEC0_POSN                                 0x0
146:           #define _TXERRCNT_TEC0_POSITION                             0x0
147:           #define _TXERRCNT_TEC0_SIZE                                 0x1
148:           #define _TXERRCNT_TEC0_LENGTH                               0x1
149:           #define _TXERRCNT_TEC0_MASK                                 0x1
150:           #define _TXERRCNT_TEC1_POSN                                 0x1
151:           #define _TXERRCNT_TEC1_POSITION                             0x1
152:           #define _TXERRCNT_TEC1_SIZE                                 0x1
153:           #define _TXERRCNT_TEC1_LENGTH                               0x1
154:           #define _TXERRCNT_TEC1_MASK                                 0x2
155:           #define _TXERRCNT_TEC2_POSN                                 0x2
156:           #define _TXERRCNT_TEC2_POSITION                             0x2
157:           #define _TXERRCNT_TEC2_SIZE                                 0x1
158:           #define _TXERRCNT_TEC2_LENGTH                               0x1
159:           #define _TXERRCNT_TEC2_MASK                                 0x4
160:           #define _TXERRCNT_TEC3_POSN                                 0x3
161:           #define _TXERRCNT_TEC3_POSITION                             0x3
162:           #define _TXERRCNT_TEC3_SIZE                                 0x1
163:           #define _TXERRCNT_TEC3_LENGTH                               0x1
164:           #define _TXERRCNT_TEC3_MASK                                 0x8
165:           #define _TXERRCNT_TEC4_POSN                                 0x4
166:           #define _TXERRCNT_TEC4_POSITION                             0x4
167:           #define _TXERRCNT_TEC4_SIZE                                 0x1
168:           #define _TXERRCNT_TEC4_LENGTH                               0x1
169:           #define _TXERRCNT_TEC4_MASK                                 0x10
170:           #define _TXERRCNT_TEC5_POSN                                 0x5
171:           #define _TXERRCNT_TEC5_POSITION                             0x5
172:           #define _TXERRCNT_TEC5_SIZE                                 0x1
173:           #define _TXERRCNT_TEC5_LENGTH                               0x1
174:           #define _TXERRCNT_TEC5_MASK                                 0x20
175:           #define _TXERRCNT_TEC6_POSN                                 0x6
176:           #define _TXERRCNT_TEC6_POSITION                             0x6
177:           #define _TXERRCNT_TEC6_SIZE                                 0x1
178:           #define _TXERRCNT_TEC6_LENGTH                               0x1
179:           #define _TXERRCNT_TEC6_MASK                                 0x40
180:           #define _TXERRCNT_TEC7_POSN                                 0x7
181:           #define _TXERRCNT_TEC7_POSITION                             0x7
182:           #define _TXERRCNT_TEC7_SIZE                                 0x1
183:           #define _TXERRCNT_TEC7_LENGTH                               0x1
184:           #define _TXERRCNT_TEC7_MASK                                 0x80
185:           
186:           // Register: BRGCON1
187:           extern volatile unsigned char           BRGCON1             @ 0xE43;
188:           #ifndef _LIB_BUILD
189:           asm("BRGCON1 equ 0E43h");
190:           #endif
191:           // bitfield definitions
192:           typedef union {
193:               struct {
194:                   unsigned BRP                    :6;
195:                   unsigned SJW                    :2;
196:               };
197:               struct {
198:                   unsigned BRP0                   :1;
199:                   unsigned BRP1                   :1;
200:                   unsigned BRP2                   :1;
201:                   unsigned BRP3                   :1;
202:                   unsigned BRP4                   :1;
203:                   unsigned BRP5                   :1;
204:                   unsigned SJW0                   :1;
205:                   unsigned SJW1                   :1;
206:               };
207:           } BRGCON1bits_t;
208:           extern volatile BRGCON1bits_t BRGCON1bits @ 0xE43;
209:           // bitfield macros
210:           #define _BRGCON1_BRP_POSN                                   0x0
211:           #define _BRGCON1_BRP_POSITION                               0x0
212:           #define _BRGCON1_BRP_SIZE                                   0x6
213:           #define _BRGCON1_BRP_LENGTH                                 0x6
214:           #define _BRGCON1_BRP_MASK                                   0x3F
215:           #define _BRGCON1_SJW_POSN                                   0x6
216:           #define _BRGCON1_SJW_POSITION                               0x6
217:           #define _BRGCON1_SJW_SIZE                                   0x2
218:           #define _BRGCON1_SJW_LENGTH                                 0x2
219:           #define _BRGCON1_SJW_MASK                                   0xC0
220:           #define _BRGCON1_BRP0_POSN                                  0x0
221:           #define _BRGCON1_BRP0_POSITION                              0x0
222:           #define _BRGCON1_BRP0_SIZE                                  0x1
223:           #define _BRGCON1_BRP0_LENGTH                                0x1
224:           #define _BRGCON1_BRP0_MASK                                  0x1
225:           #define _BRGCON1_BRP1_POSN                                  0x1
226:           #define _BRGCON1_BRP1_POSITION                              0x1
227:           #define _BRGCON1_BRP1_SIZE                                  0x1
228:           #define _BRGCON1_BRP1_LENGTH                                0x1
229:           #define _BRGCON1_BRP1_MASK                                  0x2
230:           #define _BRGCON1_BRP2_POSN                                  0x2
231:           #define _BRGCON1_BRP2_POSITION                              0x2
232:           #define _BRGCON1_BRP2_SIZE                                  0x1
233:           #define _BRGCON1_BRP2_LENGTH                                0x1
234:           #define _BRGCON1_BRP2_MASK                                  0x4
235:           #define _BRGCON1_BRP3_POSN                                  0x3
236:           #define _BRGCON1_BRP3_POSITION                              0x3
237:           #define _BRGCON1_BRP3_SIZE                                  0x1
238:           #define _BRGCON1_BRP3_LENGTH                                0x1
239:           #define _BRGCON1_BRP3_MASK                                  0x8
240:           #define _BRGCON1_BRP4_POSN                                  0x4
241:           #define _BRGCON1_BRP4_POSITION                              0x4
242:           #define _BRGCON1_BRP4_SIZE                                  0x1
243:           #define _BRGCON1_BRP4_LENGTH                                0x1
244:           #define _BRGCON1_BRP4_MASK                                  0x10
245:           #define _BRGCON1_BRP5_POSN                                  0x5
246:           #define _BRGCON1_BRP5_POSITION                              0x5
247:           #define _BRGCON1_BRP5_SIZE                                  0x1
248:           #define _BRGCON1_BRP5_LENGTH                                0x1
249:           #define _BRGCON1_BRP5_MASK                                  0x20
250:           #define _BRGCON1_SJW0_POSN                                  0x6
251:           #define _BRGCON1_SJW0_POSITION                              0x6
252:           #define _BRGCON1_SJW0_SIZE                                  0x1
253:           #define _BRGCON1_SJW0_LENGTH                                0x1
254:           #define _BRGCON1_SJW0_MASK                                  0x40
255:           #define _BRGCON1_SJW1_POSN                                  0x7
256:           #define _BRGCON1_SJW1_POSITION                              0x7
257:           #define _BRGCON1_SJW1_SIZE                                  0x1
258:           #define _BRGCON1_SJW1_LENGTH                                0x1
259:           #define _BRGCON1_SJW1_MASK                                  0x80
260:           
261:           // Register: BRGCON2
262:           extern volatile unsigned char           BRGCON2             @ 0xE44;
263:           #ifndef _LIB_BUILD
264:           asm("BRGCON2 equ 0E44h");
265:           #endif
266:           // bitfield definitions
267:           typedef union {
268:               struct {
269:                   unsigned PRSEG                  :3;
270:                   unsigned SEG1PH                 :3;
271:                   unsigned SAM                    :1;
272:                   unsigned SEG2PHTS               :1;
273:               };
274:               struct {
275:                   unsigned PRSEG0                 :1;
276:                   unsigned PRSEG1                 :1;
277:                   unsigned PRSEG2                 :1;
278:                   unsigned SEG1PH0                :1;
279:                   unsigned SEG1PH1                :1;
280:                   unsigned SEG1PH2                :1;
281:               };
282:               struct {
283:                   unsigned                        :7;
284:                   unsigned SEG2PHT                :1;
285:               };
286:           } BRGCON2bits_t;
287:           extern volatile BRGCON2bits_t BRGCON2bits @ 0xE44;
288:           // bitfield macros
289:           #define _BRGCON2_PRSEG_POSN                                 0x0
290:           #define _BRGCON2_PRSEG_POSITION                             0x0
291:           #define _BRGCON2_PRSEG_SIZE                                 0x3
292:           #define _BRGCON2_PRSEG_LENGTH                               0x3
293:           #define _BRGCON2_PRSEG_MASK                                 0x7
294:           #define _BRGCON2_SEG1PH_POSN                                0x3
295:           #define _BRGCON2_SEG1PH_POSITION                            0x3
296:           #define _BRGCON2_SEG1PH_SIZE                                0x3
297:           #define _BRGCON2_SEG1PH_LENGTH                              0x3
298:           #define _BRGCON2_SEG1PH_MASK                                0x38
299:           #define _BRGCON2_SAM_POSN                                   0x6
300:           #define _BRGCON2_SAM_POSITION                               0x6
301:           #define _BRGCON2_SAM_SIZE                                   0x1
302:           #define _BRGCON2_SAM_LENGTH                                 0x1
303:           #define _BRGCON2_SAM_MASK                                   0x40
304:           #define _BRGCON2_SEG2PHTS_POSN                              0x7
305:           #define _BRGCON2_SEG2PHTS_POSITION                          0x7
306:           #define _BRGCON2_SEG2PHTS_SIZE                              0x1
307:           #define _BRGCON2_SEG2PHTS_LENGTH                            0x1
308:           #define _BRGCON2_SEG2PHTS_MASK                              0x80
309:           #define _BRGCON2_PRSEG0_POSN                                0x0
310:           #define _BRGCON2_PRSEG0_POSITION                            0x0
311:           #define _BRGCON2_PRSEG0_SIZE                                0x1
312:           #define _BRGCON2_PRSEG0_LENGTH                              0x1
313:           #define _BRGCON2_PRSEG0_MASK                                0x1
314:           #define _BRGCON2_PRSEG1_POSN                                0x1
315:           #define _BRGCON2_PRSEG1_POSITION                            0x1
316:           #define _BRGCON2_PRSEG1_SIZE                                0x1
317:           #define _BRGCON2_PRSEG1_LENGTH                              0x1
318:           #define _BRGCON2_PRSEG1_MASK                                0x2
319:           #define _BRGCON2_PRSEG2_POSN                                0x2
320:           #define _BRGCON2_PRSEG2_POSITION                            0x2
321:           #define _BRGCON2_PRSEG2_SIZE                                0x1
322:           #define _BRGCON2_PRSEG2_LENGTH                              0x1
323:           #define _BRGCON2_PRSEG2_MASK                                0x4
324:           #define _BRGCON2_SEG1PH0_POSN                               0x3
325:           #define _BRGCON2_SEG1PH0_POSITION                           0x3
326:           #define _BRGCON2_SEG1PH0_SIZE                               0x1
327:           #define _BRGCON2_SEG1PH0_LENGTH                             0x1
328:           #define _BRGCON2_SEG1PH0_MASK                               0x8
329:           #define _BRGCON2_SEG1PH1_POSN                               0x4
330:           #define _BRGCON2_SEG1PH1_POSITION                           0x4
331:           #define _BRGCON2_SEG1PH1_SIZE                               0x1
332:           #define _BRGCON2_SEG1PH1_LENGTH                             0x1
333:           #define _BRGCON2_SEG1PH1_MASK                               0x10
334:           #define _BRGCON2_SEG1PH2_POSN                               0x5
335:           #define _BRGCON2_SEG1PH2_POSITION                           0x5
336:           #define _BRGCON2_SEG1PH2_SIZE                               0x1
337:           #define _BRGCON2_SEG1PH2_LENGTH                             0x1
338:           #define _BRGCON2_SEG1PH2_MASK                               0x20
339:           #define _BRGCON2_SEG2PHT_POSN                               0x7
340:           #define _BRGCON2_SEG2PHT_POSITION                           0x7
341:           #define _BRGCON2_SEG2PHT_SIZE                               0x1
342:           #define _BRGCON2_SEG2PHT_LENGTH                             0x1
343:           #define _BRGCON2_SEG2PHT_MASK                               0x80
344:           
345:           // Register: BRGCON3
346:           extern volatile unsigned char           BRGCON3             @ 0xE45;
347:           #ifndef _LIB_BUILD
348:           asm("BRGCON3 equ 0E45h");
349:           #endif
350:           // bitfield definitions
351:           typedef union {
352:               struct {
353:                   unsigned SEG2PH                 :3;
354:                   unsigned                        :3;
355:                   unsigned WAKFIL                 :1;
356:                   unsigned WAKDIS                 :1;
357:               };
358:               struct {
359:                   unsigned SEG2PH0                :1;
360:                   unsigned SEG2PH1                :1;
361:                   unsigned SEG2PH2                :1;
362:               };
363:           } BRGCON3bits_t;
364:           extern volatile BRGCON3bits_t BRGCON3bits @ 0xE45;
365:           // bitfield macros
366:           #define _BRGCON3_SEG2PH_POSN                                0x0
367:           #define _BRGCON3_SEG2PH_POSITION                            0x0
368:           #define _BRGCON3_SEG2PH_SIZE                                0x3
369:           #define _BRGCON3_SEG2PH_LENGTH                              0x3
370:           #define _BRGCON3_SEG2PH_MASK                                0x7
371:           #define _BRGCON3_WAKFIL_POSN                                0x6
372:           #define _BRGCON3_WAKFIL_POSITION                            0x6
373:           #define _BRGCON3_WAKFIL_SIZE                                0x1
374:           #define _BRGCON3_WAKFIL_LENGTH                              0x1
375:           #define _BRGCON3_WAKFIL_MASK                                0x40
376:           #define _BRGCON3_WAKDIS_POSN                                0x7
377:           #define _BRGCON3_WAKDIS_POSITION                            0x7
378:           #define _BRGCON3_WAKDIS_SIZE                                0x1
379:           #define _BRGCON3_WAKDIS_LENGTH                              0x1
380:           #define _BRGCON3_WAKDIS_MASK                                0x80
381:           #define _BRGCON3_SEG2PH0_POSN                               0x0
382:           #define _BRGCON3_SEG2PH0_POSITION                           0x0
383:           #define _BRGCON3_SEG2PH0_SIZE                               0x1
384:           #define _BRGCON3_SEG2PH0_LENGTH                             0x1
385:           #define _BRGCON3_SEG2PH0_MASK                               0x1
386:           #define _BRGCON3_SEG2PH1_POSN                               0x1
387:           #define _BRGCON3_SEG2PH1_POSITION                           0x1
388:           #define _BRGCON3_SEG2PH1_SIZE                               0x1
389:           #define _BRGCON3_SEG2PH1_LENGTH                             0x1
390:           #define _BRGCON3_SEG2PH1_MASK                               0x2
391:           #define _BRGCON3_SEG2PH2_POSN                               0x2
392:           #define _BRGCON3_SEG2PH2_POSITION                           0x2
393:           #define _BRGCON3_SEG2PH2_SIZE                               0x1
394:           #define _BRGCON3_SEG2PH2_LENGTH                             0x1
395:           #define _BRGCON3_SEG2PH2_MASK                               0x4
396:           
397:           // Register: RXFCON0
398:           extern volatile unsigned char           RXFCON0             @ 0xE46;
399:           #ifndef _LIB_BUILD
400:           asm("RXFCON0 equ 0E46h");
401:           #endif
402:           // bitfield definitions
403:           typedef union {
404:               struct {
405:                   unsigned RXF0EN                 :1;
406:                   unsigned RXF1EN                 :1;
407:                   unsigned RXF2EN                 :1;
408:                   unsigned RXF3EN                 :1;
409:                   unsigned RXF4EN                 :1;
410:                   unsigned RXF5EN                 :1;
411:                   unsigned RXF6EN                 :1;
412:                   unsigned RXF7EN                 :1;
413:               };
414:           } RXFCON0bits_t;
415:           extern volatile RXFCON0bits_t RXFCON0bits @ 0xE46;
416:           // bitfield macros
417:           #define _RXFCON0_RXF0EN_POSN                                0x0
418:           #define _RXFCON0_RXF0EN_POSITION                            0x0
419:           #define _RXFCON0_RXF0EN_SIZE                                0x1
420:           #define _RXFCON0_RXF0EN_LENGTH                              0x1
421:           #define _RXFCON0_RXF0EN_MASK                                0x1
422:           #define _RXFCON0_RXF1EN_POSN                                0x1
423:           #define _RXFCON0_RXF1EN_POSITION                            0x1
424:           #define _RXFCON0_RXF1EN_SIZE                                0x1
425:           #define _RXFCON0_RXF1EN_LENGTH                              0x1
426:           #define _RXFCON0_RXF1EN_MASK                                0x2
427:           #define _RXFCON0_RXF2EN_POSN                                0x2
428:           #define _RXFCON0_RXF2EN_POSITION                            0x2
429:           #define _RXFCON0_RXF2EN_SIZE                                0x1
430:           #define _RXFCON0_RXF2EN_LENGTH                              0x1
431:           #define _RXFCON0_RXF2EN_MASK                                0x4
432:           #define _RXFCON0_RXF3EN_POSN                                0x3
433:           #define _RXFCON0_RXF3EN_POSITION                            0x3
434:           #define _RXFCON0_RXF3EN_SIZE                                0x1
435:           #define _RXFCON0_RXF3EN_LENGTH                              0x1
436:           #define _RXFCON0_RXF3EN_MASK                                0x8
437:           #define _RXFCON0_RXF4EN_POSN                                0x4
438:           #define _RXFCON0_RXF4EN_POSITION                            0x4
439:           #define _RXFCON0_RXF4EN_SIZE                                0x1
440:           #define _RXFCON0_RXF4EN_LENGTH                              0x1
441:           #define _RXFCON0_RXF4EN_MASK                                0x10
442:           #define _RXFCON0_RXF5EN_POSN                                0x5
443:           #define _RXFCON0_RXF5EN_POSITION                            0x5
444:           #define _RXFCON0_RXF5EN_SIZE                                0x1
445:           #define _RXFCON0_RXF5EN_LENGTH                              0x1
446:           #define _RXFCON0_RXF5EN_MASK                                0x20
447:           #define _RXFCON0_RXF6EN_POSN                                0x6
448:           #define _RXFCON0_RXF6EN_POSITION                            0x6
449:           #define _RXFCON0_RXF6EN_SIZE                                0x1
450:           #define _RXFCON0_RXF6EN_LENGTH                              0x1
451:           #define _RXFCON0_RXF6EN_MASK                                0x40
452:           #define _RXFCON0_RXF7EN_POSN                                0x7
453:           #define _RXFCON0_RXF7EN_POSITION                            0x7
454:           #define _RXFCON0_RXF7EN_SIZE                                0x1
455:           #define _RXFCON0_RXF7EN_LENGTH                              0x1
456:           #define _RXFCON0_RXF7EN_MASK                                0x80
457:           
458:           // Register: RXFCON1
459:           extern volatile unsigned char           RXFCON1             @ 0xE47;
460:           #ifndef _LIB_BUILD
461:           asm("RXFCON1 equ 0E47h");
462:           #endif
463:           // bitfield definitions
464:           typedef union {
465:               struct {
466:                   unsigned RXF8EN                 :1;
467:                   unsigned RXF9EN                 :1;
468:                   unsigned RXF10EN                :1;
469:                   unsigned RXF11EN                :1;
470:                   unsigned RXF12EN                :1;
471:                   unsigned RXF13EN                :1;
472:                   unsigned RXF14EN                :1;
473:                   unsigned RXF15EN                :1;
474:               };
475:           } RXFCON1bits_t;
476:           extern volatile RXFCON1bits_t RXFCON1bits @ 0xE47;
477:           // bitfield macros
478:           #define _RXFCON1_RXF8EN_POSN                                0x0
479:           #define _RXFCON1_RXF8EN_POSITION                            0x0
480:           #define _RXFCON1_RXF8EN_SIZE                                0x1
481:           #define _RXFCON1_RXF8EN_LENGTH                              0x1
482:           #define _RXFCON1_RXF8EN_MASK                                0x1
483:           #define _RXFCON1_RXF9EN_POSN                                0x1
484:           #define _RXFCON1_RXF9EN_POSITION                            0x1
485:           #define _RXFCON1_RXF9EN_SIZE                                0x1
486:           #define _RXFCON1_RXF9EN_LENGTH                              0x1
487:           #define _RXFCON1_RXF9EN_MASK                                0x2
488:           #define _RXFCON1_RXF10EN_POSN                               0x2
489:           #define _RXFCON1_RXF10EN_POSITION                           0x2
490:           #define _RXFCON1_RXF10EN_SIZE                               0x1
491:           #define _RXFCON1_RXF10EN_LENGTH                             0x1
492:           #define _RXFCON1_RXF10EN_MASK                               0x4
493:           #define _RXFCON1_RXF11EN_POSN                               0x3
494:           #define _RXFCON1_RXF11EN_POSITION                           0x3
495:           #define _RXFCON1_RXF11EN_SIZE                               0x1
496:           #define _RXFCON1_RXF11EN_LENGTH                             0x1
497:           #define _RXFCON1_RXF11EN_MASK                               0x8
498:           #define _RXFCON1_RXF12EN_POSN                               0x4
499:           #define _RXFCON1_RXF12EN_POSITION                           0x4
500:           #define _RXFCON1_RXF12EN_SIZE                               0x1
501:           #define _RXFCON1_RXF12EN_LENGTH                             0x1
502:           #define _RXFCON1_RXF12EN_MASK                               0x10
503:           #define _RXFCON1_RXF13EN_POSN                               0x5
504:           #define _RXFCON1_RXF13EN_POSITION                           0x5
505:           #define _RXFCON1_RXF13EN_SIZE                               0x1
506:           #define _RXFCON1_RXF13EN_LENGTH                             0x1
507:           #define _RXFCON1_RXF13EN_MASK                               0x20
508:           #define _RXFCON1_RXF14EN_POSN                               0x6
509:           #define _RXFCON1_RXF14EN_POSITION                           0x6
510:           #define _RXFCON1_RXF14EN_SIZE                               0x1
511:           #define _RXFCON1_RXF14EN_LENGTH                             0x1
512:           #define _RXFCON1_RXF14EN_MASK                               0x40
513:           #define _RXFCON1_RXF15EN_POSN                               0x7
514:           #define _RXFCON1_RXF15EN_POSITION                           0x7
515:           #define _RXFCON1_RXF15EN_SIZE                               0x1
516:           #define _RXFCON1_RXF15EN_LENGTH                             0x1
517:           #define _RXFCON1_RXF15EN_MASK                               0x80
518:           
519:           // Register: RXF6SIDH
520:           extern volatile unsigned char           RXF6SIDH            @ 0xE48;
521:           #ifndef _LIB_BUILD
522:           asm("RXF6SIDH equ 0E48h");
523:           #endif
524:           // bitfield definitions
525:           typedef union {
526:               struct {
527:                   unsigned SID                    :8;
528:               };
529:               struct {
530:                   unsigned SID3                   :1;
531:                   unsigned SID4                   :1;
532:                   unsigned SID5                   :1;
533:                   unsigned SID6                   :1;
534:                   unsigned SID7                   :1;
535:                   unsigned SID8                   :1;
536:                   unsigned SID9                   :1;
537:                   unsigned SID10                  :1;
538:               };
539:               struct {
540:                   unsigned                        :7;
541:                   unsigned RXF6SID10              :1;
542:               };
543:               struct {
544:                   unsigned RXF6SID3               :1;
545:               };
546:               struct {
547:                   unsigned                        :1;
548:                   unsigned RXF6SID4               :1;
549:               };
550:               struct {
551:                   unsigned                        :2;
552:                   unsigned RXF6SID5               :1;
553:               };
554:               struct {
555:                   unsigned                        :3;
556:                   unsigned RXF6SID6               :1;
557:               };
558:               struct {
559:                   unsigned                        :4;
560:                   unsigned RXF6SID7               :1;
561:               };
562:               struct {
563:                   unsigned                        :5;
564:                   unsigned RXF6SID8               :1;
565:               };
566:               struct {
567:                   unsigned                        :6;
568:                   unsigned RXF6SID9               :1;
569:               };
570:           } RXF6SIDHbits_t;
571:           extern volatile RXF6SIDHbits_t RXF6SIDHbits @ 0xE48;
572:           // bitfield macros
573:           #define _RXF6SIDH_SID_POSN                                  0x0
574:           #define _RXF6SIDH_SID_POSITION                              0x0
575:           #define _RXF6SIDH_SID_SIZE                                  0x8
576:           #define _RXF6SIDH_SID_LENGTH                                0x8
577:           #define _RXF6SIDH_SID_MASK                                  0xFF
578:           #define _RXF6SIDH_SID3_POSN                                 0x0
579:           #define _RXF6SIDH_SID3_POSITION                             0x0
580:           #define _RXF6SIDH_SID3_SIZE                                 0x1
581:           #define _RXF6SIDH_SID3_LENGTH                               0x1
582:           #define _RXF6SIDH_SID3_MASK                                 0x1
583:           #define _RXF6SIDH_SID4_POSN                                 0x1
584:           #define _RXF6SIDH_SID4_POSITION                             0x1
585:           #define _RXF6SIDH_SID4_SIZE                                 0x1
586:           #define _RXF6SIDH_SID4_LENGTH                               0x1
587:           #define _RXF6SIDH_SID4_MASK                                 0x2
588:           #define _RXF6SIDH_SID5_POSN                                 0x2
589:           #define _RXF6SIDH_SID5_POSITION                             0x2
590:           #define _RXF6SIDH_SID5_SIZE                                 0x1
591:           #define _RXF6SIDH_SID5_LENGTH                               0x1
592:           #define _RXF6SIDH_SID5_MASK                                 0x4
593:           #define _RXF6SIDH_SID6_POSN                                 0x3
594:           #define _RXF6SIDH_SID6_POSITION                             0x3
595:           #define _RXF6SIDH_SID6_SIZE                                 0x1
596:           #define _RXF6SIDH_SID6_LENGTH                               0x1
597:           #define _RXF6SIDH_SID6_MASK                                 0x8
598:           #define _RXF6SIDH_SID7_POSN                                 0x4
599:           #define _RXF6SIDH_SID7_POSITION                             0x4
600:           #define _RXF6SIDH_SID7_SIZE                                 0x1
601:           #define _RXF6SIDH_SID7_LENGTH                               0x1
602:           #define _RXF6SIDH_SID7_MASK                                 0x10
603:           #define _RXF6SIDH_SID8_POSN                                 0x5
604:           #define _RXF6SIDH_SID8_POSITION                             0x5
605:           #define _RXF6SIDH_SID8_SIZE                                 0x1
606:           #define _RXF6SIDH_SID8_LENGTH                               0x1
607:           #define _RXF6SIDH_SID8_MASK                                 0x20
608:           #define _RXF6SIDH_SID9_POSN                                 0x6
609:           #define _RXF6SIDH_SID9_POSITION                             0x6
610:           #define _RXF6SIDH_SID9_SIZE                                 0x1
611:           #define _RXF6SIDH_SID9_LENGTH                               0x1
612:           #define _RXF6SIDH_SID9_MASK                                 0x40
613:           #define _RXF6SIDH_SID10_POSN                                0x7
614:           #define _RXF6SIDH_SID10_POSITION                            0x7
615:           #define _RXF6SIDH_SID10_SIZE                                0x1
616:           #define _RXF6SIDH_SID10_LENGTH                              0x1
617:           #define _RXF6SIDH_SID10_MASK                                0x80
618:           #define _RXF6SIDH_RXF6SID10_POSN                            0x7
619:           #define _RXF6SIDH_RXF6SID10_POSITION                        0x7
620:           #define _RXF6SIDH_RXF6SID10_SIZE                            0x1
621:           #define _RXF6SIDH_RXF6SID10_LENGTH                          0x1
622:           #define _RXF6SIDH_RXF6SID10_MASK                            0x80
623:           #define _RXF6SIDH_RXF6SID3_POSN                             0x0
624:           #define _RXF6SIDH_RXF6SID3_POSITION                         0x0
625:           #define _RXF6SIDH_RXF6SID3_SIZE                             0x1
626:           #define _RXF6SIDH_RXF6SID3_LENGTH                           0x1
627:           #define _RXF6SIDH_RXF6SID3_MASK                             0x1
628:           #define _RXF6SIDH_RXF6SID4_POSN                             0x1
629:           #define _RXF6SIDH_RXF6SID4_POSITION                         0x1
630:           #define _RXF6SIDH_RXF6SID4_SIZE                             0x1
631:           #define _RXF6SIDH_RXF6SID4_LENGTH                           0x1
632:           #define _RXF6SIDH_RXF6SID4_MASK                             0x2
633:           #define _RXF6SIDH_RXF6SID5_POSN                             0x2
634:           #define _RXF6SIDH_RXF6SID5_POSITION                         0x2
635:           #define _RXF6SIDH_RXF6SID5_SIZE                             0x1
636:           #define _RXF6SIDH_RXF6SID5_LENGTH                           0x1
637:           #define _RXF6SIDH_RXF6SID5_MASK                             0x4
638:           #define _RXF6SIDH_RXF6SID6_POSN                             0x3
639:           #define _RXF6SIDH_RXF6SID6_POSITION                         0x3
640:           #define _RXF6SIDH_RXF6SID6_SIZE                             0x1
641:           #define _RXF6SIDH_RXF6SID6_LENGTH                           0x1
642:           #define _RXF6SIDH_RXF6SID6_MASK                             0x8
643:           #define _RXF6SIDH_RXF6SID7_POSN                             0x4
644:           #define _RXF6SIDH_RXF6SID7_POSITION                         0x4
645:           #define _RXF6SIDH_RXF6SID7_SIZE                             0x1
646:           #define _RXF6SIDH_RXF6SID7_LENGTH                           0x1
647:           #define _RXF6SIDH_RXF6SID7_MASK                             0x10
648:           #define _RXF6SIDH_RXF6SID8_POSN                             0x5
649:           #define _RXF6SIDH_RXF6SID8_POSITION                         0x5
650:           #define _RXF6SIDH_RXF6SID8_SIZE                             0x1
651:           #define _RXF6SIDH_RXF6SID8_LENGTH                           0x1
652:           #define _RXF6SIDH_RXF6SID8_MASK                             0x20
653:           #define _RXF6SIDH_RXF6SID9_POSN                             0x6
654:           #define _RXF6SIDH_RXF6SID9_POSITION                         0x6
655:           #define _RXF6SIDH_RXF6SID9_SIZE                             0x1
656:           #define _RXF6SIDH_RXF6SID9_LENGTH                           0x1
657:           #define _RXF6SIDH_RXF6SID9_MASK                             0x40
658:           
659:           // Register: RXF6SIDL
660:           extern volatile unsigned char           RXF6SIDL            @ 0xE49;
661:           #ifndef _LIB_BUILD
662:           asm("RXF6SIDL equ 0E49h");
663:           #endif
664:           // bitfield definitions
665:           typedef union {
666:               struct {
667:                   unsigned EID                    :2;
668:                   unsigned                        :1;
669:                   unsigned EXIDEN                 :1;
670:                   unsigned                        :1;
671:                   unsigned SID                    :3;
672:               };
673:               struct {
674:                   unsigned EID16                  :1;
675:                   unsigned EID17                  :1;
676:                   unsigned                        :3;
677:                   unsigned SID0                   :1;
678:                   unsigned SID1                   :1;
679:                   unsigned SID2                   :1;
680:               };
681:               struct {
682:                   unsigned RXF6EID16              :1;
683:               };
684:               struct {
685:                   unsigned                        :1;
686:                   unsigned RXF6EID17              :1;
687:               };
688:               struct {
689:                   unsigned                        :3;
690:                   unsigned RXF6EXIDEN             :1;
691:               };
692:               struct {
693:                   unsigned                        :5;
694:                   unsigned RXF6SID0               :1;
695:               };
696:               struct {
697:                   unsigned                        :6;
698:                   unsigned RXF6SID1               :1;
699:               };
700:               struct {
701:                   unsigned                        :7;
702:                   unsigned RXF6SID2               :1;
703:               };
704:           } RXF6SIDLbits_t;
705:           extern volatile RXF6SIDLbits_t RXF6SIDLbits @ 0xE49;
706:           // bitfield macros
707:           #define _RXF6SIDL_EID_POSN                                  0x0
708:           #define _RXF6SIDL_EID_POSITION                              0x0
709:           #define _RXF6SIDL_EID_SIZE                                  0x2
710:           #define _RXF6SIDL_EID_LENGTH                                0x2
711:           #define _RXF6SIDL_EID_MASK                                  0x3
712:           #define _RXF6SIDL_EXIDEN_POSN                               0x3
713:           #define _RXF6SIDL_EXIDEN_POSITION                           0x3
714:           #define _RXF6SIDL_EXIDEN_SIZE                               0x1
715:           #define _RXF6SIDL_EXIDEN_LENGTH                             0x1
716:           #define _RXF6SIDL_EXIDEN_MASK                               0x8
717:           #define _RXF6SIDL_SID_POSN                                  0x5
718:           #define _RXF6SIDL_SID_POSITION                              0x5
719:           #define _RXF6SIDL_SID_SIZE                                  0x3
720:           #define _RXF6SIDL_SID_LENGTH                                0x3
721:           #define _RXF6SIDL_SID_MASK                                  0xE0
722:           #define _RXF6SIDL_EID16_POSN                                0x0
723:           #define _RXF6SIDL_EID16_POSITION                            0x0
724:           #define _RXF6SIDL_EID16_SIZE                                0x1
725:           #define _RXF6SIDL_EID16_LENGTH                              0x1
726:           #define _RXF6SIDL_EID16_MASK                                0x1
727:           #define _RXF6SIDL_EID17_POSN                                0x1
728:           #define _RXF6SIDL_EID17_POSITION                            0x1
729:           #define _RXF6SIDL_EID17_SIZE                                0x1
730:           #define _RXF6SIDL_EID17_LENGTH                              0x1
731:           #define _RXF6SIDL_EID17_MASK                                0x2
732:           #define _RXF6SIDL_SID0_POSN                                 0x5
733:           #define _RXF6SIDL_SID0_POSITION                             0x5
734:           #define _RXF6SIDL_SID0_SIZE                                 0x1
735:           #define _RXF6SIDL_SID0_LENGTH                               0x1
736:           #define _RXF6SIDL_SID0_MASK                                 0x20
737:           #define _RXF6SIDL_SID1_POSN                                 0x6
738:           #define _RXF6SIDL_SID1_POSITION                             0x6
739:           #define _RXF6SIDL_SID1_SIZE                                 0x1
740:           #define _RXF6SIDL_SID1_LENGTH                               0x1
741:           #define _RXF6SIDL_SID1_MASK                                 0x40
742:           #define _RXF6SIDL_SID2_POSN                                 0x7
743:           #define _RXF6SIDL_SID2_POSITION                             0x7
744:           #define _RXF6SIDL_SID2_SIZE                                 0x1
745:           #define _RXF6SIDL_SID2_LENGTH                               0x1
746:           #define _RXF6SIDL_SID2_MASK                                 0x80
747:           #define _RXF6SIDL_RXF6EID16_POSN                            0x0
748:           #define _RXF6SIDL_RXF6EID16_POSITION                        0x0
749:           #define _RXF6SIDL_RXF6EID16_SIZE                            0x1
750:           #define _RXF6SIDL_RXF6EID16_LENGTH                          0x1
751:           #define _RXF6SIDL_RXF6EID16_MASK                            0x1
752:           #define _RXF6SIDL_RXF6EID17_POSN                            0x1
753:           #define _RXF6SIDL_RXF6EID17_POSITION                        0x1
754:           #define _RXF6SIDL_RXF6EID17_SIZE                            0x1
755:           #define _RXF6SIDL_RXF6EID17_LENGTH                          0x1
756:           #define _RXF6SIDL_RXF6EID17_MASK                            0x2
757:           #define _RXF6SIDL_RXF6EXIDEN_POSN                           0x3
758:           #define _RXF6SIDL_RXF6EXIDEN_POSITION                       0x3
759:           #define _RXF6SIDL_RXF6EXIDEN_SIZE                           0x1
760:           #define _RXF6SIDL_RXF6EXIDEN_LENGTH                         0x1
761:           #define _RXF6SIDL_RXF6EXIDEN_MASK                           0x8
762:           #define _RXF6SIDL_RXF6SID0_POSN                             0x5
763:           #define _RXF6SIDL_RXF6SID0_POSITION                         0x5
764:           #define _RXF6SIDL_RXF6SID0_SIZE                             0x1
765:           #define _RXF6SIDL_RXF6SID0_LENGTH                           0x1
766:           #define _RXF6SIDL_RXF6SID0_MASK                             0x20
767:           #define _RXF6SIDL_RXF6SID1_POSN                             0x6
768:           #define _RXF6SIDL_RXF6SID1_POSITION                         0x6
769:           #define _RXF6SIDL_RXF6SID1_SIZE                             0x1
770:           #define _RXF6SIDL_RXF6SID1_LENGTH                           0x1
771:           #define _RXF6SIDL_RXF6SID1_MASK                             0x40
772:           #define _RXF6SIDL_RXF6SID2_POSN                             0x7
773:           #define _RXF6SIDL_RXF6SID2_POSITION                         0x7
774:           #define _RXF6SIDL_RXF6SID2_SIZE                             0x1
775:           #define _RXF6SIDL_RXF6SID2_LENGTH                           0x1
776:           #define _RXF6SIDL_RXF6SID2_MASK                             0x80
777:           
778:           // Register: RXF6EIDH
779:           extern volatile unsigned char           RXF6EIDH            @ 0xE4A;
780:           #ifndef _LIB_BUILD
781:           asm("RXF6EIDH equ 0E4Ah");
782:           #endif
783:           // bitfield definitions
784:           typedef union {
785:               struct {
786:                   unsigned EID                    :8;
787:               };
788:               struct {
789:                   unsigned EID8                   :1;
790:                   unsigned EID9                   :1;
791:                   unsigned EID10                  :1;
792:                   unsigned EID11                  :1;
793:                   unsigned EID12                  :1;
794:                   unsigned EID13                  :1;
795:                   unsigned EID14                  :1;
796:                   unsigned EID15                  :1;
797:               };
798:               struct {
799:                   unsigned                        :2;
800:                   unsigned RXF6EID10              :1;
801:               };
802:               struct {
803:                   unsigned                        :3;
804:                   unsigned RXF6EID11              :1;
805:               };
806:               struct {
807:                   unsigned                        :4;
808:                   unsigned RXF6EID12              :1;
809:               };
810:               struct {
811:                   unsigned                        :5;
812:                   unsigned RXF6EID13              :1;
813:               };
814:               struct {
815:                   unsigned                        :6;
816:                   unsigned RXF6EID14              :1;
817:               };
818:               struct {
819:                   unsigned                        :7;
820:                   unsigned RXF6EID15              :1;
821:               };
822:               struct {
823:                   unsigned RXF6EID8               :1;
824:               };
825:               struct {
826:                   unsigned                        :1;
827:                   unsigned RXF6EID9               :1;
828:               };
829:           } RXF6EIDHbits_t;
830:           extern volatile RXF6EIDHbits_t RXF6EIDHbits @ 0xE4A;
831:           // bitfield macros
832:           #define _RXF6EIDH_EID_POSN                                  0x0
833:           #define _RXF6EIDH_EID_POSITION                              0x0
834:           #define _RXF6EIDH_EID_SIZE                                  0x8
835:           #define _RXF6EIDH_EID_LENGTH                                0x8
836:           #define _RXF6EIDH_EID_MASK                                  0xFF
837:           #define _RXF6EIDH_EID8_POSN                                 0x0
838:           #define _RXF6EIDH_EID8_POSITION                             0x0
839:           #define _RXF6EIDH_EID8_SIZE                                 0x1
840:           #define _RXF6EIDH_EID8_LENGTH                               0x1
841:           #define _RXF6EIDH_EID8_MASK                                 0x1
842:           #define _RXF6EIDH_EID9_POSN                                 0x1
843:           #define _RXF6EIDH_EID9_POSITION                             0x1
844:           #define _RXF6EIDH_EID9_SIZE                                 0x1
845:           #define _RXF6EIDH_EID9_LENGTH                               0x1
846:           #define _RXF6EIDH_EID9_MASK                                 0x2
847:           #define _RXF6EIDH_EID10_POSN                                0x2
848:           #define _RXF6EIDH_EID10_POSITION                            0x2
849:           #define _RXF6EIDH_EID10_SIZE                                0x1
850:           #define _RXF6EIDH_EID10_LENGTH                              0x1
851:           #define _RXF6EIDH_EID10_MASK                                0x4
852:           #define _RXF6EIDH_EID11_POSN                                0x3
853:           #define _RXF6EIDH_EID11_POSITION                            0x3
854:           #define _RXF6EIDH_EID11_SIZE                                0x1
855:           #define _RXF6EIDH_EID11_LENGTH                              0x1
856:           #define _RXF6EIDH_EID11_MASK                                0x8
857:           #define _RXF6EIDH_EID12_POSN                                0x4
858:           #define _RXF6EIDH_EID12_POSITION                            0x4
859:           #define _RXF6EIDH_EID12_SIZE                                0x1
860:           #define _RXF6EIDH_EID12_LENGTH                              0x1
861:           #define _RXF6EIDH_EID12_MASK                                0x10
862:           #define _RXF6EIDH_EID13_POSN                                0x5
863:           #define _RXF6EIDH_EID13_POSITION                            0x5
864:           #define _RXF6EIDH_EID13_SIZE                                0x1
865:           #define _RXF6EIDH_EID13_LENGTH                              0x1
866:           #define _RXF6EIDH_EID13_MASK                                0x20
867:           #define _RXF6EIDH_EID14_POSN                                0x6
868:           #define _RXF6EIDH_EID14_POSITION                            0x6
869:           #define _RXF6EIDH_EID14_SIZE                                0x1
870:           #define _RXF6EIDH_EID14_LENGTH                              0x1
871:           #define _RXF6EIDH_EID14_MASK                                0x40
872:           #define _RXF6EIDH_EID15_POSN                                0x7
873:           #define _RXF6EIDH_EID15_POSITION                            0x7
874:           #define _RXF6EIDH_EID15_SIZE                                0x1
875:           #define _RXF6EIDH_EID15_LENGTH                              0x1
876:           #define _RXF6EIDH_EID15_MASK                                0x80
877:           #define _RXF6EIDH_RXF6EID10_POSN                            0x2
878:           #define _RXF6EIDH_RXF6EID10_POSITION                        0x2
879:           #define _RXF6EIDH_RXF6EID10_SIZE                            0x1
880:           #define _RXF6EIDH_RXF6EID10_LENGTH                          0x1
881:           #define _RXF6EIDH_RXF6EID10_MASK                            0x4
882:           #define _RXF6EIDH_RXF6EID11_POSN                            0x3
883:           #define _RXF6EIDH_RXF6EID11_POSITION                        0x3
884:           #define _RXF6EIDH_RXF6EID11_SIZE                            0x1
885:           #define _RXF6EIDH_RXF6EID11_LENGTH                          0x1
886:           #define _RXF6EIDH_RXF6EID11_MASK                            0x8
887:           #define _RXF6EIDH_RXF6EID12_POSN                            0x4
888:           #define _RXF6EIDH_RXF6EID12_POSITION                        0x4
889:           #define _RXF6EIDH_RXF6EID12_SIZE                            0x1
890:           #define _RXF6EIDH_RXF6EID12_LENGTH                          0x1
891:           #define _RXF6EIDH_RXF6EID12_MASK                            0x10
892:           #define _RXF6EIDH_RXF6EID13_POSN                            0x5
893:           #define _RXF6EIDH_RXF6EID13_POSITION                        0x5
894:           #define _RXF6EIDH_RXF6EID13_SIZE                            0x1
895:           #define _RXF6EIDH_RXF6EID13_LENGTH                          0x1
896:           #define _RXF6EIDH_RXF6EID13_MASK                            0x20
897:           #define _RXF6EIDH_RXF6EID14_POSN                            0x6
898:           #define _RXF6EIDH_RXF6EID14_POSITION                        0x6
899:           #define _RXF6EIDH_RXF6EID14_SIZE                            0x1
900:           #define _RXF6EIDH_RXF6EID14_LENGTH                          0x1
901:           #define _RXF6EIDH_RXF6EID14_MASK                            0x40
902:           #define _RXF6EIDH_RXF6EID15_POSN                            0x7
903:           #define _RXF6EIDH_RXF6EID15_POSITION                        0x7
904:           #define _RXF6EIDH_RXF6EID15_SIZE                            0x1
905:           #define _RXF6EIDH_RXF6EID15_LENGTH                          0x1
906:           #define _RXF6EIDH_RXF6EID15_MASK                            0x80
907:           #define _RXF6EIDH_RXF6EID8_POSN                             0x0
908:           #define _RXF6EIDH_RXF6EID8_POSITION                         0x0
909:           #define _RXF6EIDH_RXF6EID8_SIZE                             0x1
910:           #define _RXF6EIDH_RXF6EID8_LENGTH                           0x1
911:           #define _RXF6EIDH_RXF6EID8_MASK                             0x1
912:           #define _RXF6EIDH_RXF6EID9_POSN                             0x1
913:           #define _RXF6EIDH_RXF6EID9_POSITION                         0x1
914:           #define _RXF6EIDH_RXF6EID9_SIZE                             0x1
915:           #define _RXF6EIDH_RXF6EID9_LENGTH                           0x1
916:           #define _RXF6EIDH_RXF6EID9_MASK                             0x2
917:           
918:           // Register: RXF6EIDL
919:           extern volatile unsigned char           RXF6EIDL            @ 0xE4B;
920:           #ifndef _LIB_BUILD
921:           asm("RXF6EIDL equ 0E4Bh");
922:           #endif
923:           // bitfield definitions
924:           typedef union {
925:               struct {
926:                   unsigned EID                    :8;
927:               };
928:               struct {
929:                   unsigned EID0                   :1;
930:                   unsigned EID1                   :1;
931:                   unsigned EID2                   :1;
932:                   unsigned EID3                   :1;
933:                   unsigned EID4                   :1;
934:                   unsigned EID5                   :1;
935:                   unsigned EID6                   :1;
936:                   unsigned EID7                   :1;
937:               };
938:               struct {
939:                   unsigned RXF6EID0               :1;
940:               };
941:               struct {
942:                   unsigned                        :1;
943:                   unsigned RXF6EID1               :1;
944:               };
945:               struct {
946:                   unsigned                        :2;
947:                   unsigned RXF6EID2               :1;
948:               };
949:               struct {
950:                   unsigned                        :3;
951:                   unsigned RXF6EID3               :1;
952:               };
953:               struct {
954:                   unsigned                        :4;
955:                   unsigned RXF6EID4               :1;
956:               };
957:               struct {
958:                   unsigned                        :5;
959:                   unsigned RXF6EID5               :1;
960:               };
961:               struct {
962:                   unsigned                        :6;
963:                   unsigned RXF6EID6               :1;
964:               };
965:               struct {
966:                   unsigned                        :7;
967:                   unsigned RXF6EID7               :1;
968:               };
969:           } RXF6EIDLbits_t;
970:           extern volatile RXF6EIDLbits_t RXF6EIDLbits @ 0xE4B;
971:           // bitfield macros
972:           #define _RXF6EIDL_EID_POSN                                  0x0
973:           #define _RXF6EIDL_EID_POSITION                              0x0
974:           #define _RXF6EIDL_EID_SIZE                                  0x8
975:           #define _RXF6EIDL_EID_LENGTH                                0x8
976:           #define _RXF6EIDL_EID_MASK                                  0xFF
977:           #define _RXF6EIDL_EID0_POSN                                 0x0
978:           #define _RXF6EIDL_EID0_POSITION                             0x0
979:           #define _RXF6EIDL_EID0_SIZE                                 0x1
980:           #define _RXF6EIDL_EID0_LENGTH                               0x1
981:           #define _RXF6EIDL_EID0_MASK                                 0x1
982:           #define _RXF6EIDL_EID1_POSN                                 0x1
983:           #define _RXF6EIDL_EID1_POSITION                             0x1
984:           #define _RXF6EIDL_EID1_SIZE                                 0x1
985:           #define _RXF6EIDL_EID1_LENGTH                               0x1
986:           #define _RXF6EIDL_EID1_MASK                                 0x2
987:           #define _RXF6EIDL_EID2_POSN                                 0x2
988:           #define _RXF6EIDL_EID2_POSITION                             0x2
989:           #define _RXF6EIDL_EID2_SIZE                                 0x1
990:           #define _RXF6EIDL_EID2_LENGTH                               0x1
991:           #define _RXF6EIDL_EID2_MASK                                 0x4
992:           #define _RXF6EIDL_EID3_POSN                                 0x3
993:           #define _RXF6EIDL_EID3_POSITION                             0x3
994:           #define _RXF6EIDL_EID3_SIZE                                 0x1
995:           #define _RXF6EIDL_EID3_LENGTH                               0x1
996:           #define _RXF6EIDL_EID3_MASK                                 0x8
997:           #define _RXF6EIDL_EID4_POSN                                 0x4
998:           #define _RXF6EIDL_EID4_POSITION                             0x4
999:           #define _RXF6EIDL_EID4_SIZE                                 0x1
1000:          #define _RXF6EIDL_EID4_LENGTH                               0x1
1001:          #define _RXF6EIDL_EID4_MASK                                 0x10
1002:          #define _RXF6EIDL_EID5_POSN                                 0x5
1003:          #define _RXF6EIDL_EID5_POSITION                             0x5
1004:          #define _RXF6EIDL_EID5_SIZE                                 0x1
1005:          #define _RXF6EIDL_EID5_LENGTH                               0x1
1006:          #define _RXF6EIDL_EID5_MASK                                 0x20
1007:          #define _RXF6EIDL_EID6_POSN                                 0x6
1008:          #define _RXF6EIDL_EID6_POSITION                             0x6
1009:          #define _RXF6EIDL_EID6_SIZE                                 0x1
1010:          #define _RXF6EIDL_EID6_LENGTH                               0x1
1011:          #define _RXF6EIDL_EID6_MASK                                 0x40
1012:          #define _RXF6EIDL_EID7_POSN                                 0x7
1013:          #define _RXF6EIDL_EID7_POSITION                             0x7
1014:          #define _RXF6EIDL_EID7_SIZE                                 0x1
1015:          #define _RXF6EIDL_EID7_LENGTH                               0x1
1016:          #define _RXF6EIDL_EID7_MASK                                 0x80
1017:          #define _RXF6EIDL_RXF6EID0_POSN                             0x0
1018:          #define _RXF6EIDL_RXF6EID0_POSITION                         0x0
1019:          #define _RXF6EIDL_RXF6EID0_SIZE                             0x1
1020:          #define _RXF6EIDL_RXF6EID0_LENGTH                           0x1
1021:          #define _RXF6EIDL_RXF6EID0_MASK                             0x1
1022:          #define _RXF6EIDL_RXF6EID1_POSN                             0x1
1023:          #define _RXF6EIDL_RXF6EID1_POSITION                         0x1
1024:          #define _RXF6EIDL_RXF6EID1_SIZE                             0x1
1025:          #define _RXF6EIDL_RXF6EID1_LENGTH                           0x1
1026:          #define _RXF6EIDL_RXF6EID1_MASK                             0x2
1027:          #define _RXF6EIDL_RXF6EID2_POSN                             0x2
1028:          #define _RXF6EIDL_RXF6EID2_POSITION                         0x2
1029:          #define _RXF6EIDL_RXF6EID2_SIZE                             0x1
1030:          #define _RXF6EIDL_RXF6EID2_LENGTH                           0x1
1031:          #define _RXF6EIDL_RXF6EID2_MASK                             0x4
1032:          #define _RXF6EIDL_RXF6EID3_POSN                             0x3
1033:          #define _RXF6EIDL_RXF6EID3_POSITION                         0x3
1034:          #define _RXF6EIDL_RXF6EID3_SIZE                             0x1
1035:          #define _RXF6EIDL_RXF6EID3_LENGTH                           0x1
1036:          #define _RXF6EIDL_RXF6EID3_MASK                             0x8
1037:          #define _RXF6EIDL_RXF6EID4_POSN                             0x4
1038:          #define _RXF6EIDL_RXF6EID4_POSITION                         0x4
1039:          #define _RXF6EIDL_RXF6EID4_SIZE                             0x1
1040:          #define _RXF6EIDL_RXF6EID4_LENGTH                           0x1
1041:          #define _RXF6EIDL_RXF6EID4_MASK                             0x10
1042:          #define _RXF6EIDL_RXF6EID5_POSN                             0x5
1043:          #define _RXF6EIDL_RXF6EID5_POSITION                         0x5
1044:          #define _RXF6EIDL_RXF6EID5_SIZE                             0x1
1045:          #define _RXF6EIDL_RXF6EID5_LENGTH                           0x1
1046:          #define _RXF6EIDL_RXF6EID5_MASK                             0x20
1047:          #define _RXF6EIDL_RXF6EID6_POSN                             0x6
1048:          #define _RXF6EIDL_RXF6EID6_POSITION                         0x6
1049:          #define _RXF6EIDL_RXF6EID6_SIZE                             0x1
1050:          #define _RXF6EIDL_RXF6EID6_LENGTH                           0x1
1051:          #define _RXF6EIDL_RXF6EID6_MASK                             0x40
1052:          #define _RXF6EIDL_RXF6EID7_POSN                             0x7
1053:          #define _RXF6EIDL_RXF6EID7_POSITION                         0x7
1054:          #define _RXF6EIDL_RXF6EID7_SIZE                             0x1
1055:          #define _RXF6EIDL_RXF6EID7_LENGTH                           0x1
1056:          #define _RXF6EIDL_RXF6EID7_MASK                             0x80
1057:          
1058:          // Register: RXF7SIDH
1059:          extern volatile unsigned char           RXF7SIDH            @ 0xE4C;
1060:          #ifndef _LIB_BUILD
1061:          asm("RXF7SIDH equ 0E4Ch");
1062:          #endif
1063:          // bitfield definitions
1064:          typedef union {
1065:              struct {
1066:                  unsigned SID                    :8;
1067:              };
1068:              struct {
1069:                  unsigned SID3                   :1;
1070:                  unsigned SID4                   :1;
1071:                  unsigned SID5                   :1;
1072:                  unsigned SID6                   :1;
1073:                  unsigned SID7                   :1;
1074:                  unsigned SID8                   :1;
1075:                  unsigned SID9                   :1;
1076:                  unsigned SID10                  :1;
1077:              };
1078:              struct {
1079:                  unsigned                        :7;
1080:                  unsigned RXF7SID10              :1;
1081:              };
1082:              struct {
1083:                  unsigned RXF7SID3               :1;
1084:              };
1085:              struct {
1086:                  unsigned                        :1;
1087:                  unsigned RXF7SID4               :1;
1088:              };
1089:              struct {
1090:                  unsigned                        :2;
1091:                  unsigned RXF7SID5               :1;
1092:              };
1093:              struct {
1094:                  unsigned                        :3;
1095:                  unsigned RXF7SID6               :1;
1096:              };
1097:              struct {
1098:                  unsigned                        :4;
1099:                  unsigned RXF7SID7               :1;
1100:              };
1101:              struct {
1102:                  unsigned                        :5;
1103:                  unsigned RXF7SID8               :1;
1104:              };
1105:              struct {
1106:                  unsigned                        :6;
1107:                  unsigned RXF7SID9               :1;
1108:              };
1109:          } RXF7SIDHbits_t;
1110:          extern volatile RXF7SIDHbits_t RXF7SIDHbits @ 0xE4C;
1111:          // bitfield macros
1112:          #define _RXF7SIDH_SID_POSN                                  0x0
1113:          #define _RXF7SIDH_SID_POSITION                              0x0
1114:          #define _RXF7SIDH_SID_SIZE                                  0x8
1115:          #define _RXF7SIDH_SID_LENGTH                                0x8
1116:          #define _RXF7SIDH_SID_MASK                                  0xFF
1117:          #define _RXF7SIDH_SID3_POSN                                 0x0
1118:          #define _RXF7SIDH_SID3_POSITION                             0x0
1119:          #define _RXF7SIDH_SID3_SIZE                                 0x1
1120:          #define _RXF7SIDH_SID3_LENGTH                               0x1
1121:          #define _RXF7SIDH_SID3_MASK                                 0x1
1122:          #define _RXF7SIDH_SID4_POSN                                 0x1
1123:          #define _RXF7SIDH_SID4_POSITION                             0x1
1124:          #define _RXF7SIDH_SID4_SIZE                                 0x1
1125:          #define _RXF7SIDH_SID4_LENGTH                               0x1
1126:          #define _RXF7SIDH_SID4_MASK                                 0x2
1127:          #define _RXF7SIDH_SID5_POSN                                 0x2
1128:          #define _RXF7SIDH_SID5_POSITION                             0x2
1129:          #define _RXF7SIDH_SID5_SIZE                                 0x1
1130:          #define _RXF7SIDH_SID5_LENGTH                               0x1
1131:          #define _RXF7SIDH_SID5_MASK                                 0x4
1132:          #define _RXF7SIDH_SID6_POSN                                 0x3
1133:          #define _RXF7SIDH_SID6_POSITION                             0x3
1134:          #define _RXF7SIDH_SID6_SIZE                                 0x1
1135:          #define _RXF7SIDH_SID6_LENGTH                               0x1
1136:          #define _RXF7SIDH_SID6_MASK                                 0x8
1137:          #define _RXF7SIDH_SID7_POSN                                 0x4
1138:          #define _RXF7SIDH_SID7_POSITION                             0x4
1139:          #define _RXF7SIDH_SID7_SIZE                                 0x1
1140:          #define _RXF7SIDH_SID7_LENGTH                               0x1
1141:          #define _RXF7SIDH_SID7_MASK                                 0x10
1142:          #define _RXF7SIDH_SID8_POSN                                 0x5
1143:          #define _RXF7SIDH_SID8_POSITION                             0x5
1144:          #define _RXF7SIDH_SID8_SIZE                                 0x1
1145:          #define _RXF7SIDH_SID8_LENGTH                               0x1
1146:          #define _RXF7SIDH_SID8_MASK                                 0x20
1147:          #define _RXF7SIDH_SID9_POSN                                 0x6
1148:          #define _RXF7SIDH_SID9_POSITION                             0x6
1149:          #define _RXF7SIDH_SID9_SIZE                                 0x1
1150:          #define _RXF7SIDH_SID9_LENGTH                               0x1
1151:          #define _RXF7SIDH_SID9_MASK                                 0x40
1152:          #define _RXF7SIDH_SID10_POSN                                0x7
1153:          #define _RXF7SIDH_SID10_POSITION                            0x7
1154:          #define _RXF7SIDH_SID10_SIZE                                0x1
1155:          #define _RXF7SIDH_SID10_LENGTH                              0x1
1156:          #define _RXF7SIDH_SID10_MASK                                0x80
1157:          #define _RXF7SIDH_RXF7SID10_POSN                            0x7
1158:          #define _RXF7SIDH_RXF7SID10_POSITION                        0x7
1159:          #define _RXF7SIDH_RXF7SID10_SIZE                            0x1
1160:          #define _RXF7SIDH_RXF7SID10_LENGTH                          0x1
1161:          #define _RXF7SIDH_RXF7SID10_MASK                            0x80
1162:          #define _RXF7SIDH_RXF7SID3_POSN                             0x0
1163:          #define _RXF7SIDH_RXF7SID3_POSITION                         0x0
1164:          #define _RXF7SIDH_RXF7SID3_SIZE                             0x1
1165:          #define _RXF7SIDH_RXF7SID3_LENGTH                           0x1
1166:          #define _RXF7SIDH_RXF7SID3_MASK                             0x1
1167:          #define _RXF7SIDH_RXF7SID4_POSN                             0x1
1168:          #define _RXF7SIDH_RXF7SID4_POSITION                         0x1
1169:          #define _RXF7SIDH_RXF7SID4_SIZE                             0x1
1170:          #define _RXF7SIDH_RXF7SID4_LENGTH                           0x1
1171:          #define _RXF7SIDH_RXF7SID4_MASK                             0x2
1172:          #define _RXF7SIDH_RXF7SID5_POSN                             0x2
1173:          #define _RXF7SIDH_RXF7SID5_POSITION                         0x2
1174:          #define _RXF7SIDH_RXF7SID5_SIZE                             0x1
1175:          #define _RXF7SIDH_RXF7SID5_LENGTH                           0x1
1176:          #define _RXF7SIDH_RXF7SID5_MASK                             0x4
1177:          #define _RXF7SIDH_RXF7SID6_POSN                             0x3
1178:          #define _RXF7SIDH_RXF7SID6_POSITION                         0x3
1179:          #define _RXF7SIDH_RXF7SID6_SIZE                             0x1
1180:          #define _RXF7SIDH_RXF7SID6_LENGTH                           0x1
1181:          #define _RXF7SIDH_RXF7SID6_MASK                             0x8
1182:          #define _RXF7SIDH_RXF7SID7_POSN                             0x4
1183:          #define _RXF7SIDH_RXF7SID7_POSITION                         0x4
1184:          #define _RXF7SIDH_RXF7SID7_SIZE                             0x1
1185:          #define _RXF7SIDH_RXF7SID7_LENGTH                           0x1
1186:          #define _RXF7SIDH_RXF7SID7_MASK                             0x10
1187:          #define _RXF7SIDH_RXF7SID8_POSN                             0x5
1188:          #define _RXF7SIDH_RXF7SID8_POSITION                         0x5
1189:          #define _RXF7SIDH_RXF7SID8_SIZE                             0x1
1190:          #define _RXF7SIDH_RXF7SID8_LENGTH                           0x1
1191:          #define _RXF7SIDH_RXF7SID8_MASK                             0x20
1192:          #define _RXF7SIDH_RXF7SID9_POSN                             0x6
1193:          #define _RXF7SIDH_RXF7SID9_POSITION                         0x6
1194:          #define _RXF7SIDH_RXF7SID9_SIZE                             0x1
1195:          #define _RXF7SIDH_RXF7SID9_LENGTH                           0x1
1196:          #define _RXF7SIDH_RXF7SID9_MASK                             0x40
1197:          
1198:          // Register: RXF7SIDL
1199:          extern volatile unsigned char           RXF7SIDL            @ 0xE4D;
1200:          #ifndef _LIB_BUILD
1201:          asm("RXF7SIDL equ 0E4Dh");
1202:          #endif
1203:          // bitfield definitions
1204:          typedef union {
1205:              struct {
1206:                  unsigned EID                    :2;
1207:                  unsigned                        :1;
1208:                  unsigned EXIDEN                 :1;
1209:                  unsigned                        :1;
1210:                  unsigned SID                    :3;
1211:              };
1212:              struct {
1213:                  unsigned EID16                  :1;
1214:                  unsigned EID17                  :1;
1215:                  unsigned                        :3;
1216:                  unsigned SID0                   :1;
1217:                  unsigned SID1                   :1;
1218:                  unsigned SID2                   :1;
1219:              };
1220:              struct {
1221:                  unsigned RXF7EID16              :1;
1222:              };
1223:              struct {
1224:                  unsigned                        :1;
1225:                  unsigned RXF7EID17              :1;
1226:              };
1227:              struct {
1228:                  unsigned                        :3;
1229:                  unsigned RXF7EXIDEN             :1;
1230:              };
1231:              struct {
1232:                  unsigned                        :5;
1233:                  unsigned RXF7SID0               :1;
1234:              };
1235:              struct {
1236:                  unsigned                        :6;
1237:                  unsigned RXF7SID1               :1;
1238:              };
1239:              struct {
1240:                  unsigned                        :7;
1241:                  unsigned RXF7SID2               :1;
1242:              };
1243:          } RXF7SIDLbits_t;
1244:          extern volatile RXF7SIDLbits_t RXF7SIDLbits @ 0xE4D;
1245:          // bitfield macros
1246:          #define _RXF7SIDL_EID_POSN                                  0x0
1247:          #define _RXF7SIDL_EID_POSITION                              0x0
1248:          #define _RXF7SIDL_EID_SIZE                                  0x2
1249:          #define _RXF7SIDL_EID_LENGTH                                0x2
1250:          #define _RXF7SIDL_EID_MASK                                  0x3
1251:          #define _RXF7SIDL_EXIDEN_POSN                               0x3
1252:          #define _RXF7SIDL_EXIDEN_POSITION                           0x3
1253:          #define _RXF7SIDL_EXIDEN_SIZE                               0x1
1254:          #define _RXF7SIDL_EXIDEN_LENGTH                             0x1
1255:          #define _RXF7SIDL_EXIDEN_MASK                               0x8
1256:          #define _RXF7SIDL_SID_POSN                                  0x5
1257:          #define _RXF7SIDL_SID_POSITION                              0x5
1258:          #define _RXF7SIDL_SID_SIZE                                  0x3
1259:          #define _RXF7SIDL_SID_LENGTH                                0x3
1260:          #define _RXF7SIDL_SID_MASK                                  0xE0
1261:          #define _RXF7SIDL_EID16_POSN                                0x0
1262:          #define _RXF7SIDL_EID16_POSITION                            0x0
1263:          #define _RXF7SIDL_EID16_SIZE                                0x1
1264:          #define _RXF7SIDL_EID16_LENGTH                              0x1
1265:          #define _RXF7SIDL_EID16_MASK                                0x1
1266:          #define _RXF7SIDL_EID17_POSN                                0x1
1267:          #define _RXF7SIDL_EID17_POSITION                            0x1
1268:          #define _RXF7SIDL_EID17_SIZE                                0x1
1269:          #define _RXF7SIDL_EID17_LENGTH                              0x1
1270:          #define _RXF7SIDL_EID17_MASK                                0x2
1271:          #define _RXF7SIDL_SID0_POSN                                 0x5
1272:          #define _RXF7SIDL_SID0_POSITION                             0x5
1273:          #define _RXF7SIDL_SID0_SIZE                                 0x1
1274:          #define _RXF7SIDL_SID0_LENGTH                               0x1
1275:          #define _RXF7SIDL_SID0_MASK                                 0x20
1276:          #define _RXF7SIDL_SID1_POSN                                 0x6
1277:          #define _RXF7SIDL_SID1_POSITION                             0x6
1278:          #define _RXF7SIDL_SID1_SIZE                                 0x1
1279:          #define _RXF7SIDL_SID1_LENGTH                               0x1
1280:          #define _RXF7SIDL_SID1_MASK                                 0x40
1281:          #define _RXF7SIDL_SID2_POSN                                 0x7
1282:          #define _RXF7SIDL_SID2_POSITION                             0x7
1283:          #define _RXF7SIDL_SID2_SIZE                                 0x1
1284:          #define _RXF7SIDL_SID2_LENGTH                               0x1
1285:          #define _RXF7SIDL_SID2_MASK                                 0x80
1286:          #define _RXF7SIDL_RXF7EID16_POSN                            0x0
1287:          #define _RXF7SIDL_RXF7EID16_POSITION                        0x0
1288:          #define _RXF7SIDL_RXF7EID16_SIZE                            0x1
1289:          #define _RXF7SIDL_RXF7EID16_LENGTH                          0x1
1290:          #define _RXF7SIDL_RXF7EID16_MASK                            0x1
1291:          #define _RXF7SIDL_RXF7EID17_POSN                            0x1
1292:          #define _RXF7SIDL_RXF7EID17_POSITION                        0x1
1293:          #define _RXF7SIDL_RXF7EID17_SIZE                            0x1
1294:          #define _RXF7SIDL_RXF7EID17_LENGTH                          0x1
1295:          #define _RXF7SIDL_RXF7EID17_MASK                            0x2
1296:          #define _RXF7SIDL_RXF7EXIDEN_POSN                           0x3
1297:          #define _RXF7SIDL_RXF7EXIDEN_POSITION                       0x3
1298:          #define _RXF7SIDL_RXF7EXIDEN_SIZE                           0x1
1299:          #define _RXF7SIDL_RXF7EXIDEN_LENGTH                         0x1
1300:          #define _RXF7SIDL_RXF7EXIDEN_MASK                           0x8
1301:          #define _RXF7SIDL_RXF7SID0_POSN                             0x5
1302:          #define _RXF7SIDL_RXF7SID0_POSITION                         0x5
1303:          #define _RXF7SIDL_RXF7SID0_SIZE                             0x1
1304:          #define _RXF7SIDL_RXF7SID0_LENGTH                           0x1
1305:          #define _RXF7SIDL_RXF7SID0_MASK                             0x20
1306:          #define _RXF7SIDL_RXF7SID1_POSN                             0x6
1307:          #define _RXF7SIDL_RXF7SID1_POSITION                         0x6
1308:          #define _RXF7SIDL_RXF7SID1_SIZE                             0x1
1309:          #define _RXF7SIDL_RXF7SID1_LENGTH                           0x1
1310:          #define _RXF7SIDL_RXF7SID1_MASK                             0x40
1311:          #define _RXF7SIDL_RXF7SID2_POSN                             0x7
1312:          #define _RXF7SIDL_RXF7SID2_POSITION                         0x7
1313:          #define _RXF7SIDL_RXF7SID2_SIZE                             0x1
1314:          #define _RXF7SIDL_RXF7SID2_LENGTH                           0x1
1315:          #define _RXF7SIDL_RXF7SID2_MASK                             0x80
1316:          
1317:          // Register: RXF7EIDH
1318:          extern volatile unsigned char           RXF7EIDH            @ 0xE4E;
1319:          #ifndef _LIB_BUILD
1320:          asm("RXF7EIDH equ 0E4Eh");
1321:          #endif
1322:          // bitfield definitions
1323:          typedef union {
1324:              struct {
1325:                  unsigned EID                    :8;
1326:              };
1327:              struct {
1328:                  unsigned EID8                   :1;
1329:                  unsigned EID9                   :1;
1330:                  unsigned EID10                  :1;
1331:                  unsigned EID11                  :1;
1332:                  unsigned EID12                  :1;
1333:                  unsigned EID13                  :1;
1334:                  unsigned EID14                  :1;
1335:                  unsigned EID15                  :1;
1336:              };
1337:              struct {
1338:                  unsigned                        :2;
1339:                  unsigned RXF7EID10              :1;
1340:              };
1341:              struct {
1342:                  unsigned                        :3;
1343:                  unsigned RXF7EID11              :1;
1344:              };
1345:              struct {
1346:                  unsigned                        :4;
1347:                  unsigned RXF7EID12              :1;
1348:              };
1349:              struct {
1350:                  unsigned                        :5;
1351:                  unsigned RXF7EID13              :1;
1352:              };
1353:              struct {
1354:                  unsigned                        :6;
1355:                  unsigned RXF7EID14              :1;
1356:              };
1357:              struct {
1358:                  unsigned                        :7;
1359:                  unsigned RXF7EID15              :1;
1360:              };
1361:              struct {
1362:                  unsigned RXF7EID8               :1;
1363:              };
1364:              struct {
1365:                  unsigned                        :1;
1366:                  unsigned RXF7EID9               :1;
1367:              };
1368:          } RXF7EIDHbits_t;
1369:          extern volatile RXF7EIDHbits_t RXF7EIDHbits @ 0xE4E;
1370:          // bitfield macros
1371:          #define _RXF7EIDH_EID_POSN                                  0x0
1372:          #define _RXF7EIDH_EID_POSITION                              0x0
1373:          #define _RXF7EIDH_EID_SIZE                                  0x8
1374:          #define _RXF7EIDH_EID_LENGTH                                0x8
1375:          #define _RXF7EIDH_EID_MASK                                  0xFF
1376:          #define _RXF7EIDH_EID8_POSN                                 0x0
1377:          #define _RXF7EIDH_EID8_POSITION                             0x0
1378:          #define _RXF7EIDH_EID8_SIZE                                 0x1
1379:          #define _RXF7EIDH_EID8_LENGTH                               0x1
1380:          #define _RXF7EIDH_EID8_MASK                                 0x1
1381:          #define _RXF7EIDH_EID9_POSN                                 0x1
1382:          #define _RXF7EIDH_EID9_POSITION                             0x1
1383:          #define _RXF7EIDH_EID9_SIZE                                 0x1
1384:          #define _RXF7EIDH_EID9_LENGTH                               0x1
1385:          #define _RXF7EIDH_EID9_MASK                                 0x2
1386:          #define _RXF7EIDH_EID10_POSN                                0x2
1387:          #define _RXF7EIDH_EID10_POSITION                            0x2
1388:          #define _RXF7EIDH_EID10_SIZE                                0x1
1389:          #define _RXF7EIDH_EID10_LENGTH                              0x1
1390:          #define _RXF7EIDH_EID10_MASK                                0x4
1391:          #define _RXF7EIDH_EID11_POSN                                0x3
1392:          #define _RXF7EIDH_EID11_POSITION                            0x3
1393:          #define _RXF7EIDH_EID11_SIZE                                0x1
1394:          #define _RXF7EIDH_EID11_LENGTH                              0x1
1395:          #define _RXF7EIDH_EID11_MASK                                0x8
1396:          #define _RXF7EIDH_EID12_POSN                                0x4
1397:          #define _RXF7EIDH_EID12_POSITION                            0x4
1398:          #define _RXF7EIDH_EID12_SIZE                                0x1
1399:          #define _RXF7EIDH_EID12_LENGTH                              0x1
1400:          #define _RXF7EIDH_EID12_MASK                                0x10
1401:          #define _RXF7EIDH_EID13_POSN                                0x5
1402:          #define _RXF7EIDH_EID13_POSITION                            0x5
1403:          #define _RXF7EIDH_EID13_SIZE                                0x1
1404:          #define _RXF7EIDH_EID13_LENGTH                              0x1
1405:          #define _RXF7EIDH_EID13_MASK                                0x20
1406:          #define _RXF7EIDH_EID14_POSN                                0x6
1407:          #define _RXF7EIDH_EID14_POSITION                            0x6
1408:          #define _RXF7EIDH_EID14_SIZE                                0x1
1409:          #define _RXF7EIDH_EID14_LENGTH                              0x1
1410:          #define _RXF7EIDH_EID14_MASK                                0x40
1411:          #define _RXF7EIDH_EID15_POSN                                0x7
1412:          #define _RXF7EIDH_EID15_POSITION                            0x7
1413:          #define _RXF7EIDH_EID15_SIZE                                0x1
1414:          #define _RXF7EIDH_EID15_LENGTH                              0x1
1415:          #define _RXF7EIDH_EID15_MASK                                0x80
1416:          #define _RXF7EIDH_RXF7EID10_POSN                            0x2
1417:          #define _RXF7EIDH_RXF7EID10_POSITION                        0x2
1418:          #define _RXF7EIDH_RXF7EID10_SIZE                            0x1
1419:          #define _RXF7EIDH_RXF7EID10_LENGTH                          0x1
1420:          #define _RXF7EIDH_RXF7EID10_MASK                            0x4
1421:          #define _RXF7EIDH_RXF7EID11_POSN                            0x3
1422:          #define _RXF7EIDH_RXF7EID11_POSITION                        0x3
1423:          #define _RXF7EIDH_RXF7EID11_SIZE                            0x1
1424:          #define _RXF7EIDH_RXF7EID11_LENGTH                          0x1
1425:          #define _RXF7EIDH_RXF7EID11_MASK                            0x8
1426:          #define _RXF7EIDH_RXF7EID12_POSN                            0x4
1427:          #define _RXF7EIDH_RXF7EID12_POSITION                        0x4
1428:          #define _RXF7EIDH_RXF7EID12_SIZE                            0x1
1429:          #define _RXF7EIDH_RXF7EID12_LENGTH                          0x1
1430:          #define _RXF7EIDH_RXF7EID12_MASK                            0x10
1431:          #define _RXF7EIDH_RXF7EID13_POSN                            0x5
1432:          #define _RXF7EIDH_RXF7EID13_POSITION                        0x5
1433:          #define _RXF7EIDH_RXF7EID13_SIZE                            0x1
1434:          #define _RXF7EIDH_RXF7EID13_LENGTH                          0x1
1435:          #define _RXF7EIDH_RXF7EID13_MASK                            0x20
1436:          #define _RXF7EIDH_RXF7EID14_POSN                            0x6
1437:          #define _RXF7EIDH_RXF7EID14_POSITION                        0x6
1438:          #define _RXF7EIDH_RXF7EID14_SIZE                            0x1
1439:          #define _RXF7EIDH_RXF7EID14_LENGTH                          0x1
1440:          #define _RXF7EIDH_RXF7EID14_MASK                            0x40
1441:          #define _RXF7EIDH_RXF7EID15_POSN                            0x7
1442:          #define _RXF7EIDH_RXF7EID15_POSITION                        0x7
1443:          #define _RXF7EIDH_RXF7EID15_SIZE                            0x1
1444:          #define _RXF7EIDH_RXF7EID15_LENGTH                          0x1
1445:          #define _RXF7EIDH_RXF7EID15_MASK                            0x80
1446:          #define _RXF7EIDH_RXF7EID8_POSN                             0x0
1447:          #define _RXF7EIDH_RXF7EID8_POSITION                         0x0
1448:          #define _RXF7EIDH_RXF7EID8_SIZE                             0x1
1449:          #define _RXF7EIDH_RXF7EID8_LENGTH                           0x1
1450:          #define _RXF7EIDH_RXF7EID8_MASK                             0x1
1451:          #define _RXF7EIDH_RXF7EID9_POSN                             0x1
1452:          #define _RXF7EIDH_RXF7EID9_POSITION                         0x1
1453:          #define _RXF7EIDH_RXF7EID9_SIZE                             0x1
1454:          #define _RXF7EIDH_RXF7EID9_LENGTH                           0x1
1455:          #define _RXF7EIDH_RXF7EID9_MASK                             0x2
1456:          
1457:          // Register: RXF7EIDL
1458:          extern volatile unsigned char           RXF7EIDL            @ 0xE4F;
1459:          #ifndef _LIB_BUILD
1460:          asm("RXF7EIDL equ 0E4Fh");
1461:          #endif
1462:          // bitfield definitions
1463:          typedef union {
1464:              struct {
1465:                  unsigned EID                    :8;
1466:              };
1467:              struct {
1468:                  unsigned EID0                   :1;
1469:                  unsigned EID1                   :1;
1470:                  unsigned EID2                   :1;
1471:                  unsigned EID3                   :1;
1472:                  unsigned EID4                   :1;
1473:                  unsigned EID5                   :1;
1474:                  unsigned EID6                   :1;
1475:                  unsigned EID7                   :1;
1476:              };
1477:              struct {
1478:                  unsigned RXF7EID0               :1;
1479:              };
1480:              struct {
1481:                  unsigned                        :1;
1482:                  unsigned RXF7EID1               :1;
1483:              };
1484:              struct {
1485:                  unsigned                        :2;
1486:                  unsigned RXF7EID2               :1;
1487:              };
1488:              struct {
1489:                  unsigned                        :3;
1490:                  unsigned RXF7EID3               :1;
1491:              };
1492:              struct {
1493:                  unsigned                        :4;
1494:                  unsigned RXF7EID4               :1;
1495:              };
1496:              struct {
1497:                  unsigned                        :5;
1498:                  unsigned RXF7EID5               :1;
1499:              };
1500:              struct {
1501:                  unsigned                        :6;
1502:                  unsigned RXF7EID6               :1;
1503:              };
1504:              struct {
1505:                  unsigned                        :7;
1506:                  unsigned RXF7EID7               :1;
1507:              };
1508:          } RXF7EIDLbits_t;
1509:          extern volatile RXF7EIDLbits_t RXF7EIDLbits @ 0xE4F;
1510:          // bitfield macros
1511:          #define _RXF7EIDL_EID_POSN                                  0x0
1512:          #define _RXF7EIDL_EID_POSITION                              0x0
1513:          #define _RXF7EIDL_EID_SIZE                                  0x8
1514:          #define _RXF7EIDL_EID_LENGTH                                0x8
1515:          #define _RXF7EIDL_EID_MASK                                  0xFF
1516:          #define _RXF7EIDL_EID0_POSN                                 0x0
1517:          #define _RXF7EIDL_EID0_POSITION                             0x0
1518:          #define _RXF7EIDL_EID0_SIZE                                 0x1
1519:          #define _RXF7EIDL_EID0_LENGTH                               0x1
1520:          #define _RXF7EIDL_EID0_MASK                                 0x1
1521:          #define _RXF7EIDL_EID1_POSN                                 0x1
1522:          #define _RXF7EIDL_EID1_POSITION                             0x1
1523:          #define _RXF7EIDL_EID1_SIZE                                 0x1
1524:          #define _RXF7EIDL_EID1_LENGTH                               0x1
1525:          #define _RXF7EIDL_EID1_MASK                                 0x2
1526:          #define _RXF7EIDL_EID2_POSN                                 0x2
1527:          #define _RXF7EIDL_EID2_POSITION                             0x2
1528:          #define _RXF7EIDL_EID2_SIZE                                 0x1
1529:          #define _RXF7EIDL_EID2_LENGTH                               0x1
1530:          #define _RXF7EIDL_EID2_MASK                                 0x4
1531:          #define _RXF7EIDL_EID3_POSN                                 0x3
1532:          #define _RXF7EIDL_EID3_POSITION                             0x3
1533:          #define _RXF7EIDL_EID3_SIZE                                 0x1
1534:          #define _RXF7EIDL_EID3_LENGTH                               0x1
1535:          #define _RXF7EIDL_EID3_MASK                                 0x8
1536:          #define _RXF7EIDL_EID4_POSN                                 0x4
1537:          #define _RXF7EIDL_EID4_POSITION                             0x4
1538:          #define _RXF7EIDL_EID4_SIZE                                 0x1
1539:          #define _RXF7EIDL_EID4_LENGTH                               0x1
1540:          #define _RXF7EIDL_EID4_MASK                                 0x10
1541:          #define _RXF7EIDL_EID5_POSN                                 0x5
1542:          #define _RXF7EIDL_EID5_POSITION                             0x5
1543:          #define _RXF7EIDL_EID5_SIZE                                 0x1
1544:          #define _RXF7EIDL_EID5_LENGTH                               0x1
1545:          #define _RXF7EIDL_EID5_MASK                                 0x20
1546:          #define _RXF7EIDL_EID6_POSN                                 0x6
1547:          #define _RXF7EIDL_EID6_POSITION                             0x6
1548:          #define _RXF7EIDL_EID6_SIZE                                 0x1
1549:          #define _RXF7EIDL_EID6_LENGTH                               0x1
1550:          #define _RXF7EIDL_EID6_MASK                                 0x40
1551:          #define _RXF7EIDL_EID7_POSN                                 0x7
1552:          #define _RXF7EIDL_EID7_POSITION                             0x7
1553:          #define _RXF7EIDL_EID7_SIZE                                 0x1
1554:          #define _RXF7EIDL_EID7_LENGTH                               0x1
1555:          #define _RXF7EIDL_EID7_MASK                                 0x80
1556:          #define _RXF7EIDL_RXF7EID0_POSN                             0x0
1557:          #define _RXF7EIDL_RXF7EID0_POSITION                         0x0
1558:          #define _RXF7EIDL_RXF7EID0_SIZE                             0x1
1559:          #define _RXF7EIDL_RXF7EID0_LENGTH                           0x1
1560:          #define _RXF7EIDL_RXF7EID0_MASK                             0x1
1561:          #define _RXF7EIDL_RXF7EID1_POSN                             0x1
1562:          #define _RXF7EIDL_RXF7EID1_POSITION                         0x1
1563:          #define _RXF7EIDL_RXF7EID1_SIZE                             0x1
1564:          #define _RXF7EIDL_RXF7EID1_LENGTH                           0x1
1565:          #define _RXF7EIDL_RXF7EID1_MASK                             0x2
1566:          #define _RXF7EIDL_RXF7EID2_POSN                             0x2
1567:          #define _RXF7EIDL_RXF7EID2_POSITION                         0x2
1568:          #define _RXF7EIDL_RXF7EID2_SIZE                             0x1
1569:          #define _RXF7EIDL_RXF7EID2_LENGTH                           0x1
1570:          #define _RXF7EIDL_RXF7EID2_MASK                             0x4
1571:          #define _RXF7EIDL_RXF7EID3_POSN                             0x3
1572:          #define _RXF7EIDL_RXF7EID3_POSITION                         0x3
1573:          #define _RXF7EIDL_RXF7EID3_SIZE                             0x1
1574:          #define _RXF7EIDL_RXF7EID3_LENGTH                           0x1
1575:          #define _RXF7EIDL_RXF7EID3_MASK                             0x8
1576:          #define _RXF7EIDL_RXF7EID4_POSN                             0x4
1577:          #define _RXF7EIDL_RXF7EID4_POSITION                         0x4
1578:          #define _RXF7EIDL_RXF7EID4_SIZE                             0x1
1579:          #define _RXF7EIDL_RXF7EID4_LENGTH                           0x1
1580:          #define _RXF7EIDL_RXF7EID4_MASK                             0x10
1581:          #define _RXF7EIDL_RXF7EID5_POSN                             0x5
1582:          #define _RXF7EIDL_RXF7EID5_POSITION                         0x5
1583:          #define _RXF7EIDL_RXF7EID5_SIZE                             0x1
1584:          #define _RXF7EIDL_RXF7EID5_LENGTH                           0x1
1585:          #define _RXF7EIDL_RXF7EID5_MASK                             0x20
1586:          #define _RXF7EIDL_RXF7EID6_POSN                             0x6
1587:          #define _RXF7EIDL_RXF7EID6_POSITION                         0x6
1588:          #define _RXF7EIDL_RXF7EID6_SIZE                             0x1
1589:          #define _RXF7EIDL_RXF7EID6_LENGTH                           0x1
1590:          #define _RXF7EIDL_RXF7EID6_MASK                             0x40
1591:          #define _RXF7EIDL_RXF7EID7_POSN                             0x7
1592:          #define _RXF7EIDL_RXF7EID7_POSITION                         0x7
1593:          #define _RXF7EIDL_RXF7EID7_SIZE                             0x1
1594:          #define _RXF7EIDL_RXF7EID7_LENGTH                           0x1
1595:          #define _RXF7EIDL_RXF7EID7_MASK                             0x80
1596:          
1597:          // Register: RXF8SIDH
1598:          extern volatile unsigned char           RXF8SIDH            @ 0xE50;
1599:          #ifndef _LIB_BUILD
1600:          asm("RXF8SIDH equ 0E50h");
1601:          #endif
1602:          // bitfield definitions
1603:          typedef union {
1604:              struct {
1605:                  unsigned SID                    :8;
1606:              };
1607:              struct {
1608:                  unsigned SID3                   :1;
1609:                  unsigned SID4                   :1;
1610:                  unsigned SID5                   :1;
1611:                  unsigned SID6                   :1;
1612:                  unsigned SID7                   :1;
1613:                  unsigned SID8                   :1;
1614:                  unsigned SID9                   :1;
1615:                  unsigned SID10                  :1;
1616:              };
1617:              struct {
1618:                  unsigned                        :7;
1619:                  unsigned RXF8SID10              :1;
1620:              };
1621:              struct {
1622:                  unsigned RXF8SID3               :1;
1623:              };
1624:              struct {
1625:                  unsigned                        :1;
1626:                  unsigned RXF8SID4               :1;
1627:              };
1628:              struct {
1629:                  unsigned                        :2;
1630:                  unsigned RXF8SID5               :1;
1631:              };
1632:              struct {
1633:                  unsigned                        :3;
1634:                  unsigned RXF8SID6               :1;
1635:              };
1636:              struct {
1637:                  unsigned                        :4;
1638:                  unsigned RXF8SID7               :1;
1639:              };
1640:              struct {
1641:                  unsigned                        :5;
1642:                  unsigned RXF8SID8               :1;
1643:              };
1644:              struct {
1645:                  unsigned                        :6;
1646:                  unsigned RXF8SID9               :1;
1647:              };
1648:          } RXF8SIDHbits_t;
1649:          extern volatile RXF8SIDHbits_t RXF8SIDHbits @ 0xE50;
1650:          // bitfield macros
1651:          #define _RXF8SIDH_SID_POSN                                  0x0
1652:          #define _RXF8SIDH_SID_POSITION                              0x0
1653:          #define _RXF8SIDH_SID_SIZE                                  0x8
1654:          #define _RXF8SIDH_SID_LENGTH                                0x8
1655:          #define _RXF8SIDH_SID_MASK                                  0xFF
1656:          #define _RXF8SIDH_SID3_POSN                                 0x0
1657:          #define _RXF8SIDH_SID3_POSITION                             0x0
1658:          #define _RXF8SIDH_SID3_SIZE                                 0x1
1659:          #define _RXF8SIDH_SID3_LENGTH                               0x1
1660:          #define _RXF8SIDH_SID3_MASK                                 0x1
1661:          #define _RXF8SIDH_SID4_POSN                                 0x1
1662:          #define _RXF8SIDH_SID4_POSITION                             0x1
1663:          #define _RXF8SIDH_SID4_SIZE                                 0x1
1664:          #define _RXF8SIDH_SID4_LENGTH                               0x1
1665:          #define _RXF8SIDH_SID4_MASK                                 0x2
1666:          #define _RXF8SIDH_SID5_POSN                                 0x2
1667:          #define _RXF8SIDH_SID5_POSITION                             0x2
1668:          #define _RXF8SIDH_SID5_SIZE                                 0x1
1669:          #define _RXF8SIDH_SID5_LENGTH                               0x1
1670:          #define _RXF8SIDH_SID5_MASK                                 0x4
1671:          #define _RXF8SIDH_SID6_POSN                                 0x3
1672:          #define _RXF8SIDH_SID6_POSITION                             0x3
1673:          #define _RXF8SIDH_SID6_SIZE                                 0x1
1674:          #define _RXF8SIDH_SID6_LENGTH                               0x1
1675:          #define _RXF8SIDH_SID6_MASK                                 0x8
1676:          #define _RXF8SIDH_SID7_POSN                                 0x4
1677:          #define _RXF8SIDH_SID7_POSITION                             0x4
1678:          #define _RXF8SIDH_SID7_SIZE                                 0x1
1679:          #define _RXF8SIDH_SID7_LENGTH                               0x1
1680:          #define _RXF8SIDH_SID7_MASK                                 0x10
1681:          #define _RXF8SIDH_SID8_POSN                                 0x5
1682:          #define _RXF8SIDH_SID8_POSITION                             0x5
1683:          #define _RXF8SIDH_SID8_SIZE                                 0x1
1684:          #define _RXF8SIDH_SID8_LENGTH                               0x1
1685:          #define _RXF8SIDH_SID8_MASK                                 0x20
1686:          #define _RXF8SIDH_SID9_POSN                                 0x6
1687:          #define _RXF8SIDH_SID9_POSITION                             0x6
1688:          #define _RXF8SIDH_SID9_SIZE                                 0x1
1689:          #define _RXF8SIDH_SID9_LENGTH                               0x1
1690:          #define _RXF8SIDH_SID9_MASK                                 0x40
1691:          #define _RXF8SIDH_SID10_POSN                                0x7
1692:          #define _RXF8SIDH_SID10_POSITION                            0x7
1693:          #define _RXF8SIDH_SID10_SIZE                                0x1
1694:          #define _RXF8SIDH_SID10_LENGTH                              0x1
1695:          #define _RXF8SIDH_SID10_MASK                                0x80
1696:          #define _RXF8SIDH_RXF8SID10_POSN                            0x7
1697:          #define _RXF8SIDH_RXF8SID10_POSITION                        0x7
1698:          #define _RXF8SIDH_RXF8SID10_SIZE                            0x1
1699:          #define _RXF8SIDH_RXF8SID10_LENGTH                          0x1
1700:          #define _RXF8SIDH_RXF8SID10_MASK                            0x80
1701:          #define _RXF8SIDH_RXF8SID3_POSN                             0x0
1702:          #define _RXF8SIDH_RXF8SID3_POSITION                         0x0
1703:          #define _RXF8SIDH_RXF8SID3_SIZE                             0x1
1704:          #define _RXF8SIDH_RXF8SID3_LENGTH                           0x1
1705:          #define _RXF8SIDH_RXF8SID3_MASK                             0x1
1706:          #define _RXF8SIDH_RXF8SID4_POSN                             0x1
1707:          #define _RXF8SIDH_RXF8SID4_POSITION                         0x1
1708:          #define _RXF8SIDH_RXF8SID4_SIZE                             0x1
1709:          #define _RXF8SIDH_RXF8SID4_LENGTH                           0x1
1710:          #define _RXF8SIDH_RXF8SID4_MASK                             0x2
1711:          #define _RXF8SIDH_RXF8SID5_POSN                             0x2
1712:          #define _RXF8SIDH_RXF8SID5_POSITION                         0x2
1713:          #define _RXF8SIDH_RXF8SID5_SIZE                             0x1
1714:          #define _RXF8SIDH_RXF8SID5_LENGTH                           0x1
1715:          #define _RXF8SIDH_RXF8SID5_MASK                             0x4
1716:          #define _RXF8SIDH_RXF8SID6_POSN                             0x3
1717:          #define _RXF8SIDH_RXF8SID6_POSITION                         0x3
1718:          #define _RXF8SIDH_RXF8SID6_SIZE                             0x1
1719:          #define _RXF8SIDH_RXF8SID6_LENGTH                           0x1
1720:          #define _RXF8SIDH_RXF8SID6_MASK                             0x8
1721:          #define _RXF8SIDH_RXF8SID7_POSN                             0x4
1722:          #define _RXF8SIDH_RXF8SID7_POSITION                         0x4
1723:          #define _RXF8SIDH_RXF8SID7_SIZE                             0x1
1724:          #define _RXF8SIDH_RXF8SID7_LENGTH                           0x1
1725:          #define _RXF8SIDH_RXF8SID7_MASK                             0x10
1726:          #define _RXF8SIDH_RXF8SID8_POSN                             0x5
1727:          #define _RXF8SIDH_RXF8SID8_POSITION                         0x5
1728:          #define _RXF8SIDH_RXF8SID8_SIZE                             0x1
1729:          #define _RXF8SIDH_RXF8SID8_LENGTH                           0x1
1730:          #define _RXF8SIDH_RXF8SID8_MASK                             0x20
1731:          #define _RXF8SIDH_RXF8SID9_POSN                             0x6
1732:          #define _RXF8SIDH_RXF8SID9_POSITION                         0x6
1733:          #define _RXF8SIDH_RXF8SID9_SIZE                             0x1
1734:          #define _RXF8SIDH_RXF8SID9_LENGTH                           0x1
1735:          #define _RXF8SIDH_RXF8SID9_MASK                             0x40
1736:          
1737:          // Register: RXF8SIDL
1738:          extern volatile unsigned char           RXF8SIDL            @ 0xE51;
1739:          #ifndef _LIB_BUILD
1740:          asm("RXF8SIDL equ 0E51h");
1741:          #endif
1742:          // bitfield definitions
1743:          typedef union {
1744:              struct {
1745:                  unsigned EID                    :2;
1746:                  unsigned                        :1;
1747:                  unsigned EXIDEN                 :1;
1748:                  unsigned                        :1;
1749:                  unsigned SID                    :3;
1750:              };
1751:              struct {
1752:                  unsigned EID16                  :1;
1753:                  unsigned EID17                  :1;
1754:                  unsigned                        :3;
1755:                  unsigned SID0                   :1;
1756:                  unsigned SID1                   :1;
1757:                  unsigned SID2                   :1;
1758:              };
1759:              struct {
1760:                  unsigned RXF8EID16              :1;
1761:              };
1762:              struct {
1763:                  unsigned                        :1;
1764:                  unsigned RXF8EID17              :1;
1765:              };
1766:              struct {
1767:                  unsigned                        :3;
1768:                  unsigned RXF8EXIDEN             :1;
1769:              };
1770:              struct {
1771:                  unsigned                        :5;
1772:                  unsigned RXF8SID0               :1;
1773:              };
1774:              struct {
1775:                  unsigned                        :6;
1776:                  unsigned RXF8SID1               :1;
1777:              };
1778:              struct {
1779:                  unsigned                        :7;
1780:                  unsigned RXF8SID2               :1;
1781:              };
1782:          } RXF8SIDLbits_t;
1783:          extern volatile RXF8SIDLbits_t RXF8SIDLbits @ 0xE51;
1784:          // bitfield macros
1785:          #define _RXF8SIDL_EID_POSN                                  0x0
1786:          #define _RXF8SIDL_EID_POSITION                              0x0
1787:          #define _RXF8SIDL_EID_SIZE                                  0x2
1788:          #define _RXF8SIDL_EID_LENGTH                                0x2
1789:          #define _RXF8SIDL_EID_MASK                                  0x3
1790:          #define _RXF8SIDL_EXIDEN_POSN                               0x3
1791:          #define _RXF8SIDL_EXIDEN_POSITION                           0x3
1792:          #define _RXF8SIDL_EXIDEN_SIZE                               0x1
1793:          #define _RXF8SIDL_EXIDEN_LENGTH                             0x1
1794:          #define _RXF8SIDL_EXIDEN_MASK                               0x8
1795:          #define _RXF8SIDL_SID_POSN                                  0x5
1796:          #define _RXF8SIDL_SID_POSITION                              0x5
1797:          #define _RXF8SIDL_SID_SIZE                                  0x3
1798:          #define _RXF8SIDL_SID_LENGTH                                0x3
1799:          #define _RXF8SIDL_SID_MASK                                  0xE0
1800:          #define _RXF8SIDL_EID16_POSN                                0x0
1801:          #define _RXF8SIDL_EID16_POSITION                            0x0
1802:          #define _RXF8SIDL_EID16_SIZE                                0x1
1803:          #define _RXF8SIDL_EID16_LENGTH                              0x1
1804:          #define _RXF8SIDL_EID16_MASK                                0x1
1805:          #define _RXF8SIDL_EID17_POSN                                0x1
1806:          #define _RXF8SIDL_EID17_POSITION                            0x1
1807:          #define _RXF8SIDL_EID17_SIZE                                0x1
1808:          #define _RXF8SIDL_EID17_LENGTH                              0x1
1809:          #define _RXF8SIDL_EID17_MASK                                0x2
1810:          #define _RXF8SIDL_SID0_POSN                                 0x5
1811:          #define _RXF8SIDL_SID0_POSITION                             0x5
1812:          #define _RXF8SIDL_SID0_SIZE                                 0x1
1813:          #define _RXF8SIDL_SID0_LENGTH                               0x1
1814:          #define _RXF8SIDL_SID0_MASK                                 0x20
1815:          #define _RXF8SIDL_SID1_POSN                                 0x6
1816:          #define _RXF8SIDL_SID1_POSITION                             0x6
1817:          #define _RXF8SIDL_SID1_SIZE                                 0x1
1818:          #define _RXF8SIDL_SID1_LENGTH                               0x1
1819:          #define _RXF8SIDL_SID1_MASK                                 0x40
1820:          #define _RXF8SIDL_SID2_POSN                                 0x7
1821:          #define _RXF8SIDL_SID2_POSITION                             0x7
1822:          #define _RXF8SIDL_SID2_SIZE                                 0x1
1823:          #define _RXF8SIDL_SID2_LENGTH                               0x1
1824:          #define _RXF8SIDL_SID2_MASK                                 0x80
1825:          #define _RXF8SIDL_RXF8EID16_POSN                            0x0
1826:          #define _RXF8SIDL_RXF8EID16_POSITION                        0x0
1827:          #define _RXF8SIDL_RXF8EID16_SIZE                            0x1
1828:          #define _RXF8SIDL_RXF8EID16_LENGTH                          0x1
1829:          #define _RXF8SIDL_RXF8EID16_MASK                            0x1
1830:          #define _RXF8SIDL_RXF8EID17_POSN                            0x1
1831:          #define _RXF8SIDL_RXF8EID17_POSITION                        0x1
1832:          #define _RXF8SIDL_RXF8EID17_SIZE                            0x1
1833:          #define _RXF8SIDL_RXF8EID17_LENGTH                          0x1
1834:          #define _RXF8SIDL_RXF8EID17_MASK                            0x2
1835:          #define _RXF8SIDL_RXF8EXIDEN_POSN                           0x3
1836:          #define _RXF8SIDL_RXF8EXIDEN_POSITION                       0x3
1837:          #define _RXF8SIDL_RXF8EXIDEN_SIZE                           0x1
1838:          #define _RXF8SIDL_RXF8EXIDEN_LENGTH                         0x1
1839:          #define _RXF8SIDL_RXF8EXIDEN_MASK                           0x8
1840:          #define _RXF8SIDL_RXF8SID0_POSN                             0x5
1841:          #define _RXF8SIDL_RXF8SID0_POSITION                         0x5
1842:          #define _RXF8SIDL_RXF8SID0_SIZE                             0x1
1843:          #define _RXF8SIDL_RXF8SID0_LENGTH                           0x1
1844:          #define _RXF8SIDL_RXF8SID0_MASK                             0x20
1845:          #define _RXF8SIDL_RXF8SID1_POSN                             0x6
1846:          #define _RXF8SIDL_RXF8SID1_POSITION                         0x6
1847:          #define _RXF8SIDL_RXF8SID1_SIZE                             0x1
1848:          #define _RXF8SIDL_RXF8SID1_LENGTH                           0x1
1849:          #define _RXF8SIDL_RXF8SID1_MASK                             0x40
1850:          #define _RXF8SIDL_RXF8SID2_POSN                             0x7
1851:          #define _RXF8SIDL_RXF8SID2_POSITION                         0x7
1852:          #define _RXF8SIDL_RXF8SID2_SIZE                             0x1
1853:          #define _RXF8SIDL_RXF8SID2_LENGTH                           0x1
1854:          #define _RXF8SIDL_RXF8SID2_MASK                             0x80
1855:          
1856:          // Register: RXF8EIDH
1857:          extern volatile unsigned char           RXF8EIDH            @ 0xE52;
1858:          #ifndef _LIB_BUILD
1859:          asm("RXF8EIDH equ 0E52h");
1860:          #endif
1861:          // bitfield definitions
1862:          typedef union {
1863:              struct {
1864:                  unsigned EID                    :8;
1865:              };
1866:              struct {
1867:                  unsigned EID8                   :1;
1868:                  unsigned EID9                   :1;
1869:                  unsigned EID10                  :1;
1870:                  unsigned EID11                  :1;
1871:                  unsigned EID12                  :1;
1872:                  unsigned EID13                  :1;
1873:                  unsigned EID14                  :1;
1874:                  unsigned EID15                  :1;
1875:              };
1876:              struct {
1877:                  unsigned                        :2;
1878:                  unsigned RXF8EID10              :1;
1879:              };
1880:              struct {
1881:                  unsigned                        :3;
1882:                  unsigned RXF8EID11              :1;
1883:              };
1884:              struct {
1885:                  unsigned                        :4;
1886:                  unsigned RXF8EID12              :1;
1887:              };
1888:              struct {
1889:                  unsigned                        :5;
1890:                  unsigned RXF8EID13              :1;
1891:              };
1892:              struct {
1893:                  unsigned                        :6;
1894:                  unsigned RXF8EID14              :1;
1895:              };
1896:              struct {
1897:                  unsigned                        :7;
1898:                  unsigned RXF8EID15              :1;
1899:              };
1900:              struct {
1901:                  unsigned RXF8EID8               :1;
1902:              };
1903:              struct {
1904:                  unsigned                        :1;
1905:                  unsigned RXF8EID9               :1;
1906:              };
1907:          } RXF8EIDHbits_t;
1908:          extern volatile RXF8EIDHbits_t RXF8EIDHbits @ 0xE52;
1909:          // bitfield macros
1910:          #define _RXF8EIDH_EID_POSN                                  0x0
1911:          #define _RXF8EIDH_EID_POSITION                              0x0
1912:          #define _RXF8EIDH_EID_SIZE                                  0x8
1913:          #define _RXF8EIDH_EID_LENGTH                                0x8
1914:          #define _RXF8EIDH_EID_MASK                                  0xFF
1915:          #define _RXF8EIDH_EID8_POSN                                 0x0
1916:          #define _RXF8EIDH_EID8_POSITION                             0x0
1917:          #define _RXF8EIDH_EID8_SIZE                                 0x1
1918:          #define _RXF8EIDH_EID8_LENGTH                               0x1
1919:          #define _RXF8EIDH_EID8_MASK                                 0x1
1920:          #define _RXF8EIDH_EID9_POSN                                 0x1
1921:          #define _RXF8EIDH_EID9_POSITION                             0x1
1922:          #define _RXF8EIDH_EID9_SIZE                                 0x1
1923:          #define _RXF8EIDH_EID9_LENGTH                               0x1
1924:          #define _RXF8EIDH_EID9_MASK                                 0x2
1925:          #define _RXF8EIDH_EID10_POSN                                0x2
1926:          #define _RXF8EIDH_EID10_POSITION                            0x2
1927:          #define _RXF8EIDH_EID10_SIZE                                0x1
1928:          #define _RXF8EIDH_EID10_LENGTH                              0x1
1929:          #define _RXF8EIDH_EID10_MASK                                0x4
1930:          #define _RXF8EIDH_EID11_POSN                                0x3
1931:          #define _RXF8EIDH_EID11_POSITION                            0x3
1932:          #define _RXF8EIDH_EID11_SIZE                                0x1
1933:          #define _RXF8EIDH_EID11_LENGTH                              0x1
1934:          #define _RXF8EIDH_EID11_MASK                                0x8
1935:          #define _RXF8EIDH_EID12_POSN                                0x4
1936:          #define _RXF8EIDH_EID12_POSITION                            0x4
1937:          #define _RXF8EIDH_EID12_SIZE                                0x1
1938:          #define _RXF8EIDH_EID12_LENGTH                              0x1
1939:          #define _RXF8EIDH_EID12_MASK                                0x10
1940:          #define _RXF8EIDH_EID13_POSN                                0x5
1941:          #define _RXF8EIDH_EID13_POSITION                            0x5
1942:          #define _RXF8EIDH_EID13_SIZE                                0x1
1943:          #define _RXF8EIDH_EID13_LENGTH                              0x1
1944:          #define _RXF8EIDH_EID13_MASK                                0x20
1945:          #define _RXF8EIDH_EID14_POSN                                0x6
1946:          #define _RXF8EIDH_EID14_POSITION                            0x6
1947:          #define _RXF8EIDH_EID14_SIZE                                0x1
1948:          #define _RXF8EIDH_EID14_LENGTH                              0x1
1949:          #define _RXF8EIDH_EID14_MASK                                0x40
1950:          #define _RXF8EIDH_EID15_POSN                                0x7
1951:          #define _RXF8EIDH_EID15_POSITION                            0x7
1952:          #define _RXF8EIDH_EID15_SIZE                                0x1
1953:          #define _RXF8EIDH_EID15_LENGTH                              0x1
1954:          #define _RXF8EIDH_EID15_MASK                                0x80
1955:          #define _RXF8EIDH_RXF8EID10_POSN                            0x2
1956:          #define _RXF8EIDH_RXF8EID10_POSITION                        0x2
1957:          #define _RXF8EIDH_RXF8EID10_SIZE                            0x1
1958:          #define _RXF8EIDH_RXF8EID10_LENGTH                          0x1
1959:          #define _RXF8EIDH_RXF8EID10_MASK                            0x4
1960:          #define _RXF8EIDH_RXF8EID11_POSN                            0x3
1961:          #define _RXF8EIDH_RXF8EID11_POSITION                        0x3
1962:          #define _RXF8EIDH_RXF8EID11_SIZE                            0x1
1963:          #define _RXF8EIDH_RXF8EID11_LENGTH                          0x1
1964:          #define _RXF8EIDH_RXF8EID11_MASK                            0x8
1965:          #define _RXF8EIDH_RXF8EID12_POSN                            0x4
1966:          #define _RXF8EIDH_RXF8EID12_POSITION                        0x4
1967:          #define _RXF8EIDH_RXF8EID12_SIZE                            0x1
1968:          #define _RXF8EIDH_RXF8EID12_LENGTH                          0x1
1969:          #define _RXF8EIDH_RXF8EID12_MASK                            0x10
1970:          #define _RXF8EIDH_RXF8EID13_POSN                            0x5
1971:          #define _RXF8EIDH_RXF8EID13_POSITION                        0x5
1972:          #define _RXF8EIDH_RXF8EID13_SIZE                            0x1
1973:          #define _RXF8EIDH_RXF8EID13_LENGTH                          0x1
1974:          #define _RXF8EIDH_RXF8EID13_MASK                            0x20
1975:          #define _RXF8EIDH_RXF8EID14_POSN                            0x6
1976:          #define _RXF8EIDH_RXF8EID14_POSITION                        0x6
1977:          #define _RXF8EIDH_RXF8EID14_SIZE                            0x1
1978:          #define _RXF8EIDH_RXF8EID14_LENGTH                          0x1
1979:          #define _RXF8EIDH_RXF8EID14_MASK                            0x40
1980:          #define _RXF8EIDH_RXF8EID15_POSN                            0x7
1981:          #define _RXF8EIDH_RXF8EID15_POSITION                        0x7
1982:          #define _RXF8EIDH_RXF8EID15_SIZE                            0x1
1983:          #define _RXF8EIDH_RXF8EID15_LENGTH                          0x1
1984:          #define _RXF8EIDH_RXF8EID15_MASK                            0x80
1985:          #define _RXF8EIDH_RXF8EID8_POSN                             0x0
1986:          #define _RXF8EIDH_RXF8EID8_POSITION                         0x0
1987:          #define _RXF8EIDH_RXF8EID8_SIZE                             0x1
1988:          #define _RXF8EIDH_RXF8EID8_LENGTH                           0x1
1989:          #define _RXF8EIDH_RXF8EID8_MASK                             0x1
1990:          #define _RXF8EIDH_RXF8EID9_POSN                             0x1
1991:          #define _RXF8EIDH_RXF8EID9_POSITION                         0x1
1992:          #define _RXF8EIDH_RXF8EID9_SIZE                             0x1
1993:          #define _RXF8EIDH_RXF8EID9_LENGTH                           0x1
1994:          #define _RXF8EIDH_RXF8EID9_MASK                             0x2
1995:          
1996:          // Register: RXF8EIDL
1997:          extern volatile unsigned char           RXF8EIDL            @ 0xE53;
1998:          #ifndef _LIB_BUILD
1999:          asm("RXF8EIDL equ 0E53h");
2000:          #endif
2001:          // bitfield definitions
2002:          typedef union {
2003:              struct {
2004:                  unsigned EID                    :8;
2005:              };
2006:              struct {
2007:                  unsigned EID0                   :1;
2008:                  unsigned EID1                   :1;
2009:                  unsigned EID2                   :1;
2010:                  unsigned EID3                   :1;
2011:                  unsigned EID4                   :1;
2012:                  unsigned EID5                   :1;
2013:                  unsigned EID6                   :1;
2014:                  unsigned EID7                   :1;
2015:              };
2016:              struct {
2017:                  unsigned RXF8EID0               :1;
2018:              };
2019:              struct {
2020:                  unsigned                        :1;
2021:                  unsigned RXF8EID1               :1;
2022:              };
2023:              struct {
2024:                  unsigned                        :2;
2025:                  unsigned RXF8EID2               :1;
2026:              };
2027:              struct {
2028:                  unsigned                        :3;
2029:                  unsigned RXF8EID3               :1;
2030:              };
2031:              struct {
2032:                  unsigned                        :4;
2033:                  unsigned RXF8EID4               :1;
2034:              };
2035:              struct {
2036:                  unsigned                        :5;
2037:                  unsigned RXF8EID5               :1;
2038:              };
2039:              struct {
2040:                  unsigned                        :6;
2041:                  unsigned RXF8EID6               :1;
2042:              };
2043:              struct {
2044:                  unsigned                        :7;
2045:                  unsigned RXF8EID7               :1;
2046:              };
2047:          } RXF8EIDLbits_t;
2048:          extern volatile RXF8EIDLbits_t RXF8EIDLbits @ 0xE53;
2049:          // bitfield macros
2050:          #define _RXF8EIDL_EID_POSN                                  0x0
2051:          #define _RXF8EIDL_EID_POSITION                              0x0
2052:          #define _RXF8EIDL_EID_SIZE                                  0x8
2053:          #define _RXF8EIDL_EID_LENGTH                                0x8
2054:          #define _RXF8EIDL_EID_MASK                                  0xFF
2055:          #define _RXF8EIDL_EID0_POSN                                 0x0
2056:          #define _RXF8EIDL_EID0_POSITION                             0x0
2057:          #define _RXF8EIDL_EID0_SIZE                                 0x1
2058:          #define _RXF8EIDL_EID0_LENGTH                               0x1
2059:          #define _RXF8EIDL_EID0_MASK                                 0x1
2060:          #define _RXF8EIDL_EID1_POSN                                 0x1
2061:          #define _RXF8EIDL_EID1_POSITION                             0x1
2062:          #define _RXF8EIDL_EID1_SIZE                                 0x1
2063:          #define _RXF8EIDL_EID1_LENGTH                               0x1
2064:          #define _RXF8EIDL_EID1_MASK                                 0x2
2065:          #define _RXF8EIDL_EID2_POSN                                 0x2
2066:          #define _RXF8EIDL_EID2_POSITION                             0x2
2067:          #define _RXF8EIDL_EID2_SIZE                                 0x1
2068:          #define _RXF8EIDL_EID2_LENGTH                               0x1
2069:          #define _RXF8EIDL_EID2_MASK                                 0x4
2070:          #define _RXF8EIDL_EID3_POSN                                 0x3
2071:          #define _RXF8EIDL_EID3_POSITION                             0x3
2072:          #define _RXF8EIDL_EID3_SIZE                                 0x1
2073:          #define _RXF8EIDL_EID3_LENGTH                               0x1
2074:          #define _RXF8EIDL_EID3_MASK                                 0x8
2075:          #define _RXF8EIDL_EID4_POSN                                 0x4
2076:          #define _RXF8EIDL_EID4_POSITION                             0x4
2077:          #define _RXF8EIDL_EID4_SIZE                                 0x1
2078:          #define _RXF8EIDL_EID4_LENGTH                               0x1
2079:          #define _RXF8EIDL_EID4_MASK                                 0x10
2080:          #define _RXF8EIDL_EID5_POSN                                 0x5
2081:          #define _RXF8EIDL_EID5_POSITION                             0x5
2082:          #define _RXF8EIDL_EID5_SIZE                                 0x1
2083:          #define _RXF8EIDL_EID5_LENGTH                               0x1
2084:          #define _RXF8EIDL_EID5_MASK                                 0x20
2085:          #define _RXF8EIDL_EID6_POSN                                 0x6
2086:          #define _RXF8EIDL_EID6_POSITION                             0x6
2087:          #define _RXF8EIDL_EID6_SIZE                                 0x1
2088:          #define _RXF8EIDL_EID6_LENGTH                               0x1
2089:          #define _RXF8EIDL_EID6_MASK                                 0x40
2090:          #define _RXF8EIDL_EID7_POSN                                 0x7
2091:          #define _RXF8EIDL_EID7_POSITION                             0x7
2092:          #define _RXF8EIDL_EID7_SIZE                                 0x1
2093:          #define _RXF8EIDL_EID7_LENGTH                               0x1
2094:          #define _RXF8EIDL_EID7_MASK                                 0x80
2095:          #define _RXF8EIDL_RXF8EID0_POSN                             0x0
2096:          #define _RXF8EIDL_RXF8EID0_POSITION                         0x0
2097:          #define _RXF8EIDL_RXF8EID0_SIZE                             0x1
2098:          #define _RXF8EIDL_RXF8EID0_LENGTH                           0x1
2099:          #define _RXF8EIDL_RXF8EID0_MASK                             0x1
2100:          #define _RXF8EIDL_RXF8EID1_POSN                             0x1
2101:          #define _RXF8EIDL_RXF8EID1_POSITION                         0x1
2102:          #define _RXF8EIDL_RXF8EID1_SIZE                             0x1
2103:          #define _RXF8EIDL_RXF8EID1_LENGTH                           0x1
2104:          #define _RXF8EIDL_RXF8EID1_MASK                             0x2
2105:          #define _RXF8EIDL_RXF8EID2_POSN                             0x2
2106:          #define _RXF8EIDL_RXF8EID2_POSITION                         0x2
2107:          #define _RXF8EIDL_RXF8EID2_SIZE                             0x1
2108:          #define _RXF8EIDL_RXF8EID2_LENGTH                           0x1
2109:          #define _RXF8EIDL_RXF8EID2_MASK                             0x4
2110:          #define _RXF8EIDL_RXF8EID3_POSN                             0x3
2111:          #define _RXF8EIDL_RXF8EID3_POSITION                         0x3
2112:          #define _RXF8EIDL_RXF8EID3_SIZE                             0x1
2113:          #define _RXF8EIDL_RXF8EID3_LENGTH                           0x1
2114:          #define _RXF8EIDL_RXF8EID3_MASK                             0x8
2115:          #define _RXF8EIDL_RXF8EID4_POSN                             0x4
2116:          #define _RXF8EIDL_RXF8EID4_POSITION                         0x4
2117:          #define _RXF8EIDL_RXF8EID4_SIZE                             0x1
2118:          #define _RXF8EIDL_RXF8EID4_LENGTH                           0x1
2119:          #define _RXF8EIDL_RXF8EID4_MASK                             0x10
2120:          #define _RXF8EIDL_RXF8EID5_POSN                             0x5
2121:          #define _RXF8EIDL_RXF8EID5_POSITION                         0x5
2122:          #define _RXF8EIDL_RXF8EID5_SIZE                             0x1
2123:          #define _RXF8EIDL_RXF8EID5_LENGTH                           0x1
2124:          #define _RXF8EIDL_RXF8EID5_MASK                             0x20
2125:          #define _RXF8EIDL_RXF8EID6_POSN                             0x6
2126:          #define _RXF8EIDL_RXF8EID6_POSITION                         0x6
2127:          #define _RXF8EIDL_RXF8EID6_SIZE                             0x1
2128:          #define _RXF8EIDL_RXF8EID6_LENGTH                           0x1
2129:          #define _RXF8EIDL_RXF8EID6_MASK                             0x40
2130:          #define _RXF8EIDL_RXF8EID7_POSN                             0x7
2131:          #define _RXF8EIDL_RXF8EID7_POSITION                         0x7
2132:          #define _RXF8EIDL_RXF8EID7_SIZE                             0x1
2133:          #define _RXF8EIDL_RXF8EID7_LENGTH                           0x1
2134:          #define _RXF8EIDL_RXF8EID7_MASK                             0x80
2135:          
2136:          // Register: RXF9SIDH
2137:          extern volatile unsigned char           RXF9SIDH            @ 0xE54;
2138:          #ifndef _LIB_BUILD
2139:          asm("RXF9SIDH equ 0E54h");
2140:          #endif
2141:          // bitfield definitions
2142:          typedef union {
2143:              struct {
2144:                  unsigned SID                    :8;
2145:              };
2146:              struct {
2147:                  unsigned SID3                   :1;
2148:                  unsigned SID4                   :1;
2149:                  unsigned SID5                   :1;
2150:                  unsigned SID6                   :1;
2151:                  unsigned SID7                   :1;
2152:                  unsigned SID8                   :1;
2153:                  unsigned SID9                   :1;
2154:                  unsigned SID10                  :1;
2155:              };
2156:              struct {
2157:                  unsigned                        :7;
2158:                  unsigned RXF9SID10              :1;
2159:              };
2160:              struct {
2161:                  unsigned RXF9SID3               :1;
2162:              };
2163:              struct {
2164:                  unsigned                        :1;
2165:                  unsigned RXF9SID4               :1;
2166:              };
2167:              struct {
2168:                  unsigned                        :2;
2169:                  unsigned RXF9SID5               :1;
2170:              };
2171:              struct {
2172:                  unsigned                        :3;
2173:                  unsigned RXF9SID6               :1;
2174:              };
2175:              struct {
2176:                  unsigned                        :4;
2177:                  unsigned RXF9SID7               :1;
2178:              };
2179:              struct {
2180:                  unsigned                        :5;
2181:                  unsigned RXF9SID8               :1;
2182:              };
2183:              struct {
2184:                  unsigned                        :6;
2185:                  unsigned RXF9SID9               :1;
2186:              };
2187:          } RXF9SIDHbits_t;
2188:          extern volatile RXF9SIDHbits_t RXF9SIDHbits @ 0xE54;
2189:          // bitfield macros
2190:          #define _RXF9SIDH_SID_POSN                                  0x0
2191:          #define _RXF9SIDH_SID_POSITION                              0x0
2192:          #define _RXF9SIDH_SID_SIZE                                  0x8
2193:          #define _RXF9SIDH_SID_LENGTH                                0x8
2194:          #define _RXF9SIDH_SID_MASK                                  0xFF
2195:          #define _RXF9SIDH_SID3_POSN                                 0x0
2196:          #define _RXF9SIDH_SID3_POSITION                             0x0
2197:          #define _RXF9SIDH_SID3_SIZE                                 0x1
2198:          #define _RXF9SIDH_SID3_LENGTH                               0x1
2199:          #define _RXF9SIDH_SID3_MASK                                 0x1
2200:          #define _RXF9SIDH_SID4_POSN                                 0x1
2201:          #define _RXF9SIDH_SID4_POSITION                             0x1
2202:          #define _RXF9SIDH_SID4_SIZE                                 0x1
2203:          #define _RXF9SIDH_SID4_LENGTH                               0x1
2204:          #define _RXF9SIDH_SID4_MASK                                 0x2
2205:          #define _RXF9SIDH_SID5_POSN                                 0x2
2206:          #define _RXF9SIDH_SID5_POSITION                             0x2
2207:          #define _RXF9SIDH_SID5_SIZE                                 0x1
2208:          #define _RXF9SIDH_SID5_LENGTH                               0x1
2209:          #define _RXF9SIDH_SID5_MASK                                 0x4
2210:          #define _RXF9SIDH_SID6_POSN                                 0x3
2211:          #define _RXF9SIDH_SID6_POSITION                             0x3
2212:          #define _RXF9SIDH_SID6_SIZE                                 0x1
2213:          #define _RXF9SIDH_SID6_LENGTH                               0x1
2214:          #define _RXF9SIDH_SID6_MASK                                 0x8
2215:          #define _RXF9SIDH_SID7_POSN                                 0x4
2216:          #define _RXF9SIDH_SID7_POSITION                             0x4
2217:          #define _RXF9SIDH_SID7_SIZE                                 0x1
2218:          #define _RXF9SIDH_SID7_LENGTH                               0x1
2219:          #define _RXF9SIDH_SID7_MASK                                 0x10
2220:          #define _RXF9SIDH_SID8_POSN                                 0x5
2221:          #define _RXF9SIDH_SID8_POSITION                             0x5
2222:          #define _RXF9SIDH_SID8_SIZE                                 0x1
2223:          #define _RXF9SIDH_SID8_LENGTH                               0x1
2224:          #define _RXF9SIDH_SID8_MASK                                 0x20
2225:          #define _RXF9SIDH_SID9_POSN                                 0x6
2226:          #define _RXF9SIDH_SID9_POSITION                             0x6
2227:          #define _RXF9SIDH_SID9_SIZE                                 0x1
2228:          #define _RXF9SIDH_SID9_LENGTH                               0x1
2229:          #define _RXF9SIDH_SID9_MASK                                 0x40
2230:          #define _RXF9SIDH_SID10_POSN                                0x7
2231:          #define _RXF9SIDH_SID10_POSITION                            0x7
2232:          #define _RXF9SIDH_SID10_SIZE                                0x1
2233:          #define _RXF9SIDH_SID10_LENGTH                              0x1
2234:          #define _RXF9SIDH_SID10_MASK                                0x80
2235:          #define _RXF9SIDH_RXF9SID10_POSN                            0x7
2236:          #define _RXF9SIDH_RXF9SID10_POSITION                        0x7
2237:          #define _RXF9SIDH_RXF9SID10_SIZE                            0x1
2238:          #define _RXF9SIDH_RXF9SID10_LENGTH                          0x1
2239:          #define _RXF9SIDH_RXF9SID10_MASK                            0x80
2240:          #define _RXF9SIDH_RXF9SID3_POSN                             0x0
2241:          #define _RXF9SIDH_RXF9SID3_POSITION                         0x0
2242:          #define _RXF9SIDH_RXF9SID3_SIZE                             0x1
2243:          #define _RXF9SIDH_RXF9SID3_LENGTH                           0x1
2244:          #define _RXF9SIDH_RXF9SID3_MASK                             0x1
2245:          #define _RXF9SIDH_RXF9SID4_POSN                             0x1
2246:          #define _RXF9SIDH_RXF9SID4_POSITION                         0x1
2247:          #define _RXF9SIDH_RXF9SID4_SIZE                             0x1
2248:          #define _RXF9SIDH_RXF9SID4_LENGTH                           0x1
2249:          #define _RXF9SIDH_RXF9SID4_MASK                             0x2
2250:          #define _RXF9SIDH_RXF9SID5_POSN                             0x2
2251:          #define _RXF9SIDH_RXF9SID5_POSITION                         0x2
2252:          #define _RXF9SIDH_RXF9SID5_SIZE                             0x1
2253:          #define _RXF9SIDH_RXF9SID5_LENGTH                           0x1
2254:          #define _RXF9SIDH_RXF9SID5_MASK                             0x4
2255:          #define _RXF9SIDH_RXF9SID6_POSN                             0x3
2256:          #define _RXF9SIDH_RXF9SID6_POSITION                         0x3
2257:          #define _RXF9SIDH_RXF9SID6_SIZE                             0x1
2258:          #define _RXF9SIDH_RXF9SID6_LENGTH                           0x1
2259:          #define _RXF9SIDH_RXF9SID6_MASK                             0x8
2260:          #define _RXF9SIDH_RXF9SID7_POSN                             0x4
2261:          #define _RXF9SIDH_RXF9SID7_POSITION                         0x4
2262:          #define _RXF9SIDH_RXF9SID7_SIZE                             0x1
2263:          #define _RXF9SIDH_RXF9SID7_LENGTH                           0x1
2264:          #define _RXF9SIDH_RXF9SID7_MASK                             0x10
2265:          #define _RXF9SIDH_RXF9SID8_POSN                             0x5
2266:          #define _RXF9SIDH_RXF9SID8_POSITION                         0x5
2267:          #define _RXF9SIDH_RXF9SID8_SIZE                             0x1
2268:          #define _RXF9SIDH_RXF9SID8_LENGTH                           0x1
2269:          #define _RXF9SIDH_RXF9SID8_MASK                             0x20
2270:          #define _RXF9SIDH_RXF9SID9_POSN                             0x6
2271:          #define _RXF9SIDH_RXF9SID9_POSITION                         0x6
2272:          #define _RXF9SIDH_RXF9SID9_SIZE                             0x1
2273:          #define _RXF9SIDH_RXF9SID9_LENGTH                           0x1
2274:          #define _RXF9SIDH_RXF9SID9_MASK                             0x40
2275:          
2276:          // Register: RXF9SIDL
2277:          extern volatile unsigned char           RXF9SIDL            @ 0xE55;
2278:          #ifndef _LIB_BUILD
2279:          asm("RXF9SIDL equ 0E55h");
2280:          #endif
2281:          // bitfield definitions
2282:          typedef union {
2283:              struct {
2284:                  unsigned EID                    :2;
2285:                  unsigned                        :1;
2286:                  unsigned EXIDEN                 :1;
2287:                  unsigned                        :1;
2288:                  unsigned SID                    :3;
2289:              };
2290:              struct {
2291:                  unsigned EID16                  :1;
2292:                  unsigned EID17                  :1;
2293:                  unsigned                        :3;
2294:                  unsigned SID0                   :1;
2295:                  unsigned SID1                   :1;
2296:                  unsigned SID2                   :1;
2297:              };
2298:              struct {
2299:                  unsigned RXF9EID16              :1;
2300:              };
2301:              struct {
2302:                  unsigned                        :1;
2303:                  unsigned RXF9EID17              :1;
2304:              };
2305:              struct {
2306:                  unsigned                        :3;
2307:                  unsigned RXF9EXIDEN             :1;
2308:              };
2309:              struct {
2310:                  unsigned                        :5;
2311:                  unsigned RXF9SID0               :1;
2312:              };
2313:              struct {
2314:                  unsigned                        :6;
2315:                  unsigned RXF9SID1               :1;
2316:              };
2317:              struct {
2318:                  unsigned                        :7;
2319:                  unsigned RXF9SID2               :1;
2320:              };
2321:          } RXF9SIDLbits_t;
2322:          extern volatile RXF9SIDLbits_t RXF9SIDLbits @ 0xE55;
2323:          // bitfield macros
2324:          #define _RXF9SIDL_EID_POSN                                  0x0
2325:          #define _RXF9SIDL_EID_POSITION                              0x0
2326:          #define _RXF9SIDL_EID_SIZE                                  0x2
2327:          #define _RXF9SIDL_EID_LENGTH                                0x2
2328:          #define _RXF9SIDL_EID_MASK                                  0x3
2329:          #define _RXF9SIDL_EXIDEN_POSN                               0x3
2330:          #define _RXF9SIDL_EXIDEN_POSITION                           0x3
2331:          #define _RXF9SIDL_EXIDEN_SIZE                               0x1
2332:          #define _RXF9SIDL_EXIDEN_LENGTH                             0x1
2333:          #define _RXF9SIDL_EXIDEN_MASK                               0x8
2334:          #define _RXF9SIDL_SID_POSN                                  0x5
2335:          #define _RXF9SIDL_SID_POSITION                              0x5
2336:          #define _RXF9SIDL_SID_SIZE                                  0x3
2337:          #define _RXF9SIDL_SID_LENGTH                                0x3
2338:          #define _RXF9SIDL_SID_MASK                                  0xE0
2339:          #define _RXF9SIDL_EID16_POSN                                0x0
2340:          #define _RXF9SIDL_EID16_POSITION                            0x0
2341:          #define _RXF9SIDL_EID16_SIZE                                0x1
2342:          #define _RXF9SIDL_EID16_LENGTH                              0x1
2343:          #define _RXF9SIDL_EID16_MASK                                0x1
2344:          #define _RXF9SIDL_EID17_POSN                                0x1
2345:          #define _RXF9SIDL_EID17_POSITION                            0x1
2346:          #define _RXF9SIDL_EID17_SIZE                                0x1
2347:          #define _RXF9SIDL_EID17_LENGTH                              0x1
2348:          #define _RXF9SIDL_EID17_MASK                                0x2
2349:          #define _RXF9SIDL_SID0_POSN                                 0x5
2350:          #define _RXF9SIDL_SID0_POSITION                             0x5
2351:          #define _RXF9SIDL_SID0_SIZE                                 0x1
2352:          #define _RXF9SIDL_SID0_LENGTH                               0x1
2353:          #define _RXF9SIDL_SID0_MASK                                 0x20
2354:          #define _RXF9SIDL_SID1_POSN                                 0x6
2355:          #define _RXF9SIDL_SID1_POSITION                             0x6
2356:          #define _RXF9SIDL_SID1_SIZE                                 0x1
2357:          #define _RXF9SIDL_SID1_LENGTH                               0x1
2358:          #define _RXF9SIDL_SID1_MASK                                 0x40
2359:          #define _RXF9SIDL_SID2_POSN                                 0x7
2360:          #define _RXF9SIDL_SID2_POSITION                             0x7
2361:          #define _RXF9SIDL_SID2_SIZE                                 0x1
2362:          #define _RXF9SIDL_SID2_LENGTH                               0x1
2363:          #define _RXF9SIDL_SID2_MASK                                 0x80
2364:          #define _RXF9SIDL_RXF9EID16_POSN                            0x0
2365:          #define _RXF9SIDL_RXF9EID16_POSITION                        0x0
2366:          #define _RXF9SIDL_RXF9EID16_SIZE                            0x1
2367:          #define _RXF9SIDL_RXF9EID16_LENGTH                          0x1
2368:          #define _RXF9SIDL_RXF9EID16_MASK                            0x1
2369:          #define _RXF9SIDL_RXF9EID17_POSN                            0x1
2370:          #define _RXF9SIDL_RXF9EID17_POSITION                        0x1
2371:          #define _RXF9SIDL_RXF9EID17_SIZE                            0x1
2372:          #define _RXF9SIDL_RXF9EID17_LENGTH                          0x1
2373:          #define _RXF9SIDL_RXF9EID17_MASK                            0x2
2374:          #define _RXF9SIDL_RXF9EXIDEN_POSN                           0x3
2375:          #define _RXF9SIDL_RXF9EXIDEN_POSITION                       0x3
2376:          #define _RXF9SIDL_RXF9EXIDEN_SIZE                           0x1
2377:          #define _RXF9SIDL_RXF9EXIDEN_LENGTH                         0x1
2378:          #define _RXF9SIDL_RXF9EXIDEN_MASK                           0x8
2379:          #define _RXF9SIDL_RXF9SID0_POSN                             0x5
2380:          #define _RXF9SIDL_RXF9SID0_POSITION                         0x5
2381:          #define _RXF9SIDL_RXF9SID0_SIZE                             0x1
2382:          #define _RXF9SIDL_RXF9SID0_LENGTH                           0x1
2383:          #define _RXF9SIDL_RXF9SID0_MASK                             0x20
2384:          #define _RXF9SIDL_RXF9SID1_POSN                             0x6
2385:          #define _RXF9SIDL_RXF9SID1_POSITION                         0x6
2386:          #define _RXF9SIDL_RXF9SID1_SIZE                             0x1
2387:          #define _RXF9SIDL_RXF9SID1_LENGTH                           0x1
2388:          #define _RXF9SIDL_RXF9SID1_MASK                             0x40
2389:          #define _RXF9SIDL_RXF9SID2_POSN                             0x7
2390:          #define _RXF9SIDL_RXF9SID2_POSITION                         0x7
2391:          #define _RXF9SIDL_RXF9SID2_SIZE                             0x1
2392:          #define _RXF9SIDL_RXF9SID2_LENGTH                           0x1
2393:          #define _RXF9SIDL_RXF9SID2_MASK                             0x80
2394:          
2395:          // Register: RXF9EIDH
2396:          extern volatile unsigned char           RXF9EIDH            @ 0xE56;
2397:          #ifndef _LIB_BUILD
2398:          asm("RXF9EIDH equ 0E56h");
2399:          #endif
2400:          // bitfield definitions
2401:          typedef union {
2402:              struct {
2403:                  unsigned EID                    :8;
2404:              };
2405:              struct {
2406:                  unsigned EID8                   :1;
2407:                  unsigned EID9                   :1;
2408:                  unsigned EID10                  :1;
2409:                  unsigned EID11                  :1;
2410:                  unsigned EID12                  :1;
2411:                  unsigned EID13                  :1;
2412:                  unsigned EID14                  :1;
2413:                  unsigned EID15                  :1;
2414:              };
2415:              struct {
2416:                  unsigned                        :2;
2417:                  unsigned RXF9EID10              :1;
2418:              };
2419:              struct {
2420:                  unsigned                        :3;
2421:                  unsigned RXF9EID11              :1;
2422:              };
2423:              struct {
2424:                  unsigned                        :4;
2425:                  unsigned RXF9EID12              :1;
2426:              };
2427:              struct {
2428:                  unsigned                        :5;
2429:                  unsigned RXF9EID13              :1;
2430:              };
2431:              struct {
2432:                  unsigned                        :6;
2433:                  unsigned RXF9EID14              :1;
2434:              };
2435:              struct {
2436:                  unsigned                        :7;
2437:                  unsigned RXF9EID15              :1;
2438:              };
2439:              struct {
2440:                  unsigned RXF9EID8               :1;
2441:              };
2442:              struct {
2443:                  unsigned                        :1;
2444:                  unsigned RXF9EID9               :1;
2445:              };
2446:          } RXF9EIDHbits_t;
2447:          extern volatile RXF9EIDHbits_t RXF9EIDHbits @ 0xE56;
2448:          // bitfield macros
2449:          #define _RXF9EIDH_EID_POSN                                  0x0
2450:          #define _RXF9EIDH_EID_POSITION                              0x0
2451:          #define _RXF9EIDH_EID_SIZE                                  0x8
2452:          #define _RXF9EIDH_EID_LENGTH                                0x8
2453:          #define _RXF9EIDH_EID_MASK                                  0xFF
2454:          #define _RXF9EIDH_EID8_POSN                                 0x0
2455:          #define _RXF9EIDH_EID8_POSITION                             0x0
2456:          #define _RXF9EIDH_EID8_SIZE                                 0x1
2457:          #define _RXF9EIDH_EID8_LENGTH                               0x1
2458:          #define _RXF9EIDH_EID8_MASK                                 0x1
2459:          #define _RXF9EIDH_EID9_POSN                                 0x1
2460:          #define _RXF9EIDH_EID9_POSITION                             0x1
2461:          #define _RXF9EIDH_EID9_SIZE                                 0x1
2462:          #define _RXF9EIDH_EID9_LENGTH                               0x1
2463:          #define _RXF9EIDH_EID9_MASK                                 0x2
2464:          #define _RXF9EIDH_EID10_POSN                                0x2
2465:          #define _RXF9EIDH_EID10_POSITION                            0x2
2466:          #define _RXF9EIDH_EID10_SIZE                                0x1
2467:          #define _RXF9EIDH_EID10_LENGTH                              0x1
2468:          #define _RXF9EIDH_EID10_MASK                                0x4
2469:          #define _RXF9EIDH_EID11_POSN                                0x3
2470:          #define _RXF9EIDH_EID11_POSITION                            0x3
2471:          #define _RXF9EIDH_EID11_SIZE                                0x1
2472:          #define _RXF9EIDH_EID11_LENGTH                              0x1
2473:          #define _RXF9EIDH_EID11_MASK                                0x8
2474:          #define _RXF9EIDH_EID12_POSN                                0x4
2475:          #define _RXF9EIDH_EID12_POSITION                            0x4
2476:          #define _RXF9EIDH_EID12_SIZE                                0x1
2477:          #define _RXF9EIDH_EID12_LENGTH                              0x1
2478:          #define _RXF9EIDH_EID12_MASK                                0x10
2479:          #define _RXF9EIDH_EID13_POSN                                0x5
2480:          #define _RXF9EIDH_EID13_POSITION                            0x5
2481:          #define _RXF9EIDH_EID13_SIZE                                0x1
2482:          #define _RXF9EIDH_EID13_LENGTH                              0x1
2483:          #define _RXF9EIDH_EID13_MASK                                0x20
2484:          #define _RXF9EIDH_EID14_POSN                                0x6
2485:          #define _RXF9EIDH_EID14_POSITION                            0x6
2486:          #define _RXF9EIDH_EID14_SIZE                                0x1
2487:          #define _RXF9EIDH_EID14_LENGTH                              0x1
2488:          #define _RXF9EIDH_EID14_MASK                                0x40
2489:          #define _RXF9EIDH_EID15_POSN                                0x7
2490:          #define _RXF9EIDH_EID15_POSITION                            0x7
2491:          #define _RXF9EIDH_EID15_SIZE                                0x1
2492:          #define _RXF9EIDH_EID15_LENGTH                              0x1
2493:          #define _RXF9EIDH_EID15_MASK                                0x80
2494:          #define _RXF9EIDH_RXF9EID10_POSN                            0x2
2495:          #define _RXF9EIDH_RXF9EID10_POSITION                        0x2
2496:          #define _RXF9EIDH_RXF9EID10_SIZE                            0x1
2497:          #define _RXF9EIDH_RXF9EID10_LENGTH                          0x1
2498:          #define _RXF9EIDH_RXF9EID10_MASK                            0x4
2499:          #define _RXF9EIDH_RXF9EID11_POSN                            0x3
2500:          #define _RXF9EIDH_RXF9EID11_POSITION                        0x3
2501:          #define _RXF9EIDH_RXF9EID11_SIZE                            0x1
2502:          #define _RXF9EIDH_RXF9EID11_LENGTH                          0x1
2503:          #define _RXF9EIDH_RXF9EID11_MASK                            0x8
2504:          #define _RXF9EIDH_RXF9EID12_POSN                            0x4
2505:          #define _RXF9EIDH_RXF9EID12_POSITION                        0x4
2506:          #define _RXF9EIDH_RXF9EID12_SIZE                            0x1
2507:          #define _RXF9EIDH_RXF9EID12_LENGTH                          0x1
2508:          #define _RXF9EIDH_RXF9EID12_MASK                            0x10
2509:          #define _RXF9EIDH_RXF9EID13_POSN                            0x5
2510:          #define _RXF9EIDH_RXF9EID13_POSITION                        0x5
2511:          #define _RXF9EIDH_RXF9EID13_SIZE                            0x1
2512:          #define _RXF9EIDH_RXF9EID13_LENGTH                          0x1
2513:          #define _RXF9EIDH_RXF9EID13_MASK                            0x20
2514:          #define _RXF9EIDH_RXF9EID14_POSN                            0x6
2515:          #define _RXF9EIDH_RXF9EID14_POSITION                        0x6
2516:          #define _RXF9EIDH_RXF9EID14_SIZE                            0x1
2517:          #define _RXF9EIDH_RXF9EID14_LENGTH                          0x1
2518:          #define _RXF9EIDH_RXF9EID14_MASK                            0x40
2519:          #define _RXF9EIDH_RXF9EID15_POSN                            0x7
2520:          #define _RXF9EIDH_RXF9EID15_POSITION                        0x7
2521:          #define _RXF9EIDH_RXF9EID15_SIZE                            0x1
2522:          #define _RXF9EIDH_RXF9EID15_LENGTH                          0x1
2523:          #define _RXF9EIDH_RXF9EID15_MASK                            0x80
2524:          #define _RXF9EIDH_RXF9EID8_POSN                             0x0
2525:          #define _RXF9EIDH_RXF9EID8_POSITION                         0x0
2526:          #define _RXF9EIDH_RXF9EID8_SIZE                             0x1
2527:          #define _RXF9EIDH_RXF9EID8_LENGTH                           0x1
2528:          #define _RXF9EIDH_RXF9EID8_MASK                             0x1
2529:          #define _RXF9EIDH_RXF9EID9_POSN                             0x1
2530:          #define _RXF9EIDH_RXF9EID9_POSITION                         0x1
2531:          #define _RXF9EIDH_RXF9EID9_SIZE                             0x1
2532:          #define _RXF9EIDH_RXF9EID9_LENGTH                           0x1
2533:          #define _RXF9EIDH_RXF9EID9_MASK                             0x2
2534:          
2535:          // Register: RXF9EIDL
2536:          extern volatile unsigned char           RXF9EIDL            @ 0xE57;
2537:          #ifndef _LIB_BUILD
2538:          asm("RXF9EIDL equ 0E57h");
2539:          #endif
2540:          // bitfield definitions
2541:          typedef union {
2542:              struct {
2543:                  unsigned EID                    :8;
2544:              };
2545:              struct {
2546:                  unsigned EID0                   :1;
2547:                  unsigned EID1                   :1;
2548:                  unsigned EID2                   :1;
2549:                  unsigned EID3                   :1;
2550:                  unsigned EID4                   :1;
2551:                  unsigned EID5                   :1;
2552:                  unsigned EID6                   :1;
2553:                  unsigned EID7                   :1;
2554:              };
2555:              struct {
2556:                  unsigned RXF9EID0               :1;
2557:              };
2558:              struct {
2559:                  unsigned                        :1;
2560:                  unsigned RXF9EID1               :1;
2561:              };
2562:              struct {
2563:                  unsigned                        :2;
2564:                  unsigned RXF9EID2               :1;
2565:              };
2566:              struct {
2567:                  unsigned                        :3;
2568:                  unsigned RXF9EID3               :1;
2569:              };
2570:              struct {
2571:                  unsigned                        :4;
2572:                  unsigned RXF9EID4               :1;
2573:              };
2574:              struct {
2575:                  unsigned                        :5;
2576:                  unsigned RXF9EID5               :1;
2577:              };
2578:              struct {
2579:                  unsigned                        :6;
2580:                  unsigned RXF9EID6               :1;
2581:              };
2582:              struct {
2583:                  unsigned                        :7;
2584:                  unsigned RXF9EID7               :1;
2585:              };
2586:          } RXF9EIDLbits_t;
2587:          extern volatile RXF9EIDLbits_t RXF9EIDLbits @ 0xE57;
2588:          // bitfield macros
2589:          #define _RXF9EIDL_EID_POSN                                  0x0
2590:          #define _RXF9EIDL_EID_POSITION                              0x0
2591:          #define _RXF9EIDL_EID_SIZE                                  0x8
2592:          #define _RXF9EIDL_EID_LENGTH                                0x8
2593:          #define _RXF9EIDL_EID_MASK                                  0xFF
2594:          #define _RXF9EIDL_EID0_POSN                                 0x0
2595:          #define _RXF9EIDL_EID0_POSITION                             0x0
2596:          #define _RXF9EIDL_EID0_SIZE                                 0x1
2597:          #define _RXF9EIDL_EID0_LENGTH                               0x1
2598:          #define _RXF9EIDL_EID0_MASK                                 0x1
2599:          #define _RXF9EIDL_EID1_POSN                                 0x1
2600:          #define _RXF9EIDL_EID1_POSITION                             0x1
2601:          #define _RXF9EIDL_EID1_SIZE                                 0x1
2602:          #define _RXF9EIDL_EID1_LENGTH                               0x1
2603:          #define _RXF9EIDL_EID1_MASK                                 0x2
2604:          #define _RXF9EIDL_EID2_POSN                                 0x2
2605:          #define _RXF9EIDL_EID2_POSITION                             0x2
2606:          #define _RXF9EIDL_EID2_SIZE                                 0x1
2607:          #define _RXF9EIDL_EID2_LENGTH                               0x1
2608:          #define _RXF9EIDL_EID2_MASK                                 0x4
2609:          #define _RXF9EIDL_EID3_POSN                                 0x3
2610:          #define _RXF9EIDL_EID3_POSITION                             0x3
2611:          #define _RXF9EIDL_EID3_SIZE                                 0x1
2612:          #define _RXF9EIDL_EID3_LENGTH                               0x1
2613:          #define _RXF9EIDL_EID3_MASK                                 0x8
2614:          #define _RXF9EIDL_EID4_POSN                                 0x4
2615:          #define _RXF9EIDL_EID4_POSITION                             0x4
2616:          #define _RXF9EIDL_EID4_SIZE                                 0x1
2617:          #define _RXF9EIDL_EID4_LENGTH                               0x1
2618:          #define _RXF9EIDL_EID4_MASK                                 0x10
2619:          #define _RXF9EIDL_EID5_POSN                                 0x5
2620:          #define _RXF9EIDL_EID5_POSITION                             0x5
2621:          #define _RXF9EIDL_EID5_SIZE                                 0x1
2622:          #define _RXF9EIDL_EID5_LENGTH                               0x1
2623:          #define _RXF9EIDL_EID5_MASK                                 0x20
2624:          #define _RXF9EIDL_EID6_POSN                                 0x6
2625:          #define _RXF9EIDL_EID6_POSITION                             0x6
2626:          #define _RXF9EIDL_EID6_SIZE                                 0x1
2627:          #define _RXF9EIDL_EID6_LENGTH                               0x1
2628:          #define _RXF9EIDL_EID6_MASK                                 0x40
2629:          #define _RXF9EIDL_EID7_POSN                                 0x7
2630:          #define _RXF9EIDL_EID7_POSITION                             0x7
2631:          #define _RXF9EIDL_EID7_SIZE                                 0x1
2632:          #define _RXF9EIDL_EID7_LENGTH                               0x1
2633:          #define _RXF9EIDL_EID7_MASK                                 0x80
2634:          #define _RXF9EIDL_RXF9EID0_POSN                             0x0
2635:          #define _RXF9EIDL_RXF9EID0_POSITION                         0x0
2636:          #define _RXF9EIDL_RXF9EID0_SIZE                             0x1
2637:          #define _RXF9EIDL_RXF9EID0_LENGTH                           0x1
2638:          #define _RXF9EIDL_RXF9EID0_MASK                             0x1
2639:          #define _RXF9EIDL_RXF9EID1_POSN                             0x1
2640:          #define _RXF9EIDL_RXF9EID1_POSITION                         0x1
2641:          #define _RXF9EIDL_RXF9EID1_SIZE                             0x1
2642:          #define _RXF9EIDL_RXF9EID1_LENGTH                           0x1
2643:          #define _RXF9EIDL_RXF9EID1_MASK                             0x2
2644:          #define _RXF9EIDL_RXF9EID2_POSN                             0x2
2645:          #define _RXF9EIDL_RXF9EID2_POSITION                         0x2
2646:          #define _RXF9EIDL_RXF9EID2_SIZE                             0x1
2647:          #define _RXF9EIDL_RXF9EID2_LENGTH                           0x1
2648:          #define _RXF9EIDL_RXF9EID2_MASK                             0x4
2649:          #define _RXF9EIDL_RXF9EID3_POSN                             0x3
2650:          #define _RXF9EIDL_RXF9EID3_POSITION                         0x3
2651:          #define _RXF9EIDL_RXF9EID3_SIZE                             0x1
2652:          #define _RXF9EIDL_RXF9EID3_LENGTH                           0x1
2653:          #define _RXF9EIDL_RXF9EID3_MASK                             0x8
2654:          #define _RXF9EIDL_RXF9EID4_POSN                             0x4
2655:          #define _RXF9EIDL_RXF9EID4_POSITION                         0x4
2656:          #define _RXF9EIDL_RXF9EID4_SIZE                             0x1
2657:          #define _RXF9EIDL_RXF9EID4_LENGTH                           0x1
2658:          #define _RXF9EIDL_RXF9EID4_MASK                             0x10
2659:          #define _RXF9EIDL_RXF9EID5_POSN                             0x5
2660:          #define _RXF9EIDL_RXF9EID5_POSITION                         0x5
2661:          #define _RXF9EIDL_RXF9EID5_SIZE                             0x1
2662:          #define _RXF9EIDL_RXF9EID5_LENGTH                           0x1
2663:          #define _RXF9EIDL_RXF9EID5_MASK                             0x20
2664:          #define _RXF9EIDL_RXF9EID6_POSN                             0x6
2665:          #define _RXF9EIDL_RXF9EID6_POSITION                         0x6
2666:          #define _RXF9EIDL_RXF9EID6_SIZE                             0x1
2667:          #define _RXF9EIDL_RXF9EID6_LENGTH                           0x1
2668:          #define _RXF9EIDL_RXF9EID6_MASK                             0x40
2669:          #define _RXF9EIDL_RXF9EID7_POSN                             0x7
2670:          #define _RXF9EIDL_RXF9EID7_POSITION                         0x7
2671:          #define _RXF9EIDL_RXF9EID7_SIZE                             0x1
2672:          #define _RXF9EIDL_RXF9EID7_LENGTH                           0x1
2673:          #define _RXF9EIDL_RXF9EID7_MASK                             0x80
2674:          
2675:          // Register: RXF10SIDH
2676:          extern volatile unsigned char           RXF10SIDH           @ 0xE58;
2677:          #ifndef _LIB_BUILD
2678:          asm("RXF10SIDH equ 0E58h");
2679:          #endif
2680:          // bitfield definitions
2681:          typedef union {
2682:              struct {
2683:                  unsigned SID                    :8;
2684:              };
2685:              struct {
2686:                  unsigned SID3                   :1;
2687:                  unsigned SID4                   :1;
2688:                  unsigned SID5                   :1;
2689:                  unsigned SID6                   :1;
2690:                  unsigned SID7                   :1;
2691:                  unsigned SID8                   :1;
2692:                  unsigned SID9                   :1;
2693:                  unsigned SID10                  :1;
2694:              };
2695:              struct {
2696:                  unsigned                        :7;
2697:                  unsigned RXF10SID10             :1;
2698:              };
2699:              struct {
2700:                  unsigned RXF10SID3              :1;
2701:              };
2702:              struct {
2703:                  unsigned                        :1;
2704:                  unsigned RXF10SID4              :1;
2705:              };
2706:              struct {
2707:                  unsigned                        :2;
2708:                  unsigned RXF10SID5              :1;
2709:              };
2710:              struct {
2711:                  unsigned                        :3;
2712:                  unsigned RXF10SID6              :1;
2713:              };
2714:              struct {
2715:                  unsigned                        :4;
2716:                  unsigned RXF10SID7              :1;
2717:              };
2718:              struct {
2719:                  unsigned                        :5;
2720:                  unsigned RXF10SID8              :1;
2721:              };
2722:              struct {
2723:                  unsigned                        :6;
2724:                  unsigned RXF10SID9              :1;
2725:              };
2726:          } RXF10SIDHbits_t;
2727:          extern volatile RXF10SIDHbits_t RXF10SIDHbits @ 0xE58;
2728:          // bitfield macros
2729:          #define _RXF10SIDH_SID_POSN                                 0x0
2730:          #define _RXF10SIDH_SID_POSITION                             0x0
2731:          #define _RXF10SIDH_SID_SIZE                                 0x8
2732:          #define _RXF10SIDH_SID_LENGTH                               0x8
2733:          #define _RXF10SIDH_SID_MASK                                 0xFF
2734:          #define _RXF10SIDH_SID3_POSN                                0x0
2735:          #define _RXF10SIDH_SID3_POSITION                            0x0
2736:          #define _RXF10SIDH_SID3_SIZE                                0x1
2737:          #define _RXF10SIDH_SID3_LENGTH                              0x1
2738:          #define _RXF10SIDH_SID3_MASK                                0x1
2739:          #define _RXF10SIDH_SID4_POSN                                0x1
2740:          #define _RXF10SIDH_SID4_POSITION                            0x1
2741:          #define _RXF10SIDH_SID4_SIZE                                0x1
2742:          #define _RXF10SIDH_SID4_LENGTH                              0x1
2743:          #define _RXF10SIDH_SID4_MASK                                0x2
2744:          #define _RXF10SIDH_SID5_POSN                                0x2
2745:          #define _RXF10SIDH_SID5_POSITION                            0x2
2746:          #define _RXF10SIDH_SID5_SIZE                                0x1
2747:          #define _RXF10SIDH_SID5_LENGTH                              0x1
2748:          #define _RXF10SIDH_SID5_MASK                                0x4
2749:          #define _RXF10SIDH_SID6_POSN                                0x3
2750:          #define _RXF10SIDH_SID6_POSITION                            0x3
2751:          #define _RXF10SIDH_SID6_SIZE                                0x1
2752:          #define _RXF10SIDH_SID6_LENGTH                              0x1
2753:          #define _RXF10SIDH_SID6_MASK                                0x8
2754:          #define _RXF10SIDH_SID7_POSN                                0x4
2755:          #define _RXF10SIDH_SID7_POSITION                            0x4
2756:          #define _RXF10SIDH_SID7_SIZE                                0x1
2757:          #define _RXF10SIDH_SID7_LENGTH                              0x1
2758:          #define _RXF10SIDH_SID7_MASK                                0x10
2759:          #define _RXF10SIDH_SID8_POSN                                0x5
2760:          #define _RXF10SIDH_SID8_POSITION                            0x5
2761:          #define _RXF10SIDH_SID8_SIZE                                0x1
2762:          #define _RXF10SIDH_SID8_LENGTH                              0x1
2763:          #define _RXF10SIDH_SID8_MASK                                0x20
2764:          #define _RXF10SIDH_SID9_POSN                                0x6
2765:          #define _RXF10SIDH_SID9_POSITION                            0x6
2766:          #define _RXF10SIDH_SID9_SIZE                                0x1
2767:          #define _RXF10SIDH_SID9_LENGTH                              0x1
2768:          #define _RXF10SIDH_SID9_MASK                                0x40
2769:          #define _RXF10SIDH_SID10_POSN                               0x7
2770:          #define _RXF10SIDH_SID10_POSITION                           0x7
2771:          #define _RXF10SIDH_SID10_SIZE                               0x1
2772:          #define _RXF10SIDH_SID10_LENGTH                             0x1
2773:          #define _RXF10SIDH_SID10_MASK                               0x80
2774:          #define _RXF10SIDH_RXF10SID10_POSN                          0x7
2775:          #define _RXF10SIDH_RXF10SID10_POSITION                      0x7
2776:          #define _RXF10SIDH_RXF10SID10_SIZE                          0x1
2777:          #define _RXF10SIDH_RXF10SID10_LENGTH                        0x1
2778:          #define _RXF10SIDH_RXF10SID10_MASK                          0x80
2779:          #define _RXF10SIDH_RXF10SID3_POSN                           0x0
2780:          #define _RXF10SIDH_RXF10SID3_POSITION                       0x0
2781:          #define _RXF10SIDH_RXF10SID3_SIZE                           0x1
2782:          #define _RXF10SIDH_RXF10SID3_LENGTH                         0x1
2783:          #define _RXF10SIDH_RXF10SID3_MASK                           0x1
2784:          #define _RXF10SIDH_RXF10SID4_POSN                           0x1
2785:          #define _RXF10SIDH_RXF10SID4_POSITION                       0x1
2786:          #define _RXF10SIDH_RXF10SID4_SIZE                           0x1
2787:          #define _RXF10SIDH_RXF10SID4_LENGTH                         0x1
2788:          #define _RXF10SIDH_RXF10SID4_MASK                           0x2
2789:          #define _RXF10SIDH_RXF10SID5_POSN                           0x2
2790:          #define _RXF10SIDH_RXF10SID5_POSITION                       0x2
2791:          #define _RXF10SIDH_RXF10SID5_SIZE                           0x1
2792:          #define _RXF10SIDH_RXF10SID5_LENGTH                         0x1
2793:          #define _RXF10SIDH_RXF10SID5_MASK                           0x4
2794:          #define _RXF10SIDH_RXF10SID6_POSN                           0x3
2795:          #define _RXF10SIDH_RXF10SID6_POSITION                       0x3
2796:          #define _RXF10SIDH_RXF10SID6_SIZE                           0x1
2797:          #define _RXF10SIDH_RXF10SID6_LENGTH                         0x1
2798:          #define _RXF10SIDH_RXF10SID6_MASK                           0x8
2799:          #define _RXF10SIDH_RXF10SID7_POSN                           0x4
2800:          #define _RXF10SIDH_RXF10SID7_POSITION                       0x4
2801:          #define _RXF10SIDH_RXF10SID7_SIZE                           0x1
2802:          #define _RXF10SIDH_RXF10SID7_LENGTH                         0x1
2803:          #define _RXF10SIDH_RXF10SID7_MASK                           0x10
2804:          #define _RXF10SIDH_RXF10SID8_POSN                           0x5
2805:          #define _RXF10SIDH_RXF10SID8_POSITION                       0x5
2806:          #define _RXF10SIDH_RXF10SID8_SIZE                           0x1
2807:          #define _RXF10SIDH_RXF10SID8_LENGTH                         0x1
2808:          #define _RXF10SIDH_RXF10SID8_MASK                           0x20
2809:          #define _RXF10SIDH_RXF10SID9_POSN                           0x6
2810:          #define _RXF10SIDH_RXF10SID9_POSITION                       0x6
2811:          #define _RXF10SIDH_RXF10SID9_SIZE                           0x1
2812:          #define _RXF10SIDH_RXF10SID9_LENGTH                         0x1
2813:          #define _RXF10SIDH_RXF10SID9_MASK                           0x40
2814:          
2815:          // Register: RXF10SIDL
2816:          extern volatile unsigned char           RXF10SIDL           @ 0xE59;
2817:          #ifndef _LIB_BUILD
2818:          asm("RXF10SIDL equ 0E59h");
2819:          #endif
2820:          // bitfield definitions
2821:          typedef union {
2822:              struct {
2823:                  unsigned EID                    :2;
2824:                  unsigned                        :1;
2825:                  unsigned EXIDEN                 :1;
2826:                  unsigned                        :1;
2827:                  unsigned SID                    :3;
2828:              };
2829:              struct {
2830:                  unsigned EID16                  :1;
2831:                  unsigned EID17                  :1;
2832:                  unsigned                        :3;
2833:                  unsigned SID0                   :1;
2834:                  unsigned SID1                   :1;
2835:                  unsigned SID2                   :1;
2836:              };
2837:              struct {
2838:                  unsigned RXF10EID16             :1;
2839:              };
2840:              struct {
2841:                  unsigned                        :1;
2842:                  unsigned RXF10EID17             :1;
2843:              };
2844:              struct {
2845:                  unsigned                        :3;
2846:                  unsigned RXF10EXIDEN            :1;
2847:              };
2848:              struct {
2849:                  unsigned                        :5;
2850:                  unsigned RXF10SID0              :1;
2851:              };
2852:              struct {
2853:                  unsigned                        :6;
2854:                  unsigned RXF10SID1              :1;
2855:              };
2856:              struct {
2857:                  unsigned                        :7;
2858:                  unsigned RXF10SID2              :1;
2859:              };
2860:          } RXF10SIDLbits_t;
2861:          extern volatile RXF10SIDLbits_t RXF10SIDLbits @ 0xE59;
2862:          // bitfield macros
2863:          #define _RXF10SIDL_EID_POSN                                 0x0
2864:          #define _RXF10SIDL_EID_POSITION                             0x0
2865:          #define _RXF10SIDL_EID_SIZE                                 0x2
2866:          #define _RXF10SIDL_EID_LENGTH                               0x2
2867:          #define _RXF10SIDL_EID_MASK                                 0x3
2868:          #define _RXF10SIDL_EXIDEN_POSN                              0x3
2869:          #define _RXF10SIDL_EXIDEN_POSITION                          0x3
2870:          #define _RXF10SIDL_EXIDEN_SIZE                              0x1
2871:          #define _RXF10SIDL_EXIDEN_LENGTH                            0x1
2872:          #define _RXF10SIDL_EXIDEN_MASK                              0x8
2873:          #define _RXF10SIDL_SID_POSN                                 0x5
2874:          #define _RXF10SIDL_SID_POSITION                             0x5
2875:          #define _RXF10SIDL_SID_SIZE                                 0x3
2876:          #define _RXF10SIDL_SID_LENGTH                               0x3
2877:          #define _RXF10SIDL_SID_MASK                                 0xE0
2878:          #define _RXF10SIDL_EID16_POSN                               0x0
2879:          #define _RXF10SIDL_EID16_POSITION                           0x0
2880:          #define _RXF10SIDL_EID16_SIZE                               0x1
2881:          #define _RXF10SIDL_EID16_LENGTH                             0x1
2882:          #define _RXF10SIDL_EID16_MASK                               0x1
2883:          #define _RXF10SIDL_EID17_POSN                               0x1
2884:          #define _RXF10SIDL_EID17_POSITION                           0x1
2885:          #define _RXF10SIDL_EID17_SIZE                               0x1
2886:          #define _RXF10SIDL_EID17_LENGTH                             0x1
2887:          #define _RXF10SIDL_EID17_MASK                               0x2
2888:          #define _RXF10SIDL_SID0_POSN                                0x5
2889:          #define _RXF10SIDL_SID0_POSITION                            0x5
2890:          #define _RXF10SIDL_SID0_SIZE                                0x1
2891:          #define _RXF10SIDL_SID0_LENGTH                              0x1
2892:          #define _RXF10SIDL_SID0_MASK                                0x20
2893:          #define _RXF10SIDL_SID1_POSN                                0x6
2894:          #define _RXF10SIDL_SID1_POSITION                            0x6
2895:          #define _RXF10SIDL_SID1_SIZE                                0x1
2896:          #define _RXF10SIDL_SID1_LENGTH                              0x1
2897:          #define _RXF10SIDL_SID1_MASK                                0x40
2898:          #define _RXF10SIDL_SID2_POSN                                0x7
2899:          #define _RXF10SIDL_SID2_POSITION                            0x7
2900:          #define _RXF10SIDL_SID2_SIZE                                0x1
2901:          #define _RXF10SIDL_SID2_LENGTH                              0x1
2902:          #define _RXF10SIDL_SID2_MASK                                0x80
2903:          #define _RXF10SIDL_RXF10EID16_POSN                          0x0
2904:          #define _RXF10SIDL_RXF10EID16_POSITION                      0x0
2905:          #define _RXF10SIDL_RXF10EID16_SIZE                          0x1
2906:          #define _RXF10SIDL_RXF10EID16_LENGTH                        0x1
2907:          #define _RXF10SIDL_RXF10EID16_MASK                          0x1
2908:          #define _RXF10SIDL_RXF10EID17_POSN                          0x1
2909:          #define _RXF10SIDL_RXF10EID17_POSITION                      0x1
2910:          #define _RXF10SIDL_RXF10EID17_SIZE                          0x1
2911:          #define _RXF10SIDL_RXF10EID17_LENGTH                        0x1
2912:          #define _RXF10SIDL_RXF10EID17_MASK                          0x2
2913:          #define _RXF10SIDL_RXF10EXIDEN_POSN                         0x3
2914:          #define _RXF10SIDL_RXF10EXIDEN_POSITION                     0x3
2915:          #define _RXF10SIDL_RXF10EXIDEN_SIZE                         0x1
2916:          #define _RXF10SIDL_RXF10EXIDEN_LENGTH                       0x1
2917:          #define _RXF10SIDL_RXF10EXIDEN_MASK                         0x8
2918:          #define _RXF10SIDL_RXF10SID0_POSN                           0x5
2919:          #define _RXF10SIDL_RXF10SID0_POSITION                       0x5
2920:          #define _RXF10SIDL_RXF10SID0_SIZE                           0x1
2921:          #define _RXF10SIDL_RXF10SID0_LENGTH                         0x1
2922:          #define _RXF10SIDL_RXF10SID0_MASK                           0x20
2923:          #define _RXF10SIDL_RXF10SID1_POSN                           0x6
2924:          #define _RXF10SIDL_RXF10SID1_POSITION                       0x6
2925:          #define _RXF10SIDL_RXF10SID1_SIZE                           0x1
2926:          #define _RXF10SIDL_RXF10SID1_LENGTH                         0x1
2927:          #define _RXF10SIDL_RXF10SID1_MASK                           0x40
2928:          #define _RXF10SIDL_RXF10SID2_POSN                           0x7
2929:          #define _RXF10SIDL_RXF10SID2_POSITION                       0x7
2930:          #define _RXF10SIDL_RXF10SID2_SIZE                           0x1
2931:          #define _RXF10SIDL_RXF10SID2_LENGTH                         0x1
2932:          #define _RXF10SIDL_RXF10SID2_MASK                           0x80
2933:          
2934:          // Register: RXF10EIDH
2935:          extern volatile unsigned char           RXF10EIDH           @ 0xE5A;
2936:          #ifndef _LIB_BUILD
2937:          asm("RXF10EIDH equ 0E5Ah");
2938:          #endif
2939:          // bitfield definitions
2940:          typedef union {
2941:              struct {
2942:                  unsigned EID                    :8;
2943:              };
2944:              struct {
2945:                  unsigned EID8                   :1;
2946:                  unsigned EID9                   :1;
2947:                  unsigned EID10                  :1;
2948:                  unsigned EID11                  :1;
2949:                  unsigned EID12                  :1;
2950:                  unsigned EID13                  :1;
2951:                  unsigned EID14                  :1;
2952:                  unsigned EID15                  :1;
2953:              };
2954:              struct {
2955:                  unsigned                        :2;
2956:                  unsigned RXF10EID10             :1;
2957:              };
2958:              struct {
2959:                  unsigned                        :3;
2960:                  unsigned RXF10EID11             :1;
2961:              };
2962:              struct {
2963:                  unsigned                        :4;
2964:                  unsigned RXF10EID12             :1;
2965:              };
2966:              struct {
2967:                  unsigned                        :5;
2968:                  unsigned RXF10EID13             :1;
2969:              };
2970:              struct {
2971:                  unsigned                        :6;
2972:                  unsigned RXF10EID14             :1;
2973:              };
2974:              struct {
2975:                  unsigned                        :7;
2976:                  unsigned RXF10EID15             :1;
2977:              };
2978:              struct {
2979:                  unsigned RXF10EID8              :1;
2980:              };
2981:              struct {
2982:                  unsigned                        :1;
2983:                  unsigned RXF10EID9              :1;
2984:              };
2985:          } RXF10EIDHbits_t;
2986:          extern volatile RXF10EIDHbits_t RXF10EIDHbits @ 0xE5A;
2987:          // bitfield macros
2988:          #define _RXF10EIDH_EID_POSN                                 0x0
2989:          #define _RXF10EIDH_EID_POSITION                             0x0
2990:          #define _RXF10EIDH_EID_SIZE                                 0x8
2991:          #define _RXF10EIDH_EID_LENGTH                               0x8
2992:          #define _RXF10EIDH_EID_MASK                                 0xFF
2993:          #define _RXF10EIDH_EID8_POSN                                0x0
2994:          #define _RXF10EIDH_EID8_POSITION                            0x0
2995:          #define _RXF10EIDH_EID8_SIZE                                0x1
2996:          #define _RXF10EIDH_EID8_LENGTH                              0x1
2997:          #define _RXF10EIDH_EID8_MASK                                0x1
2998:          #define _RXF10EIDH_EID9_POSN                                0x1
2999:          #define _RXF10EIDH_EID9_POSITION                            0x1
3000:          #define _RXF10EIDH_EID9_SIZE                                0x1
3001:          #define _RXF10EIDH_EID9_LENGTH                              0x1
3002:          #define _RXF10EIDH_EID9_MASK                                0x2
3003:          #define _RXF10EIDH_EID10_POSN                               0x2
3004:          #define _RXF10EIDH_EID10_POSITION                           0x2
3005:          #define _RXF10EIDH_EID10_SIZE                               0x1
3006:          #define _RXF10EIDH_EID10_LENGTH                             0x1
3007:          #define _RXF10EIDH_EID10_MASK                               0x4
3008:          #define _RXF10EIDH_EID11_POSN                               0x3
3009:          #define _RXF10EIDH_EID11_POSITION                           0x3
3010:          #define _RXF10EIDH_EID11_SIZE                               0x1
3011:          #define _RXF10EIDH_EID11_LENGTH                             0x1
3012:          #define _RXF10EIDH_EID11_MASK                               0x8
3013:          #define _RXF10EIDH_EID12_POSN                               0x4
3014:          #define _RXF10EIDH_EID12_POSITION                           0x4
3015:          #define _RXF10EIDH_EID12_SIZE                               0x1
3016:          #define _RXF10EIDH_EID12_LENGTH                             0x1
3017:          #define _RXF10EIDH_EID12_MASK                               0x10
3018:          #define _RXF10EIDH_EID13_POSN                               0x5
3019:          #define _RXF10EIDH_EID13_POSITION                           0x5
3020:          #define _RXF10EIDH_EID13_SIZE                               0x1
3021:          #define _RXF10EIDH_EID13_LENGTH                             0x1
3022:          #define _RXF10EIDH_EID13_MASK                               0x20
3023:          #define _RXF10EIDH_EID14_POSN                               0x6
3024:          #define _RXF10EIDH_EID14_POSITION                           0x6
3025:          #define _RXF10EIDH_EID14_SIZE                               0x1
3026:          #define _RXF10EIDH_EID14_LENGTH                             0x1
3027:          #define _RXF10EIDH_EID14_MASK                               0x40
3028:          #define _RXF10EIDH_EID15_POSN                               0x7
3029:          #define _RXF10EIDH_EID15_POSITION                           0x7
3030:          #define _RXF10EIDH_EID15_SIZE                               0x1
3031:          #define _RXF10EIDH_EID15_LENGTH                             0x1
3032:          #define _RXF10EIDH_EID15_MASK                               0x80
3033:          #define _RXF10EIDH_RXF10EID10_POSN                          0x2
3034:          #define _RXF10EIDH_RXF10EID10_POSITION                      0x2
3035:          #define _RXF10EIDH_RXF10EID10_SIZE                          0x1
3036:          #define _RXF10EIDH_RXF10EID10_LENGTH                        0x1
3037:          #define _RXF10EIDH_RXF10EID10_MASK                          0x4
3038:          #define _RXF10EIDH_RXF10EID11_POSN                          0x3
3039:          #define _RXF10EIDH_RXF10EID11_POSITION                      0x3
3040:          #define _RXF10EIDH_RXF10EID11_SIZE                          0x1
3041:          #define _RXF10EIDH_RXF10EID11_LENGTH                        0x1
3042:          #define _RXF10EIDH_RXF10EID11_MASK                          0x8
3043:          #define _RXF10EIDH_RXF10EID12_POSN                          0x4
3044:          #define _RXF10EIDH_RXF10EID12_POSITION                      0x4
3045:          #define _RXF10EIDH_RXF10EID12_SIZE                          0x1
3046:          #define _RXF10EIDH_RXF10EID12_LENGTH                        0x1
3047:          #define _RXF10EIDH_RXF10EID12_MASK                          0x10
3048:          #define _RXF10EIDH_RXF10EID13_POSN                          0x5
3049:          #define _RXF10EIDH_RXF10EID13_POSITION                      0x5
3050:          #define _RXF10EIDH_RXF10EID13_SIZE                          0x1
3051:          #define _RXF10EIDH_RXF10EID13_LENGTH                        0x1
3052:          #define _RXF10EIDH_RXF10EID13_MASK                          0x20
3053:          #define _RXF10EIDH_RXF10EID14_POSN                          0x6
3054:          #define _RXF10EIDH_RXF10EID14_POSITION                      0x6
3055:          #define _RXF10EIDH_RXF10EID14_SIZE                          0x1
3056:          #define _RXF10EIDH_RXF10EID14_LENGTH                        0x1
3057:          #define _RXF10EIDH_RXF10EID14_MASK                          0x40
3058:          #define _RXF10EIDH_RXF10EID15_POSN                          0x7
3059:          #define _RXF10EIDH_RXF10EID15_POSITION                      0x7
3060:          #define _RXF10EIDH_RXF10EID15_SIZE                          0x1
3061:          #define _RXF10EIDH_RXF10EID15_LENGTH                        0x1
3062:          #define _RXF10EIDH_RXF10EID15_MASK                          0x80
3063:          #define _RXF10EIDH_RXF10EID8_POSN                           0x0
3064:          #define _RXF10EIDH_RXF10EID8_POSITION                       0x0
3065:          #define _RXF10EIDH_RXF10EID8_SIZE                           0x1
3066:          #define _RXF10EIDH_RXF10EID8_LENGTH                         0x1
3067:          #define _RXF10EIDH_RXF10EID8_MASK                           0x1
3068:          #define _RXF10EIDH_RXF10EID9_POSN                           0x1
3069:          #define _RXF10EIDH_RXF10EID9_POSITION                       0x1
3070:          #define _RXF10EIDH_RXF10EID9_SIZE                           0x1
3071:          #define _RXF10EIDH_RXF10EID9_LENGTH                         0x1
3072:          #define _RXF10EIDH_RXF10EID9_MASK                           0x2
3073:          
3074:          // Register: RXF10EIDL
3075:          extern volatile unsigned char           RXF10EIDL           @ 0xE5B;
3076:          #ifndef _LIB_BUILD
3077:          asm("RXF10EIDL equ 0E5Bh");
3078:          #endif
3079:          // bitfield definitions
3080:          typedef union {
3081:              struct {
3082:                  unsigned EID                    :8;
3083:              };
3084:              struct {
3085:                  unsigned EID0                   :1;
3086:                  unsigned EID1                   :1;
3087:                  unsigned EID2                   :1;
3088:                  unsigned EID3                   :1;
3089:                  unsigned EID4                   :1;
3090:                  unsigned EID5                   :1;
3091:                  unsigned EID6                   :1;
3092:                  unsigned EID7                   :1;
3093:              };
3094:              struct {
3095:                  unsigned RXF10EID0              :1;
3096:              };
3097:              struct {
3098:                  unsigned                        :1;
3099:                  unsigned RXF10EID1              :1;
3100:              };
3101:              struct {
3102:                  unsigned                        :2;
3103:                  unsigned RXF10EID2              :1;
3104:              };
3105:              struct {
3106:                  unsigned                        :3;
3107:                  unsigned RXF10EID3              :1;
3108:              };
3109:              struct {
3110:                  unsigned                        :4;
3111:                  unsigned RXF10EID4              :1;
3112:              };
3113:              struct {
3114:                  unsigned                        :5;
3115:                  unsigned RXF10EID5              :1;
3116:              };
3117:              struct {
3118:                  unsigned                        :6;
3119:                  unsigned RXF10EID6              :1;
3120:              };
3121:              struct {
3122:                  unsigned                        :7;
3123:                  unsigned RXF10EID7              :1;
3124:              };
3125:          } RXF10EIDLbits_t;
3126:          extern volatile RXF10EIDLbits_t RXF10EIDLbits @ 0xE5B;
3127:          // bitfield macros
3128:          #define _RXF10EIDL_EID_POSN                                 0x0
3129:          #define _RXF10EIDL_EID_POSITION                             0x0
3130:          #define _RXF10EIDL_EID_SIZE                                 0x8
3131:          #define _RXF10EIDL_EID_LENGTH                               0x8
3132:          #define _RXF10EIDL_EID_MASK                                 0xFF
3133:          #define _RXF10EIDL_EID0_POSN                                0x0
3134:          #define _RXF10EIDL_EID0_POSITION                            0x0
3135:          #define _RXF10EIDL_EID0_SIZE                                0x1
3136:          #define _RXF10EIDL_EID0_LENGTH                              0x1
3137:          #define _RXF10EIDL_EID0_MASK                                0x1
3138:          #define _RXF10EIDL_EID1_POSN                                0x1
3139:          #define _RXF10EIDL_EID1_POSITION                            0x1
3140:          #define _RXF10EIDL_EID1_SIZE                                0x1
3141:          #define _RXF10EIDL_EID1_LENGTH                              0x1
3142:          #define _RXF10EIDL_EID1_MASK                                0x2
3143:          #define _RXF10EIDL_EID2_POSN                                0x2
3144:          #define _RXF10EIDL_EID2_POSITION                            0x2
3145:          #define _RXF10EIDL_EID2_SIZE                                0x1
3146:          #define _RXF10EIDL_EID2_LENGTH                              0x1
3147:          #define _RXF10EIDL_EID2_MASK                                0x4
3148:          #define _RXF10EIDL_EID3_POSN                                0x3
3149:          #define _RXF10EIDL_EID3_POSITION                            0x3
3150:          #define _RXF10EIDL_EID3_SIZE                                0x1
3151:          #define _RXF10EIDL_EID3_LENGTH                              0x1
3152:          #define _RXF10EIDL_EID3_MASK                                0x8
3153:          #define _RXF10EIDL_EID4_POSN                                0x4
3154:          #define _RXF10EIDL_EID4_POSITION                            0x4
3155:          #define _RXF10EIDL_EID4_SIZE                                0x1
3156:          #define _RXF10EIDL_EID4_LENGTH                              0x1
3157:          #define _RXF10EIDL_EID4_MASK                                0x10
3158:          #define _RXF10EIDL_EID5_POSN                                0x5
3159:          #define _RXF10EIDL_EID5_POSITION                            0x5
3160:          #define _RXF10EIDL_EID5_SIZE                                0x1
3161:          #define _RXF10EIDL_EID5_LENGTH                              0x1
3162:          #define _RXF10EIDL_EID5_MASK                                0x20
3163:          #define _RXF10EIDL_EID6_POSN                                0x6
3164:          #define _RXF10EIDL_EID6_POSITION                            0x6
3165:          #define _RXF10EIDL_EID6_SIZE                                0x1
3166:          #define _RXF10EIDL_EID6_LENGTH                              0x1
3167:          #define _RXF10EIDL_EID6_MASK                                0x40
3168:          #define _RXF10EIDL_EID7_POSN                                0x7
3169:          #define _RXF10EIDL_EID7_POSITION                            0x7
3170:          #define _RXF10EIDL_EID7_SIZE                                0x1
3171:          #define _RXF10EIDL_EID7_LENGTH                              0x1
3172:          #define _RXF10EIDL_EID7_MASK                                0x80
3173:          #define _RXF10EIDL_RXF10EID0_POSN                           0x0
3174:          #define _RXF10EIDL_RXF10EID0_POSITION                       0x0
3175:          #define _RXF10EIDL_RXF10EID0_SIZE                           0x1
3176:          #define _RXF10EIDL_RXF10EID0_LENGTH                         0x1
3177:          #define _RXF10EIDL_RXF10EID0_MASK                           0x1
3178:          #define _RXF10EIDL_RXF10EID1_POSN                           0x1
3179:          #define _RXF10EIDL_RXF10EID1_POSITION                       0x1
3180:          #define _RXF10EIDL_RXF10EID1_SIZE                           0x1
3181:          #define _RXF10EIDL_RXF10EID1_LENGTH                         0x1
3182:          #define _RXF10EIDL_RXF10EID1_MASK                           0x2
3183:          #define _RXF10EIDL_RXF10EID2_POSN                           0x2
3184:          #define _RXF10EIDL_RXF10EID2_POSITION                       0x2
3185:          #define _RXF10EIDL_RXF10EID2_SIZE                           0x1
3186:          #define _RXF10EIDL_RXF10EID2_LENGTH                         0x1
3187:          #define _RXF10EIDL_RXF10EID2_MASK                           0x4
3188:          #define _RXF10EIDL_RXF10EID3_POSN                           0x3
3189:          #define _RXF10EIDL_RXF10EID3_POSITION                       0x3
3190:          #define _RXF10EIDL_RXF10EID3_SIZE                           0x1
3191:          #define _RXF10EIDL_RXF10EID3_LENGTH                         0x1
3192:          #define _RXF10EIDL_RXF10EID3_MASK                           0x8
3193:          #define _RXF10EIDL_RXF10EID4_POSN                           0x4
3194:          #define _RXF10EIDL_RXF10EID4_POSITION                       0x4
3195:          #define _RXF10EIDL_RXF10EID4_SIZE                           0x1
3196:          #define _RXF10EIDL_RXF10EID4_LENGTH                         0x1
3197:          #define _RXF10EIDL_RXF10EID4_MASK                           0x10
3198:          #define _RXF10EIDL_RXF10EID5_POSN                           0x5
3199:          #define _RXF10EIDL_RXF10EID5_POSITION                       0x5
3200:          #define _RXF10EIDL_RXF10EID5_SIZE                           0x1
3201:          #define _RXF10EIDL_RXF10EID5_LENGTH                         0x1
3202:          #define _RXF10EIDL_RXF10EID5_MASK                           0x20
3203:          #define _RXF10EIDL_RXF10EID6_POSN                           0x6
3204:          #define _RXF10EIDL_RXF10EID6_POSITION                       0x6
3205:          #define _RXF10EIDL_RXF10EID6_SIZE                           0x1
3206:          #define _RXF10EIDL_RXF10EID6_LENGTH                         0x1
3207:          #define _RXF10EIDL_RXF10EID6_MASK                           0x40
3208:          #define _RXF10EIDL_RXF10EID7_POSN                           0x7
3209:          #define _RXF10EIDL_RXF10EID7_POSITION                       0x7
3210:          #define _RXF10EIDL_RXF10EID7_SIZE                           0x1
3211:          #define _RXF10EIDL_RXF10EID7_LENGTH                         0x1
3212:          #define _RXF10EIDL_RXF10EID7_MASK                           0x80
3213:          
3214:          // Register: RXF11SIDH
3215:          extern volatile unsigned char           RXF11SIDH           @ 0xE5C;
3216:          #ifndef _LIB_BUILD
3217:          asm("RXF11SIDH equ 0E5Ch");
3218:          #endif
3219:          // bitfield definitions
3220:          typedef union {
3221:              struct {
3222:                  unsigned RXFSID                 :8;
3223:              };
3224:              struct {
3225:                  unsigned SID3                   :1;
3226:                  unsigned SID4                   :1;
3227:                  unsigned SID5                   :1;
3228:                  unsigned SID6                   :1;
3229:                  unsigned SID7                   :1;
3230:                  unsigned SID8                   :1;
3231:                  unsigned SID9                   :1;
3232:                  unsigned SID10                  :1;
3233:              };
3234:              struct {
3235:                  unsigned                        :7;
3236:                  unsigned RXF11SID10             :1;
3237:              };
3238:              struct {
3239:                  unsigned RXF11SID3              :1;
3240:              };
3241:              struct {
3242:                  unsigned                        :1;
3243:                  unsigned RXF11SID4              :1;
3244:              };
3245:              struct {
3246:                  unsigned                        :2;
3247:                  unsigned RXF11SID5              :1;
3248:              };
3249:              struct {
3250:                  unsigned                        :3;
3251:                  unsigned RXF11SID6              :1;
3252:              };
3253:              struct {
3254:                  unsigned                        :4;
3255:                  unsigned RXF11SID7              :1;
3256:              };
3257:              struct {
3258:                  unsigned                        :5;
3259:                  unsigned RXF11SID8              :1;
3260:              };
3261:              struct {
3262:                  unsigned                        :6;
3263:                  unsigned RXF11SID9              :1;
3264:              };
3265:          } RXF11SIDHbits_t;
3266:          extern volatile RXF11SIDHbits_t RXF11SIDHbits @ 0xE5C;
3267:          // bitfield macros
3268:          #define _RXF11SIDH_RXFSID_POSN                              0x0
3269:          #define _RXF11SIDH_RXFSID_POSITION                          0x0
3270:          #define _RXF11SIDH_RXFSID_SIZE                              0x8
3271:          #define _RXF11SIDH_RXFSID_LENGTH                            0x8
3272:          #define _RXF11SIDH_RXFSID_MASK                              0xFF
3273:          #define _RXF11SIDH_SID3_POSN                                0x0
3274:          #define _RXF11SIDH_SID3_POSITION                            0x0
3275:          #define _RXF11SIDH_SID3_SIZE                                0x1
3276:          #define _RXF11SIDH_SID3_LENGTH                              0x1
3277:          #define _RXF11SIDH_SID3_MASK                                0x1
3278:          #define _RXF11SIDH_SID4_POSN                                0x1
3279:          #define _RXF11SIDH_SID4_POSITION                            0x1
3280:          #define _RXF11SIDH_SID4_SIZE                                0x1
3281:          #define _RXF11SIDH_SID4_LENGTH                              0x1
3282:          #define _RXF11SIDH_SID4_MASK                                0x2
3283:          #define _RXF11SIDH_SID5_POSN                                0x2
3284:          #define _RXF11SIDH_SID5_POSITION                            0x2
3285:          #define _RXF11SIDH_SID5_SIZE                                0x1
3286:          #define _RXF11SIDH_SID5_LENGTH                              0x1
3287:          #define _RXF11SIDH_SID5_MASK                                0x4
3288:          #define _RXF11SIDH_SID6_POSN                                0x3
3289:          #define _RXF11SIDH_SID6_POSITION                            0x3
3290:          #define _RXF11SIDH_SID6_SIZE                                0x1
3291:          #define _RXF11SIDH_SID6_LENGTH                              0x1
3292:          #define _RXF11SIDH_SID6_MASK                                0x8
3293:          #define _RXF11SIDH_SID7_POSN                                0x4
3294:          #define _RXF11SIDH_SID7_POSITION                            0x4
3295:          #define _RXF11SIDH_SID7_SIZE                                0x1
3296:          #define _RXF11SIDH_SID7_LENGTH                              0x1
3297:          #define _RXF11SIDH_SID7_MASK                                0x10
3298:          #define _RXF11SIDH_SID8_POSN                                0x5
3299:          #define _RXF11SIDH_SID8_POSITION                            0x5
3300:          #define _RXF11SIDH_SID8_SIZE                                0x1
3301:          #define _RXF11SIDH_SID8_LENGTH                              0x1
3302:          #define _RXF11SIDH_SID8_MASK                                0x20
3303:          #define _RXF11SIDH_SID9_POSN                                0x6
3304:          #define _RXF11SIDH_SID9_POSITION                            0x6
3305:          #define _RXF11SIDH_SID9_SIZE                                0x1
3306:          #define _RXF11SIDH_SID9_LENGTH                              0x1
3307:          #define _RXF11SIDH_SID9_MASK                                0x40
3308:          #define _RXF11SIDH_SID10_POSN                               0x7
3309:          #define _RXF11SIDH_SID10_POSITION                           0x7
3310:          #define _RXF11SIDH_SID10_SIZE                               0x1
3311:          #define _RXF11SIDH_SID10_LENGTH                             0x1
3312:          #define _RXF11SIDH_SID10_MASK                               0x80
3313:          #define _RXF11SIDH_RXF11SID10_POSN                          0x7
3314:          #define _RXF11SIDH_RXF11SID10_POSITION                      0x7
3315:          #define _RXF11SIDH_RXF11SID10_SIZE                          0x1
3316:          #define _RXF11SIDH_RXF11SID10_LENGTH                        0x1
3317:          #define _RXF11SIDH_RXF11SID10_MASK                          0x80
3318:          #define _RXF11SIDH_RXF11SID3_POSN                           0x0
3319:          #define _RXF11SIDH_RXF11SID3_POSITION                       0x0
3320:          #define _RXF11SIDH_RXF11SID3_SIZE                           0x1
3321:          #define _RXF11SIDH_RXF11SID3_LENGTH                         0x1
3322:          #define _RXF11SIDH_RXF11SID3_MASK                           0x1
3323:          #define _RXF11SIDH_RXF11SID4_POSN                           0x1
3324:          #define _RXF11SIDH_RXF11SID4_POSITION                       0x1
3325:          #define _RXF11SIDH_RXF11SID4_SIZE                           0x1
3326:          #define _RXF11SIDH_RXF11SID4_LENGTH                         0x1
3327:          #define _RXF11SIDH_RXF11SID4_MASK                           0x2
3328:          #define _RXF11SIDH_RXF11SID5_POSN                           0x2
3329:          #define _RXF11SIDH_RXF11SID5_POSITION                       0x2
3330:          #define _RXF11SIDH_RXF11SID5_SIZE                           0x1
3331:          #define _RXF11SIDH_RXF11SID5_LENGTH                         0x1
3332:          #define _RXF11SIDH_RXF11SID5_MASK                           0x4
3333:          #define _RXF11SIDH_RXF11SID6_POSN                           0x3
3334:          #define _RXF11SIDH_RXF11SID6_POSITION                       0x3
3335:          #define _RXF11SIDH_RXF11SID6_SIZE                           0x1
3336:          #define _RXF11SIDH_RXF11SID6_LENGTH                         0x1
3337:          #define _RXF11SIDH_RXF11SID6_MASK                           0x8
3338:          #define _RXF11SIDH_RXF11SID7_POSN                           0x4
3339:          #define _RXF11SIDH_RXF11SID7_POSITION                       0x4
3340:          #define _RXF11SIDH_RXF11SID7_SIZE                           0x1
3341:          #define _RXF11SIDH_RXF11SID7_LENGTH                         0x1
3342:          #define _RXF11SIDH_RXF11SID7_MASK                           0x10
3343:          #define _RXF11SIDH_RXF11SID8_POSN                           0x5
3344:          #define _RXF11SIDH_RXF11SID8_POSITION                       0x5
3345:          #define _RXF11SIDH_RXF11SID8_SIZE                           0x1
3346:          #define _RXF11SIDH_RXF11SID8_LENGTH                         0x1
3347:          #define _RXF11SIDH_RXF11SID8_MASK                           0x20
3348:          #define _RXF11SIDH_RXF11SID9_POSN                           0x6
3349:          #define _RXF11SIDH_RXF11SID9_POSITION                       0x6
3350:          #define _RXF11SIDH_RXF11SID9_SIZE                           0x1
3351:          #define _RXF11SIDH_RXF11SID9_LENGTH                         0x1
3352:          #define _RXF11SIDH_RXF11SID9_MASK                           0x40
3353:          
3354:          // Register: RXF11SIDL
3355:          extern volatile unsigned char           RXF11SIDL           @ 0xE5D;
3356:          #ifndef _LIB_BUILD
3357:          asm("RXF11SIDL equ 0E5Dh");
3358:          #endif
3359:          // bitfield definitions
3360:          typedef union {
3361:              struct {
3362:                  unsigned EID                    :2;
3363:                  unsigned                        :1;
3364:                  unsigned EXIDEN                 :1;
3365:                  unsigned                        :1;
3366:                  unsigned SID                    :3;
3367:              };
3368:              struct {
3369:                  unsigned EID16                  :1;
3370:                  unsigned EID17                  :1;
3371:                  unsigned                        :3;
3372:                  unsigned SID0                   :1;
3373:                  unsigned SID1                   :1;
3374:                  unsigned SID2                   :1;
3375:              };
3376:              struct {
3377:                  unsigned RXF11EID16             :1;
3378:              };
3379:              struct {
3380:                  unsigned                        :1;
3381:                  unsigned RXF11EID17             :1;
3382:              };
3383:              struct {
3384:                  unsigned                        :3;
3385:                  unsigned RXF11EXIDEN            :1;
3386:              };
3387:              struct {
3388:                  unsigned                        :5;
3389:                  unsigned RXF11SID0              :1;
3390:              };
3391:              struct {
3392:                  unsigned                        :6;
3393:                  unsigned RXF11SID1              :1;
3394:              };
3395:              struct {
3396:                  unsigned                        :7;
3397:                  unsigned RXF11SID2              :1;
3398:              };
3399:          } RXF11SIDLbits_t;
3400:          extern volatile RXF11SIDLbits_t RXF11SIDLbits @ 0xE5D;
3401:          // bitfield macros
3402:          #define _RXF11SIDL_EID_POSN                                 0x0
3403:          #define _RXF11SIDL_EID_POSITION                             0x0
3404:          #define _RXF11SIDL_EID_SIZE                                 0x2
3405:          #define _RXF11SIDL_EID_LENGTH                               0x2
3406:          #define _RXF11SIDL_EID_MASK                                 0x3
3407:          #define _RXF11SIDL_EXIDEN_POSN                              0x3
3408:          #define _RXF11SIDL_EXIDEN_POSITION                          0x3
3409:          #define _RXF11SIDL_EXIDEN_SIZE                              0x1
3410:          #define _RXF11SIDL_EXIDEN_LENGTH                            0x1
3411:          #define _RXF11SIDL_EXIDEN_MASK                              0x8
3412:          #define _RXF11SIDL_SID_POSN                                 0x5
3413:          #define _RXF11SIDL_SID_POSITION                             0x5
3414:          #define _RXF11SIDL_SID_SIZE                                 0x3
3415:          #define _RXF11SIDL_SID_LENGTH                               0x3
3416:          #define _RXF11SIDL_SID_MASK                                 0xE0
3417:          #define _RXF11SIDL_EID16_POSN                               0x0
3418:          #define _RXF11SIDL_EID16_POSITION                           0x0
3419:          #define _RXF11SIDL_EID16_SIZE                               0x1
3420:          #define _RXF11SIDL_EID16_LENGTH                             0x1
3421:          #define _RXF11SIDL_EID16_MASK                               0x1
3422:          #define _RXF11SIDL_EID17_POSN                               0x1
3423:          #define _RXF11SIDL_EID17_POSITION                           0x1
3424:          #define _RXF11SIDL_EID17_SIZE                               0x1
3425:          #define _RXF11SIDL_EID17_LENGTH                             0x1
3426:          #define _RXF11SIDL_EID17_MASK                               0x2
3427:          #define _RXF11SIDL_SID0_POSN                                0x5
3428:          #define _RXF11SIDL_SID0_POSITION                            0x5
3429:          #define _RXF11SIDL_SID0_SIZE                                0x1
3430:          #define _RXF11SIDL_SID0_LENGTH                              0x1
3431:          #define _RXF11SIDL_SID0_MASK                                0x20
3432:          #define _RXF11SIDL_SID1_POSN                                0x6
3433:          #define _RXF11SIDL_SID1_POSITION                            0x6
3434:          #define _RXF11SIDL_SID1_SIZE                                0x1
3435:          #define _RXF11SIDL_SID1_LENGTH                              0x1
3436:          #define _RXF11SIDL_SID1_MASK                                0x40
3437:          #define _RXF11SIDL_SID2_POSN                                0x7
3438:          #define _RXF11SIDL_SID2_POSITION                            0x7
3439:          #define _RXF11SIDL_SID2_SIZE                                0x1
3440:          #define _RXF11SIDL_SID2_LENGTH                              0x1
3441:          #define _RXF11SIDL_SID2_MASK                                0x80
3442:          #define _RXF11SIDL_RXF11EID16_POSN                          0x0
3443:          #define _RXF11SIDL_RXF11EID16_POSITION                      0x0
3444:          #define _RXF11SIDL_RXF11EID16_SIZE                          0x1
3445:          #define _RXF11SIDL_RXF11EID16_LENGTH                        0x1
3446:          #define _RXF11SIDL_RXF11EID16_MASK                          0x1
3447:          #define _RXF11SIDL_RXF11EID17_POSN                          0x1
3448:          #define _RXF11SIDL_RXF11EID17_POSITION                      0x1
3449:          #define _RXF11SIDL_RXF11EID17_SIZE                          0x1
3450:          #define _RXF11SIDL_RXF11EID17_LENGTH                        0x1
3451:          #define _RXF11SIDL_RXF11EID17_MASK                          0x2
3452:          #define _RXF11SIDL_RXF11EXIDEN_POSN                         0x3
3453:          #define _RXF11SIDL_RXF11EXIDEN_POSITION                     0x3
3454:          #define _RXF11SIDL_RXF11EXIDEN_SIZE                         0x1
3455:          #define _RXF11SIDL_RXF11EXIDEN_LENGTH                       0x1
3456:          #define _RXF11SIDL_RXF11EXIDEN_MASK                         0x8
3457:          #define _RXF11SIDL_RXF11SID0_POSN                           0x5
3458:          #define _RXF11SIDL_RXF11SID0_POSITION                       0x5
3459:          #define _RXF11SIDL_RXF11SID0_SIZE                           0x1
3460:          #define _RXF11SIDL_RXF11SID0_LENGTH                         0x1
3461:          #define _RXF11SIDL_RXF11SID0_MASK                           0x20
3462:          #define _RXF11SIDL_RXF11SID1_POSN                           0x6
3463:          #define _RXF11SIDL_RXF11SID1_POSITION                       0x6
3464:          #define _RXF11SIDL_RXF11SID1_SIZE                           0x1
3465:          #define _RXF11SIDL_RXF11SID1_LENGTH                         0x1
3466:          #define _RXF11SIDL_RXF11SID1_MASK                           0x40
3467:          #define _RXF11SIDL_RXF11SID2_POSN                           0x7
3468:          #define _RXF11SIDL_RXF11SID2_POSITION                       0x7
3469:          #define _RXF11SIDL_RXF11SID2_SIZE                           0x1
3470:          #define _RXF11SIDL_RXF11SID2_LENGTH                         0x1
3471:          #define _RXF11SIDL_RXF11SID2_MASK                           0x80
3472:          
3473:          // Register: RXF11EIDH
3474:          extern volatile unsigned char           RXF11EIDH           @ 0xE5E;
3475:          #ifndef _LIB_BUILD
3476:          asm("RXF11EIDH equ 0E5Eh");
3477:          #endif
3478:          // bitfield definitions
3479:          typedef union {
3480:              struct {
3481:                  unsigned EID                    :8;
3482:              };
3483:              struct {
3484:                  unsigned EID8                   :1;
3485:                  unsigned EID9                   :1;
3486:                  unsigned EID10                  :1;
3487:                  unsigned EID11                  :1;
3488:                  unsigned EID12                  :1;
3489:                  unsigned EID13                  :1;
3490:                  unsigned EID14                  :1;
3491:                  unsigned EID15                  :1;
3492:              };
3493:              struct {
3494:                  unsigned                        :2;
3495:                  unsigned RXF11EID10             :1;
3496:              };
3497:              struct {
3498:                  unsigned                        :3;
3499:                  unsigned RXF11EID11             :1;
3500:              };
3501:              struct {
3502:                  unsigned                        :4;
3503:                  unsigned RXF11EID12             :1;
3504:              };
3505:              struct {
3506:                  unsigned                        :5;
3507:                  unsigned RXF11EID13             :1;
3508:              };
3509:              struct {
3510:                  unsigned                        :6;
3511:                  unsigned RXF11EID14             :1;
3512:              };
3513:              struct {
3514:                  unsigned                        :7;
3515:                  unsigned RXF11EID15             :1;
3516:              };
3517:              struct {
3518:                  unsigned RXF11EID8              :1;
3519:              };
3520:              struct {
3521:                  unsigned                        :1;
3522:                  unsigned RXF11EID9              :1;
3523:              };
3524:          } RXF11EIDHbits_t;
3525:          extern volatile RXF11EIDHbits_t RXF11EIDHbits @ 0xE5E;
3526:          // bitfield macros
3527:          #define _RXF11EIDH_EID_POSN                                 0x0
3528:          #define _RXF11EIDH_EID_POSITION                             0x0
3529:          #define _RXF11EIDH_EID_SIZE                                 0x8
3530:          #define _RXF11EIDH_EID_LENGTH                               0x8
3531:          #define _RXF11EIDH_EID_MASK                                 0xFF
3532:          #define _RXF11EIDH_EID8_POSN                                0x0
3533:          #define _RXF11EIDH_EID8_POSITION                            0x0
3534:          #define _RXF11EIDH_EID8_SIZE                                0x1
3535:          #define _RXF11EIDH_EID8_LENGTH                              0x1
3536:          #define _RXF11EIDH_EID8_MASK                                0x1
3537:          #define _RXF11EIDH_EID9_POSN                                0x1
3538:          #define _RXF11EIDH_EID9_POSITION                            0x1
3539:          #define _RXF11EIDH_EID9_SIZE                                0x1
3540:          #define _RXF11EIDH_EID9_LENGTH                              0x1
3541:          #define _RXF11EIDH_EID9_MASK                                0x2
3542:          #define _RXF11EIDH_EID10_POSN                               0x2
3543:          #define _RXF11EIDH_EID10_POSITION                           0x2
3544:          #define _RXF11EIDH_EID10_SIZE                               0x1
3545:          #define _RXF11EIDH_EID10_LENGTH                             0x1
3546:          #define _RXF11EIDH_EID10_MASK                               0x4
3547:          #define _RXF11EIDH_EID11_POSN                               0x3
3548:          #define _RXF11EIDH_EID11_POSITION                           0x3
3549:          #define _RXF11EIDH_EID11_SIZE                               0x1
3550:          #define _RXF11EIDH_EID11_LENGTH                             0x1
3551:          #define _RXF11EIDH_EID11_MASK                               0x8
3552:          #define _RXF11EIDH_EID12_POSN                               0x4
3553:          #define _RXF11EIDH_EID12_POSITION                           0x4
3554:          #define _RXF11EIDH_EID12_SIZE                               0x1
3555:          #define _RXF11EIDH_EID12_LENGTH                             0x1
3556:          #define _RXF11EIDH_EID12_MASK                               0x10
3557:          #define _RXF11EIDH_EID13_POSN                               0x5
3558:          #define _RXF11EIDH_EID13_POSITION                           0x5
3559:          #define _RXF11EIDH_EID13_SIZE                               0x1
3560:          #define _RXF11EIDH_EID13_LENGTH                             0x1
3561:          #define _RXF11EIDH_EID13_MASK                               0x20
3562:          #define _RXF11EIDH_EID14_POSN                               0x6
3563:          #define _RXF11EIDH_EID14_POSITION                           0x6
3564:          #define _RXF11EIDH_EID14_SIZE                               0x1
3565:          #define _RXF11EIDH_EID14_LENGTH                             0x1
3566:          #define _RXF11EIDH_EID14_MASK                               0x40
3567:          #define _RXF11EIDH_EID15_POSN                               0x7
3568:          #define _RXF11EIDH_EID15_POSITION                           0x7
3569:          #define _RXF11EIDH_EID15_SIZE                               0x1
3570:          #define _RXF11EIDH_EID15_LENGTH                             0x1
3571:          #define _RXF11EIDH_EID15_MASK                               0x80
3572:          #define _RXF11EIDH_RXF11EID10_POSN                          0x2
3573:          #define _RXF11EIDH_RXF11EID10_POSITION                      0x2
3574:          #define _RXF11EIDH_RXF11EID10_SIZE                          0x1
3575:          #define _RXF11EIDH_RXF11EID10_LENGTH                        0x1
3576:          #define _RXF11EIDH_RXF11EID10_MASK                          0x4
3577:          #define _RXF11EIDH_RXF11EID11_POSN                          0x3
3578:          #define _RXF11EIDH_RXF11EID11_POSITION                      0x3
3579:          #define _RXF11EIDH_RXF11EID11_SIZE                          0x1
3580:          #define _RXF11EIDH_RXF11EID11_LENGTH                        0x1
3581:          #define _RXF11EIDH_RXF11EID11_MASK                          0x8
3582:          #define _RXF11EIDH_RXF11EID12_POSN                          0x4
3583:          #define _RXF11EIDH_RXF11EID12_POSITION                      0x4
3584:          #define _RXF11EIDH_RXF11EID12_SIZE                          0x1
3585:          #define _RXF11EIDH_RXF11EID12_LENGTH                        0x1
3586:          #define _RXF11EIDH_RXF11EID12_MASK                          0x10
3587:          #define _RXF11EIDH_RXF11EID13_POSN                          0x5
3588:          #define _RXF11EIDH_RXF11EID13_POSITION                      0x5
3589:          #define _RXF11EIDH_RXF11EID13_SIZE                          0x1
3590:          #define _RXF11EIDH_RXF11EID13_LENGTH                        0x1
3591:          #define _RXF11EIDH_RXF11EID13_MASK                          0x20
3592:          #define _RXF11EIDH_RXF11EID14_POSN                          0x6
3593:          #define _RXF11EIDH_RXF11EID14_POSITION                      0x6
3594:          #define _RXF11EIDH_RXF11EID14_SIZE                          0x1
3595:          #define _RXF11EIDH_RXF11EID14_LENGTH                        0x1
3596:          #define _RXF11EIDH_RXF11EID14_MASK                          0x40
3597:          #define _RXF11EIDH_RXF11EID15_POSN                          0x7
3598:          #define _RXF11EIDH_RXF11EID15_POSITION                      0x7
3599:          #define _RXF11EIDH_RXF11EID15_SIZE                          0x1
3600:          #define _RXF11EIDH_RXF11EID15_LENGTH                        0x1
3601:          #define _RXF11EIDH_RXF11EID15_MASK                          0x80
3602:          #define _RXF11EIDH_RXF11EID8_POSN                           0x0
3603:          #define _RXF11EIDH_RXF11EID8_POSITION                       0x0
3604:          #define _RXF11EIDH_RXF11EID8_SIZE                           0x1
3605:          #define _RXF11EIDH_RXF11EID8_LENGTH                         0x1
3606:          #define _RXF11EIDH_RXF11EID8_MASK                           0x1
3607:          #define _RXF11EIDH_RXF11EID9_POSN                           0x1
3608:          #define _RXF11EIDH_RXF11EID9_POSITION                       0x1
3609:          #define _RXF11EIDH_RXF11EID9_SIZE                           0x1
3610:          #define _RXF11EIDH_RXF11EID9_LENGTH                         0x1
3611:          #define _RXF11EIDH_RXF11EID9_MASK                           0x2
3612:          
3613:          // Register: RXF11EIDL
3614:          extern volatile unsigned char           RXF11EIDL           @ 0xE5F;
3615:          #ifndef _LIB_BUILD
3616:          asm("RXF11EIDL equ 0E5Fh");
3617:          #endif
3618:          // bitfield definitions
3619:          typedef union {
3620:              struct {
3621:                  unsigned EID                    :8;
3622:              };
3623:              struct {
3624:                  unsigned EID0                   :1;
3625:                  unsigned EID1                   :1;
3626:                  unsigned EID2                   :1;
3627:                  unsigned EID3                   :1;
3628:                  unsigned EID4                   :1;
3629:                  unsigned EID5                   :1;
3630:                  unsigned EID6                   :1;
3631:                  unsigned EID7                   :1;
3632:              };
3633:              struct {
3634:                  unsigned RXF11EID0              :1;
3635:              };
3636:              struct {
3637:                  unsigned                        :1;
3638:                  unsigned RXF11EID1              :1;
3639:              };
3640:              struct {
3641:                  unsigned                        :2;
3642:                  unsigned RXF11EID2              :1;
3643:              };
3644:              struct {
3645:                  unsigned                        :3;
3646:                  unsigned RXF11EID3              :1;
3647:              };
3648:              struct {
3649:                  unsigned                        :4;
3650:                  unsigned RXF11EID4              :1;
3651:              };
3652:              struct {
3653:                  unsigned                        :5;
3654:                  unsigned RXF11EID5              :1;
3655:              };
3656:              struct {
3657:                  unsigned                        :6;
3658:                  unsigned RXF11EID6              :1;
3659:              };
3660:              struct {
3661:                  unsigned                        :7;
3662:                  unsigned RXF11EID7              :1;
3663:              };
3664:          } RXF11EIDLbits_t;
3665:          extern volatile RXF11EIDLbits_t RXF11EIDLbits @ 0xE5F;
3666:          // bitfield macros
3667:          #define _RXF11EIDL_EID_POSN                                 0x0
3668:          #define _RXF11EIDL_EID_POSITION                             0x0
3669:          #define _RXF11EIDL_EID_SIZE                                 0x8
3670:          #define _RXF11EIDL_EID_LENGTH                               0x8
3671:          #define _RXF11EIDL_EID_MASK                                 0xFF
3672:          #define _RXF11EIDL_EID0_POSN                                0x0
3673:          #define _RXF11EIDL_EID0_POSITION                            0x0
3674:          #define _RXF11EIDL_EID0_SIZE                                0x1
3675:          #define _RXF11EIDL_EID0_LENGTH                              0x1
3676:          #define _RXF11EIDL_EID0_MASK                                0x1
3677:          #define _RXF11EIDL_EID1_POSN                                0x1
3678:          #define _RXF11EIDL_EID1_POSITION                            0x1
3679:          #define _RXF11EIDL_EID1_SIZE                                0x1
3680:          #define _RXF11EIDL_EID1_LENGTH                              0x1
3681:          #define _RXF11EIDL_EID1_MASK                                0x2
3682:          #define _RXF11EIDL_EID2_POSN                                0x2
3683:          #define _RXF11EIDL_EID2_POSITION                            0x2
3684:          #define _RXF11EIDL_EID2_SIZE                                0x1
3685:          #define _RXF11EIDL_EID2_LENGTH                              0x1
3686:          #define _RXF11EIDL_EID2_MASK                                0x4
3687:          #define _RXF11EIDL_EID3_POSN                                0x3
3688:          #define _RXF11EIDL_EID3_POSITION                            0x3
3689:          #define _RXF11EIDL_EID3_SIZE                                0x1
3690:          #define _RXF11EIDL_EID3_LENGTH                              0x1
3691:          #define _RXF11EIDL_EID3_MASK                                0x8
3692:          #define _RXF11EIDL_EID4_POSN                                0x4
3693:          #define _RXF11EIDL_EID4_POSITION                            0x4
3694:          #define _RXF11EIDL_EID4_SIZE                                0x1
3695:          #define _RXF11EIDL_EID4_LENGTH                              0x1
3696:          #define _RXF11EIDL_EID4_MASK                                0x10
3697:          #define _RXF11EIDL_EID5_POSN                                0x5
3698:          #define _RXF11EIDL_EID5_POSITION                            0x5
3699:          #define _RXF11EIDL_EID5_SIZE                                0x1
3700:          #define _RXF11EIDL_EID5_LENGTH                              0x1
3701:          #define _RXF11EIDL_EID5_MASK                                0x20
3702:          #define _RXF11EIDL_EID6_POSN                                0x6
3703:          #define _RXF11EIDL_EID6_POSITION                            0x6
3704:          #define _RXF11EIDL_EID6_SIZE                                0x1
3705:          #define _RXF11EIDL_EID6_LENGTH                              0x1
3706:          #define _RXF11EIDL_EID6_MASK                                0x40
3707:          #define _RXF11EIDL_EID7_POSN                                0x7
3708:          #define _RXF11EIDL_EID7_POSITION                            0x7
3709:          #define _RXF11EIDL_EID7_SIZE                                0x1
3710:          #define _RXF11EIDL_EID7_LENGTH                              0x1
3711:          #define _RXF11EIDL_EID7_MASK                                0x80
3712:          #define _RXF11EIDL_RXF11EID0_POSN                           0x0
3713:          #define _RXF11EIDL_RXF11EID0_POSITION                       0x0
3714:          #define _RXF11EIDL_RXF11EID0_SIZE                           0x1
3715:          #define _RXF11EIDL_RXF11EID0_LENGTH                         0x1
3716:          #define _RXF11EIDL_RXF11EID0_MASK                           0x1
3717:          #define _RXF11EIDL_RXF11EID1_POSN                           0x1
3718:          #define _RXF11EIDL_RXF11EID1_POSITION                       0x1
3719:          #define _RXF11EIDL_RXF11EID1_SIZE                           0x1
3720:          #define _RXF11EIDL_RXF11EID1_LENGTH                         0x1
3721:          #define _RXF11EIDL_RXF11EID1_MASK                           0x2
3722:          #define _RXF11EIDL_RXF11EID2_POSN                           0x2
3723:          #define _RXF11EIDL_RXF11EID2_POSITION                       0x2
3724:          #define _RXF11EIDL_RXF11EID2_SIZE                           0x1
3725:          #define _RXF11EIDL_RXF11EID2_LENGTH                         0x1
3726:          #define _RXF11EIDL_RXF11EID2_MASK                           0x4
3727:          #define _RXF11EIDL_RXF11EID3_POSN                           0x3
3728:          #define _RXF11EIDL_RXF11EID3_POSITION                       0x3
3729:          #define _RXF11EIDL_RXF11EID3_SIZE                           0x1
3730:          #define _RXF11EIDL_RXF11EID3_LENGTH                         0x1
3731:          #define _RXF11EIDL_RXF11EID3_MASK                           0x8
3732:          #define _RXF11EIDL_RXF11EID4_POSN                           0x4
3733:          #define _RXF11EIDL_RXF11EID4_POSITION                       0x4
3734:          #define _RXF11EIDL_RXF11EID4_SIZE                           0x1
3735:          #define _RXF11EIDL_RXF11EID4_LENGTH                         0x1
3736:          #define _RXF11EIDL_RXF11EID4_MASK                           0x10
3737:          #define _RXF11EIDL_RXF11EID5_POSN                           0x5
3738:          #define _RXF11EIDL_RXF11EID5_POSITION                       0x5
3739:          #define _RXF11EIDL_RXF11EID5_SIZE                           0x1
3740:          #define _RXF11EIDL_RXF11EID5_LENGTH                         0x1
3741:          #define _RXF11EIDL_RXF11EID5_MASK                           0x20
3742:          #define _RXF11EIDL_RXF11EID6_POSN                           0x6
3743:          #define _RXF11EIDL_RXF11EID6_POSITION                       0x6
3744:          #define _RXF11EIDL_RXF11EID6_SIZE                           0x1
3745:          #define _RXF11EIDL_RXF11EID6_LENGTH                         0x1
3746:          #define _RXF11EIDL_RXF11EID6_MASK                           0x40
3747:          #define _RXF11EIDL_RXF11EID7_POSN                           0x7
3748:          #define _RXF11EIDL_RXF11EID7_POSITION                       0x7
3749:          #define _RXF11EIDL_RXF11EID7_SIZE                           0x1
3750:          #define _RXF11EIDL_RXF11EID7_LENGTH                         0x1
3751:          #define _RXF11EIDL_RXF11EID7_MASK                           0x80
3752:          
3753:          // Register: RXF12SIDH
3754:          extern volatile unsigned char           RXF12SIDH           @ 0xE60;
3755:          #ifndef _LIB_BUILD
3756:          asm("RXF12SIDH equ 0E60h");
3757:          #endif
3758:          // bitfield definitions
3759:          typedef union {
3760:              struct {
3761:                  unsigned SID                    :8;
3762:              };
3763:              struct {
3764:                  unsigned SID3                   :1;
3765:                  unsigned SID4                   :1;
3766:                  unsigned SID5                   :1;
3767:                  unsigned SID6                   :1;
3768:                  unsigned SID7                   :1;
3769:                  unsigned SID8                   :1;
3770:                  unsigned SID9                   :1;
3771:                  unsigned SID10                  :1;
3772:              };
3773:              struct {
3774:                  unsigned                        :7;
3775:                  unsigned RXF12SID10             :1;
3776:              };
3777:              struct {
3778:                  unsigned RXF12SID3              :1;
3779:              };
3780:              struct {
3781:                  unsigned                        :1;
3782:                  unsigned RXF12SID4              :1;
3783:              };
3784:              struct {
3785:                  unsigned                        :2;
3786:                  unsigned RXF12SID5              :1;
3787:              };
3788:              struct {
3789:                  unsigned                        :3;
3790:                  unsigned RXF12SID6              :1;
3791:              };
3792:              struct {
3793:                  unsigned                        :4;
3794:                  unsigned RXF12SID7              :1;
3795:              };
3796:              struct {
3797:                  unsigned                        :5;
3798:                  unsigned RXF12SID8              :1;
3799:              };
3800:              struct {
3801:                  unsigned                        :6;
3802:                  unsigned RXF12SID9              :1;
3803:              };
3804:          } RXF12SIDHbits_t;
3805:          extern volatile RXF12SIDHbits_t RXF12SIDHbits @ 0xE60;
3806:          // bitfield macros
3807:          #define _RXF12SIDH_SID_POSN                                 0x0
3808:          #define _RXF12SIDH_SID_POSITION                             0x0
3809:          #define _RXF12SIDH_SID_SIZE                                 0x8
3810:          #define _RXF12SIDH_SID_LENGTH                               0x8
3811:          #define _RXF12SIDH_SID_MASK                                 0xFF
3812:          #define _RXF12SIDH_SID3_POSN                                0x0
3813:          #define _RXF12SIDH_SID3_POSITION                            0x0
3814:          #define _RXF12SIDH_SID3_SIZE                                0x1
3815:          #define _RXF12SIDH_SID3_LENGTH                              0x1
3816:          #define _RXF12SIDH_SID3_MASK                                0x1
3817:          #define _RXF12SIDH_SID4_POSN                                0x1
3818:          #define _RXF12SIDH_SID4_POSITION                            0x1
3819:          #define _RXF12SIDH_SID4_SIZE                                0x1
3820:          #define _RXF12SIDH_SID4_LENGTH                              0x1
3821:          #define _RXF12SIDH_SID4_MASK                                0x2
3822:          #define _RXF12SIDH_SID5_POSN                                0x2
3823:          #define _RXF12SIDH_SID5_POSITION                            0x2
3824:          #define _RXF12SIDH_SID5_SIZE                                0x1
3825:          #define _RXF12SIDH_SID5_LENGTH                              0x1
3826:          #define _RXF12SIDH_SID5_MASK                                0x4
3827:          #define _RXF12SIDH_SID6_POSN                                0x3
3828:          #define _RXF12SIDH_SID6_POSITION                            0x3
3829:          #define _RXF12SIDH_SID6_SIZE                                0x1
3830:          #define _RXF12SIDH_SID6_LENGTH                              0x1
3831:          #define _RXF12SIDH_SID6_MASK                                0x8
3832:          #define _RXF12SIDH_SID7_POSN                                0x4
3833:          #define _RXF12SIDH_SID7_POSITION                            0x4
3834:          #define _RXF12SIDH_SID7_SIZE                                0x1
3835:          #define _RXF12SIDH_SID7_LENGTH                              0x1
3836:          #define _RXF12SIDH_SID7_MASK                                0x10
3837:          #define _RXF12SIDH_SID8_POSN                                0x5
3838:          #define _RXF12SIDH_SID8_POSITION                            0x5
3839:          #define _RXF12SIDH_SID8_SIZE                                0x1
3840:          #define _RXF12SIDH_SID8_LENGTH                              0x1
3841:          #define _RXF12SIDH_SID8_MASK                                0x20
3842:          #define _RXF12SIDH_SID9_POSN                                0x6
3843:          #define _RXF12SIDH_SID9_POSITION                            0x6
3844:          #define _RXF12SIDH_SID9_SIZE                                0x1
3845:          #define _RXF12SIDH_SID9_LENGTH                              0x1
3846:          #define _RXF12SIDH_SID9_MASK                                0x40
3847:          #define _RXF12SIDH_SID10_POSN                               0x7
3848:          #define _RXF12SIDH_SID10_POSITION                           0x7
3849:          #define _RXF12SIDH_SID10_SIZE                               0x1
3850:          #define _RXF12SIDH_SID10_LENGTH                             0x1
3851:          #define _RXF12SIDH_SID10_MASK                               0x80
3852:          #define _RXF12SIDH_RXF12SID10_POSN                          0x7
3853:          #define _RXF12SIDH_RXF12SID10_POSITION                      0x7
3854:          #define _RXF12SIDH_RXF12SID10_SIZE                          0x1
3855:          #define _RXF12SIDH_RXF12SID10_LENGTH                        0x1
3856:          #define _RXF12SIDH_RXF12SID10_MASK                          0x80
3857:          #define _RXF12SIDH_RXF12SID3_POSN                           0x0
3858:          #define _RXF12SIDH_RXF12SID3_POSITION                       0x0
3859:          #define _RXF12SIDH_RXF12SID3_SIZE                           0x1
3860:          #define _RXF12SIDH_RXF12SID3_LENGTH                         0x1
3861:          #define _RXF12SIDH_RXF12SID3_MASK                           0x1
3862:          #define _RXF12SIDH_RXF12SID4_POSN                           0x1
3863:          #define _RXF12SIDH_RXF12SID4_POSITION                       0x1
3864:          #define _RXF12SIDH_RXF12SID4_SIZE                           0x1
3865:          #define _RXF12SIDH_RXF12SID4_LENGTH                         0x1
3866:          #define _RXF12SIDH_RXF12SID4_MASK                           0x2
3867:          #define _RXF12SIDH_RXF12SID5_POSN                           0x2
3868:          #define _RXF12SIDH_RXF12SID5_POSITION                       0x2
3869:          #define _RXF12SIDH_RXF12SID5_SIZE                           0x1
3870:          #define _RXF12SIDH_RXF12SID5_LENGTH                         0x1
3871:          #define _RXF12SIDH_RXF12SID5_MASK                           0x4
3872:          #define _RXF12SIDH_RXF12SID6_POSN                           0x3
3873:          #define _RXF12SIDH_RXF12SID6_POSITION                       0x3
3874:          #define _RXF12SIDH_RXF12SID6_SIZE                           0x1
3875:          #define _RXF12SIDH_RXF12SID6_LENGTH                         0x1
3876:          #define _RXF12SIDH_RXF12SID6_MASK                           0x8
3877:          #define _RXF12SIDH_RXF12SID7_POSN                           0x4
3878:          #define _RXF12SIDH_RXF12SID7_POSITION                       0x4
3879:          #define _RXF12SIDH_RXF12SID7_SIZE                           0x1
3880:          #define _RXF12SIDH_RXF12SID7_LENGTH                         0x1
3881:          #define _RXF12SIDH_RXF12SID7_MASK                           0x10
3882:          #define _RXF12SIDH_RXF12SID8_POSN                           0x5
3883:          #define _RXF12SIDH_RXF12SID8_POSITION                       0x5
3884:          #define _RXF12SIDH_RXF12SID8_SIZE                           0x1
3885:          #define _RXF12SIDH_RXF12SID8_LENGTH                         0x1
3886:          #define _RXF12SIDH_RXF12SID8_MASK                           0x20
3887:          #define _RXF12SIDH_RXF12SID9_POSN                           0x6
3888:          #define _RXF12SIDH_RXF12SID9_POSITION                       0x6
3889:          #define _RXF12SIDH_RXF12SID9_SIZE                           0x1
3890:          #define _RXF12SIDH_RXF12SID9_LENGTH                         0x1
3891:          #define _RXF12SIDH_RXF12SID9_MASK                           0x40
3892:          
3893:          // Register: RXF12SIDL
3894:          extern volatile unsigned char           RXF12SIDL           @ 0xE61;
3895:          #ifndef _LIB_BUILD
3896:          asm("RXF12SIDL equ 0E61h");
3897:          #endif
3898:          // bitfield definitions
3899:          typedef union {
3900:              struct {
3901:                  unsigned EID                    :2;
3902:                  unsigned                        :1;
3903:                  unsigned EXIDEN                 :1;
3904:                  unsigned                        :1;
3905:                  unsigned SID                    :3;
3906:              };
3907:              struct {
3908:                  unsigned EID16                  :1;
3909:                  unsigned EID17                  :1;
3910:                  unsigned                        :3;
3911:                  unsigned SID0                   :1;
3912:                  unsigned SID1                   :1;
3913:                  unsigned SID2                   :1;
3914:              };
3915:              struct {
3916:                  unsigned RXF12EID16             :1;
3917:              };
3918:              struct {
3919:                  unsigned                        :1;
3920:                  unsigned RXF12EID17             :1;
3921:              };
3922:              struct {
3923:                  unsigned                        :3;
3924:                  unsigned RXF12EXIDEN            :1;
3925:              };
3926:              struct {
3927:                  unsigned                        :5;
3928:                  unsigned RXF12SID0              :1;
3929:              };
3930:              struct {
3931:                  unsigned                        :6;
3932:                  unsigned RXF12SID1              :1;
3933:              };
3934:              struct {
3935:                  unsigned                        :7;
3936:                  unsigned RXF12SID2              :1;
3937:              };
3938:          } RXF12SIDLbits_t;
3939:          extern volatile RXF12SIDLbits_t RXF12SIDLbits @ 0xE61;
3940:          // bitfield macros
3941:          #define _RXF12SIDL_EID_POSN                                 0x0
3942:          #define _RXF12SIDL_EID_POSITION                             0x0
3943:          #define _RXF12SIDL_EID_SIZE                                 0x2
3944:          #define _RXF12SIDL_EID_LENGTH                               0x2
3945:          #define _RXF12SIDL_EID_MASK                                 0x3
3946:          #define _RXF12SIDL_EXIDEN_POSN                              0x3
3947:          #define _RXF12SIDL_EXIDEN_POSITION                          0x3
3948:          #define _RXF12SIDL_EXIDEN_SIZE                              0x1
3949:          #define _RXF12SIDL_EXIDEN_LENGTH                            0x1
3950:          #define _RXF12SIDL_EXIDEN_MASK                              0x8
3951:          #define _RXF12SIDL_SID_POSN                                 0x5
3952:          #define _RXF12SIDL_SID_POSITION                             0x5
3953:          #define _RXF12SIDL_SID_SIZE                                 0x3
3954:          #define _RXF12SIDL_SID_LENGTH                               0x3
3955:          #define _RXF12SIDL_SID_MASK                                 0xE0
3956:          #define _RXF12SIDL_EID16_POSN                               0x0
3957:          #define _RXF12SIDL_EID16_POSITION                           0x0
3958:          #define _RXF12SIDL_EID16_SIZE                               0x1
3959:          #define _RXF12SIDL_EID16_LENGTH                             0x1
3960:          #define _RXF12SIDL_EID16_MASK                               0x1
3961:          #define _RXF12SIDL_EID17_POSN                               0x1
3962:          #define _RXF12SIDL_EID17_POSITION                           0x1
3963:          #define _RXF12SIDL_EID17_SIZE                               0x1
3964:          #define _RXF12SIDL_EID17_LENGTH                             0x1
3965:          #define _RXF12SIDL_EID17_MASK                               0x2
3966:          #define _RXF12SIDL_SID0_POSN                                0x5
3967:          #define _RXF12SIDL_SID0_POSITION                            0x5
3968:          #define _RXF12SIDL_SID0_SIZE                                0x1
3969:          #define _RXF12SIDL_SID0_LENGTH                              0x1
3970:          #define _RXF12SIDL_SID0_MASK                                0x20
3971:          #define _RXF12SIDL_SID1_POSN                                0x6
3972:          #define _RXF12SIDL_SID1_POSITION                            0x6
3973:          #define _RXF12SIDL_SID1_SIZE                                0x1
3974:          #define _RXF12SIDL_SID1_LENGTH                              0x1
3975:          #define _RXF12SIDL_SID1_MASK                                0x40
3976:          #define _RXF12SIDL_SID2_POSN                                0x7
3977:          #define _RXF12SIDL_SID2_POSITION                            0x7
3978:          #define _RXF12SIDL_SID2_SIZE                                0x1
3979:          #define _RXF12SIDL_SID2_LENGTH                              0x1
3980:          #define _RXF12SIDL_SID2_MASK                                0x80
3981:          #define _RXF12SIDL_RXF12EID16_POSN                          0x0
3982:          #define _RXF12SIDL_RXF12EID16_POSITION                      0x0
3983:          #define _RXF12SIDL_RXF12EID16_SIZE                          0x1
3984:          #define _RXF12SIDL_RXF12EID16_LENGTH                        0x1
3985:          #define _RXF12SIDL_RXF12EID16_MASK                          0x1
3986:          #define _RXF12SIDL_RXF12EID17_POSN                          0x1
3987:          #define _RXF12SIDL_RXF12EID17_POSITION                      0x1
3988:          #define _RXF12SIDL_RXF12EID17_SIZE                          0x1
3989:          #define _RXF12SIDL_RXF12EID17_LENGTH                        0x1
3990:          #define _RXF12SIDL_RXF12EID17_MASK                          0x2
3991:          #define _RXF12SIDL_RXF12EXIDEN_POSN                         0x3
3992:          #define _RXF12SIDL_RXF12EXIDEN_POSITION                     0x3
3993:          #define _RXF12SIDL_RXF12EXIDEN_SIZE                         0x1
3994:          #define _RXF12SIDL_RXF12EXIDEN_LENGTH                       0x1
3995:          #define _RXF12SIDL_RXF12EXIDEN_MASK                         0x8
3996:          #define _RXF12SIDL_RXF12SID0_POSN                           0x5
3997:          #define _RXF12SIDL_RXF12SID0_POSITION                       0x5
3998:          #define _RXF12SIDL_RXF12SID0_SIZE                           0x1
3999:          #define _RXF12SIDL_RXF12SID0_LENGTH                         0x1
4000:          #define _RXF12SIDL_RXF12SID0_MASK                           0x20
4001:          #define _RXF12SIDL_RXF12SID1_POSN                           0x6
4002:          #define _RXF12SIDL_RXF12SID1_POSITION                       0x6
4003:          #define _RXF12SIDL_RXF12SID1_SIZE                           0x1
4004:          #define _RXF12SIDL_RXF12SID1_LENGTH                         0x1
4005:          #define _RXF12SIDL_RXF12SID1_MASK                           0x40
4006:          #define _RXF12SIDL_RXF12SID2_POSN                           0x7
4007:          #define _RXF12SIDL_RXF12SID2_POSITION                       0x7
4008:          #define _RXF12SIDL_RXF12SID2_SIZE                           0x1
4009:          #define _RXF12SIDL_RXF12SID2_LENGTH                         0x1
4010:          #define _RXF12SIDL_RXF12SID2_MASK                           0x80
4011:          
4012:          // Register: RXF12EIDH
4013:          extern volatile unsigned char           RXF12EIDH           @ 0xE62;
4014:          #ifndef _LIB_BUILD
4015:          asm("RXF12EIDH equ 0E62h");
4016:          #endif
4017:          // bitfield definitions
4018:          typedef union {
4019:              struct {
4020:                  unsigned EID                    :8;
4021:              };
4022:              struct {
4023:                  unsigned EID8                   :1;
4024:                  unsigned EID9                   :1;
4025:                  unsigned EID10                  :1;
4026:                  unsigned EID11                  :1;
4027:                  unsigned EID12                  :1;
4028:                  unsigned EID13                  :1;
4029:                  unsigned EID14                  :1;
4030:                  unsigned EID15                  :1;
4031:              };
4032:              struct {
4033:                  unsigned                        :2;
4034:                  unsigned RXF12EID10             :1;
4035:              };
4036:              struct {
4037:                  unsigned                        :3;
4038:                  unsigned RXF12EID11             :1;
4039:              };
4040:              struct {
4041:                  unsigned                        :4;
4042:                  unsigned RXF12EID12             :1;
4043:              };
4044:              struct {
4045:                  unsigned                        :5;
4046:                  unsigned RXF12EID13             :1;
4047:              };
4048:              struct {
4049:                  unsigned                        :6;
4050:                  unsigned RXF12EID14             :1;
4051:              };
4052:              struct {
4053:                  unsigned                        :7;
4054:                  unsigned RXF12EID15             :1;
4055:              };
4056:              struct {
4057:                  unsigned RXF12EID8              :1;
4058:              };
4059:              struct {
4060:                  unsigned                        :1;
4061:                  unsigned RXF12EID9              :1;
4062:              };
4063:          } RXF12EIDHbits_t;
4064:          extern volatile RXF12EIDHbits_t RXF12EIDHbits @ 0xE62;
4065:          // bitfield macros
4066:          #define _RXF12EIDH_EID_POSN                                 0x0
4067:          #define _RXF12EIDH_EID_POSITION                             0x0
4068:          #define _RXF12EIDH_EID_SIZE                                 0x8
4069:          #define _RXF12EIDH_EID_LENGTH                               0x8
4070:          #define _RXF12EIDH_EID_MASK                                 0xFF
4071:          #define _RXF12EIDH_EID8_POSN                                0x0
4072:          #define _RXF12EIDH_EID8_POSITION                            0x0
4073:          #define _RXF12EIDH_EID8_SIZE                                0x1
4074:          #define _RXF12EIDH_EID8_LENGTH                              0x1
4075:          #define _RXF12EIDH_EID8_MASK                                0x1
4076:          #define _RXF12EIDH_EID9_POSN                                0x1
4077:          #define _RXF12EIDH_EID9_POSITION                            0x1
4078:          #define _RXF12EIDH_EID9_SIZE                                0x1
4079:          #define _RXF12EIDH_EID9_LENGTH                              0x1
4080:          #define _RXF12EIDH_EID9_MASK                                0x2
4081:          #define _RXF12EIDH_EID10_POSN                               0x2
4082:          #define _RXF12EIDH_EID10_POSITION                           0x2
4083:          #define _RXF12EIDH_EID10_SIZE                               0x1
4084:          #define _RXF12EIDH_EID10_LENGTH                             0x1
4085:          #define _RXF12EIDH_EID10_MASK                               0x4
4086:          #define _RXF12EIDH_EID11_POSN                               0x3
4087:          #define _RXF12EIDH_EID11_POSITION                           0x3
4088:          #define _RXF12EIDH_EID11_SIZE                               0x1
4089:          #define _RXF12EIDH_EID11_LENGTH                             0x1
4090:          #define _RXF12EIDH_EID11_MASK                               0x8
4091:          #define _RXF12EIDH_EID12_POSN                               0x4
4092:          #define _RXF12EIDH_EID12_POSITION                           0x4
4093:          #define _RXF12EIDH_EID12_SIZE                               0x1
4094:          #define _RXF12EIDH_EID12_LENGTH                             0x1
4095:          #define _RXF12EIDH_EID12_MASK                               0x10
4096:          #define _RXF12EIDH_EID13_POSN                               0x5
4097:          #define _RXF12EIDH_EID13_POSITION                           0x5
4098:          #define _RXF12EIDH_EID13_SIZE                               0x1
4099:          #define _RXF12EIDH_EID13_LENGTH                             0x1
4100:          #define _RXF12EIDH_EID13_MASK                               0x20
4101:          #define _RXF12EIDH_EID14_POSN                               0x6
4102:          #define _RXF12EIDH_EID14_POSITION                           0x6
4103:          #define _RXF12EIDH_EID14_SIZE                               0x1
4104:          #define _RXF12EIDH_EID14_LENGTH                             0x1
4105:          #define _RXF12EIDH_EID14_MASK                               0x40
4106:          #define _RXF12EIDH_EID15_POSN                               0x7
4107:          #define _RXF12EIDH_EID15_POSITION                           0x7
4108:          #define _RXF12EIDH_EID15_SIZE                               0x1
4109:          #define _RXF12EIDH_EID15_LENGTH                             0x1
4110:          #define _RXF12EIDH_EID15_MASK                               0x80
4111:          #define _RXF12EIDH_RXF12EID10_POSN                          0x2
4112:          #define _RXF12EIDH_RXF12EID10_POSITION                      0x2
4113:          #define _RXF12EIDH_RXF12EID10_SIZE                          0x1
4114:          #define _RXF12EIDH_RXF12EID10_LENGTH                        0x1
4115:          #define _RXF12EIDH_RXF12EID10_MASK                          0x4
4116:          #define _RXF12EIDH_RXF12EID11_POSN                          0x3
4117:          #define _RXF12EIDH_RXF12EID11_POSITION                      0x3
4118:          #define _RXF12EIDH_RXF12EID11_SIZE                          0x1
4119:          #define _RXF12EIDH_RXF12EID11_LENGTH                        0x1
4120:          #define _RXF12EIDH_RXF12EID11_MASK                          0x8
4121:          #define _RXF12EIDH_RXF12EID12_POSN                          0x4
4122:          #define _RXF12EIDH_RXF12EID12_POSITION                      0x4
4123:          #define _RXF12EIDH_RXF12EID12_SIZE                          0x1
4124:          #define _RXF12EIDH_RXF12EID12_LENGTH                        0x1
4125:          #define _RXF12EIDH_RXF12EID12_MASK                          0x10
4126:          #define _RXF12EIDH_RXF12EID13_POSN                          0x5
4127:          #define _RXF12EIDH_RXF12EID13_POSITION                      0x5
4128:          #define _RXF12EIDH_RXF12EID13_SIZE                          0x1
4129:          #define _RXF12EIDH_RXF12EID13_LENGTH                        0x1
4130:          #define _RXF12EIDH_RXF12EID13_MASK                          0x20
4131:          #define _RXF12EIDH_RXF12EID14_POSN                          0x6
4132:          #define _RXF12EIDH_RXF12EID14_POSITION                      0x6
4133:          #define _RXF12EIDH_RXF12EID14_SIZE                          0x1
4134:          #define _RXF12EIDH_RXF12EID14_LENGTH                        0x1
4135:          #define _RXF12EIDH_RXF12EID14_MASK                          0x40
4136:          #define _RXF12EIDH_RXF12EID15_POSN                          0x7
4137:          #define _RXF12EIDH_RXF12EID15_POSITION                      0x7
4138:          #define _RXF12EIDH_RXF12EID15_SIZE                          0x1
4139:          #define _RXF12EIDH_RXF12EID15_LENGTH                        0x1
4140:          #define _RXF12EIDH_RXF12EID15_MASK                          0x80
4141:          #define _RXF12EIDH_RXF12EID8_POSN                           0x0
4142:          #define _RXF12EIDH_RXF12EID8_POSITION                       0x0
4143:          #define _RXF12EIDH_RXF12EID8_SIZE                           0x1
4144:          #define _RXF12EIDH_RXF12EID8_LENGTH                         0x1
4145:          #define _RXF12EIDH_RXF12EID8_MASK                           0x1
4146:          #define _RXF12EIDH_RXF12EID9_POSN                           0x1
4147:          #define _RXF12EIDH_RXF12EID9_POSITION                       0x1
4148:          #define _RXF12EIDH_RXF12EID9_SIZE                           0x1
4149:          #define _RXF12EIDH_RXF12EID9_LENGTH                         0x1
4150:          #define _RXF12EIDH_RXF12EID9_MASK                           0x2
4151:          
4152:          // Register: RXF12EIDL
4153:          extern volatile unsigned char           RXF12EIDL           @ 0xE63;
4154:          #ifndef _LIB_BUILD
4155:          asm("RXF12EIDL equ 0E63h");
4156:          #endif
4157:          // bitfield definitions
4158:          typedef union {
4159:              struct {
4160:                  unsigned EID                    :8;
4161:              };
4162:              struct {
4163:                  unsigned EID0                   :1;
4164:                  unsigned EID1                   :1;
4165:                  unsigned EID2                   :1;
4166:                  unsigned EID3                   :1;
4167:                  unsigned EID4                   :1;
4168:                  unsigned EID5                   :1;
4169:                  unsigned EID6                   :1;
4170:                  unsigned EID7                   :1;
4171:              };
4172:              struct {
4173:                  unsigned RXF12EID0              :1;
4174:              };
4175:              struct {
4176:                  unsigned                        :1;
4177:                  unsigned RXF12EID1              :1;
4178:              };
4179:              struct {
4180:                  unsigned                        :2;
4181:                  unsigned RXF12EID2              :1;
4182:              };
4183:              struct {
4184:                  unsigned                        :3;
4185:                  unsigned RXF12EID3              :1;
4186:              };
4187:              struct {
4188:                  unsigned                        :4;
4189:                  unsigned RXF12EID4              :1;
4190:              };
4191:              struct {
4192:                  unsigned                        :5;
4193:                  unsigned RXF12EID5              :1;
4194:              };
4195:              struct {
4196:                  unsigned                        :6;
4197:                  unsigned RXF12EID6              :1;
4198:              };
4199:              struct {
4200:                  unsigned                        :7;
4201:                  unsigned RXF12EID7              :1;
4202:              };
4203:          } RXF12EIDLbits_t;
4204:          extern volatile RXF12EIDLbits_t RXF12EIDLbits @ 0xE63;
4205:          // bitfield macros
4206:          #define _RXF12EIDL_EID_POSN                                 0x0
4207:          #define _RXF12EIDL_EID_POSITION                             0x0
4208:          #define _RXF12EIDL_EID_SIZE                                 0x8
4209:          #define _RXF12EIDL_EID_LENGTH                               0x8
4210:          #define _RXF12EIDL_EID_MASK                                 0xFF
4211:          #define _RXF12EIDL_EID0_POSN                                0x0
4212:          #define _RXF12EIDL_EID0_POSITION                            0x0
4213:          #define _RXF12EIDL_EID0_SIZE                                0x1
4214:          #define _RXF12EIDL_EID0_LENGTH                              0x1
4215:          #define _RXF12EIDL_EID0_MASK                                0x1
4216:          #define _RXF12EIDL_EID1_POSN                                0x1
4217:          #define _RXF12EIDL_EID1_POSITION                            0x1
4218:          #define _RXF12EIDL_EID1_SIZE                                0x1
4219:          #define _RXF12EIDL_EID1_LENGTH                              0x1
4220:          #define _RXF12EIDL_EID1_MASK                                0x2
4221:          #define _RXF12EIDL_EID2_POSN                                0x2
4222:          #define _RXF12EIDL_EID2_POSITION                            0x2
4223:          #define _RXF12EIDL_EID2_SIZE                                0x1
4224:          #define _RXF12EIDL_EID2_LENGTH                              0x1
4225:          #define _RXF12EIDL_EID2_MASK                                0x4
4226:          #define _RXF12EIDL_EID3_POSN                                0x3
4227:          #define _RXF12EIDL_EID3_POSITION                            0x3
4228:          #define _RXF12EIDL_EID3_SIZE                                0x1
4229:          #define _RXF12EIDL_EID3_LENGTH                              0x1
4230:          #define _RXF12EIDL_EID3_MASK                                0x8
4231:          #define _RXF12EIDL_EID4_POSN                                0x4
4232:          #define _RXF12EIDL_EID4_POSITION                            0x4
4233:          #define _RXF12EIDL_EID4_SIZE                                0x1
4234:          #define _RXF12EIDL_EID4_LENGTH                              0x1
4235:          #define _RXF12EIDL_EID4_MASK                                0x10
4236:          #define _RXF12EIDL_EID5_POSN                                0x5
4237:          #define _RXF12EIDL_EID5_POSITION                            0x5
4238:          #define _RXF12EIDL_EID5_SIZE                                0x1
4239:          #define _RXF12EIDL_EID5_LENGTH                              0x1
4240:          #define _RXF12EIDL_EID5_MASK                                0x20
4241:          #define _RXF12EIDL_EID6_POSN                                0x6
4242:          #define _RXF12EIDL_EID6_POSITION                            0x6
4243:          #define _RXF12EIDL_EID6_SIZE                                0x1
4244:          #define _RXF12EIDL_EID6_LENGTH                              0x1
4245:          #define _RXF12EIDL_EID6_MASK                                0x40
4246:          #define _RXF12EIDL_EID7_POSN                                0x7
4247:          #define _RXF12EIDL_EID7_POSITION                            0x7
4248:          #define _RXF12EIDL_EID7_SIZE                                0x1
4249:          #define _RXF12EIDL_EID7_LENGTH                              0x1
4250:          #define _RXF12EIDL_EID7_MASK                                0x80
4251:          #define _RXF12EIDL_RXF12EID0_POSN                           0x0
4252:          #define _RXF12EIDL_RXF12EID0_POSITION                       0x0
4253:          #define _RXF12EIDL_RXF12EID0_SIZE                           0x1
4254:          #define _RXF12EIDL_RXF12EID0_LENGTH                         0x1
4255:          #define _RXF12EIDL_RXF12EID0_MASK                           0x1
4256:          #define _RXF12EIDL_RXF12EID1_POSN                           0x1
4257:          #define _RXF12EIDL_RXF12EID1_POSITION                       0x1
4258:          #define _RXF12EIDL_RXF12EID1_SIZE                           0x1
4259:          #define _RXF12EIDL_RXF12EID1_LENGTH                         0x1
4260:          #define _RXF12EIDL_RXF12EID1_MASK                           0x2
4261:          #define _RXF12EIDL_RXF12EID2_POSN                           0x2
4262:          #define _RXF12EIDL_RXF12EID2_POSITION                       0x2
4263:          #define _RXF12EIDL_RXF12EID2_SIZE                           0x1
4264:          #define _RXF12EIDL_RXF12EID2_LENGTH                         0x1
4265:          #define _RXF12EIDL_RXF12EID2_MASK                           0x4
4266:          #define _RXF12EIDL_RXF12EID3_POSN                           0x3
4267:          #define _RXF12EIDL_RXF12EID3_POSITION                       0x3
4268:          #define _RXF12EIDL_RXF12EID3_SIZE                           0x1
4269:          #define _RXF12EIDL_RXF12EID3_LENGTH                         0x1
4270:          #define _RXF12EIDL_RXF12EID3_MASK                           0x8
4271:          #define _RXF12EIDL_RXF12EID4_POSN                           0x4
4272:          #define _RXF12EIDL_RXF12EID4_POSITION                       0x4
4273:          #define _RXF12EIDL_RXF12EID4_SIZE                           0x1
4274:          #define _RXF12EIDL_RXF12EID4_LENGTH                         0x1
4275:          #define _RXF12EIDL_RXF12EID4_MASK                           0x10
4276:          #define _RXF12EIDL_RXF12EID5_POSN                           0x5
4277:          #define _RXF12EIDL_RXF12EID5_POSITION                       0x5
4278:          #define _RXF12EIDL_RXF12EID5_SIZE                           0x1
4279:          #define _RXF12EIDL_RXF12EID5_LENGTH                         0x1
4280:          #define _RXF12EIDL_RXF12EID5_MASK                           0x20
4281:          #define _RXF12EIDL_RXF12EID6_POSN                           0x6
4282:          #define _RXF12EIDL_RXF12EID6_POSITION                       0x6
4283:          #define _RXF12EIDL_RXF12EID6_SIZE                           0x1
4284:          #define _RXF12EIDL_RXF12EID6_LENGTH                         0x1
4285:          #define _RXF12EIDL_RXF12EID6_MASK                           0x40
4286:          #define _RXF12EIDL_RXF12EID7_POSN                           0x7
4287:          #define _RXF12EIDL_RXF12EID7_POSITION                       0x7
4288:          #define _RXF12EIDL_RXF12EID7_SIZE                           0x1
4289:          #define _RXF12EIDL_RXF12EID7_LENGTH                         0x1
4290:          #define _RXF12EIDL_RXF12EID7_MASK                           0x80
4291:          
4292:          // Register: RXF13SIDH
4293:          extern volatile unsigned char           RXF13SIDH           @ 0xE64;
4294:          #ifndef _LIB_BUILD
4295:          asm("RXF13SIDH equ 0E64h");
4296:          #endif
4297:          // bitfield definitions
4298:          typedef union {
4299:              struct {
4300:                  unsigned SID                    :8;
4301:              };
4302:              struct {
4303:                  unsigned SID3                   :1;
4304:                  unsigned SID4                   :1;
4305:                  unsigned SID5                   :1;
4306:                  unsigned SID6                   :1;
4307:                  unsigned SID7                   :1;
4308:                  unsigned SID8                   :1;
4309:                  unsigned SID9                   :1;
4310:                  unsigned SID10                  :1;
4311:              };
4312:              struct {
4313:                  unsigned                        :7;
4314:                  unsigned RXF13SID10             :1;
4315:              };
4316:              struct {
4317:                  unsigned RXF13SID3              :1;
4318:              };
4319:              struct {
4320:                  unsigned                        :1;
4321:                  unsigned RXF13SID4              :1;
4322:              };
4323:              struct {
4324:                  unsigned                        :2;
4325:                  unsigned RXF13SID5              :1;
4326:              };
4327:              struct {
4328:                  unsigned                        :3;
4329:                  unsigned RXF13SID6              :1;
4330:              };
4331:              struct {
4332:                  unsigned                        :4;
4333:                  unsigned RXF13SID7              :1;
4334:              };
4335:              struct {
4336:                  unsigned                        :5;
4337:                  unsigned RXF13SID8              :1;
4338:              };
4339:              struct {
4340:                  unsigned                        :6;
4341:                  unsigned RXF13SID9              :1;
4342:              };
4343:          } RXF13SIDHbits_t;
4344:          extern volatile RXF13SIDHbits_t RXF13SIDHbits @ 0xE64;
4345:          // bitfield macros
4346:          #define _RXF13SIDH_SID_POSN                                 0x0
4347:          #define _RXF13SIDH_SID_POSITION                             0x0
4348:          #define _RXF13SIDH_SID_SIZE                                 0x8
4349:          #define _RXF13SIDH_SID_LENGTH                               0x8
4350:          #define _RXF13SIDH_SID_MASK                                 0xFF
4351:          #define _RXF13SIDH_SID3_POSN                                0x0
4352:          #define _RXF13SIDH_SID3_POSITION                            0x0
4353:          #define _RXF13SIDH_SID3_SIZE                                0x1
4354:          #define _RXF13SIDH_SID3_LENGTH                              0x1
4355:          #define _RXF13SIDH_SID3_MASK                                0x1
4356:          #define _RXF13SIDH_SID4_POSN                                0x1
4357:          #define _RXF13SIDH_SID4_POSITION                            0x1
4358:          #define _RXF13SIDH_SID4_SIZE                                0x1
4359:          #define _RXF13SIDH_SID4_LENGTH                              0x1
4360:          #define _RXF13SIDH_SID4_MASK                                0x2
4361:          #define _RXF13SIDH_SID5_POSN                                0x2
4362:          #define _RXF13SIDH_SID5_POSITION                            0x2
4363:          #define _RXF13SIDH_SID5_SIZE                                0x1
4364:          #define _RXF13SIDH_SID5_LENGTH                              0x1
4365:          #define _RXF13SIDH_SID5_MASK                                0x4
4366:          #define _RXF13SIDH_SID6_POSN                                0x3
4367:          #define _RXF13SIDH_SID6_POSITION                            0x3
4368:          #define _RXF13SIDH_SID6_SIZE                                0x1
4369:          #define _RXF13SIDH_SID6_LENGTH                              0x1
4370:          #define _RXF13SIDH_SID6_MASK                                0x8
4371:          #define _RXF13SIDH_SID7_POSN                                0x4
4372:          #define _RXF13SIDH_SID7_POSITION                            0x4
4373:          #define _RXF13SIDH_SID7_SIZE                                0x1
4374:          #define _RXF13SIDH_SID7_LENGTH                              0x1
4375:          #define _RXF13SIDH_SID7_MASK                                0x10
4376:          #define _RXF13SIDH_SID8_POSN                                0x5
4377:          #define _RXF13SIDH_SID8_POSITION                            0x5
4378:          #define _RXF13SIDH_SID8_SIZE                                0x1
4379:          #define _RXF13SIDH_SID8_LENGTH                              0x1
4380:          #define _RXF13SIDH_SID8_MASK                                0x20
4381:          #define _RXF13SIDH_SID9_POSN                                0x6
4382:          #define _RXF13SIDH_SID9_POSITION                            0x6
4383:          #define _RXF13SIDH_SID9_SIZE                                0x1
4384:          #define _RXF13SIDH_SID9_LENGTH                              0x1
4385:          #define _RXF13SIDH_SID9_MASK                                0x40
4386:          #define _RXF13SIDH_SID10_POSN                               0x7
4387:          #define _RXF13SIDH_SID10_POSITION                           0x7
4388:          #define _RXF13SIDH_SID10_SIZE                               0x1
4389:          #define _RXF13SIDH_SID10_LENGTH                             0x1
4390:          #define _RXF13SIDH_SID10_MASK                               0x80
4391:          #define _RXF13SIDH_RXF13SID10_POSN                          0x7
4392:          #define _RXF13SIDH_RXF13SID10_POSITION                      0x7
4393:          #define _RXF13SIDH_RXF13SID10_SIZE                          0x1
4394:          #define _RXF13SIDH_RXF13SID10_LENGTH                        0x1
4395:          #define _RXF13SIDH_RXF13SID10_MASK                          0x80
4396:          #define _RXF13SIDH_RXF13SID3_POSN                           0x0
4397:          #define _RXF13SIDH_RXF13SID3_POSITION                       0x0
4398:          #define _RXF13SIDH_RXF13SID3_SIZE                           0x1
4399:          #define _RXF13SIDH_RXF13SID3_LENGTH                         0x1
4400:          #define _RXF13SIDH_RXF13SID3_MASK                           0x1
4401:          #define _RXF13SIDH_RXF13SID4_POSN                           0x1
4402:          #define _RXF13SIDH_RXF13SID4_POSITION                       0x1
4403:          #define _RXF13SIDH_RXF13SID4_SIZE                           0x1
4404:          #define _RXF13SIDH_RXF13SID4_LENGTH                         0x1
4405:          #define _RXF13SIDH_RXF13SID4_MASK                           0x2
4406:          #define _RXF13SIDH_RXF13SID5_POSN                           0x2
4407:          #define _RXF13SIDH_RXF13SID5_POSITION                       0x2
4408:          #define _RXF13SIDH_RXF13SID5_SIZE                           0x1
4409:          #define _RXF13SIDH_RXF13SID5_LENGTH                         0x1
4410:          #define _RXF13SIDH_RXF13SID5_MASK                           0x4
4411:          #define _RXF13SIDH_RXF13SID6_POSN                           0x3
4412:          #define _RXF13SIDH_RXF13SID6_POSITION                       0x3
4413:          #define _RXF13SIDH_RXF13SID6_SIZE                           0x1
4414:          #define _RXF13SIDH_RXF13SID6_LENGTH                         0x1
4415:          #define _RXF13SIDH_RXF13SID6_MASK                           0x8
4416:          #define _RXF13SIDH_RXF13SID7_POSN                           0x4
4417:          #define _RXF13SIDH_RXF13SID7_POSITION                       0x4
4418:          #define _RXF13SIDH_RXF13SID7_SIZE                           0x1
4419:          #define _RXF13SIDH_RXF13SID7_LENGTH                         0x1
4420:          #define _RXF13SIDH_RXF13SID7_MASK                           0x10
4421:          #define _RXF13SIDH_RXF13SID8_POSN                           0x5
4422:          #define _RXF13SIDH_RXF13SID8_POSITION                       0x5
4423:          #define _RXF13SIDH_RXF13SID8_SIZE                           0x1
4424:          #define _RXF13SIDH_RXF13SID8_LENGTH                         0x1
4425:          #define _RXF13SIDH_RXF13SID8_MASK                           0x20
4426:          #define _RXF13SIDH_RXF13SID9_POSN                           0x6
4427:          #define _RXF13SIDH_RXF13SID9_POSITION                       0x6
4428:          #define _RXF13SIDH_RXF13SID9_SIZE                           0x1
4429:          #define _RXF13SIDH_RXF13SID9_LENGTH                         0x1
4430:          #define _RXF13SIDH_RXF13SID9_MASK                           0x40
4431:          
4432:          // Register: RXF13SIDL
4433:          extern volatile unsigned char           RXF13SIDL           @ 0xE65;
4434:          #ifndef _LIB_BUILD
4435:          asm("RXF13SIDL equ 0E65h");
4436:          #endif
4437:          // bitfield definitions
4438:          typedef union {
4439:              struct {
4440:                  unsigned EID                    :2;
4441:                  unsigned                        :1;
4442:                  unsigned EXIDEN                 :1;
4443:                  unsigned                        :1;
4444:                  unsigned SID                    :3;
4445:              };
4446:              struct {
4447:                  unsigned EID16                  :1;
4448:                  unsigned EID17                  :1;
4449:                  unsigned                        :3;
4450:                  unsigned SID0                   :1;
4451:                  unsigned SID1                   :1;
4452:                  unsigned SID2                   :1;
4453:              };
4454:              struct {
4455:                  unsigned RXF13EID16             :1;
4456:              };
4457:              struct {
4458:                  unsigned                        :1;
4459:                  unsigned RXF13EID17             :1;
4460:              };
4461:              struct {
4462:                  unsigned                        :3;
4463:                  unsigned RXF13EXIDEN            :1;
4464:              };
4465:              struct {
4466:                  unsigned                        :5;
4467:                  unsigned RXF13SID0              :1;
4468:              };
4469:              struct {
4470:                  unsigned                        :6;
4471:                  unsigned RXF13SID1              :1;
4472:              };
4473:              struct {
4474:                  unsigned                        :7;
4475:                  unsigned RXF13SID2              :1;
4476:              };
4477:          } RXF13SIDLbits_t;
4478:          extern volatile RXF13SIDLbits_t RXF13SIDLbits @ 0xE65;
4479:          // bitfield macros
4480:          #define _RXF13SIDL_EID_POSN                                 0x0
4481:          #define _RXF13SIDL_EID_POSITION                             0x0
4482:          #define _RXF13SIDL_EID_SIZE                                 0x2
4483:          #define _RXF13SIDL_EID_LENGTH                               0x2
4484:          #define _RXF13SIDL_EID_MASK                                 0x3
4485:          #define _RXF13SIDL_EXIDEN_POSN                              0x3
4486:          #define _RXF13SIDL_EXIDEN_POSITION                          0x3
4487:          #define _RXF13SIDL_EXIDEN_SIZE                              0x1
4488:          #define _RXF13SIDL_EXIDEN_LENGTH                            0x1
4489:          #define _RXF13SIDL_EXIDEN_MASK                              0x8
4490:          #define _RXF13SIDL_SID_POSN                                 0x5
4491:          #define _RXF13SIDL_SID_POSITION                             0x5
4492:          #define _RXF13SIDL_SID_SIZE                                 0x3
4493:          #define _RXF13SIDL_SID_LENGTH                               0x3
4494:          #define _RXF13SIDL_SID_MASK                                 0xE0
4495:          #define _RXF13SIDL_EID16_POSN                               0x0
4496:          #define _RXF13SIDL_EID16_POSITION                           0x0
4497:          #define _RXF13SIDL_EID16_SIZE                               0x1
4498:          #define _RXF13SIDL_EID16_LENGTH                             0x1
4499:          #define _RXF13SIDL_EID16_MASK                               0x1
4500:          #define _RXF13SIDL_EID17_POSN                               0x1
4501:          #define _RXF13SIDL_EID17_POSITION                           0x1
4502:          #define _RXF13SIDL_EID17_SIZE                               0x1
4503:          #define _RXF13SIDL_EID17_LENGTH                             0x1
4504:          #define _RXF13SIDL_EID17_MASK                               0x2
4505:          #define _RXF13SIDL_SID0_POSN                                0x5
4506:          #define _RXF13SIDL_SID0_POSITION                            0x5
4507:          #define _RXF13SIDL_SID0_SIZE                                0x1
4508:          #define _RXF13SIDL_SID0_LENGTH                              0x1
4509:          #define _RXF13SIDL_SID0_MASK                                0x20
4510:          #define _RXF13SIDL_SID1_POSN                                0x6
4511:          #define _RXF13SIDL_SID1_POSITION                            0x6
4512:          #define _RXF13SIDL_SID1_SIZE                                0x1
4513:          #define _RXF13SIDL_SID1_LENGTH                              0x1
4514:          #define _RXF13SIDL_SID1_MASK                                0x40
4515:          #define _RXF13SIDL_SID2_POSN                                0x7
4516:          #define _RXF13SIDL_SID2_POSITION                            0x7
4517:          #define _RXF13SIDL_SID2_SIZE                                0x1
4518:          #define _RXF13SIDL_SID2_LENGTH                              0x1
4519:          #define _RXF13SIDL_SID2_MASK                                0x80
4520:          #define _RXF13SIDL_RXF13EID16_POSN                          0x0
4521:          #define _RXF13SIDL_RXF13EID16_POSITION                      0x0
4522:          #define _RXF13SIDL_RXF13EID16_SIZE                          0x1
4523:          #define _RXF13SIDL_RXF13EID16_LENGTH                        0x1
4524:          #define _RXF13SIDL_RXF13EID16_MASK                          0x1
4525:          #define _RXF13SIDL_RXF13EID17_POSN                          0x1
4526:          #define _RXF13SIDL_RXF13EID17_POSITION                      0x1
4527:          #define _RXF13SIDL_RXF13EID17_SIZE                          0x1
4528:          #define _RXF13SIDL_RXF13EID17_LENGTH                        0x1
4529:          #define _RXF13SIDL_RXF13EID17_MASK                          0x2
4530:          #define _RXF13SIDL_RXF13EXIDEN_POSN                         0x3
4531:          #define _RXF13SIDL_RXF13EXIDEN_POSITION                     0x3
4532:          #define _RXF13SIDL_RXF13EXIDEN_SIZE                         0x1
4533:          #define _RXF13SIDL_RXF13EXIDEN_LENGTH                       0x1
4534:          #define _RXF13SIDL_RXF13EXIDEN_MASK                         0x8
4535:          #define _RXF13SIDL_RXF13SID0_POSN                           0x5
4536:          #define _RXF13SIDL_RXF13SID0_POSITION                       0x5
4537:          #define _RXF13SIDL_RXF13SID0_SIZE                           0x1
4538:          #define _RXF13SIDL_RXF13SID0_LENGTH                         0x1
4539:          #define _RXF13SIDL_RXF13SID0_MASK                           0x20
4540:          #define _RXF13SIDL_RXF13SID1_POSN                           0x6
4541:          #define _RXF13SIDL_RXF13SID1_POSITION                       0x6
4542:          #define _RXF13SIDL_RXF13SID1_SIZE                           0x1
4543:          #define _RXF13SIDL_RXF13SID1_LENGTH                         0x1
4544:          #define _RXF13SIDL_RXF13SID1_MASK                           0x40
4545:          #define _RXF13SIDL_RXF13SID2_POSN                           0x7
4546:          #define _RXF13SIDL_RXF13SID2_POSITION                       0x7
4547:          #define _RXF13SIDL_RXF13SID2_SIZE                           0x1
4548:          #define _RXF13SIDL_RXF13SID2_LENGTH                         0x1
4549:          #define _RXF13SIDL_RXF13SID2_MASK                           0x80
4550:          
4551:          // Register: RXF13EIDH
4552:          extern volatile unsigned char           RXF13EIDH           @ 0xE66;
4553:          #ifndef _LIB_BUILD
4554:          asm("RXF13EIDH equ 0E66h");
4555:          #endif
4556:          // bitfield definitions
4557:          typedef union {
4558:              struct {
4559:                  unsigned EID                    :8;
4560:              };
4561:              struct {
4562:                  unsigned EID8                   :1;
4563:                  unsigned EID9                   :1;
4564:                  unsigned EID10                  :1;
4565:                  unsigned EID11                  :1;
4566:                  unsigned EID12                  :1;
4567:                  unsigned EID13                  :1;
4568:                  unsigned EID14                  :1;
4569:                  unsigned EID15                  :1;
4570:              };
4571:              struct {
4572:                  unsigned                        :2;
4573:                  unsigned RXF13EID10             :1;
4574:              };
4575:              struct {
4576:                  unsigned                        :3;
4577:                  unsigned RXF13EID11             :1;
4578:              };
4579:              struct {
4580:                  unsigned                        :4;
4581:                  unsigned RXF13EID12             :1;
4582:              };
4583:              struct {
4584:                  unsigned                        :5;
4585:                  unsigned RXF13EID13             :1;
4586:              };
4587:              struct {
4588:                  unsigned                        :6;
4589:                  unsigned RXF13EID14             :1;
4590:              };
4591:              struct {
4592:                  unsigned                        :7;
4593:                  unsigned RXF13EID15             :1;
4594:              };
4595:              struct {
4596:                  unsigned RXF13EID8              :1;
4597:              };
4598:              struct {
4599:                  unsigned                        :1;
4600:                  unsigned RXF13EID9              :1;
4601:              };
4602:          } RXF13EIDHbits_t;
4603:          extern volatile RXF13EIDHbits_t RXF13EIDHbits @ 0xE66;
4604:          // bitfield macros
4605:          #define _RXF13EIDH_EID_POSN                                 0x0
4606:          #define _RXF13EIDH_EID_POSITION                             0x0
4607:          #define _RXF13EIDH_EID_SIZE                                 0x8
4608:          #define _RXF13EIDH_EID_LENGTH                               0x8
4609:          #define _RXF13EIDH_EID_MASK                                 0xFF
4610:          #define _RXF13EIDH_EID8_POSN                                0x0
4611:          #define _RXF13EIDH_EID8_POSITION                            0x0
4612:          #define _RXF13EIDH_EID8_SIZE                                0x1
4613:          #define _RXF13EIDH_EID8_LENGTH                              0x1
4614:          #define _RXF13EIDH_EID8_MASK                                0x1
4615:          #define _RXF13EIDH_EID9_POSN                                0x1
4616:          #define _RXF13EIDH_EID9_POSITION                            0x1
4617:          #define _RXF13EIDH_EID9_SIZE                                0x1
4618:          #define _RXF13EIDH_EID9_LENGTH                              0x1
4619:          #define _RXF13EIDH_EID9_MASK                                0x2
4620:          #define _RXF13EIDH_EID10_POSN                               0x2
4621:          #define _RXF13EIDH_EID10_POSITION                           0x2
4622:          #define _RXF13EIDH_EID10_SIZE                               0x1
4623:          #define _RXF13EIDH_EID10_LENGTH                             0x1
4624:          #define _RXF13EIDH_EID10_MASK                               0x4
4625:          #define _RXF13EIDH_EID11_POSN                               0x3
4626:          #define _RXF13EIDH_EID11_POSITION                           0x3
4627:          #define _RXF13EIDH_EID11_SIZE                               0x1
4628:          #define _RXF13EIDH_EID11_LENGTH                             0x1
4629:          #define _RXF13EIDH_EID11_MASK                               0x8
4630:          #define _RXF13EIDH_EID12_POSN                               0x4
4631:          #define _RXF13EIDH_EID12_POSITION                           0x4
4632:          #define _RXF13EIDH_EID12_SIZE                               0x1
4633:          #define _RXF13EIDH_EID12_LENGTH                             0x1
4634:          #define _RXF13EIDH_EID12_MASK                               0x10
4635:          #define _RXF13EIDH_EID13_POSN                               0x5
4636:          #define _RXF13EIDH_EID13_POSITION                           0x5
4637:          #define _RXF13EIDH_EID13_SIZE                               0x1
4638:          #define _RXF13EIDH_EID13_LENGTH                             0x1
4639:          #define _RXF13EIDH_EID13_MASK                               0x20
4640:          #define _RXF13EIDH_EID14_POSN                               0x6
4641:          #define _RXF13EIDH_EID14_POSITION                           0x6
4642:          #define _RXF13EIDH_EID14_SIZE                               0x1
4643:          #define _RXF13EIDH_EID14_LENGTH                             0x1
4644:          #define _RXF13EIDH_EID14_MASK                               0x40
4645:          #define _RXF13EIDH_EID15_POSN                               0x7
4646:          #define _RXF13EIDH_EID15_POSITION                           0x7
4647:          #define _RXF13EIDH_EID15_SIZE                               0x1
4648:          #define _RXF13EIDH_EID15_LENGTH                             0x1
4649:          #define _RXF13EIDH_EID15_MASK                               0x80
4650:          #define _RXF13EIDH_RXF13EID10_POSN                          0x2
4651:          #define _RXF13EIDH_RXF13EID10_POSITION                      0x2
4652:          #define _RXF13EIDH_RXF13EID10_SIZE                          0x1
4653:          #define _RXF13EIDH_RXF13EID10_LENGTH                        0x1
4654:          #define _RXF13EIDH_RXF13EID10_MASK                          0x4
4655:          #define _RXF13EIDH_RXF13EID11_POSN                          0x3
4656:          #define _RXF13EIDH_RXF13EID11_POSITION                      0x3
4657:          #define _RXF13EIDH_RXF13EID11_SIZE                          0x1
4658:          #define _RXF13EIDH_RXF13EID11_LENGTH                        0x1
4659:          #define _RXF13EIDH_RXF13EID11_MASK                          0x8
4660:          #define _RXF13EIDH_RXF13EID12_POSN                          0x4
4661:          #define _RXF13EIDH_RXF13EID12_POSITION                      0x4
4662:          #define _RXF13EIDH_RXF13EID12_SIZE                          0x1
4663:          #define _RXF13EIDH_RXF13EID12_LENGTH                        0x1
4664:          #define _RXF13EIDH_RXF13EID12_MASK                          0x10
4665:          #define _RXF13EIDH_RXF13EID13_POSN                          0x5
4666:          #define _RXF13EIDH_RXF13EID13_POSITION                      0x5
4667:          #define _RXF13EIDH_RXF13EID13_SIZE                          0x1
4668:          #define _RXF13EIDH_RXF13EID13_LENGTH                        0x1
4669:          #define _RXF13EIDH_RXF13EID13_MASK                          0x20
4670:          #define _RXF13EIDH_RXF13EID14_POSN                          0x6
4671:          #define _RXF13EIDH_RXF13EID14_POSITION                      0x6
4672:          #define _RXF13EIDH_RXF13EID14_SIZE                          0x1
4673:          #define _RXF13EIDH_RXF13EID14_LENGTH                        0x1
4674:          #define _RXF13EIDH_RXF13EID14_MASK                          0x40
4675:          #define _RXF13EIDH_RXF13EID15_POSN                          0x7
4676:          #define _RXF13EIDH_RXF13EID15_POSITION                      0x7
4677:          #define _RXF13EIDH_RXF13EID15_SIZE                          0x1
4678:          #define _RXF13EIDH_RXF13EID15_LENGTH                        0x1
4679:          #define _RXF13EIDH_RXF13EID15_MASK                          0x80
4680:          #define _RXF13EIDH_RXF13EID8_POSN                           0x0
4681:          #define _RXF13EIDH_RXF13EID8_POSITION                       0x0
4682:          #define _RXF13EIDH_RXF13EID8_SIZE                           0x1
4683:          #define _RXF13EIDH_RXF13EID8_LENGTH                         0x1
4684:          #define _RXF13EIDH_RXF13EID8_MASK                           0x1
4685:          #define _RXF13EIDH_RXF13EID9_POSN                           0x1
4686:          #define _RXF13EIDH_RXF13EID9_POSITION                       0x1
4687:          #define _RXF13EIDH_RXF13EID9_SIZE                           0x1
4688:          #define _RXF13EIDH_RXF13EID9_LENGTH                         0x1
4689:          #define _RXF13EIDH_RXF13EID9_MASK                           0x2
4690:          
4691:          // Register: RXF13EIDL
4692:          extern volatile unsigned char           RXF13EIDL           @ 0xE67;
4693:          #ifndef _LIB_BUILD
4694:          asm("RXF13EIDL equ 0E67h");
4695:          #endif
4696:          // bitfield definitions
4697:          typedef union {
4698:              struct {
4699:                  unsigned EID                    :8;
4700:              };
4701:              struct {
4702:                  unsigned EID0                   :1;
4703:                  unsigned EID1                   :1;
4704:                  unsigned EID2                   :1;
4705:                  unsigned EID3                   :1;
4706:                  unsigned EID4                   :1;
4707:                  unsigned EID5                   :1;
4708:                  unsigned EID6                   :1;
4709:                  unsigned EID7                   :1;
4710:              };
4711:              struct {
4712:                  unsigned RXF13EID0              :1;
4713:              };
4714:              struct {
4715:                  unsigned                        :1;
4716:                  unsigned RXF13EID1              :1;
4717:              };
4718:              struct {
4719:                  unsigned                        :2;
4720:                  unsigned RXF13EID2              :1;
4721:              };
4722:              struct {
4723:                  unsigned                        :3;
4724:                  unsigned RXF13EID3              :1;
4725:              };
4726:              struct {
4727:                  unsigned                        :4;
4728:                  unsigned RXF13EID4              :1;
4729:              };
4730:              struct {
4731:                  unsigned                        :5;
4732:                  unsigned RXF13EID5              :1;
4733:              };
4734:              struct {
4735:                  unsigned                        :6;
4736:                  unsigned RXF13EID6              :1;
4737:              };
4738:              struct {
4739:                  unsigned                        :7;
4740:                  unsigned RXF13EID7              :1;
4741:              };
4742:          } RXF13EIDLbits_t;
4743:          extern volatile RXF13EIDLbits_t RXF13EIDLbits @ 0xE67;
4744:          // bitfield macros
4745:          #define _RXF13EIDL_EID_POSN                                 0x0
4746:          #define _RXF13EIDL_EID_POSITION                             0x0
4747:          #define _RXF13EIDL_EID_SIZE                                 0x8
4748:          #define _RXF13EIDL_EID_LENGTH                               0x8
4749:          #define _RXF13EIDL_EID_MASK                                 0xFF
4750:          #define _RXF13EIDL_EID0_POSN                                0x0
4751:          #define _RXF13EIDL_EID0_POSITION                            0x0
4752:          #define _RXF13EIDL_EID0_SIZE                                0x1
4753:          #define _RXF13EIDL_EID0_LENGTH                              0x1
4754:          #define _RXF13EIDL_EID0_MASK                                0x1
4755:          #define _RXF13EIDL_EID1_POSN                                0x1
4756:          #define _RXF13EIDL_EID1_POSITION                            0x1
4757:          #define _RXF13EIDL_EID1_SIZE                                0x1
4758:          #define _RXF13EIDL_EID1_LENGTH                              0x1
4759:          #define _RXF13EIDL_EID1_MASK                                0x2
4760:          #define _RXF13EIDL_EID2_POSN                                0x2
4761:          #define _RXF13EIDL_EID2_POSITION                            0x2
4762:          #define _RXF13EIDL_EID2_SIZE                                0x1
4763:          #define _RXF13EIDL_EID2_LENGTH                              0x1
4764:          #define _RXF13EIDL_EID2_MASK                                0x4
4765:          #define _RXF13EIDL_EID3_POSN                                0x3
4766:          #define _RXF13EIDL_EID3_POSITION                            0x3
4767:          #define _RXF13EIDL_EID3_SIZE                                0x1
4768:          #define _RXF13EIDL_EID3_LENGTH                              0x1
4769:          #define _RXF13EIDL_EID3_MASK                                0x8
4770:          #define _RXF13EIDL_EID4_POSN                                0x4
4771:          #define _RXF13EIDL_EID4_POSITION                            0x4
4772:          #define _RXF13EIDL_EID4_SIZE                                0x1
4773:          #define _RXF13EIDL_EID4_LENGTH                              0x1
4774:          #define _RXF13EIDL_EID4_MASK                                0x10
4775:          #define _RXF13EIDL_EID5_POSN                                0x5
4776:          #define _RXF13EIDL_EID5_POSITION                            0x5
4777:          #define _RXF13EIDL_EID5_SIZE                                0x1
4778:          #define _RXF13EIDL_EID5_LENGTH                              0x1
4779:          #define _RXF13EIDL_EID5_MASK                                0x20
4780:          #define _RXF13EIDL_EID6_POSN                                0x6
4781:          #define _RXF13EIDL_EID6_POSITION                            0x6
4782:          #define _RXF13EIDL_EID6_SIZE                                0x1
4783:          #define _RXF13EIDL_EID6_LENGTH                              0x1
4784:          #define _RXF13EIDL_EID6_MASK                                0x40
4785:          #define _RXF13EIDL_EID7_POSN                                0x7
4786:          #define _RXF13EIDL_EID7_POSITION                            0x7
4787:          #define _RXF13EIDL_EID7_SIZE                                0x1
4788:          #define _RXF13EIDL_EID7_LENGTH                              0x1
4789:          #define _RXF13EIDL_EID7_MASK                                0x80
4790:          #define _RXF13EIDL_RXF13EID0_POSN                           0x0
4791:          #define _RXF13EIDL_RXF13EID0_POSITION                       0x0
4792:          #define _RXF13EIDL_RXF13EID0_SIZE                           0x1
4793:          #define _RXF13EIDL_RXF13EID0_LENGTH                         0x1
4794:          #define _RXF13EIDL_RXF13EID0_MASK                           0x1
4795:          #define _RXF13EIDL_RXF13EID1_POSN                           0x1
4796:          #define _RXF13EIDL_RXF13EID1_POSITION                       0x1
4797:          #define _RXF13EIDL_RXF13EID1_SIZE                           0x1
4798:          #define _RXF13EIDL_RXF13EID1_LENGTH                         0x1
4799:          #define _RXF13EIDL_RXF13EID1_MASK                           0x2
4800:          #define _RXF13EIDL_RXF13EID2_POSN                           0x2
4801:          #define _RXF13EIDL_RXF13EID2_POSITION                       0x2
4802:          #define _RXF13EIDL_RXF13EID2_SIZE                           0x1
4803:          #define _RXF13EIDL_RXF13EID2_LENGTH                         0x1
4804:          #define _RXF13EIDL_RXF13EID2_MASK                           0x4
4805:          #define _RXF13EIDL_RXF13EID3_POSN                           0x3
4806:          #define _RXF13EIDL_RXF13EID3_POSITION                       0x3
4807:          #define _RXF13EIDL_RXF13EID3_SIZE                           0x1
4808:          #define _RXF13EIDL_RXF13EID3_LENGTH                         0x1
4809:          #define _RXF13EIDL_RXF13EID3_MASK                           0x8
4810:          #define _RXF13EIDL_RXF13EID4_POSN                           0x4
4811:          #define _RXF13EIDL_RXF13EID4_POSITION                       0x4
4812:          #define _RXF13EIDL_RXF13EID4_SIZE                           0x1
4813:          #define _RXF13EIDL_RXF13EID4_LENGTH                         0x1
4814:          #define _RXF13EIDL_RXF13EID4_MASK                           0x10
4815:          #define _RXF13EIDL_RXF13EID5_POSN                           0x5
4816:          #define _RXF13EIDL_RXF13EID5_POSITION                       0x5
4817:          #define _RXF13EIDL_RXF13EID5_SIZE                           0x1
4818:          #define _RXF13EIDL_RXF13EID5_LENGTH                         0x1
4819:          #define _RXF13EIDL_RXF13EID5_MASK                           0x20
4820:          #define _RXF13EIDL_RXF13EID6_POSN                           0x6
4821:          #define _RXF13EIDL_RXF13EID6_POSITION                       0x6
4822:          #define _RXF13EIDL_RXF13EID6_SIZE                           0x1
4823:          #define _RXF13EIDL_RXF13EID6_LENGTH                         0x1
4824:          #define _RXF13EIDL_RXF13EID6_MASK                           0x40
4825:          #define _RXF13EIDL_RXF13EID7_POSN                           0x7
4826:          #define _RXF13EIDL_RXF13EID7_POSITION                       0x7
4827:          #define _RXF13EIDL_RXF13EID7_SIZE                           0x1
4828:          #define _RXF13EIDL_RXF13EID7_LENGTH                         0x1
4829:          #define _RXF13EIDL_RXF13EID7_MASK                           0x80
4830:          
4831:          // Register: RXF14SIDH
4832:          extern volatile unsigned char           RXF14SIDH           @ 0xE68;
4833:          #ifndef _LIB_BUILD
4834:          asm("RXF14SIDH equ 0E68h");
4835:          #endif
4836:          // bitfield definitions
4837:          typedef union {
4838:              struct {
4839:                  unsigned SID                    :8;
4840:              };
4841:              struct {
4842:                  unsigned SID3                   :1;
4843:                  unsigned SID4                   :1;
4844:                  unsigned SID5                   :1;
4845:                  unsigned SID6                   :1;
4846:                  unsigned SID7                   :1;
4847:                  unsigned SID8                   :1;
4848:                  unsigned SID9                   :1;
4849:                  unsigned SID10                  :1;
4850:              };
4851:              struct {
4852:                  unsigned                        :7;
4853:                  unsigned RXF14SID10             :1;
4854:              };
4855:              struct {
4856:                  unsigned RXF14SID3              :1;
4857:              };
4858:              struct {
4859:                  unsigned                        :1;
4860:                  unsigned RXF14SID4              :1;
4861:              };
4862:              struct {
4863:                  unsigned                        :2;
4864:                  unsigned RXF14SID5              :1;
4865:              };
4866:              struct {
4867:                  unsigned                        :3;
4868:                  unsigned RXF14SID6              :1;
4869:              };
4870:              struct {
4871:                  unsigned                        :4;
4872:                  unsigned RXF14SID7              :1;
4873:              };
4874:              struct {
4875:                  unsigned                        :5;
4876:                  unsigned RXF14SID8              :1;
4877:              };
4878:              struct {
4879:                  unsigned                        :6;
4880:                  unsigned RXF14SID9              :1;
4881:              };
4882:          } RXF14SIDHbits_t;
4883:          extern volatile RXF14SIDHbits_t RXF14SIDHbits @ 0xE68;
4884:          // bitfield macros
4885:          #define _RXF14SIDH_SID_POSN                                 0x0
4886:          #define _RXF14SIDH_SID_POSITION                             0x0
4887:          #define _RXF14SIDH_SID_SIZE                                 0x8
4888:          #define _RXF14SIDH_SID_LENGTH                               0x8
4889:          #define _RXF14SIDH_SID_MASK                                 0xFF
4890:          #define _RXF14SIDH_SID3_POSN                                0x0
4891:          #define _RXF14SIDH_SID3_POSITION                            0x0
4892:          #define _RXF14SIDH_SID3_SIZE                                0x1
4893:          #define _RXF14SIDH_SID3_LENGTH                              0x1
4894:          #define _RXF14SIDH_SID3_MASK                                0x1
4895:          #define _RXF14SIDH_SID4_POSN                                0x1
4896:          #define _RXF14SIDH_SID4_POSITION                            0x1
4897:          #define _RXF14SIDH_SID4_SIZE                                0x1
4898:          #define _RXF14SIDH_SID4_LENGTH                              0x1
4899:          #define _RXF14SIDH_SID4_MASK                                0x2
4900:          #define _RXF14SIDH_SID5_POSN                                0x2
4901:          #define _RXF14SIDH_SID5_POSITION                            0x2
4902:          #define _RXF14SIDH_SID5_SIZE                                0x1
4903:          #define _RXF14SIDH_SID5_LENGTH                              0x1
4904:          #define _RXF14SIDH_SID5_MASK                                0x4
4905:          #define _RXF14SIDH_SID6_POSN                                0x3
4906:          #define _RXF14SIDH_SID6_POSITION                            0x3
4907:          #define _RXF14SIDH_SID6_SIZE                                0x1
4908:          #define _RXF14SIDH_SID6_LENGTH                              0x1
4909:          #define _RXF14SIDH_SID6_MASK                                0x8
4910:          #define _RXF14SIDH_SID7_POSN                                0x4
4911:          #define _RXF14SIDH_SID7_POSITION                            0x4
4912:          #define _RXF14SIDH_SID7_SIZE                                0x1
4913:          #define _RXF14SIDH_SID7_LENGTH                              0x1
4914:          #define _RXF14SIDH_SID7_MASK                                0x10
4915:          #define _RXF14SIDH_SID8_POSN                                0x5
4916:          #define _RXF14SIDH_SID8_POSITION                            0x5
4917:          #define _RXF14SIDH_SID8_SIZE                                0x1
4918:          #define _RXF14SIDH_SID8_LENGTH                              0x1
4919:          #define _RXF14SIDH_SID8_MASK                                0x20
4920:          #define _RXF14SIDH_SID9_POSN                                0x6
4921:          #define _RXF14SIDH_SID9_POSITION                            0x6
4922:          #define _RXF14SIDH_SID9_SIZE                                0x1
4923:          #define _RXF14SIDH_SID9_LENGTH                              0x1
4924:          #define _RXF14SIDH_SID9_MASK                                0x40
4925:          #define _RXF14SIDH_SID10_POSN                               0x7
4926:          #define _RXF14SIDH_SID10_POSITION                           0x7
4927:          #define _RXF14SIDH_SID10_SIZE                               0x1
4928:          #define _RXF14SIDH_SID10_LENGTH                             0x1
4929:          #define _RXF14SIDH_SID10_MASK                               0x80
4930:          #define _RXF14SIDH_RXF14SID10_POSN                          0x7
4931:          #define _RXF14SIDH_RXF14SID10_POSITION                      0x7
4932:          #define _RXF14SIDH_RXF14SID10_SIZE                          0x1
4933:          #define _RXF14SIDH_RXF14SID10_LENGTH                        0x1
4934:          #define _RXF14SIDH_RXF14SID10_MASK                          0x80
4935:          #define _RXF14SIDH_RXF14SID3_POSN                           0x0
4936:          #define _RXF14SIDH_RXF14SID3_POSITION                       0x0
4937:          #define _RXF14SIDH_RXF14SID3_SIZE                           0x1
4938:          #define _RXF14SIDH_RXF14SID3_LENGTH                         0x1
4939:          #define _RXF14SIDH_RXF14SID3_MASK                           0x1
4940:          #define _RXF14SIDH_RXF14SID4_POSN                           0x1
4941:          #define _RXF14SIDH_RXF14SID4_POSITION                       0x1
4942:          #define _RXF14SIDH_RXF14SID4_SIZE                           0x1
4943:          #define _RXF14SIDH_RXF14SID4_LENGTH                         0x1
4944:          #define _RXF14SIDH_RXF14SID4_MASK                           0x2
4945:          #define _RXF14SIDH_RXF14SID5_POSN                           0x2
4946:          #define _RXF14SIDH_RXF14SID5_POSITION                       0x2
4947:          #define _RXF14SIDH_RXF14SID5_SIZE                           0x1
4948:          #define _RXF14SIDH_RXF14SID5_LENGTH                         0x1
4949:          #define _RXF14SIDH_RXF14SID5_MASK                           0x4
4950:          #define _RXF14SIDH_RXF14SID6_POSN                           0x3
4951:          #define _RXF14SIDH_RXF14SID6_POSITION                       0x3
4952:          #define _RXF14SIDH_RXF14SID6_SIZE                           0x1
4953:          #define _RXF14SIDH_RXF14SID6_LENGTH                         0x1
4954:          #define _RXF14SIDH_RXF14SID6_MASK                           0x8
4955:          #define _RXF14SIDH_RXF14SID7_POSN                           0x4
4956:          #define _RXF14SIDH_RXF14SID7_POSITION                       0x4
4957:          #define _RXF14SIDH_RXF14SID7_SIZE                           0x1
4958:          #define _RXF14SIDH_RXF14SID7_LENGTH                         0x1
4959:          #define _RXF14SIDH_RXF14SID7_MASK                           0x10
4960:          #define _RXF14SIDH_RXF14SID8_POSN                           0x5
4961:          #define _RXF14SIDH_RXF14SID8_POSITION                       0x5
4962:          #define _RXF14SIDH_RXF14SID8_SIZE                           0x1
4963:          #define _RXF14SIDH_RXF14SID8_LENGTH                         0x1
4964:          #define _RXF14SIDH_RXF14SID8_MASK                           0x20
4965:          #define _RXF14SIDH_RXF14SID9_POSN                           0x6
4966:          #define _RXF14SIDH_RXF14SID9_POSITION                       0x6
4967:          #define _RXF14SIDH_RXF14SID9_SIZE                           0x1
4968:          #define _RXF14SIDH_RXF14SID9_LENGTH                         0x1
4969:          #define _RXF14SIDH_RXF14SID9_MASK                           0x40
4970:          
4971:          // Register: RXF14SIDL
4972:          extern volatile unsigned char           RXF14SIDL           @ 0xE69;
4973:          #ifndef _LIB_BUILD
4974:          asm("RXF14SIDL equ 0E69h");
4975:          #endif
4976:          // bitfield definitions
4977:          typedef union {
4978:              struct {
4979:                  unsigned EID                    :2;
4980:                  unsigned                        :1;
4981:                  unsigned EXIDEN                 :1;
4982:                  unsigned                        :1;
4983:                  unsigned SID                    :3;
4984:              };
4985:              struct {
4986:                  unsigned EID16                  :1;
4987:                  unsigned EID17                  :1;
4988:                  unsigned                        :3;
4989:                  unsigned SID0                   :1;
4990:                  unsigned SID1                   :1;
4991:                  unsigned SID2                   :1;
4992:              };
4993:              struct {
4994:                  unsigned RXF14EID16             :1;
4995:              };
4996:              struct {
4997:                  unsigned                        :1;
4998:                  unsigned RXF14EID17             :1;
4999:              };
5000:              struct {
5001:                  unsigned                        :3;
5002:                  unsigned RXF14EXIDEN            :1;
5003:              };
5004:              struct {
5005:                  unsigned                        :5;
5006:                  unsigned RXF14SID0              :1;
5007:              };
5008:              struct {
5009:                  unsigned                        :6;
5010:                  unsigned RXF14SID1              :1;
5011:              };
5012:              struct {
5013:                  unsigned                        :7;
5014:                  unsigned RXF14SID2              :1;
5015:              };
5016:          } RXF14SIDLbits_t;
5017:          extern volatile RXF14SIDLbits_t RXF14SIDLbits @ 0xE69;
5018:          // bitfield macros
5019:          #define _RXF14SIDL_EID_POSN                                 0x0
5020:          #define _RXF14SIDL_EID_POSITION                             0x0
5021:          #define _RXF14SIDL_EID_SIZE                                 0x2
5022:          #define _RXF14SIDL_EID_LENGTH                               0x2
5023:          #define _RXF14SIDL_EID_MASK                                 0x3
5024:          #define _RXF14SIDL_EXIDEN_POSN                              0x3
5025:          #define _RXF14SIDL_EXIDEN_POSITION                          0x3
5026:          #define _RXF14SIDL_EXIDEN_SIZE                              0x1
5027:          #define _RXF14SIDL_EXIDEN_LENGTH                            0x1
5028:          #define _RXF14SIDL_EXIDEN_MASK                              0x8
5029:          #define _RXF14SIDL_SID_POSN                                 0x5
5030:          #define _RXF14SIDL_SID_POSITION                             0x5
5031:          #define _RXF14SIDL_SID_SIZE                                 0x3
5032:          #define _RXF14SIDL_SID_LENGTH                               0x3
5033:          #define _RXF14SIDL_SID_MASK                                 0xE0
5034:          #define _RXF14SIDL_EID16_POSN                               0x0
5035:          #define _RXF14SIDL_EID16_POSITION                           0x0
5036:          #define _RXF14SIDL_EID16_SIZE                               0x1
5037:          #define _RXF14SIDL_EID16_LENGTH                             0x1
5038:          #define _RXF14SIDL_EID16_MASK                               0x1
5039:          #define _RXF14SIDL_EID17_POSN                               0x1
5040:          #define _RXF14SIDL_EID17_POSITION                           0x1
5041:          #define _RXF14SIDL_EID17_SIZE                               0x1
5042:          #define _RXF14SIDL_EID17_LENGTH                             0x1
5043:          #define _RXF14SIDL_EID17_MASK                               0x2
5044:          #define _RXF14SIDL_SID0_POSN                                0x5
5045:          #define _RXF14SIDL_SID0_POSITION                            0x5
5046:          #define _RXF14SIDL_SID0_SIZE                                0x1
5047:          #define _RXF14SIDL_SID0_LENGTH                              0x1
5048:          #define _RXF14SIDL_SID0_MASK                                0x20
5049:          #define _RXF14SIDL_SID1_POSN                                0x6
5050:          #define _RXF14SIDL_SID1_POSITION                            0x6
5051:          #define _RXF14SIDL_SID1_SIZE                                0x1
5052:          #define _RXF14SIDL_SID1_LENGTH                              0x1
5053:          #define _RXF14SIDL_SID1_MASK                                0x40
5054:          #define _RXF14SIDL_SID2_POSN                                0x7
5055:          #define _RXF14SIDL_SID2_POSITION                            0x7
5056:          #define _RXF14SIDL_SID2_SIZE                                0x1
5057:          #define _RXF14SIDL_SID2_LENGTH                              0x1
5058:          #define _RXF14SIDL_SID2_MASK                                0x80
5059:          #define _RXF14SIDL_RXF14EID16_POSN                          0x0
5060:          #define _RXF14SIDL_RXF14EID16_POSITION                      0x0
5061:          #define _RXF14SIDL_RXF14EID16_SIZE                          0x1
5062:          #define _RXF14SIDL_RXF14EID16_LENGTH                        0x1
5063:          #define _RXF14SIDL_RXF14EID16_MASK                          0x1
5064:          #define _RXF14SIDL_RXF14EID17_POSN                          0x1
5065:          #define _RXF14SIDL_RXF14EID17_POSITION                      0x1
5066:          #define _RXF14SIDL_RXF14EID17_SIZE                          0x1
5067:          #define _RXF14SIDL_RXF14EID17_LENGTH                        0x1
5068:          #define _RXF14SIDL_RXF14EID17_MASK                          0x2
5069:          #define _RXF14SIDL_RXF14EXIDEN_POSN                         0x3
5070:          #define _RXF14SIDL_RXF14EXIDEN_POSITION                     0x3
5071:          #define _RXF14SIDL_RXF14EXIDEN_SIZE                         0x1
5072:          #define _RXF14SIDL_RXF14EXIDEN_LENGTH                       0x1
5073:          #define _RXF14SIDL_RXF14EXIDEN_MASK                         0x8
5074:          #define _RXF14SIDL_RXF14SID0_POSN                           0x5
5075:          #define _RXF14SIDL_RXF14SID0_POSITION                       0x5
5076:          #define _RXF14SIDL_RXF14SID0_SIZE                           0x1
5077:          #define _RXF14SIDL_RXF14SID0_LENGTH                         0x1
5078:          #define _RXF14SIDL_RXF14SID0_MASK                           0x20
5079:          #define _RXF14SIDL_RXF14SID1_POSN                           0x6
5080:          #define _RXF14SIDL_RXF14SID1_POSITION                       0x6
5081:          #define _RXF14SIDL_RXF14SID1_SIZE                           0x1
5082:          #define _RXF14SIDL_RXF14SID1_LENGTH                         0x1
5083:          #define _RXF14SIDL_RXF14SID1_MASK                           0x40
5084:          #define _RXF14SIDL_RXF14SID2_POSN                           0x7
5085:          #define _RXF14SIDL_RXF14SID2_POSITION                       0x7
5086:          #define _RXF14SIDL_RXF14SID2_SIZE                           0x1
5087:          #define _RXF14SIDL_RXF14SID2_LENGTH                         0x1
5088:          #define _RXF14SIDL_RXF14SID2_MASK                           0x80
5089:          
5090:          // Register: RXF14EIDH
5091:          extern volatile unsigned char           RXF14EIDH           @ 0xE6A;
5092:          #ifndef _LIB_BUILD
5093:          asm("RXF14EIDH equ 0E6Ah");
5094:          #endif
5095:          // bitfield definitions
5096:          typedef union {
5097:              struct {
5098:                  unsigned EID                    :8;
5099:              };
5100:              struct {
5101:                  unsigned EID8                   :1;
5102:                  unsigned EID9                   :1;
5103:                  unsigned EID10                  :1;
5104:                  unsigned EID11                  :1;
5105:                  unsigned EID12                  :1;
5106:                  unsigned EID13                  :1;
5107:                  unsigned EID14                  :1;
5108:                  unsigned EID15                  :1;
5109:              };
5110:              struct {
5111:                  unsigned                        :2;
5112:                  unsigned RXF14EID10             :1;
5113:              };
5114:              struct {
5115:                  unsigned                        :3;
5116:                  unsigned RXF14EID11             :1;
5117:              };
5118:              struct {
5119:                  unsigned                        :4;
5120:                  unsigned RXF14EID12             :1;
5121:              };
5122:              struct {
5123:                  unsigned                        :5;
5124:                  unsigned RXF14EID13             :1;
5125:              };
5126:              struct {
5127:                  unsigned                        :6;
5128:                  unsigned RXF14EID14             :1;
5129:              };
5130:              struct {
5131:                  unsigned                        :7;
5132:                  unsigned RXF14EID15             :1;
5133:              };
5134:              struct {
5135:                  unsigned RXF14EID8              :1;
5136:              };
5137:              struct {
5138:                  unsigned                        :1;
5139:                  unsigned RXF14EID9              :1;
5140:              };
5141:          } RXF14EIDHbits_t;
5142:          extern volatile RXF14EIDHbits_t RXF14EIDHbits @ 0xE6A;
5143:          // bitfield macros
5144:          #define _RXF14EIDH_EID_POSN                                 0x0
5145:          #define _RXF14EIDH_EID_POSITION                             0x0
5146:          #define _RXF14EIDH_EID_SIZE                                 0x8
5147:          #define _RXF14EIDH_EID_LENGTH                               0x8
5148:          #define _RXF14EIDH_EID_MASK                                 0xFF
5149:          #define _RXF14EIDH_EID8_POSN                                0x0
5150:          #define _RXF14EIDH_EID8_POSITION                            0x0
5151:          #define _RXF14EIDH_EID8_SIZE                                0x1
5152:          #define _RXF14EIDH_EID8_LENGTH                              0x1
5153:          #define _RXF14EIDH_EID8_MASK                                0x1
5154:          #define _RXF14EIDH_EID9_POSN                                0x1
5155:          #define _RXF14EIDH_EID9_POSITION                            0x1
5156:          #define _RXF14EIDH_EID9_SIZE                                0x1
5157:          #define _RXF14EIDH_EID9_LENGTH                              0x1
5158:          #define _RXF14EIDH_EID9_MASK                                0x2
5159:          #define _RXF14EIDH_EID10_POSN                               0x2
5160:          #define _RXF14EIDH_EID10_POSITION                           0x2
5161:          #define _RXF14EIDH_EID10_SIZE                               0x1
5162:          #define _RXF14EIDH_EID10_LENGTH                             0x1
5163:          #define _RXF14EIDH_EID10_MASK                               0x4
5164:          #define _RXF14EIDH_EID11_POSN                               0x3
5165:          #define _RXF14EIDH_EID11_POSITION                           0x3
5166:          #define _RXF14EIDH_EID11_SIZE                               0x1
5167:          #define _RXF14EIDH_EID11_LENGTH                             0x1
5168:          #define _RXF14EIDH_EID11_MASK                               0x8
5169:          #define _RXF14EIDH_EID12_POSN                               0x4
5170:          #define _RXF14EIDH_EID12_POSITION                           0x4
5171:          #define _RXF14EIDH_EID12_SIZE                               0x1
5172:          #define _RXF14EIDH_EID12_LENGTH                             0x1
5173:          #define _RXF14EIDH_EID12_MASK                               0x10
5174:          #define _RXF14EIDH_EID13_POSN                               0x5
5175:          #define _RXF14EIDH_EID13_POSITION                           0x5
5176:          #define _RXF14EIDH_EID13_SIZE                               0x1
5177:          #define _RXF14EIDH_EID13_LENGTH                             0x1
5178:          #define _RXF14EIDH_EID13_MASK                               0x20
5179:          #define _RXF14EIDH_EID14_POSN                               0x6
5180:          #define _RXF14EIDH_EID14_POSITION                           0x6
5181:          #define _RXF14EIDH_EID14_SIZE                               0x1
5182:          #define _RXF14EIDH_EID14_LENGTH                             0x1
5183:          #define _RXF14EIDH_EID14_MASK                               0x40
5184:          #define _RXF14EIDH_EID15_POSN                               0x7
5185:          #define _RXF14EIDH_EID15_POSITION                           0x7
5186:          #define _RXF14EIDH_EID15_SIZE                               0x1
5187:          #define _RXF14EIDH_EID15_LENGTH                             0x1
5188:          #define _RXF14EIDH_EID15_MASK                               0x80
5189:          #define _RXF14EIDH_RXF14EID10_POSN                          0x2
5190:          #define _RXF14EIDH_RXF14EID10_POSITION                      0x2
5191:          #define _RXF14EIDH_RXF14EID10_SIZE                          0x1
5192:          #define _RXF14EIDH_RXF14EID10_LENGTH                        0x1
5193:          #define _RXF14EIDH_RXF14EID10_MASK                          0x4
5194:          #define _RXF14EIDH_RXF14EID11_POSN                          0x3
5195:          #define _RXF14EIDH_RXF14EID11_POSITION                      0x3
5196:          #define _RXF14EIDH_RXF14EID11_SIZE                          0x1
5197:          #define _RXF14EIDH_RXF14EID11_LENGTH                        0x1
5198:          #define _RXF14EIDH_RXF14EID11_MASK                          0x8
5199:          #define _RXF14EIDH_RXF14EID12_POSN                          0x4
5200:          #define _RXF14EIDH_RXF14EID12_POSITION                      0x4
5201:          #define _RXF14EIDH_RXF14EID12_SIZE                          0x1
5202:          #define _RXF14EIDH_RXF14EID12_LENGTH                        0x1
5203:          #define _RXF14EIDH_RXF14EID12_MASK                          0x10
5204:          #define _RXF14EIDH_RXF14EID13_POSN                          0x5
5205:          #define _RXF14EIDH_RXF14EID13_POSITION                      0x5
5206:          #define _RXF14EIDH_RXF14EID13_SIZE                          0x1
5207:          #define _RXF14EIDH_RXF14EID13_LENGTH                        0x1
5208:          #define _RXF14EIDH_RXF14EID13_MASK                          0x20
5209:          #define _RXF14EIDH_RXF14EID14_POSN                          0x6
5210:          #define _RXF14EIDH_RXF14EID14_POSITION                      0x6
5211:          #define _RXF14EIDH_RXF14EID14_SIZE                          0x1
5212:          #define _RXF14EIDH_RXF14EID14_LENGTH                        0x1
5213:          #define _RXF14EIDH_RXF14EID14_MASK                          0x40
5214:          #define _RXF14EIDH_RXF14EID15_POSN                          0x7
5215:          #define _RXF14EIDH_RXF14EID15_POSITION                      0x7
5216:          #define _RXF14EIDH_RXF14EID15_SIZE                          0x1
5217:          #define _RXF14EIDH_RXF14EID15_LENGTH                        0x1
5218:          #define _RXF14EIDH_RXF14EID15_MASK                          0x80
5219:          #define _RXF14EIDH_RXF14EID8_POSN                           0x0
5220:          #define _RXF14EIDH_RXF14EID8_POSITION                       0x0
5221:          #define _RXF14EIDH_RXF14EID8_SIZE                           0x1
5222:          #define _RXF14EIDH_RXF14EID8_LENGTH                         0x1
5223:          #define _RXF14EIDH_RXF14EID8_MASK                           0x1
5224:          #define _RXF14EIDH_RXF14EID9_POSN                           0x1
5225:          #define _RXF14EIDH_RXF14EID9_POSITION                       0x1
5226:          #define _RXF14EIDH_RXF14EID9_SIZE                           0x1
5227:          #define _RXF14EIDH_RXF14EID9_LENGTH                         0x1
5228:          #define _RXF14EIDH_RXF14EID9_MASK                           0x2
5229:          
5230:          // Register: RXF14EIDL
5231:          extern volatile unsigned char           RXF14EIDL           @ 0xE6B;
5232:          #ifndef _LIB_BUILD
5233:          asm("RXF14EIDL equ 0E6Bh");
5234:          #endif
5235:          // bitfield definitions
5236:          typedef union {
5237:              struct {
5238:                  unsigned EID                    :8;
5239:              };
5240:              struct {
5241:                  unsigned EID0                   :1;
5242:                  unsigned EID1                   :1;
5243:                  unsigned EID2                   :1;
5244:                  unsigned EID3                   :1;
5245:                  unsigned EID4                   :1;
5246:                  unsigned EID5                   :1;
5247:                  unsigned EID6                   :1;
5248:                  unsigned EID7                   :1;
5249:              };
5250:              struct {
5251:                  unsigned RXF14EID0              :1;
5252:              };
5253:              struct {
5254:                  unsigned                        :1;
5255:                  unsigned RXF14EID1              :1;
5256:              };
5257:              struct {
5258:                  unsigned                        :2;
5259:                  unsigned RXF14EID2              :1;
5260:              };
5261:              struct {
5262:                  unsigned                        :3;
5263:                  unsigned RXF14EID3              :1;
5264:              };
5265:              struct {
5266:                  unsigned                        :4;
5267:                  unsigned RXF14EID4              :1;
5268:              };
5269:              struct {
5270:                  unsigned                        :5;
5271:                  unsigned RXF14EID5              :1;
5272:              };
5273:              struct {
5274:                  unsigned                        :6;
5275:                  unsigned RXF14EID6              :1;
5276:              };
5277:              struct {
5278:                  unsigned                        :7;
5279:                  unsigned RXF14EID7              :1;
5280:              };
5281:          } RXF14EIDLbits_t;
5282:          extern volatile RXF14EIDLbits_t RXF14EIDLbits @ 0xE6B;
5283:          // bitfield macros
5284:          #define _RXF14EIDL_EID_POSN                                 0x0
5285:          #define _RXF14EIDL_EID_POSITION                             0x0
5286:          #define _RXF14EIDL_EID_SIZE                                 0x8
5287:          #define _RXF14EIDL_EID_LENGTH                               0x8
5288:          #define _RXF14EIDL_EID_MASK                                 0xFF
5289:          #define _RXF14EIDL_EID0_POSN                                0x0
5290:          #define _RXF14EIDL_EID0_POSITION                            0x0
5291:          #define _RXF14EIDL_EID0_SIZE                                0x1
5292:          #define _RXF14EIDL_EID0_LENGTH                              0x1
5293:          #define _RXF14EIDL_EID0_MASK                                0x1
5294:          #define _RXF14EIDL_EID1_POSN                                0x1
5295:          #define _RXF14EIDL_EID1_POSITION                            0x1
5296:          #define _RXF14EIDL_EID1_SIZE                                0x1
5297:          #define _RXF14EIDL_EID1_LENGTH                              0x1
5298:          #define _RXF14EIDL_EID1_MASK                                0x2
5299:          #define _RXF14EIDL_EID2_POSN                                0x2
5300:          #define _RXF14EIDL_EID2_POSITION                            0x2
5301:          #define _RXF14EIDL_EID2_SIZE                                0x1
5302:          #define _RXF14EIDL_EID2_LENGTH                              0x1
5303:          #define _RXF14EIDL_EID2_MASK                                0x4
5304:          #define _RXF14EIDL_EID3_POSN                                0x3
5305:          #define _RXF14EIDL_EID3_POSITION                            0x3
5306:          #define _RXF14EIDL_EID3_SIZE                                0x1
5307:          #define _RXF14EIDL_EID3_LENGTH                              0x1
5308:          #define _RXF14EIDL_EID3_MASK                                0x8
5309:          #define _RXF14EIDL_EID4_POSN                                0x4
5310:          #define _RXF14EIDL_EID4_POSITION                            0x4
5311:          #define _RXF14EIDL_EID4_SIZE                                0x1
5312:          #define _RXF14EIDL_EID4_LENGTH                              0x1
5313:          #define _RXF14EIDL_EID4_MASK                                0x10
5314:          #define _RXF14EIDL_EID5_POSN                                0x5
5315:          #define _RXF14EIDL_EID5_POSITION                            0x5
5316:          #define _RXF14EIDL_EID5_SIZE                                0x1
5317:          #define _RXF14EIDL_EID5_LENGTH                              0x1
5318:          #define _RXF14EIDL_EID5_MASK                                0x20
5319:          #define _RXF14EIDL_EID6_POSN                                0x6
5320:          #define _RXF14EIDL_EID6_POSITION                            0x6
5321:          #define _RXF14EIDL_EID6_SIZE                                0x1
5322:          #define _RXF14EIDL_EID6_LENGTH                              0x1
5323:          #define _RXF14EIDL_EID6_MASK                                0x40
5324:          #define _RXF14EIDL_EID7_POSN                                0x7
5325:          #define _RXF14EIDL_EID7_POSITION                            0x7
5326:          #define _RXF14EIDL_EID7_SIZE                                0x1
5327:          #define _RXF14EIDL_EID7_LENGTH                              0x1
5328:          #define _RXF14EIDL_EID7_MASK                                0x80
5329:          #define _RXF14EIDL_RXF14EID0_POSN                           0x0
5330:          #define _RXF14EIDL_RXF14EID0_POSITION                       0x0
5331:          #define _RXF14EIDL_RXF14EID0_SIZE                           0x1
5332:          #define _RXF14EIDL_RXF14EID0_LENGTH                         0x1
5333:          #define _RXF14EIDL_RXF14EID0_MASK                           0x1
5334:          #define _RXF14EIDL_RXF14EID1_POSN                           0x1
5335:          #define _RXF14EIDL_RXF14EID1_POSITION                       0x1
5336:          #define _RXF14EIDL_RXF14EID1_SIZE                           0x1
5337:          #define _RXF14EIDL_RXF14EID1_LENGTH                         0x1
5338:          #define _RXF14EIDL_RXF14EID1_MASK                           0x2
5339:          #define _RXF14EIDL_RXF14EID2_POSN                           0x2
5340:          #define _RXF14EIDL_RXF14EID2_POSITION                       0x2
5341:          #define _RXF14EIDL_RXF14EID2_SIZE                           0x1
5342:          #define _RXF14EIDL_RXF14EID2_LENGTH                         0x1
5343:          #define _RXF14EIDL_RXF14EID2_MASK                           0x4
5344:          #define _RXF14EIDL_RXF14EID3_POSN                           0x3
5345:          #define _RXF14EIDL_RXF14EID3_POSITION                       0x3
5346:          #define _RXF14EIDL_RXF14EID3_SIZE                           0x1
5347:          #define _RXF14EIDL_RXF14EID3_LENGTH                         0x1
5348:          #define _RXF14EIDL_RXF14EID3_MASK                           0x8
5349:          #define _RXF14EIDL_RXF14EID4_POSN                           0x4
5350:          #define _RXF14EIDL_RXF14EID4_POSITION                       0x4
5351:          #define _RXF14EIDL_RXF14EID4_SIZE                           0x1
5352:          #define _RXF14EIDL_RXF14EID4_LENGTH                         0x1
5353:          #define _RXF14EIDL_RXF14EID4_MASK                           0x10
5354:          #define _RXF14EIDL_RXF14EID5_POSN                           0x5
5355:          #define _RXF14EIDL_RXF14EID5_POSITION                       0x5
5356:          #define _RXF14EIDL_RXF14EID5_SIZE                           0x1
5357:          #define _RXF14EIDL_RXF14EID5_LENGTH                         0x1
5358:          #define _RXF14EIDL_RXF14EID5_MASK                           0x20
5359:          #define _RXF14EIDL_RXF14EID6_POSN                           0x6
5360:          #define _RXF14EIDL_RXF14EID6_POSITION                       0x6
5361:          #define _RXF14EIDL_RXF14EID6_SIZE                           0x1
5362:          #define _RXF14EIDL_RXF14EID6_LENGTH                         0x1
5363:          #define _RXF14EIDL_RXF14EID6_MASK                           0x40
5364:          #define _RXF14EIDL_RXF14EID7_POSN                           0x7
5365:          #define _RXF14EIDL_RXF14EID7_POSITION                       0x7
5366:          #define _RXF14EIDL_RXF14EID7_SIZE                           0x1
5367:          #define _RXF14EIDL_RXF14EID7_LENGTH                         0x1
5368:          #define _RXF14EIDL_RXF14EID7_MASK                           0x80
5369:          
5370:          // Register: RXF15SIDH
5371:          extern volatile unsigned char           RXF15SIDH           @ 0xE6C;
5372:          #ifndef _LIB_BUILD
5373:          asm("RXF15SIDH equ 0E6Ch");
5374:          #endif
5375:          // bitfield definitions
5376:          typedef union {
5377:              struct {
5378:                  unsigned SID                    :8;
5379:              };
5380:              struct {
5381:                  unsigned SID3                   :1;
5382:                  unsigned SID4                   :1;
5383:                  unsigned SID5                   :1;
5384:                  unsigned SID6                   :1;
5385:                  unsigned SID7                   :1;
5386:                  unsigned SID8                   :1;
5387:                  unsigned SID9                   :1;
5388:                  unsigned SID10                  :1;
5389:              };
5390:              struct {
5391:                  unsigned                        :7;
5392:                  unsigned RXF15SID10             :1;
5393:              };
5394:              struct {
5395:                  unsigned RXF15SID3              :1;
5396:              };
5397:              struct {
5398:                  unsigned                        :1;
5399:                  unsigned RXF15SID4              :1;
5400:              };
5401:              struct {
5402:                  unsigned                        :2;
5403:                  unsigned RXF15SID5              :1;
5404:              };
5405:              struct {
5406:                  unsigned                        :3;
5407:                  unsigned RXF15SID6              :1;
5408:              };
5409:              struct {
5410:                  unsigned                        :4;
5411:                  unsigned RXF15SID7              :1;
5412:              };
5413:              struct {
5414:                  unsigned                        :5;
5415:                  unsigned RXF15SID8              :1;
5416:              };
5417:              struct {
5418:                  unsigned                        :6;
5419:                  unsigned RXF15SID9              :1;
5420:              };
5421:          } RXF15SIDHbits_t;
5422:          extern volatile RXF15SIDHbits_t RXF15SIDHbits @ 0xE6C;
5423:          // bitfield macros
5424:          #define _RXF15SIDH_SID_POSN                                 0x0
5425:          #define _RXF15SIDH_SID_POSITION                             0x0
5426:          #define _RXF15SIDH_SID_SIZE                                 0x8
5427:          #define _RXF15SIDH_SID_LENGTH                               0x8
5428:          #define _RXF15SIDH_SID_MASK                                 0xFF
5429:          #define _RXF15SIDH_SID3_POSN                                0x0
5430:          #define _RXF15SIDH_SID3_POSITION                            0x0
5431:          #define _RXF15SIDH_SID3_SIZE                                0x1
5432:          #define _RXF15SIDH_SID3_LENGTH                              0x1
5433:          #define _RXF15SIDH_SID3_MASK                                0x1
5434:          #define _RXF15SIDH_SID4_POSN                                0x1
5435:          #define _RXF15SIDH_SID4_POSITION                            0x1
5436:          #define _RXF15SIDH_SID4_SIZE                                0x1
5437:          #define _RXF15SIDH_SID4_LENGTH                              0x1
5438:          #define _RXF15SIDH_SID4_MASK                                0x2
5439:          #define _RXF15SIDH_SID5_POSN                                0x2
5440:          #define _RXF15SIDH_SID5_POSITION                            0x2
5441:          #define _RXF15SIDH_SID5_SIZE                                0x1
5442:          #define _RXF15SIDH_SID5_LENGTH                              0x1
5443:          #define _RXF15SIDH_SID5_MASK                                0x4
5444:          #define _RXF15SIDH_SID6_POSN                                0x3
5445:          #define _RXF15SIDH_SID6_POSITION                            0x3
5446:          #define _RXF15SIDH_SID6_SIZE                                0x1
5447:          #define _RXF15SIDH_SID6_LENGTH                              0x1
5448:          #define _RXF15SIDH_SID6_MASK                                0x8
5449:          #define _RXF15SIDH_SID7_POSN                                0x4
5450:          #define _RXF15SIDH_SID7_POSITION                            0x4
5451:          #define _RXF15SIDH_SID7_SIZE                                0x1
5452:          #define _RXF15SIDH_SID7_LENGTH                              0x1
5453:          #define _RXF15SIDH_SID7_MASK                                0x10
5454:          #define _RXF15SIDH_SID8_POSN                                0x5
5455:          #define _RXF15SIDH_SID8_POSITION                            0x5
5456:          #define _RXF15SIDH_SID8_SIZE                                0x1
5457:          #define _RXF15SIDH_SID8_LENGTH                              0x1
5458:          #define _RXF15SIDH_SID8_MASK                                0x20
5459:          #define _RXF15SIDH_SID9_POSN                                0x6
5460:          #define _RXF15SIDH_SID9_POSITION                            0x6
5461:          #define _RXF15SIDH_SID9_SIZE                                0x1
5462:          #define _RXF15SIDH_SID9_LENGTH                              0x1
5463:          #define _RXF15SIDH_SID9_MASK                                0x40
5464:          #define _RXF15SIDH_SID10_POSN                               0x7
5465:          #define _RXF15SIDH_SID10_POSITION                           0x7
5466:          #define _RXF15SIDH_SID10_SIZE                               0x1
5467:          #define _RXF15SIDH_SID10_LENGTH                             0x1
5468:          #define _RXF15SIDH_SID10_MASK                               0x80
5469:          #define _RXF15SIDH_RXF15SID10_POSN                          0x7
5470:          #define _RXF15SIDH_RXF15SID10_POSITION                      0x7
5471:          #define _RXF15SIDH_RXF15SID10_SIZE                          0x1
5472:          #define _RXF15SIDH_RXF15SID10_LENGTH                        0x1
5473:          #define _RXF15SIDH_RXF15SID10_MASK                          0x80
5474:          #define _RXF15SIDH_RXF15SID3_POSN                           0x0
5475:          #define _RXF15SIDH_RXF15SID3_POSITION                       0x0
5476:          #define _RXF15SIDH_RXF15SID3_SIZE                           0x1
5477:          #define _RXF15SIDH_RXF15SID3_LENGTH                         0x1
5478:          #define _RXF15SIDH_RXF15SID3_MASK                           0x1
5479:          #define _RXF15SIDH_RXF15SID4_POSN                           0x1
5480:          #define _RXF15SIDH_RXF15SID4_POSITION                       0x1
5481:          #define _RXF15SIDH_RXF15SID4_SIZE                           0x1
5482:          #define _RXF15SIDH_RXF15SID4_LENGTH                         0x1
5483:          #define _RXF15SIDH_RXF15SID4_MASK                           0x2
5484:          #define _RXF15SIDH_RXF15SID5_POSN                           0x2
5485:          #define _RXF15SIDH_RXF15SID5_POSITION                       0x2
5486:          #define _RXF15SIDH_RXF15SID5_SIZE                           0x1
5487:          #define _RXF15SIDH_RXF15SID5_LENGTH                         0x1
5488:          #define _RXF15SIDH_RXF15SID5_MASK                           0x4
5489:          #define _RXF15SIDH_RXF15SID6_POSN                           0x3
5490:          #define _RXF15SIDH_RXF15SID6_POSITION                       0x3
5491:          #define _RXF15SIDH_RXF15SID6_SIZE                           0x1
5492:          #define _RXF15SIDH_RXF15SID6_LENGTH                         0x1
5493:          #define _RXF15SIDH_RXF15SID6_MASK                           0x8
5494:          #define _RXF15SIDH_RXF15SID7_POSN                           0x4
5495:          #define _RXF15SIDH_RXF15SID7_POSITION                       0x4
5496:          #define _RXF15SIDH_RXF15SID7_SIZE                           0x1
5497:          #define _RXF15SIDH_RXF15SID7_LENGTH                         0x1
5498:          #define _RXF15SIDH_RXF15SID7_MASK                           0x10
5499:          #define _RXF15SIDH_RXF15SID8_POSN                           0x5
5500:          #define _RXF15SIDH_RXF15SID8_POSITION                       0x5
5501:          #define _RXF15SIDH_RXF15SID8_SIZE                           0x1
5502:          #define _RXF15SIDH_RXF15SID8_LENGTH                         0x1
5503:          #define _RXF15SIDH_RXF15SID8_MASK                           0x20
5504:          #define _RXF15SIDH_RXF15SID9_POSN                           0x6
5505:          #define _RXF15SIDH_RXF15SID9_POSITION                       0x6
5506:          #define _RXF15SIDH_RXF15SID9_SIZE                           0x1
5507:          #define _RXF15SIDH_RXF15SID9_LENGTH                         0x1
5508:          #define _RXF15SIDH_RXF15SID9_MASK                           0x40
5509:          
5510:          // Register: RXF15SIDL
5511:          extern volatile unsigned char           RXF15SIDL           @ 0xE6D;
5512:          #ifndef _LIB_BUILD
5513:          asm("RXF15SIDL equ 0E6Dh");
5514:          #endif
5515:          // bitfield definitions
5516:          typedef union {
5517:              struct {
5518:                  unsigned EID                    :2;
5519:                  unsigned                        :1;
5520:                  unsigned EXIDEN                 :1;
5521:                  unsigned                        :1;
5522:                  unsigned SID                    :3;
5523:              };
5524:              struct {
5525:                  unsigned EID16                  :1;
5526:                  unsigned EID17                  :1;
5527:                  unsigned                        :3;
5528:                  unsigned SID0                   :1;
5529:                  unsigned SID1                   :1;
5530:                  unsigned SID2                   :1;
5531:              };
5532:              struct {
5533:                  unsigned RXF15EID16             :1;
5534:              };
5535:              struct {
5536:                  unsigned                        :1;
5537:                  unsigned RXF15EID17             :1;
5538:              };
5539:              struct {
5540:                  unsigned                        :3;
5541:                  unsigned RXF15EXIDEN            :1;
5542:              };
5543:              struct {
5544:                  unsigned                        :5;
5545:                  unsigned RXF15SID0              :1;
5546:              };
5547:              struct {
5548:                  unsigned                        :6;
5549:                  unsigned RXF15SID1              :1;
5550:              };
5551:              struct {
5552:                  unsigned                        :7;
5553:                  unsigned RXF15SID2              :1;
5554:              };
5555:          } RXF15SIDLbits_t;
5556:          extern volatile RXF15SIDLbits_t RXF15SIDLbits @ 0xE6D;
5557:          // bitfield macros
5558:          #define _RXF15SIDL_EID_POSN                                 0x0
5559:          #define _RXF15SIDL_EID_POSITION                             0x0
5560:          #define _RXF15SIDL_EID_SIZE                                 0x2
5561:          #define _RXF15SIDL_EID_LENGTH                               0x2
5562:          #define _RXF15SIDL_EID_MASK                                 0x3
5563:          #define _RXF15SIDL_EXIDEN_POSN                              0x3
5564:          #define _RXF15SIDL_EXIDEN_POSITION                          0x3
5565:          #define _RXF15SIDL_EXIDEN_SIZE                              0x1
5566:          #define _RXF15SIDL_EXIDEN_LENGTH                            0x1
5567:          #define _RXF15SIDL_EXIDEN_MASK                              0x8
5568:          #define _RXF15SIDL_SID_POSN                                 0x5
5569:          #define _RXF15SIDL_SID_POSITION                             0x5
5570:          #define _RXF15SIDL_SID_SIZE                                 0x3
5571:          #define _RXF15SIDL_SID_LENGTH                               0x3
5572:          #define _RXF15SIDL_SID_MASK                                 0xE0
5573:          #define _RXF15SIDL_EID16_POSN                               0x0
5574:          #define _RXF15SIDL_EID16_POSITION                           0x0
5575:          #define _RXF15SIDL_EID16_SIZE                               0x1
5576:          #define _RXF15SIDL_EID16_LENGTH                             0x1
5577:          #define _RXF15SIDL_EID16_MASK                               0x1
5578:          #define _RXF15SIDL_EID17_POSN                               0x1
5579:          #define _RXF15SIDL_EID17_POSITION                           0x1
5580:          #define _RXF15SIDL_EID17_SIZE                               0x1
5581:          #define _RXF15SIDL_EID17_LENGTH                             0x1
5582:          #define _RXF15SIDL_EID17_MASK                               0x2
5583:          #define _RXF15SIDL_SID0_POSN                                0x5
5584:          #define _RXF15SIDL_SID0_POSITION                            0x5
5585:          #define _RXF15SIDL_SID0_SIZE                                0x1
5586:          #define _RXF15SIDL_SID0_LENGTH                              0x1
5587:          #define _RXF15SIDL_SID0_MASK                                0x20
5588:          #define _RXF15SIDL_SID1_POSN                                0x6
5589:          #define _RXF15SIDL_SID1_POSITION                            0x6
5590:          #define _RXF15SIDL_SID1_SIZE                                0x1
5591:          #define _RXF15SIDL_SID1_LENGTH                              0x1
5592:          #define _RXF15SIDL_SID1_MASK                                0x40
5593:          #define _RXF15SIDL_SID2_POSN                                0x7
5594:          #define _RXF15SIDL_SID2_POSITION                            0x7
5595:          #define _RXF15SIDL_SID2_SIZE                                0x1
5596:          #define _RXF15SIDL_SID2_LENGTH                              0x1
5597:          #define _RXF15SIDL_SID2_MASK                                0x80
5598:          #define _RXF15SIDL_RXF15EID16_POSN                          0x0
5599:          #define _RXF15SIDL_RXF15EID16_POSITION                      0x0
5600:          #define _RXF15SIDL_RXF15EID16_SIZE                          0x1
5601:          #define _RXF15SIDL_RXF15EID16_LENGTH                        0x1
5602:          #define _RXF15SIDL_RXF15EID16_MASK                          0x1
5603:          #define _RXF15SIDL_RXF15EID17_POSN                          0x1
5604:          #define _RXF15SIDL_RXF15EID17_POSITION                      0x1
5605:          #define _RXF15SIDL_RXF15EID17_SIZE                          0x1
5606:          #define _RXF15SIDL_RXF15EID17_LENGTH                        0x1
5607:          #define _RXF15SIDL_RXF15EID17_MASK                          0x2
5608:          #define _RXF15SIDL_RXF15EXIDEN_POSN                         0x3
5609:          #define _RXF15SIDL_RXF15EXIDEN_POSITION                     0x3
5610:          #define _RXF15SIDL_RXF15EXIDEN_SIZE                         0x1
5611:          #define _RXF15SIDL_RXF15EXIDEN_LENGTH                       0x1
5612:          #define _RXF15SIDL_RXF15EXIDEN_MASK                         0x8
5613:          #define _RXF15SIDL_RXF15SID0_POSN                           0x5
5614:          #define _RXF15SIDL_RXF15SID0_POSITION                       0x5
5615:          #define _RXF15SIDL_RXF15SID0_SIZE                           0x1
5616:          #define _RXF15SIDL_RXF15SID0_LENGTH                         0x1
5617:          #define _RXF15SIDL_RXF15SID0_MASK                           0x20
5618:          #define _RXF15SIDL_RXF15SID1_POSN                           0x6
5619:          #define _RXF15SIDL_RXF15SID1_POSITION                       0x6
5620:          #define _RXF15SIDL_RXF15SID1_SIZE                           0x1
5621:          #define _RXF15SIDL_RXF15SID1_LENGTH                         0x1
5622:          #define _RXF15SIDL_RXF15SID1_MASK                           0x40
5623:          #define _RXF15SIDL_RXF15SID2_POSN                           0x7
5624:          #define _RXF15SIDL_RXF15SID2_POSITION                       0x7
5625:          #define _RXF15SIDL_RXF15SID2_SIZE                           0x1
5626:          #define _RXF15SIDL_RXF15SID2_LENGTH                         0x1
5627:          #define _RXF15SIDL_RXF15SID2_MASK                           0x80
5628:          
5629:          // Register: RXF15EIDH
5630:          extern volatile unsigned char           RXF15EIDH           @ 0xE6E;
5631:          #ifndef _LIB_BUILD
5632:          asm("RXF15EIDH equ 0E6Eh");
5633:          #endif
5634:          // bitfield definitions
5635:          typedef union {
5636:              struct {
5637:                  unsigned RXFEID                 :8;
5638:              };
5639:              struct {
5640:                  unsigned EID8                   :1;
5641:                  unsigned EID9                   :1;
5642:                  unsigned EID10                  :1;
5643:                  unsigned EID11                  :1;
5644:                  unsigned EID12                  :1;
5645:                  unsigned EID13                  :1;
5646:                  unsigned EID14                  :1;
5647:                  unsigned EID15                  :1;
5648:              };
5649:              struct {
5650:                  unsigned                        :2;
5651:                  unsigned RXF15EID10             :1;
5652:              };
5653:              struct {
5654:                  unsigned                        :3;
5655:                  unsigned RXF15EID11             :1;
5656:              };
5657:              struct {
5658:                  unsigned                        :4;
5659:                  unsigned RXF15EID12             :1;
5660:              };
5661:              struct {
5662:                  unsigned                        :5;
5663:                  unsigned RXF15EID13             :1;
5664:              };
5665:              struct {
5666:                  unsigned                        :6;
5667:                  unsigned RXF15EID14             :1;
5668:              };
5669:              struct {
5670:                  unsigned                        :7;
5671:                  unsigned RXF15EID15             :1;
5672:              };
5673:              struct {
5674:                  unsigned RXF15EID8              :1;
5675:              };
5676:              struct {
5677:                  unsigned                        :1;
5678:                  unsigned RXF15EID9              :1;
5679:              };
5680:          } RXF15EIDHbits_t;
5681:          extern volatile RXF15EIDHbits_t RXF15EIDHbits @ 0xE6E;
5682:          // bitfield macros
5683:          #define _RXF15EIDH_RXFEID_POSN                              0x0
5684:          #define _RXF15EIDH_RXFEID_POSITION                          0x0
5685:          #define _RXF15EIDH_RXFEID_SIZE                              0x8
5686:          #define _RXF15EIDH_RXFEID_LENGTH                            0x8
5687:          #define _RXF15EIDH_RXFEID_MASK                              0xFF
5688:          #define _RXF15EIDH_EID8_POSN                                0x0
5689:          #define _RXF15EIDH_EID8_POSITION                            0x0
5690:          #define _RXF15EIDH_EID8_SIZE                                0x1
5691:          #define _RXF15EIDH_EID8_LENGTH                              0x1
5692:          #define _RXF15EIDH_EID8_MASK                                0x1
5693:          #define _RXF15EIDH_EID9_POSN                                0x1
5694:          #define _RXF15EIDH_EID9_POSITION                            0x1
5695:          #define _RXF15EIDH_EID9_SIZE                                0x1
5696:          #define _RXF15EIDH_EID9_LENGTH                              0x1
5697:          #define _RXF15EIDH_EID9_MASK                                0x2
5698:          #define _RXF15EIDH_EID10_POSN                               0x2
5699:          #define _RXF15EIDH_EID10_POSITION                           0x2
5700:          #define _RXF15EIDH_EID10_SIZE                               0x1
5701:          #define _RXF15EIDH_EID10_LENGTH                             0x1
5702:          #define _RXF15EIDH_EID10_MASK                               0x4
5703:          #define _RXF15EIDH_EID11_POSN                               0x3
5704:          #define _RXF15EIDH_EID11_POSITION                           0x3
5705:          #define _RXF15EIDH_EID11_SIZE                               0x1
5706:          #define _RXF15EIDH_EID11_LENGTH                             0x1
5707:          #define _RXF15EIDH_EID11_MASK                               0x8
5708:          #define _RXF15EIDH_EID12_POSN                               0x4
5709:          #define _RXF15EIDH_EID12_POSITION                           0x4
5710:          #define _RXF15EIDH_EID12_SIZE                               0x1
5711:          #define _RXF15EIDH_EID12_LENGTH                             0x1
5712:          #define _RXF15EIDH_EID12_MASK                               0x10
5713:          #define _RXF15EIDH_EID13_POSN                               0x5
5714:          #define _RXF15EIDH_EID13_POSITION                           0x5
5715:          #define _RXF15EIDH_EID13_SIZE                               0x1
5716:          #define _RXF15EIDH_EID13_LENGTH                             0x1
5717:          #define _RXF15EIDH_EID13_MASK                               0x20
5718:          #define _RXF15EIDH_EID14_POSN                               0x6
5719:          #define _RXF15EIDH_EID14_POSITION                           0x6
5720:          #define _RXF15EIDH_EID14_SIZE                               0x1
5721:          #define _RXF15EIDH_EID14_LENGTH                             0x1
5722:          #define _RXF15EIDH_EID14_MASK                               0x40
5723:          #define _RXF15EIDH_EID15_POSN                               0x7
5724:          #define _RXF15EIDH_EID15_POSITION                           0x7
5725:          #define _RXF15EIDH_EID15_SIZE                               0x1
5726:          #define _RXF15EIDH_EID15_LENGTH                             0x1
5727:          #define _RXF15EIDH_EID15_MASK                               0x80
5728:          #define _RXF15EIDH_RXF15EID10_POSN                          0x2
5729:          #define _RXF15EIDH_RXF15EID10_POSITION                      0x2
5730:          #define _RXF15EIDH_RXF15EID10_SIZE                          0x1
5731:          #define _RXF15EIDH_RXF15EID10_LENGTH                        0x1
5732:          #define _RXF15EIDH_RXF15EID10_MASK                          0x4
5733:          #define _RXF15EIDH_RXF15EID11_POSN                          0x3
5734:          #define _RXF15EIDH_RXF15EID11_POSITION                      0x3
5735:          #define _RXF15EIDH_RXF15EID11_SIZE                          0x1
5736:          #define _RXF15EIDH_RXF15EID11_LENGTH                        0x1
5737:          #define _RXF15EIDH_RXF15EID11_MASK                          0x8
5738:          #define _RXF15EIDH_RXF15EID12_POSN                          0x4
5739:          #define _RXF15EIDH_RXF15EID12_POSITION                      0x4
5740:          #define _RXF15EIDH_RXF15EID12_SIZE                          0x1
5741:          #define _RXF15EIDH_RXF15EID12_LENGTH                        0x1
5742:          #define _RXF15EIDH_RXF15EID12_MASK                          0x10
5743:          #define _RXF15EIDH_RXF15EID13_POSN                          0x5
5744:          #define _RXF15EIDH_RXF15EID13_POSITION                      0x5
5745:          #define _RXF15EIDH_RXF15EID13_SIZE                          0x1
5746:          #define _RXF15EIDH_RXF15EID13_LENGTH                        0x1
5747:          #define _RXF15EIDH_RXF15EID13_MASK                          0x20
5748:          #define _RXF15EIDH_RXF15EID14_POSN                          0x6
5749:          #define _RXF15EIDH_RXF15EID14_POSITION                      0x6
5750:          #define _RXF15EIDH_RXF15EID14_SIZE                          0x1
5751:          #define _RXF15EIDH_RXF15EID14_LENGTH                        0x1
5752:          #define _RXF15EIDH_RXF15EID14_MASK                          0x40
5753:          #define _RXF15EIDH_RXF15EID15_POSN                          0x7
5754:          #define _RXF15EIDH_RXF15EID15_POSITION                      0x7
5755:          #define _RXF15EIDH_RXF15EID15_SIZE                          0x1
5756:          #define _RXF15EIDH_RXF15EID15_LENGTH                        0x1
5757:          #define _RXF15EIDH_RXF15EID15_MASK                          0x80
5758:          #define _RXF15EIDH_RXF15EID8_POSN                           0x0
5759:          #define _RXF15EIDH_RXF15EID8_POSITION                       0x0
5760:          #define _RXF15EIDH_RXF15EID8_SIZE                           0x1
5761:          #define _RXF15EIDH_RXF15EID8_LENGTH                         0x1
5762:          #define _RXF15EIDH_RXF15EID8_MASK                           0x1
5763:          #define _RXF15EIDH_RXF15EID9_POSN                           0x1
5764:          #define _RXF15EIDH_RXF15EID9_POSITION                       0x1
5765:          #define _RXF15EIDH_RXF15EID9_SIZE                           0x1
5766:          #define _RXF15EIDH_RXF15EID9_LENGTH                         0x1
5767:          #define _RXF15EIDH_RXF15EID9_MASK                           0x2
5768:          
5769:          // Register: RXF15EIDL
5770:          extern volatile unsigned char           RXF15EIDL           @ 0xE6F;
5771:          #ifndef _LIB_BUILD
5772:          asm("RXF15EIDL equ 0E6Fh");
5773:          #endif
5774:          // bitfield definitions
5775:          typedef union {
5776:              struct {
5777:                  unsigned EID                    :8;
5778:              };
5779:              struct {
5780:                  unsigned EID0                   :1;
5781:                  unsigned EID1                   :1;
5782:                  unsigned EID2                   :1;
5783:                  unsigned EID3                   :1;
5784:                  unsigned EID4                   :1;
5785:                  unsigned EID5                   :1;
5786:                  unsigned EID6                   :1;
5787:                  unsigned EID7                   :1;
5788:              };
5789:              struct {
5790:                  unsigned RXF15EID0              :1;
5791:              };
5792:              struct {
5793:                  unsigned                        :1;
5794:                  unsigned RXF15EID1              :1;
5795:              };
5796:              struct {
5797:                  unsigned                        :2;
5798:                  unsigned RXF15EID2              :1;
5799:              };
5800:              struct {
5801:                  unsigned                        :3;
5802:                  unsigned RXF15EID3              :1;
5803:              };
5804:              struct {
5805:                  unsigned                        :4;
5806:                  unsigned RXF15EID4              :1;
5807:              };
5808:              struct {
5809:                  unsigned                        :5;
5810:                  unsigned RXF15EID5              :1;
5811:              };
5812:              struct {
5813:                  unsigned                        :6;
5814:                  unsigned RXF15EID6              :1;
5815:              };
5816:              struct {
5817:                  unsigned                        :7;
5818:                  unsigned RXF15EID7              :1;
5819:              };
5820:          } RXF15EIDLbits_t;
5821:          extern volatile RXF15EIDLbits_t RXF15EIDLbits @ 0xE6F;
5822:          // bitfield macros
5823:          #define _RXF15EIDL_EID_POSN                                 0x0
5824:          #define _RXF15EIDL_EID_POSITION                             0x0
5825:          #define _RXF15EIDL_EID_SIZE                                 0x8
5826:          #define _RXF15EIDL_EID_LENGTH                               0x8
5827:          #define _RXF15EIDL_EID_MASK                                 0xFF
5828:          #define _RXF15EIDL_EID0_POSN                                0x0
5829:          #define _RXF15EIDL_EID0_POSITION                            0x0
5830:          #define _RXF15EIDL_EID0_SIZE                                0x1
5831:          #define _RXF15EIDL_EID0_LENGTH                              0x1
5832:          #define _RXF15EIDL_EID0_MASK                                0x1
5833:          #define _RXF15EIDL_EID1_POSN                                0x1
5834:          #define _RXF15EIDL_EID1_POSITION                            0x1
5835:          #define _RXF15EIDL_EID1_SIZE                                0x1
5836:          #define _RXF15EIDL_EID1_LENGTH                              0x1
5837:          #define _RXF15EIDL_EID1_MASK                                0x2
5838:          #define _RXF15EIDL_EID2_POSN                                0x2
5839:          #define _RXF15EIDL_EID2_POSITION                            0x2
5840:          #define _RXF15EIDL_EID2_SIZE                                0x1
5841:          #define _RXF15EIDL_EID2_LENGTH                              0x1
5842:          #define _RXF15EIDL_EID2_MASK                                0x4
5843:          #define _RXF15EIDL_EID3_POSN                                0x3
5844:          #define _RXF15EIDL_EID3_POSITION                            0x3
5845:          #define _RXF15EIDL_EID3_SIZE                                0x1
5846:          #define _RXF15EIDL_EID3_LENGTH                              0x1
5847:          #define _RXF15EIDL_EID3_MASK                                0x8
5848:          #define _RXF15EIDL_EID4_POSN                                0x4
5849:          #define _RXF15EIDL_EID4_POSITION                            0x4
5850:          #define _RXF15EIDL_EID4_SIZE                                0x1
5851:          #define _RXF15EIDL_EID4_LENGTH                              0x1
5852:          #define _RXF15EIDL_EID4_MASK                                0x10
5853:          #define _RXF15EIDL_EID5_POSN                                0x5
5854:          #define _RXF15EIDL_EID5_POSITION                            0x5
5855:          #define _RXF15EIDL_EID5_SIZE                                0x1
5856:          #define _RXF15EIDL_EID5_LENGTH                              0x1
5857:          #define _RXF15EIDL_EID5_MASK                                0x20
5858:          #define _RXF15EIDL_EID6_POSN                                0x6
5859:          #define _RXF15EIDL_EID6_POSITION                            0x6
5860:          #define _RXF15EIDL_EID6_SIZE                                0x1
5861:          #define _RXF15EIDL_EID6_LENGTH                              0x1
5862:          #define _RXF15EIDL_EID6_MASK                                0x40
5863:          #define _RXF15EIDL_EID7_POSN                                0x7
5864:          #define _RXF15EIDL_EID7_POSITION                            0x7
5865:          #define _RXF15EIDL_EID7_SIZE                                0x1
5866:          #define _RXF15EIDL_EID7_LENGTH                              0x1
5867:          #define _RXF15EIDL_EID7_MASK                                0x80
5868:          #define _RXF15EIDL_RXF15EID0_POSN                           0x0
5869:          #define _RXF15EIDL_RXF15EID0_POSITION                       0x0
5870:          #define _RXF15EIDL_RXF15EID0_SIZE                           0x1
5871:          #define _RXF15EIDL_RXF15EID0_LENGTH                         0x1
5872:          #define _RXF15EIDL_RXF15EID0_MASK                           0x1
5873:          #define _RXF15EIDL_RXF15EID1_POSN                           0x1
5874:          #define _RXF15EIDL_RXF15EID1_POSITION                       0x1
5875:          #define _RXF15EIDL_RXF15EID1_SIZE                           0x1
5876:          #define _RXF15EIDL_RXF15EID1_LENGTH                         0x1
5877:          #define _RXF15EIDL_RXF15EID1_MASK                           0x2
5878:          #define _RXF15EIDL_RXF15EID2_POSN                           0x2
5879:          #define _RXF15EIDL_RXF15EID2_POSITION                       0x2
5880:          #define _RXF15EIDL_RXF15EID2_SIZE                           0x1
5881:          #define _RXF15EIDL_RXF15EID2_LENGTH                         0x1
5882:          #define _RXF15EIDL_RXF15EID2_MASK                           0x4
5883:          #define _RXF15EIDL_RXF15EID3_POSN                           0x3
5884:          #define _RXF15EIDL_RXF15EID3_POSITION                       0x3
5885:          #define _RXF15EIDL_RXF15EID3_SIZE                           0x1
5886:          #define _RXF15EIDL_RXF15EID3_LENGTH                         0x1
5887:          #define _RXF15EIDL_RXF15EID3_MASK                           0x8
5888:          #define _RXF15EIDL_RXF15EID4_POSN                           0x4
5889:          #define _RXF15EIDL_RXF15EID4_POSITION                       0x4
5890:          #define _RXF15EIDL_RXF15EID4_SIZE                           0x1
5891:          #define _RXF15EIDL_RXF15EID4_LENGTH                         0x1
5892:          #define _RXF15EIDL_RXF15EID4_MASK                           0x10
5893:          #define _RXF15EIDL_RXF15EID5_POSN                           0x5
5894:          #define _RXF15EIDL_RXF15EID5_POSITION                       0x5
5895:          #define _RXF15EIDL_RXF15EID5_SIZE                           0x1
5896:          #define _RXF15EIDL_RXF15EID5_LENGTH                         0x1
5897:          #define _RXF15EIDL_RXF15EID5_MASK                           0x20
5898:          #define _RXF15EIDL_RXF15EID6_POSN                           0x6
5899:          #define _RXF15EIDL_RXF15EID6_POSITION                       0x6
5900:          #define _RXF15EIDL_RXF15EID6_SIZE                           0x1
5901:          #define _RXF15EIDL_RXF15EID6_LENGTH                         0x1
5902:          #define _RXF15EIDL_RXF15EID6_MASK                           0x40
5903:          #define _RXF15EIDL_RXF15EID7_POSN                           0x7
5904:          #define _RXF15EIDL_RXF15EID7_POSITION                       0x7
5905:          #define _RXF15EIDL_RXF15EID7_SIZE                           0x1
5906:          #define _RXF15EIDL_RXF15EID7_LENGTH                         0x1
5907:          #define _RXF15EIDL_RXF15EID7_MASK                           0x80
5908:          
5909:          // Register: SDFLC
5910:          extern volatile unsigned char           SDFLC               @ 0xE70;
5911:          #ifndef _LIB_BUILD
5912:          asm("SDFLC equ 0E70h");
5913:          #endif
5914:          // bitfield definitions
5915:          typedef union {
5916:              struct {
5917:                  unsigned FLC                    :5;
5918:              };
5919:              struct {
5920:                  unsigned FLC0                   :1;
5921:                  unsigned FLC1                   :1;
5922:                  unsigned FLC2                   :1;
5923:                  unsigned FLC3                   :1;
5924:                  unsigned FLC4                   :1;
5925:              };
5926:          } SDFLCbits_t;
5927:          extern volatile SDFLCbits_t SDFLCbits @ 0xE70;
5928:          // bitfield macros
5929:          #define _SDFLC_FLC_POSN                                     0x0
5930:          #define _SDFLC_FLC_POSITION                                 0x0
5931:          #define _SDFLC_FLC_SIZE                                     0x5
5932:          #define _SDFLC_FLC_LENGTH                                   0x5
5933:          #define _SDFLC_FLC_MASK                                     0x1F
5934:          #define _SDFLC_FLC0_POSN                                    0x0
5935:          #define _SDFLC_FLC0_POSITION                                0x0
5936:          #define _SDFLC_FLC0_SIZE                                    0x1
5937:          #define _SDFLC_FLC0_LENGTH                                  0x1
5938:          #define _SDFLC_FLC0_MASK                                    0x1
5939:          #define _SDFLC_FLC1_POSN                                    0x1
5940:          #define _SDFLC_FLC1_POSITION                                0x1
5941:          #define _SDFLC_FLC1_SIZE                                    0x1
5942:          #define _SDFLC_FLC1_LENGTH                                  0x1
5943:          #define _SDFLC_FLC1_MASK                                    0x2
5944:          #define _SDFLC_FLC2_POSN                                    0x2
5945:          #define _SDFLC_FLC2_POSITION                                0x2
5946:          #define _SDFLC_FLC2_SIZE                                    0x1
5947:          #define _SDFLC_FLC2_LENGTH                                  0x1
5948:          #define _SDFLC_FLC2_MASK                                    0x4
5949:          #define _SDFLC_FLC3_POSN                                    0x3
5950:          #define _SDFLC_FLC3_POSITION                                0x3
5951:          #define _SDFLC_FLC3_SIZE                                    0x1
5952:          #define _SDFLC_FLC3_LENGTH                                  0x1
5953:          #define _SDFLC_FLC3_MASK                                    0x8
5954:          #define _SDFLC_FLC4_POSN                                    0x4
5955:          #define _SDFLC_FLC4_POSITION                                0x4
5956:          #define _SDFLC_FLC4_SIZE                                    0x1
5957:          #define _SDFLC_FLC4_LENGTH                                  0x1
5958:          #define _SDFLC_FLC4_MASK                                    0x10
5959:          
5960:          // Register: RXFBCON0
5961:          extern volatile unsigned char           RXFBCON0            @ 0xE71;
5962:          #ifndef _LIB_BUILD
5963:          asm("RXFBCON0 equ 0E71h");
5964:          #endif
5965:          // bitfield definitions
5966:          typedef union {
5967:              struct {
5968:                  unsigned F0BP                   :4;
5969:                  unsigned F1BP                   :4;
5970:              };
5971:              struct {
5972:                  unsigned F0BP_0                 :1;
5973:                  unsigned F0BP_1                 :1;
5974:                  unsigned F0BP_2                 :1;
5975:                  unsigned F0BP_3                 :1;
5976:                  unsigned F1BP_0                 :1;
5977:                  unsigned F1BP_1                 :1;
5978:                  unsigned F1BP_2                 :1;
5979:                  unsigned F1BP_3                 :1;
5980:              };
5981:              struct {
5982:                  unsigned F0BP_01                :1;
5983:              };
5984:          } RXFBCON0bits_t;
5985:          extern volatile RXFBCON0bits_t RXFBCON0bits @ 0xE71;
5986:          // bitfield macros
5987:          #define _RXFBCON0_F0BP_POSN                                 0x0
5988:          #define _RXFBCON0_F0BP_POSITION                             0x0
5989:          #define _RXFBCON0_F0BP_SIZE                                 0x4
5990:          #define _RXFBCON0_F0BP_LENGTH                               0x4
5991:          #define _RXFBCON0_F0BP_MASK                                 0xF
5992:          #define _RXFBCON0_F1BP_POSN                                 0x4
5993:          #define _RXFBCON0_F1BP_POSITION                             0x4
5994:          #define _RXFBCON0_F1BP_SIZE                                 0x4
5995:          #define _RXFBCON0_F1BP_LENGTH                               0x4
5996:          #define _RXFBCON0_F1BP_MASK                                 0xF0
5997:          #define _RXFBCON0_F0BP_0_POSN                               0x0
5998:          #define _RXFBCON0_F0BP_0_POSITION                           0x0
5999:          #define _RXFBCON0_F0BP_0_SIZE                               0x1
6000:          #define _RXFBCON0_F0BP_0_LENGTH                             0x1
6001:          #define _RXFBCON0_F0BP_0_MASK                               0x1
6002:          #define _RXFBCON0_F0BP_1_POSN                               0x1
6003:          #define _RXFBCON0_F0BP_1_POSITION                           0x1
6004:          #define _RXFBCON0_F0BP_1_SIZE                               0x1
6005:          #define _RXFBCON0_F0BP_1_LENGTH                             0x1
6006:          #define _RXFBCON0_F0BP_1_MASK                               0x2
6007:          #define _RXFBCON0_F0BP_2_POSN                               0x2
6008:          #define _RXFBCON0_F0BP_2_POSITION                           0x2
6009:          #define _RXFBCON0_F0BP_2_SIZE                               0x1
6010:          #define _RXFBCON0_F0BP_2_LENGTH                             0x1
6011:          #define _RXFBCON0_F0BP_2_MASK                               0x4
6012:          #define _RXFBCON0_F0BP_3_POSN                               0x3
6013:          #define _RXFBCON0_F0BP_3_POSITION                           0x3
6014:          #define _RXFBCON0_F0BP_3_SIZE                               0x1
6015:          #define _RXFBCON0_F0BP_3_LENGTH                             0x1
6016:          #define _RXFBCON0_F0BP_3_MASK                               0x8
6017:          #define _RXFBCON0_F1BP_0_POSN                               0x4
6018:          #define _RXFBCON0_F1BP_0_POSITION                           0x4
6019:          #define _RXFBCON0_F1BP_0_SIZE                               0x1
6020:          #define _RXFBCON0_F1BP_0_LENGTH                             0x1
6021:          #define _RXFBCON0_F1BP_0_MASK                               0x10
6022:          #define _RXFBCON0_F1BP_1_POSN                               0x5
6023:          #define _RXFBCON0_F1BP_1_POSITION                           0x5
6024:          #define _RXFBCON0_F1BP_1_SIZE                               0x1
6025:          #define _RXFBCON0_F1BP_1_LENGTH                             0x1
6026:          #define _RXFBCON0_F1BP_1_MASK                               0x20
6027:          #define _RXFBCON0_F1BP_2_POSN                               0x6
6028:          #define _RXFBCON0_F1BP_2_POSITION                           0x6
6029:          #define _RXFBCON0_F1BP_2_SIZE                               0x1
6030:          #define _RXFBCON0_F1BP_2_LENGTH                             0x1
6031:          #define _RXFBCON0_F1BP_2_MASK                               0x40
6032:          #define _RXFBCON0_F1BP_3_POSN                               0x7
6033:          #define _RXFBCON0_F1BP_3_POSITION                           0x7
6034:          #define _RXFBCON0_F1BP_3_SIZE                               0x1
6035:          #define _RXFBCON0_F1BP_3_LENGTH                             0x1
6036:          #define _RXFBCON0_F1BP_3_MASK                               0x80
6037:          #define _RXFBCON0_F0BP_01_POSN                              0x0
6038:          #define _RXFBCON0_F0BP_01_POSITION                          0x0
6039:          #define _RXFBCON0_F0BP_01_SIZE                              0x1
6040:          #define _RXFBCON0_F0BP_01_LENGTH                            0x1
6041:          #define _RXFBCON0_F0BP_01_MASK                              0x1
6042:          
6043:          // Register: RXFBCON1
6044:          extern volatile unsigned char           RXFBCON1            @ 0xE72;
6045:          #ifndef _LIB_BUILD
6046:          asm("RXFBCON1 equ 0E72h");
6047:          #endif
6048:          // bitfield definitions
6049:          typedef union {
6050:              struct {
6051:                  unsigned F2BP                   :4;
6052:                  unsigned F3BP                   :4;
6053:              };
6054:              struct {
6055:                  unsigned F2BP_0                 :1;
6056:                  unsigned F2BP_1                 :1;
6057:                  unsigned F2BP_2                 :1;
6058:                  unsigned F2BP_3                 :1;
6059:                  unsigned F3BP_0                 :1;
6060:                  unsigned F3BP_1                 :1;
6061:                  unsigned F3BP_2                 :1;
6062:                  unsigned F3BP_3                 :1;
6063:              };
6064:              struct {
6065:                  unsigned F2BP_01                :1;
6066:              };
6067:          } RXFBCON1bits_t;
6068:          extern volatile RXFBCON1bits_t RXFBCON1bits @ 0xE72;
6069:          // bitfield macros
6070:          #define _RXFBCON1_F2BP_POSN                                 0x0
6071:          #define _RXFBCON1_F2BP_POSITION                             0x0
6072:          #define _RXFBCON1_F2BP_SIZE                                 0x4
6073:          #define _RXFBCON1_F2BP_LENGTH                               0x4
6074:          #define _RXFBCON1_F2BP_MASK                                 0xF
6075:          #define _RXFBCON1_F3BP_POSN                                 0x4
6076:          #define _RXFBCON1_F3BP_POSITION                             0x4
6077:          #define _RXFBCON1_F3BP_SIZE                                 0x4
6078:          #define _RXFBCON1_F3BP_LENGTH                               0x4
6079:          #define _RXFBCON1_F3BP_MASK                                 0xF0
6080:          #define _RXFBCON1_F2BP_0_POSN                               0x0
6081:          #define _RXFBCON1_F2BP_0_POSITION                           0x0
6082:          #define _RXFBCON1_F2BP_0_SIZE                               0x1
6083:          #define _RXFBCON1_F2BP_0_LENGTH                             0x1
6084:          #define _RXFBCON1_F2BP_0_MASK                               0x1
6085:          #define _RXFBCON1_F2BP_1_POSN                               0x1
6086:          #define _RXFBCON1_F2BP_1_POSITION                           0x1
6087:          #define _RXFBCON1_F2BP_1_SIZE                               0x1
6088:          #define _RXFBCON1_F2BP_1_LENGTH                             0x1
6089:          #define _RXFBCON1_F2BP_1_MASK                               0x2
6090:          #define _RXFBCON1_F2BP_2_POSN                               0x2
6091:          #define _RXFBCON1_F2BP_2_POSITION                           0x2
6092:          #define _RXFBCON1_F2BP_2_SIZE                               0x1
6093:          #define _RXFBCON1_F2BP_2_LENGTH                             0x1
6094:          #define _RXFBCON1_F2BP_2_MASK                               0x4
6095:          #define _RXFBCON1_F2BP_3_POSN                               0x3
6096:          #define _RXFBCON1_F2BP_3_POSITION                           0x3
6097:          #define _RXFBCON1_F2BP_3_SIZE                               0x1
6098:          #define _RXFBCON1_F2BP_3_LENGTH                             0x1
6099:          #define _RXFBCON1_F2BP_3_MASK                               0x8
6100:          #define _RXFBCON1_F3BP_0_POSN                               0x4
6101:          #define _RXFBCON1_F3BP_0_POSITION                           0x4
6102:          #define _RXFBCON1_F3BP_0_SIZE                               0x1
6103:          #define _RXFBCON1_F3BP_0_LENGTH                             0x1
6104:          #define _RXFBCON1_F3BP_0_MASK                               0x10
6105:          #define _RXFBCON1_F3BP_1_POSN                               0x5
6106:          #define _RXFBCON1_F3BP_1_POSITION                           0x5
6107:          #define _RXFBCON1_F3BP_1_SIZE                               0x1
6108:          #define _RXFBCON1_F3BP_1_LENGTH                             0x1
6109:          #define _RXFBCON1_F3BP_1_MASK                               0x20
6110:          #define _RXFBCON1_F3BP_2_POSN                               0x6
6111:          #define _RXFBCON1_F3BP_2_POSITION                           0x6
6112:          #define _RXFBCON1_F3BP_2_SIZE                               0x1
6113:          #define _RXFBCON1_F3BP_2_LENGTH                             0x1
6114:          #define _RXFBCON1_F3BP_2_MASK                               0x40
6115:          #define _RXFBCON1_F3BP_3_POSN                               0x7
6116:          #define _RXFBCON1_F3BP_3_POSITION                           0x7
6117:          #define _RXFBCON1_F3BP_3_SIZE                               0x1
6118:          #define _RXFBCON1_F3BP_3_LENGTH                             0x1
6119:          #define _RXFBCON1_F3BP_3_MASK                               0x80
6120:          #define _RXFBCON1_F2BP_01_POSN                              0x0
6121:          #define _RXFBCON1_F2BP_01_POSITION                          0x0
6122:          #define _RXFBCON1_F2BP_01_SIZE                              0x1
6123:          #define _RXFBCON1_F2BP_01_LENGTH                            0x1
6124:          #define _RXFBCON1_F2BP_01_MASK                              0x1
6125:          
6126:          // Register: RXFBCON2
6127:          extern volatile unsigned char           RXFBCON2            @ 0xE73;
6128:          #ifndef _LIB_BUILD
6129:          asm("RXFBCON2 equ 0E73h");
6130:          #endif
6131:          // bitfield definitions
6132:          typedef union {
6133:              struct {
6134:                  unsigned F4BP                   :4;
6135:                  unsigned F5BP                   :4;
6136:              };
6137:              struct {
6138:                  unsigned F4BP_0                 :1;
6139:                  unsigned F4BP_1                 :1;
6140:                  unsigned F4BP_2                 :1;
6141:                  unsigned F4BP_3                 :1;
6142:                  unsigned F5BP_0                 :1;
6143:                  unsigned F5BP_1                 :1;
6144:                  unsigned F5BP_2                 :1;
6145:                  unsigned F5BP_3                 :1;
6146:              };
6147:              struct {
6148:                  unsigned F4BP_01                :1;
6149:              };
6150:          } RXFBCON2bits_t;
6151:          extern volatile RXFBCON2bits_t RXFBCON2bits @ 0xE73;
6152:          // bitfield macros
6153:          #define _RXFBCON2_F4BP_POSN                                 0x0
6154:          #define _RXFBCON2_F4BP_POSITION                             0x0
6155:          #define _RXFBCON2_F4BP_SIZE                                 0x4
6156:          #define _RXFBCON2_F4BP_LENGTH                               0x4
6157:          #define _RXFBCON2_F4BP_MASK                                 0xF
6158:          #define _RXFBCON2_F5BP_POSN                                 0x4
6159:          #define _RXFBCON2_F5BP_POSITION                             0x4
6160:          #define _RXFBCON2_F5BP_SIZE                                 0x4
6161:          #define _RXFBCON2_F5BP_LENGTH                               0x4
6162:          #define _RXFBCON2_F5BP_MASK                                 0xF0
6163:          #define _RXFBCON2_F4BP_0_POSN                               0x0
6164:          #define _RXFBCON2_F4BP_0_POSITION                           0x0
6165:          #define _RXFBCON2_F4BP_0_SIZE                               0x1
6166:          #define _RXFBCON2_F4BP_0_LENGTH                             0x1
6167:          #define _RXFBCON2_F4BP_0_MASK                               0x1
6168:          #define _RXFBCON2_F4BP_1_POSN                               0x1
6169:          #define _RXFBCON2_F4BP_1_POSITION                           0x1
6170:          #define _RXFBCON2_F4BP_1_SIZE                               0x1
6171:          #define _RXFBCON2_F4BP_1_LENGTH                             0x1
6172:          #define _RXFBCON2_F4BP_1_MASK                               0x2
6173:          #define _RXFBCON2_F4BP_2_POSN                               0x2
6174:          #define _RXFBCON2_F4BP_2_POSITION                           0x2
6175:          #define _RXFBCON2_F4BP_2_SIZE                               0x1
6176:          #define _RXFBCON2_F4BP_2_LENGTH                             0x1
6177:          #define _RXFBCON2_F4BP_2_MASK                               0x4
6178:          #define _RXFBCON2_F4BP_3_POSN                               0x3
6179:          #define _RXFBCON2_F4BP_3_POSITION                           0x3
6180:          #define _RXFBCON2_F4BP_3_SIZE                               0x1
6181:          #define _RXFBCON2_F4BP_3_LENGTH                             0x1
6182:          #define _RXFBCON2_F4BP_3_MASK                               0x8
6183:          #define _RXFBCON2_F5BP_0_POSN                               0x4
6184:          #define _RXFBCON2_F5BP_0_POSITION                           0x4
6185:          #define _RXFBCON2_F5BP_0_SIZE                               0x1
6186:          #define _RXFBCON2_F5BP_0_LENGTH                             0x1
6187:          #define _RXFBCON2_F5BP_0_MASK                               0x10
6188:          #define _RXFBCON2_F5BP_1_POSN                               0x5
6189:          #define _RXFBCON2_F5BP_1_POSITION                           0x5
6190:          #define _RXFBCON2_F5BP_1_SIZE                               0x1
6191:          #define _RXFBCON2_F5BP_1_LENGTH                             0x1
6192:          #define _RXFBCON2_F5BP_1_MASK                               0x20
6193:          #define _RXFBCON2_F5BP_2_POSN                               0x6
6194:          #define _RXFBCON2_F5BP_2_POSITION                           0x6
6195:          #define _RXFBCON2_F5BP_2_SIZE                               0x1
6196:          #define _RXFBCON2_F5BP_2_LENGTH                             0x1
6197:          #define _RXFBCON2_F5BP_2_MASK                               0x40
6198:          #define _RXFBCON2_F5BP_3_POSN                               0x7
6199:          #define _RXFBCON2_F5BP_3_POSITION                           0x7
6200:          #define _RXFBCON2_F5BP_3_SIZE                               0x1
6201:          #define _RXFBCON2_F5BP_3_LENGTH                             0x1
6202:          #define _RXFBCON2_F5BP_3_MASK                               0x80
6203:          #define _RXFBCON2_F4BP_01_POSN                              0x0
6204:          #define _RXFBCON2_F4BP_01_POSITION                          0x0
6205:          #define _RXFBCON2_F4BP_01_SIZE                              0x1
6206:          #define _RXFBCON2_F4BP_01_LENGTH                            0x1
6207:          #define _RXFBCON2_F4BP_01_MASK                              0x1
6208:          
6209:          // Register: RXFBCON3
6210:          extern volatile unsigned char           RXFBCON3            @ 0xE74;
6211:          #ifndef _LIB_BUILD
6212:          asm("RXFBCON3 equ 0E74h");
6213:          #endif
6214:          // bitfield definitions
6215:          typedef union {
6216:              struct {
6217:                  unsigned F6BP                   :4;
6218:                  unsigned F7BP                   :4;
6219:              };
6220:              struct {
6221:                  unsigned F6BP_0                 :1;
6222:                  unsigned F6BP_1                 :1;
6223:                  unsigned F6BP_2                 :1;
6224:                  unsigned F6BP_3                 :1;
6225:                  unsigned F7BP_0                 :1;
6226:                  unsigned F7BP_1                 :1;
6227:                  unsigned F7BP_2                 :1;
6228:                  unsigned F7BP_3                 :1;
6229:              };
6230:              struct {
6231:                  unsigned F6BP_01                :1;
6232:              };
6233:          } RXFBCON3bits_t;
6234:          extern volatile RXFBCON3bits_t RXFBCON3bits @ 0xE74;
6235:          // bitfield macros
6236:          #define _RXFBCON3_F6BP_POSN                                 0x0
6237:          #define _RXFBCON3_F6BP_POSITION                             0x0
6238:          #define _RXFBCON3_F6BP_SIZE                                 0x4
6239:          #define _RXFBCON3_F6BP_LENGTH                               0x4
6240:          #define _RXFBCON3_F6BP_MASK                                 0xF
6241:          #define _RXFBCON3_F7BP_POSN                                 0x4
6242:          #define _RXFBCON3_F7BP_POSITION                             0x4
6243:          #define _RXFBCON3_F7BP_SIZE                                 0x4
6244:          #define _RXFBCON3_F7BP_LENGTH                               0x4
6245:          #define _RXFBCON3_F7BP_MASK                                 0xF0
6246:          #define _RXFBCON3_F6BP_0_POSN                               0x0
6247:          #define _RXFBCON3_F6BP_0_POSITION                           0x0
6248:          #define _RXFBCON3_F6BP_0_SIZE                               0x1
6249:          #define _RXFBCON3_F6BP_0_LENGTH                             0x1
6250:          #define _RXFBCON3_F6BP_0_MASK                               0x1
6251:          #define _RXFBCON3_F6BP_1_POSN                               0x1
6252:          #define _RXFBCON3_F6BP_1_POSITION                           0x1
6253:          #define _RXFBCON3_F6BP_1_SIZE                               0x1
6254:          #define _RXFBCON3_F6BP_1_LENGTH                             0x1
6255:          #define _RXFBCON3_F6BP_1_MASK                               0x2
6256:          #define _RXFBCON3_F6BP_2_POSN                               0x2
6257:          #define _RXFBCON3_F6BP_2_POSITION                           0x2
6258:          #define _RXFBCON3_F6BP_2_SIZE                               0x1
6259:          #define _RXFBCON3_F6BP_2_LENGTH                             0x1
6260:          #define _RXFBCON3_F6BP_2_MASK                               0x4
6261:          #define _RXFBCON3_F6BP_3_POSN                               0x3
6262:          #define _RXFBCON3_F6BP_3_POSITION                           0x3
6263:          #define _RXFBCON3_F6BP_3_SIZE                               0x1
6264:          #define _RXFBCON3_F6BP_3_LENGTH                             0x1
6265:          #define _RXFBCON3_F6BP_3_MASK                               0x8
6266:          #define _RXFBCON3_F7BP_0_POSN                               0x4
6267:          #define _RXFBCON3_F7BP_0_POSITION                           0x4
6268:          #define _RXFBCON3_F7BP_0_SIZE                               0x1
6269:          #define _RXFBCON3_F7BP_0_LENGTH                             0x1
6270:          #define _RXFBCON3_F7BP_0_MASK                               0x10
6271:          #define _RXFBCON3_F7BP_1_POSN                               0x5
6272:          #define _RXFBCON3_F7BP_1_POSITION                           0x5
6273:          #define _RXFBCON3_F7BP_1_SIZE                               0x1
6274:          #define _RXFBCON3_F7BP_1_LENGTH                             0x1
6275:          #define _RXFBCON3_F7BP_1_MASK                               0x20
6276:          #define _RXFBCON3_F7BP_2_POSN                               0x6
6277:          #define _RXFBCON3_F7BP_2_POSITION                           0x6
6278:          #define _RXFBCON3_F7BP_2_SIZE                               0x1
6279:          #define _RXFBCON3_F7BP_2_LENGTH                             0x1
6280:          #define _RXFBCON3_F7BP_2_MASK                               0x40
6281:          #define _RXFBCON3_F7BP_3_POSN                               0x7
6282:          #define _RXFBCON3_F7BP_3_POSITION                           0x7
6283:          #define _RXFBCON3_F7BP_3_SIZE                               0x1
6284:          #define _RXFBCON3_F7BP_3_LENGTH                             0x1
6285:          #define _RXFBCON3_F7BP_3_MASK                               0x80
6286:          #define _RXFBCON3_F6BP_01_POSN                              0x0
6287:          #define _RXFBCON3_F6BP_01_POSITION                          0x0
6288:          #define _RXFBCON3_F6BP_01_SIZE                              0x1
6289:          #define _RXFBCON3_F6BP_01_LENGTH                            0x1
6290:          #define _RXFBCON3_F6BP_01_MASK                              0x1
6291:          
6292:          // Register: RXFBCON4
6293:          extern volatile unsigned char           RXFBCON4            @ 0xE75;
6294:          #ifndef _LIB_BUILD
6295:          asm("RXFBCON4 equ 0E75h");
6296:          #endif
6297:          // bitfield definitions
6298:          typedef union {
6299:              struct {
6300:                  unsigned F8BP                   :4;
6301:                  unsigned F9BP                   :4;
6302:              };
6303:              struct {
6304:                  unsigned F8BP_0                 :1;
6305:                  unsigned F8BP_1                 :1;
6306:                  unsigned F8BP_2                 :1;
6307:                  unsigned F8BP_3                 :1;
6308:                  unsigned F9BP_0                 :1;
6309:                  unsigned F9BP_1                 :1;
6310:                  unsigned F9BP_2                 :1;
6311:                  unsigned F9BP_3                 :1;
6312:              };
6313:              struct {
6314:                  unsigned F8BP_01                :1;
6315:              };
6316:          } RXFBCON4bits_t;
6317:          extern volatile RXFBCON4bits_t RXFBCON4bits @ 0xE75;
6318:          // bitfield macros
6319:          #define _RXFBCON4_F8BP_POSN                                 0x0
6320:          #define _RXFBCON4_F8BP_POSITION                             0x0
6321:          #define _RXFBCON4_F8BP_SIZE                                 0x4
6322:          #define _RXFBCON4_F8BP_LENGTH                               0x4
6323:          #define _RXFBCON4_F8BP_MASK                                 0xF
6324:          #define _RXFBCON4_F9BP_POSN                                 0x4
6325:          #define _RXFBCON4_F9BP_POSITION                             0x4
6326:          #define _RXFBCON4_F9BP_SIZE                                 0x4
6327:          #define _RXFBCON4_F9BP_LENGTH                               0x4
6328:          #define _RXFBCON4_F9BP_MASK                                 0xF0
6329:          #define _RXFBCON4_F8BP_0_POSN                               0x0
6330:          #define _RXFBCON4_F8BP_0_POSITION                           0x0
6331:          #define _RXFBCON4_F8BP_0_SIZE                               0x1
6332:          #define _RXFBCON4_F8BP_0_LENGTH                             0x1
6333:          #define _RXFBCON4_F8BP_0_MASK                               0x1
6334:          #define _RXFBCON4_F8BP_1_POSN                               0x1
6335:          #define _RXFBCON4_F8BP_1_POSITION                           0x1
6336:          #define _RXFBCON4_F8BP_1_SIZE                               0x1
6337:          #define _RXFBCON4_F8BP_1_LENGTH                             0x1
6338:          #define _RXFBCON4_F8BP_1_MASK                               0x2
6339:          #define _RXFBCON4_F8BP_2_POSN                               0x2
6340:          #define _RXFBCON4_F8BP_2_POSITION                           0x2
6341:          #define _RXFBCON4_F8BP_2_SIZE                               0x1
6342:          #define _RXFBCON4_F8BP_2_LENGTH                             0x1
6343:          #define _RXFBCON4_F8BP_2_MASK                               0x4
6344:          #define _RXFBCON4_F8BP_3_POSN                               0x3
6345:          #define _RXFBCON4_F8BP_3_POSITION                           0x3
6346:          #define _RXFBCON4_F8BP_3_SIZE                               0x1
6347:          #define _RXFBCON4_F8BP_3_LENGTH                             0x1
6348:          #define _RXFBCON4_F8BP_3_MASK                               0x8
6349:          #define _RXFBCON4_F9BP_0_POSN                               0x4
6350:          #define _RXFBCON4_F9BP_0_POSITION                           0x4
6351:          #define _RXFBCON4_F9BP_0_SIZE                               0x1
6352:          #define _RXFBCON4_F9BP_0_LENGTH                             0x1
6353:          #define _RXFBCON4_F9BP_0_MASK                               0x10
6354:          #define _RXFBCON4_F9BP_1_POSN                               0x5
6355:          #define _RXFBCON4_F9BP_1_POSITION                           0x5
6356:          #define _RXFBCON4_F9BP_1_SIZE                               0x1
6357:          #define _RXFBCON4_F9BP_1_LENGTH                             0x1
6358:          #define _RXFBCON4_F9BP_1_MASK                               0x20
6359:          #define _RXFBCON4_F9BP_2_POSN                               0x6
6360:          #define _RXFBCON4_F9BP_2_POSITION                           0x6
6361:          #define _RXFBCON4_F9BP_2_SIZE                               0x1
6362:          #define _RXFBCON4_F9BP_2_LENGTH                             0x1
6363:          #define _RXFBCON4_F9BP_2_MASK                               0x40
6364:          #define _RXFBCON4_F9BP_3_POSN                               0x7
6365:          #define _RXFBCON4_F9BP_3_POSITION                           0x7
6366:          #define _RXFBCON4_F9BP_3_SIZE                               0x1
6367:          #define _RXFBCON4_F9BP_3_LENGTH                             0x1
6368:          #define _RXFBCON4_F9BP_3_MASK                               0x80
6369:          #define _RXFBCON4_F8BP_01_POSN                              0x0
6370:          #define _RXFBCON4_F8BP_01_POSITION                          0x0
6371:          #define _RXFBCON4_F8BP_01_SIZE                              0x1
6372:          #define _RXFBCON4_F8BP_01_LENGTH                            0x1
6373:          #define _RXFBCON4_F8BP_01_MASK                              0x1
6374:          
6375:          // Register: RXFBCON5
6376:          extern volatile unsigned char           RXFBCON5            @ 0xE76;
6377:          #ifndef _LIB_BUILD
6378:          asm("RXFBCON5 equ 0E76h");
6379:          #endif
6380:          // bitfield definitions
6381:          typedef union {
6382:              struct {
6383:                  unsigned F10BP                  :4;
6384:                  unsigned F11BP                  :4;
6385:              };
6386:              struct {
6387:                  unsigned F10BP_0                :1;
6388:                  unsigned F10BP_1                :1;
6389:                  unsigned F10BP_2                :1;
6390:                  unsigned F10BP_3                :1;
6391:                  unsigned F11BP_0                :1;
6392:                  unsigned F11BP_1                :1;
6393:                  unsigned F11BP_2                :1;
6394:                  unsigned F11BP_3                :1;
6395:              };
6396:              struct {
6397:                  unsigned F10BP_01               :1;
6398:              };
6399:          } RXFBCON5bits_t;
6400:          extern volatile RXFBCON5bits_t RXFBCON5bits @ 0xE76;
6401:          // bitfield macros
6402:          #define _RXFBCON5_F10BP_POSN                                0x0
6403:          #define _RXFBCON5_F10BP_POSITION                            0x0
6404:          #define _RXFBCON5_F10BP_SIZE                                0x4
6405:          #define _RXFBCON5_F10BP_LENGTH                              0x4
6406:          #define _RXFBCON5_F10BP_MASK                                0xF
6407:          #define _RXFBCON5_F11BP_POSN                                0x4
6408:          #define _RXFBCON5_F11BP_POSITION                            0x4
6409:          #define _RXFBCON5_F11BP_SIZE                                0x4
6410:          #define _RXFBCON5_F11BP_LENGTH                              0x4
6411:          #define _RXFBCON5_F11BP_MASK                                0xF0
6412:          #define _RXFBCON5_F10BP_0_POSN                              0x0
6413:          #define _RXFBCON5_F10BP_0_POSITION                          0x0
6414:          #define _RXFBCON5_F10BP_0_SIZE                              0x1
6415:          #define _RXFBCON5_F10BP_0_LENGTH                            0x1
6416:          #define _RXFBCON5_F10BP_0_MASK                              0x1
6417:          #define _RXFBCON5_F10BP_1_POSN                              0x1
6418:          #define _RXFBCON5_F10BP_1_POSITION                          0x1
6419:          #define _RXFBCON5_F10BP_1_SIZE                              0x1
6420:          #define _RXFBCON5_F10BP_1_LENGTH                            0x1
6421:          #define _RXFBCON5_F10BP_1_MASK                              0x2
6422:          #define _RXFBCON5_F10BP_2_POSN                              0x2
6423:          #define _RXFBCON5_F10BP_2_POSITION                          0x2
6424:          #define _RXFBCON5_F10BP_2_SIZE                              0x1
6425:          #define _RXFBCON5_F10BP_2_LENGTH                            0x1
6426:          #define _RXFBCON5_F10BP_2_MASK                              0x4
6427:          #define _RXFBCON5_F10BP_3_POSN                              0x3
6428:          #define _RXFBCON5_F10BP_3_POSITION                          0x3
6429:          #define _RXFBCON5_F10BP_3_SIZE                              0x1
6430:          #define _RXFBCON5_F10BP_3_LENGTH                            0x1
6431:          #define _RXFBCON5_F10BP_3_MASK                              0x8
6432:          #define _RXFBCON5_F11BP_0_POSN                              0x4
6433:          #define _RXFBCON5_F11BP_0_POSITION                          0x4
6434:          #define _RXFBCON5_F11BP_0_SIZE                              0x1
6435:          #define _RXFBCON5_F11BP_0_LENGTH                            0x1
6436:          #define _RXFBCON5_F11BP_0_MASK                              0x10
6437:          #define _RXFBCON5_F11BP_1_POSN                              0x5
6438:          #define _RXFBCON5_F11BP_1_POSITION                          0x5
6439:          #define _RXFBCON5_F11BP_1_SIZE                              0x1
6440:          #define _RXFBCON5_F11BP_1_LENGTH                            0x1
6441:          #define _RXFBCON5_F11BP_1_MASK                              0x20
6442:          #define _RXFBCON5_F11BP_2_POSN                              0x6
6443:          #define _RXFBCON5_F11BP_2_POSITION                          0x6
6444:          #define _RXFBCON5_F11BP_2_SIZE                              0x1
6445:          #define _RXFBCON5_F11BP_2_LENGTH                            0x1
6446:          #define _RXFBCON5_F11BP_2_MASK                              0x40
6447:          #define _RXFBCON5_F11BP_3_POSN                              0x7
6448:          #define _RXFBCON5_F11BP_3_POSITION                          0x7
6449:          #define _RXFBCON5_F11BP_3_SIZE                              0x1
6450:          #define _RXFBCON5_F11BP_3_LENGTH                            0x1
6451:          #define _RXFBCON5_F11BP_3_MASK                              0x80
6452:          #define _RXFBCON5_F10BP_01_POSN                             0x0
6453:          #define _RXFBCON5_F10BP_01_POSITION                         0x0
6454:          #define _RXFBCON5_F10BP_01_SIZE                             0x1
6455:          #define _RXFBCON5_F10BP_01_LENGTH                           0x1
6456:          #define _RXFBCON5_F10BP_01_MASK                             0x1
6457:          
6458:          // Register: RXFBCON6
6459:          extern volatile unsigned char           RXFBCON6            @ 0xE77;
6460:          #ifndef _LIB_BUILD
6461:          asm("RXFBCON6 equ 0E77h");
6462:          #endif
6463:          // bitfield definitions
6464:          typedef union {
6465:              struct {
6466:                  unsigned F12BP                  :4;
6467:                  unsigned F13BP                  :4;
6468:              };
6469:              struct {
6470:                  unsigned F12BP_0                :1;
6471:                  unsigned F12BP_1                :1;
6472:                  unsigned F12BP_2                :1;
6473:                  unsigned F12BP_3                :1;
6474:                  unsigned F13BP_0                :1;
6475:                  unsigned F13BP_1                :1;
6476:                  unsigned F13BP_2                :1;
6477:                  unsigned F13BP_3                :1;
6478:              };
6479:              struct {
6480:                  unsigned F12BP_01               :1;
6481:              };
6482:          } RXFBCON6bits_t;
6483:          extern volatile RXFBCON6bits_t RXFBCON6bits @ 0xE77;
6484:          // bitfield macros
6485:          #define _RXFBCON6_F12BP_POSN                                0x0
6486:          #define _RXFBCON6_F12BP_POSITION                            0x0
6487:          #define _RXFBCON6_F12BP_SIZE                                0x4
6488:          #define _RXFBCON6_F12BP_LENGTH                              0x4
6489:          #define _RXFBCON6_F12BP_MASK                                0xF
6490:          #define _RXFBCON6_F13BP_POSN                                0x4
6491:          #define _RXFBCON6_F13BP_POSITION                            0x4
6492:          #define _RXFBCON6_F13BP_SIZE                                0x4
6493:          #define _RXFBCON6_F13BP_LENGTH                              0x4
6494:          #define _RXFBCON6_F13BP_MASK                                0xF0
6495:          #define _RXFBCON6_F12BP_0_POSN                              0x0
6496:          #define _RXFBCON6_F12BP_0_POSITION                          0x0
6497:          #define _RXFBCON6_F12BP_0_SIZE                              0x1
6498:          #define _RXFBCON6_F12BP_0_LENGTH                            0x1
6499:          #define _RXFBCON6_F12BP_0_MASK                              0x1
6500:          #define _RXFBCON6_F12BP_1_POSN                              0x1
6501:          #define _RXFBCON6_F12BP_1_POSITION                          0x1
6502:          #define _RXFBCON6_F12BP_1_SIZE                              0x1
6503:          #define _RXFBCON6_F12BP_1_LENGTH                            0x1
6504:          #define _RXFBCON6_F12BP_1_MASK                              0x2
6505:          #define _RXFBCON6_F12BP_2_POSN                              0x2
6506:          #define _RXFBCON6_F12BP_2_POSITION                          0x2
6507:          #define _RXFBCON6_F12BP_2_SIZE                              0x1
6508:          #define _RXFBCON6_F12BP_2_LENGTH                            0x1
6509:          #define _RXFBCON6_F12BP_2_MASK                              0x4
6510:          #define _RXFBCON6_F12BP_3_POSN                              0x3
6511:          #define _RXFBCON6_F12BP_3_POSITION                          0x3
6512:          #define _RXFBCON6_F12BP_3_SIZE                              0x1
6513:          #define _RXFBCON6_F12BP_3_LENGTH                            0x1
6514:          #define _RXFBCON6_F12BP_3_MASK                              0x8
6515:          #define _RXFBCON6_F13BP_0_POSN                              0x4
6516:          #define _RXFBCON6_F13BP_0_POSITION                          0x4
6517:          #define _RXFBCON6_F13BP_0_SIZE                              0x1
6518:          #define _RXFBCON6_F13BP_0_LENGTH                            0x1
6519:          #define _RXFBCON6_F13BP_0_MASK                              0x10
6520:          #define _RXFBCON6_F13BP_1_POSN                              0x5
6521:          #define _RXFBCON6_F13BP_1_POSITION                          0x5
6522:          #define _RXFBCON6_F13BP_1_SIZE                              0x1
6523:          #define _RXFBCON6_F13BP_1_LENGTH                            0x1
6524:          #define _RXFBCON6_F13BP_1_MASK                              0x20
6525:          #define _RXFBCON6_F13BP_2_POSN                              0x6
6526:          #define _RXFBCON6_F13BP_2_POSITION                          0x6
6527:          #define _RXFBCON6_F13BP_2_SIZE                              0x1
6528:          #define _RXFBCON6_F13BP_2_LENGTH                            0x1
6529:          #define _RXFBCON6_F13BP_2_MASK                              0x40
6530:          #define _RXFBCON6_F13BP_3_POSN                              0x7
6531:          #define _RXFBCON6_F13BP_3_POSITION                          0x7
6532:          #define _RXFBCON6_F13BP_3_SIZE                              0x1
6533:          #define _RXFBCON6_F13BP_3_LENGTH                            0x1
6534:          #define _RXFBCON6_F13BP_3_MASK                              0x80
6535:          #define _RXFBCON6_F12BP_01_POSN                             0x0
6536:          #define _RXFBCON6_F12BP_01_POSITION                         0x0
6537:          #define _RXFBCON6_F12BP_01_SIZE                             0x1
6538:          #define _RXFBCON6_F12BP_01_LENGTH                           0x1
6539:          #define _RXFBCON6_F12BP_01_MASK                             0x1
6540:          
6541:          // Register: RXFBCON7
6542:          extern volatile unsigned char           RXFBCON7            @ 0xE78;
6543:          #ifndef _LIB_BUILD
6544:          asm("RXFBCON7 equ 0E78h");
6545:          #endif
6546:          // bitfield definitions
6547:          typedef union {
6548:              struct {
6549:                  unsigned F14BP                  :4;
6550:                  unsigned F15BP                  :4;
6551:              };
6552:              struct {
6553:                  unsigned F14BP_0                :1;
6554:                  unsigned F14BP_1                :1;
6555:                  unsigned F14BP_2                :1;
6556:                  unsigned F14BP_3                :1;
6557:                  unsigned F15BP_0                :1;
6558:                  unsigned F15BP_1                :1;
6559:                  unsigned F15BP_2                :1;
6560:                  unsigned F15BP_3                :1;
6561:              };
6562:              struct {
6563:                  unsigned F14BP_01               :1;
6564:              };
6565:          } RXFBCON7bits_t;
6566:          extern volatile RXFBCON7bits_t RXFBCON7bits @ 0xE78;
6567:          // bitfield macros
6568:          #define _RXFBCON7_F14BP_POSN                                0x0
6569:          #define _RXFBCON7_F14BP_POSITION                            0x0
6570:          #define _RXFBCON7_F14BP_SIZE                                0x4
6571:          #define _RXFBCON7_F14BP_LENGTH                              0x4
6572:          #define _RXFBCON7_F14BP_MASK                                0xF
6573:          #define _RXFBCON7_F15BP_POSN                                0x4
6574:          #define _RXFBCON7_F15BP_POSITION                            0x4
6575:          #define _RXFBCON7_F15BP_SIZE                                0x4
6576:          #define _RXFBCON7_F15BP_LENGTH                              0x4
6577:          #define _RXFBCON7_F15BP_MASK                                0xF0
6578:          #define _RXFBCON7_F14BP_0_POSN                              0x0
6579:          #define _RXFBCON7_F14BP_0_POSITION                          0x0
6580:          #define _RXFBCON7_F14BP_0_SIZE                              0x1
6581:          #define _RXFBCON7_F14BP_0_LENGTH                            0x1
6582:          #define _RXFBCON7_F14BP_0_MASK                              0x1
6583:          #define _RXFBCON7_F14BP_1_POSN                              0x1
6584:          #define _RXFBCON7_F14BP_1_POSITION                          0x1
6585:          #define _RXFBCON7_F14BP_1_SIZE                              0x1
6586:          #define _RXFBCON7_F14BP_1_LENGTH                            0x1
6587:          #define _RXFBCON7_F14BP_1_MASK                              0x2
6588:          #define _RXFBCON7_F14BP_2_POSN                              0x2
6589:          #define _RXFBCON7_F14BP_2_POSITION                          0x2
6590:          #define _RXFBCON7_F14BP_2_SIZE                              0x1
6591:          #define _RXFBCON7_F14BP_2_LENGTH                            0x1
6592:          #define _RXFBCON7_F14BP_2_MASK                              0x4
6593:          #define _RXFBCON7_F14BP_3_POSN                              0x3
6594:          #define _RXFBCON7_F14BP_3_POSITION                          0x3
6595:          #define _RXFBCON7_F14BP_3_SIZE                              0x1
6596:          #define _RXFBCON7_F14BP_3_LENGTH                            0x1
6597:          #define _RXFBCON7_F14BP_3_MASK                              0x8
6598:          #define _RXFBCON7_F15BP_0_POSN                              0x4
6599:          #define _RXFBCON7_F15BP_0_POSITION                          0x4
6600:          #define _RXFBCON7_F15BP_0_SIZE                              0x1
6601:          #define _RXFBCON7_F15BP_0_LENGTH                            0x1
6602:          #define _RXFBCON7_F15BP_0_MASK                              0x10
6603:          #define _RXFBCON7_F15BP_1_POSN                              0x5
6604:          #define _RXFBCON7_F15BP_1_POSITION                          0x5
6605:          #define _RXFBCON7_F15BP_1_SIZE                              0x1
6606:          #define _RXFBCON7_F15BP_1_LENGTH                            0x1
6607:          #define _RXFBCON7_F15BP_1_MASK                              0x20
6608:          #define _RXFBCON7_F15BP_2_POSN                              0x6
6609:          #define _RXFBCON7_F15BP_2_POSITION                          0x6
6610:          #define _RXFBCON7_F15BP_2_SIZE                              0x1
6611:          #define _RXFBCON7_F15BP_2_LENGTH                            0x1
6612:          #define _RXFBCON7_F15BP_2_MASK                              0x40
6613:          #define _RXFBCON7_F15BP_3_POSN                              0x7
6614:          #define _RXFBCON7_F15BP_3_POSITION                          0x7
6615:          #define _RXFBCON7_F15BP_3_SIZE                              0x1
6616:          #define _RXFBCON7_F15BP_3_LENGTH                            0x1
6617:          #define _RXFBCON7_F15BP_3_MASK                              0x80
6618:          #define _RXFBCON7_F14BP_01_POSN                             0x0
6619:          #define _RXFBCON7_F14BP_01_POSITION                         0x0
6620:          #define _RXFBCON7_F14BP_01_SIZE                             0x1
6621:          #define _RXFBCON7_F14BP_01_LENGTH                           0x1
6622:          #define _RXFBCON7_F14BP_01_MASK                             0x1
6623:          
6624:          // Register: MSEL0
6625:          extern volatile unsigned char           MSEL0               @ 0xE79;
6626:          #ifndef _LIB_BUILD
6627:          asm("MSEL0 equ 0E79h");
6628:          #endif
6629:          // bitfield definitions
6630:          typedef union {
6631:              struct {
6632:                  unsigned FIL0                   :2;
6633:                  unsigned FIL1                   :2;
6634:                  unsigned FIL2                   :2;
6635:                  unsigned FIL3                   :2;
6636:              };
6637:              struct {
6638:                  unsigned FIL0_0                 :1;
6639:                  unsigned FIL0_1                 :1;
6640:                  unsigned FIL1_0                 :1;
6641:                  unsigned FIL1_1                 :1;
6642:                  unsigned FIL2_0                 :1;
6643:                  unsigned FIL2_1                 :1;
6644:                  unsigned FIL3_0                 :1;
6645:                  unsigned FIL3_1                 :1;
6646:              };
6647:          } MSEL0bits_t;
6648:          extern volatile MSEL0bits_t MSEL0bits @ 0xE79;
6649:          // bitfield macros
6650:          #define _MSEL0_FIL0_POSN                                    0x0
6651:          #define _MSEL0_FIL0_POSITION                                0x0
6652:          #define _MSEL0_FIL0_SIZE                                    0x2
6653:          #define _MSEL0_FIL0_LENGTH                                  0x2
6654:          #define _MSEL0_FIL0_MASK                                    0x3
6655:          #define _MSEL0_FIL1_POSN                                    0x2
6656:          #define _MSEL0_FIL1_POSITION                                0x2
6657:          #define _MSEL0_FIL1_SIZE                                    0x2
6658:          #define _MSEL0_FIL1_LENGTH                                  0x2
6659:          #define _MSEL0_FIL1_MASK                                    0xC
6660:          #define _MSEL0_FIL2_POSN                                    0x4
6661:          #define _MSEL0_FIL2_POSITION                                0x4
6662:          #define _MSEL0_FIL2_SIZE                                    0x2
6663:          #define _MSEL0_FIL2_LENGTH                                  0x2
6664:          #define _MSEL0_FIL2_MASK                                    0x30
6665:          #define _MSEL0_FIL3_POSN                                    0x6
6666:          #define _MSEL0_FIL3_POSITION                                0x6
6667:          #define _MSEL0_FIL3_SIZE                                    0x2
6668:          #define _MSEL0_FIL3_LENGTH                                  0x2
6669:          #define _MSEL0_FIL3_MASK                                    0xC0
6670:          #define _MSEL0_FIL0_0_POSN                                  0x0
6671:          #define _MSEL0_FIL0_0_POSITION                              0x0
6672:          #define _MSEL0_FIL0_0_SIZE                                  0x1
6673:          #define _MSEL0_FIL0_0_LENGTH                                0x1
6674:          #define _MSEL0_FIL0_0_MASK                                  0x1
6675:          #define _MSEL0_FIL0_1_POSN                                  0x1
6676:          #define _MSEL0_FIL0_1_POSITION                              0x1
6677:          #define _MSEL0_FIL0_1_SIZE                                  0x1
6678:          #define _MSEL0_FIL0_1_LENGTH                                0x1
6679:          #define _MSEL0_FIL0_1_MASK                                  0x2
6680:          #define _MSEL0_FIL1_0_POSN                                  0x2
6681:          #define _MSEL0_FIL1_0_POSITION                              0x2
6682:          #define _MSEL0_FIL1_0_SIZE                                  0x1
6683:          #define _MSEL0_FIL1_0_LENGTH                                0x1
6684:          #define _MSEL0_FIL1_0_MASK                                  0x4
6685:          #define _MSEL0_FIL1_1_POSN                                  0x3
6686:          #define _MSEL0_FIL1_1_POSITION                              0x3
6687:          #define _MSEL0_FIL1_1_SIZE                                  0x1
6688:          #define _MSEL0_FIL1_1_LENGTH                                0x1
6689:          #define _MSEL0_FIL1_1_MASK                                  0x8
6690:          #define _MSEL0_FIL2_0_POSN                                  0x4
6691:          #define _MSEL0_FIL2_0_POSITION                              0x4
6692:          #define _MSEL0_FIL2_0_SIZE                                  0x1
6693:          #define _MSEL0_FIL2_0_LENGTH                                0x1
6694:          #define _MSEL0_FIL2_0_MASK                                  0x10
6695:          #define _MSEL0_FIL2_1_POSN                                  0x5
6696:          #define _MSEL0_FIL2_1_POSITION                              0x5
6697:          #define _MSEL0_FIL2_1_SIZE                                  0x1
6698:          #define _MSEL0_FIL2_1_LENGTH                                0x1
6699:          #define _MSEL0_FIL2_1_MASK                                  0x20
6700:          #define _MSEL0_FIL3_0_POSN                                  0x6
6701:          #define _MSEL0_FIL3_0_POSITION                              0x6
6702:          #define _MSEL0_FIL3_0_SIZE                                  0x1
6703:          #define _MSEL0_FIL3_0_LENGTH                                0x1
6704:          #define _MSEL0_FIL3_0_MASK                                  0x40
6705:          #define _MSEL0_FIL3_1_POSN                                  0x7
6706:          #define _MSEL0_FIL3_1_POSITION                              0x7
6707:          #define _MSEL0_FIL3_1_SIZE                                  0x1
6708:          #define _MSEL0_FIL3_1_LENGTH                                0x1
6709:          #define _MSEL0_FIL3_1_MASK                                  0x80
6710:          
6711:          // Register: MSEL1
6712:          extern volatile unsigned char           MSEL1               @ 0xE7A;
6713:          #ifndef _LIB_BUILD
6714:          asm("MSEL1 equ 0E7Ah");
6715:          #endif
6716:          // bitfield definitions
6717:          typedef union {
6718:              struct {
6719:                  unsigned FIL4                   :2;
6720:                  unsigned FIL5                   :2;
6721:                  unsigned FIL6                   :2;
6722:                  unsigned FIL7                   :2;
6723:              };
6724:              struct {
6725:                  unsigned FIL4_0                 :1;
6726:                  unsigned FIL4_1                 :1;
6727:                  unsigned FIL5_0                 :1;
6728:                  unsigned FIL5_1                 :1;
6729:                  unsigned FIL6_0                 :1;
6730:                  unsigned FIL6_1                 :1;
6731:                  unsigned FIL7_0                 :1;
6732:                  unsigned FIL7_1                 :1;
6733:              };
6734:          } MSEL1bits_t;
6735:          extern volatile MSEL1bits_t MSEL1bits @ 0xE7A;
6736:          // bitfield macros
6737:          #define _MSEL1_FIL4_POSN                                    0x0
6738:          #define _MSEL1_FIL4_POSITION                                0x0
6739:          #define _MSEL1_FIL4_SIZE                                    0x2
6740:          #define _MSEL1_FIL4_LENGTH                                  0x2
6741:          #define _MSEL1_FIL4_MASK                                    0x3
6742:          #define _MSEL1_FIL5_POSN                                    0x2
6743:          #define _MSEL1_FIL5_POSITION                                0x2
6744:          #define _MSEL1_FIL5_SIZE                                    0x2
6745:          #define _MSEL1_FIL5_LENGTH                                  0x2
6746:          #define _MSEL1_FIL5_MASK                                    0xC
6747:          #define _MSEL1_FIL6_POSN                                    0x4
6748:          #define _MSEL1_FIL6_POSITION                                0x4
6749:          #define _MSEL1_FIL6_SIZE                                    0x2
6750:          #define _MSEL1_FIL6_LENGTH                                  0x2
6751:          #define _MSEL1_FIL6_MASK                                    0x30
6752:          #define _MSEL1_FIL7_POSN                                    0x6
6753:          #define _MSEL1_FIL7_POSITION                                0x6
6754:          #define _MSEL1_FIL7_SIZE                                    0x2
6755:          #define _MSEL1_FIL7_LENGTH                                  0x2
6756:          #define _MSEL1_FIL7_MASK                                    0xC0
6757:          #define _MSEL1_FIL4_0_POSN                                  0x0
6758:          #define _MSEL1_FIL4_0_POSITION                              0x0
6759:          #define _MSEL1_FIL4_0_SIZE                                  0x1
6760:          #define _MSEL1_FIL4_0_LENGTH                                0x1
6761:          #define _MSEL1_FIL4_0_MASK                                  0x1
6762:          #define _MSEL1_FIL4_1_POSN                                  0x1
6763:          #define _MSEL1_FIL4_1_POSITION                              0x1
6764:          #define _MSEL1_FIL4_1_SIZE                                  0x1
6765:          #define _MSEL1_FIL4_1_LENGTH                                0x1
6766:          #define _MSEL1_FIL4_1_MASK                                  0x2
6767:          #define _MSEL1_FIL5_0_POSN                                  0x2
6768:          #define _MSEL1_FIL5_0_POSITION                              0x2
6769:          #define _MSEL1_FIL5_0_SIZE                                  0x1
6770:          #define _MSEL1_FIL5_0_LENGTH                                0x1
6771:          #define _MSEL1_FIL5_0_MASK                                  0x4
6772:          #define _MSEL1_FIL5_1_POSN                                  0x3
6773:          #define _MSEL1_FIL5_1_POSITION                              0x3
6774:          #define _MSEL1_FIL5_1_SIZE                                  0x1
6775:          #define _MSEL1_FIL5_1_LENGTH                                0x1
6776:          #define _MSEL1_FIL5_1_MASK                                  0x8
6777:          #define _MSEL1_FIL6_0_POSN                                  0x4
6778:          #define _MSEL1_FIL6_0_POSITION                              0x4
6779:          #define _MSEL1_FIL6_0_SIZE                                  0x1
6780:          #define _MSEL1_FIL6_0_LENGTH                                0x1
6781:          #define _MSEL1_FIL6_0_MASK                                  0x10
6782:          #define _MSEL1_FIL6_1_POSN                                  0x5
6783:          #define _MSEL1_FIL6_1_POSITION                              0x5
6784:          #define _MSEL1_FIL6_1_SIZE                                  0x1
6785:          #define _MSEL1_FIL6_1_LENGTH                                0x1
6786:          #define _MSEL1_FIL6_1_MASK                                  0x20
6787:          #define _MSEL1_FIL7_0_POSN                                  0x6
6788:          #define _MSEL1_FIL7_0_POSITION                              0x6
6789:          #define _MSEL1_FIL7_0_SIZE                                  0x1
6790:          #define _MSEL1_FIL7_0_LENGTH                                0x1
6791:          #define _MSEL1_FIL7_0_MASK                                  0x40
6792:          #define _MSEL1_FIL7_1_POSN                                  0x7
6793:          #define _MSEL1_FIL7_1_POSITION                              0x7
6794:          #define _MSEL1_FIL7_1_SIZE                                  0x1
6795:          #define _MSEL1_FIL7_1_LENGTH                                0x1
6796:          #define _MSEL1_FIL7_1_MASK                                  0x80
6797:          
6798:          // Register: MSEL2
6799:          extern volatile unsigned char           MSEL2               @ 0xE7B;
6800:          #ifndef _LIB_BUILD
6801:          asm("MSEL2 equ 0E7Bh");
6802:          #endif
6803:          // bitfield definitions
6804:          typedef union {
6805:              struct {
6806:                  unsigned FIL8                   :2;
6807:                  unsigned FIL9                   :2;
6808:                  unsigned FIL10                  :2;
6809:                  unsigned FIL11                  :2;
6810:              };
6811:              struct {
6812:                  unsigned FIL8_0                 :1;
6813:                  unsigned FIL8_1                 :1;
6814:                  unsigned FIL9_0                 :1;
6815:                  unsigned FIL9_1                 :1;
6816:                  unsigned FIL10_0                :1;
6817:                  unsigned FIL10_1                :1;
6818:                  unsigned FIL11_0                :1;
6819:                  unsigned FIL11_1                :1;
6820:              };
6821:          } MSEL2bits_t;
6822:          extern volatile MSEL2bits_t MSEL2bits @ 0xE7B;
6823:          // bitfield macros
6824:          #define _MSEL2_FIL8_POSN                                    0x0
6825:          #define _MSEL2_FIL8_POSITION                                0x0
6826:          #define _MSEL2_FIL8_SIZE                                    0x2
6827:          #define _MSEL2_FIL8_LENGTH                                  0x2
6828:          #define _MSEL2_FIL8_MASK                                    0x3
6829:          #define _MSEL2_FIL9_POSN                                    0x2
6830:          #define _MSEL2_FIL9_POSITION                                0x2
6831:          #define _MSEL2_FIL9_SIZE                                    0x2
6832:          #define _MSEL2_FIL9_LENGTH                                  0x2
6833:          #define _MSEL2_FIL9_MASK                                    0xC
6834:          #define _MSEL2_FIL10_POSN                                   0x4
6835:          #define _MSEL2_FIL10_POSITION                               0x4
6836:          #define _MSEL2_FIL10_SIZE                                   0x2
6837:          #define _MSEL2_FIL10_LENGTH                                 0x2
6838:          #define _MSEL2_FIL10_MASK                                   0x30
6839:          #define _MSEL2_FIL11_POSN                                   0x6
6840:          #define _MSEL2_FIL11_POSITION                               0x6
6841:          #define _MSEL2_FIL11_SIZE                                   0x2
6842:          #define _MSEL2_FIL11_LENGTH                                 0x2
6843:          #define _MSEL2_FIL11_MASK                                   0xC0
6844:          #define _MSEL2_FIL8_0_POSN                                  0x0
6845:          #define _MSEL2_FIL8_0_POSITION                              0x0
6846:          #define _MSEL2_FIL8_0_SIZE                                  0x1
6847:          #define _MSEL2_FIL8_0_LENGTH                                0x1
6848:          #define _MSEL2_FIL8_0_MASK                                  0x1
6849:          #define _MSEL2_FIL8_1_POSN                                  0x1
6850:          #define _MSEL2_FIL8_1_POSITION                              0x1
6851:          #define _MSEL2_FIL8_1_SIZE                                  0x1
6852:          #define _MSEL2_FIL8_1_LENGTH                                0x1
6853:          #define _MSEL2_FIL8_1_MASK                                  0x2
6854:          #define _MSEL2_FIL9_0_POSN                                  0x2
6855:          #define _MSEL2_FIL9_0_POSITION                              0x2
6856:          #define _MSEL2_FIL9_0_SIZE                                  0x1
6857:          #define _MSEL2_FIL9_0_LENGTH                                0x1
6858:          #define _MSEL2_FIL9_0_MASK                                  0x4
6859:          #define _MSEL2_FIL9_1_POSN                                  0x3
6860:          #define _MSEL2_FIL9_1_POSITION                              0x3
6861:          #define _MSEL2_FIL9_1_SIZE                                  0x1
6862:          #define _MSEL2_FIL9_1_LENGTH                                0x1
6863:          #define _MSEL2_FIL9_1_MASK                                  0x8
6864:          #define _MSEL2_FIL10_0_POSN                                 0x4
6865:          #define _MSEL2_FIL10_0_POSITION                             0x4
6866:          #define _MSEL2_FIL10_0_SIZE                                 0x1
6867:          #define _MSEL2_FIL10_0_LENGTH                               0x1
6868:          #define _MSEL2_FIL10_0_MASK                                 0x10
6869:          #define _MSEL2_FIL10_1_POSN                                 0x5
6870:          #define _MSEL2_FIL10_1_POSITION                             0x5
6871:          #define _MSEL2_FIL10_1_SIZE                                 0x1
6872:          #define _MSEL2_FIL10_1_LENGTH                               0x1
6873:          #define _MSEL2_FIL10_1_MASK                                 0x20
6874:          #define _MSEL2_FIL11_0_POSN                                 0x6
6875:          #define _MSEL2_FIL11_0_POSITION                             0x6
6876:          #define _MSEL2_FIL11_0_SIZE                                 0x1
6877:          #define _MSEL2_FIL11_0_LENGTH                               0x1
6878:          #define _MSEL2_FIL11_0_MASK                                 0x40
6879:          #define _MSEL2_FIL11_1_POSN                                 0x7
6880:          #define _MSEL2_FIL11_1_POSITION                             0x7
6881:          #define _MSEL2_FIL11_1_SIZE                                 0x1
6882:          #define _MSEL2_FIL11_1_LENGTH                               0x1
6883:          #define _MSEL2_FIL11_1_MASK                                 0x80
6884:          
6885:          // Register: MSEL3
6886:          extern volatile unsigned char           MSEL3               @ 0xE7C;
6887:          #ifndef _LIB_BUILD
6888:          asm("MSEL3 equ 0E7Ch");
6889:          #endif
6890:          // bitfield definitions
6891:          typedef union {
6892:              struct {
6893:                  unsigned FIL12                  :2;
6894:                  unsigned FIL13                  :2;
6895:                  unsigned FIL14                  :2;
6896:                  unsigned FIL15                  :2;
6897:              };
6898:              struct {
6899:                  unsigned FIL12_0                :1;
6900:                  unsigned FIL12_1                :1;
6901:                  unsigned FIL13_0                :1;
6902:                  unsigned FIL13_1                :1;
6903:                  unsigned FIL14_0                :1;
6904:                  unsigned FIL14_1                :1;
6905:                  unsigned FIL15_0                :1;
6906:                  unsigned FIL15_1                :1;
6907:              };
6908:          } MSEL3bits_t;
6909:          extern volatile MSEL3bits_t MSEL3bits @ 0xE7C;
6910:          // bitfield macros
6911:          #define _MSEL3_FIL12_POSN                                   0x0
6912:          #define _MSEL3_FIL12_POSITION                               0x0
6913:          #define _MSEL3_FIL12_SIZE                                   0x2
6914:          #define _MSEL3_FIL12_LENGTH                                 0x2
6915:          #define _MSEL3_FIL12_MASK                                   0x3
6916:          #define _MSEL3_FIL13_POSN                                   0x2
6917:          #define _MSEL3_FIL13_POSITION                               0x2
6918:          #define _MSEL3_FIL13_SIZE                                   0x2
6919:          #define _MSEL3_FIL13_LENGTH                                 0x2
6920:          #define _MSEL3_FIL13_MASK                                   0xC
6921:          #define _MSEL3_FIL14_POSN                                   0x4
6922:          #define _MSEL3_FIL14_POSITION                               0x4
6923:          #define _MSEL3_FIL14_SIZE                                   0x2
6924:          #define _MSEL3_FIL14_LENGTH                                 0x2
6925:          #define _MSEL3_FIL14_MASK                                   0x30
6926:          #define _MSEL3_FIL15_POSN                                   0x6
6927:          #define _MSEL3_FIL15_POSITION                               0x6
6928:          #define _MSEL3_FIL15_SIZE                                   0x2
6929:          #define _MSEL3_FIL15_LENGTH                                 0x2
6930:          #define _MSEL3_FIL15_MASK                                   0xC0
6931:          #define _MSEL3_FIL12_0_POSN                                 0x0
6932:          #define _MSEL3_FIL12_0_POSITION                             0x0
6933:          #define _MSEL3_FIL12_0_SIZE                                 0x1
6934:          #define _MSEL3_FIL12_0_LENGTH                               0x1
6935:          #define _MSEL3_FIL12_0_MASK                                 0x1
6936:          #define _MSEL3_FIL12_1_POSN                                 0x1
6937:          #define _MSEL3_FIL12_1_POSITION                             0x1
6938:          #define _MSEL3_FIL12_1_SIZE                                 0x1
6939:          #define _MSEL3_FIL12_1_LENGTH                               0x1
6940:          #define _MSEL3_FIL12_1_MASK                                 0x2
6941:          #define _MSEL3_FIL13_0_POSN                                 0x2
6942:          #define _MSEL3_FIL13_0_POSITION                             0x2
6943:          #define _MSEL3_FIL13_0_SIZE                                 0x1
6944:          #define _MSEL3_FIL13_0_LENGTH                               0x1
6945:          #define _MSEL3_FIL13_0_MASK                                 0x4
6946:          #define _MSEL3_FIL13_1_POSN                                 0x3
6947:          #define _MSEL3_FIL13_1_POSITION                             0x3
6948:          #define _MSEL3_FIL13_1_SIZE                                 0x1
6949:          #define _MSEL3_FIL13_1_LENGTH                               0x1
6950:          #define _MSEL3_FIL13_1_MASK                                 0x8
6951:          #define _MSEL3_FIL14_0_POSN                                 0x4
6952:          #define _MSEL3_FIL14_0_POSITION                             0x4
6953:          #define _MSEL3_FIL14_0_SIZE                                 0x1
6954:          #define _MSEL3_FIL14_0_LENGTH                               0x1
6955:          #define _MSEL3_FIL14_0_MASK                                 0x10
6956:          #define _MSEL3_FIL14_1_POSN                                 0x5
6957:          #define _MSEL3_FIL14_1_POSITION                             0x5
6958:          #define _MSEL3_FIL14_1_SIZE                                 0x1
6959:          #define _MSEL3_FIL14_1_LENGTH                               0x1
6960:          #define _MSEL3_FIL14_1_MASK                                 0x20
6961:          #define _MSEL3_FIL15_0_POSN                                 0x6
6962:          #define _MSEL3_FIL15_0_POSITION                             0x6
6963:          #define _MSEL3_FIL15_0_SIZE                                 0x1
6964:          #define _MSEL3_FIL15_0_LENGTH                               0x1
6965:          #define _MSEL3_FIL15_0_MASK                                 0x40
6966:          #define _MSEL3_FIL15_1_POSN                                 0x7
6967:          #define _MSEL3_FIL15_1_POSITION                             0x7
6968:          #define _MSEL3_FIL15_1_SIZE                                 0x1
6969:          #define _MSEL3_FIL15_1_LENGTH                               0x1
6970:          #define _MSEL3_FIL15_1_MASK                                 0x80
6971:          
6972:          // Register: BSEL0
6973:          extern volatile unsigned char           BSEL0               @ 0xE7D;
6974:          #ifndef _LIB_BUILD
6975:          asm("BSEL0 equ 0E7Dh");
6976:          #endif
6977:          // bitfield definitions
6978:          typedef union {
6979:              struct {
6980:                  unsigned                        :2;
6981:                  unsigned B0TXEN                 :1;
6982:                  unsigned B1TXEN                 :1;
6983:                  unsigned B2TXEN                 :1;
6984:                  unsigned B3TXEN                 :1;
6985:                  unsigned B4TXEN                 :1;
6986:                  unsigned B5TXEN                 :1;
6987:              };
6988:          } BSEL0bits_t;
6989:          extern volatile BSEL0bits_t BSEL0bits @ 0xE7D;
6990:          // bitfield macros
6991:          #define _BSEL0_B0TXEN_POSN                                  0x2
6992:          #define _BSEL0_B0TXEN_POSITION                              0x2
6993:          #define _BSEL0_B0TXEN_SIZE                                  0x1
6994:          #define _BSEL0_B0TXEN_LENGTH                                0x1
6995:          #define _BSEL0_B0TXEN_MASK                                  0x4
6996:          #define _BSEL0_B1TXEN_POSN                                  0x3
6997:          #define _BSEL0_B1TXEN_POSITION                              0x3
6998:          #define _BSEL0_B1TXEN_SIZE                                  0x1
6999:          #define _BSEL0_B1TXEN_LENGTH                                0x1
7000:          #define _BSEL0_B1TXEN_MASK                                  0x8
7001:          #define _BSEL0_B2TXEN_POSN                                  0x4
7002:          #define _BSEL0_B2TXEN_POSITION                              0x4
7003:          #define _BSEL0_B2TXEN_SIZE                                  0x1
7004:          #define _BSEL0_B2TXEN_LENGTH                                0x1
7005:          #define _BSEL0_B2TXEN_MASK                                  0x10
7006:          #define _BSEL0_B3TXEN_POSN                                  0x5
7007:          #define _BSEL0_B3TXEN_POSITION                              0x5
7008:          #define _BSEL0_B3TXEN_SIZE                                  0x1
7009:          #define _BSEL0_B3TXEN_LENGTH                                0x1
7010:          #define _BSEL0_B3TXEN_MASK                                  0x20
7011:          #define _BSEL0_B4TXEN_POSN                                  0x6
7012:          #define _BSEL0_B4TXEN_POSITION                              0x6
7013:          #define _BSEL0_B4TXEN_SIZE                                  0x1
7014:          #define _BSEL0_B4TXEN_LENGTH                                0x1
7015:          #define _BSEL0_B4TXEN_MASK                                  0x40
7016:          #define _BSEL0_B5TXEN_POSN                                  0x7
7017:          #define _BSEL0_B5TXEN_POSITION                              0x7
7018:          #define _BSEL0_B5TXEN_SIZE                                  0x1
7019:          #define _BSEL0_B5TXEN_LENGTH                                0x1
7020:          #define _BSEL0_B5TXEN_MASK                                  0x80
7021:          
7022:          // Register: BIE0
7023:          extern volatile unsigned char           BIE0                @ 0xE7E;
7024:          #ifndef _LIB_BUILD
7025:          asm("BIE0 equ 0E7Eh");
7026:          #endif
7027:          // bitfield definitions
7028:          typedef union {
7029:              struct {
7030:                  unsigned RXB0IE                 :1;
7031:                  unsigned RXB1IE                 :1;
7032:                  unsigned B0IE                   :1;
7033:                  unsigned B1IE                   :1;
7034:                  unsigned B2IE                   :1;
7035:                  unsigned B3IE                   :1;
7036:                  unsigned B4IE                   :1;
7037:                  unsigned B5IE                   :1;
7038:              };
7039:              struct {
7040:                  unsigned DRXB0IE                :1;
7041:              };
7042:              struct {
7043:                  unsigned                        :1;
7044:                  unsigned DRXB1IE                :1;
7045:              };
7046:          } BIE0bits_t;
7047:          extern volatile BIE0bits_t BIE0bits @ 0xE7E;
7048:          // bitfield macros
7049:          #define _BIE0_RXB0IE_POSN                                   0x0
7050:          #define _BIE0_RXB0IE_POSITION                               0x0
7051:          #define _BIE0_RXB0IE_SIZE                                   0x1
7052:          #define _BIE0_RXB0IE_LENGTH                                 0x1
7053:          #define _BIE0_RXB0IE_MASK                                   0x1
7054:          #define _BIE0_RXB1IE_POSN                                   0x1
7055:          #define _BIE0_RXB1IE_POSITION                               0x1
7056:          #define _BIE0_RXB1IE_SIZE                                   0x1
7057:          #define _BIE0_RXB1IE_LENGTH                                 0x1
7058:          #define _BIE0_RXB1IE_MASK                                   0x2
7059:          #define _BIE0_B0IE_POSN                                     0x2
7060:          #define _BIE0_B0IE_POSITION                                 0x2
7061:          #define _BIE0_B0IE_SIZE                                     0x1
7062:          #define _BIE0_B0IE_LENGTH                                   0x1
7063:          #define _BIE0_B0IE_MASK                                     0x4
7064:          #define _BIE0_B1IE_POSN                                     0x3
7065:          #define _BIE0_B1IE_POSITION                                 0x3
7066:          #define _BIE0_B1IE_SIZE                                     0x1
7067:          #define _BIE0_B1IE_LENGTH                                   0x1
7068:          #define _BIE0_B1IE_MASK                                     0x8
7069:          #define _BIE0_B2IE_POSN                                     0x4
7070:          #define _BIE0_B2IE_POSITION                                 0x4
7071:          #define _BIE0_B2IE_SIZE                                     0x1
7072:          #define _BIE0_B2IE_LENGTH                                   0x1
7073:          #define _BIE0_B2IE_MASK                                     0x10
7074:          #define _BIE0_B3IE_POSN                                     0x5
7075:          #define _BIE0_B3IE_POSITION                                 0x5
7076:          #define _BIE0_B3IE_SIZE                                     0x1
7077:          #define _BIE0_B3IE_LENGTH                                   0x1
7078:          #define _BIE0_B3IE_MASK                                     0x20
7079:          #define _BIE0_B4IE_POSN                                     0x6
7080:          #define _BIE0_B4IE_POSITION                                 0x6
7081:          #define _BIE0_B4IE_SIZE                                     0x1
7082:          #define _BIE0_B4IE_LENGTH                                   0x1
7083:          #define _BIE0_B4IE_MASK                                     0x40
7084:          #define _BIE0_B5IE_POSN                                     0x7
7085:          #define _BIE0_B5IE_POSITION                                 0x7
7086:          #define _BIE0_B5IE_SIZE                                     0x1
7087:          #define _BIE0_B5IE_LENGTH                                   0x1
7088:          #define _BIE0_B5IE_MASK                                     0x80
7089:          #define _BIE0_DRXB0IE_POSN                                  0x0
7090:          #define _BIE0_DRXB0IE_POSITION                              0x0
7091:          #define _BIE0_DRXB0IE_SIZE                                  0x1
7092:          #define _BIE0_DRXB0IE_LENGTH                                0x1
7093:          #define _BIE0_DRXB0IE_MASK                                  0x1
7094:          #define _BIE0_DRXB1IE_POSN                                  0x1
7095:          #define _BIE0_DRXB1IE_POSITION                              0x1
7096:          #define _BIE0_DRXB1IE_SIZE                                  0x1
7097:          #define _BIE0_DRXB1IE_LENGTH                                0x1
7098:          #define _BIE0_DRXB1IE_MASK                                  0x2
7099:          
7100:          // Register: TXBIE
7101:          extern volatile unsigned char           TXBIE               @ 0xE7F;
7102:          #ifndef _LIB_BUILD
7103:          asm("TXBIE equ 0E7Fh");
7104:          #endif
7105:          // bitfield definitions
7106:          typedef union {
7107:              struct {
7108:                  unsigned                        :2;
7109:                  unsigned TXB0IE                 :1;
7110:                  unsigned TXB1IE                 :1;
7111:                  unsigned TXB2IE                 :1;
7112:              };
7113:              struct {
7114:                  unsigned                        :2;
7115:                  unsigned TX0IE                  :1;
7116:              };
7117:              struct {
7118:                  unsigned                        :3;
7119:                  unsigned TX1IE                  :1;
7120:              };
7121:              struct {
7122:                  unsigned                        :4;
7123:                  unsigned TX2IE                  :1;
7124:              };
7125:          } TXBIEbits_t;
7126:          extern volatile TXBIEbits_t TXBIEbits @ 0xE7F;
7127:          // bitfield macros
7128:          #define _TXBIE_TXB0IE_POSN                                  0x2
7129:          #define _TXBIE_TXB0IE_POSITION                              0x2
7130:          #define _TXBIE_TXB0IE_SIZE                                  0x1
7131:          #define _TXBIE_TXB0IE_LENGTH                                0x1
7132:          #define _TXBIE_TXB0IE_MASK                                  0x4
7133:          #define _TXBIE_TXB1IE_POSN                                  0x3
7134:          #define _TXBIE_TXB1IE_POSITION                              0x3
7135:          #define _TXBIE_TXB1IE_SIZE                                  0x1
7136:          #define _TXBIE_TXB1IE_LENGTH                                0x1
7137:          #define _TXBIE_TXB1IE_MASK                                  0x8
7138:          #define _TXBIE_TXB2IE_POSN                                  0x4
7139:          #define _TXBIE_TXB2IE_POSITION                              0x4
7140:          #define _TXBIE_TXB2IE_SIZE                                  0x1
7141:          #define _TXBIE_TXB2IE_LENGTH                                0x1
7142:          #define _TXBIE_TXB2IE_MASK                                  0x10
7143:          #define _TXBIE_TX0IE_POSN                                   0x2
7144:          #define _TXBIE_TX0IE_POSITION                               0x2
7145:          #define _TXBIE_TX0IE_SIZE                                   0x1
7146:          #define _TXBIE_TX0IE_LENGTH                                 0x1
7147:          #define _TXBIE_TX0IE_MASK                                   0x4
7148:          #define _TXBIE_TX1IE_POSN                                   0x3
7149:          #define _TXBIE_TX1IE_POSITION                               0x3
7150:          #define _TXBIE_TX1IE_SIZE                                   0x1
7151:          #define _TXBIE_TX1IE_LENGTH                                 0x1
7152:          #define _TXBIE_TX1IE_MASK                                   0x8
7153:          #define _TXBIE_TX2IE_POSN                                   0x4
7154:          #define _TXBIE_TX2IE_POSITION                               0x4
7155:          #define _TXBIE_TX2IE_SIZE                                   0x1
7156:          #define _TXBIE_TX2IE_LENGTH                                 0x1
7157:          #define _TXBIE_TX2IE_MASK                                   0x10
7158:          
7159:          // Register: B0CON
7160:          extern volatile unsigned char           B0CON               @ 0xE80;
7161:          #ifndef _LIB_BUILD
7162:          asm("B0CON equ 0E80h");
7163:          #endif
7164:          // bitfield definitions
7165:          typedef union {
7166:              struct {
7167:                  unsigned FILHIT0_TXPRI0         :1;
7168:                  unsigned FILHIT1_TXPRI1         :1;
7169:                  unsigned FILHIT2_RTREN          :1;
7170:                  unsigned FILHIT3_TXREQ          :1;
7171:                  unsigned FILHIT4_TXERR          :1;
7172:                  unsigned RXRTRRO_TXLARB         :1;
7173:                  unsigned RXM1_TXABT             :1;
7174:                  unsigned RXFUL_TXBIF            :1;
7175:              };
7176:              struct {
7177:                  unsigned FILHIT0                :1;
7178:                  unsigned FILHIT1                :1;
7179:                  unsigned FILHIT2                :1;
7180:                  unsigned FILHIT3                :1;
7181:                  unsigned FILHIT4                :1;
7182:                  unsigned RXRTRRO                :1;
7183:                  unsigned RXM1                   :1;
7184:                  unsigned RXFUL                  :1;
7185:              };
7186:              struct {
7187:                  unsigned TXPRI0                 :1;
7188:                  unsigned TXPRI1                 :1;
7189:                  unsigned RTREN                  :1;
7190:                  unsigned TXREQ                  :1;
7191:                  unsigned TXERR                  :1;
7192:                  unsigned TXLARB                 :1;
7193:                  unsigned TXABT                  :1;
7194:                  unsigned TXBIF                  :1;
7195:              };
7196:              struct {
7197:                  unsigned B0FILHIT0              :1;
7198:              };
7199:              struct {
7200:                  unsigned                        :1;
7201:                  unsigned B0FILHIT1              :1;
7202:              };
7203:              struct {
7204:                  unsigned                        :2;
7205:                  unsigned B0FILHIT2              :1;
7206:              };
7207:              struct {
7208:                  unsigned                        :3;
7209:                  unsigned B0FILHIT3              :1;
7210:              };
7211:              struct {
7212:                  unsigned                        :4;
7213:                  unsigned B0FILHIT4              :1;
7214:              };
7215:              struct {
7216:                  unsigned                        :2;
7217:                  unsigned B0RTREN                :1;
7218:              };
7219:              struct {
7220:                  unsigned                        :5;
7221:                  unsigned B0RTRRO                :1;
7222:              };
7223:              struct {
7224:                  unsigned                        :7;
7225:                  unsigned B0RXFUL                :1;
7226:              };
7227:              struct {
7228:                  unsigned                        :6;
7229:                  unsigned B0RXM1                 :1;
7230:              };
7231:              struct {
7232:                  unsigned                        :6;
7233:                  unsigned B0TXABT                :1;
7234:              };
7235:              struct {
7236:                  unsigned                        :7;
7237:                  unsigned B0TXB3IF               :1;
7238:              };
7239:              struct {
7240:                  unsigned                        :4;
7241:                  unsigned B0TXERR                :1;
7242:              };
7243:              struct {
7244:                  unsigned                        :5;
7245:                  unsigned B0TXLARB               :1;
7246:              };
7247:              struct {
7248:                  unsigned B0TXPRI0               :1;
7249:              };
7250:              struct {
7251:                  unsigned                        :1;
7252:                  unsigned B0TXPRI1               :1;
7253:              };
7254:              struct {
7255:                  unsigned                        :3;
7256:                  unsigned B0TXREQ                :1;
7257:              };
7258:          } B0CONbits_t;
7259:          extern volatile B0CONbits_t B0CONbits @ 0xE80;
7260:          // bitfield macros
7261:          #define _B0CON_FILHIT0_TXPRI0_POSN                          0x0
7262:          #define _B0CON_FILHIT0_TXPRI0_POSITION                      0x0
7263:          #define _B0CON_FILHIT0_TXPRI0_SIZE                          0x1
7264:          #define _B0CON_FILHIT0_TXPRI0_LENGTH                        0x1
7265:          #define _B0CON_FILHIT0_TXPRI0_MASK                          0x1
7266:          #define _B0CON_FILHIT1_TXPRI1_POSN                          0x1
7267:          #define _B0CON_FILHIT1_TXPRI1_POSITION                      0x1
7268:          #define _B0CON_FILHIT1_TXPRI1_SIZE                          0x1
7269:          #define _B0CON_FILHIT1_TXPRI1_LENGTH                        0x1
7270:          #define _B0CON_FILHIT1_TXPRI1_MASK                          0x2
7271:          #define _B0CON_FILHIT2_RTREN_POSN                           0x2
7272:          #define _B0CON_FILHIT2_RTREN_POSITION                       0x2
7273:          #define _B0CON_FILHIT2_RTREN_SIZE                           0x1
7274:          #define _B0CON_FILHIT2_RTREN_LENGTH                         0x1
7275:          #define _B0CON_FILHIT2_RTREN_MASK                           0x4
7276:          #define _B0CON_FILHIT3_TXREQ_POSN                           0x3
7277:          #define _B0CON_FILHIT3_TXREQ_POSITION                       0x3
7278:          #define _B0CON_FILHIT3_TXREQ_SIZE                           0x1
7279:          #define _B0CON_FILHIT3_TXREQ_LENGTH                         0x1
7280:          #define _B0CON_FILHIT3_TXREQ_MASK                           0x8
7281:          #define _B0CON_FILHIT4_TXERR_POSN                           0x4
7282:          #define _B0CON_FILHIT4_TXERR_POSITION                       0x4
7283:          #define _B0CON_FILHIT4_TXERR_SIZE                           0x1
7284:          #define _B0CON_FILHIT4_TXERR_LENGTH                         0x1
7285:          #define _B0CON_FILHIT4_TXERR_MASK                           0x10
7286:          #define _B0CON_RXRTRRO_TXLARB_POSN                          0x5
7287:          #define _B0CON_RXRTRRO_TXLARB_POSITION                      0x5
7288:          #define _B0CON_RXRTRRO_TXLARB_SIZE                          0x1
7289:          #define _B0CON_RXRTRRO_TXLARB_LENGTH                        0x1
7290:          #define _B0CON_RXRTRRO_TXLARB_MASK                          0x20
7291:          #define _B0CON_RXM1_TXABT_POSN                              0x6
7292:          #define _B0CON_RXM1_TXABT_POSITION                          0x6
7293:          #define _B0CON_RXM1_TXABT_SIZE                              0x1
7294:          #define _B0CON_RXM1_TXABT_LENGTH                            0x1
7295:          #define _B0CON_RXM1_TXABT_MASK                              0x40
7296:          #define _B0CON_RXFUL_TXBIF_POSN                             0x7
7297:          #define _B0CON_RXFUL_TXBIF_POSITION                         0x7
7298:          #define _B0CON_RXFUL_TXBIF_SIZE                             0x1
7299:          #define _B0CON_RXFUL_TXBIF_LENGTH                           0x1
7300:          #define _B0CON_RXFUL_TXBIF_MASK                             0x80
7301:          #define _B0CON_FILHIT0_POSN                                 0x0
7302:          #define _B0CON_FILHIT0_POSITION                             0x0
7303:          #define _B0CON_FILHIT0_SIZE                                 0x1
7304:          #define _B0CON_FILHIT0_LENGTH                               0x1
7305:          #define _B0CON_FILHIT0_MASK                                 0x1
7306:          #define _B0CON_FILHIT1_POSN                                 0x1
7307:          #define _B0CON_FILHIT1_POSITION                             0x1
7308:          #define _B0CON_FILHIT1_SIZE                                 0x1
7309:          #define _B0CON_FILHIT1_LENGTH                               0x1
7310:          #define _B0CON_FILHIT1_MASK                                 0x2
7311:          #define _B0CON_FILHIT2_POSN                                 0x2
7312:          #define _B0CON_FILHIT2_POSITION                             0x2
7313:          #define _B0CON_FILHIT2_SIZE                                 0x1
7314:          #define _B0CON_FILHIT2_LENGTH                               0x1
7315:          #define _B0CON_FILHIT2_MASK                                 0x4
7316:          #define _B0CON_FILHIT3_POSN                                 0x3
7317:          #define _B0CON_FILHIT3_POSITION                             0x3
7318:          #define _B0CON_FILHIT3_SIZE                                 0x1
7319:          #define _B0CON_FILHIT3_LENGTH                               0x1
7320:          #define _B0CON_FILHIT3_MASK                                 0x8
7321:          #define _B0CON_FILHIT4_POSN                                 0x4
7322:          #define _B0CON_FILHIT4_POSITION                             0x4
7323:          #define _B0CON_FILHIT4_SIZE                                 0x1
7324:          #define _B0CON_FILHIT4_LENGTH                               0x1
7325:          #define _B0CON_FILHIT4_MASK                                 0x10
7326:          #define _B0CON_RXRTRRO_POSN                                 0x5
7327:          #define _B0CON_RXRTRRO_POSITION                             0x5
7328:          #define _B0CON_RXRTRRO_SIZE                                 0x1
7329:          #define _B0CON_RXRTRRO_LENGTH                               0x1
7330:          #define _B0CON_RXRTRRO_MASK                                 0x20
7331:          #define _B0CON_RXM1_POSN                                    0x6
7332:          #define _B0CON_RXM1_POSITION                                0x6
7333:          #define _B0CON_RXM1_SIZE                                    0x1
7334:          #define _B0CON_RXM1_LENGTH                                  0x1
7335:          #define _B0CON_RXM1_MASK                                    0x40
7336:          #define _B0CON_RXFUL_POSN                                   0x7
7337:          #define _B0CON_RXFUL_POSITION                               0x7
7338:          #define _B0CON_RXFUL_SIZE                                   0x1
7339:          #define _B0CON_RXFUL_LENGTH                                 0x1
7340:          #define _B0CON_RXFUL_MASK                                   0x80
7341:          #define _B0CON_TXPRI0_POSN                                  0x0
7342:          #define _B0CON_TXPRI0_POSITION                              0x0
7343:          #define _B0CON_TXPRI0_SIZE                                  0x1
7344:          #define _B0CON_TXPRI0_LENGTH                                0x1
7345:          #define _B0CON_TXPRI0_MASK                                  0x1
7346:          #define _B0CON_TXPRI1_POSN                                  0x1
7347:          #define _B0CON_TXPRI1_POSITION                              0x1
7348:          #define _B0CON_TXPRI1_SIZE                                  0x1
7349:          #define _B0CON_TXPRI1_LENGTH                                0x1
7350:          #define _B0CON_TXPRI1_MASK                                  0x2
7351:          #define _B0CON_RTREN_POSN                                   0x2
7352:          #define _B0CON_RTREN_POSITION                               0x2
7353:          #define _B0CON_RTREN_SIZE                                   0x1
7354:          #define _B0CON_RTREN_LENGTH                                 0x1
7355:          #define _B0CON_RTREN_MASK                                   0x4
7356:          #define _B0CON_TXREQ_POSN                                   0x3
7357:          #define _B0CON_TXREQ_POSITION                               0x3
7358:          #define _B0CON_TXREQ_SIZE                                   0x1
7359:          #define _B0CON_TXREQ_LENGTH                                 0x1
7360:          #define _B0CON_TXREQ_MASK                                   0x8
7361:          #define _B0CON_TXERR_POSN                                   0x4
7362:          #define _B0CON_TXERR_POSITION                               0x4
7363:          #define _B0CON_TXERR_SIZE                                   0x1
7364:          #define _B0CON_TXERR_LENGTH                                 0x1
7365:          #define _B0CON_TXERR_MASK                                   0x10
7366:          #define _B0CON_TXLARB_POSN                                  0x5
7367:          #define _B0CON_TXLARB_POSITION                              0x5
7368:          #define _B0CON_TXLARB_SIZE                                  0x1
7369:          #define _B0CON_TXLARB_LENGTH                                0x1
7370:          #define _B0CON_TXLARB_MASK                                  0x20
7371:          #define _B0CON_TXABT_POSN                                   0x6
7372:          #define _B0CON_TXABT_POSITION                               0x6
7373:          #define _B0CON_TXABT_SIZE                                   0x1
7374:          #define _B0CON_TXABT_LENGTH                                 0x1
7375:          #define _B0CON_TXABT_MASK                                   0x40
7376:          #define _B0CON_TXBIF_POSN                                   0x7
7377:          #define _B0CON_TXBIF_POSITION                               0x7
7378:          #define _B0CON_TXBIF_SIZE                                   0x1
7379:          #define _B0CON_TXBIF_LENGTH                                 0x1
7380:          #define _B0CON_TXBIF_MASK                                   0x80
7381:          #define _B0CON_B0FILHIT0_POSN                               0x0
7382:          #define _B0CON_B0FILHIT0_POSITION                           0x0
7383:          #define _B0CON_B0FILHIT0_SIZE                               0x1
7384:          #define _B0CON_B0FILHIT0_LENGTH                             0x1
7385:          #define _B0CON_B0FILHIT0_MASK                               0x1
7386:          #define _B0CON_B0FILHIT1_POSN                               0x1
7387:          #define _B0CON_B0FILHIT1_POSITION                           0x1
7388:          #define _B0CON_B0FILHIT1_SIZE                               0x1
7389:          #define _B0CON_B0FILHIT1_LENGTH                             0x1
7390:          #define _B0CON_B0FILHIT1_MASK                               0x2
7391:          #define _B0CON_B0FILHIT2_POSN                               0x2
7392:          #define _B0CON_B0FILHIT2_POSITION                           0x2
7393:          #define _B0CON_B0FILHIT2_SIZE                               0x1
7394:          #define _B0CON_B0FILHIT2_LENGTH                             0x1
7395:          #define _B0CON_B0FILHIT2_MASK                               0x4
7396:          #define _B0CON_B0FILHIT3_POSN                               0x3
7397:          #define _B0CON_B0FILHIT3_POSITION                           0x3
7398:          #define _B0CON_B0FILHIT3_SIZE                               0x1
7399:          #define _B0CON_B0FILHIT3_LENGTH                             0x1
7400:          #define _B0CON_B0FILHIT3_MASK                               0x8
7401:          #define _B0CON_B0FILHIT4_POSN                               0x4
7402:          #define _B0CON_B0FILHIT4_POSITION                           0x4
7403:          #define _B0CON_B0FILHIT4_SIZE                               0x1
7404:          #define _B0CON_B0FILHIT4_LENGTH                             0x1
7405:          #define _B0CON_B0FILHIT4_MASK                               0x10
7406:          #define _B0CON_B0RTREN_POSN                                 0x2
7407:          #define _B0CON_B0RTREN_POSITION                             0x2
7408:          #define _B0CON_B0RTREN_SIZE                                 0x1
7409:          #define _B0CON_B0RTREN_LENGTH                               0x1
7410:          #define _B0CON_B0RTREN_MASK                                 0x4
7411:          #define _B0CON_B0RTRRO_POSN                                 0x5
7412:          #define _B0CON_B0RTRRO_POSITION                             0x5
7413:          #define _B0CON_B0RTRRO_SIZE                                 0x1
7414:          #define _B0CON_B0RTRRO_LENGTH                               0x1
7415:          #define _B0CON_B0RTRRO_MASK                                 0x20
7416:          #define _B0CON_B0RXFUL_POSN                                 0x7
7417:          #define _B0CON_B0RXFUL_POSITION                             0x7
7418:          #define _B0CON_B0RXFUL_SIZE                                 0x1
7419:          #define _B0CON_B0RXFUL_LENGTH                               0x1
7420:          #define _B0CON_B0RXFUL_MASK                                 0x80
7421:          #define _B0CON_B0RXM1_POSN                                  0x6
7422:          #define _B0CON_B0RXM1_POSITION                              0x6
7423:          #define _B0CON_B0RXM1_SIZE                                  0x1
7424:          #define _B0CON_B0RXM1_LENGTH                                0x1
7425:          #define _B0CON_B0RXM1_MASK                                  0x40
7426:          #define _B0CON_B0TXABT_POSN                                 0x6
7427:          #define _B0CON_B0TXABT_POSITION                             0x6
7428:          #define _B0CON_B0TXABT_SIZE                                 0x1
7429:          #define _B0CON_B0TXABT_LENGTH                               0x1
7430:          #define _B0CON_B0TXABT_MASK                                 0x40
7431:          #define _B0CON_B0TXB3IF_POSN                                0x7
7432:          #define _B0CON_B0TXB3IF_POSITION                            0x7
7433:          #define _B0CON_B0TXB3IF_SIZE                                0x1
7434:          #define _B0CON_B0TXB3IF_LENGTH                              0x1
7435:          #define _B0CON_B0TXB3IF_MASK                                0x80
7436:          #define _B0CON_B0TXERR_POSN                                 0x4
7437:          #define _B0CON_B0TXERR_POSITION                             0x4
7438:          #define _B0CON_B0TXERR_SIZE                                 0x1
7439:          #define _B0CON_B0TXERR_LENGTH                               0x1
7440:          #define _B0CON_B0TXERR_MASK                                 0x10
7441:          #define _B0CON_B0TXLARB_POSN                                0x5
7442:          #define _B0CON_B0TXLARB_POSITION                            0x5
7443:          #define _B0CON_B0TXLARB_SIZE                                0x1
7444:          #define _B0CON_B0TXLARB_LENGTH                              0x1
7445:          #define _B0CON_B0TXLARB_MASK                                0x20
7446:          #define _B0CON_B0TXPRI0_POSN                                0x0
7447:          #define _B0CON_B0TXPRI0_POSITION                            0x0
7448:          #define _B0CON_B0TXPRI0_SIZE                                0x1
7449:          #define _B0CON_B0TXPRI0_LENGTH                              0x1
7450:          #define _B0CON_B0TXPRI0_MASK                                0x1
7451:          #define _B0CON_B0TXPRI1_POSN                                0x1
7452:          #define _B0CON_B0TXPRI1_POSITION                            0x1
7453:          #define _B0CON_B0TXPRI1_SIZE                                0x1
7454:          #define _B0CON_B0TXPRI1_LENGTH                              0x1
7455:          #define _B0CON_B0TXPRI1_MASK                                0x2
7456:          #define _B0CON_B0TXREQ_POSN                                 0x3
7457:          #define _B0CON_B0TXREQ_POSITION                             0x3
7458:          #define _B0CON_B0TXREQ_SIZE                                 0x1
7459:          #define _B0CON_B0TXREQ_LENGTH                               0x1
7460:          #define _B0CON_B0TXREQ_MASK                                 0x8
7461:          
7462:          // Register: B0SIDH
7463:          extern volatile unsigned char           B0SIDH              @ 0xE81;
7464:          #ifndef _LIB_BUILD
7465:          asm("B0SIDH equ 0E81h");
7466:          #endif
7467:          // bitfield definitions
7468:          typedef union {
7469:              struct {
7470:                  unsigned SID                    :8;
7471:              };
7472:              struct {
7473:                  unsigned SID3                   :1;
7474:                  unsigned SID4                   :1;
7475:                  unsigned SID5                   :1;
7476:                  unsigned SID6                   :1;
7477:                  unsigned SID7                   :1;
7478:                  unsigned SID8                   :1;
7479:                  unsigned SID9                   :1;
7480:                  unsigned SID10                  :1;
7481:              };
7482:              struct {
7483:                  unsigned                        :7;
7484:                  unsigned B0SID10                :1;
7485:              };
7486:              struct {
7487:                  unsigned B0SID3                 :1;
7488:              };
7489:              struct {
7490:                  unsigned                        :1;
7491:                  unsigned B0SID4                 :1;
7492:              };
7493:              struct {
7494:                  unsigned                        :2;
7495:                  unsigned B0SID5                 :1;
7496:              };
7497:              struct {
7498:                  unsigned                        :3;
7499:                  unsigned B0SID6                 :1;
7500:              };
7501:              struct {
7502:                  unsigned                        :4;
7503:                  unsigned B0SID7                 :1;
7504:              };
7505:              struct {
7506:                  unsigned                        :5;
7507:                  unsigned B0SID8                 :1;
7508:              };
7509:              struct {
7510:                  unsigned                        :6;
7511:                  unsigned B0SID9                 :1;
7512:              };
7513:          } B0SIDHbits_t;
7514:          extern volatile B0SIDHbits_t B0SIDHbits @ 0xE81;
7515:          // bitfield macros
7516:          #define _B0SIDH_SID_POSN                                    0x0
7517:          #define _B0SIDH_SID_POSITION                                0x0
7518:          #define _B0SIDH_SID_SIZE                                    0x8
7519:          #define _B0SIDH_SID_LENGTH                                  0x8
7520:          #define _B0SIDH_SID_MASK                                    0xFF
7521:          #define _B0SIDH_SID3_POSN                                   0x0
7522:          #define _B0SIDH_SID3_POSITION                               0x0
7523:          #define _B0SIDH_SID3_SIZE                                   0x1
7524:          #define _B0SIDH_SID3_LENGTH                                 0x1
7525:          #define _B0SIDH_SID3_MASK                                   0x1
7526:          #define _B0SIDH_SID4_POSN                                   0x1
7527:          #define _B0SIDH_SID4_POSITION                               0x1
7528:          #define _B0SIDH_SID4_SIZE                                   0x1
7529:          #define _B0SIDH_SID4_LENGTH                                 0x1
7530:          #define _B0SIDH_SID4_MASK                                   0x2
7531:          #define _B0SIDH_SID5_POSN                                   0x2
7532:          #define _B0SIDH_SID5_POSITION                               0x2
7533:          #define _B0SIDH_SID5_SIZE                                   0x1
7534:          #define _B0SIDH_SID5_LENGTH                                 0x1
7535:          #define _B0SIDH_SID5_MASK                                   0x4
7536:          #define _B0SIDH_SID6_POSN                                   0x3
7537:          #define _B0SIDH_SID6_POSITION                               0x3
7538:          #define _B0SIDH_SID6_SIZE                                   0x1
7539:          #define _B0SIDH_SID6_LENGTH                                 0x1
7540:          #define _B0SIDH_SID6_MASK                                   0x8
7541:          #define _B0SIDH_SID7_POSN                                   0x4
7542:          #define _B0SIDH_SID7_POSITION                               0x4
7543:          #define _B0SIDH_SID7_SIZE                                   0x1
7544:          #define _B0SIDH_SID7_LENGTH                                 0x1
7545:          #define _B0SIDH_SID7_MASK                                   0x10
7546:          #define _B0SIDH_SID8_POSN                                   0x5
7547:          #define _B0SIDH_SID8_POSITION                               0x5
7548:          #define _B0SIDH_SID8_SIZE                                   0x1
7549:          #define _B0SIDH_SID8_LENGTH                                 0x1
7550:          #define _B0SIDH_SID8_MASK                                   0x20
7551:          #define _B0SIDH_SID9_POSN                                   0x6
7552:          #define _B0SIDH_SID9_POSITION                               0x6
7553:          #define _B0SIDH_SID9_SIZE                                   0x1
7554:          #define _B0SIDH_SID9_LENGTH                                 0x1
7555:          #define _B0SIDH_SID9_MASK                                   0x40
7556:          #define _B0SIDH_SID10_POSN                                  0x7
7557:          #define _B0SIDH_SID10_POSITION                              0x7
7558:          #define _B0SIDH_SID10_SIZE                                  0x1
7559:          #define _B0SIDH_SID10_LENGTH                                0x1
7560:          #define _B0SIDH_SID10_MASK                                  0x80
7561:          #define _B0SIDH_B0SID10_POSN                                0x7
7562:          #define _B0SIDH_B0SID10_POSITION                            0x7
7563:          #define _B0SIDH_B0SID10_SIZE                                0x1
7564:          #define _B0SIDH_B0SID10_LENGTH                              0x1
7565:          #define _B0SIDH_B0SID10_MASK                                0x80
7566:          #define _B0SIDH_B0SID3_POSN                                 0x0
7567:          #define _B0SIDH_B0SID3_POSITION                             0x0
7568:          #define _B0SIDH_B0SID3_SIZE                                 0x1
7569:          #define _B0SIDH_B0SID3_LENGTH                               0x1
7570:          #define _B0SIDH_B0SID3_MASK                                 0x1
7571:          #define _B0SIDH_B0SID4_POSN                                 0x1
7572:          #define _B0SIDH_B0SID4_POSITION                             0x1
7573:          #define _B0SIDH_B0SID4_SIZE                                 0x1
7574:          #define _B0SIDH_B0SID4_LENGTH                               0x1
7575:          #define _B0SIDH_B0SID4_MASK                                 0x2
7576:          #define _B0SIDH_B0SID5_POSN                                 0x2
7577:          #define _B0SIDH_B0SID5_POSITION                             0x2
7578:          #define _B0SIDH_B0SID5_SIZE                                 0x1
7579:          #define _B0SIDH_B0SID5_LENGTH                               0x1
7580:          #define _B0SIDH_B0SID5_MASK                                 0x4
7581:          #define _B0SIDH_B0SID6_POSN                                 0x3
7582:          #define _B0SIDH_B0SID6_POSITION                             0x3
7583:          #define _B0SIDH_B0SID6_SIZE                                 0x1
7584:          #define _B0SIDH_B0SID6_LENGTH                               0x1
7585:          #define _B0SIDH_B0SID6_MASK                                 0x8
7586:          #define _B0SIDH_B0SID7_POSN                                 0x4
7587:          #define _B0SIDH_B0SID7_POSITION                             0x4
7588:          #define _B0SIDH_B0SID7_SIZE                                 0x1
7589:          #define _B0SIDH_B0SID7_LENGTH                               0x1
7590:          #define _B0SIDH_B0SID7_MASK                                 0x10
7591:          #define _B0SIDH_B0SID8_POSN                                 0x5
7592:          #define _B0SIDH_B0SID8_POSITION                             0x5
7593:          #define _B0SIDH_B0SID8_SIZE                                 0x1
7594:          #define _B0SIDH_B0SID8_LENGTH                               0x1
7595:          #define _B0SIDH_B0SID8_MASK                                 0x20
7596:          #define _B0SIDH_B0SID9_POSN                                 0x6
7597:          #define _B0SIDH_B0SID9_POSITION                             0x6
7598:          #define _B0SIDH_B0SID9_SIZE                                 0x1
7599:          #define _B0SIDH_B0SID9_LENGTH                               0x1
7600:          #define _B0SIDH_B0SID9_MASK                                 0x40
7601:          
7602:          // Register: B0SIDL
7603:          extern volatile unsigned char           B0SIDL              @ 0xE82;
7604:          #ifndef _LIB_BUILD
7605:          asm("B0SIDL equ 0E82h");
7606:          #endif
7607:          // bitfield definitions
7608:          typedef union {
7609:              struct {
7610:                  unsigned EID                    :2;
7611:                  unsigned                        :1;
7612:                  unsigned EXIDE                  :1;
7613:                  unsigned SRR                    :1;
7614:                  unsigned SID                    :3;
7615:              };
7616:              struct {
7617:                  unsigned EID16                  :1;
7618:                  unsigned EID17                  :1;
7619:                  unsigned                        :3;
7620:                  unsigned SID0                   :1;
7621:                  unsigned SID1                   :1;
7622:                  unsigned SID2                   :1;
7623:              };
7624:              struct {
7625:                  unsigned B0EID16                :1;
7626:              };
7627:              struct {
7628:                  unsigned                        :1;
7629:                  unsigned B0EID17                :1;
7630:              };
7631:              struct {
7632:                  unsigned                        :3;
7633:                  unsigned B0EXID                 :1;
7634:              };
7635:              struct {
7636:                  unsigned                        :5;
7637:                  unsigned B0SID0                 :1;
7638:              };
7639:              struct {
7640:                  unsigned                        :6;
7641:                  unsigned B0SID1                 :1;
7642:              };
7643:              struct {
7644:                  unsigned                        :7;
7645:                  unsigned B0SID2                 :1;
7646:              };
7647:              struct {
7648:                  unsigned                        :4;
7649:                  unsigned B0SRR                  :1;
7650:              };
7651:          } B0SIDLbits_t;
7652:          extern volatile B0SIDLbits_t B0SIDLbits @ 0xE82;
7653:          // bitfield macros
7654:          #define _B0SIDL_EID_POSN                                    0x0
7655:          #define _B0SIDL_EID_POSITION                                0x0
7656:          #define _B0SIDL_EID_SIZE                                    0x2
7657:          #define _B0SIDL_EID_LENGTH                                  0x2
7658:          #define _B0SIDL_EID_MASK                                    0x3
7659:          #define _B0SIDL_EXIDE_POSN                                  0x3
7660:          #define _B0SIDL_EXIDE_POSITION                              0x3
7661:          #define _B0SIDL_EXIDE_SIZE                                  0x1
7662:          #define _B0SIDL_EXIDE_LENGTH                                0x1
7663:          #define _B0SIDL_EXIDE_MASK                                  0x8
7664:          #define _B0SIDL_SRR_POSN                                    0x4
7665:          #define _B0SIDL_SRR_POSITION                                0x4
7666:          #define _B0SIDL_SRR_SIZE                                    0x1
7667:          #define _B0SIDL_SRR_LENGTH                                  0x1
7668:          #define _B0SIDL_SRR_MASK                                    0x10
7669:          #define _B0SIDL_SID_POSN                                    0x5
7670:          #define _B0SIDL_SID_POSITION                                0x5
7671:          #define _B0SIDL_SID_SIZE                                    0x3
7672:          #define _B0SIDL_SID_LENGTH                                  0x3
7673:          #define _B0SIDL_SID_MASK                                    0xE0
7674:          #define _B0SIDL_EID16_POSN                                  0x0
7675:          #define _B0SIDL_EID16_POSITION                              0x0
7676:          #define _B0SIDL_EID16_SIZE                                  0x1
7677:          #define _B0SIDL_EID16_LENGTH                                0x1
7678:          #define _B0SIDL_EID16_MASK                                  0x1
7679:          #define _B0SIDL_EID17_POSN                                  0x1
7680:          #define _B0SIDL_EID17_POSITION                              0x1
7681:          #define _B0SIDL_EID17_SIZE                                  0x1
7682:          #define _B0SIDL_EID17_LENGTH                                0x1
7683:          #define _B0SIDL_EID17_MASK                                  0x2
7684:          #define _B0SIDL_SID0_POSN                                   0x5
7685:          #define _B0SIDL_SID0_POSITION                               0x5
7686:          #define _B0SIDL_SID0_SIZE                                   0x1
7687:          #define _B0SIDL_SID0_LENGTH                                 0x1
7688:          #define _B0SIDL_SID0_MASK                                   0x20
7689:          #define _B0SIDL_SID1_POSN                                   0x6
7690:          #define _B0SIDL_SID1_POSITION                               0x6
7691:          #define _B0SIDL_SID1_SIZE                                   0x1
7692:          #define _B0SIDL_SID1_LENGTH                                 0x1
7693:          #define _B0SIDL_SID1_MASK                                   0x40
7694:          #define _B0SIDL_SID2_POSN                                   0x7
7695:          #define _B0SIDL_SID2_POSITION                               0x7
7696:          #define _B0SIDL_SID2_SIZE                                   0x1
7697:          #define _B0SIDL_SID2_LENGTH                                 0x1
7698:          #define _B0SIDL_SID2_MASK                                   0x80
7699:          #define _B0SIDL_B0EID16_POSN                                0x0
7700:          #define _B0SIDL_B0EID16_POSITION                            0x0
7701:          #define _B0SIDL_B0EID16_SIZE                                0x1
7702:          #define _B0SIDL_B0EID16_LENGTH                              0x1
7703:          #define _B0SIDL_B0EID16_MASK                                0x1
7704:          #define _B0SIDL_B0EID17_POSN                                0x1
7705:          #define _B0SIDL_B0EID17_POSITION                            0x1
7706:          #define _B0SIDL_B0EID17_SIZE                                0x1
7707:          #define _B0SIDL_B0EID17_LENGTH                              0x1
7708:          #define _B0SIDL_B0EID17_MASK                                0x2
7709:          #define _B0SIDL_B0EXID_POSN                                 0x3
7710:          #define _B0SIDL_B0EXID_POSITION                             0x3
7711:          #define _B0SIDL_B0EXID_SIZE                                 0x1
7712:          #define _B0SIDL_B0EXID_LENGTH                               0x1
7713:          #define _B0SIDL_B0EXID_MASK                                 0x8
7714:          #define _B0SIDL_B0SID0_POSN                                 0x5
7715:          #define _B0SIDL_B0SID0_POSITION                             0x5
7716:          #define _B0SIDL_B0SID0_SIZE                                 0x1
7717:          #define _B0SIDL_B0SID0_LENGTH                               0x1
7718:          #define _B0SIDL_B0SID0_MASK                                 0x20
7719:          #define _B0SIDL_B0SID1_POSN                                 0x6
7720:          #define _B0SIDL_B0SID1_POSITION                             0x6
7721:          #define _B0SIDL_B0SID1_SIZE                                 0x1
7722:          #define _B0SIDL_B0SID1_LENGTH                               0x1
7723:          #define _B0SIDL_B0SID1_MASK                                 0x40
7724:          #define _B0SIDL_B0SID2_POSN                                 0x7
7725:          #define _B0SIDL_B0SID2_POSITION                             0x7
7726:          #define _B0SIDL_B0SID2_SIZE                                 0x1
7727:          #define _B0SIDL_B0SID2_LENGTH                               0x1
7728:          #define _B0SIDL_B0SID2_MASK                                 0x80
7729:          #define _B0SIDL_B0SRR_POSN                                  0x4
7730:          #define _B0SIDL_B0SRR_POSITION                              0x4
7731:          #define _B0SIDL_B0SRR_SIZE                                  0x1
7732:          #define _B0SIDL_B0SRR_LENGTH                                0x1
7733:          #define _B0SIDL_B0SRR_MASK                                  0x10
7734:          
7735:          // Register: B0EIDH
7736:          extern volatile unsigned char           B0EIDH              @ 0xE83;
7737:          #ifndef _LIB_BUILD
7738:          asm("B0EIDH equ 0E83h");
7739:          #endif
7740:          // bitfield definitions
7741:          typedef union {
7742:              struct {
7743:                  unsigned EID                    :8;
7744:              };
7745:              struct {
7746:                  unsigned EID8                   :1;
7747:                  unsigned EID9                   :1;
7748:                  unsigned EID10                  :1;
7749:                  unsigned EID11                  :1;
7750:                  unsigned EID12                  :1;
7751:                  unsigned EID13                  :1;
7752:                  unsigned EID14                  :1;
7753:                  unsigned EID15                  :1;
7754:              };
7755:              struct {
7756:                  unsigned                        :2;
7757:                  unsigned B0EID10                :1;
7758:              };
7759:              struct {
7760:                  unsigned                        :3;
7761:                  unsigned B0EID11                :1;
7762:              };
7763:              struct {
7764:                  unsigned                        :4;
7765:                  unsigned B0EID12                :1;
7766:              };
7767:              struct {
7768:                  unsigned                        :5;
7769:                  unsigned B0EID13                :1;
7770:              };
7771:              struct {
7772:                  unsigned                        :6;
7773:                  unsigned B0EID14                :1;
7774:              };
7775:              struct {
7776:                  unsigned                        :7;
7777:                  unsigned B0EID15                :1;
7778:              };
7779:              struct {
7780:                  unsigned B0EID8                 :1;
7781:              };
7782:              struct {
7783:                  unsigned                        :1;
7784:                  unsigned B0EID9                 :1;
7785:              };
7786:          } B0EIDHbits_t;
7787:          extern volatile B0EIDHbits_t B0EIDHbits @ 0xE83;
7788:          // bitfield macros
7789:          #define _B0EIDH_EID_POSN                                    0x0
7790:          #define _B0EIDH_EID_POSITION                                0x0
7791:          #define _B0EIDH_EID_SIZE                                    0x8
7792:          #define _B0EIDH_EID_LENGTH                                  0x8
7793:          #define _B0EIDH_EID_MASK                                    0xFF
7794:          #define _B0EIDH_EID8_POSN                                   0x0
7795:          #define _B0EIDH_EID8_POSITION                               0x0
7796:          #define _B0EIDH_EID8_SIZE                                   0x1
7797:          #define _B0EIDH_EID8_LENGTH                                 0x1
7798:          #define _B0EIDH_EID8_MASK                                   0x1
7799:          #define _B0EIDH_EID9_POSN                                   0x1
7800:          #define _B0EIDH_EID9_POSITION                               0x1
7801:          #define _B0EIDH_EID9_SIZE                                   0x1
7802:          #define _B0EIDH_EID9_LENGTH                                 0x1
7803:          #define _B0EIDH_EID9_MASK                                   0x2
7804:          #define _B0EIDH_EID10_POSN                                  0x2
7805:          #define _B0EIDH_EID10_POSITION                              0x2
7806:          #define _B0EIDH_EID10_SIZE                                  0x1
7807:          #define _B0EIDH_EID10_LENGTH                                0x1
7808:          #define _B0EIDH_EID10_MASK                                  0x4
7809:          #define _B0EIDH_EID11_POSN                                  0x3
7810:          #define _B0EIDH_EID11_POSITION                              0x3
7811:          #define _B0EIDH_EID11_SIZE                                  0x1
7812:          #define _B0EIDH_EID11_LENGTH                                0x1
7813:          #define _B0EIDH_EID11_MASK                                  0x8
7814:          #define _B0EIDH_EID12_POSN                                  0x4
7815:          #define _B0EIDH_EID12_POSITION                              0x4
7816:          #define _B0EIDH_EID12_SIZE                                  0x1
7817:          #define _B0EIDH_EID12_LENGTH                                0x1
7818:          #define _B0EIDH_EID12_MASK                                  0x10
7819:          #define _B0EIDH_EID13_POSN                                  0x5
7820:          #define _B0EIDH_EID13_POSITION                              0x5
7821:          #define _B0EIDH_EID13_SIZE                                  0x1
7822:          #define _B0EIDH_EID13_LENGTH                                0x1
7823:          #define _B0EIDH_EID13_MASK                                  0x20
7824:          #define _B0EIDH_EID14_POSN                                  0x6
7825:          #define _B0EIDH_EID14_POSITION                              0x6
7826:          #define _B0EIDH_EID14_SIZE                                  0x1
7827:          #define _B0EIDH_EID14_LENGTH                                0x1
7828:          #define _B0EIDH_EID14_MASK                                  0x40
7829:          #define _B0EIDH_EID15_POSN                                  0x7
7830:          #define _B0EIDH_EID15_POSITION                              0x7
7831:          #define _B0EIDH_EID15_SIZE                                  0x1
7832:          #define _B0EIDH_EID15_LENGTH                                0x1
7833:          #define _B0EIDH_EID15_MASK                                  0x80
7834:          #define _B0EIDH_B0EID10_POSN                                0x2
7835:          #define _B0EIDH_B0EID10_POSITION                            0x2
7836:          #define _B0EIDH_B0EID10_SIZE                                0x1
7837:          #define _B0EIDH_B0EID10_LENGTH                              0x1
7838:          #define _B0EIDH_B0EID10_MASK                                0x4
7839:          #define _B0EIDH_B0EID11_POSN                                0x3
7840:          #define _B0EIDH_B0EID11_POSITION                            0x3
7841:          #define _B0EIDH_B0EID11_SIZE                                0x1
7842:          #define _B0EIDH_B0EID11_LENGTH                              0x1
7843:          #define _B0EIDH_B0EID11_MASK                                0x8
7844:          #define _B0EIDH_B0EID12_POSN                                0x4
7845:          #define _B0EIDH_B0EID12_POSITION                            0x4
7846:          #define _B0EIDH_B0EID12_SIZE                                0x1
7847:          #define _B0EIDH_B0EID12_LENGTH                              0x1
7848:          #define _B0EIDH_B0EID12_MASK                                0x10
7849:          #define _B0EIDH_B0EID13_POSN                                0x5
7850:          #define _B0EIDH_B0EID13_POSITION                            0x5
7851:          #define _B0EIDH_B0EID13_SIZE                                0x1
7852:          #define _B0EIDH_B0EID13_LENGTH                              0x1
7853:          #define _B0EIDH_B0EID13_MASK                                0x20
7854:          #define _B0EIDH_B0EID14_POSN                                0x6
7855:          #define _B0EIDH_B0EID14_POSITION                            0x6
7856:          #define _B0EIDH_B0EID14_SIZE                                0x1
7857:          #define _B0EIDH_B0EID14_LENGTH                              0x1
7858:          #define _B0EIDH_B0EID14_MASK                                0x40
7859:          #define _B0EIDH_B0EID15_POSN                                0x7
7860:          #define _B0EIDH_B0EID15_POSITION                            0x7
7861:          #define _B0EIDH_B0EID15_SIZE                                0x1
7862:          #define _B0EIDH_B0EID15_LENGTH                              0x1
7863:          #define _B0EIDH_B0EID15_MASK                                0x80
7864:          #define _B0EIDH_B0EID8_POSN                                 0x0
7865:          #define _B0EIDH_B0EID8_POSITION                             0x0
7866:          #define _B0EIDH_B0EID8_SIZE                                 0x1
7867:          #define _B0EIDH_B0EID8_LENGTH                               0x1
7868:          #define _B0EIDH_B0EID8_MASK                                 0x1
7869:          #define _B0EIDH_B0EID9_POSN                                 0x1
7870:          #define _B0EIDH_B0EID9_POSITION                             0x1
7871:          #define _B0EIDH_B0EID9_SIZE                                 0x1
7872:          #define _B0EIDH_B0EID9_LENGTH                               0x1
7873:          #define _B0EIDH_B0EID9_MASK                                 0x2
7874:          
7875:          // Register: B0EIDL
7876:          extern volatile unsigned char           B0EIDL              @ 0xE84;
7877:          #ifndef _LIB_BUILD
7878:          asm("B0EIDL equ 0E84h");
7879:          #endif
7880:          // bitfield definitions
7881:          typedef union {
7882:              struct {
7883:                  unsigned EID                    :8;
7884:              };
7885:              struct {
7886:                  unsigned EID0                   :1;
7887:                  unsigned EID1                   :1;
7888:                  unsigned EID2                   :1;
7889:                  unsigned EID3                   :1;
7890:                  unsigned EID4                   :1;
7891:                  unsigned EID5                   :1;
7892:                  unsigned EID6                   :1;
7893:                  unsigned EID7                   :1;
7894:              };
7895:              struct {
7896:                  unsigned B0EID0                 :1;
7897:              };
7898:              struct {
7899:                  unsigned                        :1;
7900:                  unsigned B0EID1                 :1;
7901:              };
7902:              struct {
7903:                  unsigned                        :2;
7904:                  unsigned B0EID2                 :1;
7905:              };
7906:              struct {
7907:                  unsigned                        :3;
7908:                  unsigned B0EID3                 :1;
7909:              };
7910:              struct {
7911:                  unsigned                        :4;
7912:                  unsigned B0EID4                 :1;
7913:              };
7914:              struct {
7915:                  unsigned                        :5;
7916:                  unsigned B0EID5                 :1;
7917:              };
7918:              struct {
7919:                  unsigned                        :6;
7920:                  unsigned B0EID6                 :1;
7921:              };
7922:              struct {
7923:                  unsigned                        :7;
7924:                  unsigned B0EID7                 :1;
7925:              };
7926:          } B0EIDLbits_t;
7927:          extern volatile B0EIDLbits_t B0EIDLbits @ 0xE84;
7928:          // bitfield macros
7929:          #define _B0EIDL_EID_POSN                                    0x0
7930:          #define _B0EIDL_EID_POSITION                                0x0
7931:          #define _B0EIDL_EID_SIZE                                    0x8
7932:          #define _B0EIDL_EID_LENGTH                                  0x8
7933:          #define _B0EIDL_EID_MASK                                    0xFF
7934:          #define _B0EIDL_EID0_POSN                                   0x0
7935:          #define _B0EIDL_EID0_POSITION                               0x0
7936:          #define _B0EIDL_EID0_SIZE                                   0x1
7937:          #define _B0EIDL_EID0_LENGTH                                 0x1
7938:          #define _B0EIDL_EID0_MASK                                   0x1
7939:          #define _B0EIDL_EID1_POSN                                   0x1
7940:          #define _B0EIDL_EID1_POSITION                               0x1
7941:          #define _B0EIDL_EID1_SIZE                                   0x1
7942:          #define _B0EIDL_EID1_LENGTH                                 0x1
7943:          #define _B0EIDL_EID1_MASK                                   0x2
7944:          #define _B0EIDL_EID2_POSN                                   0x2
7945:          #define _B0EIDL_EID2_POSITION                               0x2
7946:          #define _B0EIDL_EID2_SIZE                                   0x1
7947:          #define _B0EIDL_EID2_LENGTH                                 0x1
7948:          #define _B0EIDL_EID2_MASK                                   0x4
7949:          #define _B0EIDL_EID3_POSN                                   0x3
7950:          #define _B0EIDL_EID3_POSITION                               0x3
7951:          #define _B0EIDL_EID3_SIZE                                   0x1
7952:          #define _B0EIDL_EID3_LENGTH                                 0x1
7953:          #define _B0EIDL_EID3_MASK                                   0x8
7954:          #define _B0EIDL_EID4_POSN                                   0x4
7955:          #define _B0EIDL_EID4_POSITION                               0x4
7956:          #define _B0EIDL_EID4_SIZE                                   0x1
7957:          #define _B0EIDL_EID4_LENGTH                                 0x1
7958:          #define _B0EIDL_EID4_MASK                                   0x10
7959:          #define _B0EIDL_EID5_POSN                                   0x5
7960:          #define _B0EIDL_EID5_POSITION                               0x5
7961:          #define _B0EIDL_EID5_SIZE                                   0x1
7962:          #define _B0EIDL_EID5_LENGTH                                 0x1
7963:          #define _B0EIDL_EID5_MASK                                   0x20
7964:          #define _B0EIDL_EID6_POSN                                   0x6
7965:          #define _B0EIDL_EID6_POSITION                               0x6
7966:          #define _B0EIDL_EID6_SIZE                                   0x1
7967:          #define _B0EIDL_EID6_LENGTH                                 0x1
7968:          #define _B0EIDL_EID6_MASK                                   0x40
7969:          #define _B0EIDL_EID7_POSN                                   0x7
7970:          #define _B0EIDL_EID7_POSITION                               0x7
7971:          #define _B0EIDL_EID7_SIZE                                   0x1
7972:          #define _B0EIDL_EID7_LENGTH                                 0x1
7973:          #define _B0EIDL_EID7_MASK                                   0x80
7974:          #define _B0EIDL_B0EID0_POSN                                 0x0
7975:          #define _B0EIDL_B0EID0_POSITION                             0x0
7976:          #define _B0EIDL_B0EID0_SIZE                                 0x1
7977:          #define _B0EIDL_B0EID0_LENGTH                               0x1
7978:          #define _B0EIDL_B0EID0_MASK                                 0x1
7979:          #define _B0EIDL_B0EID1_POSN                                 0x1
7980:          #define _B0EIDL_B0EID1_POSITION                             0x1
7981:          #define _B0EIDL_B0EID1_SIZE                                 0x1
7982:          #define _B0EIDL_B0EID1_LENGTH                               0x1
7983:          #define _B0EIDL_B0EID1_MASK                                 0x2
7984:          #define _B0EIDL_B0EID2_POSN                                 0x2
7985:          #define _B0EIDL_B0EID2_POSITION                             0x2
7986:          #define _B0EIDL_B0EID2_SIZE                                 0x1
7987:          #define _B0EIDL_B0EID2_LENGTH                               0x1
7988:          #define _B0EIDL_B0EID2_MASK                                 0x4
7989:          #define _B0EIDL_B0EID3_POSN                                 0x3
7990:          #define _B0EIDL_B0EID3_POSITION                             0x3
7991:          #define _B0EIDL_B0EID3_SIZE                                 0x1
7992:          #define _B0EIDL_B0EID3_LENGTH                               0x1
7993:          #define _B0EIDL_B0EID3_MASK                                 0x8
7994:          #define _B0EIDL_B0EID4_POSN                                 0x4
7995:          #define _B0EIDL_B0EID4_POSITION                             0x4
7996:          #define _B0EIDL_B0EID4_SIZE                                 0x1
7997:          #define _B0EIDL_B0EID4_LENGTH                               0x1
7998:          #define _B0EIDL_B0EID4_MASK                                 0x10
7999:          #define _B0EIDL_B0EID5_POSN                                 0x5
8000:          #define _B0EIDL_B0EID5_POSITION                             0x5
8001:          #define _B0EIDL_B0EID5_SIZE                                 0x1
8002:          #define _B0EIDL_B0EID5_LENGTH                               0x1
8003:          #define _B0EIDL_B0EID5_MASK                                 0x20
8004:          #define _B0EIDL_B0EID6_POSN                                 0x6
8005:          #define _B0EIDL_B0EID6_POSITION                             0x6
8006:          #define _B0EIDL_B0EID6_SIZE                                 0x1
8007:          #define _B0EIDL_B0EID6_LENGTH                               0x1
8008:          #define _B0EIDL_B0EID6_MASK                                 0x40
8009:          #define _B0EIDL_B0EID7_POSN                                 0x7
8010:          #define _B0EIDL_B0EID7_POSITION                             0x7
8011:          #define _B0EIDL_B0EID7_SIZE                                 0x1
8012:          #define _B0EIDL_B0EID7_LENGTH                               0x1
8013:          #define _B0EIDL_B0EID7_MASK                                 0x80
8014:          
8015:          // Register: B0DLC
8016:          extern volatile unsigned char           B0DLC               @ 0xE85;
8017:          #ifndef _LIB_BUILD
8018:          asm("B0DLC equ 0E85h");
8019:          #endif
8020:          // bitfield definitions
8021:          typedef union {
8022:              struct {
8023:                  unsigned DLC                    :4;
8024:                  unsigned RB                     :2;
8025:                  unsigned RXRTR_TXRTR            :1;
8026:              };
8027:              struct {
8028:                  unsigned DLC0                   :1;
8029:                  unsigned DLC1                   :1;
8030:                  unsigned DLC2                   :1;
8031:                  unsigned DLC3                   :1;
8032:                  unsigned RB0                    :1;
8033:                  unsigned RB1                    :1;
8034:                  unsigned RXRTR                  :1;
8035:              };
8036:              struct {
8037:                  unsigned                        :6;
8038:                  unsigned TXRTR                  :1;
8039:              };
8040:              struct {
8041:                  unsigned B0DLC0                 :1;
8042:              };
8043:              struct {
8044:                  unsigned                        :1;
8045:                  unsigned B0DLC1                 :1;
8046:              };
8047:              struct {
8048:                  unsigned                        :2;
8049:                  unsigned B0DLC2                 :1;
8050:              };
8051:              struct {
8052:                  unsigned                        :3;
8053:                  unsigned B0DLC3                 :1;
8054:              };
8055:              struct {
8056:                  unsigned                        :4;
8057:                  unsigned B0RB0                  :1;
8058:              };
8059:              struct {
8060:                  unsigned                        :5;
8061:                  unsigned B0RB1                  :1;
8062:              };
8063:              struct {
8064:                  unsigned                        :6;
8065:                  unsigned B0RXRTR                :1;
8066:              };
8067:          } B0DLCbits_t;
8068:          extern volatile B0DLCbits_t B0DLCbits @ 0xE85;
8069:          // bitfield macros
8070:          #define _B0DLC_DLC_POSN                                     0x0
8071:          #define _B0DLC_DLC_POSITION                                 0x0
8072:          #define _B0DLC_DLC_SIZE                                     0x4
8073:          #define _B0DLC_DLC_LENGTH                                   0x4
8074:          #define _B0DLC_DLC_MASK                                     0xF
8075:          #define _B0DLC_RB_POSN                                      0x4
8076:          #define _B0DLC_RB_POSITION                                  0x4
8077:          #define _B0DLC_RB_SIZE                                      0x2
8078:          #define _B0DLC_RB_LENGTH                                    0x2
8079:          #define _B0DLC_RB_MASK                                      0x30
8080:          #define _B0DLC_RXRTR_TXRTR_POSN                             0x6
8081:          #define _B0DLC_RXRTR_TXRTR_POSITION                         0x6
8082:          #define _B0DLC_RXRTR_TXRTR_SIZE                             0x1
8083:          #define _B0DLC_RXRTR_TXRTR_LENGTH                           0x1
8084:          #define _B0DLC_RXRTR_TXRTR_MASK                             0x40
8085:          #define _B0DLC_DLC0_POSN                                    0x0
8086:          #define _B0DLC_DLC0_POSITION                                0x0
8087:          #define _B0DLC_DLC0_SIZE                                    0x1
8088:          #define _B0DLC_DLC0_LENGTH                                  0x1
8089:          #define _B0DLC_DLC0_MASK                                    0x1
8090:          #define _B0DLC_DLC1_POSN                                    0x1
8091:          #define _B0DLC_DLC1_POSITION                                0x1
8092:          #define _B0DLC_DLC1_SIZE                                    0x1
8093:          #define _B0DLC_DLC1_LENGTH                                  0x1
8094:          #define _B0DLC_DLC1_MASK                                    0x2
8095:          #define _B0DLC_DLC2_POSN                                    0x2
8096:          #define _B0DLC_DLC2_POSITION                                0x2
8097:          #define _B0DLC_DLC2_SIZE                                    0x1
8098:          #define _B0DLC_DLC2_LENGTH                                  0x1
8099:          #define _B0DLC_DLC2_MASK                                    0x4
8100:          #define _B0DLC_DLC3_POSN                                    0x3
8101:          #define _B0DLC_DLC3_POSITION                                0x3
8102:          #define _B0DLC_DLC3_SIZE                                    0x1
8103:          #define _B0DLC_DLC3_LENGTH                                  0x1
8104:          #define _B0DLC_DLC3_MASK                                    0x8
8105:          #define _B0DLC_RB0_POSN                                     0x4
8106:          #define _B0DLC_RB0_POSITION                                 0x4
8107:          #define _B0DLC_RB0_SIZE                                     0x1
8108:          #define _B0DLC_RB0_LENGTH                                   0x1
8109:          #define _B0DLC_RB0_MASK                                     0x10
8110:          #define _B0DLC_RB1_POSN                                     0x5
8111:          #define _B0DLC_RB1_POSITION                                 0x5
8112:          #define _B0DLC_RB1_SIZE                                     0x1
8113:          #define _B0DLC_RB1_LENGTH                                   0x1
8114:          #define _B0DLC_RB1_MASK                                     0x20
8115:          #define _B0DLC_RXRTR_POSN                                   0x6
8116:          #define _B0DLC_RXRTR_POSITION                               0x6
8117:          #define _B0DLC_RXRTR_SIZE                                   0x1
8118:          #define _B0DLC_RXRTR_LENGTH                                 0x1
8119:          #define _B0DLC_RXRTR_MASK                                   0x40
8120:          #define _B0DLC_TXRTR_POSN                                   0x6
8121:          #define _B0DLC_TXRTR_POSITION                               0x6
8122:          #define _B0DLC_TXRTR_SIZE                                   0x1
8123:          #define _B0DLC_TXRTR_LENGTH                                 0x1
8124:          #define _B0DLC_TXRTR_MASK                                   0x40
8125:          #define _B0DLC_B0DLC0_POSN                                  0x0
8126:          #define _B0DLC_B0DLC0_POSITION                              0x0
8127:          #define _B0DLC_B0DLC0_SIZE                                  0x1
8128:          #define _B0DLC_B0DLC0_LENGTH                                0x1
8129:          #define _B0DLC_B0DLC0_MASK                                  0x1
8130:          #define _B0DLC_B0DLC1_POSN                                  0x1
8131:          #define _B0DLC_B0DLC1_POSITION                              0x1
8132:          #define _B0DLC_B0DLC1_SIZE                                  0x1
8133:          #define _B0DLC_B0DLC1_LENGTH                                0x1
8134:          #define _B0DLC_B0DLC1_MASK                                  0x2
8135:          #define _B0DLC_B0DLC2_POSN                                  0x2
8136:          #define _B0DLC_B0DLC2_POSITION                              0x2
8137:          #define _B0DLC_B0DLC2_SIZE                                  0x1
8138:          #define _B0DLC_B0DLC2_LENGTH                                0x1
8139:          #define _B0DLC_B0DLC2_MASK                                  0x4
8140:          #define _B0DLC_B0DLC3_POSN                                  0x3
8141:          #define _B0DLC_B0DLC3_POSITION                              0x3
8142:          #define _B0DLC_B0DLC3_SIZE                                  0x1
8143:          #define _B0DLC_B0DLC3_LENGTH                                0x1
8144:          #define _B0DLC_B0DLC3_MASK                                  0x8
8145:          #define _B0DLC_B0RB0_POSN                                   0x4
8146:          #define _B0DLC_B0RB0_POSITION                               0x4
8147:          #define _B0DLC_B0RB0_SIZE                                   0x1
8148:          #define _B0DLC_B0RB0_LENGTH                                 0x1
8149:          #define _B0DLC_B0RB0_MASK                                   0x10
8150:          #define _B0DLC_B0RB1_POSN                                   0x5
8151:          #define _B0DLC_B0RB1_POSITION                               0x5
8152:          #define _B0DLC_B0RB1_SIZE                                   0x1
8153:          #define _B0DLC_B0RB1_LENGTH                                 0x1
8154:          #define _B0DLC_B0RB1_MASK                                   0x20
8155:          #define _B0DLC_B0RXRTR_POSN                                 0x6
8156:          #define _B0DLC_B0RXRTR_POSITION                             0x6
8157:          #define _B0DLC_B0RXRTR_SIZE                                 0x1
8158:          #define _B0DLC_B0RXRTR_LENGTH                               0x1
8159:          #define _B0DLC_B0RXRTR_MASK                                 0x40
8160:          
8161:          // Register: B0D0
8162:          extern volatile unsigned char           B0D0                @ 0xE86;
8163:          #ifndef _LIB_BUILD
8164:          asm("B0D0 equ 0E86h");
8165:          #endif
8166:          // bitfield definitions
8167:          typedef union {
8168:              struct {
8169:                  unsigned B0D0                   :8;
8170:              };
8171:              struct {
8172:                  unsigned B0D00                  :1;
8173:                  unsigned B0D01                  :1;
8174:                  unsigned B0D02                  :1;
8175:                  unsigned B0D03                  :1;
8176:                  unsigned B0D04                  :1;
8177:                  unsigned B0D05                  :1;
8178:                  unsigned B0D06                  :1;
8179:                  unsigned B0D07                  :1;
8180:              };
8181:          } B0D0bits_t;
8182:          extern volatile B0D0bits_t B0D0bits @ 0xE86;
8183:          // bitfield macros
8184:          #define _B0D0_B0D0_POSN                                     0x0
8185:          #define _B0D0_B0D0_POSITION                                 0x0
8186:          #define _B0D0_B0D0_SIZE                                     0x8
8187:          #define _B0D0_B0D0_LENGTH                                   0x8
8188:          #define _B0D0_B0D0_MASK                                     0xFF
8189:          #define _B0D0_B0D00_POSN                                    0x0
8190:          #define _B0D0_B0D00_POSITION                                0x0
8191:          #define _B0D0_B0D00_SIZE                                    0x1
8192:          #define _B0D0_B0D00_LENGTH                                  0x1
8193:          #define _B0D0_B0D00_MASK                                    0x1
8194:          #define _B0D0_B0D01_POSN                                    0x1
8195:          #define _B0D0_B0D01_POSITION                                0x1
8196:          #define _B0D0_B0D01_SIZE                                    0x1
8197:          #define _B0D0_B0D01_LENGTH                                  0x1
8198:          #define _B0D0_B0D01_MASK                                    0x2
8199:          #define _B0D0_B0D02_POSN                                    0x2
8200:          #define _B0D0_B0D02_POSITION                                0x2
8201:          #define _B0D0_B0D02_SIZE                                    0x1
8202:          #define _B0D0_B0D02_LENGTH                                  0x1
8203:          #define _B0D0_B0D02_MASK                                    0x4
8204:          #define _B0D0_B0D03_POSN                                    0x3
8205:          #define _B0D0_B0D03_POSITION                                0x3
8206:          #define _B0D0_B0D03_SIZE                                    0x1
8207:          #define _B0D0_B0D03_LENGTH                                  0x1
8208:          #define _B0D0_B0D03_MASK                                    0x8
8209:          #define _B0D0_B0D04_POSN                                    0x4
8210:          #define _B0D0_B0D04_POSITION                                0x4
8211:          #define _B0D0_B0D04_SIZE                                    0x1
8212:          #define _B0D0_B0D04_LENGTH                                  0x1
8213:          #define _B0D0_B0D04_MASK                                    0x10
8214:          #define _B0D0_B0D05_POSN                                    0x5
8215:          #define _B0D0_B0D05_POSITION                                0x5
8216:          #define _B0D0_B0D05_SIZE                                    0x1
8217:          #define _B0D0_B0D05_LENGTH                                  0x1
8218:          #define _B0D0_B0D05_MASK                                    0x20
8219:          #define _B0D0_B0D06_POSN                                    0x6
8220:          #define _B0D0_B0D06_POSITION                                0x6
8221:          #define _B0D0_B0D06_SIZE                                    0x1
8222:          #define _B0D0_B0D06_LENGTH                                  0x1
8223:          #define _B0D0_B0D06_MASK                                    0x40
8224:          #define _B0D0_B0D07_POSN                                    0x7
8225:          #define _B0D0_B0D07_POSITION                                0x7
8226:          #define _B0D0_B0D07_SIZE                                    0x1
8227:          #define _B0D0_B0D07_LENGTH                                  0x1
8228:          #define _B0D0_B0D07_MASK                                    0x80
8229:          
8230:          // Register: B0D1
8231:          extern volatile unsigned char           B0D1                @ 0xE87;
8232:          #ifndef _LIB_BUILD
8233:          asm("B0D1 equ 0E87h");
8234:          #endif
8235:          // bitfield definitions
8236:          typedef union {
8237:              struct {
8238:                  unsigned B0D1                   :8;
8239:              };
8240:              struct {
8241:                  unsigned B0D10                  :1;
8242:                  unsigned B0D11                  :1;
8243:                  unsigned B0D12                  :1;
8244:                  unsigned B0D13                  :1;
8245:                  unsigned B0D14                  :1;
8246:                  unsigned B0D15                  :1;
8247:                  unsigned B0D16                  :1;
8248:                  unsigned B0D17                  :1;
8249:              };
8250:          } B0D1bits_t;
8251:          extern volatile B0D1bits_t B0D1bits @ 0xE87;
8252:          // bitfield macros
8253:          #define _B0D1_B0D1_POSN                                     0x0
8254:          #define _B0D1_B0D1_POSITION                                 0x0
8255:          #define _B0D1_B0D1_SIZE                                     0x8
8256:          #define _B0D1_B0D1_LENGTH                                   0x8
8257:          #define _B0D1_B0D1_MASK                                     0xFF
8258:          #define _B0D1_B0D10_POSN                                    0x0
8259:          #define _B0D1_B0D10_POSITION                                0x0
8260:          #define _B0D1_B0D10_SIZE                                    0x1
8261:          #define _B0D1_B0D10_LENGTH                                  0x1
8262:          #define _B0D1_B0D10_MASK                                    0x1
8263:          #define _B0D1_B0D11_POSN                                    0x1
8264:          #define _B0D1_B0D11_POSITION                                0x1
8265:          #define _B0D1_B0D11_SIZE                                    0x1
8266:          #define _B0D1_B0D11_LENGTH                                  0x1
8267:          #define _B0D1_B0D11_MASK                                    0x2
8268:          #define _B0D1_B0D12_POSN                                    0x2
8269:          #define _B0D1_B0D12_POSITION                                0x2
8270:          #define _B0D1_B0D12_SIZE                                    0x1
8271:          #define _B0D1_B0D12_LENGTH                                  0x1
8272:          #define _B0D1_B0D12_MASK                                    0x4
8273:          #define _B0D1_B0D13_POSN                                    0x3
8274:          #define _B0D1_B0D13_POSITION                                0x3
8275:          #define _B0D1_B0D13_SIZE                                    0x1
8276:          #define _B0D1_B0D13_LENGTH                                  0x1
8277:          #define _B0D1_B0D13_MASK                                    0x8
8278:          #define _B0D1_B0D14_POSN                                    0x4
8279:          #define _B0D1_B0D14_POSITION                                0x4
8280:          #define _B0D1_B0D14_SIZE                                    0x1
8281:          #define _B0D1_B0D14_LENGTH                                  0x1
8282:          #define _B0D1_B0D14_MASK                                    0x10
8283:          #define _B0D1_B0D15_POSN                                    0x5
8284:          #define _B0D1_B0D15_POSITION                                0x5
8285:          #define _B0D1_B0D15_SIZE                                    0x1
8286:          #define _B0D1_B0D15_LENGTH                                  0x1
8287:          #define _B0D1_B0D15_MASK                                    0x20
8288:          #define _B0D1_B0D16_POSN                                    0x6
8289:          #define _B0D1_B0D16_POSITION                                0x6
8290:          #define _B0D1_B0D16_SIZE                                    0x1
8291:          #define _B0D1_B0D16_LENGTH                                  0x1
8292:          #define _B0D1_B0D16_MASK                                    0x40
8293:          #define _B0D1_B0D17_POSN                                    0x7
8294:          #define _B0D1_B0D17_POSITION                                0x7
8295:          #define _B0D1_B0D17_SIZE                                    0x1
8296:          #define _B0D1_B0D17_LENGTH                                  0x1
8297:          #define _B0D1_B0D17_MASK                                    0x80
8298:          
8299:          // Register: B0D2
8300:          extern volatile unsigned char           B0D2                @ 0xE88;
8301:          #ifndef _LIB_BUILD
8302:          asm("B0D2 equ 0E88h");
8303:          #endif
8304:          // bitfield definitions
8305:          typedef union {
8306:              struct {
8307:                  unsigned B0D2                   :8;
8308:              };
8309:              struct {
8310:                  unsigned B0D20                  :1;
8311:                  unsigned B0D21                  :1;
8312:                  unsigned B0D22                  :1;
8313:                  unsigned B0D23                  :1;
8314:                  unsigned B0D24                  :1;
8315:                  unsigned B0D25                  :1;
8316:                  unsigned B0D26                  :1;
8317:                  unsigned B0D27                  :1;
8318:              };
8319:          } B0D2bits_t;
8320:          extern volatile B0D2bits_t B0D2bits @ 0xE88;
8321:          // bitfield macros
8322:          #define _B0D2_B0D2_POSN                                     0x0
8323:          #define _B0D2_B0D2_POSITION                                 0x0
8324:          #define _B0D2_B0D2_SIZE                                     0x8
8325:          #define _B0D2_B0D2_LENGTH                                   0x8
8326:          #define _B0D2_B0D2_MASK                                     0xFF
8327:          #define _B0D2_B0D20_POSN                                    0x0
8328:          #define _B0D2_B0D20_POSITION                                0x0
8329:          #define _B0D2_B0D20_SIZE                                    0x1
8330:          #define _B0D2_B0D20_LENGTH                                  0x1
8331:          #define _B0D2_B0D20_MASK                                    0x1
8332:          #define _B0D2_B0D21_POSN                                    0x1
8333:          #define _B0D2_B0D21_POSITION                                0x1
8334:          #define _B0D2_B0D21_SIZE                                    0x1
8335:          #define _B0D2_B0D21_LENGTH                                  0x1
8336:          #define _B0D2_B0D21_MASK                                    0x2
8337:          #define _B0D2_B0D22_POSN                                    0x2
8338:          #define _B0D2_B0D22_POSITION                                0x2
8339:          #define _B0D2_B0D22_SIZE                                    0x1
8340:          #define _B0D2_B0D22_LENGTH                                  0x1
8341:          #define _B0D2_B0D22_MASK                                    0x4
8342:          #define _B0D2_B0D23_POSN                                    0x3
8343:          #define _B0D2_B0D23_POSITION                                0x3
8344:          #define _B0D2_B0D23_SIZE                                    0x1
8345:          #define _B0D2_B0D23_LENGTH                                  0x1
8346:          #define _B0D2_B0D23_MASK                                    0x8
8347:          #define _B0D2_B0D24_POSN                                    0x4
8348:          #define _B0D2_B0D24_POSITION                                0x4
8349:          #define _B0D2_B0D24_SIZE                                    0x1
8350:          #define _B0D2_B0D24_LENGTH                                  0x1
8351:          #define _B0D2_B0D24_MASK                                    0x10
8352:          #define _B0D2_B0D25_POSN                                    0x5
8353:          #define _B0D2_B0D25_POSITION                                0x5
8354:          #define _B0D2_B0D25_SIZE                                    0x1
8355:          #define _B0D2_B0D25_LENGTH                                  0x1
8356:          #define _B0D2_B0D25_MASK                                    0x20
8357:          #define _B0D2_B0D26_POSN                                    0x6
8358:          #define _B0D2_B0D26_POSITION                                0x6
8359:          #define _B0D2_B0D26_SIZE                                    0x1
8360:          #define _B0D2_B0D26_LENGTH                                  0x1
8361:          #define _B0D2_B0D26_MASK                                    0x40
8362:          #define _B0D2_B0D27_POSN                                    0x7
8363:          #define _B0D2_B0D27_POSITION                                0x7
8364:          #define _B0D2_B0D27_SIZE                                    0x1
8365:          #define _B0D2_B0D27_LENGTH                                  0x1
8366:          #define _B0D2_B0D27_MASK                                    0x80
8367:          
8368:          // Register: B0D3
8369:          extern volatile unsigned char           B0D3                @ 0xE89;
8370:          #ifndef _LIB_BUILD
8371:          asm("B0D3 equ 0E89h");
8372:          #endif
8373:          // bitfield definitions
8374:          typedef union {
8375:              struct {
8376:                  unsigned B0D3                   :8;
8377:              };
8378:              struct {
8379:                  unsigned B0D30                  :1;
8380:                  unsigned B0D31                  :1;
8381:                  unsigned B0D32                  :1;
8382:                  unsigned B0D33                  :1;
8383:                  unsigned B0D34                  :1;
8384:                  unsigned B0D35                  :1;
8385:                  unsigned B0D36                  :1;
8386:                  unsigned B0D37                  :1;
8387:              };
8388:          } B0D3bits_t;
8389:          extern volatile B0D3bits_t B0D3bits @ 0xE89;
8390:          // bitfield macros
8391:          #define _B0D3_B0D3_POSN                                     0x0
8392:          #define _B0D3_B0D3_POSITION                                 0x0
8393:          #define _B0D3_B0D3_SIZE                                     0x8
8394:          #define _B0D3_B0D3_LENGTH                                   0x8
8395:          #define _B0D3_B0D3_MASK                                     0xFF
8396:          #define _B0D3_B0D30_POSN                                    0x0
8397:          #define _B0D3_B0D30_POSITION                                0x0
8398:          #define _B0D3_B0D30_SIZE                                    0x1
8399:          #define _B0D3_B0D30_LENGTH                                  0x1
8400:          #define _B0D3_B0D30_MASK                                    0x1
8401:          #define _B0D3_B0D31_POSN                                    0x1
8402:          #define _B0D3_B0D31_POSITION                                0x1
8403:          #define _B0D3_B0D31_SIZE                                    0x1
8404:          #define _B0D3_B0D31_LENGTH                                  0x1
8405:          #define _B0D3_B0D31_MASK                                    0x2
8406:          #define _B0D3_B0D32_POSN                                    0x2
8407:          #define _B0D3_B0D32_POSITION                                0x2
8408:          #define _B0D3_B0D32_SIZE                                    0x1
8409:          #define _B0D3_B0D32_LENGTH                                  0x1
8410:          #define _B0D3_B0D32_MASK                                    0x4
8411:          #define _B0D3_B0D33_POSN                                    0x3
8412:          #define _B0D3_B0D33_POSITION                                0x3
8413:          #define _B0D3_B0D33_SIZE                                    0x1
8414:          #define _B0D3_B0D33_LENGTH                                  0x1
8415:          #define _B0D3_B0D33_MASK                                    0x8
8416:          #define _B0D3_B0D34_POSN                                    0x4
8417:          #define _B0D3_B0D34_POSITION                                0x4
8418:          #define _B0D3_B0D34_SIZE                                    0x1
8419:          #define _B0D3_B0D34_LENGTH                                  0x1
8420:          #define _B0D3_B0D34_MASK                                    0x10
8421:          #define _B0D3_B0D35_POSN                                    0x5
8422:          #define _B0D3_B0D35_POSITION                                0x5
8423:          #define _B0D3_B0D35_SIZE                                    0x1
8424:          #define _B0D3_B0D35_LENGTH                                  0x1
8425:          #define _B0D3_B0D35_MASK                                    0x20
8426:          #define _B0D3_B0D36_POSN                                    0x6
8427:          #define _B0D3_B0D36_POSITION                                0x6
8428:          #define _B0D3_B0D36_SIZE                                    0x1
8429:          #define _B0D3_B0D36_LENGTH                                  0x1
8430:          #define _B0D3_B0D36_MASK                                    0x40
8431:          #define _B0D3_B0D37_POSN                                    0x7
8432:          #define _B0D3_B0D37_POSITION                                0x7
8433:          #define _B0D3_B0D37_SIZE                                    0x1
8434:          #define _B0D3_B0D37_LENGTH                                  0x1
8435:          #define _B0D3_B0D37_MASK                                    0x80
8436:          
8437:          // Register: B0D4
8438:          extern volatile unsigned char           B0D4                @ 0xE8A;
8439:          #ifndef _LIB_BUILD
8440:          asm("B0D4 equ 0E8Ah");
8441:          #endif
8442:          // bitfield definitions
8443:          typedef union {
8444:              struct {
8445:                  unsigned B0D4                   :8;
8446:              };
8447:              struct {
8448:                  unsigned B0D40                  :1;
8449:                  unsigned B0D41                  :1;
8450:                  unsigned B0D42                  :1;
8451:                  unsigned B0D43                  :1;
8452:                  unsigned B0D44                  :1;
8453:                  unsigned B0D45                  :1;
8454:                  unsigned B0D46                  :1;
8455:                  unsigned B0D47                  :1;
8456:              };
8457:          } B0D4bits_t;
8458:          extern volatile B0D4bits_t B0D4bits @ 0xE8A;
8459:          // bitfield macros
8460:          #define _B0D4_B0D4_POSN                                     0x0
8461:          #define _B0D4_B0D4_POSITION                                 0x0
8462:          #define _B0D4_B0D4_SIZE                                     0x8
8463:          #define _B0D4_B0D4_LENGTH                                   0x8
8464:          #define _B0D4_B0D4_MASK                                     0xFF
8465:          #define _B0D4_B0D40_POSN                                    0x0
8466:          #define _B0D4_B0D40_POSITION                                0x0
8467:          #define _B0D4_B0D40_SIZE                                    0x1
8468:          #define _B0D4_B0D40_LENGTH                                  0x1
8469:          #define _B0D4_B0D40_MASK                                    0x1
8470:          #define _B0D4_B0D41_POSN                                    0x1
8471:          #define _B0D4_B0D41_POSITION                                0x1
8472:          #define _B0D4_B0D41_SIZE                                    0x1
8473:          #define _B0D4_B0D41_LENGTH                                  0x1
8474:          #define _B0D4_B0D41_MASK                                    0x2
8475:          #define _B0D4_B0D42_POSN                                    0x2
8476:          #define _B0D4_B0D42_POSITION                                0x2
8477:          #define _B0D4_B0D42_SIZE                                    0x1
8478:          #define _B0D4_B0D42_LENGTH                                  0x1
8479:          #define _B0D4_B0D42_MASK                                    0x4
8480:          #define _B0D4_B0D43_POSN                                    0x3
8481:          #define _B0D4_B0D43_POSITION                                0x3
8482:          #define _B0D4_B0D43_SIZE                                    0x1
8483:          #define _B0D4_B0D43_LENGTH                                  0x1
8484:          #define _B0D4_B0D43_MASK                                    0x8
8485:          #define _B0D4_B0D44_POSN                                    0x4
8486:          #define _B0D4_B0D44_POSITION                                0x4
8487:          #define _B0D4_B0D44_SIZE                                    0x1
8488:          #define _B0D4_B0D44_LENGTH                                  0x1
8489:          #define _B0D4_B0D44_MASK                                    0x10
8490:          #define _B0D4_B0D45_POSN                                    0x5
8491:          #define _B0D4_B0D45_POSITION                                0x5
8492:          #define _B0D4_B0D45_SIZE                                    0x1
8493:          #define _B0D4_B0D45_LENGTH                                  0x1
8494:          #define _B0D4_B0D45_MASK                                    0x20
8495:          #define _B0D4_B0D46_POSN                                    0x6
8496:          #define _B0D4_B0D46_POSITION                                0x6
8497:          #define _B0D4_B0D46_SIZE                                    0x1
8498:          #define _B0D4_B0D46_LENGTH                                  0x1
8499:          #define _B0D4_B0D46_MASK                                    0x40
8500:          #define _B0D4_B0D47_POSN                                    0x7
8501:          #define _B0D4_B0D47_POSITION                                0x7
8502:          #define _B0D4_B0D47_SIZE                                    0x1
8503:          #define _B0D4_B0D47_LENGTH                                  0x1
8504:          #define _B0D4_B0D47_MASK                                    0x80
8505:          
8506:          // Register: B0D5
8507:          extern volatile unsigned char           B0D5                @ 0xE8B;
8508:          #ifndef _LIB_BUILD
8509:          asm("B0D5 equ 0E8Bh");
8510:          #endif
8511:          // bitfield definitions
8512:          typedef union {
8513:              struct {
8514:                  unsigned B0D5                   :8;
8515:              };
8516:              struct {
8517:                  unsigned B0D50                  :1;
8518:                  unsigned B0D51                  :1;
8519:                  unsigned B0D52                  :1;
8520:                  unsigned B0D53                  :1;
8521:                  unsigned B0D54                  :1;
8522:                  unsigned B0D55                  :1;
8523:                  unsigned B0D56                  :1;
8524:                  unsigned B0D57                  :1;
8525:              };
8526:          } B0D5bits_t;
8527:          extern volatile B0D5bits_t B0D5bits @ 0xE8B;
8528:          // bitfield macros
8529:          #define _B0D5_B0D5_POSN                                     0x0
8530:          #define _B0D5_B0D5_POSITION                                 0x0
8531:          #define _B0D5_B0D5_SIZE                                     0x8
8532:          #define _B0D5_B0D5_LENGTH                                   0x8
8533:          #define _B0D5_B0D5_MASK                                     0xFF
8534:          #define _B0D5_B0D50_POSN                                    0x0
8535:          #define _B0D5_B0D50_POSITION                                0x0
8536:          #define _B0D5_B0D50_SIZE                                    0x1
8537:          #define _B0D5_B0D50_LENGTH                                  0x1
8538:          #define _B0D5_B0D50_MASK                                    0x1
8539:          #define _B0D5_B0D51_POSN                                    0x1
8540:          #define _B0D5_B0D51_POSITION                                0x1
8541:          #define _B0D5_B0D51_SIZE                                    0x1
8542:          #define _B0D5_B0D51_LENGTH                                  0x1
8543:          #define _B0D5_B0D51_MASK                                    0x2
8544:          #define _B0D5_B0D52_POSN                                    0x2
8545:          #define _B0D5_B0D52_POSITION                                0x2
8546:          #define _B0D5_B0D52_SIZE                                    0x1
8547:          #define _B0D5_B0D52_LENGTH                                  0x1
8548:          #define _B0D5_B0D52_MASK                                    0x4
8549:          #define _B0D5_B0D53_POSN                                    0x3
8550:          #define _B0D5_B0D53_POSITION                                0x3
8551:          #define _B0D5_B0D53_SIZE                                    0x1
8552:          #define _B0D5_B0D53_LENGTH                                  0x1
8553:          #define _B0D5_B0D53_MASK                                    0x8
8554:          #define _B0D5_B0D54_POSN                                    0x4
8555:          #define _B0D5_B0D54_POSITION                                0x4
8556:          #define _B0D5_B0D54_SIZE                                    0x1
8557:          #define _B0D5_B0D54_LENGTH                                  0x1
8558:          #define _B0D5_B0D54_MASK                                    0x10
8559:          #define _B0D5_B0D55_POSN                                    0x5
8560:          #define _B0D5_B0D55_POSITION                                0x5
8561:          #define _B0D5_B0D55_SIZE                                    0x1
8562:          #define _B0D5_B0D55_LENGTH                                  0x1
8563:          #define _B0D5_B0D55_MASK                                    0x20
8564:          #define _B0D5_B0D56_POSN                                    0x6
8565:          #define _B0D5_B0D56_POSITION                                0x6
8566:          #define _B0D5_B0D56_SIZE                                    0x1
8567:          #define _B0D5_B0D56_LENGTH                                  0x1
8568:          #define _B0D5_B0D56_MASK                                    0x40
8569:          #define _B0D5_B0D57_POSN                                    0x7
8570:          #define _B0D5_B0D57_POSITION                                0x7
8571:          #define _B0D5_B0D57_SIZE                                    0x1
8572:          #define _B0D5_B0D57_LENGTH                                  0x1
8573:          #define _B0D5_B0D57_MASK                                    0x80
8574:          
8575:          // Register: B0D6
8576:          extern volatile unsigned char           B0D6                @ 0xE8C;
8577:          #ifndef _LIB_BUILD
8578:          asm("B0D6 equ 0E8Ch");
8579:          #endif
8580:          // bitfield definitions
8581:          typedef union {
8582:              struct {
8583:                  unsigned B0D6                   :8;
8584:              };
8585:              struct {
8586:                  unsigned B0D60                  :1;
8587:                  unsigned B0D61                  :1;
8588:                  unsigned B0D62                  :1;
8589:                  unsigned B0D63                  :1;
8590:                  unsigned B0D64                  :1;
8591:                  unsigned B0D65                  :1;
8592:                  unsigned B0D66                  :1;
8593:                  unsigned B0D67                  :1;
8594:              };
8595:          } B0D6bits_t;
8596:          extern volatile B0D6bits_t B0D6bits @ 0xE8C;
8597:          // bitfield macros
8598:          #define _B0D6_B0D6_POSN                                     0x0
8599:          #define _B0D6_B0D6_POSITION                                 0x0
8600:          #define _B0D6_B0D6_SIZE                                     0x8
8601:          #define _B0D6_B0D6_LENGTH                                   0x8
8602:          #define _B0D6_B0D6_MASK                                     0xFF
8603:          #define _B0D6_B0D60_POSN                                    0x0
8604:          #define _B0D6_B0D60_POSITION                                0x0
8605:          #define _B0D6_B0D60_SIZE                                    0x1
8606:          #define _B0D6_B0D60_LENGTH                                  0x1
8607:          #define _B0D6_B0D60_MASK                                    0x1
8608:          #define _B0D6_B0D61_POSN                                    0x1
8609:          #define _B0D6_B0D61_POSITION                                0x1
8610:          #define _B0D6_B0D61_SIZE                                    0x1
8611:          #define _B0D6_B0D61_LENGTH                                  0x1
8612:          #define _B0D6_B0D61_MASK                                    0x2
8613:          #define _B0D6_B0D62_POSN                                    0x2
8614:          #define _B0D6_B0D62_POSITION                                0x2
8615:          #define _B0D6_B0D62_SIZE                                    0x1
8616:          #define _B0D6_B0D62_LENGTH                                  0x1
8617:          #define _B0D6_B0D62_MASK                                    0x4
8618:          #define _B0D6_B0D63_POSN                                    0x3
8619:          #define _B0D6_B0D63_POSITION                                0x3
8620:          #define _B0D6_B0D63_SIZE                                    0x1
8621:          #define _B0D6_B0D63_LENGTH                                  0x1
8622:          #define _B0D6_B0D63_MASK                                    0x8
8623:          #define _B0D6_B0D64_POSN                                    0x4
8624:          #define _B0D6_B0D64_POSITION                                0x4
8625:          #define _B0D6_B0D64_SIZE                                    0x1
8626:          #define _B0D6_B0D64_LENGTH                                  0x1
8627:          #define _B0D6_B0D64_MASK                                    0x10
8628:          #define _B0D6_B0D65_POSN                                    0x5
8629:          #define _B0D6_B0D65_POSITION                                0x5
8630:          #define _B0D6_B0D65_SIZE                                    0x1
8631:          #define _B0D6_B0D65_LENGTH                                  0x1
8632:          #define _B0D6_B0D65_MASK                                    0x20
8633:          #define _B0D6_B0D66_POSN                                    0x6
8634:          #define _B0D6_B0D66_POSITION                                0x6
8635:          #define _B0D6_B0D66_SIZE                                    0x1
8636:          #define _B0D6_B0D66_LENGTH                                  0x1
8637:          #define _B0D6_B0D66_MASK                                    0x40
8638:          #define _B0D6_B0D67_POSN                                    0x7
8639:          #define _B0D6_B0D67_POSITION                                0x7
8640:          #define _B0D6_B0D67_SIZE                                    0x1
8641:          #define _B0D6_B0D67_LENGTH                                  0x1
8642:          #define _B0D6_B0D67_MASK                                    0x80
8643:          
8644:          // Register: B0D7
8645:          extern volatile unsigned char           B0D7                @ 0xE8D;
8646:          #ifndef _LIB_BUILD
8647:          asm("B0D7 equ 0E8Dh");
8648:          #endif
8649:          // bitfield definitions
8650:          typedef union {
8651:              struct {
8652:                  unsigned B0D7                   :8;
8653:              };
8654:              struct {
8655:                  unsigned B0D70                  :1;
8656:                  unsigned B0D71                  :1;
8657:                  unsigned B0D72                  :1;
8658:                  unsigned B0D73                  :1;
8659:                  unsigned B0D74                  :1;
8660:                  unsigned B0D75                  :1;
8661:                  unsigned B0D76                  :1;
8662:                  unsigned B0D77                  :1;
8663:              };
8664:          } B0D7bits_t;
8665:          extern volatile B0D7bits_t B0D7bits @ 0xE8D;
8666:          // bitfield macros
8667:          #define _B0D7_B0D7_POSN                                     0x0
8668:          #define _B0D7_B0D7_POSITION                                 0x0
8669:          #define _B0D7_B0D7_SIZE                                     0x8
8670:          #define _B0D7_B0D7_LENGTH                                   0x8
8671:          #define _B0D7_B0D7_MASK                                     0xFF
8672:          #define _B0D7_B0D70_POSN                                    0x0
8673:          #define _B0D7_B0D70_POSITION                                0x0
8674:          #define _B0D7_B0D70_SIZE                                    0x1
8675:          #define _B0D7_B0D70_LENGTH                                  0x1
8676:          #define _B0D7_B0D70_MASK                                    0x1
8677:          #define _B0D7_B0D71_POSN                                    0x1
8678:          #define _B0D7_B0D71_POSITION                                0x1
8679:          #define _B0D7_B0D71_SIZE                                    0x1
8680:          #define _B0D7_B0D71_LENGTH                                  0x1
8681:          #define _B0D7_B0D71_MASK                                    0x2
8682:          #define _B0D7_B0D72_POSN                                    0x2
8683:          #define _B0D7_B0D72_POSITION                                0x2
8684:          #define _B0D7_B0D72_SIZE                                    0x1
8685:          #define _B0D7_B0D72_LENGTH                                  0x1
8686:          #define _B0D7_B0D72_MASK                                    0x4
8687:          #define _B0D7_B0D73_POSN                                    0x3
8688:          #define _B0D7_B0D73_POSITION                                0x3
8689:          #define _B0D7_B0D73_SIZE                                    0x1
8690:          #define _B0D7_B0D73_LENGTH                                  0x1
8691:          #define _B0D7_B0D73_MASK                                    0x8
8692:          #define _B0D7_B0D74_POSN                                    0x4
8693:          #define _B0D7_B0D74_POSITION                                0x4
8694:          #define _B0D7_B0D74_SIZE                                    0x1
8695:          #define _B0D7_B0D74_LENGTH                                  0x1
8696:          #define _B0D7_B0D74_MASK                                    0x10
8697:          #define _B0D7_B0D75_POSN                                    0x5
8698:          #define _B0D7_B0D75_POSITION                                0x5
8699:          #define _B0D7_B0D75_SIZE                                    0x1
8700:          #define _B0D7_B0D75_LENGTH                                  0x1
8701:          #define _B0D7_B0D75_MASK                                    0x20
8702:          #define _B0D7_B0D76_POSN                                    0x6
8703:          #define _B0D7_B0D76_POSITION                                0x6
8704:          #define _B0D7_B0D76_SIZE                                    0x1
8705:          #define _B0D7_B0D76_LENGTH                                  0x1
8706:          #define _B0D7_B0D76_MASK                                    0x40
8707:          #define _B0D7_B0D77_POSN                                    0x7
8708:          #define _B0D7_B0D77_POSITION                                0x7
8709:          #define _B0D7_B0D77_SIZE                                    0x1
8710:          #define _B0D7_B0D77_LENGTH                                  0x1
8711:          #define _B0D7_B0D77_MASK                                    0x80
8712:          
8713:          // Register: CANSTAT_RO9
8714:          extern volatile unsigned char           CANSTAT_RO9         @ 0xE8E;
8715:          #ifndef _LIB_BUILD
8716:          asm("CANSTAT_RO9 equ 0E8Eh");
8717:          #endif
8718:          // bitfield definitions
8719:          typedef union {
8720:              struct {
8721:                  unsigned EICODE0                :1;
8722:                  unsigned EICODE1_ICODE0         :1;
8723:                  unsigned EICODE2_ICODE1         :1;
8724:                  unsigned EICODE3_ICODE2         :1;
8725:                  unsigned EICODE4                :1;
8726:                  unsigned OPMODE                 :3;
8727:              };
8728:              struct {
8729:                  unsigned                        :1;
8730:                  unsigned EICODE1                :1;
8731:                  unsigned EICODE2                :1;
8732:                  unsigned EICODE3                :1;
8733:                  unsigned                        :1;
8734:                  unsigned OPMODE0                :1;
8735:                  unsigned OPMODE1                :1;
8736:                  unsigned OPMODE2                :1;
8737:              };
8738:              struct {
8739:                  unsigned                        :1;
8740:                  unsigned ICODE0                 :1;
8741:                  unsigned ICODE1                 :1;
8742:                  unsigned ICODE2                 :1;
8743:              };
8744:          } CANSTAT_RO9bits_t;
8745:          extern volatile CANSTAT_RO9bits_t CANSTAT_RO9bits @ 0xE8E;
8746:          // bitfield macros
8747:          #define _CANSTAT_RO9_EICODE0_POSN                           0x0
8748:          #define _CANSTAT_RO9_EICODE0_POSITION                       0x0
8749:          #define _CANSTAT_RO9_EICODE0_SIZE                           0x1
8750:          #define _CANSTAT_RO9_EICODE0_LENGTH                         0x1
8751:          #define _CANSTAT_RO9_EICODE0_MASK                           0x1
8752:          #define _CANSTAT_RO9_EICODE1_ICODE0_POSN                    0x1
8753:          #define _CANSTAT_RO9_EICODE1_ICODE0_POSITION                0x1
8754:          #define _CANSTAT_RO9_EICODE1_ICODE0_SIZE                    0x1
8755:          #define _CANSTAT_RO9_EICODE1_ICODE0_LENGTH                  0x1
8756:          #define _CANSTAT_RO9_EICODE1_ICODE0_MASK                    0x2
8757:          #define _CANSTAT_RO9_EICODE2_ICODE1_POSN                    0x2
8758:          #define _CANSTAT_RO9_EICODE2_ICODE1_POSITION                0x2
8759:          #define _CANSTAT_RO9_EICODE2_ICODE1_SIZE                    0x1
8760:          #define _CANSTAT_RO9_EICODE2_ICODE1_LENGTH                  0x1
8761:          #define _CANSTAT_RO9_EICODE2_ICODE1_MASK                    0x4
8762:          #define _CANSTAT_RO9_EICODE3_ICODE2_POSN                    0x3
8763:          #define _CANSTAT_RO9_EICODE3_ICODE2_POSITION                0x3
8764:          #define _CANSTAT_RO9_EICODE3_ICODE2_SIZE                    0x1
8765:          #define _CANSTAT_RO9_EICODE3_ICODE2_LENGTH                  0x1
8766:          #define _CANSTAT_RO9_EICODE3_ICODE2_MASK                    0x8
8767:          #define _CANSTAT_RO9_EICODE4_POSN                           0x4
8768:          #define _CANSTAT_RO9_EICODE4_POSITION                       0x4
8769:          #define _CANSTAT_RO9_EICODE4_SIZE                           0x1
8770:          #define _CANSTAT_RO9_EICODE4_LENGTH                         0x1
8771:          #define _CANSTAT_RO9_EICODE4_MASK                           0x10
8772:          #define _CANSTAT_RO9_OPMODE_POSN                            0x5
8773:          #define _CANSTAT_RO9_OPMODE_POSITION                        0x5
8774:          #define _CANSTAT_RO9_OPMODE_SIZE                            0x3
8775:          #define _CANSTAT_RO9_OPMODE_LENGTH                          0x3
8776:          #define _CANSTAT_RO9_OPMODE_MASK                            0xE0
8777:          #define _CANSTAT_RO9_EICODE1_POSN                           0x1
8778:          #define _CANSTAT_RO9_EICODE1_POSITION                       0x1
8779:          #define _CANSTAT_RO9_EICODE1_SIZE                           0x1
8780:          #define _CANSTAT_RO9_EICODE1_LENGTH                         0x1
8781:          #define _CANSTAT_RO9_EICODE1_MASK                           0x2
8782:          #define _CANSTAT_RO9_EICODE2_POSN                           0x2
8783:          #define _CANSTAT_RO9_EICODE2_POSITION                       0x2
8784:          #define _CANSTAT_RO9_EICODE2_SIZE                           0x1
8785:          #define _CANSTAT_RO9_EICODE2_LENGTH                         0x1
8786:          #define _CANSTAT_RO9_EICODE2_MASK                           0x4
8787:          #define _CANSTAT_RO9_EICODE3_POSN                           0x3
8788:          #define _CANSTAT_RO9_EICODE3_POSITION                       0x3
8789:          #define _CANSTAT_RO9_EICODE3_SIZE                           0x1
8790:          #define _CANSTAT_RO9_EICODE3_LENGTH                         0x1
8791:          #define _CANSTAT_RO9_EICODE3_MASK                           0x8
8792:          #define _CANSTAT_RO9_OPMODE0_POSN                           0x5
8793:          #define _CANSTAT_RO9_OPMODE0_POSITION                       0x5
8794:          #define _CANSTAT_RO9_OPMODE0_SIZE                           0x1
8795:          #define _CANSTAT_RO9_OPMODE0_LENGTH                         0x1
8796:          #define _CANSTAT_RO9_OPMODE0_MASK                           0x20
8797:          #define _CANSTAT_RO9_OPMODE1_POSN                           0x6
8798:          #define _CANSTAT_RO9_OPMODE1_POSITION                       0x6
8799:          #define _CANSTAT_RO9_OPMODE1_SIZE                           0x1
8800:          #define _CANSTAT_RO9_OPMODE1_LENGTH                         0x1
8801:          #define _CANSTAT_RO9_OPMODE1_MASK                           0x40
8802:          #define _CANSTAT_RO9_OPMODE2_POSN                           0x7
8803:          #define _CANSTAT_RO9_OPMODE2_POSITION                       0x7
8804:          #define _CANSTAT_RO9_OPMODE2_SIZE                           0x1
8805:          #define _CANSTAT_RO9_OPMODE2_LENGTH                         0x1
8806:          #define _CANSTAT_RO9_OPMODE2_MASK                           0x80
8807:          #define _CANSTAT_RO9_ICODE0_POSN                            0x1
8808:          #define _CANSTAT_RO9_ICODE0_POSITION                        0x1
8809:          #define _CANSTAT_RO9_ICODE0_SIZE                            0x1
8810:          #define _CANSTAT_RO9_ICODE0_LENGTH                          0x1
8811:          #define _CANSTAT_RO9_ICODE0_MASK                            0x2
8812:          #define _CANSTAT_RO9_ICODE1_POSN                            0x2
8813:          #define _CANSTAT_RO9_ICODE1_POSITION                        0x2
8814:          #define _CANSTAT_RO9_ICODE1_SIZE                            0x1
8815:          #define _CANSTAT_RO9_ICODE1_LENGTH                          0x1
8816:          #define _CANSTAT_RO9_ICODE1_MASK                            0x4
8817:          #define _CANSTAT_RO9_ICODE2_POSN                            0x3
8818:          #define _CANSTAT_RO9_ICODE2_POSITION                        0x3
8819:          #define _CANSTAT_RO9_ICODE2_SIZE                            0x1
8820:          #define _CANSTAT_RO9_ICODE2_LENGTH                          0x1
8821:          #define _CANSTAT_RO9_ICODE2_MASK                            0x8
8822:          
8823:          // Register: CANCON_RO9
8824:          extern volatile unsigned char           CANCON_RO9          @ 0xE8F;
8825:          #ifndef _LIB_BUILD
8826:          asm("CANCON_RO9 equ 0E8Fh");
8827:          #endif
8828:          // bitfield definitions
8829:          typedef union {
8830:              struct {
8831:                  unsigned FP0                    :1;
8832:                  unsigned WIN0_FP1               :1;
8833:                  unsigned WIN1_FP2               :1;
8834:                  unsigned WIN2_FP3               :1;
8835:                  unsigned ABAT                   :1;
8836:                  unsigned REQOP                  :3;
8837:              };
8838:              struct {
8839:                  unsigned                        :1;
8840:                  unsigned WIN0                   :1;
8841:                  unsigned WIN1                   :1;
8842:                  unsigned WIN2                   :1;
8843:              };
8844:              struct {
8845:                  unsigned                        :1;
8846:                  unsigned FP1                    :1;
8847:                  unsigned FP2                    :1;
8848:                  unsigned FP3                    :1;
8849:              };
8850:          } CANCON_RO9bits_t;
8851:          extern volatile CANCON_RO9bits_t CANCON_RO9bits @ 0xE8F;
8852:          // bitfield macros
8853:          #define _CANCON_RO9_FP0_POSN                                0x0
8854:          #define _CANCON_RO9_FP0_POSITION                            0x0
8855:          #define _CANCON_RO9_FP0_SIZE                                0x1
8856:          #define _CANCON_RO9_FP0_LENGTH                              0x1
8857:          #define _CANCON_RO9_FP0_MASK                                0x1
8858:          #define _CANCON_RO9_WIN0_FP1_POSN                           0x1
8859:          #define _CANCON_RO9_WIN0_FP1_POSITION                       0x1
8860:          #define _CANCON_RO9_WIN0_FP1_SIZE                           0x1
8861:          #define _CANCON_RO9_WIN0_FP1_LENGTH                         0x1
8862:          #define _CANCON_RO9_WIN0_FP1_MASK                           0x2
8863:          #define _CANCON_RO9_WIN1_FP2_POSN                           0x2
8864:          #define _CANCON_RO9_WIN1_FP2_POSITION                       0x2
8865:          #define _CANCON_RO9_WIN1_FP2_SIZE                           0x1
8866:          #define _CANCON_RO9_WIN1_FP2_LENGTH                         0x1
8867:          #define _CANCON_RO9_WIN1_FP2_MASK                           0x4
8868:          #define _CANCON_RO9_WIN2_FP3_POSN                           0x3
8869:          #define _CANCON_RO9_WIN2_FP3_POSITION                       0x3
8870:          #define _CANCON_RO9_WIN2_FP3_SIZE                           0x1
8871:          #define _CANCON_RO9_WIN2_FP3_LENGTH                         0x1
8872:          #define _CANCON_RO9_WIN2_FP3_MASK                           0x8
8873:          #define _CANCON_RO9_ABAT_POSN                               0x4
8874:          #define _CANCON_RO9_ABAT_POSITION                           0x4
8875:          #define _CANCON_RO9_ABAT_SIZE                               0x1
8876:          #define _CANCON_RO9_ABAT_LENGTH                             0x1
8877:          #define _CANCON_RO9_ABAT_MASK                               0x10
8878:          #define _CANCON_RO9_REQOP_POSN                              0x5
8879:          #define _CANCON_RO9_REQOP_POSITION                          0x5
8880:          #define _CANCON_RO9_REQOP_SIZE                              0x3
8881:          #define _CANCON_RO9_REQOP_LENGTH                            0x3
8882:          #define _CANCON_RO9_REQOP_MASK                              0xE0
8883:          #define _CANCON_RO9_WIN0_POSN                               0x1
8884:          #define _CANCON_RO9_WIN0_POSITION                           0x1
8885:          #define _CANCON_RO9_WIN0_SIZE                               0x1
8886:          #define _CANCON_RO9_WIN0_LENGTH                             0x1
8887:          #define _CANCON_RO9_WIN0_MASK                               0x2
8888:          #define _CANCON_RO9_WIN1_POSN                               0x2
8889:          #define _CANCON_RO9_WIN1_POSITION                           0x2
8890:          #define _CANCON_RO9_WIN1_SIZE                               0x1
8891:          #define _CANCON_RO9_WIN1_LENGTH                             0x1
8892:          #define _CANCON_RO9_WIN1_MASK                               0x4
8893:          #define _CANCON_RO9_WIN2_POSN                               0x3
8894:          #define _CANCON_RO9_WIN2_POSITION                           0x3
8895:          #define _CANCON_RO9_WIN2_SIZE                               0x1
8896:          #define _CANCON_RO9_WIN2_LENGTH                             0x1
8897:          #define _CANCON_RO9_WIN2_MASK                               0x8
8898:          #define _CANCON_RO9_FP1_POSN                                0x1
8899:          #define _CANCON_RO9_FP1_POSITION                            0x1
8900:          #define _CANCON_RO9_FP1_SIZE                                0x1
8901:          #define _CANCON_RO9_FP1_LENGTH                              0x1
8902:          #define _CANCON_RO9_FP1_MASK                                0x2
8903:          #define _CANCON_RO9_FP2_POSN                                0x2
8904:          #define _CANCON_RO9_FP2_POSITION                            0x2
8905:          #define _CANCON_RO9_FP2_SIZE                                0x1
8906:          #define _CANCON_RO9_FP2_LENGTH                              0x1
8907:          #define _CANCON_RO9_FP2_MASK                                0x4
8908:          #define _CANCON_RO9_FP3_POSN                                0x3
8909:          #define _CANCON_RO9_FP3_POSITION                            0x3
8910:          #define _CANCON_RO9_FP3_SIZE                                0x1
8911:          #define _CANCON_RO9_FP3_LENGTH                              0x1
8912:          #define _CANCON_RO9_FP3_MASK                                0x8
8913:          
8914:          // Register: B1CON
8915:          extern volatile unsigned char           B1CON               @ 0xE90;
8916:          #ifndef _LIB_BUILD
8917:          asm("B1CON equ 0E90h");
8918:          #endif
8919:          // bitfield definitions
8920:          typedef union {
8921:              struct {
8922:                  unsigned FILHIT0_TXPRI0         :1;
8923:                  unsigned FILHIT1_TXPRI1         :1;
8924:                  unsigned FILHIT2_RTREN          :1;
8925:                  unsigned FILHIT3_TXREQ          :1;
8926:                  unsigned FILHIT4_TXERR          :1;
8927:                  unsigned RXRTRRO_TXLARB         :1;
8928:                  unsigned RXM1_TXABT             :1;
8929:                  unsigned RXFUL_TXBIF            :1;
8930:              };
8931:              struct {
8932:                  unsigned FILHIT0                :1;
8933:                  unsigned FILHIT1                :1;
8934:                  unsigned FILHIT2                :1;
8935:                  unsigned FILHIT3                :1;
8936:                  unsigned FILHIT4                :1;
8937:                  unsigned RXRTRRO                :1;
8938:                  unsigned RXM1                   :1;
8939:                  unsigned RXFUL                  :1;
8940:              };
8941:              struct {
8942:                  unsigned TXPRI0                 :1;
8943:                  unsigned TXPRI1                 :1;
8944:                  unsigned RTREN                  :1;
8945:                  unsigned TXREQ                  :1;
8946:                  unsigned TXERR                  :1;
8947:                  unsigned TXLARB                 :1;
8948:                  unsigned TXABT                  :1;
8949:                  unsigned TXBIF                  :1;
8950:              };
8951:              struct {
8952:                  unsigned B1FILHIT0              :1;
8953:              };
8954:              struct {
8955:                  unsigned                        :1;
8956:                  unsigned B1FILHIT1              :1;
8957:              };
8958:              struct {
8959:                  unsigned                        :2;
8960:                  unsigned B1FILHIT2              :1;
8961:              };
8962:              struct {
8963:                  unsigned                        :3;
8964:                  unsigned B1FILHIT3              :1;
8965:              };
8966:              struct {
8967:                  unsigned                        :4;
8968:                  unsigned B1FILHIT4              :1;
8969:              };
8970:              struct {
8971:                  unsigned                        :2;
8972:                  unsigned B1RTREN                :1;
8973:              };
8974:              struct {
8975:                  unsigned                        :5;
8976:                  unsigned B1RTRRO                :1;
8977:              };
8978:              struct {
8979:                  unsigned                        :7;
8980:                  unsigned B1RXFUL                :1;
8981:              };
8982:              struct {
8983:                  unsigned                        :6;
8984:                  unsigned B1RXM1                 :1;
8985:              };
8986:              struct {
8987:                  unsigned                        :6;
8988:                  unsigned B1TXABT                :1;
8989:              };
8990:              struct {
8991:                  unsigned                        :7;
8992:                  unsigned B1TXB3IF               :1;
8993:              };
8994:              struct {
8995:                  unsigned                        :4;
8996:                  unsigned B1TXERR                :1;
8997:              };
8998:              struct {
8999:                  unsigned                        :5;
9000:                  unsigned B1TXLARB               :1;
9001:              };
9002:              struct {
9003:                  unsigned B1TXPRI0               :1;
9004:              };
9005:              struct {
9006:                  unsigned                        :1;
9007:                  unsigned B1TXPRI1               :1;
9008:              };
9009:              struct {
9010:                  unsigned                        :3;
9011:                  unsigned B1TXREQ                :1;
9012:              };
9013:          } B1CONbits_t;
9014:          extern volatile B1CONbits_t B1CONbits @ 0xE90;
9015:          // bitfield macros
9016:          #define _B1CON_FILHIT0_TXPRI0_POSN                          0x0
9017:          #define _B1CON_FILHIT0_TXPRI0_POSITION                      0x0
9018:          #define _B1CON_FILHIT0_TXPRI0_SIZE                          0x1
9019:          #define _B1CON_FILHIT0_TXPRI0_LENGTH                        0x1
9020:          #define _B1CON_FILHIT0_TXPRI0_MASK                          0x1
9021:          #define _B1CON_FILHIT1_TXPRI1_POSN                          0x1
9022:          #define _B1CON_FILHIT1_TXPRI1_POSITION                      0x1
9023:          #define _B1CON_FILHIT1_TXPRI1_SIZE                          0x1
9024:          #define _B1CON_FILHIT1_TXPRI1_LENGTH                        0x1
9025:          #define _B1CON_FILHIT1_TXPRI1_MASK                          0x2
9026:          #define _B1CON_FILHIT2_RTREN_POSN                           0x2
9027:          #define _B1CON_FILHIT2_RTREN_POSITION                       0x2
9028:          #define _B1CON_FILHIT2_RTREN_SIZE                           0x1
9029:          #define _B1CON_FILHIT2_RTREN_LENGTH                         0x1
9030:          #define _B1CON_FILHIT2_RTREN_MASK                           0x4
9031:          #define _B1CON_FILHIT3_TXREQ_POSN                           0x3
9032:          #define _B1CON_FILHIT3_TXREQ_POSITION                       0x3
9033:          #define _B1CON_FILHIT3_TXREQ_SIZE                           0x1
9034:          #define _B1CON_FILHIT3_TXREQ_LENGTH                         0x1
9035:          #define _B1CON_FILHIT3_TXREQ_MASK                           0x8
9036:          #define _B1CON_FILHIT4_TXERR_POSN                           0x4
9037:          #define _B1CON_FILHIT4_TXERR_POSITION                       0x4
9038:          #define _B1CON_FILHIT4_TXERR_SIZE                           0x1
9039:          #define _B1CON_FILHIT4_TXERR_LENGTH                         0x1
9040:          #define _B1CON_FILHIT4_TXERR_MASK                           0x10
9041:          #define _B1CON_RXRTRRO_TXLARB_POSN                          0x5
9042:          #define _B1CON_RXRTRRO_TXLARB_POSITION                      0x5
9043:          #define _B1CON_RXRTRRO_TXLARB_SIZE                          0x1
9044:          #define _B1CON_RXRTRRO_TXLARB_LENGTH                        0x1
9045:          #define _B1CON_RXRTRRO_TXLARB_MASK                          0x20
9046:          #define _B1CON_RXM1_TXABT_POSN                              0x6
9047:          #define _B1CON_RXM1_TXABT_POSITION                          0x6
9048:          #define _B1CON_RXM1_TXABT_SIZE                              0x1
9049:          #define _B1CON_RXM1_TXABT_LENGTH                            0x1
9050:          #define _B1CON_RXM1_TXABT_MASK                              0x40
9051:          #define _B1CON_RXFUL_TXBIF_POSN                             0x7
9052:          #define _B1CON_RXFUL_TXBIF_POSITION                         0x7
9053:          #define _B1CON_RXFUL_TXBIF_SIZE                             0x1
9054:          #define _B1CON_RXFUL_TXBIF_LENGTH                           0x1
9055:          #define _B1CON_RXFUL_TXBIF_MASK                             0x80
9056:          #define _B1CON_FILHIT0_POSN                                 0x0
9057:          #define _B1CON_FILHIT0_POSITION                             0x0
9058:          #define _B1CON_FILHIT0_SIZE                                 0x1
9059:          #define _B1CON_FILHIT0_LENGTH                               0x1
9060:          #define _B1CON_FILHIT0_MASK                                 0x1
9061:          #define _B1CON_FILHIT1_POSN                                 0x1
9062:          #define _B1CON_FILHIT1_POSITION                             0x1
9063:          #define _B1CON_FILHIT1_SIZE                                 0x1
9064:          #define _B1CON_FILHIT1_LENGTH                               0x1
9065:          #define _B1CON_FILHIT1_MASK                                 0x2
9066:          #define _B1CON_FILHIT2_POSN                                 0x2
9067:          #define _B1CON_FILHIT2_POSITION                             0x2
9068:          #define _B1CON_FILHIT2_SIZE                                 0x1
9069:          #define _B1CON_FILHIT2_LENGTH                               0x1
9070:          #define _B1CON_FILHIT2_MASK                                 0x4
9071:          #define _B1CON_FILHIT3_POSN                                 0x3
9072:          #define _B1CON_FILHIT3_POSITION                             0x3
9073:          #define _B1CON_FILHIT3_SIZE                                 0x1
9074:          #define _B1CON_FILHIT3_LENGTH                               0x1
9075:          #define _B1CON_FILHIT3_MASK                                 0x8
9076:          #define _B1CON_FILHIT4_POSN                                 0x4
9077:          #define _B1CON_FILHIT4_POSITION                             0x4
9078:          #define _B1CON_FILHIT4_SIZE                                 0x1
9079:          #define _B1CON_FILHIT4_LENGTH                               0x1
9080:          #define _B1CON_FILHIT4_MASK                                 0x10
9081:          #define _B1CON_RXRTRRO_POSN                                 0x5
9082:          #define _B1CON_RXRTRRO_POSITION                             0x5
9083:          #define _B1CON_RXRTRRO_SIZE                                 0x1
9084:          #define _B1CON_RXRTRRO_LENGTH                               0x1
9085:          #define _B1CON_RXRTRRO_MASK                                 0x20
9086:          #define _B1CON_RXM1_POSN                                    0x6
9087:          #define _B1CON_RXM1_POSITION                                0x6
9088:          #define _B1CON_RXM1_SIZE                                    0x1
9089:          #define _B1CON_RXM1_LENGTH                                  0x1
9090:          #define _B1CON_RXM1_MASK                                    0x40
9091:          #define _B1CON_RXFUL_POSN                                   0x7
9092:          #define _B1CON_RXFUL_POSITION                               0x7
9093:          #define _B1CON_RXFUL_SIZE                                   0x1
9094:          #define _B1CON_RXFUL_LENGTH                                 0x1
9095:          #define _B1CON_RXFUL_MASK                                   0x80
9096:          #define _B1CON_TXPRI0_POSN                                  0x0
9097:          #define _B1CON_TXPRI0_POSITION                              0x0
9098:          #define _B1CON_TXPRI0_SIZE                                  0x1
9099:          #define _B1CON_TXPRI0_LENGTH                                0x1
9100:          #define _B1CON_TXPRI0_MASK                                  0x1
9101:          #define _B1CON_TXPRI1_POSN                                  0x1
9102:          #define _B1CON_TXPRI1_POSITION                              0x1
9103:          #define _B1CON_TXPRI1_SIZE                                  0x1
9104:          #define _B1CON_TXPRI1_LENGTH                                0x1
9105:          #define _B1CON_TXPRI1_MASK                                  0x2
9106:          #define _B1CON_RTREN_POSN                                   0x2
9107:          #define _B1CON_RTREN_POSITION                               0x2
9108:          #define _B1CON_RTREN_SIZE                                   0x1
9109:          #define _B1CON_RTREN_LENGTH                                 0x1
9110:          #define _B1CON_RTREN_MASK                                   0x4
9111:          #define _B1CON_TXREQ_POSN                                   0x3
9112:          #define _B1CON_TXREQ_POSITION                               0x3
9113:          #define _B1CON_TXREQ_SIZE                                   0x1
9114:          #define _B1CON_TXREQ_LENGTH                                 0x1
9115:          #define _B1CON_TXREQ_MASK                                   0x8
9116:          #define _B1CON_TXERR_POSN                                   0x4
9117:          #define _B1CON_TXERR_POSITION                               0x4
9118:          #define _B1CON_TXERR_SIZE                                   0x1
9119:          #define _B1CON_TXERR_LENGTH                                 0x1
9120:          #define _B1CON_TXERR_MASK                                   0x10
9121:          #define _B1CON_TXLARB_POSN                                  0x5
9122:          #define _B1CON_TXLARB_POSITION                              0x5
9123:          #define _B1CON_TXLARB_SIZE                                  0x1
9124:          #define _B1CON_TXLARB_LENGTH                                0x1
9125:          #define _B1CON_TXLARB_MASK                                  0x20
9126:          #define _B1CON_TXABT_POSN                                   0x6
9127:          #define _B1CON_TXABT_POSITION                               0x6
9128:          #define _B1CON_TXABT_SIZE                                   0x1
9129:          #define _B1CON_TXABT_LENGTH                                 0x1
9130:          #define _B1CON_TXABT_MASK                                   0x40
9131:          #define _B1CON_TXBIF_POSN                                   0x7
9132:          #define _B1CON_TXBIF_POSITION                               0x7
9133:          #define _B1CON_TXBIF_SIZE                                   0x1
9134:          #define _B1CON_TXBIF_LENGTH                                 0x1
9135:          #define _B1CON_TXBIF_MASK                                   0x80
9136:          #define _B1CON_B1FILHIT0_POSN                               0x0
9137:          #define _B1CON_B1FILHIT0_POSITION                           0x0
9138:          #define _B1CON_B1FILHIT0_SIZE                               0x1
9139:          #define _B1CON_B1FILHIT0_LENGTH                             0x1
9140:          #define _B1CON_B1FILHIT0_MASK                               0x1
9141:          #define _B1CON_B1FILHIT1_POSN                               0x1
9142:          #define _B1CON_B1FILHIT1_POSITION                           0x1
9143:          #define _B1CON_B1FILHIT1_SIZE                               0x1
9144:          #define _B1CON_B1FILHIT1_LENGTH                             0x1
9145:          #define _B1CON_B1FILHIT1_MASK                               0x2
9146:          #define _B1CON_B1FILHIT2_POSN                               0x2
9147:          #define _B1CON_B1FILHIT2_POSITION                           0x2
9148:          #define _B1CON_B1FILHIT2_SIZE                               0x1
9149:          #define _B1CON_B1FILHIT2_LENGTH                             0x1
9150:          #define _B1CON_B1FILHIT2_MASK                               0x4
9151:          #define _B1CON_B1FILHIT3_POSN                               0x3
9152:          #define _B1CON_B1FILHIT3_POSITION                           0x3
9153:          #define _B1CON_B1FILHIT3_SIZE                               0x1
9154:          #define _B1CON_B1FILHIT3_LENGTH                             0x1
9155:          #define _B1CON_B1FILHIT3_MASK                               0x8
9156:          #define _B1CON_B1FILHIT4_POSN                               0x4
9157:          #define _B1CON_B1FILHIT4_POSITION                           0x4
9158:          #define _B1CON_B1FILHIT4_SIZE                               0x1
9159:          #define _B1CON_B1FILHIT4_LENGTH                             0x1
9160:          #define _B1CON_B1FILHIT4_MASK                               0x10
9161:          #define _B1CON_B1RTREN_POSN                                 0x2
9162:          #define _B1CON_B1RTREN_POSITION                             0x2
9163:          #define _B1CON_B1RTREN_SIZE                                 0x1
9164:          #define _B1CON_B1RTREN_LENGTH                               0x1
9165:          #define _B1CON_B1RTREN_MASK                                 0x4
9166:          #define _B1CON_B1RTRRO_POSN                                 0x5
9167:          #define _B1CON_B1RTRRO_POSITION                             0x5
9168:          #define _B1CON_B1RTRRO_SIZE                                 0x1
9169:          #define _B1CON_B1RTRRO_LENGTH                               0x1
9170:          #define _B1CON_B1RTRRO_MASK                                 0x20
9171:          #define _B1CON_B1RXFUL_POSN                                 0x7
9172:          #define _B1CON_B1RXFUL_POSITION                             0x7
9173:          #define _B1CON_B1RXFUL_SIZE                                 0x1
9174:          #define _B1CON_B1RXFUL_LENGTH                               0x1
9175:          #define _B1CON_B1RXFUL_MASK                                 0x80
9176:          #define _B1CON_B1RXM1_POSN                                  0x6
9177:          #define _B1CON_B1RXM1_POSITION                              0x6
9178:          #define _B1CON_B1RXM1_SIZE                                  0x1
9179:          #define _B1CON_B1RXM1_LENGTH                                0x1
9180:          #define _B1CON_B1RXM1_MASK                                  0x40
9181:          #define _B1CON_B1TXABT_POSN                                 0x6
9182:          #define _B1CON_B1TXABT_POSITION                             0x6
9183:          #define _B1CON_B1TXABT_SIZE                                 0x1
9184:          #define _B1CON_B1TXABT_LENGTH                               0x1
9185:          #define _B1CON_B1TXABT_MASK                                 0x40
9186:          #define _B1CON_B1TXB3IF_POSN                                0x7
9187:          #define _B1CON_B1TXB3IF_POSITION                            0x7
9188:          #define _B1CON_B1TXB3IF_SIZE                                0x1
9189:          #define _B1CON_B1TXB3IF_LENGTH                              0x1
9190:          #define _B1CON_B1TXB3IF_MASK                                0x80
9191:          #define _B1CON_B1TXERR_POSN                                 0x4
9192:          #define _B1CON_B1TXERR_POSITION                             0x4
9193:          #define _B1CON_B1TXERR_SIZE                                 0x1
9194:          #define _B1CON_B1TXERR_LENGTH                               0x1
9195:          #define _B1CON_B1TXERR_MASK                                 0x10
9196:          #define _B1CON_B1TXLARB_POSN                                0x5
9197:          #define _B1CON_B1TXLARB_POSITION                            0x5
9198:          #define _B1CON_B1TXLARB_SIZE                                0x1
9199:          #define _B1CON_B1TXLARB_LENGTH                              0x1
9200:          #define _B1CON_B1TXLARB_MASK                                0x20
9201:          #define _B1CON_B1TXPRI0_POSN                                0x0
9202:          #define _B1CON_B1TXPRI0_POSITION                            0x0
9203:          #define _B1CON_B1TXPRI0_SIZE                                0x1
9204:          #define _B1CON_B1TXPRI0_LENGTH                              0x1
9205:          #define _B1CON_B1TXPRI0_MASK                                0x1
9206:          #define _B1CON_B1TXPRI1_POSN                                0x1
9207:          #define _B1CON_B1TXPRI1_POSITION                            0x1
9208:          #define _B1CON_B1TXPRI1_SIZE                                0x1
9209:          #define _B1CON_B1TXPRI1_LENGTH                              0x1
9210:          #define _B1CON_B1TXPRI1_MASK                                0x2
9211:          #define _B1CON_B1TXREQ_POSN                                 0x3
9212:          #define _B1CON_B1TXREQ_POSITION                             0x3
9213:          #define _B1CON_B1TXREQ_SIZE                                 0x1
9214:          #define _B1CON_B1TXREQ_LENGTH                               0x1
9215:          #define _B1CON_B1TXREQ_MASK                                 0x8
9216:          
9217:          // Register: B1SIDH
9218:          extern volatile unsigned char           B1SIDH              @ 0xE91;
9219:          #ifndef _LIB_BUILD
9220:          asm("B1SIDH equ 0E91h");
9221:          #endif
9222:          // bitfield definitions
9223:          typedef union {
9224:              struct {
9225:                  unsigned SID                    :8;
9226:              };
9227:              struct {
9228:                  unsigned SID3                   :1;
9229:                  unsigned SID4                   :1;
9230:                  unsigned SID5                   :1;
9231:                  unsigned SID6                   :1;
9232:                  unsigned SID7                   :1;
9233:                  unsigned SID8                   :1;
9234:                  unsigned SID9                   :1;
9235:                  unsigned SID10                  :1;
9236:              };
9237:              struct {
9238:                  unsigned                        :7;
9239:                  unsigned B1SID10                :1;
9240:              };
9241:              struct {
9242:                  unsigned B1SID3                 :1;
9243:              };
9244:              struct {
9245:                  unsigned                        :1;
9246:                  unsigned B1SID4                 :1;
9247:              };
9248:              struct {
9249:                  unsigned                        :2;
9250:                  unsigned B1SID5                 :1;
9251:              };
9252:              struct {
9253:                  unsigned                        :3;
9254:                  unsigned B1SID6                 :1;
9255:              };
9256:              struct {
9257:                  unsigned                        :4;
9258:                  unsigned B1SID7                 :1;
9259:              };
9260:              struct {
9261:                  unsigned                        :5;
9262:                  unsigned B1SID8                 :1;
9263:              };
9264:              struct {
9265:                  unsigned                        :6;
9266:                  unsigned B1SID9                 :1;
9267:              };
9268:          } B1SIDHbits_t;
9269:          extern volatile B1SIDHbits_t B1SIDHbits @ 0xE91;
9270:          // bitfield macros
9271:          #define _B1SIDH_SID_POSN                                    0x0
9272:          #define _B1SIDH_SID_POSITION                                0x0
9273:          #define _B1SIDH_SID_SIZE                                    0x8
9274:          #define _B1SIDH_SID_LENGTH                                  0x8
9275:          #define _B1SIDH_SID_MASK                                    0xFF
9276:          #define _B1SIDH_SID3_POSN                                   0x0
9277:          #define _B1SIDH_SID3_POSITION                               0x0
9278:          #define _B1SIDH_SID3_SIZE                                   0x1
9279:          #define _B1SIDH_SID3_LENGTH                                 0x1
9280:          #define _B1SIDH_SID3_MASK                                   0x1
9281:          #define _B1SIDH_SID4_POSN                                   0x1
9282:          #define _B1SIDH_SID4_POSITION                               0x1
9283:          #define _B1SIDH_SID4_SIZE                                   0x1
9284:          #define _B1SIDH_SID4_LENGTH                                 0x1
9285:          #define _B1SIDH_SID4_MASK                                   0x2
9286:          #define _B1SIDH_SID5_POSN                                   0x2
9287:          #define _B1SIDH_SID5_POSITION                               0x2
9288:          #define _B1SIDH_SID5_SIZE                                   0x1
9289:          #define _B1SIDH_SID5_LENGTH                                 0x1
9290:          #define _B1SIDH_SID5_MASK                                   0x4
9291:          #define _B1SIDH_SID6_POSN                                   0x3
9292:          #define _B1SIDH_SID6_POSITION                               0x3
9293:          #define _B1SIDH_SID6_SIZE                                   0x1
9294:          #define _B1SIDH_SID6_LENGTH                                 0x1
9295:          #define _B1SIDH_SID6_MASK                                   0x8
9296:          #define _B1SIDH_SID7_POSN                                   0x4
9297:          #define _B1SIDH_SID7_POSITION                               0x4
9298:          #define _B1SIDH_SID7_SIZE                                   0x1
9299:          #define _B1SIDH_SID7_LENGTH                                 0x1
9300:          #define _B1SIDH_SID7_MASK                                   0x10
9301:          #define _B1SIDH_SID8_POSN                                   0x5
9302:          #define _B1SIDH_SID8_POSITION                               0x5
9303:          #define _B1SIDH_SID8_SIZE                                   0x1
9304:          #define _B1SIDH_SID8_LENGTH                                 0x1
9305:          #define _B1SIDH_SID8_MASK                                   0x20
9306:          #define _B1SIDH_SID9_POSN                                   0x6
9307:          #define _B1SIDH_SID9_POSITION                               0x6
9308:          #define _B1SIDH_SID9_SIZE                                   0x1
9309:          #define _B1SIDH_SID9_LENGTH                                 0x1
9310:          #define _B1SIDH_SID9_MASK                                   0x40
9311:          #define _B1SIDH_SID10_POSN                                  0x7
9312:          #define _B1SIDH_SID10_POSITION                              0x7
9313:          #define _B1SIDH_SID10_SIZE                                  0x1
9314:          #define _B1SIDH_SID10_LENGTH                                0x1
9315:          #define _B1SIDH_SID10_MASK                                  0x80
9316:          #define _B1SIDH_B1SID10_POSN                                0x7
9317:          #define _B1SIDH_B1SID10_POSITION                            0x7
9318:          #define _B1SIDH_B1SID10_SIZE                                0x1
9319:          #define _B1SIDH_B1SID10_LENGTH                              0x1
9320:          #define _B1SIDH_B1SID10_MASK                                0x80
9321:          #define _B1SIDH_B1SID3_POSN                                 0x0
9322:          #define _B1SIDH_B1SID3_POSITION                             0x0
9323:          #define _B1SIDH_B1SID3_SIZE                                 0x1
9324:          #define _B1SIDH_B1SID3_LENGTH                               0x1
9325:          #define _B1SIDH_B1SID3_MASK                                 0x1
9326:          #define _B1SIDH_B1SID4_POSN                                 0x1
9327:          #define _B1SIDH_B1SID4_POSITION                             0x1
9328:          #define _B1SIDH_B1SID4_SIZE                                 0x1
9329:          #define _B1SIDH_B1SID4_LENGTH                               0x1
9330:          #define _B1SIDH_B1SID4_MASK                                 0x2
9331:          #define _B1SIDH_B1SID5_POSN                                 0x2
9332:          #define _B1SIDH_B1SID5_POSITION                             0x2
9333:          #define _B1SIDH_B1SID5_SIZE                                 0x1
9334:          #define _B1SIDH_B1SID5_LENGTH                               0x1
9335:          #define _B1SIDH_B1SID5_MASK                                 0x4
9336:          #define _B1SIDH_B1SID6_POSN                                 0x3
9337:          #define _B1SIDH_B1SID6_POSITION                             0x3
9338:          #define _B1SIDH_B1SID6_SIZE                                 0x1
9339:          #define _B1SIDH_B1SID6_LENGTH                               0x1
9340:          #define _B1SIDH_B1SID6_MASK                                 0x8
9341:          #define _B1SIDH_B1SID7_POSN                                 0x4
9342:          #define _B1SIDH_B1SID7_POSITION                             0x4
9343:          #define _B1SIDH_B1SID7_SIZE                                 0x1
9344:          #define _B1SIDH_B1SID7_LENGTH                               0x1
9345:          #define _B1SIDH_B1SID7_MASK                                 0x10
9346:          #define _B1SIDH_B1SID8_POSN                                 0x5
9347:          #define _B1SIDH_B1SID8_POSITION                             0x5
9348:          #define _B1SIDH_B1SID8_SIZE                                 0x1
9349:          #define _B1SIDH_B1SID8_LENGTH                               0x1
9350:          #define _B1SIDH_B1SID8_MASK                                 0x20
9351:          #define _B1SIDH_B1SID9_POSN                                 0x6
9352:          #define _B1SIDH_B1SID9_POSITION                             0x6
9353:          #define _B1SIDH_B1SID9_SIZE                                 0x1
9354:          #define _B1SIDH_B1SID9_LENGTH                               0x1
9355:          #define _B1SIDH_B1SID9_MASK                                 0x40
9356:          
9357:          // Register: B1SIDL
9358:          extern volatile unsigned char           B1SIDL              @ 0xE92;
9359:          #ifndef _LIB_BUILD
9360:          asm("B1SIDL equ 0E92h");
9361:          #endif
9362:          // bitfield definitions
9363:          typedef union {
9364:              struct {
9365:                  unsigned EID                    :2;
9366:                  unsigned                        :1;
9367:                  unsigned EXIDE                  :1;
9368:                  unsigned SRR                    :1;
9369:                  unsigned SID                    :3;
9370:              };
9371:              struct {
9372:                  unsigned EID16                  :1;
9373:                  unsigned EID17                  :1;
9374:                  unsigned                        :3;
9375:                  unsigned SID0                   :1;
9376:                  unsigned SID1                   :1;
9377:                  unsigned SID2                   :1;
9378:              };
9379:              struct {
9380:                  unsigned B1EID16                :1;
9381:              };
9382:              struct {
9383:                  unsigned                        :1;
9384:                  unsigned B1EID17                :1;
9385:              };
9386:              struct {
9387:                  unsigned                        :3;
9388:                  unsigned B1EXID                 :1;
9389:              };
9390:              struct {
9391:                  unsigned                        :5;
9392:                  unsigned B1SID0                 :1;
9393:              };
9394:              struct {
9395:                  unsigned                        :6;
9396:                  unsigned B1SID1                 :1;
9397:              };
9398:              struct {
9399:                  unsigned                        :7;
9400:                  unsigned B1SID2                 :1;
9401:              };
9402:              struct {
9403:                  unsigned                        :4;
9404:                  unsigned B1SRR                  :1;
9405:              };
9406:          } B1SIDLbits_t;
9407:          extern volatile B1SIDLbits_t B1SIDLbits @ 0xE92;
9408:          // bitfield macros
9409:          #define _B1SIDL_EID_POSN                                    0x0
9410:          #define _B1SIDL_EID_POSITION                                0x0
9411:          #define _B1SIDL_EID_SIZE                                    0x2
9412:          #define _B1SIDL_EID_LENGTH                                  0x2
9413:          #define _B1SIDL_EID_MASK                                    0x3
9414:          #define _B1SIDL_EXIDE_POSN                                  0x3
9415:          #define _B1SIDL_EXIDE_POSITION                              0x3
9416:          #define _B1SIDL_EXIDE_SIZE                                  0x1
9417:          #define _B1SIDL_EXIDE_LENGTH                                0x1
9418:          #define _B1SIDL_EXIDE_MASK                                  0x8
9419:          #define _B1SIDL_SRR_POSN                                    0x4
9420:          #define _B1SIDL_SRR_POSITION                                0x4
9421:          #define _B1SIDL_SRR_SIZE                                    0x1
9422:          #define _B1SIDL_SRR_LENGTH                                  0x1
9423:          #define _B1SIDL_SRR_MASK                                    0x10
9424:          #define _B1SIDL_SID_POSN                                    0x5
9425:          #define _B1SIDL_SID_POSITION                                0x5
9426:          #define _B1SIDL_SID_SIZE                                    0x3
9427:          #define _B1SIDL_SID_LENGTH                                  0x3
9428:          #define _B1SIDL_SID_MASK                                    0xE0
9429:          #define _B1SIDL_EID16_POSN                                  0x0
9430:          #define _B1SIDL_EID16_POSITION                              0x0
9431:          #define _B1SIDL_EID16_SIZE                                  0x1
9432:          #define _B1SIDL_EID16_LENGTH                                0x1
9433:          #define _B1SIDL_EID16_MASK                                  0x1
9434:          #define _B1SIDL_EID17_POSN                                  0x1
9435:          #define _B1SIDL_EID17_POSITION                              0x1
9436:          #define _B1SIDL_EID17_SIZE                                  0x1
9437:          #define _B1SIDL_EID17_LENGTH                                0x1
9438:          #define _B1SIDL_EID17_MASK                                  0x2
9439:          #define _B1SIDL_SID0_POSN                                   0x5
9440:          #define _B1SIDL_SID0_POSITION                               0x5
9441:          #define _B1SIDL_SID0_SIZE                                   0x1
9442:          #define _B1SIDL_SID0_LENGTH                                 0x1
9443:          #define _B1SIDL_SID0_MASK                                   0x20
9444:          #define _B1SIDL_SID1_POSN                                   0x6
9445:          #define _B1SIDL_SID1_POSITION                               0x6
9446:          #define _B1SIDL_SID1_SIZE                                   0x1
9447:          #define _B1SIDL_SID1_LENGTH                                 0x1
9448:          #define _B1SIDL_SID1_MASK                                   0x40
9449:          #define _B1SIDL_SID2_POSN                                   0x7
9450:          #define _B1SIDL_SID2_POSITION                               0x7
9451:          #define _B1SIDL_SID2_SIZE                                   0x1
9452:          #define _B1SIDL_SID2_LENGTH                                 0x1
9453:          #define _B1SIDL_SID2_MASK                                   0x80
9454:          #define _B1SIDL_B1EID16_POSN                                0x0
9455:          #define _B1SIDL_B1EID16_POSITION                            0x0
9456:          #define _B1SIDL_B1EID16_SIZE                                0x1
9457:          #define _B1SIDL_B1EID16_LENGTH                              0x1
9458:          #define _B1SIDL_B1EID16_MASK                                0x1
9459:          #define _B1SIDL_B1EID17_POSN                                0x1
9460:          #define _B1SIDL_B1EID17_POSITION                            0x1
9461:          #define _B1SIDL_B1EID17_SIZE                                0x1
9462:          #define _B1SIDL_B1EID17_LENGTH                              0x1
9463:          #define _B1SIDL_B1EID17_MASK                                0x2
9464:          #define _B1SIDL_B1EXID_POSN                                 0x3
9465:          #define _B1SIDL_B1EXID_POSITION                             0x3
9466:          #define _B1SIDL_B1EXID_SIZE                                 0x1
9467:          #define _B1SIDL_B1EXID_LENGTH                               0x1
9468:          #define _B1SIDL_B1EXID_MASK                                 0x8
9469:          #define _B1SIDL_B1SID0_POSN                                 0x5
9470:          #define _B1SIDL_B1SID0_POSITION                             0x5
9471:          #define _B1SIDL_B1SID0_SIZE                                 0x1
9472:          #define _B1SIDL_B1SID0_LENGTH                               0x1
9473:          #define _B1SIDL_B1SID0_MASK                                 0x20
9474:          #define _B1SIDL_B1SID1_POSN                                 0x6
9475:          #define _B1SIDL_B1SID1_POSITION                             0x6
9476:          #define _B1SIDL_B1SID1_SIZE                                 0x1
9477:          #define _B1SIDL_B1SID1_LENGTH                               0x1
9478:          #define _B1SIDL_B1SID1_MASK                                 0x40
9479:          #define _B1SIDL_B1SID2_POSN                                 0x7
9480:          #define _B1SIDL_B1SID2_POSITION                             0x7
9481:          #define _B1SIDL_B1SID2_SIZE                                 0x1
9482:          #define _B1SIDL_B1SID2_LENGTH                               0x1
9483:          #define _B1SIDL_B1SID2_MASK                                 0x80
9484:          #define _B1SIDL_B1SRR_POSN                                  0x4
9485:          #define _B1SIDL_B1SRR_POSITION                              0x4
9486:          #define _B1SIDL_B1SRR_SIZE                                  0x1
9487:          #define _B1SIDL_B1SRR_LENGTH                                0x1
9488:          #define _B1SIDL_B1SRR_MASK                                  0x10
9489:          
9490:          // Register: B1EIDH
9491:          extern volatile unsigned char           B1EIDH              @ 0xE93;
9492:          #ifndef _LIB_BUILD
9493:          asm("B1EIDH equ 0E93h");
9494:          #endif
9495:          // bitfield definitions
9496:          typedef union {
9497:              struct {
9498:                  unsigned EID                    :8;
9499:              };
9500:              struct {
9501:                  unsigned EID8                   :1;
9502:                  unsigned EID9                   :1;
9503:                  unsigned EID10                  :1;
9504:                  unsigned EID11                  :1;
9505:                  unsigned EID12                  :1;
9506:                  unsigned EID13                  :1;
9507:                  unsigned EID14                  :1;
9508:                  unsigned EID15                  :1;
9509:              };
9510:              struct {
9511:                  unsigned                        :2;
9512:                  unsigned B1EID10                :1;
9513:              };
9514:              struct {
9515:                  unsigned                        :3;
9516:                  unsigned B1EID11                :1;
9517:              };
9518:              struct {
9519:                  unsigned                        :4;
9520:                  unsigned B1EID12                :1;
9521:              };
9522:              struct {
9523:                  unsigned                        :5;
9524:                  unsigned B1EID13                :1;
9525:              };
9526:              struct {
9527:                  unsigned                        :6;
9528:                  unsigned B1EID14                :1;
9529:              };
9530:              struct {
9531:                  unsigned                        :7;
9532:                  unsigned B1EID15                :1;
9533:              };
9534:              struct {
9535:                  unsigned B1EID8                 :1;
9536:              };
9537:              struct {
9538:                  unsigned                        :1;
9539:                  unsigned B1EID9                 :1;
9540:              };
9541:          } B1EIDHbits_t;
9542:          extern volatile B1EIDHbits_t B1EIDHbits @ 0xE93;
9543:          // bitfield macros
9544:          #define _B1EIDH_EID_POSN                                    0x0
9545:          #define _B1EIDH_EID_POSITION                                0x0
9546:          #define _B1EIDH_EID_SIZE                                    0x8
9547:          #define _B1EIDH_EID_LENGTH                                  0x8
9548:          #define _B1EIDH_EID_MASK                                    0xFF
9549:          #define _B1EIDH_EID8_POSN                                   0x0
9550:          #define _B1EIDH_EID8_POSITION                               0x0
9551:          #define _B1EIDH_EID8_SIZE                                   0x1
9552:          #define _B1EIDH_EID8_LENGTH                                 0x1
9553:          #define _B1EIDH_EID8_MASK                                   0x1
9554:          #define _B1EIDH_EID9_POSN                                   0x1
9555:          #define _B1EIDH_EID9_POSITION                               0x1
9556:          #define _B1EIDH_EID9_SIZE                                   0x1
9557:          #define _B1EIDH_EID9_LENGTH                                 0x1
9558:          #define _B1EIDH_EID9_MASK                                   0x2
9559:          #define _B1EIDH_EID10_POSN                                  0x2
9560:          #define _B1EIDH_EID10_POSITION                              0x2
9561:          #define _B1EIDH_EID10_SIZE                                  0x1
9562:          #define _B1EIDH_EID10_LENGTH                                0x1
9563:          #define _B1EIDH_EID10_MASK                                  0x4
9564:          #define _B1EIDH_EID11_POSN                                  0x3
9565:          #define _B1EIDH_EID11_POSITION                              0x3
9566:          #define _B1EIDH_EID11_SIZE                                  0x1
9567:          #define _B1EIDH_EID11_LENGTH                                0x1
9568:          #define _B1EIDH_EID11_MASK                                  0x8
9569:          #define _B1EIDH_EID12_POSN                                  0x4
9570:          #define _B1EIDH_EID12_POSITION                              0x4
9571:          #define _B1EIDH_EID12_SIZE                                  0x1
9572:          #define _B1EIDH_EID12_LENGTH                                0x1
9573:          #define _B1EIDH_EID12_MASK                                  0x10
9574:          #define _B1EIDH_EID13_POSN                                  0x5
9575:          #define _B1EIDH_EID13_POSITION                              0x5
9576:          #define _B1EIDH_EID13_SIZE                                  0x1
9577:          #define _B1EIDH_EID13_LENGTH                                0x1
9578:          #define _B1EIDH_EID13_MASK                                  0x20
9579:          #define _B1EIDH_EID14_POSN                                  0x6
9580:          #define _B1EIDH_EID14_POSITION                              0x6
9581:          #define _B1EIDH_EID14_SIZE                                  0x1
9582:          #define _B1EIDH_EID14_LENGTH                                0x1
9583:          #define _B1EIDH_EID14_MASK                                  0x40
9584:          #define _B1EIDH_EID15_POSN                                  0x7
9585:          #define _B1EIDH_EID15_POSITION                              0x7
9586:          #define _B1EIDH_EID15_SIZE                                  0x1
9587:          #define _B1EIDH_EID15_LENGTH                                0x1
9588:          #define _B1EIDH_EID15_MASK                                  0x80
9589:          #define _B1EIDH_B1EID10_POSN                                0x2
9590:          #define _B1EIDH_B1EID10_POSITION                            0x2
9591:          #define _B1EIDH_B1EID10_SIZE                                0x1
9592:          #define _B1EIDH_B1EID10_LENGTH                              0x1
9593:          #define _B1EIDH_B1EID10_MASK                                0x4
9594:          #define _B1EIDH_B1EID11_POSN                                0x3
9595:          #define _B1EIDH_B1EID11_POSITION                            0x3
9596:          #define _B1EIDH_B1EID11_SIZE                                0x1
9597:          #define _B1EIDH_B1EID11_LENGTH                              0x1
9598:          #define _B1EIDH_B1EID11_MASK                                0x8
9599:          #define _B1EIDH_B1EID12_POSN                                0x4
9600:          #define _B1EIDH_B1EID12_POSITION                            0x4
9601:          #define _B1EIDH_B1EID12_SIZE                                0x1
9602:          #define _B1EIDH_B1EID12_LENGTH                              0x1
9603:          #define _B1EIDH_B1EID12_MASK                                0x10
9604:          #define _B1EIDH_B1EID13_POSN                                0x5
9605:          #define _B1EIDH_B1EID13_POSITION                            0x5
9606:          #define _B1EIDH_B1EID13_SIZE                                0x1
9607:          #define _B1EIDH_B1EID13_LENGTH                              0x1
9608:          #define _B1EIDH_B1EID13_MASK                                0x20
9609:          #define _B1EIDH_B1EID14_POSN                                0x6
9610:          #define _B1EIDH_B1EID14_POSITION                            0x6
9611:          #define _B1EIDH_B1EID14_SIZE                                0x1
9612:          #define _B1EIDH_B1EID14_LENGTH                              0x1
9613:          #define _B1EIDH_B1EID14_MASK                                0x40
9614:          #define _B1EIDH_B1EID15_POSN                                0x7
9615:          #define _B1EIDH_B1EID15_POSITION                            0x7
9616:          #define _B1EIDH_B1EID15_SIZE                                0x1
9617:          #define _B1EIDH_B1EID15_LENGTH                              0x1
9618:          #define _B1EIDH_B1EID15_MASK                                0x80
9619:          #define _B1EIDH_B1EID8_POSN                                 0x0
9620:          #define _B1EIDH_B1EID8_POSITION                             0x0
9621:          #define _B1EIDH_B1EID8_SIZE                                 0x1
9622:          #define _B1EIDH_B1EID8_LENGTH                               0x1
9623:          #define _B1EIDH_B1EID8_MASK                                 0x1
9624:          #define _B1EIDH_B1EID9_POSN                                 0x1
9625:          #define _B1EIDH_B1EID9_POSITION                             0x1
9626:          #define _B1EIDH_B1EID9_SIZE                                 0x1
9627:          #define _B1EIDH_B1EID9_LENGTH                               0x1
9628:          #define _B1EIDH_B1EID9_MASK                                 0x2
9629:          
9630:          // Register: B1EIDL
9631:          extern volatile unsigned char           B1EIDL              @ 0xE94;
9632:          #ifndef _LIB_BUILD
9633:          asm("B1EIDL equ 0E94h");
9634:          #endif
9635:          // bitfield definitions
9636:          typedef union {
9637:              struct {
9638:                  unsigned EID                    :8;
9639:              };
9640:              struct {
9641:                  unsigned EID0                   :1;
9642:                  unsigned EID1                   :1;
9643:                  unsigned EID2                   :1;
9644:                  unsigned EID3                   :1;
9645:                  unsigned EID4                   :1;
9646:                  unsigned EID5                   :1;
9647:                  unsigned EID6                   :1;
9648:                  unsigned EID7                   :1;
9649:              };
9650:              struct {
9651:                  unsigned B1EID0                 :1;
9652:              };
9653:              struct {
9654:                  unsigned                        :1;
9655:                  unsigned B1EID1                 :1;
9656:              };
9657:              struct {
9658:                  unsigned                        :2;
9659:                  unsigned B1EID2                 :1;
9660:              };
9661:              struct {
9662:                  unsigned                        :3;
9663:                  unsigned B1EID3                 :1;
9664:              };
9665:              struct {
9666:                  unsigned                        :4;
9667:                  unsigned B1EID4                 :1;
9668:              };
9669:              struct {
9670:                  unsigned                        :5;
9671:                  unsigned B1EID5                 :1;
9672:              };
9673:              struct {
9674:                  unsigned                        :6;
9675:                  unsigned B1EID6                 :1;
9676:              };
9677:              struct {
9678:                  unsigned                        :7;
9679:                  unsigned B1EID7                 :1;
9680:              };
9681:          } B1EIDLbits_t;
9682:          extern volatile B1EIDLbits_t B1EIDLbits @ 0xE94;
9683:          // bitfield macros
9684:          #define _B1EIDL_EID_POSN                                    0x0
9685:          #define _B1EIDL_EID_POSITION                                0x0
9686:          #define _B1EIDL_EID_SIZE                                    0x8
9687:          #define _B1EIDL_EID_LENGTH                                  0x8
9688:          #define _B1EIDL_EID_MASK                                    0xFF
9689:          #define _B1EIDL_EID0_POSN                                   0x0
9690:          #define _B1EIDL_EID0_POSITION                               0x0
9691:          #define _B1EIDL_EID0_SIZE                                   0x1
9692:          #define _B1EIDL_EID0_LENGTH                                 0x1
9693:          #define _B1EIDL_EID0_MASK                                   0x1
9694:          #define _B1EIDL_EID1_POSN                                   0x1
9695:          #define _B1EIDL_EID1_POSITION                               0x1
9696:          #define _B1EIDL_EID1_SIZE                                   0x1
9697:          #define _B1EIDL_EID1_LENGTH                                 0x1
9698:          #define _B1EIDL_EID1_MASK                                   0x2
9699:          #define _B1EIDL_EID2_POSN                                   0x2
9700:          #define _B1EIDL_EID2_POSITION                               0x2
9701:          #define _B1EIDL_EID2_SIZE                                   0x1
9702:          #define _B1EIDL_EID2_LENGTH                                 0x1
9703:          #define _B1EIDL_EID2_MASK                                   0x4
9704:          #define _B1EIDL_EID3_POSN                                   0x3
9705:          #define _B1EIDL_EID3_POSITION                               0x3
9706:          #define _B1EIDL_EID3_SIZE                                   0x1
9707:          #define _B1EIDL_EID3_LENGTH                                 0x1
9708:          #define _B1EIDL_EID3_MASK                                   0x8
9709:          #define _B1EIDL_EID4_POSN                                   0x4
9710:          #define _B1EIDL_EID4_POSITION                               0x4
9711:          #define _B1EIDL_EID4_SIZE                                   0x1
9712:          #define _B1EIDL_EID4_LENGTH                                 0x1
9713:          #define _B1EIDL_EID4_MASK                                   0x10
9714:          #define _B1EIDL_EID5_POSN                                   0x5
9715:          #define _B1EIDL_EID5_POSITION                               0x5
9716:          #define _B1EIDL_EID5_SIZE                                   0x1
9717:          #define _B1EIDL_EID5_LENGTH                                 0x1
9718:          #define _B1EIDL_EID5_MASK                                   0x20
9719:          #define _B1EIDL_EID6_POSN                                   0x6
9720:          #define _B1EIDL_EID6_POSITION                               0x6
9721:          #define _B1EIDL_EID6_SIZE                                   0x1
9722:          #define _B1EIDL_EID6_LENGTH                                 0x1
9723:          #define _B1EIDL_EID6_MASK                                   0x40
9724:          #define _B1EIDL_EID7_POSN                                   0x7
9725:          #define _B1EIDL_EID7_POSITION                               0x7
9726:          #define _B1EIDL_EID7_SIZE                                   0x1
9727:          #define _B1EIDL_EID7_LENGTH                                 0x1
9728:          #define _B1EIDL_EID7_MASK                                   0x80
9729:          #define _B1EIDL_B1EID0_POSN                                 0x0
9730:          #define _B1EIDL_B1EID0_POSITION                             0x0
9731:          #define _B1EIDL_B1EID0_SIZE                                 0x1
9732:          #define _B1EIDL_B1EID0_LENGTH                               0x1
9733:          #define _B1EIDL_B1EID0_MASK                                 0x1
9734:          #define _B1EIDL_B1EID1_POSN                                 0x1
9735:          #define _B1EIDL_B1EID1_POSITION                             0x1
9736:          #define _B1EIDL_B1EID1_SIZE                                 0x1
9737:          #define _B1EIDL_B1EID1_LENGTH                               0x1
9738:          #define _B1EIDL_B1EID1_MASK                                 0x2
9739:          #define _B1EIDL_B1EID2_POSN                                 0x2
9740:          #define _B1EIDL_B1EID2_POSITION                             0x2
9741:          #define _B1EIDL_B1EID2_SIZE                                 0x1
9742:          #define _B1EIDL_B1EID2_LENGTH                               0x1
9743:          #define _B1EIDL_B1EID2_MASK                                 0x4
9744:          #define _B1EIDL_B1EID3_POSN                                 0x3
9745:          #define _B1EIDL_B1EID3_POSITION                             0x3
9746:          #define _B1EIDL_B1EID3_SIZE                                 0x1
9747:          #define _B1EIDL_B1EID3_LENGTH                               0x1
9748:          #define _B1EIDL_B1EID3_MASK                                 0x8
9749:          #define _B1EIDL_B1EID4_POSN                                 0x4
9750:          #define _B1EIDL_B1EID4_POSITION                             0x4
9751:          #define _B1EIDL_B1EID4_SIZE                                 0x1
9752:          #define _B1EIDL_B1EID4_LENGTH                               0x1
9753:          #define _B1EIDL_B1EID4_MASK                                 0x10
9754:          #define _B1EIDL_B1EID5_POSN                                 0x5
9755:          #define _B1EIDL_B1EID5_POSITION                             0x5
9756:          #define _B1EIDL_B1EID5_SIZE                                 0x1
9757:          #define _B1EIDL_B1EID5_LENGTH                               0x1
9758:          #define _B1EIDL_B1EID5_MASK                                 0x20
9759:          #define _B1EIDL_B1EID6_POSN                                 0x6
9760:          #define _B1EIDL_B1EID6_POSITION                             0x6
9761:          #define _B1EIDL_B1EID6_SIZE                                 0x1
9762:          #define _B1EIDL_B1EID6_LENGTH                               0x1
9763:          #define _B1EIDL_B1EID6_MASK                                 0x40
9764:          #define _B1EIDL_B1EID7_POSN                                 0x7
9765:          #define _B1EIDL_B1EID7_POSITION                             0x7
9766:          #define _B1EIDL_B1EID7_SIZE                                 0x1
9767:          #define _B1EIDL_B1EID7_LENGTH                               0x1
9768:          #define _B1EIDL_B1EID7_MASK                                 0x80
9769:          
9770:          // Register: B1DLC
9771:          extern volatile unsigned char           B1DLC               @ 0xE95;
9772:          #ifndef _LIB_BUILD
9773:          asm("B1DLC equ 0E95h");
9774:          #endif
9775:          // bitfield definitions
9776:          typedef union {
9777:              struct {
9778:                  unsigned DLC                    :4;
9779:                  unsigned RB                     :2;
9780:                  unsigned RXRTR_TXRTR            :1;
9781:              };
9782:              struct {
9783:                  unsigned DLC0                   :1;
9784:                  unsigned DLC1                   :1;
9785:                  unsigned DLC2                   :1;
9786:                  unsigned DLC3                   :1;
9787:                  unsigned RB0                    :1;
9788:                  unsigned RB1                    :1;
9789:                  unsigned RXRTR                  :1;
9790:              };
9791:              struct {
9792:                  unsigned                        :6;
9793:                  unsigned TXRTR                  :1;
9794:              };
9795:              struct {
9796:                  unsigned B1DLC0                 :1;
9797:              };
9798:              struct {
9799:                  unsigned                        :1;
9800:                  unsigned B1DLC1                 :1;
9801:              };
9802:              struct {
9803:                  unsigned                        :2;
9804:                  unsigned B1DLC2                 :1;
9805:              };
9806:              struct {
9807:                  unsigned                        :3;
9808:                  unsigned B1DLC3                 :1;
9809:              };
9810:              struct {
9811:                  unsigned                        :4;
9812:                  unsigned B1RB0                  :1;
9813:              };
9814:              struct {
9815:                  unsigned                        :5;
9816:                  unsigned B1RB1                  :1;
9817:              };
9818:              struct {
9819:                  unsigned                        :6;
9820:                  unsigned B1RXRTR                :1;
9821:              };
9822:          } B1DLCbits_t;
9823:          extern volatile B1DLCbits_t B1DLCbits @ 0xE95;
9824:          // bitfield macros
9825:          #define _B1DLC_DLC_POSN                                     0x0
9826:          #define _B1DLC_DLC_POSITION                                 0x0
9827:          #define _B1DLC_DLC_SIZE                                     0x4
9828:          #define _B1DLC_DLC_LENGTH                                   0x4
9829:          #define _B1DLC_DLC_MASK                                     0xF
9830:          #define _B1DLC_RB_POSN                                      0x4
9831:          #define _B1DLC_RB_POSITION                                  0x4
9832:          #define _B1DLC_RB_SIZE                                      0x2
9833:          #define _B1DLC_RB_LENGTH                                    0x2
9834:          #define _B1DLC_RB_MASK                                      0x30
9835:          #define _B1DLC_RXRTR_TXRTR_POSN                             0x6
9836:          #define _B1DLC_RXRTR_TXRTR_POSITION                         0x6
9837:          #define _B1DLC_RXRTR_TXRTR_SIZE                             0x1
9838:          #define _B1DLC_RXRTR_TXRTR_LENGTH                           0x1
9839:          #define _B1DLC_RXRTR_TXRTR_MASK                             0x40
9840:          #define _B1DLC_DLC0_POSN                                    0x0
9841:          #define _B1DLC_DLC0_POSITION                                0x0
9842:          #define _B1DLC_DLC0_SIZE                                    0x1
9843:          #define _B1DLC_DLC0_LENGTH                                  0x1
9844:          #define _B1DLC_DLC0_MASK                                    0x1
9845:          #define _B1DLC_DLC1_POSN                                    0x1
9846:          #define _B1DLC_DLC1_POSITION                                0x1
9847:          #define _B1DLC_DLC1_SIZE                                    0x1
9848:          #define _B1DLC_DLC1_LENGTH                                  0x1
9849:          #define _B1DLC_DLC1_MASK                                    0x2
9850:          #define _B1DLC_DLC2_POSN                                    0x2
9851:          #define _B1DLC_DLC2_POSITION                                0x2
9852:          #define _B1DLC_DLC2_SIZE                                    0x1
9853:          #define _B1DLC_DLC2_LENGTH                                  0x1
9854:          #define _B1DLC_DLC2_MASK                                    0x4
9855:          #define _B1DLC_DLC3_POSN                                    0x3
9856:          #define _B1DLC_DLC3_POSITION                                0x3
9857:          #define _B1DLC_DLC3_SIZE                                    0x1
9858:          #define _B1DLC_DLC3_LENGTH                                  0x1
9859:          #define _B1DLC_DLC3_MASK                                    0x8
9860:          #define _B1DLC_RB0_POSN                                     0x4
9861:          #define _B1DLC_RB0_POSITION                                 0x4
9862:          #define _B1DLC_RB0_SIZE                                     0x1
9863:          #define _B1DLC_RB0_LENGTH                                   0x1
9864:          #define _B1DLC_RB0_MASK                                     0x10
9865:          #define _B1DLC_RB1_POSN                                     0x5
9866:          #define _B1DLC_RB1_POSITION                                 0x5
9867:          #define _B1DLC_RB1_SIZE                                     0x1
9868:          #define _B1DLC_RB1_LENGTH                                   0x1
9869:          #define _B1DLC_RB1_MASK                                     0x20
9870:          #define _B1DLC_RXRTR_POSN                                   0x6
9871:          #define _B1DLC_RXRTR_POSITION                               0x6
9872:          #define _B1DLC_RXRTR_SIZE                                   0x1
9873:          #define _B1DLC_RXRTR_LENGTH                                 0x1
9874:          #define _B1DLC_RXRTR_MASK                                   0x40
9875:          #define _B1DLC_TXRTR_POSN                                   0x6
9876:          #define _B1DLC_TXRTR_POSITION                               0x6
9877:          #define _B1DLC_TXRTR_SIZE                                   0x1
9878:          #define _B1DLC_TXRTR_LENGTH                                 0x1
9879:          #define _B1DLC_TXRTR_MASK                                   0x40
9880:          #define _B1DLC_B1DLC0_POSN                                  0x0
9881:          #define _B1DLC_B1DLC0_POSITION                              0x0
9882:          #define _B1DLC_B1DLC0_SIZE                                  0x1
9883:          #define _B1DLC_B1DLC0_LENGTH                                0x1
9884:          #define _B1DLC_B1DLC0_MASK                                  0x1
9885:          #define _B1DLC_B1DLC1_POSN                                  0x1
9886:          #define _B1DLC_B1DLC1_POSITION                              0x1
9887:          #define _B1DLC_B1DLC1_SIZE                                  0x1
9888:          #define _B1DLC_B1DLC1_LENGTH                                0x1
9889:          #define _B1DLC_B1DLC1_MASK                                  0x2
9890:          #define _B1DLC_B1DLC2_POSN                                  0x2
9891:          #define _B1DLC_B1DLC2_POSITION                              0x2
9892:          #define _B1DLC_B1DLC2_SIZE                                  0x1
9893:          #define _B1DLC_B1DLC2_LENGTH                                0x1
9894:          #define _B1DLC_B1DLC2_MASK                                  0x4
9895:          #define _B1DLC_B1DLC3_POSN                                  0x3
9896:          #define _B1DLC_B1DLC3_POSITION                              0x3
9897:          #define _B1DLC_B1DLC3_SIZE                                  0x1
9898:          #define _B1DLC_B1DLC3_LENGTH                                0x1
9899:          #define _B1DLC_B1DLC3_MASK                                  0x8
9900:          #define _B1DLC_B1RB0_POSN                                   0x4
9901:          #define _B1DLC_B1RB0_POSITION                               0x4
9902:          #define _B1DLC_B1RB0_SIZE                                   0x1
9903:          #define _B1DLC_B1RB0_LENGTH                                 0x1
9904:          #define _B1DLC_B1RB0_MASK                                   0x10
9905:          #define _B1DLC_B1RB1_POSN                                   0x5
9906:          #define _B1DLC_B1RB1_POSITION                               0x5
9907:          #define _B1DLC_B1RB1_SIZE                                   0x1
9908:          #define _B1DLC_B1RB1_LENGTH                                 0x1
9909:          #define _B1DLC_B1RB1_MASK                                   0x20
9910:          #define _B1DLC_B1RXRTR_POSN                                 0x6
9911:          #define _B1DLC_B1RXRTR_POSITION                             0x6
9912:          #define _B1DLC_B1RXRTR_SIZE                                 0x1
9913:          #define _B1DLC_B1RXRTR_LENGTH                               0x1
9914:          #define _B1DLC_B1RXRTR_MASK                                 0x40
9915:          
9916:          // Register: B1D0
9917:          extern volatile unsigned char           B1D0                @ 0xE96;
9918:          #ifndef _LIB_BUILD
9919:          asm("B1D0 equ 0E96h");
9920:          #endif
9921:          // bitfield definitions
9922:          typedef union {
9923:              struct {
9924:                  unsigned B1D0                   :8;
9925:              };
9926:              struct {
9927:                  unsigned B1D00                  :1;
9928:                  unsigned B1D01                  :1;
9929:                  unsigned B1D02                  :1;
9930:                  unsigned B1D03                  :1;
9931:                  unsigned B1D04                  :1;
9932:                  unsigned B1D05                  :1;
9933:                  unsigned B1D06                  :1;
9934:                  unsigned B1D07                  :1;
9935:              };
9936:          } B1D0bits_t;
9937:          extern volatile B1D0bits_t B1D0bits @ 0xE96;
9938:          // bitfield macros
9939:          #define _B1D0_B1D0_POSN                                     0x0
9940:          #define _B1D0_B1D0_POSITION                                 0x0
9941:          #define _B1D0_B1D0_SIZE                                     0x8
9942:          #define _B1D0_B1D0_LENGTH                                   0x8
9943:          #define _B1D0_B1D0_MASK                                     0xFF
9944:          #define _B1D0_B1D00_POSN                                    0x0
9945:          #define _B1D0_B1D00_POSITION                                0x0
9946:          #define _B1D0_B1D00_SIZE                                    0x1
9947:          #define _B1D0_B1D00_LENGTH                                  0x1
9948:          #define _B1D0_B1D00_MASK                                    0x1
9949:          #define _B1D0_B1D01_POSN                                    0x1
9950:          #define _B1D0_B1D01_POSITION                                0x1
9951:          #define _B1D0_B1D01_SIZE                                    0x1
9952:          #define _B1D0_B1D01_LENGTH                                  0x1
9953:          #define _B1D0_B1D01_MASK                                    0x2
9954:          #define _B1D0_B1D02_POSN                                    0x2
9955:          #define _B1D0_B1D02_POSITION                                0x2
9956:          #define _B1D0_B1D02_SIZE                                    0x1
9957:          #define _B1D0_B1D02_LENGTH                                  0x1
9958:          #define _B1D0_B1D02_MASK                                    0x4
9959:          #define _B1D0_B1D03_POSN                                    0x3
9960:          #define _B1D0_B1D03_POSITION                                0x3
9961:          #define _B1D0_B1D03_SIZE                                    0x1
9962:          #define _B1D0_B1D03_LENGTH                                  0x1
9963:          #define _B1D0_B1D03_MASK                                    0x8
9964:          #define _B1D0_B1D04_POSN                                    0x4
9965:          #define _B1D0_B1D04_POSITION                                0x4
9966:          #define _B1D0_B1D04_SIZE                                    0x1
9967:          #define _B1D0_B1D04_LENGTH                                  0x1
9968:          #define _B1D0_B1D04_MASK                                    0x10
9969:          #define _B1D0_B1D05_POSN                                    0x5
9970:          #define _B1D0_B1D05_POSITION                                0x5
9971:          #define _B1D0_B1D05_SIZE                                    0x1
9972:          #define _B1D0_B1D05_LENGTH                                  0x1
9973:          #define _B1D0_B1D05_MASK                                    0x20
9974:          #define _B1D0_B1D06_POSN                                    0x6
9975:          #define _B1D0_B1D06_POSITION                                0x6
9976:          #define _B1D0_B1D06_SIZE                                    0x1
9977:          #define _B1D0_B1D06_LENGTH                                  0x1
9978:          #define _B1D0_B1D06_MASK                                    0x40
9979:          #define _B1D0_B1D07_POSN                                    0x7
9980:          #define _B1D0_B1D07_POSITION                                0x7
9981:          #define _B1D0_B1D07_SIZE                                    0x1
9982:          #define _B1D0_B1D07_LENGTH                                  0x1
9983:          #define _B1D0_B1D07_MASK                                    0x80
9984:          
9985:          // Register: B1D1
9986:          extern volatile unsigned char           B1D1                @ 0xE97;
9987:          #ifndef _LIB_BUILD
9988:          asm("B1D1 equ 0E97h");
9989:          #endif
9990:          // bitfield definitions
9991:          typedef union {
9992:              struct {
9993:                  unsigned B1D1                   :8;
9994:              };
9995:              struct {
9996:                  unsigned B1D10                  :1;
9997:                  unsigned B1D11                  :1;
9998:                  unsigned B1D12                  :1;
9999:                  unsigned B1D13                  :1;
10000:                 unsigned B1D14                  :1;
10001:                 unsigned B1D15                  :1;
10002:                 unsigned B1D16                  :1;
10003:                 unsigned B1D17                  :1;
10004:             };
10005:         } B1D1bits_t;
10006:         extern volatile B1D1bits_t B1D1bits @ 0xE97;
10007:         // bitfield macros
10008:         #define _B1D1_B1D1_POSN                                     0x0
10009:         #define _B1D1_B1D1_POSITION                                 0x0
10010:         #define _B1D1_B1D1_SIZE                                     0x8
10011:         #define _B1D1_B1D1_LENGTH                                   0x8
10012:         #define _B1D1_B1D1_MASK                                     0xFF
10013:         #define _B1D1_B1D10_POSN                                    0x0
10014:         #define _B1D1_B1D10_POSITION                                0x0
10015:         #define _B1D1_B1D10_SIZE                                    0x1
10016:         #define _B1D1_B1D10_LENGTH                                  0x1
10017:         #define _B1D1_B1D10_MASK                                    0x1
10018:         #define _B1D1_B1D11_POSN                                    0x1
10019:         #define _B1D1_B1D11_POSITION                                0x1
10020:         #define _B1D1_B1D11_SIZE                                    0x1
10021:         #define _B1D1_B1D11_LENGTH                                  0x1
10022:         #define _B1D1_B1D11_MASK                                    0x2
10023:         #define _B1D1_B1D12_POSN                                    0x2
10024:         #define _B1D1_B1D12_POSITION                                0x2
10025:         #define _B1D1_B1D12_SIZE                                    0x1
10026:         #define _B1D1_B1D12_LENGTH                                  0x1
10027:         #define _B1D1_B1D12_MASK                                    0x4
10028:         #define _B1D1_B1D13_POSN                                    0x3
10029:         #define _B1D1_B1D13_POSITION                                0x3
10030:         #define _B1D1_B1D13_SIZE                                    0x1
10031:         #define _B1D1_B1D13_LENGTH                                  0x1
10032:         #define _B1D1_B1D13_MASK                                    0x8
10033:         #define _B1D1_B1D14_POSN                                    0x4
10034:         #define _B1D1_B1D14_POSITION                                0x4
10035:         #define _B1D1_B1D14_SIZE                                    0x1
10036:         #define _B1D1_B1D14_LENGTH                                  0x1
10037:         #define _B1D1_B1D14_MASK                                    0x10
10038:         #define _B1D1_B1D15_POSN                                    0x5
10039:         #define _B1D1_B1D15_POSITION                                0x5
10040:         #define _B1D1_B1D15_SIZE                                    0x1
10041:         #define _B1D1_B1D15_LENGTH                                  0x1
10042:         #define _B1D1_B1D15_MASK                                    0x20
10043:         #define _B1D1_B1D16_POSN                                    0x6
10044:         #define _B1D1_B1D16_POSITION                                0x6
10045:         #define _B1D1_B1D16_SIZE                                    0x1
10046:         #define _B1D1_B1D16_LENGTH                                  0x1
10047:         #define _B1D1_B1D16_MASK                                    0x40
10048:         #define _B1D1_B1D17_POSN                                    0x7
10049:         #define _B1D1_B1D17_POSITION                                0x7
10050:         #define _B1D1_B1D17_SIZE                                    0x1
10051:         #define _B1D1_B1D17_LENGTH                                  0x1
10052:         #define _B1D1_B1D17_MASK                                    0x80
10053:         
10054:         // Register: B1D2
10055:         extern volatile unsigned char           B1D2                @ 0xE98;
10056:         #ifndef _LIB_BUILD
10057:         asm("B1D2 equ 0E98h");
10058:         #endif
10059:         // bitfield definitions
10060:         typedef union {
10061:             struct {
10062:                 unsigned B1D2                   :8;
10063:             };
10064:             struct {
10065:                 unsigned B1D20                  :1;
10066:                 unsigned B1D21                  :1;
10067:                 unsigned B1D22                  :1;
10068:                 unsigned B1D23                  :1;
10069:                 unsigned B1D24                  :1;
10070:                 unsigned B1D25                  :1;
10071:                 unsigned B1D26                  :1;
10072:                 unsigned B1D27                  :1;
10073:             };
10074:         } B1D2bits_t;
10075:         extern volatile B1D2bits_t B1D2bits @ 0xE98;
10076:         // bitfield macros
10077:         #define _B1D2_B1D2_POSN                                     0x0
10078:         #define _B1D2_B1D2_POSITION                                 0x0
10079:         #define _B1D2_B1D2_SIZE                                     0x8
10080:         #define _B1D2_B1D2_LENGTH                                   0x8
10081:         #define _B1D2_B1D2_MASK                                     0xFF
10082:         #define _B1D2_B1D20_POSN                                    0x0
10083:         #define _B1D2_B1D20_POSITION                                0x0
10084:         #define _B1D2_B1D20_SIZE                                    0x1
10085:         #define _B1D2_B1D20_LENGTH                                  0x1
10086:         #define _B1D2_B1D20_MASK                                    0x1
10087:         #define _B1D2_B1D21_POSN                                    0x1
10088:         #define _B1D2_B1D21_POSITION                                0x1
10089:         #define _B1D2_B1D21_SIZE                                    0x1
10090:         #define _B1D2_B1D21_LENGTH                                  0x1
10091:         #define _B1D2_B1D21_MASK                                    0x2
10092:         #define _B1D2_B1D22_POSN                                    0x2
10093:         #define _B1D2_B1D22_POSITION                                0x2
10094:         #define _B1D2_B1D22_SIZE                                    0x1
10095:         #define _B1D2_B1D22_LENGTH                                  0x1
10096:         #define _B1D2_B1D22_MASK                                    0x4
10097:         #define _B1D2_B1D23_POSN                                    0x3
10098:         #define _B1D2_B1D23_POSITION                                0x3
10099:         #define _B1D2_B1D23_SIZE                                    0x1
10100:         #define _B1D2_B1D23_LENGTH                                  0x1
10101:         #define _B1D2_B1D23_MASK                                    0x8
10102:         #define _B1D2_B1D24_POSN                                    0x4
10103:         #define _B1D2_B1D24_POSITION                                0x4
10104:         #define _B1D2_B1D24_SIZE                                    0x1
10105:         #define _B1D2_B1D24_LENGTH                                  0x1
10106:         #define _B1D2_B1D24_MASK                                    0x10
10107:         #define _B1D2_B1D25_POSN                                    0x5
10108:         #define _B1D2_B1D25_POSITION                                0x5
10109:         #define _B1D2_B1D25_SIZE                                    0x1
10110:         #define _B1D2_B1D25_LENGTH                                  0x1
10111:         #define _B1D2_B1D25_MASK                                    0x20
10112:         #define _B1D2_B1D26_POSN                                    0x6
10113:         #define _B1D2_B1D26_POSITION                                0x6
10114:         #define _B1D2_B1D26_SIZE                                    0x1
10115:         #define _B1D2_B1D26_LENGTH                                  0x1
10116:         #define _B1D2_B1D26_MASK                                    0x40
10117:         #define _B1D2_B1D27_POSN                                    0x7
10118:         #define _B1D2_B1D27_POSITION                                0x7
10119:         #define _B1D2_B1D27_SIZE                                    0x1
10120:         #define _B1D2_B1D27_LENGTH                                  0x1
10121:         #define _B1D2_B1D27_MASK                                    0x80
10122:         
10123:         // Register: B1D3
10124:         extern volatile unsigned char           B1D3                @ 0xE99;
10125:         #ifndef _LIB_BUILD
10126:         asm("B1D3 equ 0E99h");
10127:         #endif
10128:         // bitfield definitions
10129:         typedef union {
10130:             struct {
10131:                 unsigned B1D3                   :8;
10132:             };
10133:             struct {
10134:                 unsigned B1D30                  :1;
10135:                 unsigned B1D31                  :1;
10136:                 unsigned B1D32                  :1;
10137:                 unsigned B1D33                  :1;
10138:                 unsigned B1D34                  :1;
10139:                 unsigned B1D35                  :1;
10140:                 unsigned B1D36                  :1;
10141:                 unsigned B1D37                  :1;
10142:             };
10143:         } B1D3bits_t;
10144:         extern volatile B1D3bits_t B1D3bits @ 0xE99;
10145:         // bitfield macros
10146:         #define _B1D3_B1D3_POSN                                     0x0
10147:         #define _B1D3_B1D3_POSITION                                 0x0
10148:         #define _B1D3_B1D3_SIZE                                     0x8
10149:         #define _B1D3_B1D3_LENGTH                                   0x8
10150:         #define _B1D3_B1D3_MASK                                     0xFF
10151:         #define _B1D3_B1D30_POSN                                    0x0
10152:         #define _B1D3_B1D30_POSITION                                0x0
10153:         #define _B1D3_B1D30_SIZE                                    0x1
10154:         #define _B1D3_B1D30_LENGTH                                  0x1
10155:         #define _B1D3_B1D30_MASK                                    0x1
10156:         #define _B1D3_B1D31_POSN                                    0x1
10157:         #define _B1D3_B1D31_POSITION                                0x1
10158:         #define _B1D3_B1D31_SIZE                                    0x1
10159:         #define _B1D3_B1D31_LENGTH                                  0x1
10160:         #define _B1D3_B1D31_MASK                                    0x2
10161:         #define _B1D3_B1D32_POSN                                    0x2
10162:         #define _B1D3_B1D32_POSITION                                0x2
10163:         #define _B1D3_B1D32_SIZE                                    0x1
10164:         #define _B1D3_B1D32_LENGTH                                  0x1
10165:         #define _B1D3_B1D32_MASK                                    0x4
10166:         #define _B1D3_B1D33_POSN                                    0x3
10167:         #define _B1D3_B1D33_POSITION                                0x3
10168:         #define _B1D3_B1D33_SIZE                                    0x1
10169:         #define _B1D3_B1D33_LENGTH                                  0x1
10170:         #define _B1D3_B1D33_MASK                                    0x8
10171:         #define _B1D3_B1D34_POSN                                    0x4
10172:         #define _B1D3_B1D34_POSITION                                0x4
10173:         #define _B1D3_B1D34_SIZE                                    0x1
10174:         #define _B1D3_B1D34_LENGTH                                  0x1
10175:         #define _B1D3_B1D34_MASK                                    0x10
10176:         #define _B1D3_B1D35_POSN                                    0x5
10177:         #define _B1D3_B1D35_POSITION                                0x5
10178:         #define _B1D3_B1D35_SIZE                                    0x1
10179:         #define _B1D3_B1D35_LENGTH                                  0x1
10180:         #define _B1D3_B1D35_MASK                                    0x20
10181:         #define _B1D3_B1D36_POSN                                    0x6
10182:         #define _B1D3_B1D36_POSITION                                0x6
10183:         #define _B1D3_B1D36_SIZE                                    0x1
10184:         #define _B1D3_B1D36_LENGTH                                  0x1
10185:         #define _B1D3_B1D36_MASK                                    0x40
10186:         #define _B1D3_B1D37_POSN                                    0x7
10187:         #define _B1D3_B1D37_POSITION                                0x7
10188:         #define _B1D3_B1D37_SIZE                                    0x1
10189:         #define _B1D3_B1D37_LENGTH                                  0x1
10190:         #define _B1D3_B1D37_MASK                                    0x80
10191:         
10192:         // Register: B1D4
10193:         extern volatile unsigned char           B1D4                @ 0xE9A;
10194:         #ifndef _LIB_BUILD
10195:         asm("B1D4 equ 0E9Ah");
10196:         #endif
10197:         // bitfield definitions
10198:         typedef union {
10199:             struct {
10200:                 unsigned B1D4                   :8;
10201:             };
10202:             struct {
10203:                 unsigned B1D40                  :1;
10204:                 unsigned B1D41                  :1;
10205:                 unsigned B1D42                  :1;
10206:                 unsigned B1D43                  :1;
10207:                 unsigned B1D44                  :1;
10208:                 unsigned B1D45                  :1;
10209:                 unsigned B1D46                  :1;
10210:                 unsigned B1D47                  :1;
10211:             };
10212:         } B1D4bits_t;
10213:         extern volatile B1D4bits_t B1D4bits @ 0xE9A;
10214:         // bitfield macros
10215:         #define _B1D4_B1D4_POSN                                     0x0
10216:         #define _B1D4_B1D4_POSITION                                 0x0
10217:         #define _B1D4_B1D4_SIZE                                     0x8
10218:         #define _B1D4_B1D4_LENGTH                                   0x8
10219:         #define _B1D4_B1D4_MASK                                     0xFF
10220:         #define _B1D4_B1D40_POSN                                    0x0
10221:         #define _B1D4_B1D40_POSITION                                0x0
10222:         #define _B1D4_B1D40_SIZE                                    0x1
10223:         #define _B1D4_B1D40_LENGTH                                  0x1
10224:         #define _B1D4_B1D40_MASK                                    0x1
10225:         #define _B1D4_B1D41_POSN                                    0x1
10226:         #define _B1D4_B1D41_POSITION                                0x1
10227:         #define _B1D4_B1D41_SIZE                                    0x1
10228:         #define _B1D4_B1D41_LENGTH                                  0x1
10229:         #define _B1D4_B1D41_MASK                                    0x2
10230:         #define _B1D4_B1D42_POSN                                    0x2
10231:         #define _B1D4_B1D42_POSITION                                0x2
10232:         #define _B1D4_B1D42_SIZE                                    0x1
10233:         #define _B1D4_B1D42_LENGTH                                  0x1
10234:         #define _B1D4_B1D42_MASK                                    0x4
10235:         #define _B1D4_B1D43_POSN                                    0x3
10236:         #define _B1D4_B1D43_POSITION                                0x3
10237:         #define _B1D4_B1D43_SIZE                                    0x1
10238:         #define _B1D4_B1D43_LENGTH                                  0x1
10239:         #define _B1D4_B1D43_MASK                                    0x8
10240:         #define _B1D4_B1D44_POSN                                    0x4
10241:         #define _B1D4_B1D44_POSITION                                0x4
10242:         #define _B1D4_B1D44_SIZE                                    0x1
10243:         #define _B1D4_B1D44_LENGTH                                  0x1
10244:         #define _B1D4_B1D44_MASK                                    0x10
10245:         #define _B1D4_B1D45_POSN                                    0x5
10246:         #define _B1D4_B1D45_POSITION                                0x5
10247:         #define _B1D4_B1D45_SIZE                                    0x1
10248:         #define _B1D4_B1D45_LENGTH                                  0x1
10249:         #define _B1D4_B1D45_MASK                                    0x20
10250:         #define _B1D4_B1D46_POSN                                    0x6
10251:         #define _B1D4_B1D46_POSITION                                0x6
10252:         #define _B1D4_B1D46_SIZE                                    0x1
10253:         #define _B1D4_B1D46_LENGTH                                  0x1
10254:         #define _B1D4_B1D46_MASK                                    0x40
10255:         #define _B1D4_B1D47_POSN                                    0x7
10256:         #define _B1D4_B1D47_POSITION                                0x7
10257:         #define _B1D4_B1D47_SIZE                                    0x1
10258:         #define _B1D4_B1D47_LENGTH                                  0x1
10259:         #define _B1D4_B1D47_MASK                                    0x80
10260:         
10261:         // Register: B1D5
10262:         extern volatile unsigned char           B1D5                @ 0xE9B;
10263:         #ifndef _LIB_BUILD
10264:         asm("B1D5 equ 0E9Bh");
10265:         #endif
10266:         // bitfield definitions
10267:         typedef union {
10268:             struct {
10269:                 unsigned B1D5                   :8;
10270:             };
10271:             struct {
10272:                 unsigned B1D50                  :1;
10273:                 unsigned B1D51                  :1;
10274:                 unsigned B1D52                  :1;
10275:                 unsigned B1D53                  :1;
10276:                 unsigned B1D54                  :1;
10277:                 unsigned B1D55                  :1;
10278:                 unsigned B1D56                  :1;
10279:                 unsigned B1D57                  :1;
10280:             };
10281:         } B1D5bits_t;
10282:         extern volatile B1D5bits_t B1D5bits @ 0xE9B;
10283:         // bitfield macros
10284:         #define _B1D5_B1D5_POSN                                     0x0
10285:         #define _B1D5_B1D5_POSITION                                 0x0
10286:         #define _B1D5_B1D5_SIZE                                     0x8
10287:         #define _B1D5_B1D5_LENGTH                                   0x8
10288:         #define _B1D5_B1D5_MASK                                     0xFF
10289:         #define _B1D5_B1D50_POSN                                    0x0
10290:         #define _B1D5_B1D50_POSITION                                0x0
10291:         #define _B1D5_B1D50_SIZE                                    0x1
10292:         #define _B1D5_B1D50_LENGTH                                  0x1
10293:         #define _B1D5_B1D50_MASK                                    0x1
10294:         #define _B1D5_B1D51_POSN                                    0x1
10295:         #define _B1D5_B1D51_POSITION                                0x1
10296:         #define _B1D5_B1D51_SIZE                                    0x1
10297:         #define _B1D5_B1D51_LENGTH                                  0x1
10298:         #define _B1D5_B1D51_MASK                                    0x2
10299:         #define _B1D5_B1D52_POSN                                    0x2
10300:         #define _B1D5_B1D52_POSITION                                0x2
10301:         #define _B1D5_B1D52_SIZE                                    0x1
10302:         #define _B1D5_B1D52_LENGTH                                  0x1
10303:         #define _B1D5_B1D52_MASK                                    0x4
10304:         #define _B1D5_B1D53_POSN                                    0x3
10305:         #define _B1D5_B1D53_POSITION                                0x3
10306:         #define _B1D5_B1D53_SIZE                                    0x1
10307:         #define _B1D5_B1D53_LENGTH                                  0x1
10308:         #define _B1D5_B1D53_MASK                                    0x8
10309:         #define _B1D5_B1D54_POSN                                    0x4
10310:         #define _B1D5_B1D54_POSITION                                0x4
10311:         #define _B1D5_B1D54_SIZE                                    0x1
10312:         #define _B1D5_B1D54_LENGTH                                  0x1
10313:         #define _B1D5_B1D54_MASK                                    0x10
10314:         #define _B1D5_B1D55_POSN                                    0x5
10315:         #define _B1D5_B1D55_POSITION                                0x5
10316:         #define _B1D5_B1D55_SIZE                                    0x1
10317:         #define _B1D5_B1D55_LENGTH                                  0x1
10318:         #define _B1D5_B1D55_MASK                                    0x20
10319:         #define _B1D5_B1D56_POSN                                    0x6
10320:         #define _B1D5_B1D56_POSITION                                0x6
10321:         #define _B1D5_B1D56_SIZE                                    0x1
10322:         #define _B1D5_B1D56_LENGTH                                  0x1
10323:         #define _B1D5_B1D56_MASK                                    0x40
10324:         #define _B1D5_B1D57_POSN                                    0x7
10325:         #define _B1D5_B1D57_POSITION                                0x7
10326:         #define _B1D5_B1D57_SIZE                                    0x1
10327:         #define _B1D5_B1D57_LENGTH                                  0x1
10328:         #define _B1D5_B1D57_MASK                                    0x80
10329:         
10330:         // Register: B1D6
10331:         extern volatile unsigned char           B1D6                @ 0xE9C;
10332:         #ifndef _LIB_BUILD
10333:         asm("B1D6 equ 0E9Ch");
10334:         #endif
10335:         // bitfield definitions
10336:         typedef union {
10337:             struct {
10338:                 unsigned B1D6                   :8;
10339:             };
10340:             struct {
10341:                 unsigned B1D60                  :1;
10342:                 unsigned B1D61                  :1;
10343:                 unsigned B1D62                  :1;
10344:                 unsigned B1D63                  :1;
10345:                 unsigned B1D64                  :1;
10346:                 unsigned B1D65                  :1;
10347:                 unsigned B1D66                  :1;
10348:                 unsigned B1D67                  :1;
10349:             };
10350:         } B1D6bits_t;
10351:         extern volatile B1D6bits_t B1D6bits @ 0xE9C;
10352:         // bitfield macros
10353:         #define _B1D6_B1D6_POSN                                     0x0
10354:         #define _B1D6_B1D6_POSITION                                 0x0
10355:         #define _B1D6_B1D6_SIZE                                     0x8
10356:         #define _B1D6_B1D6_LENGTH                                   0x8
10357:         #define _B1D6_B1D6_MASK                                     0xFF
10358:         #define _B1D6_B1D60_POSN                                    0x0
10359:         #define _B1D6_B1D60_POSITION                                0x0
10360:         #define _B1D6_B1D60_SIZE                                    0x1
10361:         #define _B1D6_B1D60_LENGTH                                  0x1
10362:         #define _B1D6_B1D60_MASK                                    0x1
10363:         #define _B1D6_B1D61_POSN                                    0x1
10364:         #define _B1D6_B1D61_POSITION                                0x1
10365:         #define _B1D6_B1D61_SIZE                                    0x1
10366:         #define _B1D6_B1D61_LENGTH                                  0x1
10367:         #define _B1D6_B1D61_MASK                                    0x2
10368:         #define _B1D6_B1D62_POSN                                    0x2
10369:         #define _B1D6_B1D62_POSITION                                0x2
10370:         #define _B1D6_B1D62_SIZE                                    0x1
10371:         #define _B1D6_B1D62_LENGTH                                  0x1
10372:         #define _B1D6_B1D62_MASK                                    0x4
10373:         #define _B1D6_B1D63_POSN                                    0x3
10374:         #define _B1D6_B1D63_POSITION                                0x3
10375:         #define _B1D6_B1D63_SIZE                                    0x1
10376:         #define _B1D6_B1D63_LENGTH                                  0x1
10377:         #define _B1D6_B1D63_MASK                                    0x8
10378:         #define _B1D6_B1D64_POSN                                    0x4
10379:         #define _B1D6_B1D64_POSITION                                0x4
10380:         #define _B1D6_B1D64_SIZE                                    0x1
10381:         #define _B1D6_B1D64_LENGTH                                  0x1
10382:         #define _B1D6_B1D64_MASK                                    0x10
10383:         #define _B1D6_B1D65_POSN                                    0x5
10384:         #define _B1D6_B1D65_POSITION                                0x5
10385:         #define _B1D6_B1D65_SIZE                                    0x1
10386:         #define _B1D6_B1D65_LENGTH                                  0x1
10387:         #define _B1D6_B1D65_MASK                                    0x20
10388:         #define _B1D6_B1D66_POSN                                    0x6
10389:         #define _B1D6_B1D66_POSITION                                0x6
10390:         #define _B1D6_B1D66_SIZE                                    0x1
10391:         #define _B1D6_B1D66_LENGTH                                  0x1
10392:         #define _B1D6_B1D66_MASK                                    0x40
10393:         #define _B1D6_B1D67_POSN                                    0x7
10394:         #define _B1D6_B1D67_POSITION                                0x7
10395:         #define _B1D6_B1D67_SIZE                                    0x1
10396:         #define _B1D6_B1D67_LENGTH                                  0x1
10397:         #define _B1D6_B1D67_MASK                                    0x80
10398:         
10399:         // Register: B1D7
10400:         extern volatile unsigned char           B1D7                @ 0xE9D;
10401:         #ifndef _LIB_BUILD
10402:         asm("B1D7 equ 0E9Dh");
10403:         #endif
10404:         // bitfield definitions
10405:         typedef union {
10406:             struct {
10407:                 unsigned B1D7                   :8;
10408:             };
10409:             struct {
10410:                 unsigned B1D70                  :1;
10411:                 unsigned B1D71                  :1;
10412:                 unsigned B1D72                  :1;
10413:                 unsigned B1D73                  :1;
10414:                 unsigned B1D74                  :1;
10415:                 unsigned B1D75                  :1;
10416:                 unsigned B1D76                  :1;
10417:                 unsigned B1D77                  :1;
10418:             };
10419:         } B1D7bits_t;
10420:         extern volatile B1D7bits_t B1D7bits @ 0xE9D;
10421:         // bitfield macros
10422:         #define _B1D7_B1D7_POSN                                     0x0
10423:         #define _B1D7_B1D7_POSITION                                 0x0
10424:         #define _B1D7_B1D7_SIZE                                     0x8
10425:         #define _B1D7_B1D7_LENGTH                                   0x8
10426:         #define _B1D7_B1D7_MASK                                     0xFF
10427:         #define _B1D7_B1D70_POSN                                    0x0
10428:         #define _B1D7_B1D70_POSITION                                0x0
10429:         #define _B1D7_B1D70_SIZE                                    0x1
10430:         #define _B1D7_B1D70_LENGTH                                  0x1
10431:         #define _B1D7_B1D70_MASK                                    0x1
10432:         #define _B1D7_B1D71_POSN                                    0x1
10433:         #define _B1D7_B1D71_POSITION                                0x1
10434:         #define _B1D7_B1D71_SIZE                                    0x1
10435:         #define _B1D7_B1D71_LENGTH                                  0x1
10436:         #define _B1D7_B1D71_MASK                                    0x2
10437:         #define _B1D7_B1D72_POSN                                    0x2
10438:         #define _B1D7_B1D72_POSITION                                0x2
10439:         #define _B1D7_B1D72_SIZE                                    0x1
10440:         #define _B1D7_B1D72_LENGTH                                  0x1
10441:         #define _B1D7_B1D72_MASK                                    0x4
10442:         #define _B1D7_B1D73_POSN                                    0x3
10443:         #define _B1D7_B1D73_POSITION                                0x3
10444:         #define _B1D7_B1D73_SIZE                                    0x1
10445:         #define _B1D7_B1D73_LENGTH                                  0x1
10446:         #define _B1D7_B1D73_MASK                                    0x8
10447:         #define _B1D7_B1D74_POSN                                    0x4
10448:         #define _B1D7_B1D74_POSITION                                0x4
10449:         #define _B1D7_B1D74_SIZE                                    0x1
10450:         #define _B1D7_B1D74_LENGTH                                  0x1
10451:         #define _B1D7_B1D74_MASK                                    0x10
10452:         #define _B1D7_B1D75_POSN                                    0x5
10453:         #define _B1D7_B1D75_POSITION                                0x5
10454:         #define _B1D7_B1D75_SIZE                                    0x1
10455:         #define _B1D7_B1D75_LENGTH                                  0x1
10456:         #define _B1D7_B1D75_MASK                                    0x20
10457:         #define _B1D7_B1D76_POSN                                    0x6
10458:         #define _B1D7_B1D76_POSITION                                0x6
10459:         #define _B1D7_B1D76_SIZE                                    0x1
10460:         #define _B1D7_B1D76_LENGTH                                  0x1
10461:         #define _B1D7_B1D76_MASK                                    0x40
10462:         #define _B1D7_B1D77_POSN                                    0x7
10463:         #define _B1D7_B1D77_POSITION                                0x7
10464:         #define _B1D7_B1D77_SIZE                                    0x1
10465:         #define _B1D7_B1D77_LENGTH                                  0x1
10466:         #define _B1D7_B1D77_MASK                                    0x80
10467:         
10468:         // Register: CANSTAT_RO8
10469:         extern volatile unsigned char           CANSTAT_RO8         @ 0xE9E;
10470:         #ifndef _LIB_BUILD
10471:         asm("CANSTAT_RO8 equ 0E9Eh");
10472:         #endif
10473:         // bitfield definitions
10474:         typedef union {
10475:             struct {
10476:                 unsigned EICODE0                :1;
10477:                 unsigned EICODE1_ICODE0         :1;
10478:                 unsigned EICODE2_ICODE1         :1;
10479:                 unsigned EICODE3_ICODE2         :1;
10480:                 unsigned EICODE4                :1;
10481:                 unsigned OPMODE                 :3;
10482:             };
10483:             struct {
10484:                 unsigned                        :1;
10485:                 unsigned EICODE1                :1;
10486:                 unsigned EICODE2                :1;
10487:                 unsigned EICODE3                :1;
10488:                 unsigned                        :1;
10489:                 unsigned OPMODE0                :1;
10490:                 unsigned OPMODE1                :1;
10491:                 unsigned OPMODE2                :1;
10492:             };
10493:             struct {
10494:                 unsigned                        :1;
10495:                 unsigned ICODE0                 :1;
10496:                 unsigned ICODE1                 :1;
10497:                 unsigned ICODE2                 :1;
10498:             };
10499:         } CANSTAT_RO8bits_t;
10500:         extern volatile CANSTAT_RO8bits_t CANSTAT_RO8bits @ 0xE9E;
10501:         // bitfield macros
10502:         #define _CANSTAT_RO8_EICODE0_POSN                           0x0
10503:         #define _CANSTAT_RO8_EICODE0_POSITION                       0x0
10504:         #define _CANSTAT_RO8_EICODE0_SIZE                           0x1
10505:         #define _CANSTAT_RO8_EICODE0_LENGTH                         0x1
10506:         #define _CANSTAT_RO8_EICODE0_MASK                           0x1
10507:         #define _CANSTAT_RO8_EICODE1_ICODE0_POSN                    0x1
10508:         #define _CANSTAT_RO8_EICODE1_ICODE0_POSITION                0x1
10509:         #define _CANSTAT_RO8_EICODE1_ICODE0_SIZE                    0x1
10510:         #define _CANSTAT_RO8_EICODE1_ICODE0_LENGTH                  0x1
10511:         #define _CANSTAT_RO8_EICODE1_ICODE0_MASK                    0x2
10512:         #define _CANSTAT_RO8_EICODE2_ICODE1_POSN                    0x2
10513:         #define _CANSTAT_RO8_EICODE2_ICODE1_POSITION                0x2
10514:         #define _CANSTAT_RO8_EICODE2_ICODE1_SIZE                    0x1
10515:         #define _CANSTAT_RO8_EICODE2_ICODE1_LENGTH                  0x1
10516:         #define _CANSTAT_RO8_EICODE2_ICODE1_MASK                    0x4
10517:         #define _CANSTAT_RO8_EICODE3_ICODE2_POSN                    0x3
10518:         #define _CANSTAT_RO8_EICODE3_ICODE2_POSITION                0x3
10519:         #define _CANSTAT_RO8_EICODE3_ICODE2_SIZE                    0x1
10520:         #define _CANSTAT_RO8_EICODE3_ICODE2_LENGTH                  0x1
10521:         #define _CANSTAT_RO8_EICODE3_ICODE2_MASK                    0x8
10522:         #define _CANSTAT_RO8_EICODE4_POSN                           0x4
10523:         #define _CANSTAT_RO8_EICODE4_POSITION                       0x4
10524:         #define _CANSTAT_RO8_EICODE4_SIZE                           0x1
10525:         #define _CANSTAT_RO8_EICODE4_LENGTH                         0x1
10526:         #define _CANSTAT_RO8_EICODE4_MASK                           0x10
10527:         #define _CANSTAT_RO8_OPMODE_POSN                            0x5
10528:         #define _CANSTAT_RO8_OPMODE_POSITION                        0x5
10529:         #define _CANSTAT_RO8_OPMODE_SIZE                            0x3
10530:         #define _CANSTAT_RO8_OPMODE_LENGTH                          0x3
10531:         #define _CANSTAT_RO8_OPMODE_MASK                            0xE0
10532:         #define _CANSTAT_RO8_EICODE1_POSN                           0x1
10533:         #define _CANSTAT_RO8_EICODE1_POSITION                       0x1
10534:         #define _CANSTAT_RO8_EICODE1_SIZE                           0x1
10535:         #define _CANSTAT_RO8_EICODE1_LENGTH                         0x1
10536:         #define _CANSTAT_RO8_EICODE1_MASK                           0x2
10537:         #define _CANSTAT_RO8_EICODE2_POSN                           0x2
10538:         #define _CANSTAT_RO8_EICODE2_POSITION                       0x2
10539:         #define _CANSTAT_RO8_EICODE2_SIZE                           0x1
10540:         #define _CANSTAT_RO8_EICODE2_LENGTH                         0x1
10541:         #define _CANSTAT_RO8_EICODE2_MASK                           0x4
10542:         #define _CANSTAT_RO8_EICODE3_POSN                           0x3
10543:         #define _CANSTAT_RO8_EICODE3_POSITION                       0x3
10544:         #define _CANSTAT_RO8_EICODE3_SIZE                           0x1
10545:         #define _CANSTAT_RO8_EICODE3_LENGTH                         0x1
10546:         #define _CANSTAT_RO8_EICODE3_MASK                           0x8
10547:         #define _CANSTAT_RO8_OPMODE0_POSN                           0x5
10548:         #define _CANSTAT_RO8_OPMODE0_POSITION                       0x5
10549:         #define _CANSTAT_RO8_OPMODE0_SIZE                           0x1
10550:         #define _CANSTAT_RO8_OPMODE0_LENGTH                         0x1
10551:         #define _CANSTAT_RO8_OPMODE0_MASK                           0x20
10552:         #define _CANSTAT_RO8_OPMODE1_POSN                           0x6
10553:         #define _CANSTAT_RO8_OPMODE1_POSITION                       0x6
10554:         #define _CANSTAT_RO8_OPMODE1_SIZE                           0x1
10555:         #define _CANSTAT_RO8_OPMODE1_LENGTH                         0x1
10556:         #define _CANSTAT_RO8_OPMODE1_MASK                           0x40
10557:         #define _CANSTAT_RO8_OPMODE2_POSN                           0x7
10558:         #define _CANSTAT_RO8_OPMODE2_POSITION                       0x7
10559:         #define _CANSTAT_RO8_OPMODE2_SIZE                           0x1
10560:         #define _CANSTAT_RO8_OPMODE2_LENGTH                         0x1
10561:         #define _CANSTAT_RO8_OPMODE2_MASK                           0x80
10562:         #define _CANSTAT_RO8_ICODE0_POSN                            0x1
10563:         #define _CANSTAT_RO8_ICODE0_POSITION                        0x1
10564:         #define _CANSTAT_RO8_ICODE0_SIZE                            0x1
10565:         #define _CANSTAT_RO8_ICODE0_LENGTH                          0x1
10566:         #define _CANSTAT_RO8_ICODE0_MASK                            0x2
10567:         #define _CANSTAT_RO8_ICODE1_POSN                            0x2
10568:         #define _CANSTAT_RO8_ICODE1_POSITION                        0x2
10569:         #define _CANSTAT_RO8_ICODE1_SIZE                            0x1
10570:         #define _CANSTAT_RO8_ICODE1_LENGTH                          0x1
10571:         #define _CANSTAT_RO8_ICODE1_MASK                            0x4
10572:         #define _CANSTAT_RO8_ICODE2_POSN                            0x3
10573:         #define _CANSTAT_RO8_ICODE2_POSITION                        0x3
10574:         #define _CANSTAT_RO8_ICODE2_SIZE                            0x1
10575:         #define _CANSTAT_RO8_ICODE2_LENGTH                          0x1
10576:         #define _CANSTAT_RO8_ICODE2_MASK                            0x8
10577:         
10578:         // Register: CANCON_RO8
10579:         extern volatile unsigned char           CANCON_RO8          @ 0xE9F;
10580:         #ifndef _LIB_BUILD
10581:         asm("CANCON_RO8 equ 0E9Fh");
10582:         #endif
10583:         // bitfield definitions
10584:         typedef union {
10585:             struct {
10586:                 unsigned FP0                    :1;
10587:                 unsigned WIN0_FP1               :1;
10588:                 unsigned WIN1_FP2               :1;
10589:                 unsigned WIN2_FP3               :1;
10590:                 unsigned ABAT                   :1;
10591:                 unsigned REQOP                  :3;
10592:             };
10593:             struct {
10594:                 unsigned                        :1;
10595:                 unsigned WIN0                   :1;
10596:                 unsigned WIN1                   :1;
10597:                 unsigned WIN2                   :1;
10598:             };
10599:             struct {
10600:                 unsigned                        :1;
10601:                 unsigned FP1                    :1;
10602:                 unsigned FP2                    :1;
10603:                 unsigned FP3                    :1;
10604:             };
10605:         } CANCON_RO8bits_t;
10606:         extern volatile CANCON_RO8bits_t CANCON_RO8bits @ 0xE9F;
10607:         // bitfield macros
10608:         #define _CANCON_RO8_FP0_POSN                                0x0
10609:         #define _CANCON_RO8_FP0_POSITION                            0x0
10610:         #define _CANCON_RO8_FP0_SIZE                                0x1
10611:         #define _CANCON_RO8_FP0_LENGTH                              0x1
10612:         #define _CANCON_RO8_FP0_MASK                                0x1
10613:         #define _CANCON_RO8_WIN0_FP1_POSN                           0x1
10614:         #define _CANCON_RO8_WIN0_FP1_POSITION                       0x1
10615:         #define _CANCON_RO8_WIN0_FP1_SIZE                           0x1
10616:         #define _CANCON_RO8_WIN0_FP1_LENGTH                         0x1
10617:         #define _CANCON_RO8_WIN0_FP1_MASK                           0x2
10618:         #define _CANCON_RO8_WIN1_FP2_POSN                           0x2
10619:         #define _CANCON_RO8_WIN1_FP2_POSITION                       0x2
10620:         #define _CANCON_RO8_WIN1_FP2_SIZE                           0x1
10621:         #define _CANCON_RO8_WIN1_FP2_LENGTH                         0x1
10622:         #define _CANCON_RO8_WIN1_FP2_MASK                           0x4
10623:         #define _CANCON_RO8_WIN2_FP3_POSN                           0x3
10624:         #define _CANCON_RO8_WIN2_FP3_POSITION                       0x3
10625:         #define _CANCON_RO8_WIN2_FP3_SIZE                           0x1
10626:         #define _CANCON_RO8_WIN2_FP3_LENGTH                         0x1
10627:         #define _CANCON_RO8_WIN2_FP3_MASK                           0x8
10628:         #define _CANCON_RO8_ABAT_POSN                               0x4
10629:         #define _CANCON_RO8_ABAT_POSITION                           0x4
10630:         #define _CANCON_RO8_ABAT_SIZE                               0x1
10631:         #define _CANCON_RO8_ABAT_LENGTH                             0x1
10632:         #define _CANCON_RO8_ABAT_MASK                               0x10
10633:         #define _CANCON_RO8_REQOP_POSN                              0x5
10634:         #define _CANCON_RO8_REQOP_POSITION                          0x5
10635:         #define _CANCON_RO8_REQOP_SIZE                              0x3
10636:         #define _CANCON_RO8_REQOP_LENGTH                            0x3
10637:         #define _CANCON_RO8_REQOP_MASK                              0xE0
10638:         #define _CANCON_RO8_WIN0_POSN                               0x1
10639:         #define _CANCON_RO8_WIN0_POSITION                           0x1
10640:         #define _CANCON_RO8_WIN0_SIZE                               0x1
10641:         #define _CANCON_RO8_WIN0_LENGTH                             0x1
10642:         #define _CANCON_RO8_WIN0_MASK                               0x2
10643:         #define _CANCON_RO8_WIN1_POSN                               0x2
10644:         #define _CANCON_RO8_WIN1_POSITION                           0x2
10645:         #define _CANCON_RO8_WIN1_SIZE                               0x1
10646:         #define _CANCON_RO8_WIN1_LENGTH                             0x1
10647:         #define _CANCON_RO8_WIN1_MASK                               0x4
10648:         #define _CANCON_RO8_WIN2_POSN                               0x3
10649:         #define _CANCON_RO8_WIN2_POSITION                           0x3
10650:         #define _CANCON_RO8_WIN2_SIZE                               0x1
10651:         #define _CANCON_RO8_WIN2_LENGTH                             0x1
10652:         #define _CANCON_RO8_WIN2_MASK                               0x8
10653:         #define _CANCON_RO8_FP1_POSN                                0x1
10654:         #define _CANCON_RO8_FP1_POSITION                            0x1
10655:         #define _CANCON_RO8_FP1_SIZE                                0x1
10656:         #define _CANCON_RO8_FP1_LENGTH                              0x1
10657:         #define _CANCON_RO8_FP1_MASK                                0x2
10658:         #define _CANCON_RO8_FP2_POSN                                0x2
10659:         #define _CANCON_RO8_FP2_POSITION                            0x2
10660:         #define _CANCON_RO8_FP2_SIZE                                0x1
10661:         #define _CANCON_RO8_FP2_LENGTH                              0x1
10662:         #define _CANCON_RO8_FP2_MASK                                0x4
10663:         #define _CANCON_RO8_FP3_POSN                                0x3
10664:         #define _CANCON_RO8_FP3_POSITION                            0x3
10665:         #define _CANCON_RO8_FP3_SIZE                                0x1
10666:         #define _CANCON_RO8_FP3_LENGTH                              0x1
10667:         #define _CANCON_RO8_FP3_MASK                                0x8
10668:         
10669:         // Register: B2CON
10670:         extern volatile unsigned char           B2CON               @ 0xEA0;
10671:         #ifndef _LIB_BUILD
10672:         asm("B2CON equ 0EA0h");
10673:         #endif
10674:         // bitfield definitions
10675:         typedef union {
10676:             struct {
10677:                 unsigned FILHIT0_TXPRI0         :1;
10678:                 unsigned FILHIT1_TXPRI1         :1;
10679:                 unsigned FILHIT2_RTREN          :1;
10680:                 unsigned FILHIT3_TXREQ          :1;
10681:                 unsigned FILHIT4_TXERR          :1;
10682:                 unsigned RXRTRRO_TXLARB         :1;
10683:                 unsigned RXM1_TXABT             :1;
10684:                 unsigned RXFUL_TXBIF            :1;
10685:             };
10686:             struct {
10687:                 unsigned FILHIT0                :1;
10688:                 unsigned FILHIT1                :1;
10689:                 unsigned FILHIT2                :1;
10690:                 unsigned FILHIT3                :1;
10691:                 unsigned FILHIT4                :1;
10692:                 unsigned RXRTRRO                :1;
10693:                 unsigned RXM1                   :1;
10694:                 unsigned RXFUL                  :1;
10695:             };
10696:             struct {
10697:                 unsigned TXPRI0                 :1;
10698:                 unsigned TXPRI1                 :1;
10699:                 unsigned RTREN                  :1;
10700:                 unsigned TXREQ                  :1;
10701:                 unsigned TXERR                  :1;
10702:                 unsigned TXLARB                 :1;
10703:                 unsigned TXABT                  :1;
10704:                 unsigned TXBIF                  :1;
10705:             };
10706:             struct {
10707:                 unsigned B2FILHIT0              :1;
10708:             };
10709:             struct {
10710:                 unsigned                        :1;
10711:                 unsigned B2FILHIT1              :1;
10712:             };
10713:             struct {
10714:                 unsigned                        :2;
10715:                 unsigned B2FILHIT2              :1;
10716:             };
10717:             struct {
10718:                 unsigned                        :3;
10719:                 unsigned B2FILHIT3              :1;
10720:             };
10721:             struct {
10722:                 unsigned                        :4;
10723:                 unsigned B2FILHIT4              :1;
10724:             };
10725:             struct {
10726:                 unsigned                        :2;
10727:                 unsigned B2RTREN                :1;
10728:             };
10729:             struct {
10730:                 unsigned                        :5;
10731:                 unsigned B2RTRRO                :1;
10732:             };
10733:             struct {
10734:                 unsigned                        :7;
10735:                 unsigned B2RXFUL                :1;
10736:             };
10737:             struct {
10738:                 unsigned                        :6;
10739:                 unsigned B2RXM1                 :1;
10740:             };
10741:             struct {
10742:                 unsigned                        :6;
10743:                 unsigned B2TXABT                :1;
10744:             };
10745:             struct {
10746:                 unsigned                        :7;
10747:                 unsigned B2TXB3IF               :1;
10748:             };
10749:             struct {
10750:                 unsigned                        :4;
10751:                 unsigned B2TXERR                :1;
10752:             };
10753:             struct {
10754:                 unsigned                        :5;
10755:                 unsigned B2TXLARB               :1;
10756:             };
10757:             struct {
10758:                 unsigned B2TXPRI0               :1;
10759:             };
10760:             struct {
10761:                 unsigned                        :1;
10762:                 unsigned B2TXPRI1               :1;
10763:             };
10764:             struct {
10765:                 unsigned                        :3;
10766:                 unsigned B2TXREQ                :1;
10767:             };
10768:         } B2CONbits_t;
10769:         extern volatile B2CONbits_t B2CONbits @ 0xEA0;
10770:         // bitfield macros
10771:         #define _B2CON_FILHIT0_TXPRI0_POSN                          0x0
10772:         #define _B2CON_FILHIT0_TXPRI0_POSITION                      0x0
10773:         #define _B2CON_FILHIT0_TXPRI0_SIZE                          0x1
10774:         #define _B2CON_FILHIT0_TXPRI0_LENGTH                        0x1
10775:         #define _B2CON_FILHIT0_TXPRI0_MASK                          0x1
10776:         #define _B2CON_FILHIT1_TXPRI1_POSN                          0x1
10777:         #define _B2CON_FILHIT1_TXPRI1_POSITION                      0x1
10778:         #define _B2CON_FILHIT1_TXPRI1_SIZE                          0x1
10779:         #define _B2CON_FILHIT1_TXPRI1_LENGTH                        0x1
10780:         #define _B2CON_FILHIT1_TXPRI1_MASK                          0x2
10781:         #define _B2CON_FILHIT2_RTREN_POSN                           0x2
10782:         #define _B2CON_FILHIT2_RTREN_POSITION                       0x2
10783:         #define _B2CON_FILHIT2_RTREN_SIZE                           0x1
10784:         #define _B2CON_FILHIT2_RTREN_LENGTH                         0x1
10785:         #define _B2CON_FILHIT2_RTREN_MASK                           0x4
10786:         #define _B2CON_FILHIT3_TXREQ_POSN                           0x3
10787:         #define _B2CON_FILHIT3_TXREQ_POSITION                       0x3
10788:         #define _B2CON_FILHIT3_TXREQ_SIZE                           0x1
10789:         #define _B2CON_FILHIT3_TXREQ_LENGTH                         0x1
10790:         #define _B2CON_FILHIT3_TXREQ_MASK                           0x8
10791:         #define _B2CON_FILHIT4_TXERR_POSN                           0x4
10792:         #define _B2CON_FILHIT4_TXERR_POSITION                       0x4
10793:         #define _B2CON_FILHIT4_TXERR_SIZE                           0x1
10794:         #define _B2CON_FILHIT4_TXERR_LENGTH                         0x1
10795:         #define _B2CON_FILHIT4_TXERR_MASK                           0x10
10796:         #define _B2CON_RXRTRRO_TXLARB_POSN                          0x5
10797:         #define _B2CON_RXRTRRO_TXLARB_POSITION                      0x5
10798:         #define _B2CON_RXRTRRO_TXLARB_SIZE                          0x1
10799:         #define _B2CON_RXRTRRO_TXLARB_LENGTH                        0x1
10800:         #define _B2CON_RXRTRRO_TXLARB_MASK                          0x20
10801:         #define _B2CON_RXM1_TXABT_POSN                              0x6
10802:         #define _B2CON_RXM1_TXABT_POSITION                          0x6
10803:         #define _B2CON_RXM1_TXABT_SIZE                              0x1
10804:         #define _B2CON_RXM1_TXABT_LENGTH                            0x1
10805:         #define _B2CON_RXM1_TXABT_MASK                              0x40
10806:         #define _B2CON_RXFUL_TXBIF_POSN                             0x7
10807:         #define _B2CON_RXFUL_TXBIF_POSITION                         0x7
10808:         #define _B2CON_RXFUL_TXBIF_SIZE                             0x1
10809:         #define _B2CON_RXFUL_TXBIF_LENGTH                           0x1
10810:         #define _B2CON_RXFUL_TXBIF_MASK                             0x80
10811:         #define _B2CON_FILHIT0_POSN                                 0x0
10812:         #define _B2CON_FILHIT0_POSITION                             0x0
10813:         #define _B2CON_FILHIT0_SIZE                                 0x1
10814:         #define _B2CON_FILHIT0_LENGTH                               0x1
10815:         #define _B2CON_FILHIT0_MASK                                 0x1
10816:         #define _B2CON_FILHIT1_POSN                                 0x1
10817:         #define _B2CON_FILHIT1_POSITION                             0x1
10818:         #define _B2CON_FILHIT1_SIZE                                 0x1
10819:         #define _B2CON_FILHIT1_LENGTH                               0x1
10820:         #define _B2CON_FILHIT1_MASK                                 0x2
10821:         #define _B2CON_FILHIT2_POSN                                 0x2
10822:         #define _B2CON_FILHIT2_POSITION                             0x2
10823:         #define _B2CON_FILHIT2_SIZE                                 0x1
10824:         #define _B2CON_FILHIT2_LENGTH                               0x1
10825:         #define _B2CON_FILHIT2_MASK                                 0x4
10826:         #define _B2CON_FILHIT3_POSN                                 0x3
10827:         #define _B2CON_FILHIT3_POSITION                             0x3
10828:         #define _B2CON_FILHIT3_SIZE                                 0x1
10829:         #define _B2CON_FILHIT3_LENGTH                               0x1
10830:         #define _B2CON_FILHIT3_MASK                                 0x8
10831:         #define _B2CON_FILHIT4_POSN                                 0x4
10832:         #define _B2CON_FILHIT4_POSITION                             0x4
10833:         #define _B2CON_FILHIT4_SIZE                                 0x1
10834:         #define _B2CON_FILHIT4_LENGTH                               0x1
10835:         #define _B2CON_FILHIT4_MASK                                 0x10
10836:         #define _B2CON_RXRTRRO_POSN                                 0x5
10837:         #define _B2CON_RXRTRRO_POSITION                             0x5
10838:         #define _B2CON_RXRTRRO_SIZE                                 0x1
10839:         #define _B2CON_RXRTRRO_LENGTH                               0x1
10840:         #define _B2CON_RXRTRRO_MASK                                 0x20
10841:         #define _B2CON_RXM1_POSN                                    0x6
10842:         #define _B2CON_RXM1_POSITION                                0x6
10843:         #define _B2CON_RXM1_SIZE                                    0x1
10844:         #define _B2CON_RXM1_LENGTH                                  0x1
10845:         #define _B2CON_RXM1_MASK                                    0x40
10846:         #define _B2CON_RXFUL_POSN                                   0x7
10847:         #define _B2CON_RXFUL_POSITION                               0x7
10848:         #define _B2CON_RXFUL_SIZE                                   0x1
10849:         #define _B2CON_RXFUL_LENGTH                                 0x1
10850:         #define _B2CON_RXFUL_MASK                                   0x80
10851:         #define _B2CON_TXPRI0_POSN                                  0x0
10852:         #define _B2CON_TXPRI0_POSITION                              0x0
10853:         #define _B2CON_TXPRI0_SIZE                                  0x1
10854:         #define _B2CON_TXPRI0_LENGTH                                0x1
10855:         #define _B2CON_TXPRI0_MASK                                  0x1
10856:         #define _B2CON_TXPRI1_POSN                                  0x1
10857:         #define _B2CON_TXPRI1_POSITION                              0x1
10858:         #define _B2CON_TXPRI1_SIZE                                  0x1
10859:         #define _B2CON_TXPRI1_LENGTH                                0x1
10860:         #define _B2CON_TXPRI1_MASK                                  0x2
10861:         #define _B2CON_RTREN_POSN                                   0x2
10862:         #define _B2CON_RTREN_POSITION                               0x2
10863:         #define _B2CON_RTREN_SIZE                                   0x1
10864:         #define _B2CON_RTREN_LENGTH                                 0x1
10865:         #define _B2CON_RTREN_MASK                                   0x4
10866:         #define _B2CON_TXREQ_POSN                                   0x3
10867:         #define _B2CON_TXREQ_POSITION                               0x3
10868:         #define _B2CON_TXREQ_SIZE                                   0x1
10869:         #define _B2CON_TXREQ_LENGTH                                 0x1
10870:         #define _B2CON_TXREQ_MASK                                   0x8
10871:         #define _B2CON_TXERR_POSN                                   0x4
10872:         #define _B2CON_TXERR_POSITION                               0x4
10873:         #define _B2CON_TXERR_SIZE                                   0x1
10874:         #define _B2CON_TXERR_LENGTH                                 0x1
10875:         #define _B2CON_TXERR_MASK                                   0x10
10876:         #define _B2CON_TXLARB_POSN                                  0x5
10877:         #define _B2CON_TXLARB_POSITION                              0x5
10878:         #define _B2CON_TXLARB_SIZE                                  0x1
10879:         #define _B2CON_TXLARB_LENGTH                                0x1
10880:         #define _B2CON_TXLARB_MASK                                  0x20
10881:         #define _B2CON_TXABT_POSN                                   0x6
10882:         #define _B2CON_TXABT_POSITION                               0x6
10883:         #define _B2CON_TXABT_SIZE                                   0x1
10884:         #define _B2CON_TXABT_LENGTH                                 0x1
10885:         #define _B2CON_TXABT_MASK                                   0x40
10886:         #define _B2CON_TXBIF_POSN                                   0x7
10887:         #define _B2CON_TXBIF_POSITION                               0x7
10888:         #define _B2CON_TXBIF_SIZE                                   0x1
10889:         #define _B2CON_TXBIF_LENGTH                                 0x1
10890:         #define _B2CON_TXBIF_MASK                                   0x80
10891:         #define _B2CON_B2FILHIT0_POSN                               0x0
10892:         #define _B2CON_B2FILHIT0_POSITION                           0x0
10893:         #define _B2CON_B2FILHIT0_SIZE                               0x1
10894:         #define _B2CON_B2FILHIT0_LENGTH                             0x1
10895:         #define _B2CON_B2FILHIT0_MASK                               0x1
10896:         #define _B2CON_B2FILHIT1_POSN                               0x1
10897:         #define _B2CON_B2FILHIT1_POSITION                           0x1
10898:         #define _B2CON_B2FILHIT1_SIZE                               0x1
10899:         #define _B2CON_B2FILHIT1_LENGTH                             0x1
10900:         #define _B2CON_B2FILHIT1_MASK                               0x2
10901:         #define _B2CON_B2FILHIT2_POSN                               0x2
10902:         #define _B2CON_B2FILHIT2_POSITION                           0x2
10903:         #define _B2CON_B2FILHIT2_SIZE                               0x1
10904:         #define _B2CON_B2FILHIT2_LENGTH                             0x1
10905:         #define _B2CON_B2FILHIT2_MASK                               0x4
10906:         #define _B2CON_B2FILHIT3_POSN                               0x3
10907:         #define _B2CON_B2FILHIT3_POSITION                           0x3
10908:         #define _B2CON_B2FILHIT3_SIZE                               0x1
10909:         #define _B2CON_B2FILHIT3_LENGTH                             0x1
10910:         #define _B2CON_B2FILHIT3_MASK                               0x8
10911:         #define _B2CON_B2FILHIT4_POSN                               0x4
10912:         #define _B2CON_B2FILHIT4_POSITION                           0x4
10913:         #define _B2CON_B2FILHIT4_SIZE                               0x1
10914:         #define _B2CON_B2FILHIT4_LENGTH                             0x1
10915:         #define _B2CON_B2FILHIT4_MASK                               0x10
10916:         #define _B2CON_B2RTREN_POSN                                 0x2
10917:         #define _B2CON_B2RTREN_POSITION                             0x2
10918:         #define _B2CON_B2RTREN_SIZE                                 0x1
10919:         #define _B2CON_B2RTREN_LENGTH                               0x1
10920:         #define _B2CON_B2RTREN_MASK                                 0x4
10921:         #define _B2CON_B2RTRRO_POSN                                 0x5
10922:         #define _B2CON_B2RTRRO_POSITION                             0x5
10923:         #define _B2CON_B2RTRRO_SIZE                                 0x1
10924:         #define _B2CON_B2RTRRO_LENGTH                               0x1
10925:         #define _B2CON_B2RTRRO_MASK                                 0x20
10926:         #define _B2CON_B2RXFUL_POSN                                 0x7
10927:         #define _B2CON_B2RXFUL_POSITION                             0x7
10928:         #define _B2CON_B2RXFUL_SIZE                                 0x1
10929:         #define _B2CON_B2RXFUL_LENGTH                               0x1
10930:         #define _B2CON_B2RXFUL_MASK                                 0x80
10931:         #define _B2CON_B2RXM1_POSN                                  0x6
10932:         #define _B2CON_B2RXM1_POSITION                              0x6
10933:         #define _B2CON_B2RXM1_SIZE                                  0x1
10934:         #define _B2CON_B2RXM1_LENGTH                                0x1
10935:         #define _B2CON_B2RXM1_MASK                                  0x40
10936:         #define _B2CON_B2TXABT_POSN                                 0x6
10937:         #define _B2CON_B2TXABT_POSITION                             0x6
10938:         #define _B2CON_B2TXABT_SIZE                                 0x1
10939:         #define _B2CON_B2TXABT_LENGTH                               0x1
10940:         #define _B2CON_B2TXABT_MASK                                 0x40
10941:         #define _B2CON_B2TXB3IF_POSN                                0x7
10942:         #define _B2CON_B2TXB3IF_POSITION                            0x7
10943:         #define _B2CON_B2TXB3IF_SIZE                                0x1
10944:         #define _B2CON_B2TXB3IF_LENGTH                              0x1
10945:         #define _B2CON_B2TXB3IF_MASK                                0x80
10946:         #define _B2CON_B2TXERR_POSN                                 0x4
10947:         #define _B2CON_B2TXERR_POSITION                             0x4
10948:         #define _B2CON_B2TXERR_SIZE                                 0x1
10949:         #define _B2CON_B2TXERR_LENGTH                               0x1
10950:         #define _B2CON_B2TXERR_MASK                                 0x10
10951:         #define _B2CON_B2TXLARB_POSN                                0x5
10952:         #define _B2CON_B2TXLARB_POSITION                            0x5
10953:         #define _B2CON_B2TXLARB_SIZE                                0x1
10954:         #define _B2CON_B2TXLARB_LENGTH                              0x1
10955:         #define _B2CON_B2TXLARB_MASK                                0x20
10956:         #define _B2CON_B2TXPRI0_POSN                                0x0
10957:         #define _B2CON_B2TXPRI0_POSITION                            0x0
10958:         #define _B2CON_B2TXPRI0_SIZE                                0x1
10959:         #define _B2CON_B2TXPRI0_LENGTH                              0x1
10960:         #define _B2CON_B2TXPRI0_MASK                                0x1
10961:         #define _B2CON_B2TXPRI1_POSN                                0x1
10962:         #define _B2CON_B2TXPRI1_POSITION                            0x1
10963:         #define _B2CON_B2TXPRI1_SIZE                                0x1
10964:         #define _B2CON_B2TXPRI1_LENGTH                              0x1
10965:         #define _B2CON_B2TXPRI1_MASK                                0x2
10966:         #define _B2CON_B2TXREQ_POSN                                 0x3
10967:         #define _B2CON_B2TXREQ_POSITION                             0x3
10968:         #define _B2CON_B2TXREQ_SIZE                                 0x1
10969:         #define _B2CON_B2TXREQ_LENGTH                               0x1
10970:         #define _B2CON_B2TXREQ_MASK                                 0x8
10971:         
10972:         // Register: B2SIDH
10973:         extern volatile unsigned char           B2SIDH              @ 0xEA1;
10974:         #ifndef _LIB_BUILD
10975:         asm("B2SIDH equ 0EA1h");
10976:         #endif
10977:         // bitfield definitions
10978:         typedef union {
10979:             struct {
10980:                 unsigned SID                    :8;
10981:             };
10982:             struct {
10983:                 unsigned SID3                   :1;
10984:                 unsigned SID4                   :1;
10985:                 unsigned SID5                   :1;
10986:                 unsigned SID6                   :1;
10987:                 unsigned SID7                   :1;
10988:                 unsigned SID8                   :1;
10989:                 unsigned SID9                   :1;
10990:                 unsigned SID10                  :1;
10991:             };
10992:             struct {
10993:                 unsigned                        :7;
10994:                 unsigned B2SID10                :1;
10995:             };
10996:             struct {
10997:                 unsigned B2SID3                 :1;
10998:             };
10999:             struct {
11000:                 unsigned                        :1;
11001:                 unsigned B2SID4                 :1;
11002:             };
11003:             struct {
11004:                 unsigned                        :2;
11005:                 unsigned B2SID5                 :1;
11006:             };
11007:             struct {
11008:                 unsigned                        :3;
11009:                 unsigned B2SID6                 :1;
11010:             };
11011:             struct {
11012:                 unsigned                        :4;
11013:                 unsigned B2SID7                 :1;
11014:             };
11015:             struct {
11016:                 unsigned                        :5;
11017:                 unsigned B2SID8                 :1;
11018:             };
11019:             struct {
11020:                 unsigned                        :6;
11021:                 unsigned B2SID9                 :1;
11022:             };
11023:         } B2SIDHbits_t;
11024:         extern volatile B2SIDHbits_t B2SIDHbits @ 0xEA1;
11025:         // bitfield macros
11026:         #define _B2SIDH_SID_POSN                                    0x0
11027:         #define _B2SIDH_SID_POSITION                                0x0
11028:         #define _B2SIDH_SID_SIZE                                    0x8
11029:         #define _B2SIDH_SID_LENGTH                                  0x8
11030:         #define _B2SIDH_SID_MASK                                    0xFF
11031:         #define _B2SIDH_SID3_POSN                                   0x0
11032:         #define _B2SIDH_SID3_POSITION                               0x0
11033:         #define _B2SIDH_SID3_SIZE                                   0x1
11034:         #define _B2SIDH_SID3_LENGTH                                 0x1
11035:         #define _B2SIDH_SID3_MASK                                   0x1
11036:         #define _B2SIDH_SID4_POSN                                   0x1
11037:         #define _B2SIDH_SID4_POSITION                               0x1
11038:         #define _B2SIDH_SID4_SIZE                                   0x1
11039:         #define _B2SIDH_SID4_LENGTH                                 0x1
11040:         #define _B2SIDH_SID4_MASK                                   0x2
11041:         #define _B2SIDH_SID5_POSN                                   0x2
11042:         #define _B2SIDH_SID5_POSITION                               0x2
11043:         #define _B2SIDH_SID5_SIZE                                   0x1
11044:         #define _B2SIDH_SID5_LENGTH                                 0x1
11045:         #define _B2SIDH_SID5_MASK                                   0x4
11046:         #define _B2SIDH_SID6_POSN                                   0x3
11047:         #define _B2SIDH_SID6_POSITION                               0x3
11048:         #define _B2SIDH_SID6_SIZE                                   0x1
11049:         #define _B2SIDH_SID6_LENGTH                                 0x1
11050:         #define _B2SIDH_SID6_MASK                                   0x8
11051:         #define _B2SIDH_SID7_POSN                                   0x4
11052:         #define _B2SIDH_SID7_POSITION                               0x4
11053:         #define _B2SIDH_SID7_SIZE                                   0x1
11054:         #define _B2SIDH_SID7_LENGTH                                 0x1
11055:         #define _B2SIDH_SID7_MASK                                   0x10
11056:         #define _B2SIDH_SID8_POSN                                   0x5
11057:         #define _B2SIDH_SID8_POSITION                               0x5
11058:         #define _B2SIDH_SID8_SIZE                                   0x1
11059:         #define _B2SIDH_SID8_LENGTH                                 0x1
11060:         #define _B2SIDH_SID8_MASK                                   0x20
11061:         #define _B2SIDH_SID9_POSN                                   0x6
11062:         #define _B2SIDH_SID9_POSITION                               0x6
11063:         #define _B2SIDH_SID9_SIZE                                   0x1
11064:         #define _B2SIDH_SID9_LENGTH                                 0x1
11065:         #define _B2SIDH_SID9_MASK                                   0x40
11066:         #define _B2SIDH_SID10_POSN                                  0x7
11067:         #define _B2SIDH_SID10_POSITION                              0x7
11068:         #define _B2SIDH_SID10_SIZE                                  0x1
11069:         #define _B2SIDH_SID10_LENGTH                                0x1
11070:         #define _B2SIDH_SID10_MASK                                  0x80
11071:         #define _B2SIDH_B2SID10_POSN                                0x7
11072:         #define _B2SIDH_B2SID10_POSITION                            0x7
11073:         #define _B2SIDH_B2SID10_SIZE                                0x1
11074:         #define _B2SIDH_B2SID10_LENGTH                              0x1
11075:         #define _B2SIDH_B2SID10_MASK                                0x80
11076:         #define _B2SIDH_B2SID3_POSN                                 0x0
11077:         #define _B2SIDH_B2SID3_POSITION                             0x0
11078:         #define _B2SIDH_B2SID3_SIZE                                 0x1
11079:         #define _B2SIDH_B2SID3_LENGTH                               0x1
11080:         #define _B2SIDH_B2SID3_MASK                                 0x1
11081:         #define _B2SIDH_B2SID4_POSN                                 0x1
11082:         #define _B2SIDH_B2SID4_POSITION                             0x1
11083:         #define _B2SIDH_B2SID4_SIZE                                 0x1
11084:         #define _B2SIDH_B2SID4_LENGTH                               0x1
11085:         #define _B2SIDH_B2SID4_MASK                                 0x2
11086:         #define _B2SIDH_B2SID5_POSN                                 0x2
11087:         #define _B2SIDH_B2SID5_POSITION                             0x2
11088:         #define _B2SIDH_B2SID5_SIZE                                 0x1
11089:         #define _B2SIDH_B2SID5_LENGTH                               0x1
11090:         #define _B2SIDH_B2SID5_MASK                                 0x4
11091:         #define _B2SIDH_B2SID6_POSN                                 0x3
11092:         #define _B2SIDH_B2SID6_POSITION                             0x3
11093:         #define _B2SIDH_B2SID6_SIZE                                 0x1
11094:         #define _B2SIDH_B2SID6_LENGTH                               0x1
11095:         #define _B2SIDH_B2SID6_MASK                                 0x8
11096:         #define _B2SIDH_B2SID7_POSN                                 0x4
11097:         #define _B2SIDH_B2SID7_POSITION                             0x4
11098:         #define _B2SIDH_B2SID7_SIZE                                 0x1
11099:         #define _B2SIDH_B2SID7_LENGTH                               0x1
11100:         #define _B2SIDH_B2SID7_MASK                                 0x10
11101:         #define _B2SIDH_B2SID8_POSN                                 0x5
11102:         #define _B2SIDH_B2SID8_POSITION                             0x5
11103:         #define _B2SIDH_B2SID8_SIZE                                 0x1
11104:         #define _B2SIDH_B2SID8_LENGTH                               0x1
11105:         #define _B2SIDH_B2SID8_MASK                                 0x20
11106:         #define _B2SIDH_B2SID9_POSN                                 0x6
11107:         #define _B2SIDH_B2SID9_POSITION                             0x6
11108:         #define _B2SIDH_B2SID9_SIZE                                 0x1
11109:         #define _B2SIDH_B2SID9_LENGTH                               0x1
11110:         #define _B2SIDH_B2SID9_MASK                                 0x40
11111:         
11112:         // Register: B2SIDL
11113:         extern volatile unsigned char           B2SIDL              @ 0xEA2;
11114:         #ifndef _LIB_BUILD
11115:         asm("B2SIDL equ 0EA2h");
11116:         #endif
11117:         // bitfield definitions
11118:         typedef union {
11119:             struct {
11120:                 unsigned EID                    :2;
11121:                 unsigned                        :1;
11122:                 unsigned EXIDE                  :1;
11123:                 unsigned SRR                    :1;
11124:                 unsigned SID                    :3;
11125:             };
11126:             struct {
11127:                 unsigned EID16                  :1;
11128:                 unsigned EID17                  :1;
11129:                 unsigned                        :3;
11130:                 unsigned SID0                   :1;
11131:                 unsigned SID1                   :1;
11132:                 unsigned SID2                   :1;
11133:             };
11134:             struct {
11135:                 unsigned B2EID16                :1;
11136:             };
11137:             struct {
11138:                 unsigned                        :1;
11139:                 unsigned B2EID17                :1;
11140:             };
11141:             struct {
11142:                 unsigned                        :3;
11143:                 unsigned B2EXID                 :1;
11144:             };
11145:             struct {
11146:                 unsigned                        :3;
11147:                 unsigned B2EXIDE                :1;
11148:             };
11149:             struct {
11150:                 unsigned                        :5;
11151:                 unsigned B2SID0                 :1;
11152:             };
11153:             struct {
11154:                 unsigned                        :6;
11155:                 unsigned B2SID1                 :1;
11156:             };
11157:             struct {
11158:                 unsigned                        :7;
11159:                 unsigned B2SID2                 :1;
11160:             };
11161:             struct {
11162:                 unsigned                        :4;
11163:                 unsigned B2SRR                  :1;
11164:             };
11165:         } B2SIDLbits_t;
11166:         extern volatile B2SIDLbits_t B2SIDLbits @ 0xEA2;
11167:         // bitfield macros
11168:         #define _B2SIDL_EID_POSN                                    0x0
11169:         #define _B2SIDL_EID_POSITION                                0x0
11170:         #define _B2SIDL_EID_SIZE                                    0x2
11171:         #define _B2SIDL_EID_LENGTH                                  0x2
11172:         #define _B2SIDL_EID_MASK                                    0x3
11173:         #define _B2SIDL_EXIDE_POSN                                  0x3
11174:         #define _B2SIDL_EXIDE_POSITION                              0x3
11175:         #define _B2SIDL_EXIDE_SIZE                                  0x1
11176:         #define _B2SIDL_EXIDE_LENGTH                                0x1
11177:         #define _B2SIDL_EXIDE_MASK                                  0x8
11178:         #define _B2SIDL_SRR_POSN                                    0x4
11179:         #define _B2SIDL_SRR_POSITION                                0x4
11180:         #define _B2SIDL_SRR_SIZE                                    0x1
11181:         #define _B2SIDL_SRR_LENGTH                                  0x1
11182:         #define _B2SIDL_SRR_MASK                                    0x10
11183:         #define _B2SIDL_SID_POSN                                    0x5
11184:         #define _B2SIDL_SID_POSITION                                0x5
11185:         #define _B2SIDL_SID_SIZE                                    0x3
11186:         #define _B2SIDL_SID_LENGTH                                  0x3
11187:         #define _B2SIDL_SID_MASK                                    0xE0
11188:         #define _B2SIDL_EID16_POSN                                  0x0
11189:         #define _B2SIDL_EID16_POSITION                              0x0
11190:         #define _B2SIDL_EID16_SIZE                                  0x1
11191:         #define _B2SIDL_EID16_LENGTH                                0x1
11192:         #define _B2SIDL_EID16_MASK                                  0x1
11193:         #define _B2SIDL_EID17_POSN                                  0x1
11194:         #define _B2SIDL_EID17_POSITION                              0x1
11195:         #define _B2SIDL_EID17_SIZE                                  0x1
11196:         #define _B2SIDL_EID17_LENGTH                                0x1
11197:         #define _B2SIDL_EID17_MASK                                  0x2
11198:         #define _B2SIDL_SID0_POSN                                   0x5
11199:         #define _B2SIDL_SID0_POSITION                               0x5
11200:         #define _B2SIDL_SID0_SIZE                                   0x1
11201:         #define _B2SIDL_SID0_LENGTH                                 0x1
11202:         #define _B2SIDL_SID0_MASK                                   0x20
11203:         #define _B2SIDL_SID1_POSN                                   0x6
11204:         #define _B2SIDL_SID1_POSITION                               0x6
11205:         #define _B2SIDL_SID1_SIZE                                   0x1
11206:         #define _B2SIDL_SID1_LENGTH                                 0x1
11207:         #define _B2SIDL_SID1_MASK                                   0x40
11208:         #define _B2SIDL_SID2_POSN                                   0x7
11209:         #define _B2SIDL_SID2_POSITION                               0x7
11210:         #define _B2SIDL_SID2_SIZE                                   0x1
11211:         #define _B2SIDL_SID2_LENGTH                                 0x1
11212:         #define _B2SIDL_SID2_MASK                                   0x80
11213:         #define _B2SIDL_B2EID16_POSN                                0x0
11214:         #define _B2SIDL_B2EID16_POSITION                            0x0
11215:         #define _B2SIDL_B2EID16_SIZE                                0x1
11216:         #define _B2SIDL_B2EID16_LENGTH                              0x1
11217:         #define _B2SIDL_B2EID16_MASK                                0x1
11218:         #define _B2SIDL_B2EID17_POSN                                0x1
11219:         #define _B2SIDL_B2EID17_POSITION                            0x1
11220:         #define _B2SIDL_B2EID17_SIZE                                0x1
11221:         #define _B2SIDL_B2EID17_LENGTH                              0x1
11222:         #define _B2SIDL_B2EID17_MASK                                0x2
11223:         #define _B2SIDL_B2EXID_POSN                                 0x3
11224:         #define _B2SIDL_B2EXID_POSITION                             0x3
11225:         #define _B2SIDL_B2EXID_SIZE                                 0x1
11226:         #define _B2SIDL_B2EXID_LENGTH                               0x1
11227:         #define _B2SIDL_B2EXID_MASK                                 0x8
11228:         #define _B2SIDL_B2EXIDE_POSN                                0x3
11229:         #define _B2SIDL_B2EXIDE_POSITION                            0x3
11230:         #define _B2SIDL_B2EXIDE_SIZE                                0x1
11231:         #define _B2SIDL_B2EXIDE_LENGTH                              0x1
11232:         #define _B2SIDL_B2EXIDE_MASK                                0x8
11233:         #define _B2SIDL_B2SID0_POSN                                 0x5
11234:         #define _B2SIDL_B2SID0_POSITION                             0x5
11235:         #define _B2SIDL_B2SID0_SIZE                                 0x1
11236:         #define _B2SIDL_B2SID0_LENGTH                               0x1
11237:         #define _B2SIDL_B2SID0_MASK                                 0x20
11238:         #define _B2SIDL_B2SID1_POSN                                 0x6
11239:         #define _B2SIDL_B2SID1_POSITION                             0x6
11240:         #define _B2SIDL_B2SID1_SIZE                                 0x1
11241:         #define _B2SIDL_B2SID1_LENGTH                               0x1
11242:         #define _B2SIDL_B2SID1_MASK                                 0x40
11243:         #define _B2SIDL_B2SID2_POSN                                 0x7
11244:         #define _B2SIDL_B2SID2_POSITION                             0x7
11245:         #define _B2SIDL_B2SID2_SIZE                                 0x1
11246:         #define _B2SIDL_B2SID2_LENGTH                               0x1
11247:         #define _B2SIDL_B2SID2_MASK                                 0x80
11248:         #define _B2SIDL_B2SRR_POSN                                  0x4
11249:         #define _B2SIDL_B2SRR_POSITION                              0x4
11250:         #define _B2SIDL_B2SRR_SIZE                                  0x1
11251:         #define _B2SIDL_B2SRR_LENGTH                                0x1
11252:         #define _B2SIDL_B2SRR_MASK                                  0x10
11253:         
11254:         // Register: B2EIDH
11255:         extern volatile unsigned char           B2EIDH              @ 0xEA3;
11256:         #ifndef _LIB_BUILD
11257:         asm("B2EIDH equ 0EA3h");
11258:         #endif
11259:         // bitfield definitions
11260:         typedef union {
11261:             struct {
11262:                 unsigned EID                    :8;
11263:             };
11264:             struct {
11265:                 unsigned EID8                   :1;
11266:                 unsigned EID9                   :1;
11267:                 unsigned EID10                  :1;
11268:                 unsigned EID11                  :1;
11269:                 unsigned EID12                  :1;
11270:                 unsigned EID13                  :1;
11271:                 unsigned EID14                  :1;
11272:                 unsigned EID15                  :1;
11273:             };
11274:             struct {
11275:                 unsigned                        :2;
11276:                 unsigned B2EID10                :1;
11277:             };
11278:             struct {
11279:                 unsigned                        :3;
11280:                 unsigned B2EID11                :1;
11281:             };
11282:             struct {
11283:                 unsigned                        :4;
11284:                 unsigned B2EID12                :1;
11285:             };
11286:             struct {
11287:                 unsigned                        :5;
11288:                 unsigned B2EID13                :1;
11289:             };
11290:             struct {
11291:                 unsigned                        :6;
11292:                 unsigned B2EID14                :1;
11293:             };
11294:             struct {
11295:                 unsigned                        :7;
11296:                 unsigned B2EID15                :1;
11297:             };
11298:             struct {
11299:                 unsigned B2EID8                 :1;
11300:             };
11301:             struct {
11302:                 unsigned                        :1;
11303:                 unsigned B2EID9                 :1;
11304:             };
11305:         } B2EIDHbits_t;
11306:         extern volatile B2EIDHbits_t B2EIDHbits @ 0xEA3;
11307:         // bitfield macros
11308:         #define _B2EIDH_EID_POSN                                    0x0
11309:         #define _B2EIDH_EID_POSITION                                0x0
11310:         #define _B2EIDH_EID_SIZE                                    0x8
11311:         #define _B2EIDH_EID_LENGTH                                  0x8
11312:         #define _B2EIDH_EID_MASK                                    0xFF
11313:         #define _B2EIDH_EID8_POSN                                   0x0
11314:         #define _B2EIDH_EID8_POSITION                               0x0
11315:         #define _B2EIDH_EID8_SIZE                                   0x1
11316:         #define _B2EIDH_EID8_LENGTH                                 0x1
11317:         #define _B2EIDH_EID8_MASK                                   0x1
11318:         #define _B2EIDH_EID9_POSN                                   0x1
11319:         #define _B2EIDH_EID9_POSITION                               0x1
11320:         #define _B2EIDH_EID9_SIZE                                   0x1
11321:         #define _B2EIDH_EID9_LENGTH                                 0x1
11322:         #define _B2EIDH_EID9_MASK                                   0x2
11323:         #define _B2EIDH_EID10_POSN                                  0x2
11324:         #define _B2EIDH_EID10_POSITION                              0x2
11325:         #define _B2EIDH_EID10_SIZE                                  0x1
11326:         #define _B2EIDH_EID10_LENGTH                                0x1
11327:         #define _B2EIDH_EID10_MASK                                  0x4
11328:         #define _B2EIDH_EID11_POSN                                  0x3
11329:         #define _B2EIDH_EID11_POSITION                              0x3
11330:         #define _B2EIDH_EID11_SIZE                                  0x1
11331:         #define _B2EIDH_EID11_LENGTH                                0x1
11332:         #define _B2EIDH_EID11_MASK                                  0x8
11333:         #define _B2EIDH_EID12_POSN                                  0x4
11334:         #define _B2EIDH_EID12_POSITION                              0x4
11335:         #define _B2EIDH_EID12_SIZE                                  0x1
11336:         #define _B2EIDH_EID12_LENGTH                                0x1
11337:         #define _B2EIDH_EID12_MASK                                  0x10
11338:         #define _B2EIDH_EID13_POSN                                  0x5
11339:         #define _B2EIDH_EID13_POSITION                              0x5
11340:         #define _B2EIDH_EID13_SIZE                                  0x1
11341:         #define _B2EIDH_EID13_LENGTH                                0x1
11342:         #define _B2EIDH_EID13_MASK                                  0x20
11343:         #define _B2EIDH_EID14_POSN                                  0x6
11344:         #define _B2EIDH_EID14_POSITION                              0x6
11345:         #define _B2EIDH_EID14_SIZE                                  0x1
11346:         #define _B2EIDH_EID14_LENGTH                                0x1
11347:         #define _B2EIDH_EID14_MASK                                  0x40
11348:         #define _B2EIDH_EID15_POSN                                  0x7
11349:         #define _B2EIDH_EID15_POSITION                              0x7
11350:         #define _B2EIDH_EID15_SIZE                                  0x1
11351:         #define _B2EIDH_EID15_LENGTH                                0x1
11352:         #define _B2EIDH_EID15_MASK                                  0x80
11353:         #define _B2EIDH_B2EID10_POSN                                0x2
11354:         #define _B2EIDH_B2EID10_POSITION                            0x2
11355:         #define _B2EIDH_B2EID10_SIZE                                0x1
11356:         #define _B2EIDH_B2EID10_LENGTH                              0x1
11357:         #define _B2EIDH_B2EID10_MASK                                0x4
11358:         #define _B2EIDH_B2EID11_POSN                                0x3
11359:         #define _B2EIDH_B2EID11_POSITION                            0x3
11360:         #define _B2EIDH_B2EID11_SIZE                                0x1
11361:         #define _B2EIDH_B2EID11_LENGTH                              0x1
11362:         #define _B2EIDH_B2EID11_MASK                                0x8
11363:         #define _B2EIDH_B2EID12_POSN                                0x4
11364:         #define _B2EIDH_B2EID12_POSITION                            0x4
11365:         #define _B2EIDH_B2EID12_SIZE                                0x1
11366:         #define _B2EIDH_B2EID12_LENGTH                              0x1
11367:         #define _B2EIDH_B2EID12_MASK                                0x10
11368:         #define _B2EIDH_B2EID13_POSN                                0x5
11369:         #define _B2EIDH_B2EID13_POSITION                            0x5
11370:         #define _B2EIDH_B2EID13_SIZE                                0x1
11371:         #define _B2EIDH_B2EID13_LENGTH                              0x1
11372:         #define _B2EIDH_B2EID13_MASK                                0x20
11373:         #define _B2EIDH_B2EID14_POSN                                0x6
11374:         #define _B2EIDH_B2EID14_POSITION                            0x6
11375:         #define _B2EIDH_B2EID14_SIZE                                0x1
11376:         #define _B2EIDH_B2EID14_LENGTH                              0x1
11377:         #define _B2EIDH_B2EID14_MASK                                0x40
11378:         #define _B2EIDH_B2EID15_POSN                                0x7
11379:         #define _B2EIDH_B2EID15_POSITION                            0x7
11380:         #define _B2EIDH_B2EID15_SIZE                                0x1
11381:         #define _B2EIDH_B2EID15_LENGTH                              0x1
11382:         #define _B2EIDH_B2EID15_MASK                                0x80
11383:         #define _B2EIDH_B2EID8_POSN                                 0x0
11384:         #define _B2EIDH_B2EID8_POSITION                             0x0
11385:         #define _B2EIDH_B2EID8_SIZE                                 0x1
11386:         #define _B2EIDH_B2EID8_LENGTH                               0x1
11387:         #define _B2EIDH_B2EID8_MASK                                 0x1
11388:         #define _B2EIDH_B2EID9_POSN                                 0x1
11389:         #define _B2EIDH_B2EID9_POSITION                             0x1
11390:         #define _B2EIDH_B2EID9_SIZE                                 0x1
11391:         #define _B2EIDH_B2EID9_LENGTH                               0x1
11392:         #define _B2EIDH_B2EID9_MASK                                 0x2
11393:         
11394:         // Register: B2EIDL
11395:         extern volatile unsigned char           B2EIDL              @ 0xEA4;
11396:         #ifndef _LIB_BUILD
11397:         asm("B2EIDL equ 0EA4h");
11398:         #endif
11399:         // bitfield definitions
11400:         typedef union {
11401:             struct {
11402:                 unsigned EID                    :8;
11403:             };
11404:             struct {
11405:                 unsigned EID0                   :1;
11406:                 unsigned EID1                   :1;
11407:                 unsigned EID2                   :1;
11408:                 unsigned EID3                   :1;
11409:                 unsigned EID4                   :1;
11410:                 unsigned EID5                   :1;
11411:                 unsigned EID6                   :1;
11412:                 unsigned EID7                   :1;
11413:             };
11414:             struct {
11415:                 unsigned B2EID0                 :1;
11416:             };
11417:             struct {
11418:                 unsigned                        :1;
11419:                 unsigned B2EID1                 :1;
11420:             };
11421:             struct {
11422:                 unsigned                        :2;
11423:                 unsigned B2EID2                 :1;
11424:             };
11425:             struct {
11426:                 unsigned                        :3;
11427:                 unsigned B2EID3                 :1;
11428:             };
11429:             struct {
11430:                 unsigned                        :4;
11431:                 unsigned B2EID4                 :1;
11432:             };
11433:             struct {
11434:                 unsigned                        :5;
11435:                 unsigned B2EID5                 :1;
11436:             };
11437:             struct {
11438:                 unsigned                        :6;
11439:                 unsigned B2EID6                 :1;
11440:             };
11441:             struct {
11442:                 unsigned                        :7;
11443:                 unsigned B2EID7                 :1;
11444:             };
11445:         } B2EIDLbits_t;
11446:         extern volatile B2EIDLbits_t B2EIDLbits @ 0xEA4;
11447:         // bitfield macros
11448:         #define _B2EIDL_EID_POSN                                    0x0
11449:         #define _B2EIDL_EID_POSITION                                0x0
11450:         #define _B2EIDL_EID_SIZE                                    0x8
11451:         #define _B2EIDL_EID_LENGTH                                  0x8
11452:         #define _B2EIDL_EID_MASK                                    0xFF
11453:         #define _B2EIDL_EID0_POSN                                   0x0
11454:         #define _B2EIDL_EID0_POSITION                               0x0
11455:         #define _B2EIDL_EID0_SIZE                                   0x1
11456:         #define _B2EIDL_EID0_LENGTH                                 0x1
11457:         #define _B2EIDL_EID0_MASK                                   0x1
11458:         #define _B2EIDL_EID1_POSN                                   0x1
11459:         #define _B2EIDL_EID1_POSITION                               0x1
11460:         #define _B2EIDL_EID1_SIZE                                   0x1
11461:         #define _B2EIDL_EID1_LENGTH                                 0x1
11462:         #define _B2EIDL_EID1_MASK                                   0x2
11463:         #define _B2EIDL_EID2_POSN                                   0x2
11464:         #define _B2EIDL_EID2_POSITION                               0x2
11465:         #define _B2EIDL_EID2_SIZE                                   0x1
11466:         #define _B2EIDL_EID2_LENGTH                                 0x1
11467:         #define _B2EIDL_EID2_MASK                                   0x4
11468:         #define _B2EIDL_EID3_POSN                                   0x3
11469:         #define _B2EIDL_EID3_POSITION                               0x3
11470:         #define _B2EIDL_EID3_SIZE                                   0x1
11471:         #define _B2EIDL_EID3_LENGTH                                 0x1
11472:         #define _B2EIDL_EID3_MASK                                   0x8
11473:         #define _B2EIDL_EID4_POSN                                   0x4
11474:         #define _B2EIDL_EID4_POSITION                               0x4
11475:         #define _B2EIDL_EID4_SIZE                                   0x1
11476:         #define _B2EIDL_EID4_LENGTH                                 0x1
11477:         #define _B2EIDL_EID4_MASK                                   0x10
11478:         #define _B2EIDL_EID5_POSN                                   0x5
11479:         #define _B2EIDL_EID5_POSITION                               0x5
11480:         #define _B2EIDL_EID5_SIZE                                   0x1
11481:         #define _B2EIDL_EID5_LENGTH                                 0x1
11482:         #define _B2EIDL_EID5_MASK                                   0x20
11483:         #define _B2EIDL_EID6_POSN                                   0x6
11484:         #define _B2EIDL_EID6_POSITION                               0x6
11485:         #define _B2EIDL_EID6_SIZE                                   0x1
11486:         #define _B2EIDL_EID6_LENGTH                                 0x1
11487:         #define _B2EIDL_EID6_MASK                                   0x40
11488:         #define _B2EIDL_EID7_POSN                                   0x7
11489:         #define _B2EIDL_EID7_POSITION                               0x7
11490:         #define _B2EIDL_EID7_SIZE                                   0x1
11491:         #define _B2EIDL_EID7_LENGTH                                 0x1
11492:         #define _B2EIDL_EID7_MASK                                   0x80
11493:         #define _B2EIDL_B2EID0_POSN                                 0x0
11494:         #define _B2EIDL_B2EID0_POSITION                             0x0
11495:         #define _B2EIDL_B2EID0_SIZE                                 0x1
11496:         #define _B2EIDL_B2EID0_LENGTH                               0x1
11497:         #define _B2EIDL_B2EID0_MASK                                 0x1
11498:         #define _B2EIDL_B2EID1_POSN                                 0x1
11499:         #define _B2EIDL_B2EID1_POSITION                             0x1
11500:         #define _B2EIDL_B2EID1_SIZE                                 0x1
11501:         #define _B2EIDL_B2EID1_LENGTH                               0x1
11502:         #define _B2EIDL_B2EID1_MASK                                 0x2
11503:         #define _B2EIDL_B2EID2_POSN                                 0x2
11504:         #define _B2EIDL_B2EID2_POSITION                             0x2
11505:         #define _B2EIDL_B2EID2_SIZE                                 0x1
11506:         #define _B2EIDL_B2EID2_LENGTH                               0x1
11507:         #define _B2EIDL_B2EID2_MASK                                 0x4
11508:         #define _B2EIDL_B2EID3_POSN                                 0x3
11509:         #define _B2EIDL_B2EID3_POSITION                             0x3
11510:         #define _B2EIDL_B2EID3_SIZE                                 0x1
11511:         #define _B2EIDL_B2EID3_LENGTH                               0x1
11512:         #define _B2EIDL_B2EID3_MASK                                 0x8
11513:         #define _B2EIDL_B2EID4_POSN                                 0x4
11514:         #define _B2EIDL_B2EID4_POSITION                             0x4
11515:         #define _B2EIDL_B2EID4_SIZE                                 0x1
11516:         #define _B2EIDL_B2EID4_LENGTH                               0x1
11517:         #define _B2EIDL_B2EID4_MASK                                 0x10
11518:         #define _B2EIDL_B2EID5_POSN                                 0x5
11519:         #define _B2EIDL_B2EID5_POSITION                             0x5
11520:         #define _B2EIDL_B2EID5_SIZE                                 0x1
11521:         #define _B2EIDL_B2EID5_LENGTH                               0x1
11522:         #define _B2EIDL_B2EID5_MASK                                 0x20
11523:         #define _B2EIDL_B2EID6_POSN                                 0x6
11524:         #define _B2EIDL_B2EID6_POSITION                             0x6
11525:         #define _B2EIDL_B2EID6_SIZE                                 0x1
11526:         #define _B2EIDL_B2EID6_LENGTH                               0x1
11527:         #define _B2EIDL_B2EID6_MASK                                 0x40
11528:         #define _B2EIDL_B2EID7_POSN                                 0x7
11529:         #define _B2EIDL_B2EID7_POSITION                             0x7
11530:         #define _B2EIDL_B2EID7_SIZE                                 0x1
11531:         #define _B2EIDL_B2EID7_LENGTH                               0x1
11532:         #define _B2EIDL_B2EID7_MASK                                 0x80
11533:         
11534:         // Register: B2DLC
11535:         extern volatile unsigned char           B2DLC               @ 0xEA5;
11536:         #ifndef _LIB_BUILD
11537:         asm("B2DLC equ 0EA5h");
11538:         #endif
11539:         // bitfield definitions
11540:         typedef union {
11541:             struct {
11542:                 unsigned DLC                    :4;
11543:                 unsigned RB                     :2;
11544:                 unsigned RXRTR_TXRTR            :1;
11545:             };
11546:             struct {
11547:                 unsigned DLC0                   :1;
11548:                 unsigned DLC1                   :1;
11549:                 unsigned DLC2                   :1;
11550:                 unsigned DLC3                   :1;
11551:                 unsigned RB0                    :1;
11552:                 unsigned RB1                    :1;
11553:                 unsigned RXRTR                  :1;
11554:             };
11555:             struct {
11556:                 unsigned                        :6;
11557:                 unsigned TXRTR                  :1;
11558:             };
11559:             struct {
11560:                 unsigned B2DLC0                 :1;
11561:             };
11562:             struct {
11563:                 unsigned                        :1;
11564:                 unsigned B2DLC1                 :1;
11565:             };
11566:             struct {
11567:                 unsigned                        :2;
11568:                 unsigned B2DLC2                 :1;
11569:             };
11570:             struct {
11571:                 unsigned                        :3;
11572:                 unsigned B2DLC3                 :1;
11573:             };
11574:             struct {
11575:                 unsigned                        :4;
11576:                 unsigned B2RB0                  :1;
11577:             };
11578:             struct {
11579:                 unsigned                        :5;
11580:                 unsigned B2RB1                  :1;
11581:             };
11582:             struct {
11583:                 unsigned                        :6;
11584:                 unsigned B2RXRTR                :1;
11585:             };
11586:         } B2DLCbits_t;
11587:         extern volatile B2DLCbits_t B2DLCbits @ 0xEA5;
11588:         // bitfield macros
11589:         #define _B2DLC_DLC_POSN                                     0x0
11590:         #define _B2DLC_DLC_POSITION                                 0x0
11591:         #define _B2DLC_DLC_SIZE                                     0x4
11592:         #define _B2DLC_DLC_LENGTH                                   0x4
11593:         #define _B2DLC_DLC_MASK                                     0xF
11594:         #define _B2DLC_RB_POSN                                      0x4
11595:         #define _B2DLC_RB_POSITION                                  0x4
11596:         #define _B2DLC_RB_SIZE                                      0x2
11597:         #define _B2DLC_RB_LENGTH                                    0x2
11598:         #define _B2DLC_RB_MASK                                      0x30
11599:         #define _B2DLC_RXRTR_TXRTR_POSN                             0x6
11600:         #define _B2DLC_RXRTR_TXRTR_POSITION                         0x6
11601:         #define _B2DLC_RXRTR_TXRTR_SIZE                             0x1
11602:         #define _B2DLC_RXRTR_TXRTR_LENGTH                           0x1
11603:         #define _B2DLC_RXRTR_TXRTR_MASK                             0x40
11604:         #define _B2DLC_DLC0_POSN                                    0x0
11605:         #define _B2DLC_DLC0_POSITION                                0x0
11606:         #define _B2DLC_DLC0_SIZE                                    0x1
11607:         #define _B2DLC_DLC0_LENGTH                                  0x1
11608:         #define _B2DLC_DLC0_MASK                                    0x1
11609:         #define _B2DLC_DLC1_POSN                                    0x1
11610:         #define _B2DLC_DLC1_POSITION                                0x1
11611:         #define _B2DLC_DLC1_SIZE                                    0x1
11612:         #define _B2DLC_DLC1_LENGTH                                  0x1
11613:         #define _B2DLC_DLC1_MASK                                    0x2
11614:         #define _B2DLC_DLC2_POSN                                    0x2
11615:         #define _B2DLC_DLC2_POSITION                                0x2
11616:         #define _B2DLC_DLC2_SIZE                                    0x1
11617:         #define _B2DLC_DLC2_LENGTH                                  0x1
11618:         #define _B2DLC_DLC2_MASK                                    0x4
11619:         #define _B2DLC_DLC3_POSN                                    0x3
11620:         #define _B2DLC_DLC3_POSITION                                0x3
11621:         #define _B2DLC_DLC3_SIZE                                    0x1
11622:         #define _B2DLC_DLC3_LENGTH                                  0x1
11623:         #define _B2DLC_DLC3_MASK                                    0x8
11624:         #define _B2DLC_RB0_POSN                                     0x4
11625:         #define _B2DLC_RB0_POSITION                                 0x4
11626:         #define _B2DLC_RB0_SIZE                                     0x1
11627:         #define _B2DLC_RB0_LENGTH                                   0x1
11628:         #define _B2DLC_RB0_MASK                                     0x10
11629:         #define _B2DLC_RB1_POSN                                     0x5
11630:         #define _B2DLC_RB1_POSITION                                 0x5
11631:         #define _B2DLC_RB1_SIZE                                     0x1
11632:         #define _B2DLC_RB1_LENGTH                                   0x1
11633:         #define _B2DLC_RB1_MASK                                     0x20
11634:         #define _B2DLC_RXRTR_POSN                                   0x6
11635:         #define _B2DLC_RXRTR_POSITION                               0x6
11636:         #define _B2DLC_RXRTR_SIZE                                   0x1
11637:         #define _B2DLC_RXRTR_LENGTH                                 0x1
11638:         #define _B2DLC_RXRTR_MASK                                   0x40
11639:         #define _B2DLC_TXRTR_POSN                                   0x6
11640:         #define _B2DLC_TXRTR_POSITION                               0x6
11641:         #define _B2DLC_TXRTR_SIZE                                   0x1
11642:         #define _B2DLC_TXRTR_LENGTH                                 0x1
11643:         #define _B2DLC_TXRTR_MASK                                   0x40
11644:         #define _B2DLC_B2DLC0_POSN                                  0x0
11645:         #define _B2DLC_B2DLC0_POSITION                              0x0
11646:         #define _B2DLC_B2DLC0_SIZE                                  0x1
11647:         #define _B2DLC_B2DLC0_LENGTH                                0x1
11648:         #define _B2DLC_B2DLC0_MASK                                  0x1
11649:         #define _B2DLC_B2DLC1_POSN                                  0x1
11650:         #define _B2DLC_B2DLC1_POSITION                              0x1
11651:         #define _B2DLC_B2DLC1_SIZE                                  0x1
11652:         #define _B2DLC_B2DLC1_LENGTH                                0x1
11653:         #define _B2DLC_B2DLC1_MASK                                  0x2
11654:         #define _B2DLC_B2DLC2_POSN                                  0x2
11655:         #define _B2DLC_B2DLC2_POSITION                              0x2
11656:         #define _B2DLC_B2DLC2_SIZE                                  0x1
11657:         #define _B2DLC_B2DLC2_LENGTH                                0x1
11658:         #define _B2DLC_B2DLC2_MASK                                  0x4
11659:         #define _B2DLC_B2DLC3_POSN                                  0x3
11660:         #define _B2DLC_B2DLC3_POSITION                              0x3
11661:         #define _B2DLC_B2DLC3_SIZE                                  0x1
11662:         #define _B2DLC_B2DLC3_LENGTH                                0x1
11663:         #define _B2DLC_B2DLC3_MASK                                  0x8
11664:         #define _B2DLC_B2RB0_POSN                                   0x4
11665:         #define _B2DLC_B2RB0_POSITION                               0x4
11666:         #define _B2DLC_B2RB0_SIZE                                   0x1
11667:         #define _B2DLC_B2RB0_LENGTH                                 0x1
11668:         #define _B2DLC_B2RB0_MASK                                   0x10
11669:         #define _B2DLC_B2RB1_POSN                                   0x5
11670:         #define _B2DLC_B2RB1_POSITION                               0x5
11671:         #define _B2DLC_B2RB1_SIZE                                   0x1
11672:         #define _B2DLC_B2RB1_LENGTH                                 0x1
11673:         #define _B2DLC_B2RB1_MASK                                   0x20
11674:         #define _B2DLC_B2RXRTR_POSN                                 0x6
11675:         #define _B2DLC_B2RXRTR_POSITION                             0x6
11676:         #define _B2DLC_B2RXRTR_SIZE                                 0x1
11677:         #define _B2DLC_B2RXRTR_LENGTH                               0x1
11678:         #define _B2DLC_B2RXRTR_MASK                                 0x40
11679:         
11680:         // Register: B2D0
11681:         extern volatile unsigned char           B2D0                @ 0xEA6;
11682:         #ifndef _LIB_BUILD
11683:         asm("B2D0 equ 0EA6h");
11684:         #endif
11685:         // bitfield definitions
11686:         typedef union {
11687:             struct {
11688:                 unsigned B2D0                   :8;
11689:             };
11690:             struct {
11691:                 unsigned B2D00                  :1;
11692:                 unsigned B2D01                  :1;
11693:                 unsigned B2D02                  :1;
11694:                 unsigned B2D03                  :1;
11695:                 unsigned B2D04                  :1;
11696:                 unsigned B2D05                  :1;
11697:                 unsigned B2D06                  :1;
11698:                 unsigned B2D07                  :1;
11699:             };
11700:         } B2D0bits_t;
11701:         extern volatile B2D0bits_t B2D0bits @ 0xEA6;
11702:         // bitfield macros
11703:         #define _B2D0_B2D0_POSN                                     0x0
11704:         #define _B2D0_B2D0_POSITION                                 0x0
11705:         #define _B2D0_B2D0_SIZE                                     0x8
11706:         #define _B2D0_B2D0_LENGTH                                   0x8
11707:         #define _B2D0_B2D0_MASK                                     0xFF
11708:         #define _B2D0_B2D00_POSN                                    0x0
11709:         #define _B2D0_B2D00_POSITION                                0x0
11710:         #define _B2D0_B2D00_SIZE                                    0x1
11711:         #define _B2D0_B2D00_LENGTH                                  0x1
11712:         #define _B2D0_B2D00_MASK                                    0x1
11713:         #define _B2D0_B2D01_POSN                                    0x1
11714:         #define _B2D0_B2D01_POSITION                                0x1
11715:         #define _B2D0_B2D01_SIZE                                    0x1
11716:         #define _B2D0_B2D01_LENGTH                                  0x1
11717:         #define _B2D0_B2D01_MASK                                    0x2
11718:         #define _B2D0_B2D02_POSN                                    0x2
11719:         #define _B2D0_B2D02_POSITION                                0x2
11720:         #define _B2D0_B2D02_SIZE                                    0x1
11721:         #define _B2D0_B2D02_LENGTH                                  0x1
11722:         #define _B2D0_B2D02_MASK                                    0x4
11723:         #define _B2D0_B2D03_POSN                                    0x3
11724:         #define _B2D0_B2D03_POSITION                                0x3
11725:         #define _B2D0_B2D03_SIZE                                    0x1
11726:         #define _B2D0_B2D03_LENGTH                                  0x1
11727:         #define _B2D0_B2D03_MASK                                    0x8
11728:         #define _B2D0_B2D04_POSN                                    0x4
11729:         #define _B2D0_B2D04_POSITION                                0x4
11730:         #define _B2D0_B2D04_SIZE                                    0x1
11731:         #define _B2D0_B2D04_LENGTH                                  0x1
11732:         #define _B2D0_B2D04_MASK                                    0x10
11733:         #define _B2D0_B2D05_POSN                                    0x5
11734:         #define _B2D0_B2D05_POSITION                                0x5
11735:         #define _B2D0_B2D05_SIZE                                    0x1
11736:         #define _B2D0_B2D05_LENGTH                                  0x1
11737:         #define _B2D0_B2D05_MASK                                    0x20
11738:         #define _B2D0_B2D06_POSN                                    0x6
11739:         #define _B2D0_B2D06_POSITION                                0x6
11740:         #define _B2D0_B2D06_SIZE                                    0x1
11741:         #define _B2D0_B2D06_LENGTH                                  0x1
11742:         #define _B2D0_B2D06_MASK                                    0x40
11743:         #define _B2D0_B2D07_POSN                                    0x7
11744:         #define _B2D0_B2D07_POSITION                                0x7
11745:         #define _B2D0_B2D07_SIZE                                    0x1
11746:         #define _B2D0_B2D07_LENGTH                                  0x1
11747:         #define _B2D0_B2D07_MASK                                    0x80
11748:         
11749:         // Register: B2D1
11750:         extern volatile unsigned char           B2D1                @ 0xEA7;
11751:         #ifndef _LIB_BUILD
11752:         asm("B2D1 equ 0EA7h");
11753:         #endif
11754:         // bitfield definitions
11755:         typedef union {
11756:             struct {
11757:                 unsigned B2D1                   :8;
11758:             };
11759:             struct {
11760:                 unsigned B2D10                  :1;
11761:                 unsigned B2D11                  :1;
11762:                 unsigned B2D12                  :1;
11763:                 unsigned B2D13                  :1;
11764:                 unsigned B2D14                  :1;
11765:                 unsigned B2D15                  :1;
11766:                 unsigned B2D16                  :1;
11767:                 unsigned B2D17                  :1;
11768:             };
11769:         } B2D1bits_t;
11770:         extern volatile B2D1bits_t B2D1bits @ 0xEA7;
11771:         // bitfield macros
11772:         #define _B2D1_B2D1_POSN                                     0x0
11773:         #define _B2D1_B2D1_POSITION                                 0x0
11774:         #define _B2D1_B2D1_SIZE                                     0x8
11775:         #define _B2D1_B2D1_LENGTH                                   0x8
11776:         #define _B2D1_B2D1_MASK                                     0xFF
11777:         #define _B2D1_B2D10_POSN                                    0x0
11778:         #define _B2D1_B2D10_POSITION                                0x0
11779:         #define _B2D1_B2D10_SIZE                                    0x1
11780:         #define _B2D1_B2D10_LENGTH                                  0x1
11781:         #define _B2D1_B2D10_MASK                                    0x1
11782:         #define _B2D1_B2D11_POSN                                    0x1
11783:         #define _B2D1_B2D11_POSITION                                0x1
11784:         #define _B2D1_B2D11_SIZE                                    0x1
11785:         #define _B2D1_B2D11_LENGTH                                  0x1
11786:         #define _B2D1_B2D11_MASK                                    0x2
11787:         #define _B2D1_B2D12_POSN                                    0x2
11788:         #define _B2D1_B2D12_POSITION                                0x2
11789:         #define _B2D1_B2D12_SIZE                                    0x1
11790:         #define _B2D1_B2D12_LENGTH                                  0x1
11791:         #define _B2D1_B2D12_MASK                                    0x4
11792:         #define _B2D1_B2D13_POSN                                    0x3
11793:         #define _B2D1_B2D13_POSITION                                0x3
11794:         #define _B2D1_B2D13_SIZE                                    0x1
11795:         #define _B2D1_B2D13_LENGTH                                  0x1
11796:         #define _B2D1_B2D13_MASK                                    0x8
11797:         #define _B2D1_B2D14_POSN                                    0x4
11798:         #define _B2D1_B2D14_POSITION                                0x4
11799:         #define _B2D1_B2D14_SIZE                                    0x1
11800:         #define _B2D1_B2D14_LENGTH                                  0x1
11801:         #define _B2D1_B2D14_MASK                                    0x10
11802:         #define _B2D1_B2D15_POSN                                    0x5
11803:         #define _B2D1_B2D15_POSITION                                0x5
11804:         #define _B2D1_B2D15_SIZE                                    0x1
11805:         #define _B2D1_B2D15_LENGTH                                  0x1
11806:         #define _B2D1_B2D15_MASK                                    0x20
11807:         #define _B2D1_B2D16_POSN                                    0x6
11808:         #define _B2D1_B2D16_POSITION                                0x6
11809:         #define _B2D1_B2D16_SIZE                                    0x1
11810:         #define _B2D1_B2D16_LENGTH                                  0x1
11811:         #define _B2D1_B2D16_MASK                                    0x40
11812:         #define _B2D1_B2D17_POSN                                    0x7
11813:         #define _B2D1_B2D17_POSITION                                0x7
11814:         #define _B2D1_B2D17_SIZE                                    0x1
11815:         #define _B2D1_B2D17_LENGTH                                  0x1
11816:         #define _B2D1_B2D17_MASK                                    0x80
11817:         
11818:         // Register: B2D2
11819:         extern volatile unsigned char           B2D2                @ 0xEA8;
11820:         #ifndef _LIB_BUILD
11821:         asm("B2D2 equ 0EA8h");
11822:         #endif
11823:         // bitfield definitions
11824:         typedef union {
11825:             struct {
11826:                 unsigned B2D2                   :8;
11827:             };
11828:             struct {
11829:                 unsigned B2D20                  :1;
11830:                 unsigned B2D21                  :1;
11831:                 unsigned B2D22                  :1;
11832:                 unsigned B2D23                  :1;
11833:                 unsigned B2D24                  :1;
11834:                 unsigned B2D25                  :1;
11835:                 unsigned B2D26                  :1;
11836:                 unsigned B2D27                  :1;
11837:             };
11838:         } B2D2bits_t;
11839:         extern volatile B2D2bits_t B2D2bits @ 0xEA8;
11840:         // bitfield macros
11841:         #define _B2D2_B2D2_POSN                                     0x0
11842:         #define _B2D2_B2D2_POSITION                                 0x0
11843:         #define _B2D2_B2D2_SIZE                                     0x8
11844:         #define _B2D2_B2D2_LENGTH                                   0x8
11845:         #define _B2D2_B2D2_MASK                                     0xFF
11846:         #define _B2D2_B2D20_POSN                                    0x0
11847:         #define _B2D2_B2D20_POSITION                                0x0
11848:         #define _B2D2_B2D20_SIZE                                    0x1
11849:         #define _B2D2_B2D20_LENGTH                                  0x1
11850:         #define _B2D2_B2D20_MASK                                    0x1
11851:         #define _B2D2_B2D21_POSN                                    0x1
11852:         #define _B2D2_B2D21_POSITION                                0x1
11853:         #define _B2D2_B2D21_SIZE                                    0x1
11854:         #define _B2D2_B2D21_LENGTH                                  0x1
11855:         #define _B2D2_B2D21_MASK                                    0x2
11856:         #define _B2D2_B2D22_POSN                                    0x2
11857:         #define _B2D2_B2D22_POSITION                                0x2
11858:         #define _B2D2_B2D22_SIZE                                    0x1
11859:         #define _B2D2_B2D22_LENGTH                                  0x1
11860:         #define _B2D2_B2D22_MASK                                    0x4
11861:         #define _B2D2_B2D23_POSN                                    0x3
11862:         #define _B2D2_B2D23_POSITION                                0x3
11863:         #define _B2D2_B2D23_SIZE                                    0x1
11864:         #define _B2D2_B2D23_LENGTH                                  0x1
11865:         #define _B2D2_B2D23_MASK                                    0x8
11866:         #define _B2D2_B2D24_POSN                                    0x4
11867:         #define _B2D2_B2D24_POSITION                                0x4
11868:         #define _B2D2_B2D24_SIZE                                    0x1
11869:         #define _B2D2_B2D24_LENGTH                                  0x1
11870:         #define _B2D2_B2D24_MASK                                    0x10
11871:         #define _B2D2_B2D25_POSN                                    0x5
11872:         #define _B2D2_B2D25_POSITION                                0x5
11873:         #define _B2D2_B2D25_SIZE                                    0x1
11874:         #define _B2D2_B2D25_LENGTH                                  0x1
11875:         #define _B2D2_B2D25_MASK                                    0x20
11876:         #define _B2D2_B2D26_POSN                                    0x6
11877:         #define _B2D2_B2D26_POSITION                                0x6
11878:         #define _B2D2_B2D26_SIZE                                    0x1
11879:         #define _B2D2_B2D26_LENGTH                                  0x1
11880:         #define _B2D2_B2D26_MASK                                    0x40
11881:         #define _B2D2_B2D27_POSN                                    0x7
11882:         #define _B2D2_B2D27_POSITION                                0x7
11883:         #define _B2D2_B2D27_SIZE                                    0x1
11884:         #define _B2D2_B2D27_LENGTH                                  0x1
11885:         #define _B2D2_B2D27_MASK                                    0x80
11886:         
11887:         // Register: B2D3
11888:         extern volatile unsigned char           B2D3                @ 0xEA9;
11889:         #ifndef _LIB_BUILD
11890:         asm("B2D3 equ 0EA9h");
11891:         #endif
11892:         // bitfield definitions
11893:         typedef union {
11894:             struct {
11895:                 unsigned B2D3                   :8;
11896:             };
11897:             struct {
11898:                 unsigned B2D30                  :1;
11899:                 unsigned B2D31                  :1;
11900:                 unsigned B2D32                  :1;
11901:                 unsigned B2D33                  :1;
11902:                 unsigned B2D34                  :1;
11903:                 unsigned B2D35                  :1;
11904:                 unsigned B2D36                  :1;
11905:                 unsigned B2D37                  :1;
11906:             };
11907:         } B2D3bits_t;
11908:         extern volatile B2D3bits_t B2D3bits @ 0xEA9;
11909:         // bitfield macros
11910:         #define _B2D3_B2D3_POSN                                     0x0
11911:         #define _B2D3_B2D3_POSITION                                 0x0
11912:         #define _B2D3_B2D3_SIZE                                     0x8
11913:         #define _B2D3_B2D3_LENGTH                                   0x8
11914:         #define _B2D3_B2D3_MASK                                     0xFF
11915:         #define _B2D3_B2D30_POSN                                    0x0
11916:         #define _B2D3_B2D30_POSITION                                0x0
11917:         #define _B2D3_B2D30_SIZE                                    0x1
11918:         #define _B2D3_B2D30_LENGTH                                  0x1
11919:         #define _B2D3_B2D30_MASK                                    0x1
11920:         #define _B2D3_B2D31_POSN                                    0x1
11921:         #define _B2D3_B2D31_POSITION                                0x1
11922:         #define _B2D3_B2D31_SIZE                                    0x1
11923:         #define _B2D3_B2D31_LENGTH                                  0x1
11924:         #define _B2D3_B2D31_MASK                                    0x2
11925:         #define _B2D3_B2D32_POSN                                    0x2
11926:         #define _B2D3_B2D32_POSITION                                0x2
11927:         #define _B2D3_B2D32_SIZE                                    0x1
11928:         #define _B2D3_B2D32_LENGTH                                  0x1
11929:         #define _B2D3_B2D32_MASK                                    0x4
11930:         #define _B2D3_B2D33_POSN                                    0x3
11931:         #define _B2D3_B2D33_POSITION                                0x3
11932:         #define _B2D3_B2D33_SIZE                                    0x1
11933:         #define _B2D3_B2D33_LENGTH                                  0x1
11934:         #define _B2D3_B2D33_MASK                                    0x8
11935:         #define _B2D3_B2D34_POSN                                    0x4
11936:         #define _B2D3_B2D34_POSITION                                0x4
11937:         #define _B2D3_B2D34_SIZE                                    0x1
11938:         #define _B2D3_B2D34_LENGTH                                  0x1
11939:         #define _B2D3_B2D34_MASK                                    0x10
11940:         #define _B2D3_B2D35_POSN                                    0x5
11941:         #define _B2D3_B2D35_POSITION                                0x5
11942:         #define _B2D3_B2D35_SIZE                                    0x1
11943:         #define _B2D3_B2D35_LENGTH                                  0x1
11944:         #define _B2D3_B2D35_MASK                                    0x20
11945:         #define _B2D3_B2D36_POSN                                    0x6
11946:         #define _B2D3_B2D36_POSITION                                0x6
11947:         #define _B2D3_B2D36_SIZE                                    0x1
11948:         #define _B2D3_B2D36_LENGTH                                  0x1
11949:         #define _B2D3_B2D36_MASK                                    0x40
11950:         #define _B2D3_B2D37_POSN                                    0x7
11951:         #define _B2D3_B2D37_POSITION                                0x7
11952:         #define _B2D3_B2D37_SIZE                                    0x1
11953:         #define _B2D3_B2D37_LENGTH                                  0x1
11954:         #define _B2D3_B2D37_MASK                                    0x80
11955:         
11956:         // Register: B2D4
11957:         extern volatile unsigned char           B2D4                @ 0xEAA;
11958:         #ifndef _LIB_BUILD
11959:         asm("B2D4 equ 0EAAh");
11960:         #endif
11961:         // bitfield definitions
11962:         typedef union {
11963:             struct {
11964:                 unsigned B2D4                   :8;
11965:             };
11966:             struct {
11967:                 unsigned B2D40                  :1;
11968:                 unsigned B2D41                  :1;
11969:                 unsigned B2D42                  :1;
11970:                 unsigned B2D43                  :1;
11971:                 unsigned B2D44                  :1;
11972:                 unsigned B2D45                  :1;
11973:                 unsigned B2D46                  :1;
11974:                 unsigned B2D47                  :1;
11975:             };
11976:         } B2D4bits_t;
11977:         extern volatile B2D4bits_t B2D4bits @ 0xEAA;
11978:         // bitfield macros
11979:         #define _B2D4_B2D4_POSN                                     0x0
11980:         #define _B2D4_B2D4_POSITION                                 0x0
11981:         #define _B2D4_B2D4_SIZE                                     0x8
11982:         #define _B2D4_B2D4_LENGTH                                   0x8
11983:         #define _B2D4_B2D4_MASK                                     0xFF
11984:         #define _B2D4_B2D40_POSN                                    0x0
11985:         #define _B2D4_B2D40_POSITION                                0x0
11986:         #define _B2D4_B2D40_SIZE                                    0x1
11987:         #define _B2D4_B2D40_LENGTH                                  0x1
11988:         #define _B2D4_B2D40_MASK                                    0x1
11989:         #define _B2D4_B2D41_POSN                                    0x1
11990:         #define _B2D4_B2D41_POSITION                                0x1
11991:         #define _B2D4_B2D41_SIZE                                    0x1
11992:         #define _B2D4_B2D41_LENGTH                                  0x1
11993:         #define _B2D4_B2D41_MASK                                    0x2
11994:         #define _B2D4_B2D42_POSN                                    0x2
11995:         #define _B2D4_B2D42_POSITION                                0x2
11996:         #define _B2D4_B2D42_SIZE                                    0x1
11997:         #define _B2D4_B2D42_LENGTH                                  0x1
11998:         #define _B2D4_B2D42_MASK                                    0x4
11999:         #define _B2D4_B2D43_POSN                                    0x3
12000:         #define _B2D4_B2D43_POSITION                                0x3
12001:         #define _B2D4_B2D43_SIZE                                    0x1
12002:         #define _B2D4_B2D43_LENGTH                                  0x1
12003:         #define _B2D4_B2D43_MASK                                    0x8
12004:         #define _B2D4_B2D44_POSN                                    0x4
12005:         #define _B2D4_B2D44_POSITION                                0x4
12006:         #define _B2D4_B2D44_SIZE                                    0x1
12007:         #define _B2D4_B2D44_LENGTH                                  0x1
12008:         #define _B2D4_B2D44_MASK                                    0x10
12009:         #define _B2D4_B2D45_POSN                                    0x5
12010:         #define _B2D4_B2D45_POSITION                                0x5
12011:         #define _B2D4_B2D45_SIZE                                    0x1
12012:         #define _B2D4_B2D45_LENGTH                                  0x1
12013:         #define _B2D4_B2D45_MASK                                    0x20
12014:         #define _B2D4_B2D46_POSN                                    0x6
12015:         #define _B2D4_B2D46_POSITION                                0x6
12016:         #define _B2D4_B2D46_SIZE                                    0x1
12017:         #define _B2D4_B2D46_LENGTH                                  0x1
12018:         #define _B2D4_B2D46_MASK                                    0x40
12019:         #define _B2D4_B2D47_POSN                                    0x7
12020:         #define _B2D4_B2D47_POSITION                                0x7
12021:         #define _B2D4_B2D47_SIZE                                    0x1
12022:         #define _B2D4_B2D47_LENGTH                                  0x1
12023:         #define _B2D4_B2D47_MASK                                    0x80
12024:         
12025:         // Register: B2D5
12026:         extern volatile unsigned char           B2D5                @ 0xEAB;
12027:         #ifndef _LIB_BUILD
12028:         asm("B2D5 equ 0EABh");
12029:         #endif
12030:         // bitfield definitions
12031:         typedef union {
12032:             struct {
12033:                 unsigned B2D5                   :8;
12034:             };
12035:             struct {
12036:                 unsigned B2D50                  :1;
12037:                 unsigned B2D51                  :1;
12038:                 unsigned B2D52                  :1;
12039:                 unsigned B2D53                  :1;
12040:                 unsigned B2D54                  :1;
12041:                 unsigned B2D55                  :1;
12042:                 unsigned B2D56                  :1;
12043:                 unsigned B2D57                  :1;
12044:             };
12045:         } B2D5bits_t;
12046:         extern volatile B2D5bits_t B2D5bits @ 0xEAB;
12047:         // bitfield macros
12048:         #define _B2D5_B2D5_POSN                                     0x0
12049:         #define _B2D5_B2D5_POSITION                                 0x0
12050:         #define _B2D5_B2D5_SIZE                                     0x8
12051:         #define _B2D5_B2D5_LENGTH                                   0x8
12052:         #define _B2D5_B2D5_MASK                                     0xFF
12053:         #define _B2D5_B2D50_POSN                                    0x0
12054:         #define _B2D5_B2D50_POSITION                                0x0
12055:         #define _B2D5_B2D50_SIZE                                    0x1
12056:         #define _B2D5_B2D50_LENGTH                                  0x1
12057:         #define _B2D5_B2D50_MASK                                    0x1
12058:         #define _B2D5_B2D51_POSN                                    0x1
12059:         #define _B2D5_B2D51_POSITION                                0x1
12060:         #define _B2D5_B2D51_SIZE                                    0x1
12061:         #define _B2D5_B2D51_LENGTH                                  0x1
12062:         #define _B2D5_B2D51_MASK                                    0x2
12063:         #define _B2D5_B2D52_POSN                                    0x2
12064:         #define _B2D5_B2D52_POSITION                                0x2
12065:         #define _B2D5_B2D52_SIZE                                    0x1
12066:         #define _B2D5_B2D52_LENGTH                                  0x1
12067:         #define _B2D5_B2D52_MASK                                    0x4
12068:         #define _B2D5_B2D53_POSN                                    0x3
12069:         #define _B2D5_B2D53_POSITION                                0x3
12070:         #define _B2D5_B2D53_SIZE                                    0x1
12071:         #define _B2D5_B2D53_LENGTH                                  0x1
12072:         #define _B2D5_B2D53_MASK                                    0x8
12073:         #define _B2D5_B2D54_POSN                                    0x4
12074:         #define _B2D5_B2D54_POSITION                                0x4
12075:         #define _B2D5_B2D54_SIZE                                    0x1
12076:         #define _B2D5_B2D54_LENGTH                                  0x1
12077:         #define _B2D5_B2D54_MASK                                    0x10
12078:         #define _B2D5_B2D55_POSN                                    0x5
12079:         #define _B2D5_B2D55_POSITION                                0x5
12080:         #define _B2D5_B2D55_SIZE                                    0x1
12081:         #define _B2D5_B2D55_LENGTH                                  0x1
12082:         #define _B2D5_B2D55_MASK                                    0x20
12083:         #define _B2D5_B2D56_POSN                                    0x6
12084:         #define _B2D5_B2D56_POSITION                                0x6
12085:         #define _B2D5_B2D56_SIZE                                    0x1
12086:         #define _B2D5_B2D56_LENGTH                                  0x1
12087:         #define _B2D5_B2D56_MASK                                    0x40
12088:         #define _B2D5_B2D57_POSN                                    0x7
12089:         #define _B2D5_B2D57_POSITION                                0x7
12090:         #define _B2D5_B2D57_SIZE                                    0x1
12091:         #define _B2D5_B2D57_LENGTH                                  0x1
12092:         #define _B2D5_B2D57_MASK                                    0x80
12093:         
12094:         // Register: B2D6
12095:         extern volatile unsigned char           B2D6                @ 0xEAC;
12096:         #ifndef _LIB_BUILD
12097:         asm("B2D6 equ 0EACh");
12098:         #endif
12099:         // bitfield definitions
12100:         typedef union {
12101:             struct {
12102:                 unsigned B2D6                   :8;
12103:             };
12104:             struct {
12105:                 unsigned B2D60                  :1;
12106:                 unsigned B2D61                  :1;
12107:                 unsigned B2D62                  :1;
12108:                 unsigned B2D63                  :1;
12109:                 unsigned B2D64                  :1;
12110:                 unsigned B2D65                  :1;
12111:                 unsigned B2D66                  :1;
12112:                 unsigned B2D67                  :1;
12113:             };
12114:         } B2D6bits_t;
12115:         extern volatile B2D6bits_t B2D6bits @ 0xEAC;
12116:         // bitfield macros
12117:         #define _B2D6_B2D6_POSN                                     0x0
12118:         #define _B2D6_B2D6_POSITION                                 0x0
12119:         #define _B2D6_B2D6_SIZE                                     0x8
12120:         #define _B2D6_B2D6_LENGTH                                   0x8
12121:         #define _B2D6_B2D6_MASK                                     0xFF
12122:         #define _B2D6_B2D60_POSN                                    0x0
12123:         #define _B2D6_B2D60_POSITION                                0x0
12124:         #define _B2D6_B2D60_SIZE                                    0x1
12125:         #define _B2D6_B2D60_LENGTH                                  0x1
12126:         #define _B2D6_B2D60_MASK                                    0x1
12127:         #define _B2D6_B2D61_POSN                                    0x1
12128:         #define _B2D6_B2D61_POSITION                                0x1
12129:         #define _B2D6_B2D61_SIZE                                    0x1
12130:         #define _B2D6_B2D61_LENGTH                                  0x1
12131:         #define _B2D6_B2D61_MASK                                    0x2
12132:         #define _B2D6_B2D62_POSN                                    0x2
12133:         #define _B2D6_B2D62_POSITION                                0x2
12134:         #define _B2D6_B2D62_SIZE                                    0x1
12135:         #define _B2D6_B2D62_LENGTH                                  0x1
12136:         #define _B2D6_B2D62_MASK                                    0x4
12137:         #define _B2D6_B2D63_POSN                                    0x3
12138:         #define _B2D6_B2D63_POSITION                                0x3
12139:         #define _B2D6_B2D63_SIZE                                    0x1
12140:         #define _B2D6_B2D63_LENGTH                                  0x1
12141:         #define _B2D6_B2D63_MASK                                    0x8
12142:         #define _B2D6_B2D64_POSN                                    0x4
12143:         #define _B2D6_B2D64_POSITION                                0x4
12144:         #define _B2D6_B2D64_SIZE                                    0x1
12145:         #define _B2D6_B2D64_LENGTH                                  0x1
12146:         #define _B2D6_B2D64_MASK                                    0x10
12147:         #define _B2D6_B2D65_POSN                                    0x5
12148:         #define _B2D6_B2D65_POSITION                                0x5
12149:         #define _B2D6_B2D65_SIZE                                    0x1
12150:         #define _B2D6_B2D65_LENGTH                                  0x1
12151:         #define _B2D6_B2D65_MASK                                    0x20
12152:         #define _B2D6_B2D66_POSN                                    0x6
12153:         #define _B2D6_B2D66_POSITION                                0x6
12154:         #define _B2D6_B2D66_SIZE                                    0x1
12155:         #define _B2D6_B2D66_LENGTH                                  0x1
12156:         #define _B2D6_B2D66_MASK                                    0x40
12157:         #define _B2D6_B2D67_POSN                                    0x7
12158:         #define _B2D6_B2D67_POSITION                                0x7
12159:         #define _B2D6_B2D67_SIZE                                    0x1
12160:         #define _B2D6_B2D67_LENGTH                                  0x1
12161:         #define _B2D6_B2D67_MASK                                    0x80
12162:         
12163:         // Register: B2D7
12164:         extern volatile unsigned char           B2D7                @ 0xEAD;
12165:         #ifndef _LIB_BUILD
12166:         asm("B2D7 equ 0EADh");
12167:         #endif
12168:         // bitfield definitions
12169:         typedef union {
12170:             struct {
12171:                 unsigned B2D7                   :8;
12172:             };
12173:             struct {
12174:                 unsigned B2D70                  :1;
12175:                 unsigned B2D71                  :1;
12176:                 unsigned B2D72                  :1;
12177:                 unsigned B2D73                  :1;
12178:                 unsigned B2D74                  :1;
12179:                 unsigned B2D75                  :1;
12180:                 unsigned B2D76                  :1;
12181:                 unsigned B2D77                  :1;
12182:             };
12183:         } B2D7bits_t;
12184:         extern volatile B2D7bits_t B2D7bits @ 0xEAD;
12185:         // bitfield macros
12186:         #define _B2D7_B2D7_POSN                                     0x0
12187:         #define _B2D7_B2D7_POSITION                                 0x0
12188:         #define _B2D7_B2D7_SIZE                                     0x8
12189:         #define _B2D7_B2D7_LENGTH                                   0x8
12190:         #define _B2D7_B2D7_MASK                                     0xFF
12191:         #define _B2D7_B2D70_POSN                                    0x0
12192:         #define _B2D7_B2D70_POSITION                                0x0
12193:         #define _B2D7_B2D70_SIZE                                    0x1
12194:         #define _B2D7_B2D70_LENGTH                                  0x1
12195:         #define _B2D7_B2D70_MASK                                    0x1
12196:         #define _B2D7_B2D71_POSN                                    0x1
12197:         #define _B2D7_B2D71_POSITION                                0x1
12198:         #define _B2D7_B2D71_SIZE                                    0x1
12199:         #define _B2D7_B2D71_LENGTH                                  0x1
12200:         #define _B2D7_B2D71_MASK                                    0x2
12201:         #define _B2D7_B2D72_POSN                                    0x2
12202:         #define _B2D7_B2D72_POSITION                                0x2
12203:         #define _B2D7_B2D72_SIZE                                    0x1
12204:         #define _B2D7_B2D72_LENGTH                                  0x1
12205:         #define _B2D7_B2D72_MASK                                    0x4
12206:         #define _B2D7_B2D73_POSN                                    0x3
12207:         #define _B2D7_B2D73_POSITION                                0x3
12208:         #define _B2D7_B2D73_SIZE                                    0x1
12209:         #define _B2D7_B2D73_LENGTH                                  0x1
12210:         #define _B2D7_B2D73_MASK                                    0x8
12211:         #define _B2D7_B2D74_POSN                                    0x4
12212:         #define _B2D7_B2D74_POSITION                                0x4
12213:         #define _B2D7_B2D74_SIZE                                    0x1
12214:         #define _B2D7_B2D74_LENGTH                                  0x1
12215:         #define _B2D7_B2D74_MASK                                    0x10
12216:         #define _B2D7_B2D75_POSN                                    0x5
12217:         #define _B2D7_B2D75_POSITION                                0x5
12218:         #define _B2D7_B2D75_SIZE                                    0x1
12219:         #define _B2D7_B2D75_LENGTH                                  0x1
12220:         #define _B2D7_B2D75_MASK                                    0x20
12221:         #define _B2D7_B2D76_POSN                                    0x6
12222:         #define _B2D7_B2D76_POSITION                                0x6
12223:         #define _B2D7_B2D76_SIZE                                    0x1
12224:         #define _B2D7_B2D76_LENGTH                                  0x1
12225:         #define _B2D7_B2D76_MASK                                    0x40
12226:         #define _B2D7_B2D77_POSN                                    0x7
12227:         #define _B2D7_B2D77_POSITION                                0x7
12228:         #define _B2D7_B2D77_SIZE                                    0x1
12229:         #define _B2D7_B2D77_LENGTH                                  0x1
12230:         #define _B2D7_B2D77_MASK                                    0x80
12231:         
12232:         // Register: CANSTAT_RO7
12233:         extern volatile unsigned char           CANSTAT_RO7         @ 0xEAE;
12234:         #ifndef _LIB_BUILD
12235:         asm("CANSTAT_RO7 equ 0EAEh");
12236:         #endif
12237:         // bitfield definitions
12238:         typedef union {
12239:             struct {
12240:                 unsigned EICODE0                :1;
12241:                 unsigned EICODE1_ICODE0         :1;
12242:                 unsigned EICODE2_ICODE1         :1;
12243:                 unsigned EICODE3_ICODE2         :1;
12244:                 unsigned EICODE4                :1;
12245:                 unsigned OPMODE                 :3;
12246:             };
12247:             struct {
12248:                 unsigned                        :1;
12249:                 unsigned EICODE1                :1;
12250:                 unsigned EICODE2                :1;
12251:                 unsigned EICODE3                :1;
12252:                 unsigned                        :1;
12253:                 unsigned OPMODE0                :1;
12254:                 unsigned OPMODE1                :1;
12255:                 unsigned OPMODE2                :1;
12256:             };
12257:             struct {
12258:                 unsigned                        :1;
12259:                 unsigned ICODE0                 :1;
12260:                 unsigned ICODE1                 :1;
12261:                 unsigned ICODE2                 :1;
12262:             };
12263:         } CANSTAT_RO7bits_t;
12264:         extern volatile CANSTAT_RO7bits_t CANSTAT_RO7bits @ 0xEAE;
12265:         // bitfield macros
12266:         #define _CANSTAT_RO7_EICODE0_POSN                           0x0
12267:         #define _CANSTAT_RO7_EICODE0_POSITION                       0x0
12268:         #define _CANSTAT_RO7_EICODE0_SIZE                           0x1
12269:         #define _CANSTAT_RO7_EICODE0_LENGTH                         0x1
12270:         #define _CANSTAT_RO7_EICODE0_MASK                           0x1
12271:         #define _CANSTAT_RO7_EICODE1_ICODE0_POSN                    0x1
12272:         #define _CANSTAT_RO7_EICODE1_ICODE0_POSITION                0x1
12273:         #define _CANSTAT_RO7_EICODE1_ICODE0_SIZE                    0x1
12274:         #define _CANSTAT_RO7_EICODE1_ICODE0_LENGTH                  0x1
12275:         #define _CANSTAT_RO7_EICODE1_ICODE0_MASK                    0x2
12276:         #define _CANSTAT_RO7_EICODE2_ICODE1_POSN                    0x2
12277:         #define _CANSTAT_RO7_EICODE2_ICODE1_POSITION                0x2
12278:         #define _CANSTAT_RO7_EICODE2_ICODE1_SIZE                    0x1
12279:         #define _CANSTAT_RO7_EICODE2_ICODE1_LENGTH                  0x1
12280:         #define _CANSTAT_RO7_EICODE2_ICODE1_MASK                    0x4
12281:         #define _CANSTAT_RO7_EICODE3_ICODE2_POSN                    0x3
12282:         #define _CANSTAT_RO7_EICODE3_ICODE2_POSITION                0x3
12283:         #define _CANSTAT_RO7_EICODE3_ICODE2_SIZE                    0x1
12284:         #define _CANSTAT_RO7_EICODE3_ICODE2_LENGTH                  0x1
12285:         #define _CANSTAT_RO7_EICODE3_ICODE2_MASK                    0x8
12286:         #define _CANSTAT_RO7_EICODE4_POSN                           0x4
12287:         #define _CANSTAT_RO7_EICODE4_POSITION                       0x4
12288:         #define _CANSTAT_RO7_EICODE4_SIZE                           0x1
12289:         #define _CANSTAT_RO7_EICODE4_LENGTH                         0x1
12290:         #define _CANSTAT_RO7_EICODE4_MASK                           0x10
12291:         #define _CANSTAT_RO7_OPMODE_POSN                            0x5
12292:         #define _CANSTAT_RO7_OPMODE_POSITION                        0x5
12293:         #define _CANSTAT_RO7_OPMODE_SIZE                            0x3
12294:         #define _CANSTAT_RO7_OPMODE_LENGTH                          0x3
12295:         #define _CANSTAT_RO7_OPMODE_MASK                            0xE0
12296:         #define _CANSTAT_RO7_EICODE1_POSN                           0x1
12297:         #define _CANSTAT_RO7_EICODE1_POSITION                       0x1
12298:         #define _CANSTAT_RO7_EICODE1_SIZE                           0x1
12299:         #define _CANSTAT_RO7_EICODE1_LENGTH                         0x1
12300:         #define _CANSTAT_RO7_EICODE1_MASK                           0x2
12301:         #define _CANSTAT_RO7_EICODE2_POSN                           0x2
12302:         #define _CANSTAT_RO7_EICODE2_POSITION                       0x2
12303:         #define _CANSTAT_RO7_EICODE2_SIZE                           0x1
12304:         #define _CANSTAT_RO7_EICODE2_LENGTH                         0x1
12305:         #define _CANSTAT_RO7_EICODE2_MASK                           0x4
12306:         #define _CANSTAT_RO7_EICODE3_POSN                           0x3
12307:         #define _CANSTAT_RO7_EICODE3_POSITION                       0x3
12308:         #define _CANSTAT_RO7_EICODE3_SIZE                           0x1
12309:         #define _CANSTAT_RO7_EICODE3_LENGTH                         0x1
12310:         #define _CANSTAT_RO7_EICODE3_MASK                           0x8
12311:         #define _CANSTAT_RO7_OPMODE0_POSN                           0x5
12312:         #define _CANSTAT_RO7_OPMODE0_POSITION                       0x5
12313:         #define _CANSTAT_RO7_OPMODE0_SIZE                           0x1
12314:         #define _CANSTAT_RO7_OPMODE0_LENGTH                         0x1
12315:         #define _CANSTAT_RO7_OPMODE0_MASK                           0x20
12316:         #define _CANSTAT_RO7_OPMODE1_POSN                           0x6
12317:         #define _CANSTAT_RO7_OPMODE1_POSITION                       0x6
12318:         #define _CANSTAT_RO7_OPMODE1_SIZE                           0x1
12319:         #define _CANSTAT_RO7_OPMODE1_LENGTH                         0x1
12320:         #define _CANSTAT_RO7_OPMODE1_MASK                           0x40
12321:         #define _CANSTAT_RO7_OPMODE2_POSN                           0x7
12322:         #define _CANSTAT_RO7_OPMODE2_POSITION                       0x7
12323:         #define _CANSTAT_RO7_OPMODE2_SIZE                           0x1
12324:         #define _CANSTAT_RO7_OPMODE2_LENGTH                         0x1
12325:         #define _CANSTAT_RO7_OPMODE2_MASK                           0x80
12326:         #define _CANSTAT_RO7_ICODE0_POSN                            0x1
12327:         #define _CANSTAT_RO7_ICODE0_POSITION                        0x1
12328:         #define _CANSTAT_RO7_ICODE0_SIZE                            0x1
12329:         #define _CANSTAT_RO7_ICODE0_LENGTH                          0x1
12330:         #define _CANSTAT_RO7_ICODE0_MASK                            0x2
12331:         #define _CANSTAT_RO7_ICODE1_POSN                            0x2
12332:         #define _CANSTAT_RO7_ICODE1_POSITION                        0x2
12333:         #define _CANSTAT_RO7_ICODE1_SIZE                            0x1
12334:         #define _CANSTAT_RO7_ICODE1_LENGTH                          0x1
12335:         #define _CANSTAT_RO7_ICODE1_MASK                            0x4
12336:         #define _CANSTAT_RO7_ICODE2_POSN                            0x3
12337:         #define _CANSTAT_RO7_ICODE2_POSITION                        0x3
12338:         #define _CANSTAT_RO7_ICODE2_SIZE                            0x1
12339:         #define _CANSTAT_RO7_ICODE2_LENGTH                          0x1
12340:         #define _CANSTAT_RO7_ICODE2_MASK                            0x8
12341:         
12342:         // Register: CANCON_RO7
12343:         extern volatile unsigned char           CANCON_RO7          @ 0xEAF;
12344:         #ifndef _LIB_BUILD
12345:         asm("CANCON_RO7 equ 0EAFh");
12346:         #endif
12347:         // bitfield definitions
12348:         typedef union {
12349:             struct {
12350:                 unsigned FP0                    :1;
12351:                 unsigned WIN0_FP1               :1;
12352:                 unsigned WIN1_FP2               :1;
12353:                 unsigned WIN2_FP3               :1;
12354:                 unsigned ABAT                   :1;
12355:                 unsigned REQOP                  :3;
12356:             };
12357:             struct {
12358:                 unsigned                        :1;
12359:                 unsigned WIN0                   :1;
12360:                 unsigned WIN1                   :1;
12361:                 unsigned WIN2                   :1;
12362:             };
12363:             struct {
12364:                 unsigned                        :1;
12365:                 unsigned FP1                    :1;
12366:                 unsigned FP2                    :1;
12367:                 unsigned FP3                    :1;
12368:             };
12369:         } CANCON_RO7bits_t;
12370:         extern volatile CANCON_RO7bits_t CANCON_RO7bits @ 0xEAF;
12371:         // bitfield macros
12372:         #define _CANCON_RO7_FP0_POSN                                0x0
12373:         #define _CANCON_RO7_FP0_POSITION                            0x0
12374:         #define _CANCON_RO7_FP0_SIZE                                0x1
12375:         #define _CANCON_RO7_FP0_LENGTH                              0x1
12376:         #define _CANCON_RO7_FP0_MASK                                0x1
12377:         #define _CANCON_RO7_WIN0_FP1_POSN                           0x1
12378:         #define _CANCON_RO7_WIN0_FP1_POSITION                       0x1
12379:         #define _CANCON_RO7_WIN0_FP1_SIZE                           0x1
12380:         #define _CANCON_RO7_WIN0_FP1_LENGTH                         0x1
12381:         #define _CANCON_RO7_WIN0_FP1_MASK                           0x2
12382:         #define _CANCON_RO7_WIN1_FP2_POSN                           0x2
12383:         #define _CANCON_RO7_WIN1_FP2_POSITION                       0x2
12384:         #define _CANCON_RO7_WIN1_FP2_SIZE                           0x1
12385:         #define _CANCON_RO7_WIN1_FP2_LENGTH                         0x1
12386:         #define _CANCON_RO7_WIN1_FP2_MASK                           0x4
12387:         #define _CANCON_RO7_WIN2_FP3_POSN                           0x3
12388:         #define _CANCON_RO7_WIN2_FP3_POSITION                       0x3
12389:         #define _CANCON_RO7_WIN2_FP3_SIZE                           0x1
12390:         #define _CANCON_RO7_WIN2_FP3_LENGTH                         0x1
12391:         #define _CANCON_RO7_WIN2_FP3_MASK                           0x8
12392:         #define _CANCON_RO7_ABAT_POSN                               0x4
12393:         #define _CANCON_RO7_ABAT_POSITION                           0x4
12394:         #define _CANCON_RO7_ABAT_SIZE                               0x1
12395:         #define _CANCON_RO7_ABAT_LENGTH                             0x1
12396:         #define _CANCON_RO7_ABAT_MASK                               0x10
12397:         #define _CANCON_RO7_REQOP_POSN                              0x5
12398:         #define _CANCON_RO7_REQOP_POSITION                          0x5
12399:         #define _CANCON_RO7_REQOP_SIZE                              0x3
12400:         #define _CANCON_RO7_REQOP_LENGTH                            0x3
12401:         #define _CANCON_RO7_REQOP_MASK                              0xE0
12402:         #define _CANCON_RO7_WIN0_POSN                               0x1
12403:         #define _CANCON_RO7_WIN0_POSITION                           0x1
12404:         #define _CANCON_RO7_WIN0_SIZE                               0x1
12405:         #define _CANCON_RO7_WIN0_LENGTH                             0x1
12406:         #define _CANCON_RO7_WIN0_MASK                               0x2
12407:         #define _CANCON_RO7_WIN1_POSN                               0x2
12408:         #define _CANCON_RO7_WIN1_POSITION                           0x2
12409:         #define _CANCON_RO7_WIN1_SIZE                               0x1
12410:         #define _CANCON_RO7_WIN1_LENGTH                             0x1
12411:         #define _CANCON_RO7_WIN1_MASK                               0x4
12412:         #define _CANCON_RO7_WIN2_POSN                               0x3
12413:         #define _CANCON_RO7_WIN2_POSITION                           0x3
12414:         #define _CANCON_RO7_WIN2_SIZE                               0x1
12415:         #define _CANCON_RO7_WIN2_LENGTH                             0x1
12416:         #define _CANCON_RO7_WIN2_MASK                               0x8
12417:         #define _CANCON_RO7_FP1_POSN                                0x1
12418:         #define _CANCON_RO7_FP1_POSITION                            0x1
12419:         #define _CANCON_RO7_FP1_SIZE                                0x1
12420:         #define _CANCON_RO7_FP1_LENGTH                              0x1
12421:         #define _CANCON_RO7_FP1_MASK                                0x2
12422:         #define _CANCON_RO7_FP2_POSN                                0x2
12423:         #define _CANCON_RO7_FP2_POSITION                            0x2
12424:         #define _CANCON_RO7_FP2_SIZE                                0x1
12425:         #define _CANCON_RO7_FP2_LENGTH                              0x1
12426:         #define _CANCON_RO7_FP2_MASK                                0x4
12427:         #define _CANCON_RO7_FP3_POSN                                0x3
12428:         #define _CANCON_RO7_FP3_POSITION                            0x3
12429:         #define _CANCON_RO7_FP3_SIZE                                0x1
12430:         #define _CANCON_RO7_FP3_LENGTH                              0x1
12431:         #define _CANCON_RO7_FP3_MASK                                0x8
12432:         
12433:         // Register: B3CON
12434:         extern volatile unsigned char           B3CON               @ 0xEB0;
12435:         #ifndef _LIB_BUILD
12436:         asm("B3CON equ 0EB0h");
12437:         #endif
12438:         // bitfield definitions
12439:         typedef union {
12440:             struct {
12441:                 unsigned FILHIT0_TXPRI0         :1;
12442:                 unsigned FILHIT1_TXPRI1         :1;
12443:                 unsigned FILHIT2_RTREN          :1;
12444:                 unsigned FILHIT3_TXREQ          :1;
12445:                 unsigned FILHIT4_TXERR          :1;
12446:                 unsigned RXRTRRO_TXLARB         :1;
12447:                 unsigned RXM1_TXABT             :1;
12448:                 unsigned RXFUL_TXBIF            :1;
12449:             };
12450:             struct {
12451:                 unsigned FILHIT0                :1;
12452:                 unsigned FILHIT1                :1;
12453:                 unsigned FILHIT2                :1;
12454:                 unsigned FILHIT3                :1;
12455:                 unsigned FILHIT4                :1;
12456:                 unsigned RXRTRRO                :1;
12457:                 unsigned RXM1                   :1;
12458:                 unsigned RXFUL                  :1;
12459:             };
12460:             struct {
12461:                 unsigned TXPRI0                 :1;
12462:                 unsigned TXPRI1                 :1;
12463:                 unsigned RTREN                  :1;
12464:                 unsigned TXREQ                  :1;
12465:                 unsigned TXERR                  :1;
12466:                 unsigned TXLARB                 :1;
12467:                 unsigned TXABT                  :1;
12468:                 unsigned TXBIF                  :1;
12469:             };
12470:             struct {
12471:                 unsigned B3FILHIT0              :1;
12472:             };
12473:             struct {
12474:                 unsigned                        :1;
12475:                 unsigned B3FILHIT1              :1;
12476:             };
12477:             struct {
12478:                 unsigned                        :2;
12479:                 unsigned B3FILHIT2              :1;
12480:             };
12481:             struct {
12482:                 unsigned                        :3;
12483:                 unsigned B3FILHIT3              :1;
12484:             };
12485:             struct {
12486:                 unsigned                        :4;
12487:                 unsigned B3FILHIT4              :1;
12488:             };
12489:             struct {
12490:                 unsigned                        :2;
12491:                 unsigned B3RTREN                :1;
12492:             };
12493:             struct {
12494:                 unsigned                        :5;
12495:                 unsigned B3RTRRO                :1;
12496:             };
12497:             struct {
12498:                 unsigned                        :7;
12499:                 unsigned B3RXFUL                :1;
12500:             };
12501:             struct {
12502:                 unsigned                        :6;
12503:                 unsigned B3RXM1                 :1;
12504:             };
12505:             struct {
12506:                 unsigned                        :6;
12507:                 unsigned B3TXABT                :1;
12508:             };
12509:             struct {
12510:                 unsigned                        :7;
12511:                 unsigned B3TXB3IF               :1;
12512:             };
12513:             struct {
12514:                 unsigned                        :4;
12515:                 unsigned B3TXERR                :1;
12516:             };
12517:             struct {
12518:                 unsigned                        :5;
12519:                 unsigned B3TXLARB               :1;
12520:             };
12521:             struct {
12522:                 unsigned B3TXPRI0               :1;
12523:             };
12524:             struct {
12525:                 unsigned                        :1;
12526:                 unsigned B3TXPRI1               :1;
12527:             };
12528:             struct {
12529:                 unsigned                        :3;
12530:                 unsigned B3TXREQ                :1;
12531:             };
12532:         } B3CONbits_t;
12533:         extern volatile B3CONbits_t B3CONbits @ 0xEB0;
12534:         // bitfield macros
12535:         #define _B3CON_FILHIT0_TXPRI0_POSN                          0x0
12536:         #define _B3CON_FILHIT0_TXPRI0_POSITION                      0x0
12537:         #define _B3CON_FILHIT0_TXPRI0_SIZE                          0x1
12538:         #define _B3CON_FILHIT0_TXPRI0_LENGTH                        0x1
12539:         #define _B3CON_FILHIT0_TXPRI0_MASK                          0x1
12540:         #define _B3CON_FILHIT1_TXPRI1_POSN                          0x1
12541:         #define _B3CON_FILHIT1_TXPRI1_POSITION                      0x1
12542:         #define _B3CON_FILHIT1_TXPRI1_SIZE                          0x1
12543:         #define _B3CON_FILHIT1_TXPRI1_LENGTH                        0x1
12544:         #define _B3CON_FILHIT1_TXPRI1_MASK                          0x2
12545:         #define _B3CON_FILHIT2_RTREN_POSN                           0x2
12546:         #define _B3CON_FILHIT2_RTREN_POSITION                       0x2
12547:         #define _B3CON_FILHIT2_RTREN_SIZE                           0x1
12548:         #define _B3CON_FILHIT2_RTREN_LENGTH                         0x1
12549:         #define _B3CON_FILHIT2_RTREN_MASK                           0x4
12550:         #define _B3CON_FILHIT3_TXREQ_POSN                           0x3
12551:         #define _B3CON_FILHIT3_TXREQ_POSITION                       0x3
12552:         #define _B3CON_FILHIT3_TXREQ_SIZE                           0x1
12553:         #define _B3CON_FILHIT3_TXREQ_LENGTH                         0x1
12554:         #define _B3CON_FILHIT3_TXREQ_MASK                           0x8
12555:         #define _B3CON_FILHIT4_TXERR_POSN                           0x4
12556:         #define _B3CON_FILHIT4_TXERR_POSITION                       0x4
12557:         #define _B3CON_FILHIT4_TXERR_SIZE                           0x1
12558:         #define _B3CON_FILHIT4_TXERR_LENGTH                         0x1
12559:         #define _B3CON_FILHIT4_TXERR_MASK                           0x10
12560:         #define _B3CON_RXRTRRO_TXLARB_POSN                          0x5
12561:         #define _B3CON_RXRTRRO_TXLARB_POSITION                      0x5
12562:         #define _B3CON_RXRTRRO_TXLARB_SIZE                          0x1
12563:         #define _B3CON_RXRTRRO_TXLARB_LENGTH                        0x1
12564:         #define _B3CON_RXRTRRO_TXLARB_MASK                          0x20
12565:         #define _B3CON_RXM1_TXABT_POSN                              0x6
12566:         #define _B3CON_RXM1_TXABT_POSITION                          0x6
12567:         #define _B3CON_RXM1_TXABT_SIZE                              0x1
12568:         #define _B3CON_RXM1_TXABT_LENGTH                            0x1
12569:         #define _B3CON_RXM1_TXABT_MASK                              0x40
12570:         #define _B3CON_RXFUL_TXBIF_POSN                             0x7
12571:         #define _B3CON_RXFUL_TXBIF_POSITION                         0x7
12572:         #define _B3CON_RXFUL_TXBIF_SIZE                             0x1
12573:         #define _B3CON_RXFUL_TXBIF_LENGTH                           0x1
12574:         #define _B3CON_RXFUL_TXBIF_MASK                             0x80
12575:         #define _B3CON_FILHIT0_POSN                                 0x0
12576:         #define _B3CON_FILHIT0_POSITION                             0x0
12577:         #define _B3CON_FILHIT0_SIZE                                 0x1
12578:         #define _B3CON_FILHIT0_LENGTH                               0x1
12579:         #define _B3CON_FILHIT0_MASK                                 0x1
12580:         #define _B3CON_FILHIT1_POSN                                 0x1
12581:         #define _B3CON_FILHIT1_POSITION                             0x1
12582:         #define _B3CON_FILHIT1_SIZE                                 0x1
12583:         #define _B3CON_FILHIT1_LENGTH                               0x1
12584:         #define _B3CON_FILHIT1_MASK                                 0x2
12585:         #define _B3CON_FILHIT2_POSN                                 0x2
12586:         #define _B3CON_FILHIT2_POSITION                             0x2
12587:         #define _B3CON_FILHIT2_SIZE                                 0x1
12588:         #define _B3CON_FILHIT2_LENGTH                               0x1
12589:         #define _B3CON_FILHIT2_MASK                                 0x4
12590:         #define _B3CON_FILHIT3_POSN                                 0x3
12591:         #define _B3CON_FILHIT3_POSITION                             0x3
12592:         #define _B3CON_FILHIT3_SIZE                                 0x1
12593:         #define _B3CON_FILHIT3_LENGTH                               0x1
12594:         #define _B3CON_FILHIT3_MASK                                 0x8
12595:         #define _B3CON_FILHIT4_POSN                                 0x4
12596:         #define _B3CON_FILHIT4_POSITION                             0x4
12597:         #define _B3CON_FILHIT4_SIZE                                 0x1
12598:         #define _B3CON_FILHIT4_LENGTH                               0x1
12599:         #define _B3CON_FILHIT4_MASK                                 0x10
12600:         #define _B3CON_RXRTRRO_POSN                                 0x5
12601:         #define _B3CON_RXRTRRO_POSITION                             0x5
12602:         #define _B3CON_RXRTRRO_SIZE                                 0x1
12603:         #define _B3CON_RXRTRRO_LENGTH                               0x1
12604:         #define _B3CON_RXRTRRO_MASK                                 0x20
12605:         #define _B3CON_RXM1_POSN                                    0x6
12606:         #define _B3CON_RXM1_POSITION                                0x6
12607:         #define _B3CON_RXM1_SIZE                                    0x1
12608:         #define _B3CON_RXM1_LENGTH                                  0x1
12609:         #define _B3CON_RXM1_MASK                                    0x40
12610:         #define _B3CON_RXFUL_POSN                                   0x7
12611:         #define _B3CON_RXFUL_POSITION                               0x7
12612:         #define _B3CON_RXFUL_SIZE                                   0x1
12613:         #define _B3CON_RXFUL_LENGTH                                 0x1
12614:         #define _B3CON_RXFUL_MASK                                   0x80
12615:         #define _B3CON_TXPRI0_POSN                                  0x0
12616:         #define _B3CON_TXPRI0_POSITION                              0x0
12617:         #define _B3CON_TXPRI0_SIZE                                  0x1
12618:         #define _B3CON_TXPRI0_LENGTH                                0x1
12619:         #define _B3CON_TXPRI0_MASK                                  0x1
12620:         #define _B3CON_TXPRI1_POSN                                  0x1
12621:         #define _B3CON_TXPRI1_POSITION                              0x1
12622:         #define _B3CON_TXPRI1_SIZE                                  0x1
12623:         #define _B3CON_TXPRI1_LENGTH                                0x1
12624:         #define _B3CON_TXPRI1_MASK                                  0x2
12625:         #define _B3CON_RTREN_POSN                                   0x2
12626:         #define _B3CON_RTREN_POSITION                               0x2
12627:         #define _B3CON_RTREN_SIZE                                   0x1
12628:         #define _B3CON_RTREN_LENGTH                                 0x1
12629:         #define _B3CON_RTREN_MASK                                   0x4
12630:         #define _B3CON_TXREQ_POSN                                   0x3
12631:         #define _B3CON_TXREQ_POSITION                               0x3
12632:         #define _B3CON_TXREQ_SIZE                                   0x1
12633:         #define _B3CON_TXREQ_LENGTH                                 0x1
12634:         #define _B3CON_TXREQ_MASK                                   0x8
12635:         #define _B3CON_TXERR_POSN                                   0x4
12636:         #define _B3CON_TXERR_POSITION                               0x4
12637:         #define _B3CON_TXERR_SIZE                                   0x1
12638:         #define _B3CON_TXERR_LENGTH                                 0x1
12639:         #define _B3CON_TXERR_MASK                                   0x10
12640:         #define _B3CON_TXLARB_POSN                                  0x5
12641:         #define _B3CON_TXLARB_POSITION                              0x5
12642:         #define _B3CON_TXLARB_SIZE                                  0x1
12643:         #define _B3CON_TXLARB_LENGTH                                0x1
12644:         #define _B3CON_TXLARB_MASK                                  0x20
12645:         #define _B3CON_TXABT_POSN                                   0x6
12646:         #define _B3CON_TXABT_POSITION                               0x6
12647:         #define _B3CON_TXABT_SIZE                                   0x1
12648:         #define _B3CON_TXABT_LENGTH                                 0x1
12649:         #define _B3CON_TXABT_MASK                                   0x40
12650:         #define _B3CON_TXBIF_POSN                                   0x7
12651:         #define _B3CON_TXBIF_POSITION                               0x7
12652:         #define _B3CON_TXBIF_SIZE                                   0x1
12653:         #define _B3CON_TXBIF_LENGTH                                 0x1
12654:         #define _B3CON_TXBIF_MASK                                   0x80
12655:         #define _B3CON_B3FILHIT0_POSN                               0x0
12656:         #define _B3CON_B3FILHIT0_POSITION                           0x0
12657:         #define _B3CON_B3FILHIT0_SIZE                               0x1
12658:         #define _B3CON_B3FILHIT0_LENGTH                             0x1
12659:         #define _B3CON_B3FILHIT0_MASK                               0x1
12660:         #define _B3CON_B3FILHIT1_POSN                               0x1
12661:         #define _B3CON_B3FILHIT1_POSITION                           0x1
12662:         #define _B3CON_B3FILHIT1_SIZE                               0x1
12663:         #define _B3CON_B3FILHIT1_LENGTH                             0x1
12664:         #define _B3CON_B3FILHIT1_MASK                               0x2
12665:         #define _B3CON_B3FILHIT2_POSN                               0x2
12666:         #define _B3CON_B3FILHIT2_POSITION                           0x2
12667:         #define _B3CON_B3FILHIT2_SIZE                               0x1
12668:         #define _B3CON_B3FILHIT2_LENGTH                             0x1
12669:         #define _B3CON_B3FILHIT2_MASK                               0x4
12670:         #define _B3CON_B3FILHIT3_POSN                               0x3
12671:         #define _B3CON_B3FILHIT3_POSITION                           0x3
12672:         #define _B3CON_B3FILHIT3_SIZE                               0x1
12673:         #define _B3CON_B3FILHIT3_LENGTH                             0x1
12674:         #define _B3CON_B3FILHIT3_MASK                               0x8
12675:         #define _B3CON_B3FILHIT4_POSN                               0x4
12676:         #define _B3CON_B3FILHIT4_POSITION                           0x4
12677:         #define _B3CON_B3FILHIT4_SIZE                               0x1
12678:         #define _B3CON_B3FILHIT4_LENGTH                             0x1
12679:         #define _B3CON_B3FILHIT4_MASK                               0x10
12680:         #define _B3CON_B3RTREN_POSN                                 0x2
12681:         #define _B3CON_B3RTREN_POSITION                             0x2
12682:         #define _B3CON_B3RTREN_SIZE                                 0x1
12683:         #define _B3CON_B3RTREN_LENGTH                               0x1
12684:         #define _B3CON_B3RTREN_MASK                                 0x4
12685:         #define _B3CON_B3RTRRO_POSN                                 0x5
12686:         #define _B3CON_B3RTRRO_POSITION                             0x5
12687:         #define _B3CON_B3RTRRO_SIZE                                 0x1
12688:         #define _B3CON_B3RTRRO_LENGTH                               0x1
12689:         #define _B3CON_B3RTRRO_MASK                                 0x20
12690:         #define _B3CON_B3RXFUL_POSN                                 0x7
12691:         #define _B3CON_B3RXFUL_POSITION                             0x7
12692:         #define _B3CON_B3RXFUL_SIZE                                 0x1
12693:         #define _B3CON_B3RXFUL_LENGTH                               0x1
12694:         #define _B3CON_B3RXFUL_MASK                                 0x80
12695:         #define _B3CON_B3RXM1_POSN                                  0x6
12696:         #define _B3CON_B3RXM1_POSITION                              0x6
12697:         #define _B3CON_B3RXM1_SIZE                                  0x1
12698:         #define _B3CON_B3RXM1_LENGTH                                0x1
12699:         #define _B3CON_B3RXM1_MASK                                  0x40
12700:         #define _B3CON_B3TXABT_POSN                                 0x6
12701:         #define _B3CON_B3TXABT_POSITION                             0x6
12702:         #define _B3CON_B3TXABT_SIZE                                 0x1
12703:         #define _B3CON_B3TXABT_LENGTH                               0x1
12704:         #define _B3CON_B3TXABT_MASK                                 0x40
12705:         #define _B3CON_B3TXB3IF_POSN                                0x7
12706:         #define _B3CON_B3TXB3IF_POSITION                            0x7
12707:         #define _B3CON_B3TXB3IF_SIZE                                0x1
12708:         #define _B3CON_B3TXB3IF_LENGTH                              0x1
12709:         #define _B3CON_B3TXB3IF_MASK                                0x80
12710:         #define _B3CON_B3TXERR_POSN                                 0x4
12711:         #define _B3CON_B3TXERR_POSITION                             0x4
12712:         #define _B3CON_B3TXERR_SIZE                                 0x1
12713:         #define _B3CON_B3TXERR_LENGTH                               0x1
12714:         #define _B3CON_B3TXERR_MASK                                 0x10
12715:         #define _B3CON_B3TXLARB_POSN                                0x5
12716:         #define _B3CON_B3TXLARB_POSITION                            0x5
12717:         #define _B3CON_B3TXLARB_SIZE                                0x1
12718:         #define _B3CON_B3TXLARB_LENGTH                              0x1
12719:         #define _B3CON_B3TXLARB_MASK                                0x20
12720:         #define _B3CON_B3TXPRI0_POSN                                0x0
12721:         #define _B3CON_B3TXPRI0_POSITION                            0x0
12722:         #define _B3CON_B3TXPRI0_SIZE                                0x1
12723:         #define _B3CON_B3TXPRI0_LENGTH                              0x1
12724:         #define _B3CON_B3TXPRI0_MASK                                0x1
12725:         #define _B3CON_B3TXPRI1_POSN                                0x1
12726:         #define _B3CON_B3TXPRI1_POSITION                            0x1
12727:         #define _B3CON_B3TXPRI1_SIZE                                0x1
12728:         #define _B3CON_B3TXPRI1_LENGTH                              0x1
12729:         #define _B3CON_B3TXPRI1_MASK                                0x2
12730:         #define _B3CON_B3TXREQ_POSN                                 0x3
12731:         #define _B3CON_B3TXREQ_POSITION                             0x3
12732:         #define _B3CON_B3TXREQ_SIZE                                 0x1
12733:         #define _B3CON_B3TXREQ_LENGTH                               0x1
12734:         #define _B3CON_B3TXREQ_MASK                                 0x8
12735:         
12736:         // Register: B3SIDH
12737:         extern volatile unsigned char           B3SIDH              @ 0xEB1;
12738:         #ifndef _LIB_BUILD
12739:         asm("B3SIDH equ 0EB1h");
12740:         #endif
12741:         // bitfield definitions
12742:         typedef union {
12743:             struct {
12744:                 unsigned SID                    :8;
12745:             };
12746:             struct {
12747:                 unsigned SID3                   :1;
12748:                 unsigned SID4                   :1;
12749:                 unsigned SID5                   :1;
12750:                 unsigned SID6                   :1;
12751:                 unsigned SID7                   :1;
12752:                 unsigned SID8                   :1;
12753:                 unsigned SID9                   :1;
12754:                 unsigned SID10                  :1;
12755:             };
12756:             struct {
12757:                 unsigned                        :7;
12758:                 unsigned B3SID10                :1;
12759:             };
12760:             struct {
12761:                 unsigned B3SID3                 :1;
12762:             };
12763:             struct {
12764:                 unsigned                        :1;
12765:                 unsigned B3SID4                 :1;
12766:             };
12767:             struct {
12768:                 unsigned                        :2;
12769:                 unsigned B3SID5                 :1;
12770:             };
12771:             struct {
12772:                 unsigned                        :3;
12773:                 unsigned B3SID6                 :1;
12774:             };
12775:             struct {
12776:                 unsigned                        :4;
12777:                 unsigned B3SID7                 :1;
12778:             };
12779:             struct {
12780:                 unsigned                        :5;
12781:                 unsigned B3SID8                 :1;
12782:             };
12783:             struct {
12784:                 unsigned                        :6;
12785:                 unsigned B3SID9                 :1;
12786:             };
12787:         } B3SIDHbits_t;
12788:         extern volatile B3SIDHbits_t B3SIDHbits @ 0xEB1;
12789:         // bitfield macros
12790:         #define _B3SIDH_SID_POSN                                    0x0
12791:         #define _B3SIDH_SID_POSITION                                0x0
12792:         #define _B3SIDH_SID_SIZE                                    0x8
12793:         #define _B3SIDH_SID_LENGTH                                  0x8
12794:         #define _B3SIDH_SID_MASK                                    0xFF
12795:         #define _B3SIDH_SID3_POSN                                   0x0
12796:         #define _B3SIDH_SID3_POSITION                               0x0
12797:         #define _B3SIDH_SID3_SIZE                                   0x1
12798:         #define _B3SIDH_SID3_LENGTH                                 0x1
12799:         #define _B3SIDH_SID3_MASK                                   0x1
12800:         #define _B3SIDH_SID4_POSN                                   0x1
12801:         #define _B3SIDH_SID4_POSITION                               0x1
12802:         #define _B3SIDH_SID4_SIZE                                   0x1
12803:         #define _B3SIDH_SID4_LENGTH                                 0x1
12804:         #define _B3SIDH_SID4_MASK                                   0x2
12805:         #define _B3SIDH_SID5_POSN                                   0x2
12806:         #define _B3SIDH_SID5_POSITION                               0x2
12807:         #define _B3SIDH_SID5_SIZE                                   0x1
12808:         #define _B3SIDH_SID5_LENGTH                                 0x1
12809:         #define _B3SIDH_SID5_MASK                                   0x4
12810:         #define _B3SIDH_SID6_POSN                                   0x3
12811:         #define _B3SIDH_SID6_POSITION                               0x3
12812:         #define _B3SIDH_SID6_SIZE                                   0x1
12813:         #define _B3SIDH_SID6_LENGTH                                 0x1
12814:         #define _B3SIDH_SID6_MASK                                   0x8
12815:         #define _B3SIDH_SID7_POSN                                   0x4
12816:         #define _B3SIDH_SID7_POSITION                               0x4
12817:         #define _B3SIDH_SID7_SIZE                                   0x1
12818:         #define _B3SIDH_SID7_LENGTH                                 0x1
12819:         #define _B3SIDH_SID7_MASK                                   0x10
12820:         #define _B3SIDH_SID8_POSN                                   0x5
12821:         #define _B3SIDH_SID8_POSITION                               0x5
12822:         #define _B3SIDH_SID8_SIZE                                   0x1
12823:         #define _B3SIDH_SID8_LENGTH                                 0x1
12824:         #define _B3SIDH_SID8_MASK                                   0x20
12825:         #define _B3SIDH_SID9_POSN                                   0x6
12826:         #define _B3SIDH_SID9_POSITION                               0x6
12827:         #define _B3SIDH_SID9_SIZE                                   0x1
12828:         #define _B3SIDH_SID9_LENGTH                                 0x1
12829:         #define _B3SIDH_SID9_MASK                                   0x40
12830:         #define _B3SIDH_SID10_POSN                                  0x7
12831:         #define _B3SIDH_SID10_POSITION                              0x7
12832:         #define _B3SIDH_SID10_SIZE                                  0x1
12833:         #define _B3SIDH_SID10_LENGTH                                0x1
12834:         #define _B3SIDH_SID10_MASK                                  0x80
12835:         #define _B3SIDH_B3SID10_POSN                                0x7
12836:         #define _B3SIDH_B3SID10_POSITION                            0x7
12837:         #define _B3SIDH_B3SID10_SIZE                                0x1
12838:         #define _B3SIDH_B3SID10_LENGTH                              0x1
12839:         #define _B3SIDH_B3SID10_MASK                                0x80
12840:         #define _B3SIDH_B3SID3_POSN                                 0x0
12841:         #define _B3SIDH_B3SID3_POSITION                             0x0
12842:         #define _B3SIDH_B3SID3_SIZE                                 0x1
12843:         #define _B3SIDH_B3SID3_LENGTH                               0x1
12844:         #define _B3SIDH_B3SID3_MASK                                 0x1
12845:         #define _B3SIDH_B3SID4_POSN                                 0x1
12846:         #define _B3SIDH_B3SID4_POSITION                             0x1
12847:         #define _B3SIDH_B3SID4_SIZE                                 0x1
12848:         #define _B3SIDH_B3SID4_LENGTH                               0x1
12849:         #define _B3SIDH_B3SID4_MASK                                 0x2
12850:         #define _B3SIDH_B3SID5_POSN                                 0x2
12851:         #define _B3SIDH_B3SID5_POSITION                             0x2
12852:         #define _B3SIDH_B3SID5_SIZE                                 0x1
12853:         #define _B3SIDH_B3SID5_LENGTH                               0x1
12854:         #define _B3SIDH_B3SID5_MASK                                 0x4
12855:         #define _B3SIDH_B3SID6_POSN                                 0x3
12856:         #define _B3SIDH_B3SID6_POSITION                             0x3
12857:         #define _B3SIDH_B3SID6_SIZE                                 0x1
12858:         #define _B3SIDH_B3SID6_LENGTH                               0x1
12859:         #define _B3SIDH_B3SID6_MASK                                 0x8
12860:         #define _B3SIDH_B3SID7_POSN                                 0x4
12861:         #define _B3SIDH_B3SID7_POSITION                             0x4
12862:         #define _B3SIDH_B3SID7_SIZE                                 0x1
12863:         #define _B3SIDH_B3SID7_LENGTH                               0x1
12864:         #define _B3SIDH_B3SID7_MASK                                 0x10
12865:         #define _B3SIDH_B3SID8_POSN                                 0x5
12866:         #define _B3SIDH_B3SID8_POSITION                             0x5
12867:         #define _B3SIDH_B3SID8_SIZE                                 0x1
12868:         #define _B3SIDH_B3SID8_LENGTH                               0x1
12869:         #define _B3SIDH_B3SID8_MASK                                 0x20
12870:         #define _B3SIDH_B3SID9_POSN                                 0x6
12871:         #define _B3SIDH_B3SID9_POSITION                             0x6
12872:         #define _B3SIDH_B3SID9_SIZE                                 0x1
12873:         #define _B3SIDH_B3SID9_LENGTH                               0x1
12874:         #define _B3SIDH_B3SID9_MASK                                 0x40
12875:         
12876:         // Register: B3SIDL
12877:         extern volatile unsigned char           B3SIDL              @ 0xEB2;
12878:         #ifndef _LIB_BUILD
12879:         asm("B3SIDL equ 0EB2h");
12880:         #endif
12881:         // bitfield definitions
12882:         typedef union {
12883:             struct {
12884:                 unsigned EID                    :2;
12885:                 unsigned                        :1;
12886:                 unsigned EXIDE                  :1;
12887:                 unsigned SRR                    :1;
12888:                 unsigned SID                    :3;
12889:             };
12890:             struct {
12891:                 unsigned EID16                  :1;
12892:                 unsigned EID17                  :1;
12893:                 unsigned                        :3;
12894:                 unsigned SID0                   :1;
12895:                 unsigned SID1                   :1;
12896:                 unsigned SID2                   :1;
12897:             };
12898:             struct {
12899:                 unsigned B3EID16                :1;
12900:             };
12901:             struct {
12902:                 unsigned                        :1;
12903:                 unsigned B3EID17                :1;
12904:             };
12905:             struct {
12906:                 unsigned                        :3;
12907:                 unsigned B3EXID                 :1;
12908:             };
12909:             struct {
12910:                 unsigned                        :3;
12911:                 unsigned B3EXIDE                :1;
12912:             };
12913:             struct {
12914:                 unsigned                        :5;
12915:                 unsigned B3SID0                 :1;
12916:             };
12917:             struct {
12918:                 unsigned                        :6;
12919:                 unsigned B3SID1                 :1;
12920:             };
12921:             struct {
12922:                 unsigned                        :7;
12923:                 unsigned B3SID2                 :1;
12924:             };
12925:             struct {
12926:                 unsigned                        :4;
12927:                 unsigned B3SRR                  :1;
12928:             };
12929:         } B3SIDLbits_t;
12930:         extern volatile B3SIDLbits_t B3SIDLbits @ 0xEB2;
12931:         // bitfield macros
12932:         #define _B3SIDL_EID_POSN                                    0x0
12933:         #define _B3SIDL_EID_POSITION                                0x0
12934:         #define _B3SIDL_EID_SIZE                                    0x2
12935:         #define _B3SIDL_EID_LENGTH                                  0x2
12936:         #define _B3SIDL_EID_MASK                                    0x3
12937:         #define _B3SIDL_EXIDE_POSN                                  0x3
12938:         #define _B3SIDL_EXIDE_POSITION                              0x3
12939:         #define _B3SIDL_EXIDE_SIZE                                  0x1
12940:         #define _B3SIDL_EXIDE_LENGTH                                0x1
12941:         #define _B3SIDL_EXIDE_MASK                                  0x8
12942:         #define _B3SIDL_SRR_POSN                                    0x4
12943:         #define _B3SIDL_SRR_POSITION                                0x4
12944:         #define _B3SIDL_SRR_SIZE                                    0x1
12945:         #define _B3SIDL_SRR_LENGTH                                  0x1
12946:         #define _B3SIDL_SRR_MASK                                    0x10
12947:         #define _B3SIDL_SID_POSN                                    0x5
12948:         #define _B3SIDL_SID_POSITION                                0x5
12949:         #define _B3SIDL_SID_SIZE                                    0x3
12950:         #define _B3SIDL_SID_LENGTH                                  0x3
12951:         #define _B3SIDL_SID_MASK                                    0xE0
12952:         #define _B3SIDL_EID16_POSN                                  0x0
12953:         #define _B3SIDL_EID16_POSITION                              0x0
12954:         #define _B3SIDL_EID16_SIZE                                  0x1
12955:         #define _B3SIDL_EID16_LENGTH                                0x1
12956:         #define _B3SIDL_EID16_MASK                                  0x1
12957:         #define _B3SIDL_EID17_POSN                                  0x1
12958:         #define _B3SIDL_EID17_POSITION                              0x1
12959:         #define _B3SIDL_EID17_SIZE                                  0x1
12960:         #define _B3SIDL_EID17_LENGTH                                0x1
12961:         #define _B3SIDL_EID17_MASK                                  0x2
12962:         #define _B3SIDL_SID0_POSN                                   0x5
12963:         #define _B3SIDL_SID0_POSITION                               0x5
12964:         #define _B3SIDL_SID0_SIZE                                   0x1
12965:         #define _B3SIDL_SID0_LENGTH                                 0x1
12966:         #define _B3SIDL_SID0_MASK                                   0x20
12967:         #define _B3SIDL_SID1_POSN                                   0x6
12968:         #define _B3SIDL_SID1_POSITION                               0x6
12969:         #define _B3SIDL_SID1_SIZE                                   0x1
12970:         #define _B3SIDL_SID1_LENGTH                                 0x1
12971:         #define _B3SIDL_SID1_MASK                                   0x40
12972:         #define _B3SIDL_SID2_POSN                                   0x7
12973:         #define _B3SIDL_SID2_POSITION                               0x7
12974:         #define _B3SIDL_SID2_SIZE                                   0x1
12975:         #define _B3SIDL_SID2_LENGTH                                 0x1
12976:         #define _B3SIDL_SID2_MASK                                   0x80
12977:         #define _B3SIDL_B3EID16_POSN                                0x0
12978:         #define _B3SIDL_B3EID16_POSITION                            0x0
12979:         #define _B3SIDL_B3EID16_SIZE                                0x1
12980:         #define _B3SIDL_B3EID16_LENGTH                              0x1
12981:         #define _B3SIDL_B3EID16_MASK                                0x1
12982:         #define _B3SIDL_B3EID17_POSN                                0x1
12983:         #define _B3SIDL_B3EID17_POSITION                            0x1
12984:         #define _B3SIDL_B3EID17_SIZE                                0x1
12985:         #define _B3SIDL_B3EID17_LENGTH                              0x1
12986:         #define _B3SIDL_B3EID17_MASK                                0x2
12987:         #define _B3SIDL_B3EXID_POSN                                 0x3
12988:         #define _B3SIDL_B3EXID_POSITION                             0x3
12989:         #define _B3SIDL_B3EXID_SIZE                                 0x1
12990:         #define _B3SIDL_B3EXID_LENGTH                               0x1
12991:         #define _B3SIDL_B3EXID_MASK                                 0x8
12992:         #define _B3SIDL_B3EXIDE_POSN                                0x3
12993:         #define _B3SIDL_B3EXIDE_POSITION                            0x3
12994:         #define _B3SIDL_B3EXIDE_SIZE                                0x1
12995:         #define _B3SIDL_B3EXIDE_LENGTH                              0x1
12996:         #define _B3SIDL_B3EXIDE_MASK                                0x8
12997:         #define _B3SIDL_B3SID0_POSN                                 0x5
12998:         #define _B3SIDL_B3SID0_POSITION                             0x5
12999:         #define _B3SIDL_B3SID0_SIZE                                 0x1
13000:         #define _B3SIDL_B3SID0_LENGTH                               0x1
13001:         #define _B3SIDL_B3SID0_MASK                                 0x20
13002:         #define _B3SIDL_B3SID1_POSN                                 0x6
13003:         #define _B3SIDL_B3SID1_POSITION                             0x6
13004:         #define _B3SIDL_B3SID1_SIZE                                 0x1
13005:         #define _B3SIDL_B3SID1_LENGTH                               0x1
13006:         #define _B3SIDL_B3SID1_MASK                                 0x40
13007:         #define _B3SIDL_B3SID2_POSN                                 0x7
13008:         #define _B3SIDL_B3SID2_POSITION                             0x7
13009:         #define _B3SIDL_B3SID2_SIZE                                 0x1
13010:         #define _B3SIDL_B3SID2_LENGTH                               0x1
13011:         #define _B3SIDL_B3SID2_MASK                                 0x80
13012:         #define _B3SIDL_B3SRR_POSN                                  0x4
13013:         #define _B3SIDL_B3SRR_POSITION                              0x4
13014:         #define _B3SIDL_B3SRR_SIZE                                  0x1
13015:         #define _B3SIDL_B3SRR_LENGTH                                0x1
13016:         #define _B3SIDL_B3SRR_MASK                                  0x10
13017:         
13018:         // Register: B3EIDH
13019:         extern volatile unsigned char           B3EIDH              @ 0xEB3;
13020:         #ifndef _LIB_BUILD
13021:         asm("B3EIDH equ 0EB3h");
13022:         #endif
13023:         // bitfield definitions
13024:         typedef union {
13025:             struct {
13026:                 unsigned EID                    :8;
13027:             };
13028:             struct {
13029:                 unsigned EID8                   :1;
13030:                 unsigned EID9                   :1;
13031:                 unsigned EID10                  :1;
13032:                 unsigned EID11                  :1;
13033:                 unsigned EID12                  :1;
13034:                 unsigned EID13                  :1;
13035:                 unsigned EID14                  :1;
13036:                 unsigned EID15                  :1;
13037:             };
13038:             struct {
13039:                 unsigned                        :2;
13040:                 unsigned B3EID10                :1;
13041:             };
13042:             struct {
13043:                 unsigned                        :3;
13044:                 unsigned B3EID11                :1;
13045:             };
13046:             struct {
13047:                 unsigned                        :4;
13048:                 unsigned B3EID12                :1;
13049:             };
13050:             struct {
13051:                 unsigned                        :5;
13052:                 unsigned B3EID13                :1;
13053:             };
13054:             struct {
13055:                 unsigned                        :6;
13056:                 unsigned B3EID14                :1;
13057:             };
13058:             struct {
13059:                 unsigned                        :7;
13060:                 unsigned B3EID15                :1;
13061:             };
13062:             struct {
13063:                 unsigned B3EID8                 :1;
13064:             };
13065:             struct {
13066:                 unsigned                        :1;
13067:                 unsigned B3EID9                 :1;
13068:             };
13069:         } B3EIDHbits_t;
13070:         extern volatile B3EIDHbits_t B3EIDHbits @ 0xEB3;
13071:         // bitfield macros
13072:         #define _B3EIDH_EID_POSN                                    0x0
13073:         #define _B3EIDH_EID_POSITION                                0x0
13074:         #define _B3EIDH_EID_SIZE                                    0x8
13075:         #define _B3EIDH_EID_LENGTH                                  0x8
13076:         #define _B3EIDH_EID_MASK                                    0xFF
13077:         #define _B3EIDH_EID8_POSN                                   0x0
13078:         #define _B3EIDH_EID8_POSITION                               0x0
13079:         #define _B3EIDH_EID8_SIZE                                   0x1
13080:         #define _B3EIDH_EID8_LENGTH                                 0x1
13081:         #define _B3EIDH_EID8_MASK                                   0x1
13082:         #define _B3EIDH_EID9_POSN                                   0x1
13083:         #define _B3EIDH_EID9_POSITION                               0x1
13084:         #define _B3EIDH_EID9_SIZE                                   0x1
13085:         #define _B3EIDH_EID9_LENGTH                                 0x1
13086:         #define _B3EIDH_EID9_MASK                                   0x2
13087:         #define _B3EIDH_EID10_POSN                                  0x2
13088:         #define _B3EIDH_EID10_POSITION                              0x2
13089:         #define _B3EIDH_EID10_SIZE                                  0x1
13090:         #define _B3EIDH_EID10_LENGTH                                0x1
13091:         #define _B3EIDH_EID10_MASK                                  0x4
13092:         #define _B3EIDH_EID11_POSN                                  0x3
13093:         #define _B3EIDH_EID11_POSITION                              0x3
13094:         #define _B3EIDH_EID11_SIZE                                  0x1
13095:         #define _B3EIDH_EID11_LENGTH                                0x1
13096:         #define _B3EIDH_EID11_MASK                                  0x8
13097:         #define _B3EIDH_EID12_POSN                                  0x4
13098:         #define _B3EIDH_EID12_POSITION                              0x4
13099:         #define _B3EIDH_EID12_SIZE                                  0x1
13100:         #define _B3EIDH_EID12_LENGTH                                0x1
13101:         #define _B3EIDH_EID12_MASK                                  0x10
13102:         #define _B3EIDH_EID13_POSN                                  0x5
13103:         #define _B3EIDH_EID13_POSITION                              0x5
13104:         #define _B3EIDH_EID13_SIZE                                  0x1
13105:         #define _B3EIDH_EID13_LENGTH                                0x1
13106:         #define _B3EIDH_EID13_MASK                                  0x20
13107:         #define _B3EIDH_EID14_POSN                                  0x6
13108:         #define _B3EIDH_EID14_POSITION                              0x6
13109:         #define _B3EIDH_EID14_SIZE                                  0x1
13110:         #define _B3EIDH_EID14_LENGTH                                0x1
13111:         #define _B3EIDH_EID14_MASK                                  0x40
13112:         #define _B3EIDH_EID15_POSN                                  0x7
13113:         #define _B3EIDH_EID15_POSITION                              0x7
13114:         #define _B3EIDH_EID15_SIZE                                  0x1
13115:         #define _B3EIDH_EID15_LENGTH                                0x1
13116:         #define _B3EIDH_EID15_MASK                                  0x80
13117:         #define _B3EIDH_B3EID10_POSN                                0x2
13118:         #define _B3EIDH_B3EID10_POSITION                            0x2
13119:         #define _B3EIDH_B3EID10_SIZE                                0x1
13120:         #define _B3EIDH_B3EID10_LENGTH                              0x1
13121:         #define _B3EIDH_B3EID10_MASK                                0x4
13122:         #define _B3EIDH_B3EID11_POSN                                0x3
13123:         #define _B3EIDH_B3EID11_POSITION                            0x3
13124:         #define _B3EIDH_B3EID11_SIZE                                0x1
13125:         #define _B3EIDH_B3EID11_LENGTH                              0x1
13126:         #define _B3EIDH_B3EID11_MASK                                0x8
13127:         #define _B3EIDH_B3EID12_POSN                                0x4
13128:         #define _B3EIDH_B3EID12_POSITION                            0x4
13129:         #define _B3EIDH_B3EID12_SIZE                                0x1
13130:         #define _B3EIDH_B3EID12_LENGTH                              0x1
13131:         #define _B3EIDH_B3EID12_MASK                                0x10
13132:         #define _B3EIDH_B3EID13_POSN                                0x5
13133:         #define _B3EIDH_B3EID13_POSITION                            0x5
13134:         #define _B3EIDH_B3EID13_SIZE                                0x1
13135:         #define _B3EIDH_B3EID13_LENGTH                              0x1
13136:         #define _B3EIDH_B3EID13_MASK                                0x20
13137:         #define _B3EIDH_B3EID14_POSN                                0x6
13138:         #define _B3EIDH_B3EID14_POSITION                            0x6
13139:         #define _B3EIDH_B3EID14_SIZE                                0x1
13140:         #define _B3EIDH_B3EID14_LENGTH                              0x1
13141:         #define _B3EIDH_B3EID14_MASK                                0x40
13142:         #define _B3EIDH_B3EID15_POSN                                0x7
13143:         #define _B3EIDH_B3EID15_POSITION                            0x7
13144:         #define _B3EIDH_B3EID15_SIZE                                0x1
13145:         #define _B3EIDH_B3EID15_LENGTH                              0x1
13146:         #define _B3EIDH_B3EID15_MASK                                0x80
13147:         #define _B3EIDH_B3EID8_POSN                                 0x0
13148:         #define _B3EIDH_B3EID8_POSITION                             0x0
13149:         #define _B3EIDH_B3EID8_SIZE                                 0x1
13150:         #define _B3EIDH_B3EID8_LENGTH                               0x1
13151:         #define _B3EIDH_B3EID8_MASK                                 0x1
13152:         #define _B3EIDH_B3EID9_POSN                                 0x1
13153:         #define _B3EIDH_B3EID9_POSITION                             0x1
13154:         #define _B3EIDH_B3EID9_SIZE                                 0x1
13155:         #define _B3EIDH_B3EID9_LENGTH                               0x1
13156:         #define _B3EIDH_B3EID9_MASK                                 0x2
13157:         
13158:         // Register: B3EIDL
13159:         extern volatile unsigned char           B3EIDL              @ 0xEB4;
13160:         #ifndef _LIB_BUILD
13161:         asm("B3EIDL equ 0EB4h");
13162:         #endif
13163:         // bitfield definitions
13164:         typedef union {
13165:             struct {
13166:                 unsigned EID                    :8;
13167:             };
13168:             struct {
13169:                 unsigned EID0                   :1;
13170:                 unsigned EID1                   :1;
13171:                 unsigned EID2                   :1;
13172:                 unsigned EID3                   :1;
13173:                 unsigned EID4                   :1;
13174:                 unsigned EID5                   :1;
13175:                 unsigned EID6                   :1;
13176:                 unsigned EID7                   :1;
13177:             };
13178:             struct {
13179:                 unsigned B3EID0                 :1;
13180:             };
13181:             struct {
13182:                 unsigned                        :1;
13183:                 unsigned B3EID1                 :1;
13184:             };
13185:             struct {
13186:                 unsigned                        :2;
13187:                 unsigned B3EID2                 :1;
13188:             };
13189:             struct {
13190:                 unsigned                        :3;
13191:                 unsigned B3EID3                 :1;
13192:             };
13193:             struct {
13194:                 unsigned                        :4;
13195:                 unsigned B3EID4                 :1;
13196:             };
13197:             struct {
13198:                 unsigned                        :5;
13199:                 unsigned B3EID5                 :1;
13200:             };
13201:             struct {
13202:                 unsigned                        :6;
13203:                 unsigned B3EID6                 :1;
13204:             };
13205:             struct {
13206:                 unsigned                        :7;
13207:                 unsigned B3EID7                 :1;
13208:             };
13209:         } B3EIDLbits_t;
13210:         extern volatile B3EIDLbits_t B3EIDLbits @ 0xEB4;
13211:         // bitfield macros
13212:         #define _B3EIDL_EID_POSN                                    0x0
13213:         #define _B3EIDL_EID_POSITION                                0x0
13214:         #define _B3EIDL_EID_SIZE                                    0x8
13215:         #define _B3EIDL_EID_LENGTH                                  0x8
13216:         #define _B3EIDL_EID_MASK                                    0xFF
13217:         #define _B3EIDL_EID0_POSN                                   0x0
13218:         #define _B3EIDL_EID0_POSITION                               0x0
13219:         #define _B3EIDL_EID0_SIZE                                   0x1
13220:         #define _B3EIDL_EID0_LENGTH                                 0x1
13221:         #define _B3EIDL_EID0_MASK                                   0x1
13222:         #define _B3EIDL_EID1_POSN                                   0x1
13223:         #define _B3EIDL_EID1_POSITION                               0x1
13224:         #define _B3EIDL_EID1_SIZE                                   0x1
13225:         #define _B3EIDL_EID1_LENGTH                                 0x1
13226:         #define _B3EIDL_EID1_MASK                                   0x2
13227:         #define _B3EIDL_EID2_POSN                                   0x2
13228:         #define _B3EIDL_EID2_POSITION                               0x2
13229:         #define _B3EIDL_EID2_SIZE                                   0x1
13230:         #define _B3EIDL_EID2_LENGTH                                 0x1
13231:         #define _B3EIDL_EID2_MASK                                   0x4
13232:         #define _B3EIDL_EID3_POSN                                   0x3
13233:         #define _B3EIDL_EID3_POSITION                               0x3
13234:         #define _B3EIDL_EID3_SIZE                                   0x1
13235:         #define _B3EIDL_EID3_LENGTH                                 0x1
13236:         #define _B3EIDL_EID3_MASK                                   0x8
13237:         #define _B3EIDL_EID4_POSN                                   0x4
13238:         #define _B3EIDL_EID4_POSITION                               0x4
13239:         #define _B3EIDL_EID4_SIZE                                   0x1
13240:         #define _B3EIDL_EID4_LENGTH                                 0x1
13241:         #define _B3EIDL_EID4_MASK                                   0x10
13242:         #define _B3EIDL_EID5_POSN                                   0x5
13243:         #define _B3EIDL_EID5_POSITION                               0x5
13244:         #define _B3EIDL_EID5_SIZE                                   0x1
13245:         #define _B3EIDL_EID5_LENGTH                                 0x1
13246:         #define _B3EIDL_EID5_MASK                                   0x20
13247:         #define _B3EIDL_EID6_POSN                                   0x6
13248:         #define _B3EIDL_EID6_POSITION                               0x6
13249:         #define _B3EIDL_EID6_SIZE                                   0x1
13250:         #define _B3EIDL_EID6_LENGTH                                 0x1
13251:         #define _B3EIDL_EID6_MASK                                   0x40
13252:         #define _B3EIDL_EID7_POSN                                   0x7
13253:         #define _B3EIDL_EID7_POSITION                               0x7
13254:         #define _B3EIDL_EID7_SIZE                                   0x1
13255:         #define _B3EIDL_EID7_LENGTH                                 0x1
13256:         #define _B3EIDL_EID7_MASK                                   0x80
13257:         #define _B3EIDL_B3EID0_POSN                                 0x0
13258:         #define _B3EIDL_B3EID0_POSITION                             0x0
13259:         #define _B3EIDL_B3EID0_SIZE                                 0x1
13260:         #define _B3EIDL_B3EID0_LENGTH                               0x1
13261:         #define _B3EIDL_B3EID0_MASK                                 0x1
13262:         #define _B3EIDL_B3EID1_POSN                                 0x1
13263:         #define _B3EIDL_B3EID1_POSITION                             0x1
13264:         #define _B3EIDL_B3EID1_SIZE                                 0x1
13265:         #define _B3EIDL_B3EID1_LENGTH                               0x1
13266:         #define _B3EIDL_B3EID1_MASK                                 0x2
13267:         #define _B3EIDL_B3EID2_POSN                                 0x2
13268:         #define _B3EIDL_B3EID2_POSITION                             0x2
13269:         #define _B3EIDL_B3EID2_SIZE                                 0x1
13270:         #define _B3EIDL_B3EID2_LENGTH                               0x1
13271:         #define _B3EIDL_B3EID2_MASK                                 0x4
13272:         #define _B3EIDL_B3EID3_POSN                                 0x3
13273:         #define _B3EIDL_B3EID3_POSITION                             0x3
13274:         #define _B3EIDL_B3EID3_SIZE                                 0x1
13275:         #define _B3EIDL_B3EID3_LENGTH                               0x1
13276:         #define _B3EIDL_B3EID3_MASK                                 0x8
13277:         #define _B3EIDL_B3EID4_POSN                                 0x4
13278:         #define _B3EIDL_B3EID4_POSITION                             0x4
13279:         #define _B3EIDL_B3EID4_SIZE                                 0x1
13280:         #define _B3EIDL_B3EID4_LENGTH                               0x1
13281:         #define _B3EIDL_B3EID4_MASK                                 0x10
13282:         #define _B3EIDL_B3EID5_POSN                                 0x5
13283:         #define _B3EIDL_B3EID5_POSITION                             0x5
13284:         #define _B3EIDL_B3EID5_SIZE                                 0x1
13285:         #define _B3EIDL_B3EID5_LENGTH                               0x1
13286:         #define _B3EIDL_B3EID5_MASK                                 0x20
13287:         #define _B3EIDL_B3EID6_POSN                                 0x6
13288:         #define _B3EIDL_B3EID6_POSITION                             0x6
13289:         #define _B3EIDL_B3EID6_SIZE                                 0x1
13290:         #define _B3EIDL_B3EID6_LENGTH                               0x1
13291:         #define _B3EIDL_B3EID6_MASK                                 0x40
13292:         #define _B3EIDL_B3EID7_POSN                                 0x7
13293:         #define _B3EIDL_B3EID7_POSITION                             0x7
13294:         #define _B3EIDL_B3EID7_SIZE                                 0x1
13295:         #define _B3EIDL_B3EID7_LENGTH                               0x1
13296:         #define _B3EIDL_B3EID7_MASK                                 0x80
13297:         
13298:         // Register: B3DLC
13299:         extern volatile unsigned char           B3DLC               @ 0xEB5;
13300:         #ifndef _LIB_BUILD
13301:         asm("B3DLC equ 0EB5h");
13302:         #endif
13303:         // bitfield definitions
13304:         typedef union {
13305:             struct {
13306:                 unsigned DLC                    :4;
13307:                 unsigned RB                     :2;
13308:                 unsigned RXRTR_TXRTR            :1;
13309:             };
13310:             struct {
13311:                 unsigned DLC0                   :1;
13312:                 unsigned DLC1                   :1;
13313:                 unsigned DLC2                   :1;
13314:                 unsigned DLC3                   :1;
13315:                 unsigned RB0                    :1;
13316:                 unsigned RB1                    :1;
13317:                 unsigned RXRTR                  :1;
13318:             };
13319:             struct {
13320:                 unsigned                        :6;
13321:                 unsigned TXRTR                  :1;
13322:             };
13323:             struct {
13324:                 unsigned B3DLC0                 :1;
13325:             };
13326:             struct {
13327:                 unsigned                        :1;
13328:                 unsigned B3DLC1                 :1;
13329:             };
13330:             struct {
13331:                 unsigned                        :2;
13332:                 unsigned B3DLC2                 :1;
13333:             };
13334:             struct {
13335:                 unsigned                        :3;
13336:                 unsigned B3DLC3                 :1;
13337:             };
13338:             struct {
13339:                 unsigned                        :4;
13340:                 unsigned B3RB0                  :1;
13341:             };
13342:             struct {
13343:                 unsigned                        :5;
13344:                 unsigned B3RB1                  :1;
13345:             };
13346:             struct {
13347:                 unsigned                        :6;
13348:                 unsigned B3RXRTR                :1;
13349:             };
13350:         } B3DLCbits_t;
13351:         extern volatile B3DLCbits_t B3DLCbits @ 0xEB5;
13352:         // bitfield macros
13353:         #define _B3DLC_DLC_POSN                                     0x0
13354:         #define _B3DLC_DLC_POSITION                                 0x0
13355:         #define _B3DLC_DLC_SIZE                                     0x4
13356:         #define _B3DLC_DLC_LENGTH                                   0x4
13357:         #define _B3DLC_DLC_MASK                                     0xF
13358:         #define _B3DLC_RB_POSN                                      0x4
13359:         #define _B3DLC_RB_POSITION                                  0x4
13360:         #define _B3DLC_RB_SIZE                                      0x2
13361:         #define _B3DLC_RB_LENGTH                                    0x2
13362:         #define _B3DLC_RB_MASK                                      0x30
13363:         #define _B3DLC_RXRTR_TXRTR_POSN                             0x6
13364:         #define _B3DLC_RXRTR_TXRTR_POSITION                         0x6
13365:         #define _B3DLC_RXRTR_TXRTR_SIZE                             0x1
13366:         #define _B3DLC_RXRTR_TXRTR_LENGTH                           0x1
13367:         #define _B3DLC_RXRTR_TXRTR_MASK                             0x40
13368:         #define _B3DLC_DLC0_POSN                                    0x0
13369:         #define _B3DLC_DLC0_POSITION                                0x0
13370:         #define _B3DLC_DLC0_SIZE                                    0x1
13371:         #define _B3DLC_DLC0_LENGTH                                  0x1
13372:         #define _B3DLC_DLC0_MASK                                    0x1
13373:         #define _B3DLC_DLC1_POSN                                    0x1
13374:         #define _B3DLC_DLC1_POSITION                                0x1
13375:         #define _B3DLC_DLC1_SIZE                                    0x1
13376:         #define _B3DLC_DLC1_LENGTH                                  0x1
13377:         #define _B3DLC_DLC1_MASK                                    0x2
13378:         #define _B3DLC_DLC2_POSN                                    0x2
13379:         #define _B3DLC_DLC2_POSITION                                0x2
13380:         #define _B3DLC_DLC2_SIZE                                    0x1
13381:         #define _B3DLC_DLC2_LENGTH                                  0x1
13382:         #define _B3DLC_DLC2_MASK                                    0x4
13383:         #define _B3DLC_DLC3_POSN                                    0x3
13384:         #define _B3DLC_DLC3_POSITION                                0x3
13385:         #define _B3DLC_DLC3_SIZE                                    0x1
13386:         #define _B3DLC_DLC3_LENGTH                                  0x1
13387:         #define _B3DLC_DLC3_MASK                                    0x8
13388:         #define _B3DLC_RB0_POSN                                     0x4
13389:         #define _B3DLC_RB0_POSITION                                 0x4
13390:         #define _B3DLC_RB0_SIZE                                     0x1
13391:         #define _B3DLC_RB0_LENGTH                                   0x1
13392:         #define _B3DLC_RB0_MASK                                     0x10
13393:         #define _B3DLC_RB1_POSN                                     0x5
13394:         #define _B3DLC_RB1_POSITION                                 0x5
13395:         #define _B3DLC_RB1_SIZE                                     0x1
13396:         #define _B3DLC_RB1_LENGTH                                   0x1
13397:         #define _B3DLC_RB1_MASK                                     0x20
13398:         #define _B3DLC_RXRTR_POSN                                   0x6
13399:         #define _B3DLC_RXRTR_POSITION                               0x6
13400:         #define _B3DLC_RXRTR_SIZE                                   0x1
13401:         #define _B3DLC_RXRTR_LENGTH                                 0x1
13402:         #define _B3DLC_RXRTR_MASK                                   0x40
13403:         #define _B3DLC_TXRTR_POSN                                   0x6
13404:         #define _B3DLC_TXRTR_POSITION                               0x6
13405:         #define _B3DLC_TXRTR_SIZE                                   0x1
13406:         #define _B3DLC_TXRTR_LENGTH                                 0x1
13407:         #define _B3DLC_TXRTR_MASK                                   0x40
13408:         #define _B3DLC_B3DLC0_POSN                                  0x0
13409:         #define _B3DLC_B3DLC0_POSITION                              0x0
13410:         #define _B3DLC_B3DLC0_SIZE                                  0x1
13411:         #define _B3DLC_B3DLC0_LENGTH                                0x1
13412:         #define _B3DLC_B3DLC0_MASK                                  0x1
13413:         #define _B3DLC_B3DLC1_POSN                                  0x1
13414:         #define _B3DLC_B3DLC1_POSITION                              0x1
13415:         #define _B3DLC_B3DLC1_SIZE                                  0x1
13416:         #define _B3DLC_B3DLC1_LENGTH                                0x1
13417:         #define _B3DLC_B3DLC1_MASK                                  0x2
13418:         #define _B3DLC_B3DLC2_POSN                                  0x2
13419:         #define _B3DLC_B3DLC2_POSITION                              0x2
13420:         #define _B3DLC_B3DLC2_SIZE                                  0x1
13421:         #define _B3DLC_B3DLC2_LENGTH                                0x1
13422:         #define _B3DLC_B3DLC2_MASK                                  0x4
13423:         #define _B3DLC_B3DLC3_POSN                                  0x3
13424:         #define _B3DLC_B3DLC3_POSITION                              0x3
13425:         #define _B3DLC_B3DLC3_SIZE                                  0x1
13426:         #define _B3DLC_B3DLC3_LENGTH                                0x1
13427:         #define _B3DLC_B3DLC3_MASK                                  0x8
13428:         #define _B3DLC_B3RB0_POSN                                   0x4
13429:         #define _B3DLC_B3RB0_POSITION                               0x4
13430:         #define _B3DLC_B3RB0_SIZE                                   0x1
13431:         #define _B3DLC_B3RB0_LENGTH                                 0x1
13432:         #define _B3DLC_B3RB0_MASK                                   0x10
13433:         #define _B3DLC_B3RB1_POSN                                   0x5
13434:         #define _B3DLC_B3RB1_POSITION                               0x5
13435:         #define _B3DLC_B3RB1_SIZE                                   0x1
13436:         #define _B3DLC_B3RB1_LENGTH                                 0x1
13437:         #define _B3DLC_B3RB1_MASK                                   0x20
13438:         #define _B3DLC_B3RXRTR_POSN                                 0x6
13439:         #define _B3DLC_B3RXRTR_POSITION                             0x6
13440:         #define _B3DLC_B3RXRTR_SIZE                                 0x1
13441:         #define _B3DLC_B3RXRTR_LENGTH                               0x1
13442:         #define _B3DLC_B3RXRTR_MASK                                 0x40
13443:         
13444:         // Register: B3D0
13445:         extern volatile unsigned char           B3D0                @ 0xEB6;
13446:         #ifndef _LIB_BUILD
13447:         asm("B3D0 equ 0EB6h");
13448:         #endif
13449:         // bitfield definitions
13450:         typedef union {
13451:             struct {
13452:                 unsigned B3D0                   :8;
13453:             };
13454:             struct {
13455:                 unsigned B3D00                  :1;
13456:                 unsigned B3D01                  :1;
13457:                 unsigned B3D02                  :1;
13458:                 unsigned B3D03                  :1;
13459:                 unsigned B3D04                  :1;
13460:                 unsigned B3D05                  :1;
13461:                 unsigned B3D06                  :1;
13462:                 unsigned B3D07                  :1;
13463:             };
13464:         } B3D0bits_t;
13465:         extern volatile B3D0bits_t B3D0bits @ 0xEB6;
13466:         // bitfield macros
13467:         #define _B3D0_B3D0_POSN                                     0x0
13468:         #define _B3D0_B3D0_POSITION                                 0x0
13469:         #define _B3D0_B3D0_SIZE                                     0x8
13470:         #define _B3D0_B3D0_LENGTH                                   0x8
13471:         #define _B3D0_B3D0_MASK                                     0xFF
13472:         #define _B3D0_B3D00_POSN                                    0x0
13473:         #define _B3D0_B3D00_POSITION                                0x0
13474:         #define _B3D0_B3D00_SIZE                                    0x1
13475:         #define _B3D0_B3D00_LENGTH                                  0x1
13476:         #define _B3D0_B3D00_MASK                                    0x1
13477:         #define _B3D0_B3D01_POSN                                    0x1
13478:         #define _B3D0_B3D01_POSITION                                0x1
13479:         #define _B3D0_B3D01_SIZE                                    0x1
13480:         #define _B3D0_B3D01_LENGTH                                  0x1
13481:         #define _B3D0_B3D01_MASK                                    0x2
13482:         #define _B3D0_B3D02_POSN                                    0x2
13483:         #define _B3D0_B3D02_POSITION                                0x2
13484:         #define _B3D0_B3D02_SIZE                                    0x1
13485:         #define _B3D0_B3D02_LENGTH                                  0x1
13486:         #define _B3D0_B3D02_MASK                                    0x4
13487:         #define _B3D0_B3D03_POSN                                    0x3
13488:         #define _B3D0_B3D03_POSITION                                0x3
13489:         #define _B3D0_B3D03_SIZE                                    0x1
13490:         #define _B3D0_B3D03_LENGTH                                  0x1
13491:         #define _B3D0_B3D03_MASK                                    0x8
13492:         #define _B3D0_B3D04_POSN                                    0x4
13493:         #define _B3D0_B3D04_POSITION                                0x4
13494:         #define _B3D0_B3D04_SIZE                                    0x1
13495:         #define _B3D0_B3D04_LENGTH                                  0x1
13496:         #define _B3D0_B3D04_MASK                                    0x10
13497:         #define _B3D0_B3D05_POSN                                    0x5
13498:         #define _B3D0_B3D05_POSITION                                0x5
13499:         #define _B3D0_B3D05_SIZE                                    0x1
13500:         #define _B3D0_B3D05_LENGTH                                  0x1
13501:         #define _B3D0_B3D05_MASK                                    0x20
13502:         #define _B3D0_B3D06_POSN                                    0x6
13503:         #define _B3D0_B3D06_POSITION                                0x6
13504:         #define _B3D0_B3D06_SIZE                                    0x1
13505:         #define _B3D0_B3D06_LENGTH                                  0x1
13506:         #define _B3D0_B3D06_MASK                                    0x40
13507:         #define _B3D0_B3D07_POSN                                    0x7
13508:         #define _B3D0_B3D07_POSITION                                0x7
13509:         #define _B3D0_B3D07_SIZE                                    0x1
13510:         #define _B3D0_B3D07_LENGTH                                  0x1
13511:         #define _B3D0_B3D07_MASK                                    0x80
13512:         
13513:         // Register: B3D1
13514:         extern volatile unsigned char           B3D1                @ 0xEB7;
13515:         #ifndef _LIB_BUILD
13516:         asm("B3D1 equ 0EB7h");
13517:         #endif
13518:         // bitfield definitions
13519:         typedef union {
13520:             struct {
13521:                 unsigned B3D1                   :8;
13522:             };
13523:             struct {
13524:                 unsigned B3D10                  :1;
13525:                 unsigned B3D11                  :1;
13526:                 unsigned B3D12                  :1;
13527:                 unsigned B3D13                  :1;
13528:                 unsigned B3D14                  :1;
13529:                 unsigned B3D15                  :1;
13530:                 unsigned B3D16                  :1;
13531:                 unsigned B3D17                  :1;
13532:             };
13533:         } B3D1bits_t;
13534:         extern volatile B3D1bits_t B3D1bits @ 0xEB7;
13535:         // bitfield macros
13536:         #define _B3D1_B3D1_POSN                                     0x0
13537:         #define _B3D1_B3D1_POSITION                                 0x0
13538:         #define _B3D1_B3D1_SIZE                                     0x8
13539:         #define _B3D1_B3D1_LENGTH                                   0x8
13540:         #define _B3D1_B3D1_MASK                                     0xFF
13541:         #define _B3D1_B3D10_POSN                                    0x0
13542:         #define _B3D1_B3D10_POSITION                                0x0
13543:         #define _B3D1_B3D10_SIZE                                    0x1
13544:         #define _B3D1_B3D10_LENGTH                                  0x1
13545:         #define _B3D1_B3D10_MASK                                    0x1
13546:         #define _B3D1_B3D11_POSN                                    0x1
13547:         #define _B3D1_B3D11_POSITION                                0x1
13548:         #define _B3D1_B3D11_SIZE                                    0x1
13549:         #define _B3D1_B3D11_LENGTH                                  0x1
13550:         #define _B3D1_B3D11_MASK                                    0x2
13551:         #define _B3D1_B3D12_POSN                                    0x2
13552:         #define _B3D1_B3D12_POSITION                                0x2
13553:         #define _B3D1_B3D12_SIZE                                    0x1
13554:         #define _B3D1_B3D12_LENGTH                                  0x1
13555:         #define _B3D1_B3D12_MASK                                    0x4
13556:         #define _B3D1_B3D13_POSN                                    0x3
13557:         #define _B3D1_B3D13_POSITION                                0x3
13558:         #define _B3D1_B3D13_SIZE                                    0x1
13559:         #define _B3D1_B3D13_LENGTH                                  0x1
13560:         #define _B3D1_B3D13_MASK                                    0x8
13561:         #define _B3D1_B3D14_POSN                                    0x4
13562:         #define _B3D1_B3D14_POSITION                                0x4
13563:         #define _B3D1_B3D14_SIZE                                    0x1
13564:         #define _B3D1_B3D14_LENGTH                                  0x1
13565:         #define _B3D1_B3D14_MASK                                    0x10
13566:         #define _B3D1_B3D15_POSN                                    0x5
13567:         #define _B3D1_B3D15_POSITION                                0x5
13568:         #define _B3D1_B3D15_SIZE                                    0x1
13569:         #define _B3D1_B3D15_LENGTH                                  0x1
13570:         #define _B3D1_B3D15_MASK                                    0x20
13571:         #define _B3D1_B3D16_POSN                                    0x6
13572:         #define _B3D1_B3D16_POSITION                                0x6
13573:         #define _B3D1_B3D16_SIZE                                    0x1
13574:         #define _B3D1_B3D16_LENGTH                                  0x1
13575:         #define _B3D1_B3D16_MASK                                    0x40
13576:         #define _B3D1_B3D17_POSN                                    0x7
13577:         #define _B3D1_B3D17_POSITION                                0x7
13578:         #define _B3D1_B3D17_SIZE                                    0x1
13579:         #define _B3D1_B3D17_LENGTH                                  0x1
13580:         #define _B3D1_B3D17_MASK                                    0x80
13581:         
13582:         // Register: B3D2
13583:         extern volatile unsigned char           B3D2                @ 0xEB8;
13584:         #ifndef _LIB_BUILD
13585:         asm("B3D2 equ 0EB8h");
13586:         #endif
13587:         // bitfield definitions
13588:         typedef union {
13589:             struct {
13590:                 unsigned B3D2                   :8;
13591:             };
13592:             struct {
13593:                 unsigned B3D20                  :1;
13594:                 unsigned B3D21                  :1;
13595:                 unsigned B3D22                  :1;
13596:                 unsigned B3D23                  :1;
13597:                 unsigned B3D24                  :1;
13598:                 unsigned B3D25                  :1;
13599:                 unsigned B3D26                  :1;
13600:                 unsigned B3D27                  :1;
13601:             };
13602:         } B3D2bits_t;
13603:         extern volatile B3D2bits_t B3D2bits @ 0xEB8;
13604:         // bitfield macros
13605:         #define _B3D2_B3D2_POSN                                     0x0
13606:         #define _B3D2_B3D2_POSITION                                 0x0
13607:         #define _B3D2_B3D2_SIZE                                     0x8
13608:         #define _B3D2_B3D2_LENGTH                                   0x8
13609:         #define _B3D2_B3D2_MASK                                     0xFF
13610:         #define _B3D2_B3D20_POSN                                    0x0
13611:         #define _B3D2_B3D20_POSITION                                0x0
13612:         #define _B3D2_B3D20_SIZE                                    0x1
13613:         #define _B3D2_B3D20_LENGTH                                  0x1
13614:         #define _B3D2_B3D20_MASK                                    0x1
13615:         #define _B3D2_B3D21_POSN                                    0x1
13616:         #define _B3D2_B3D21_POSITION                                0x1
13617:         #define _B3D2_B3D21_SIZE                                    0x1
13618:         #define _B3D2_B3D21_LENGTH                                  0x1
13619:         #define _B3D2_B3D21_MASK                                    0x2
13620:         #define _B3D2_B3D22_POSN                                    0x2
13621:         #define _B3D2_B3D22_POSITION                                0x2
13622:         #define _B3D2_B3D22_SIZE                                    0x1
13623:         #define _B3D2_B3D22_LENGTH                                  0x1
13624:         #define _B3D2_B3D22_MASK                                    0x4
13625:         #define _B3D2_B3D23_POSN                                    0x3
13626:         #define _B3D2_B3D23_POSITION                                0x3
13627:         #define _B3D2_B3D23_SIZE                                    0x1
13628:         #define _B3D2_B3D23_LENGTH                                  0x1
13629:         #define _B3D2_B3D23_MASK                                    0x8
13630:         #define _B3D2_B3D24_POSN                                    0x4
13631:         #define _B3D2_B3D24_POSITION                                0x4
13632:         #define _B3D2_B3D24_SIZE                                    0x1
13633:         #define _B3D2_B3D24_LENGTH                                  0x1
13634:         #define _B3D2_B3D24_MASK                                    0x10
13635:         #define _B3D2_B3D25_POSN                                    0x5
13636:         #define _B3D2_B3D25_POSITION                                0x5
13637:         #define _B3D2_B3D25_SIZE                                    0x1
13638:         #define _B3D2_B3D25_LENGTH                                  0x1
13639:         #define _B3D2_B3D25_MASK                                    0x20
13640:         #define _B3D2_B3D26_POSN                                    0x6
13641:         #define _B3D2_B3D26_POSITION                                0x6
13642:         #define _B3D2_B3D26_SIZE                                    0x1
13643:         #define _B3D2_B3D26_LENGTH                                  0x1
13644:         #define _B3D2_B3D26_MASK                                    0x40
13645:         #define _B3D2_B3D27_POSN                                    0x7
13646:         #define _B3D2_B3D27_POSITION                                0x7
13647:         #define _B3D2_B3D27_SIZE                                    0x1
13648:         #define _B3D2_B3D27_LENGTH                                  0x1
13649:         #define _B3D2_B3D27_MASK                                    0x80
13650:         
13651:         // Register: B3D3
13652:         extern volatile unsigned char           B3D3                @ 0xEB9;
13653:         #ifndef _LIB_BUILD
13654:         asm("B3D3 equ 0EB9h");
13655:         #endif
13656:         // bitfield definitions
13657:         typedef union {
13658:             struct {
13659:                 unsigned B3D3                   :8;
13660:             };
13661:             struct {
13662:                 unsigned B3D30                  :1;
13663:                 unsigned B3D31                  :1;
13664:                 unsigned B3D32                  :1;
13665:                 unsigned B3D33                  :1;
13666:                 unsigned B3D34                  :1;
13667:                 unsigned B3D35                  :1;
13668:                 unsigned B3D36                  :1;
13669:                 unsigned B3D37                  :1;
13670:             };
13671:         } B3D3bits_t;
13672:         extern volatile B3D3bits_t B3D3bits @ 0xEB9;
13673:         // bitfield macros
13674:         #define _B3D3_B3D3_POSN                                     0x0
13675:         #define _B3D3_B3D3_POSITION                                 0x0
13676:         #define _B3D3_B3D3_SIZE                                     0x8
13677:         #define _B3D3_B3D3_LENGTH                                   0x8
13678:         #define _B3D3_B3D3_MASK                                     0xFF
13679:         #define _B3D3_B3D30_POSN                                    0x0
13680:         #define _B3D3_B3D30_POSITION                                0x0
13681:         #define _B3D3_B3D30_SIZE                                    0x1
13682:         #define _B3D3_B3D30_LENGTH                                  0x1
13683:         #define _B3D3_B3D30_MASK                                    0x1
13684:         #define _B3D3_B3D31_POSN                                    0x1
13685:         #define _B3D3_B3D31_POSITION                                0x1
13686:         #define _B3D3_B3D31_SIZE                                    0x1
13687:         #define _B3D3_B3D31_LENGTH                                  0x1
13688:         #define _B3D3_B3D31_MASK                                    0x2
13689:         #define _B3D3_B3D32_POSN                                    0x2
13690:         #define _B3D3_B3D32_POSITION                                0x2
13691:         #define _B3D3_B3D32_SIZE                                    0x1
13692:         #define _B3D3_B3D32_LENGTH                                  0x1
13693:         #define _B3D3_B3D32_MASK                                    0x4
13694:         #define _B3D3_B3D33_POSN                                    0x3
13695:         #define _B3D3_B3D33_POSITION                                0x3
13696:         #define _B3D3_B3D33_SIZE                                    0x1
13697:         #define _B3D3_B3D33_LENGTH                                  0x1
13698:         #define _B3D3_B3D33_MASK                                    0x8
13699:         #define _B3D3_B3D34_POSN                                    0x4
13700:         #define _B3D3_B3D34_POSITION                                0x4
13701:         #define _B3D3_B3D34_SIZE                                    0x1
13702:         #define _B3D3_B3D34_LENGTH                                  0x1
13703:         #define _B3D3_B3D34_MASK                                    0x10
13704:         #define _B3D3_B3D35_POSN                                    0x5
13705:         #define _B3D3_B3D35_POSITION                                0x5
13706:         #define _B3D3_B3D35_SIZE                                    0x1
13707:         #define _B3D3_B3D35_LENGTH                                  0x1
13708:         #define _B3D3_B3D35_MASK                                    0x20
13709:         #define _B3D3_B3D36_POSN                                    0x6
13710:         #define _B3D3_B3D36_POSITION                                0x6
13711:         #define _B3D3_B3D36_SIZE                                    0x1
13712:         #define _B3D3_B3D36_LENGTH                                  0x1
13713:         #define _B3D3_B3D36_MASK                                    0x40
13714:         #define _B3D3_B3D37_POSN                                    0x7
13715:         #define _B3D3_B3D37_POSITION                                0x7
13716:         #define _B3D3_B3D37_SIZE                                    0x1
13717:         #define _B3D3_B3D37_LENGTH                                  0x1
13718:         #define _B3D3_B3D37_MASK                                    0x80
13719:         
13720:         // Register: B3D4
13721:         extern volatile unsigned char           B3D4                @ 0xEBA;
13722:         #ifndef _LIB_BUILD
13723:         asm("B3D4 equ 0EBAh");
13724:         #endif
13725:         // bitfield definitions
13726:         typedef union {
13727:             struct {
13728:                 unsigned B3D4                   :8;
13729:             };
13730:             struct {
13731:                 unsigned B3D40                  :1;
13732:                 unsigned B3D41                  :1;
13733:                 unsigned B3D42                  :1;
13734:                 unsigned B3D43                  :1;
13735:                 unsigned B3D44                  :1;
13736:                 unsigned B3D45                  :1;
13737:                 unsigned B3D46                  :1;
13738:                 unsigned B3D47                  :1;
13739:             };
13740:         } B3D4bits_t;
13741:         extern volatile B3D4bits_t B3D4bits @ 0xEBA;
13742:         // bitfield macros
13743:         #define _B3D4_B3D4_POSN                                     0x0
13744:         #define _B3D4_B3D4_POSITION                                 0x0
13745:         #define _B3D4_B3D4_SIZE                                     0x8
13746:         #define _B3D4_B3D4_LENGTH                                   0x8
13747:         #define _B3D4_B3D4_MASK                                     0xFF
13748:         #define _B3D4_B3D40_POSN                                    0x0
13749:         #define _B3D4_B3D40_POSITION                                0x0
13750:         #define _B3D4_B3D40_SIZE                                    0x1
13751:         #define _B3D4_B3D40_LENGTH                                  0x1
13752:         #define _B3D4_B3D40_MASK                                    0x1
13753:         #define _B3D4_B3D41_POSN                                    0x1
13754:         #define _B3D4_B3D41_POSITION                                0x1
13755:         #define _B3D4_B3D41_SIZE                                    0x1
13756:         #define _B3D4_B3D41_LENGTH                                  0x1
13757:         #define _B3D4_B3D41_MASK                                    0x2
13758:         #define _B3D4_B3D42_POSN                                    0x2
13759:         #define _B3D4_B3D42_POSITION                                0x2
13760:         #define _B3D4_B3D42_SIZE                                    0x1
13761:         #define _B3D4_B3D42_LENGTH                                  0x1
13762:         #define _B3D4_B3D42_MASK                                    0x4
13763:         #define _B3D4_B3D43_POSN                                    0x3
13764:         #define _B3D4_B3D43_POSITION                                0x3
13765:         #define _B3D4_B3D43_SIZE                                    0x1
13766:         #define _B3D4_B3D43_LENGTH                                  0x1
13767:         #define _B3D4_B3D43_MASK                                    0x8
13768:         #define _B3D4_B3D44_POSN                                    0x4
13769:         #define _B3D4_B3D44_POSITION                                0x4
13770:         #define _B3D4_B3D44_SIZE                                    0x1
13771:         #define _B3D4_B3D44_LENGTH                                  0x1
13772:         #define _B3D4_B3D44_MASK                                    0x10
13773:         #define _B3D4_B3D45_POSN                                    0x5
13774:         #define _B3D4_B3D45_POSITION                                0x5
13775:         #define _B3D4_B3D45_SIZE                                    0x1
13776:         #define _B3D4_B3D45_LENGTH                                  0x1
13777:         #define _B3D4_B3D45_MASK                                    0x20
13778:         #define _B3D4_B3D46_POSN                                    0x6
13779:         #define _B3D4_B3D46_POSITION                                0x6
13780:         #define _B3D4_B3D46_SIZE                                    0x1
13781:         #define _B3D4_B3D46_LENGTH                                  0x1
13782:         #define _B3D4_B3D46_MASK                                    0x40
13783:         #define _B3D4_B3D47_POSN                                    0x7
13784:         #define _B3D4_B3D47_POSITION                                0x7
13785:         #define _B3D4_B3D47_SIZE                                    0x1
13786:         #define _B3D4_B3D47_LENGTH                                  0x1
13787:         #define _B3D4_B3D47_MASK                                    0x80
13788:         
13789:         // Register: B3D5
13790:         extern volatile unsigned char           B3D5                @ 0xEBB;
13791:         #ifndef _LIB_BUILD
13792:         asm("B3D5 equ 0EBBh");
13793:         #endif
13794:         // bitfield definitions
13795:         typedef union {
13796:             struct {
13797:                 unsigned B3D5                   :8;
13798:             };
13799:             struct {
13800:                 unsigned B3D50                  :1;
13801:                 unsigned B3D51                  :1;
13802:                 unsigned B3D52                  :1;
13803:                 unsigned B3D53                  :1;
13804:                 unsigned B3D54                  :1;
13805:                 unsigned B3D55                  :1;
13806:                 unsigned B3D56                  :1;
13807:                 unsigned B3D57                  :1;
13808:             };
13809:         } B3D5bits_t;
13810:         extern volatile B3D5bits_t B3D5bits @ 0xEBB;
13811:         // bitfield macros
13812:         #define _B3D5_B3D5_POSN                                     0x0
13813:         #define _B3D5_B3D5_POSITION                                 0x0
13814:         #define _B3D5_B3D5_SIZE                                     0x8
13815:         #define _B3D5_B3D5_LENGTH                                   0x8
13816:         #define _B3D5_B3D5_MASK                                     0xFF
13817:         #define _B3D5_B3D50_POSN                                    0x0
13818:         #define _B3D5_B3D50_POSITION                                0x0
13819:         #define _B3D5_B3D50_SIZE                                    0x1
13820:         #define _B3D5_B3D50_LENGTH                                  0x1
13821:         #define _B3D5_B3D50_MASK                                    0x1
13822:         #define _B3D5_B3D51_POSN                                    0x1
13823:         #define _B3D5_B3D51_POSITION                                0x1
13824:         #define _B3D5_B3D51_SIZE                                    0x1
13825:         #define _B3D5_B3D51_LENGTH                                  0x1
13826:         #define _B3D5_B3D51_MASK                                    0x2
13827:         #define _B3D5_B3D52_POSN                                    0x2
13828:         #define _B3D5_B3D52_POSITION                                0x2
13829:         #define _B3D5_B3D52_SIZE                                    0x1
13830:         #define _B3D5_B3D52_LENGTH                                  0x1
13831:         #define _B3D5_B3D52_MASK                                    0x4
13832:         #define _B3D5_B3D53_POSN                                    0x3
13833:         #define _B3D5_B3D53_POSITION                                0x3
13834:         #define _B3D5_B3D53_SIZE                                    0x1
13835:         #define _B3D5_B3D53_LENGTH                                  0x1
13836:         #define _B3D5_B3D53_MASK                                    0x8
13837:         #define _B3D5_B3D54_POSN                                    0x4
13838:         #define _B3D5_B3D54_POSITION                                0x4
13839:         #define _B3D5_B3D54_SIZE                                    0x1
13840:         #define _B3D5_B3D54_LENGTH                                  0x1
13841:         #define _B3D5_B3D54_MASK                                    0x10
13842:         #define _B3D5_B3D55_POSN                                    0x5
13843:         #define _B3D5_B3D55_POSITION                                0x5
13844:         #define _B3D5_B3D55_SIZE                                    0x1
13845:         #define _B3D5_B3D55_LENGTH                                  0x1
13846:         #define _B3D5_B3D55_MASK                                    0x20
13847:         #define _B3D5_B3D56_POSN                                    0x6
13848:         #define _B3D5_B3D56_POSITION                                0x6
13849:         #define _B3D5_B3D56_SIZE                                    0x1
13850:         #define _B3D5_B3D56_LENGTH                                  0x1
13851:         #define _B3D5_B3D56_MASK                                    0x40
13852:         #define _B3D5_B3D57_POSN                                    0x7
13853:         #define _B3D5_B3D57_POSITION                                0x7
13854:         #define _B3D5_B3D57_SIZE                                    0x1
13855:         #define _B3D5_B3D57_LENGTH                                  0x1
13856:         #define _B3D5_B3D57_MASK                                    0x80
13857:         
13858:         // Register: B3D6
13859:         extern volatile unsigned char           B3D6                @ 0xEBC;
13860:         #ifndef _LIB_BUILD
13861:         asm("B3D6 equ 0EBCh");
13862:         #endif
13863:         // bitfield definitions
13864:         typedef union {
13865:             struct {
13866:                 unsigned B3D6                   :8;
13867:             };
13868:             struct {
13869:                 unsigned B3D60                  :1;
13870:                 unsigned B3D61                  :1;
13871:                 unsigned B3D62                  :1;
13872:                 unsigned B3D63                  :1;
13873:                 unsigned B3D64                  :1;
13874:                 unsigned B3D65                  :1;
13875:                 unsigned B3D66                  :1;
13876:                 unsigned B3D67                  :1;
13877:             };
13878:         } B3D6bits_t;
13879:         extern volatile B3D6bits_t B3D6bits @ 0xEBC;
13880:         // bitfield macros
13881:         #define _B3D6_B3D6_POSN                                     0x0
13882:         #define _B3D6_B3D6_POSITION                                 0x0
13883:         #define _B3D6_B3D6_SIZE                                     0x8
13884:         #define _B3D6_B3D6_LENGTH                                   0x8
13885:         #define _B3D6_B3D6_MASK                                     0xFF
13886:         #define _B3D6_B3D60_POSN                                    0x0
13887:         #define _B3D6_B3D60_POSITION                                0x0
13888:         #define _B3D6_B3D60_SIZE                                    0x1
13889:         #define _B3D6_B3D60_LENGTH                                  0x1
13890:         #define _B3D6_B3D60_MASK                                    0x1
13891:         #define _B3D6_B3D61_POSN                                    0x1
13892:         #define _B3D6_B3D61_POSITION                                0x1
13893:         #define _B3D6_B3D61_SIZE                                    0x1
13894:         #define _B3D6_B3D61_LENGTH                                  0x1
13895:         #define _B3D6_B3D61_MASK                                    0x2
13896:         #define _B3D6_B3D62_POSN                                    0x2
13897:         #define _B3D6_B3D62_POSITION                                0x2
13898:         #define _B3D6_B3D62_SIZE                                    0x1
13899:         #define _B3D6_B3D62_LENGTH                                  0x1
13900:         #define _B3D6_B3D62_MASK                                    0x4
13901:         #define _B3D6_B3D63_POSN                                    0x3
13902:         #define _B3D6_B3D63_POSITION                                0x3
13903:         #define _B3D6_B3D63_SIZE                                    0x1
13904:         #define _B3D6_B3D63_LENGTH                                  0x1
13905:         #define _B3D6_B3D63_MASK                                    0x8
13906:         #define _B3D6_B3D64_POSN                                    0x4
13907:         #define _B3D6_B3D64_POSITION                                0x4
13908:         #define _B3D6_B3D64_SIZE                                    0x1
13909:         #define _B3D6_B3D64_LENGTH                                  0x1
13910:         #define _B3D6_B3D64_MASK                                    0x10
13911:         #define _B3D6_B3D65_POSN                                    0x5
13912:         #define _B3D6_B3D65_POSITION                                0x5
13913:         #define _B3D6_B3D65_SIZE                                    0x1
13914:         #define _B3D6_B3D65_LENGTH                                  0x1
13915:         #define _B3D6_B3D65_MASK                                    0x20
13916:         #define _B3D6_B3D66_POSN                                    0x6
13917:         #define _B3D6_B3D66_POSITION                                0x6
13918:         #define _B3D6_B3D66_SIZE                                    0x1
13919:         #define _B3D6_B3D66_LENGTH                                  0x1
13920:         #define _B3D6_B3D66_MASK                                    0x40
13921:         #define _B3D6_B3D67_POSN                                    0x7
13922:         #define _B3D6_B3D67_POSITION                                0x7
13923:         #define _B3D6_B3D67_SIZE                                    0x1
13924:         #define _B3D6_B3D67_LENGTH                                  0x1
13925:         #define _B3D6_B3D67_MASK                                    0x80
13926:         
13927:         // Register: B3D7
13928:         extern volatile unsigned char           B3D7                @ 0xEBD;
13929:         #ifndef _LIB_BUILD
13930:         asm("B3D7 equ 0EBDh");
13931:         #endif
13932:         // bitfield definitions
13933:         typedef union {
13934:             struct {
13935:                 unsigned B3D7                   :8;
13936:             };
13937:             struct {
13938:                 unsigned B3D70                  :1;
13939:                 unsigned B3D71                  :1;
13940:                 unsigned B3D72                  :1;
13941:                 unsigned B3D73                  :1;
13942:                 unsigned B3D74                  :1;
13943:                 unsigned B3D75                  :1;
13944:                 unsigned B3D76                  :1;
13945:                 unsigned B3D77                  :1;
13946:             };
13947:         } B3D7bits_t;
13948:         extern volatile B3D7bits_t B3D7bits @ 0xEBD;
13949:         // bitfield macros
13950:         #define _B3D7_B3D7_POSN                                     0x0
13951:         #define _B3D7_B3D7_POSITION                                 0x0
13952:         #define _B3D7_B3D7_SIZE                                     0x8
13953:         #define _B3D7_B3D7_LENGTH                                   0x8
13954:         #define _B3D7_B3D7_MASK                                     0xFF
13955:         #define _B3D7_B3D70_POSN                                    0x0
13956:         #define _B3D7_B3D70_POSITION                                0x0
13957:         #define _B3D7_B3D70_SIZE                                    0x1
13958:         #define _B3D7_B3D70_LENGTH                                  0x1
13959:         #define _B3D7_B3D70_MASK                                    0x1
13960:         #define _B3D7_B3D71_POSN                                    0x1
13961:         #define _B3D7_B3D71_POSITION                                0x1
13962:         #define _B3D7_B3D71_SIZE                                    0x1
13963:         #define _B3D7_B3D71_LENGTH                                  0x1
13964:         #define _B3D7_B3D71_MASK                                    0x2
13965:         #define _B3D7_B3D72_POSN                                    0x2
13966:         #define _B3D7_B3D72_POSITION                                0x2
13967:         #define _B3D7_B3D72_SIZE                                    0x1
13968:         #define _B3D7_B3D72_LENGTH                                  0x1
13969:         #define _B3D7_B3D72_MASK                                    0x4
13970:         #define _B3D7_B3D73_POSN                                    0x3
13971:         #define _B3D7_B3D73_POSITION                                0x3
13972:         #define _B3D7_B3D73_SIZE                                    0x1
13973:         #define _B3D7_B3D73_LENGTH                                  0x1
13974:         #define _B3D7_B3D73_MASK                                    0x8
13975:         #define _B3D7_B3D74_POSN                                    0x4
13976:         #define _B3D7_B3D74_POSITION                                0x4
13977:         #define _B3D7_B3D74_SIZE                                    0x1
13978:         #define _B3D7_B3D74_LENGTH                                  0x1
13979:         #define _B3D7_B3D74_MASK                                    0x10
13980:         #define _B3D7_B3D75_POSN                                    0x5
13981:         #define _B3D7_B3D75_POSITION                                0x5
13982:         #define _B3D7_B3D75_SIZE                                    0x1
13983:         #define _B3D7_B3D75_LENGTH                                  0x1
13984:         #define _B3D7_B3D75_MASK                                    0x20
13985:         #define _B3D7_B3D76_POSN                                    0x6
13986:         #define _B3D7_B3D76_POSITION                                0x6
13987:         #define _B3D7_B3D76_SIZE                                    0x1
13988:         #define _B3D7_B3D76_LENGTH                                  0x1
13989:         #define _B3D7_B3D76_MASK                                    0x40
13990:         #define _B3D7_B3D77_POSN                                    0x7
13991:         #define _B3D7_B3D77_POSITION                                0x7
13992:         #define _B3D7_B3D77_SIZE                                    0x1
13993:         #define _B3D7_B3D77_LENGTH                                  0x1
13994:         #define _B3D7_B3D77_MASK                                    0x80
13995:         
13996:         // Register: CANSTAT_RO6
13997:         extern volatile unsigned char           CANSTAT_RO6         @ 0xEBE;
13998:         #ifndef _LIB_BUILD
13999:         asm("CANSTAT_RO6 equ 0EBEh");
14000:         #endif
14001:         // bitfield definitions
14002:         typedef union {
14003:             struct {
14004:                 unsigned EICODE0                :1;
14005:                 unsigned EICODE1_ICODE0         :1;
14006:                 unsigned EICODE2_ICODE1         :1;
14007:                 unsigned EICODE3_ICODE2         :1;
14008:                 unsigned EICODE4                :1;
14009:                 unsigned OPMODE                 :3;
14010:             };
14011:             struct {
14012:                 unsigned                        :1;
14013:                 unsigned EICODE1                :1;
14014:                 unsigned EICODE2                :1;
14015:                 unsigned EICODE3                :1;
14016:                 unsigned                        :1;
14017:                 unsigned OPMODE0                :1;
14018:                 unsigned OPMODE1                :1;
14019:                 unsigned OPMODE2                :1;
14020:             };
14021:             struct {
14022:                 unsigned                        :1;
14023:                 unsigned ICODE0                 :1;
14024:                 unsigned ICODE1                 :1;
14025:                 unsigned ICODE2                 :1;
14026:             };
14027:         } CANSTAT_RO6bits_t;
14028:         extern volatile CANSTAT_RO6bits_t CANSTAT_RO6bits @ 0xEBE;
14029:         // bitfield macros
14030:         #define _CANSTAT_RO6_EICODE0_POSN                           0x0
14031:         #define _CANSTAT_RO6_EICODE0_POSITION                       0x0
14032:         #define _CANSTAT_RO6_EICODE0_SIZE                           0x1
14033:         #define _CANSTAT_RO6_EICODE0_LENGTH                         0x1
14034:         #define _CANSTAT_RO6_EICODE0_MASK                           0x1
14035:         #define _CANSTAT_RO6_EICODE1_ICODE0_POSN                    0x1
14036:         #define _CANSTAT_RO6_EICODE1_ICODE0_POSITION                0x1
14037:         #define _CANSTAT_RO6_EICODE1_ICODE0_SIZE                    0x1
14038:         #define _CANSTAT_RO6_EICODE1_ICODE0_LENGTH                  0x1
14039:         #define _CANSTAT_RO6_EICODE1_ICODE0_MASK                    0x2
14040:         #define _CANSTAT_RO6_EICODE2_ICODE1_POSN                    0x2
14041:         #define _CANSTAT_RO6_EICODE2_ICODE1_POSITION                0x2
14042:         #define _CANSTAT_RO6_EICODE2_ICODE1_SIZE                    0x1
14043:         #define _CANSTAT_RO6_EICODE2_ICODE1_LENGTH                  0x1
14044:         #define _CANSTAT_RO6_EICODE2_ICODE1_MASK                    0x4
14045:         #define _CANSTAT_RO6_EICODE3_ICODE2_POSN                    0x3
14046:         #define _CANSTAT_RO6_EICODE3_ICODE2_POSITION                0x3
14047:         #define _CANSTAT_RO6_EICODE3_ICODE2_SIZE                    0x1
14048:         #define _CANSTAT_RO6_EICODE3_ICODE2_LENGTH                  0x1
14049:         #define _CANSTAT_RO6_EICODE3_ICODE2_MASK                    0x8
14050:         #define _CANSTAT_RO6_EICODE4_POSN                           0x4
14051:         #define _CANSTAT_RO6_EICODE4_POSITION                       0x4
14052:         #define _CANSTAT_RO6_EICODE4_SIZE                           0x1
14053:         #define _CANSTAT_RO6_EICODE4_LENGTH                         0x1
14054:         #define _CANSTAT_RO6_EICODE4_MASK                           0x10
14055:         #define _CANSTAT_RO6_OPMODE_POSN                            0x5
14056:         #define _CANSTAT_RO6_OPMODE_POSITION                        0x5
14057:         #define _CANSTAT_RO6_OPMODE_SIZE                            0x3
14058:         #define _CANSTAT_RO6_OPMODE_LENGTH                          0x3
14059:         #define _CANSTAT_RO6_OPMODE_MASK                            0xE0
14060:         #define _CANSTAT_RO6_EICODE1_POSN                           0x1
14061:         #define _CANSTAT_RO6_EICODE1_POSITION                       0x1
14062:         #define _CANSTAT_RO6_EICODE1_SIZE                           0x1
14063:         #define _CANSTAT_RO6_EICODE1_LENGTH                         0x1
14064:         #define _CANSTAT_RO6_EICODE1_MASK                           0x2
14065:         #define _CANSTAT_RO6_EICODE2_POSN                           0x2
14066:         #define _CANSTAT_RO6_EICODE2_POSITION                       0x2
14067:         #define _CANSTAT_RO6_EICODE2_SIZE                           0x1
14068:         #define _CANSTAT_RO6_EICODE2_LENGTH                         0x1
14069:         #define _CANSTAT_RO6_EICODE2_MASK                           0x4
14070:         #define _CANSTAT_RO6_EICODE3_POSN                           0x3
14071:         #define _CANSTAT_RO6_EICODE3_POSITION                       0x3
14072:         #define _CANSTAT_RO6_EICODE3_SIZE                           0x1
14073:         #define _CANSTAT_RO6_EICODE3_LENGTH                         0x1
14074:         #define _CANSTAT_RO6_EICODE3_MASK                           0x8
14075:         #define _CANSTAT_RO6_OPMODE0_POSN                           0x5
14076:         #define _CANSTAT_RO6_OPMODE0_POSITION                       0x5
14077:         #define _CANSTAT_RO6_OPMODE0_SIZE                           0x1
14078:         #define _CANSTAT_RO6_OPMODE0_LENGTH                         0x1
14079:         #define _CANSTAT_RO6_OPMODE0_MASK                           0x20
14080:         #define _CANSTAT_RO6_OPMODE1_POSN                           0x6
14081:         #define _CANSTAT_RO6_OPMODE1_POSITION                       0x6
14082:         #define _CANSTAT_RO6_OPMODE1_SIZE                           0x1
14083:         #define _CANSTAT_RO6_OPMODE1_LENGTH                         0x1
14084:         #define _CANSTAT_RO6_OPMODE1_MASK                           0x40
14085:         #define _CANSTAT_RO6_OPMODE2_POSN                           0x7
14086:         #define _CANSTAT_RO6_OPMODE2_POSITION                       0x7
14087:         #define _CANSTAT_RO6_OPMODE2_SIZE                           0x1
14088:         #define _CANSTAT_RO6_OPMODE2_LENGTH                         0x1
14089:         #define _CANSTAT_RO6_OPMODE2_MASK                           0x80
14090:         #define _CANSTAT_RO6_ICODE0_POSN                            0x1
14091:         #define _CANSTAT_RO6_ICODE0_POSITION                        0x1
14092:         #define _CANSTAT_RO6_ICODE0_SIZE                            0x1
14093:         #define _CANSTAT_RO6_ICODE0_LENGTH                          0x1
14094:         #define _CANSTAT_RO6_ICODE0_MASK                            0x2
14095:         #define _CANSTAT_RO6_ICODE1_POSN                            0x2
14096:         #define _CANSTAT_RO6_ICODE1_POSITION                        0x2
14097:         #define _CANSTAT_RO6_ICODE1_SIZE                            0x1
14098:         #define _CANSTAT_RO6_ICODE1_LENGTH                          0x1
14099:         #define _CANSTAT_RO6_ICODE1_MASK                            0x4
14100:         #define _CANSTAT_RO6_ICODE2_POSN                            0x3
14101:         #define _CANSTAT_RO6_ICODE2_POSITION                        0x3
14102:         #define _CANSTAT_RO6_ICODE2_SIZE                            0x1
14103:         #define _CANSTAT_RO6_ICODE2_LENGTH                          0x1
14104:         #define _CANSTAT_RO6_ICODE2_MASK                            0x8
14105:         
14106:         // Register: CANCON_RO6
14107:         extern volatile unsigned char           CANCON_RO6          @ 0xEBF;
14108:         #ifndef _LIB_BUILD
14109:         asm("CANCON_RO6 equ 0EBFh");
14110:         #endif
14111:         // bitfield definitions
14112:         typedef union {
14113:             struct {
14114:                 unsigned FP0                    :1;
14115:                 unsigned WIN0_FP1               :1;
14116:                 unsigned WIN1_FP2               :1;
14117:                 unsigned WIN2_FP3               :1;
14118:                 unsigned ABAT                   :1;
14119:                 unsigned REQOP                  :3;
14120:             };
14121:             struct {
14122:                 unsigned                        :1;
14123:                 unsigned WIN0                   :1;
14124:                 unsigned WIN1                   :1;
14125:                 unsigned WIN2                   :1;
14126:             };
14127:             struct {
14128:                 unsigned                        :1;
14129:                 unsigned FP1                    :1;
14130:                 unsigned FP2                    :1;
14131:                 unsigned FP3                    :1;
14132:             };
14133:         } CANCON_RO6bits_t;
14134:         extern volatile CANCON_RO6bits_t CANCON_RO6bits @ 0xEBF;
14135:         // bitfield macros
14136:         #define _CANCON_RO6_FP0_POSN                                0x0
14137:         #define _CANCON_RO6_FP0_POSITION                            0x0
14138:         #define _CANCON_RO6_FP0_SIZE                                0x1
14139:         #define _CANCON_RO6_FP0_LENGTH                              0x1
14140:         #define _CANCON_RO6_FP0_MASK                                0x1
14141:         #define _CANCON_RO6_WIN0_FP1_POSN                           0x1
14142:         #define _CANCON_RO6_WIN0_FP1_POSITION                       0x1
14143:         #define _CANCON_RO6_WIN0_FP1_SIZE                           0x1
14144:         #define _CANCON_RO6_WIN0_FP1_LENGTH                         0x1
14145:         #define _CANCON_RO6_WIN0_FP1_MASK                           0x2
14146:         #define _CANCON_RO6_WIN1_FP2_POSN                           0x2
14147:         #define _CANCON_RO6_WIN1_FP2_POSITION                       0x2
14148:         #define _CANCON_RO6_WIN1_FP2_SIZE                           0x1
14149:         #define _CANCON_RO6_WIN1_FP2_LENGTH                         0x1
14150:         #define _CANCON_RO6_WIN1_FP2_MASK                           0x4
14151:         #define _CANCON_RO6_WIN2_FP3_POSN                           0x3
14152:         #define _CANCON_RO6_WIN2_FP3_POSITION                       0x3
14153:         #define _CANCON_RO6_WIN2_FP3_SIZE                           0x1
14154:         #define _CANCON_RO6_WIN2_FP3_LENGTH                         0x1
14155:         #define _CANCON_RO6_WIN2_FP3_MASK                           0x8
14156:         #define _CANCON_RO6_ABAT_POSN                               0x4
14157:         #define _CANCON_RO6_ABAT_POSITION                           0x4
14158:         #define _CANCON_RO6_ABAT_SIZE                               0x1
14159:         #define _CANCON_RO6_ABAT_LENGTH                             0x1
14160:         #define _CANCON_RO6_ABAT_MASK                               0x10
14161:         #define _CANCON_RO6_REQOP_POSN                              0x5
14162:         #define _CANCON_RO6_REQOP_POSITION                          0x5
14163:         #define _CANCON_RO6_REQOP_SIZE                              0x3
14164:         #define _CANCON_RO6_REQOP_LENGTH                            0x3
14165:         #define _CANCON_RO6_REQOP_MASK                              0xE0
14166:         #define _CANCON_RO6_WIN0_POSN                               0x1
14167:         #define _CANCON_RO6_WIN0_POSITION                           0x1
14168:         #define _CANCON_RO6_WIN0_SIZE                               0x1
14169:         #define _CANCON_RO6_WIN0_LENGTH                             0x1
14170:         #define _CANCON_RO6_WIN0_MASK                               0x2
14171:         #define _CANCON_RO6_WIN1_POSN                               0x2
14172:         #define _CANCON_RO6_WIN1_POSITION                           0x2
14173:         #define _CANCON_RO6_WIN1_SIZE                               0x1
14174:         #define _CANCON_RO6_WIN1_LENGTH                             0x1
14175:         #define _CANCON_RO6_WIN1_MASK                               0x4
14176:         #define _CANCON_RO6_WIN2_POSN                               0x3
14177:         #define _CANCON_RO6_WIN2_POSITION                           0x3
14178:         #define _CANCON_RO6_WIN2_SIZE                               0x1
14179:         #define _CANCON_RO6_WIN2_LENGTH                             0x1
14180:         #define _CANCON_RO6_WIN2_MASK                               0x8
14181:         #define _CANCON_RO6_FP1_POSN                                0x1
14182:         #define _CANCON_RO6_FP1_POSITION                            0x1
14183:         #define _CANCON_RO6_FP1_SIZE                                0x1
14184:         #define _CANCON_RO6_FP1_LENGTH                              0x1
14185:         #define _CANCON_RO6_FP1_MASK                                0x2
14186:         #define _CANCON_RO6_FP2_POSN                                0x2
14187:         #define _CANCON_RO6_FP2_POSITION                            0x2
14188:         #define _CANCON_RO6_FP2_SIZE                                0x1
14189:         #define _CANCON_RO6_FP2_LENGTH                              0x1
14190:         #define _CANCON_RO6_FP2_MASK                                0x4
14191:         #define _CANCON_RO6_FP3_POSN                                0x3
14192:         #define _CANCON_RO6_FP3_POSITION                            0x3
14193:         #define _CANCON_RO6_FP3_SIZE                                0x1
14194:         #define _CANCON_RO6_FP3_LENGTH                              0x1
14195:         #define _CANCON_RO6_FP3_MASK                                0x8
14196:         
14197:         // Register: B4CON
14198:         extern volatile unsigned char           B4CON               @ 0xEC0;
14199:         #ifndef _LIB_BUILD
14200:         asm("B4CON equ 0EC0h");
14201:         #endif
14202:         // bitfield definitions
14203:         typedef union {
14204:             struct {
14205:                 unsigned FILHIT0_TXPRI0         :1;
14206:                 unsigned FILHIT1_TXPRI1         :1;
14207:                 unsigned FILHIT2_RTREN          :1;
14208:                 unsigned FILHIT3_TXREQ          :1;
14209:                 unsigned FILHIT4_TXERR          :1;
14210:                 unsigned RXRTRRO_TXLARB         :1;
14211:                 unsigned RXM1_TXABT             :1;
14212:                 unsigned RXFUL_TXBIF            :1;
14213:             };
14214:             struct {
14215:                 unsigned FILHIT0                :1;
14216:                 unsigned FILHIT1                :1;
14217:                 unsigned FILHIT2                :1;
14218:                 unsigned FILHIT3                :1;
14219:                 unsigned FILHIT4                :1;
14220:                 unsigned RXRTRRO                :1;
14221:                 unsigned RXM1                   :1;
14222:                 unsigned RXFUL                  :1;
14223:             };
14224:             struct {
14225:                 unsigned TXPRI0                 :1;
14226:                 unsigned TXPRI1                 :1;
14227:                 unsigned RTREN                  :1;
14228:                 unsigned TXREQ                  :1;
14229:                 unsigned TXERR                  :1;
14230:                 unsigned TXLARB                 :1;
14231:                 unsigned TXABT                  :1;
14232:                 unsigned TXBIF                  :1;
14233:             };
14234:             struct {
14235:                 unsigned B4FILHIT0              :1;
14236:             };
14237:             struct {
14238:                 unsigned                        :1;
14239:                 unsigned B4FILHIT1              :1;
14240:             };
14241:             struct {
14242:                 unsigned                        :2;
14243:                 unsigned B4FILHIT2              :1;
14244:             };
14245:             struct {
14246:                 unsigned                        :3;
14247:                 unsigned B4FILHIT3              :1;
14248:             };
14249:             struct {
14250:                 unsigned                        :4;
14251:                 unsigned B4FILHIT4              :1;
14252:             };
14253:             struct {
14254:                 unsigned                        :2;
14255:                 unsigned B4RTREN                :1;
14256:             };
14257:             struct {
14258:                 unsigned                        :5;
14259:                 unsigned B4RTRRO                :1;
14260:             };
14261:             struct {
14262:                 unsigned                        :7;
14263:                 unsigned B4RXFUL                :1;
14264:             };
14265:             struct {
14266:                 unsigned                        :6;
14267:                 unsigned B4RXM1                 :1;
14268:             };
14269:             struct {
14270:                 unsigned                        :6;
14271:                 unsigned B4TXABT                :1;
14272:             };
14273:             struct {
14274:                 unsigned                        :7;
14275:                 unsigned B4TXB3IF               :1;
14276:             };
14277:             struct {
14278:                 unsigned                        :4;
14279:                 unsigned B4TXERR                :1;
14280:             };
14281:             struct {
14282:                 unsigned                        :5;
14283:                 unsigned B4TXLARB               :1;
14284:             };
14285:             struct {
14286:                 unsigned B4TXPRI0               :1;
14287:             };
14288:             struct {
14289:                 unsigned                        :1;
14290:                 unsigned B4TXPRI1               :1;
14291:             };
14292:             struct {
14293:                 unsigned                        :3;
14294:                 unsigned B4TXREQ                :1;
14295:             };
14296:         } B4CONbits_t;
14297:         extern volatile B4CONbits_t B4CONbits @ 0xEC0;
14298:         // bitfield macros
14299:         #define _B4CON_FILHIT0_TXPRI0_POSN                          0x0
14300:         #define _B4CON_FILHIT0_TXPRI0_POSITION                      0x0
14301:         #define _B4CON_FILHIT0_TXPRI0_SIZE                          0x1
14302:         #define _B4CON_FILHIT0_TXPRI0_LENGTH                        0x1
14303:         #define _B4CON_FILHIT0_TXPRI0_MASK                          0x1
14304:         #define _B4CON_FILHIT1_TXPRI1_POSN                          0x1
14305:         #define _B4CON_FILHIT1_TXPRI1_POSITION                      0x1
14306:         #define _B4CON_FILHIT1_TXPRI1_SIZE                          0x1
14307:         #define _B4CON_FILHIT1_TXPRI1_LENGTH                        0x1
14308:         #define _B4CON_FILHIT1_TXPRI1_MASK                          0x2
14309:         #define _B4CON_FILHIT2_RTREN_POSN                           0x2
14310:         #define _B4CON_FILHIT2_RTREN_POSITION                       0x2
14311:         #define _B4CON_FILHIT2_RTREN_SIZE                           0x1
14312:         #define _B4CON_FILHIT2_RTREN_LENGTH                         0x1
14313:         #define _B4CON_FILHIT2_RTREN_MASK                           0x4
14314:         #define _B4CON_FILHIT3_TXREQ_POSN                           0x3
14315:         #define _B4CON_FILHIT3_TXREQ_POSITION                       0x3
14316:         #define _B4CON_FILHIT3_TXREQ_SIZE                           0x1
14317:         #define _B4CON_FILHIT3_TXREQ_LENGTH                         0x1
14318:         #define _B4CON_FILHIT3_TXREQ_MASK                           0x8
14319:         #define _B4CON_FILHIT4_TXERR_POSN                           0x4
14320:         #define _B4CON_FILHIT4_TXERR_POSITION                       0x4
14321:         #define _B4CON_FILHIT4_TXERR_SIZE                           0x1
14322:         #define _B4CON_FILHIT4_TXERR_LENGTH                         0x1
14323:         #define _B4CON_FILHIT4_TXERR_MASK                           0x10
14324:         #define _B4CON_RXRTRRO_TXLARB_POSN                          0x5
14325:         #define _B4CON_RXRTRRO_TXLARB_POSITION                      0x5
14326:         #define _B4CON_RXRTRRO_TXLARB_SIZE                          0x1
14327:         #define _B4CON_RXRTRRO_TXLARB_LENGTH                        0x1
14328:         #define _B4CON_RXRTRRO_TXLARB_MASK                          0x20
14329:         #define _B4CON_RXM1_TXABT_POSN                              0x6
14330:         #define _B4CON_RXM1_TXABT_POSITION                          0x6
14331:         #define _B4CON_RXM1_TXABT_SIZE                              0x1
14332:         #define _B4CON_RXM1_TXABT_LENGTH                            0x1
14333:         #define _B4CON_RXM1_TXABT_MASK                              0x40
14334:         #define _B4CON_RXFUL_TXBIF_POSN                             0x7
14335:         #define _B4CON_RXFUL_TXBIF_POSITION                         0x7
14336:         #define _B4CON_RXFUL_TXBIF_SIZE                             0x1
14337:         #define _B4CON_RXFUL_TXBIF_LENGTH                           0x1
14338:         #define _B4CON_RXFUL_TXBIF_MASK                             0x80
14339:         #define _B4CON_FILHIT0_POSN                                 0x0
14340:         #define _B4CON_FILHIT0_POSITION                             0x0
14341:         #define _B4CON_FILHIT0_SIZE                                 0x1
14342:         #define _B4CON_FILHIT0_LENGTH                               0x1
14343:         #define _B4CON_FILHIT0_MASK                                 0x1
14344:         #define _B4CON_FILHIT1_POSN                                 0x1
14345:         #define _B4CON_FILHIT1_POSITION                             0x1
14346:         #define _B4CON_FILHIT1_SIZE                                 0x1
14347:         #define _B4CON_FILHIT1_LENGTH                               0x1
14348:         #define _B4CON_FILHIT1_MASK                                 0x2
14349:         #define _B4CON_FILHIT2_POSN                                 0x2
14350:         #define _B4CON_FILHIT2_POSITION                             0x2
14351:         #define _B4CON_FILHIT2_SIZE                                 0x1
14352:         #define _B4CON_FILHIT2_LENGTH                               0x1
14353:         #define _B4CON_FILHIT2_MASK                                 0x4
14354:         #define _B4CON_FILHIT3_POSN                                 0x3
14355:         #define _B4CON_FILHIT3_POSITION                             0x3
14356:         #define _B4CON_FILHIT3_SIZE                                 0x1
14357:         #define _B4CON_FILHIT3_LENGTH                               0x1
14358:         #define _B4CON_FILHIT3_MASK                                 0x8
14359:         #define _B4CON_FILHIT4_POSN                                 0x4
14360:         #define _B4CON_FILHIT4_POSITION                             0x4
14361:         #define _B4CON_FILHIT4_SIZE                                 0x1
14362:         #define _B4CON_FILHIT4_LENGTH                               0x1
14363:         #define _B4CON_FILHIT4_MASK                                 0x10
14364:         #define _B4CON_RXRTRRO_POSN                                 0x5
14365:         #define _B4CON_RXRTRRO_POSITION                             0x5
14366:         #define _B4CON_RXRTRRO_SIZE                                 0x1
14367:         #define _B4CON_RXRTRRO_LENGTH                               0x1
14368:         #define _B4CON_RXRTRRO_MASK                                 0x20
14369:         #define _B4CON_RXM1_POSN                                    0x6
14370:         #define _B4CON_RXM1_POSITION                                0x6
14371:         #define _B4CON_RXM1_SIZE                                    0x1
14372:         #define _B4CON_RXM1_LENGTH                                  0x1
14373:         #define _B4CON_RXM1_MASK                                    0x40
14374:         #define _B4CON_RXFUL_POSN                                   0x7
14375:         #define _B4CON_RXFUL_POSITION                               0x7
14376:         #define _B4CON_RXFUL_SIZE                                   0x1
14377:         #define _B4CON_RXFUL_LENGTH                                 0x1
14378:         #define _B4CON_RXFUL_MASK                                   0x80
14379:         #define _B4CON_TXPRI0_POSN                                  0x0
14380:         #define _B4CON_TXPRI0_POSITION                              0x0
14381:         #define _B4CON_TXPRI0_SIZE                                  0x1
14382:         #define _B4CON_TXPRI0_LENGTH                                0x1
14383:         #define _B4CON_TXPRI0_MASK                                  0x1
14384:         #define _B4CON_TXPRI1_POSN                                  0x1
14385:         #define _B4CON_TXPRI1_POSITION                              0x1
14386:         #define _B4CON_TXPRI1_SIZE                                  0x1
14387:         #define _B4CON_TXPRI1_LENGTH                                0x1
14388:         #define _B4CON_TXPRI1_MASK                                  0x2
14389:         #define _B4CON_RTREN_POSN                                   0x2
14390:         #define _B4CON_RTREN_POSITION                               0x2
14391:         #define _B4CON_RTREN_SIZE                                   0x1
14392:         #define _B4CON_RTREN_LENGTH                                 0x1
14393:         #define _B4CON_RTREN_MASK                                   0x4
14394:         #define _B4CON_TXREQ_POSN                                   0x3
14395:         #define _B4CON_TXREQ_POSITION                               0x3
14396:         #define _B4CON_TXREQ_SIZE                                   0x1
14397:         #define _B4CON_TXREQ_LENGTH                                 0x1
14398:         #define _B4CON_TXREQ_MASK                                   0x8
14399:         #define _B4CON_TXERR_POSN                                   0x4
14400:         #define _B4CON_TXERR_POSITION                               0x4
14401:         #define _B4CON_TXERR_SIZE                                   0x1
14402:         #define _B4CON_TXERR_LENGTH                                 0x1
14403:         #define _B4CON_TXERR_MASK                                   0x10
14404:         #define _B4CON_TXLARB_POSN                                  0x5
14405:         #define _B4CON_TXLARB_POSITION                              0x5
14406:         #define _B4CON_TXLARB_SIZE                                  0x1
14407:         #define _B4CON_TXLARB_LENGTH                                0x1
14408:         #define _B4CON_TXLARB_MASK                                  0x20
14409:         #define _B4CON_TXABT_POSN                                   0x6
14410:         #define _B4CON_TXABT_POSITION                               0x6
14411:         #define _B4CON_TXABT_SIZE                                   0x1
14412:         #define _B4CON_TXABT_LENGTH                                 0x1
14413:         #define _B4CON_TXABT_MASK                                   0x40
14414:         #define _B4CON_TXBIF_POSN                                   0x7
14415:         #define _B4CON_TXBIF_POSITION                               0x7
14416:         #define _B4CON_TXBIF_SIZE                                   0x1
14417:         #define _B4CON_TXBIF_LENGTH                                 0x1
14418:         #define _B4CON_TXBIF_MASK                                   0x80
14419:         #define _B4CON_B4FILHIT0_POSN                               0x0
14420:         #define _B4CON_B4FILHIT0_POSITION                           0x0
14421:         #define _B4CON_B4FILHIT0_SIZE                               0x1
14422:         #define _B4CON_B4FILHIT0_LENGTH                             0x1
14423:         #define _B4CON_B4FILHIT0_MASK                               0x1
14424:         #define _B4CON_B4FILHIT1_POSN                               0x1
14425:         #define _B4CON_B4FILHIT1_POSITION                           0x1
14426:         #define _B4CON_B4FILHIT1_SIZE                               0x1
14427:         #define _B4CON_B4FILHIT1_LENGTH                             0x1
14428:         #define _B4CON_B4FILHIT1_MASK                               0x2
14429:         #define _B4CON_B4FILHIT2_POSN                               0x2
14430:         #define _B4CON_B4FILHIT2_POSITION                           0x2
14431:         #define _B4CON_B4FILHIT2_SIZE                               0x1
14432:         #define _B4CON_B4FILHIT2_LENGTH                             0x1
14433:         #define _B4CON_B4FILHIT2_MASK                               0x4
14434:         #define _B4CON_B4FILHIT3_POSN                               0x3
14435:         #define _B4CON_B4FILHIT3_POSITION                           0x3
14436:         #define _B4CON_B4FILHIT3_SIZE                               0x1
14437:         #define _B4CON_B4FILHIT3_LENGTH                             0x1
14438:         #define _B4CON_B4FILHIT3_MASK                               0x8
14439:         #define _B4CON_B4FILHIT4_POSN                               0x4
14440:         #define _B4CON_B4FILHIT4_POSITION                           0x4
14441:         #define _B4CON_B4FILHIT4_SIZE                               0x1
14442:         #define _B4CON_B4FILHIT4_LENGTH                             0x1
14443:         #define _B4CON_B4FILHIT4_MASK                               0x10
14444:         #define _B4CON_B4RTREN_POSN                                 0x2
14445:         #define _B4CON_B4RTREN_POSITION                             0x2
14446:         #define _B4CON_B4RTREN_SIZE                                 0x1
14447:         #define _B4CON_B4RTREN_LENGTH                               0x1
14448:         #define _B4CON_B4RTREN_MASK                                 0x4
14449:         #define _B4CON_B4RTRRO_POSN                                 0x5
14450:         #define _B4CON_B4RTRRO_POSITION                             0x5
14451:         #define _B4CON_B4RTRRO_SIZE                                 0x1
14452:         #define _B4CON_B4RTRRO_LENGTH                               0x1
14453:         #define _B4CON_B4RTRRO_MASK                                 0x20
14454:         #define _B4CON_B4RXFUL_POSN                                 0x7
14455:         #define _B4CON_B4RXFUL_POSITION                             0x7
14456:         #define _B4CON_B4RXFUL_SIZE                                 0x1
14457:         #define _B4CON_B4RXFUL_LENGTH                               0x1
14458:         #define _B4CON_B4RXFUL_MASK                                 0x80
14459:         #define _B4CON_B4RXM1_POSN                                  0x6
14460:         #define _B4CON_B4RXM1_POSITION                              0x6
14461:         #define _B4CON_B4RXM1_SIZE                                  0x1
14462:         #define _B4CON_B4RXM1_LENGTH                                0x1
14463:         #define _B4CON_B4RXM1_MASK                                  0x40
14464:         #define _B4CON_B4TXABT_POSN                                 0x6
14465:         #define _B4CON_B4TXABT_POSITION                             0x6
14466:         #define _B4CON_B4TXABT_SIZE                                 0x1
14467:         #define _B4CON_B4TXABT_LENGTH                               0x1
14468:         #define _B4CON_B4TXABT_MASK                                 0x40
14469:         #define _B4CON_B4TXB3IF_POSN                                0x7
14470:         #define _B4CON_B4TXB3IF_POSITION                            0x7
14471:         #define _B4CON_B4TXB3IF_SIZE                                0x1
14472:         #define _B4CON_B4TXB3IF_LENGTH                              0x1
14473:         #define _B4CON_B4TXB3IF_MASK                                0x80
14474:         #define _B4CON_B4TXERR_POSN                                 0x4
14475:         #define _B4CON_B4TXERR_POSITION                             0x4
14476:         #define _B4CON_B4TXERR_SIZE                                 0x1
14477:         #define _B4CON_B4TXERR_LENGTH                               0x1
14478:         #define _B4CON_B4TXERR_MASK                                 0x10
14479:         #define _B4CON_B4TXLARB_POSN                                0x5
14480:         #define _B4CON_B4TXLARB_POSITION                            0x5
14481:         #define _B4CON_B4TXLARB_SIZE                                0x1
14482:         #define _B4CON_B4TXLARB_LENGTH                              0x1
14483:         #define _B4CON_B4TXLARB_MASK                                0x20
14484:         #define _B4CON_B4TXPRI0_POSN                                0x0
14485:         #define _B4CON_B4TXPRI0_POSITION                            0x0
14486:         #define _B4CON_B4TXPRI0_SIZE                                0x1
14487:         #define _B4CON_B4TXPRI0_LENGTH                              0x1
14488:         #define _B4CON_B4TXPRI0_MASK                                0x1
14489:         #define _B4CON_B4TXPRI1_POSN                                0x1
14490:         #define _B4CON_B4TXPRI1_POSITION                            0x1
14491:         #define _B4CON_B4TXPRI1_SIZE                                0x1
14492:         #define _B4CON_B4TXPRI1_LENGTH                              0x1
14493:         #define _B4CON_B4TXPRI1_MASK                                0x2
14494:         #define _B4CON_B4TXREQ_POSN                                 0x3
14495:         #define _B4CON_B4TXREQ_POSITION                             0x3
14496:         #define _B4CON_B4TXREQ_SIZE                                 0x1
14497:         #define _B4CON_B4TXREQ_LENGTH                               0x1
14498:         #define _B4CON_B4TXREQ_MASK                                 0x8
14499:         
14500:         // Register: B4SIDH
14501:         extern volatile unsigned char           B4SIDH              @ 0xEC1;
14502:         #ifndef _LIB_BUILD
14503:         asm("B4SIDH equ 0EC1h");
14504:         #endif
14505:         // bitfield definitions
14506:         typedef union {
14507:             struct {
14508:                 unsigned SID                    :8;
14509:             };
14510:             struct {
14511:                 unsigned SID3                   :1;
14512:                 unsigned SID4                   :1;
14513:                 unsigned SID5                   :1;
14514:                 unsigned SID6                   :1;
14515:                 unsigned SID7                   :1;
14516:                 unsigned SID8                   :1;
14517:                 unsigned SID9                   :1;
14518:                 unsigned SID10                  :1;
14519:             };
14520:             struct {
14521:                 unsigned                        :7;
14522:                 unsigned B4SID10                :1;
14523:             };
14524:             struct {
14525:                 unsigned B4SID3                 :1;
14526:             };
14527:             struct {
14528:                 unsigned                        :1;
14529:                 unsigned B4SID4                 :1;
14530:             };
14531:             struct {
14532:                 unsigned                        :2;
14533:                 unsigned B4SID5                 :1;
14534:             };
14535:             struct {
14536:                 unsigned                        :3;
14537:                 unsigned B4SID6                 :1;
14538:             };
14539:             struct {
14540:                 unsigned                        :4;
14541:                 unsigned B4SID7                 :1;
14542:             };
14543:             struct {
14544:                 unsigned                        :5;
14545:                 unsigned B4SID8                 :1;
14546:             };
14547:             struct {
14548:                 unsigned                        :6;
14549:                 unsigned B4SID9                 :1;
14550:             };
14551:         } B4SIDHbits_t;
14552:         extern volatile B4SIDHbits_t B4SIDHbits @ 0xEC1;
14553:         // bitfield macros
14554:         #define _B4SIDH_SID_POSN                                    0x0
14555:         #define _B4SIDH_SID_POSITION                                0x0
14556:         #define _B4SIDH_SID_SIZE                                    0x8
14557:         #define _B4SIDH_SID_LENGTH                                  0x8
14558:         #define _B4SIDH_SID_MASK                                    0xFF
14559:         #define _B4SIDH_SID3_POSN                                   0x0
14560:         #define _B4SIDH_SID3_POSITION                               0x0
14561:         #define _B4SIDH_SID3_SIZE                                   0x1
14562:         #define _B4SIDH_SID3_LENGTH                                 0x1
14563:         #define _B4SIDH_SID3_MASK                                   0x1
14564:         #define _B4SIDH_SID4_POSN                                   0x1
14565:         #define _B4SIDH_SID4_POSITION                               0x1
14566:         #define _B4SIDH_SID4_SIZE                                   0x1
14567:         #define _B4SIDH_SID4_LENGTH                                 0x1
14568:         #define _B4SIDH_SID4_MASK                                   0x2
14569:         #define _B4SIDH_SID5_POSN                                   0x2
14570:         #define _B4SIDH_SID5_POSITION                               0x2
14571:         #define _B4SIDH_SID5_SIZE                                   0x1
14572:         #define _B4SIDH_SID5_LENGTH                                 0x1
14573:         #define _B4SIDH_SID5_MASK                                   0x4
14574:         #define _B4SIDH_SID6_POSN                                   0x3
14575:         #define _B4SIDH_SID6_POSITION                               0x3
14576:         #define _B4SIDH_SID6_SIZE                                   0x1
14577:         #define _B4SIDH_SID6_LENGTH                                 0x1
14578:         #define _B4SIDH_SID6_MASK                                   0x8
14579:         #define _B4SIDH_SID7_POSN                                   0x4
14580:         #define _B4SIDH_SID7_POSITION                               0x4
14581:         #define _B4SIDH_SID7_SIZE                                   0x1
14582:         #define _B4SIDH_SID7_LENGTH                                 0x1
14583:         #define _B4SIDH_SID7_MASK                                   0x10
14584:         #define _B4SIDH_SID8_POSN                                   0x5
14585:         #define _B4SIDH_SID8_POSITION                               0x5
14586:         #define _B4SIDH_SID8_SIZE                                   0x1
14587:         #define _B4SIDH_SID8_LENGTH                                 0x1
14588:         #define _B4SIDH_SID8_MASK                                   0x20
14589:         #define _B4SIDH_SID9_POSN                                   0x6
14590:         #define _B4SIDH_SID9_POSITION                               0x6
14591:         #define _B4SIDH_SID9_SIZE                                   0x1
14592:         #define _B4SIDH_SID9_LENGTH                                 0x1
14593:         #define _B4SIDH_SID9_MASK                                   0x40
14594:         #define _B4SIDH_SID10_POSN                                  0x7
14595:         #define _B4SIDH_SID10_POSITION                              0x7
14596:         #define _B4SIDH_SID10_SIZE                                  0x1
14597:         #define _B4SIDH_SID10_LENGTH                                0x1
14598:         #define _B4SIDH_SID10_MASK                                  0x80
14599:         #define _B4SIDH_B4SID10_POSN                                0x7
14600:         #define _B4SIDH_B4SID10_POSITION                            0x7
14601:         #define _B4SIDH_B4SID10_SIZE                                0x1
14602:         #define _B4SIDH_B4SID10_LENGTH                              0x1
14603:         #define _B4SIDH_B4SID10_MASK                                0x80
14604:         #define _B4SIDH_B4SID3_POSN                                 0x0
14605:         #define _B4SIDH_B4SID3_POSITION                             0x0
14606:         #define _B4SIDH_B4SID3_SIZE                                 0x1
14607:         #define _B4SIDH_B4SID3_LENGTH                               0x1
14608:         #define _B4SIDH_B4SID3_MASK                                 0x1
14609:         #define _B4SIDH_B4SID4_POSN                                 0x1
14610:         #define _B4SIDH_B4SID4_POSITION                             0x1
14611:         #define _B4SIDH_B4SID4_SIZE                                 0x1
14612:         #define _B4SIDH_B4SID4_LENGTH                               0x1
14613:         #define _B4SIDH_B4SID4_MASK                                 0x2
14614:         #define _B4SIDH_B4SID5_POSN                                 0x2
14615:         #define _B4SIDH_B4SID5_POSITION                             0x2
14616:         #define _B4SIDH_B4SID5_SIZE                                 0x1
14617:         #define _B4SIDH_B4SID5_LENGTH                               0x1
14618:         #define _B4SIDH_B4SID5_MASK                                 0x4
14619:         #define _B4SIDH_B4SID6_POSN                                 0x3
14620:         #define _B4SIDH_B4SID6_POSITION                             0x3
14621:         #define _B4SIDH_B4SID6_SIZE                                 0x1
14622:         #define _B4SIDH_B4SID6_LENGTH                               0x1
14623:         #define _B4SIDH_B4SID6_MASK                                 0x8
14624:         #define _B4SIDH_B4SID7_POSN                                 0x4
14625:         #define _B4SIDH_B4SID7_POSITION                             0x4
14626:         #define _B4SIDH_B4SID7_SIZE                                 0x1
14627:         #define _B4SIDH_B4SID7_LENGTH                               0x1
14628:         #define _B4SIDH_B4SID7_MASK                                 0x10
14629:         #define _B4SIDH_B4SID8_POSN                                 0x5
14630:         #define _B4SIDH_B4SID8_POSITION                             0x5
14631:         #define _B4SIDH_B4SID8_SIZE                                 0x1
14632:         #define _B4SIDH_B4SID8_LENGTH                               0x1
14633:         #define _B4SIDH_B4SID8_MASK                                 0x20
14634:         #define _B4SIDH_B4SID9_POSN                                 0x6
14635:         #define _B4SIDH_B4SID9_POSITION                             0x6
14636:         #define _B4SIDH_B4SID9_SIZE                                 0x1
14637:         #define _B4SIDH_B4SID9_LENGTH                               0x1
14638:         #define _B4SIDH_B4SID9_MASK                                 0x40
14639:         
14640:         // Register: B4SIDL
14641:         extern volatile unsigned char           B4SIDL              @ 0xEC2;
14642:         #ifndef _LIB_BUILD
14643:         asm("B4SIDL equ 0EC2h");
14644:         #endif
14645:         // bitfield definitions
14646:         typedef union {
14647:             struct {
14648:                 unsigned EID                    :2;
14649:                 unsigned                        :1;
14650:                 unsigned EXIDE                  :1;
14651:                 unsigned SRR                    :1;
14652:                 unsigned SID                    :3;
14653:             };
14654:             struct {
14655:                 unsigned EID16                  :1;
14656:                 unsigned EID17                  :1;
14657:                 unsigned                        :3;
14658:                 unsigned SID0                   :1;
14659:                 unsigned SID1                   :1;
14660:                 unsigned SID2                   :1;
14661:             };
14662:             struct {
14663:                 unsigned B4EID16                :1;
14664:             };
14665:             struct {
14666:                 unsigned                        :1;
14667:                 unsigned B4EID17                :1;
14668:             };
14669:             struct {
14670:                 unsigned                        :3;
14671:                 unsigned B4EXID                 :1;
14672:             };
14673:             struct {
14674:                 unsigned                        :3;
14675:                 unsigned B4EXIDE                :1;
14676:             };
14677:             struct {
14678:                 unsigned                        :5;
14679:                 unsigned B4SID0                 :1;
14680:             };
14681:             struct {
14682:                 unsigned                        :6;
14683:                 unsigned B4SID1                 :1;
14684:             };
14685:             struct {
14686:                 unsigned                        :7;
14687:                 unsigned B4SID2                 :1;
14688:             };
14689:             struct {
14690:                 unsigned                        :4;
14691:                 unsigned B4SRR                  :1;
14692:             };
14693:         } B4SIDLbits_t;
14694:         extern volatile B4SIDLbits_t B4SIDLbits @ 0xEC2;
14695:         // bitfield macros
14696:         #define _B4SIDL_EID_POSN                                    0x0
14697:         #define _B4SIDL_EID_POSITION                                0x0
14698:         #define _B4SIDL_EID_SIZE                                    0x2
14699:         #define _B4SIDL_EID_LENGTH                                  0x2
14700:         #define _B4SIDL_EID_MASK                                    0x3
14701:         #define _B4SIDL_EXIDE_POSN                                  0x3
14702:         #define _B4SIDL_EXIDE_POSITION                              0x3
14703:         #define _B4SIDL_EXIDE_SIZE                                  0x1
14704:         #define _B4SIDL_EXIDE_LENGTH                                0x1
14705:         #define _B4SIDL_EXIDE_MASK                                  0x8
14706:         #define _B4SIDL_SRR_POSN                                    0x4
14707:         #define _B4SIDL_SRR_POSITION                                0x4
14708:         #define _B4SIDL_SRR_SIZE                                    0x1
14709:         #define _B4SIDL_SRR_LENGTH                                  0x1
14710:         #define _B4SIDL_SRR_MASK                                    0x10
14711:         #define _B4SIDL_SID_POSN                                    0x5
14712:         #define _B4SIDL_SID_POSITION                                0x5
14713:         #define _B4SIDL_SID_SIZE                                    0x3
14714:         #define _B4SIDL_SID_LENGTH                                  0x3
14715:         #define _B4SIDL_SID_MASK                                    0xE0
14716:         #define _B4SIDL_EID16_POSN                                  0x0
14717:         #define _B4SIDL_EID16_POSITION                              0x0
14718:         #define _B4SIDL_EID16_SIZE                                  0x1
14719:         #define _B4SIDL_EID16_LENGTH                                0x1
14720:         #define _B4SIDL_EID16_MASK                                  0x1
14721:         #define _B4SIDL_EID17_POSN                                  0x1
14722:         #define _B4SIDL_EID17_POSITION                              0x1
14723:         #define _B4SIDL_EID17_SIZE                                  0x1
14724:         #define _B4SIDL_EID17_LENGTH                                0x1
14725:         #define _B4SIDL_EID17_MASK                                  0x2
14726:         #define _B4SIDL_SID0_POSN                                   0x5
14727:         #define _B4SIDL_SID0_POSITION                               0x5
14728:         #define _B4SIDL_SID0_SIZE                                   0x1
14729:         #define _B4SIDL_SID0_LENGTH                                 0x1
14730:         #define _B4SIDL_SID0_MASK                                   0x20
14731:         #define _B4SIDL_SID1_POSN                                   0x6
14732:         #define _B4SIDL_SID1_POSITION                               0x6
14733:         #define _B4SIDL_SID1_SIZE                                   0x1
14734:         #define _B4SIDL_SID1_LENGTH                                 0x1
14735:         #define _B4SIDL_SID1_MASK                                   0x40
14736:         #define _B4SIDL_SID2_POSN                                   0x7
14737:         #define _B4SIDL_SID2_POSITION                               0x7
14738:         #define _B4SIDL_SID2_SIZE                                   0x1
14739:         #define _B4SIDL_SID2_LENGTH                                 0x1
14740:         #define _B4SIDL_SID2_MASK                                   0x80
14741:         #define _B4SIDL_B4EID16_POSN                                0x0
14742:         #define _B4SIDL_B4EID16_POSITION                            0x0
14743:         #define _B4SIDL_B4EID16_SIZE                                0x1
14744:         #define _B4SIDL_B4EID16_LENGTH                              0x1
14745:         #define _B4SIDL_B4EID16_MASK                                0x1
14746:         #define _B4SIDL_B4EID17_POSN                                0x1
14747:         #define _B4SIDL_B4EID17_POSITION                            0x1
14748:         #define _B4SIDL_B4EID17_SIZE                                0x1
14749:         #define _B4SIDL_B4EID17_LENGTH                              0x1
14750:         #define _B4SIDL_B4EID17_MASK                                0x2
14751:         #define _B4SIDL_B4EXID_POSN                                 0x3
14752:         #define _B4SIDL_B4EXID_POSITION                             0x3
14753:         #define _B4SIDL_B4EXID_SIZE                                 0x1
14754:         #define _B4SIDL_B4EXID_LENGTH                               0x1
14755:         #define _B4SIDL_B4EXID_MASK                                 0x8
14756:         #define _B4SIDL_B4EXIDE_POSN                                0x3
14757:         #define _B4SIDL_B4EXIDE_POSITION                            0x3
14758:         #define _B4SIDL_B4EXIDE_SIZE                                0x1
14759:         #define _B4SIDL_B4EXIDE_LENGTH                              0x1
14760:         #define _B4SIDL_B4EXIDE_MASK                                0x8
14761:         #define _B4SIDL_B4SID0_POSN                                 0x5
14762:         #define _B4SIDL_B4SID0_POSITION                             0x5
14763:         #define _B4SIDL_B4SID0_SIZE                                 0x1
14764:         #define _B4SIDL_B4SID0_LENGTH                               0x1
14765:         #define _B4SIDL_B4SID0_MASK                                 0x20
14766:         #define _B4SIDL_B4SID1_POSN                                 0x6
14767:         #define _B4SIDL_B4SID1_POSITION                             0x6
14768:         #define _B4SIDL_B4SID1_SIZE                                 0x1
14769:         #define _B4SIDL_B4SID1_LENGTH                               0x1
14770:         #define _B4SIDL_B4SID1_MASK                                 0x40
14771:         #define _B4SIDL_B4SID2_POSN                                 0x7
14772:         #define _B4SIDL_B4SID2_POSITION                             0x7
14773:         #define _B4SIDL_B4SID2_SIZE                                 0x1
14774:         #define _B4SIDL_B4SID2_LENGTH                               0x1
14775:         #define _B4SIDL_B4SID2_MASK                                 0x80
14776:         #define _B4SIDL_B4SRR_POSN                                  0x4
14777:         #define _B4SIDL_B4SRR_POSITION                              0x4
14778:         #define _B4SIDL_B4SRR_SIZE                                  0x1
14779:         #define _B4SIDL_B4SRR_LENGTH                                0x1
14780:         #define _B4SIDL_B4SRR_MASK                                  0x10
14781:         
14782:         // Register: B4EIDH
14783:         extern volatile unsigned char           B4EIDH              @ 0xEC3;
14784:         #ifndef _LIB_BUILD
14785:         asm("B4EIDH equ 0EC3h");
14786:         #endif
14787:         // bitfield definitions
14788:         typedef union {
14789:             struct {
14790:                 unsigned EID                    :8;
14791:             };
14792:             struct {
14793:                 unsigned EID8                   :1;
14794:                 unsigned EID9                   :1;
14795:                 unsigned EID10                  :1;
14796:                 unsigned EID11                  :1;
14797:                 unsigned EID12                  :1;
14798:                 unsigned EID13                  :1;
14799:                 unsigned EID14                  :1;
14800:                 unsigned EID15                  :1;
14801:             };
14802:             struct {
14803:                 unsigned                        :2;
14804:                 unsigned B4EID10                :1;
14805:             };
14806:             struct {
14807:                 unsigned                        :3;
14808:                 unsigned B4EID11                :1;
14809:             };
14810:             struct {
14811:                 unsigned                        :4;
14812:                 unsigned B4EID12                :1;
14813:             };
14814:             struct {
14815:                 unsigned                        :5;
14816:                 unsigned B4EID13                :1;
14817:             };
14818:             struct {
14819:                 unsigned                        :6;
14820:                 unsigned B4EID14                :1;
14821:             };
14822:             struct {
14823:                 unsigned                        :7;
14824:                 unsigned B4EID15                :1;
14825:             };
14826:             struct {
14827:                 unsigned B4EID8                 :1;
14828:             };
14829:             struct {
14830:                 unsigned                        :1;
14831:                 unsigned B4EID9                 :1;
14832:             };
14833:         } B4EIDHbits_t;
14834:         extern volatile B4EIDHbits_t B4EIDHbits @ 0xEC3;
14835:         // bitfield macros
14836:         #define _B4EIDH_EID_POSN                                    0x0
14837:         #define _B4EIDH_EID_POSITION                                0x0
14838:         #define _B4EIDH_EID_SIZE                                    0x8
14839:         #define _B4EIDH_EID_LENGTH                                  0x8
14840:         #define _B4EIDH_EID_MASK                                    0xFF
14841:         #define _B4EIDH_EID8_POSN                                   0x0
14842:         #define _B4EIDH_EID8_POSITION                               0x0
14843:         #define _B4EIDH_EID8_SIZE                                   0x1
14844:         #define _B4EIDH_EID8_LENGTH                                 0x1
14845:         #define _B4EIDH_EID8_MASK                                   0x1
14846:         #define _B4EIDH_EID9_POSN                                   0x1
14847:         #define _B4EIDH_EID9_POSITION                               0x1
14848:         #define _B4EIDH_EID9_SIZE                                   0x1
14849:         #define _B4EIDH_EID9_LENGTH                                 0x1
14850:         #define _B4EIDH_EID9_MASK                                   0x2
14851:         #define _B4EIDH_EID10_POSN                                  0x2
14852:         #define _B4EIDH_EID10_POSITION                              0x2
14853:         #define _B4EIDH_EID10_SIZE                                  0x1
14854:         #define _B4EIDH_EID10_LENGTH                                0x1
14855:         #define _B4EIDH_EID10_MASK                                  0x4
14856:         #define _B4EIDH_EID11_POSN                                  0x3
14857:         #define _B4EIDH_EID11_POSITION                              0x3
14858:         #define _B4EIDH_EID11_SIZE                                  0x1
14859:         #define _B4EIDH_EID11_LENGTH                                0x1
14860:         #define _B4EIDH_EID11_MASK                                  0x8
14861:         #define _B4EIDH_EID12_POSN                                  0x4
14862:         #define _B4EIDH_EID12_POSITION                              0x4
14863:         #define _B4EIDH_EID12_SIZE                                  0x1
14864:         #define _B4EIDH_EID12_LENGTH                                0x1
14865:         #define _B4EIDH_EID12_MASK                                  0x10
14866:         #define _B4EIDH_EID13_POSN                                  0x5
14867:         #define _B4EIDH_EID13_POSITION                              0x5
14868:         #define _B4EIDH_EID13_SIZE                                  0x1
14869:         #define _B4EIDH_EID13_LENGTH                                0x1
14870:         #define _B4EIDH_EID13_MASK                                  0x20
14871:         #define _B4EIDH_EID14_POSN                                  0x6
14872:         #define _B4EIDH_EID14_POSITION                              0x6
14873:         #define _B4EIDH_EID14_SIZE                                  0x1
14874:         #define _B4EIDH_EID14_LENGTH                                0x1
14875:         #define _B4EIDH_EID14_MASK                                  0x40
14876:         #define _B4EIDH_EID15_POSN                                  0x7
14877:         #define _B4EIDH_EID15_POSITION                              0x7
14878:         #define _B4EIDH_EID15_SIZE                                  0x1
14879:         #define _B4EIDH_EID15_LENGTH                                0x1
14880:         #define _B4EIDH_EID15_MASK                                  0x80
14881:         #define _B4EIDH_B4EID10_POSN                                0x2
14882:         #define _B4EIDH_B4EID10_POSITION                            0x2
14883:         #define _B4EIDH_B4EID10_SIZE                                0x1
14884:         #define _B4EIDH_B4EID10_LENGTH                              0x1
14885:         #define _B4EIDH_B4EID10_MASK                                0x4
14886:         #define _B4EIDH_B4EID11_POSN                                0x3
14887:         #define _B4EIDH_B4EID11_POSITION                            0x3
14888:         #define _B4EIDH_B4EID11_SIZE                                0x1
14889:         #define _B4EIDH_B4EID11_LENGTH                              0x1
14890:         #define _B4EIDH_B4EID11_MASK                                0x8
14891:         #define _B4EIDH_B4EID12_POSN                                0x4
14892:         #define _B4EIDH_B4EID12_POSITION                            0x4
14893:         #define _B4EIDH_B4EID12_SIZE                                0x1
14894:         #define _B4EIDH_B4EID12_LENGTH                              0x1
14895:         #define _B4EIDH_B4EID12_MASK                                0x10
14896:         #define _B4EIDH_B4EID13_POSN                                0x5
14897:         #define _B4EIDH_B4EID13_POSITION                            0x5
14898:         #define _B4EIDH_B4EID13_SIZE                                0x1
14899:         #define _B4EIDH_B4EID13_LENGTH                              0x1
14900:         #define _B4EIDH_B4EID13_MASK                                0x20
14901:         #define _B4EIDH_B4EID14_POSN                                0x6
14902:         #define _B4EIDH_B4EID14_POSITION                            0x6
14903:         #define _B4EIDH_B4EID14_SIZE                                0x1
14904:         #define _B4EIDH_B4EID14_LENGTH                              0x1
14905:         #define _B4EIDH_B4EID14_MASK                                0x40
14906:         #define _B4EIDH_B4EID15_POSN                                0x7
14907:         #define _B4EIDH_B4EID15_POSITION                            0x7
14908:         #define _B4EIDH_B4EID15_SIZE                                0x1
14909:         #define _B4EIDH_B4EID15_LENGTH                              0x1
14910:         #define _B4EIDH_B4EID15_MASK                                0x80
14911:         #define _B4EIDH_B4EID8_POSN                                 0x0
14912:         #define _B4EIDH_B4EID8_POSITION                             0x0
14913:         #define _B4EIDH_B4EID8_SIZE                                 0x1
14914:         #define _B4EIDH_B4EID8_LENGTH                               0x1
14915:         #define _B4EIDH_B4EID8_MASK                                 0x1
14916:         #define _B4EIDH_B4EID9_POSN                                 0x1
14917:         #define _B4EIDH_B4EID9_POSITION                             0x1
14918:         #define _B4EIDH_B4EID9_SIZE                                 0x1
14919:         #define _B4EIDH_B4EID9_LENGTH                               0x1
14920:         #define _B4EIDH_B4EID9_MASK                                 0x2
14921:         
14922:         // Register: B4EIDL
14923:         extern volatile unsigned char           B4EIDL              @ 0xEC4;
14924:         #ifndef _LIB_BUILD
14925:         asm("B4EIDL equ 0EC4h");
14926:         #endif
14927:         // bitfield definitions
14928:         typedef union {
14929:             struct {
14930:                 unsigned EID                    :8;
14931:             };
14932:             struct {
14933:                 unsigned EID0                   :1;
14934:                 unsigned EID1                   :1;
14935:                 unsigned EID2                   :1;
14936:                 unsigned EID3                   :1;
14937:                 unsigned EID4                   :1;
14938:                 unsigned EID5                   :1;
14939:                 unsigned EID6                   :1;
14940:                 unsigned EID7                   :1;
14941:             };
14942:             struct {
14943:                 unsigned B4EID0                 :1;
14944:             };
14945:             struct {
14946:                 unsigned                        :1;
14947:                 unsigned B4EID1                 :1;
14948:             };
14949:             struct {
14950:                 unsigned                        :2;
14951:                 unsigned B4EID2                 :1;
14952:             };
14953:             struct {
14954:                 unsigned                        :3;
14955:                 unsigned B4EID3                 :1;
14956:             };
14957:             struct {
14958:                 unsigned                        :4;
14959:                 unsigned B4EID4                 :1;
14960:             };
14961:             struct {
14962:                 unsigned                        :5;
14963:                 unsigned B4EID5                 :1;
14964:             };
14965:             struct {
14966:                 unsigned                        :6;
14967:                 unsigned B4EID6                 :1;
14968:             };
14969:             struct {
14970:                 unsigned                        :7;
14971:                 unsigned B4EID7                 :1;
14972:             };
14973:         } B4EIDLbits_t;
14974:         extern volatile B4EIDLbits_t B4EIDLbits @ 0xEC4;
14975:         // bitfield macros
14976:         #define _B4EIDL_EID_POSN                                    0x0
14977:         #define _B4EIDL_EID_POSITION                                0x0
14978:         #define _B4EIDL_EID_SIZE                                    0x8
14979:         #define _B4EIDL_EID_LENGTH                                  0x8
14980:         #define _B4EIDL_EID_MASK                                    0xFF
14981:         #define _B4EIDL_EID0_POSN                                   0x0
14982:         #define _B4EIDL_EID0_POSITION                               0x0
14983:         #define _B4EIDL_EID0_SIZE                                   0x1
14984:         #define _B4EIDL_EID0_LENGTH                                 0x1
14985:         #define _B4EIDL_EID0_MASK                                   0x1
14986:         #define _B4EIDL_EID1_POSN                                   0x1
14987:         #define _B4EIDL_EID1_POSITION                               0x1
14988:         #define _B4EIDL_EID1_SIZE                                   0x1
14989:         #define _B4EIDL_EID1_LENGTH                                 0x1
14990:         #define _B4EIDL_EID1_MASK                                   0x2
14991:         #define _B4EIDL_EID2_POSN                                   0x2
14992:         #define _B4EIDL_EID2_POSITION                               0x2
14993:         #define _B4EIDL_EID2_SIZE                                   0x1
14994:         #define _B4EIDL_EID2_LENGTH                                 0x1
14995:         #define _B4EIDL_EID2_MASK                                   0x4
14996:         #define _B4EIDL_EID3_POSN                                   0x3
14997:         #define _B4EIDL_EID3_POSITION                               0x3
14998:         #define _B4EIDL_EID3_SIZE                                   0x1
14999:         #define _B4EIDL_EID3_LENGTH                                 0x1
15000:         #define _B4EIDL_EID3_MASK                                   0x8
15001:         #define _B4EIDL_EID4_POSN                                   0x4
15002:         #define _B4EIDL_EID4_POSITION                               0x4
15003:         #define _B4EIDL_EID4_SIZE                                   0x1
15004:         #define _B4EIDL_EID4_LENGTH                                 0x1
15005:         #define _B4EIDL_EID4_MASK                                   0x10
15006:         #define _B4EIDL_EID5_POSN                                   0x5
15007:         #define _B4EIDL_EID5_POSITION                               0x5
15008:         #define _B4EIDL_EID5_SIZE                                   0x1
15009:         #define _B4EIDL_EID5_LENGTH                                 0x1
15010:         #define _B4EIDL_EID5_MASK                                   0x20
15011:         #define _B4EIDL_EID6_POSN                                   0x6
15012:         #define _B4EIDL_EID6_POSITION                               0x6
15013:         #define _B4EIDL_EID6_SIZE                                   0x1
15014:         #define _B4EIDL_EID6_LENGTH                                 0x1
15015:         #define _B4EIDL_EID6_MASK                                   0x40
15016:         #define _B4EIDL_EID7_POSN                                   0x7
15017:         #define _B4EIDL_EID7_POSITION                               0x7
15018:         #define _B4EIDL_EID7_SIZE                                   0x1
15019:         #define _B4EIDL_EID7_LENGTH                                 0x1
15020:         #define _B4EIDL_EID7_MASK                                   0x80
15021:         #define _B4EIDL_B4EID0_POSN                                 0x0
15022:         #define _B4EIDL_B4EID0_POSITION                             0x0
15023:         #define _B4EIDL_B4EID0_SIZE                                 0x1
15024:         #define _B4EIDL_B4EID0_LENGTH                               0x1
15025:         #define _B4EIDL_B4EID0_MASK                                 0x1
15026:         #define _B4EIDL_B4EID1_POSN                                 0x1
15027:         #define _B4EIDL_B4EID1_POSITION                             0x1
15028:         #define _B4EIDL_B4EID1_SIZE                                 0x1
15029:         #define _B4EIDL_B4EID1_LENGTH                               0x1
15030:         #define _B4EIDL_B4EID1_MASK                                 0x2
15031:         #define _B4EIDL_B4EID2_POSN                                 0x2
15032:         #define _B4EIDL_B4EID2_POSITION                             0x2
15033:         #define _B4EIDL_B4EID2_SIZE                                 0x1
15034:         #define _B4EIDL_B4EID2_LENGTH                               0x1
15035:         #define _B4EIDL_B4EID2_MASK                                 0x4
15036:         #define _B4EIDL_B4EID3_POSN                                 0x3
15037:         #define _B4EIDL_B4EID3_POSITION                             0x3
15038:         #define _B4EIDL_B4EID3_SIZE                                 0x1
15039:         #define _B4EIDL_B4EID3_LENGTH                               0x1
15040:         #define _B4EIDL_B4EID3_MASK                                 0x8
15041:         #define _B4EIDL_B4EID4_POSN                                 0x4
15042:         #define _B4EIDL_B4EID4_POSITION                             0x4
15043:         #define _B4EIDL_B4EID4_SIZE                                 0x1
15044:         #define _B4EIDL_B4EID4_LENGTH                               0x1
15045:         #define _B4EIDL_B4EID4_MASK                                 0x10
15046:         #define _B4EIDL_B4EID5_POSN                                 0x5
15047:         #define _B4EIDL_B4EID5_POSITION                             0x5
15048:         #define _B4EIDL_B4EID5_SIZE                                 0x1
15049:         #define _B4EIDL_B4EID5_LENGTH                               0x1
15050:         #define _B4EIDL_B4EID5_MASK                                 0x20
15051:         #define _B4EIDL_B4EID6_POSN                                 0x6
15052:         #define _B4EIDL_B4EID6_POSITION                             0x6
15053:         #define _B4EIDL_B4EID6_SIZE                                 0x1
15054:         #define _B4EIDL_B4EID6_LENGTH                               0x1
15055:         #define _B4EIDL_B4EID6_MASK                                 0x40
15056:         #define _B4EIDL_B4EID7_POSN                                 0x7
15057:         #define _B4EIDL_B4EID7_POSITION                             0x7
15058:         #define _B4EIDL_B4EID7_SIZE                                 0x1
15059:         #define _B4EIDL_B4EID7_LENGTH                               0x1
15060:         #define _B4EIDL_B4EID7_MASK                                 0x80
15061:         
15062:         // Register: B4DLC
15063:         extern volatile unsigned char           B4DLC               @ 0xEC5;
15064:         #ifndef _LIB_BUILD
15065:         asm("B4DLC equ 0EC5h");
15066:         #endif
15067:         // bitfield definitions
15068:         typedef union {
15069:             struct {
15070:                 unsigned DLC                    :4;
15071:                 unsigned RB                     :2;
15072:                 unsigned RXRTR_TXRTR            :1;
15073:             };
15074:             struct {
15075:                 unsigned DLC0                   :1;
15076:                 unsigned DLC1                   :1;
15077:                 unsigned DLC2                   :1;
15078:                 unsigned DLC3                   :1;
15079:                 unsigned RB0                    :1;
15080:                 unsigned RB1                    :1;
15081:                 unsigned RXRTR                  :1;
15082:             };
15083:             struct {
15084:                 unsigned                        :6;
15085:                 unsigned TXRTR                  :1;
15086:             };
15087:             struct {
15088:                 unsigned B4DLC0                 :1;
15089:             };
15090:             struct {
15091:                 unsigned                        :1;
15092:                 unsigned B4DLC1                 :1;
15093:             };
15094:             struct {
15095:                 unsigned                        :2;
15096:                 unsigned B4DLC2                 :1;
15097:             };
15098:             struct {
15099:                 unsigned                        :3;
15100:                 unsigned B4DLC3                 :1;
15101:             };
15102:             struct {
15103:                 unsigned                        :4;
15104:                 unsigned B4RB0                  :1;
15105:             };
15106:             struct {
15107:                 unsigned                        :5;
15108:                 unsigned B4RB1                  :1;
15109:             };
15110:             struct {
15111:                 unsigned                        :6;
15112:                 unsigned B4RXRTR                :1;
15113:             };
15114:         } B4DLCbits_t;
15115:         extern volatile B4DLCbits_t B4DLCbits @ 0xEC5;
15116:         // bitfield macros
15117:         #define _B4DLC_DLC_POSN                                     0x0
15118:         #define _B4DLC_DLC_POSITION                                 0x0
15119:         #define _B4DLC_DLC_SIZE                                     0x4
15120:         #define _B4DLC_DLC_LENGTH                                   0x4
15121:         #define _B4DLC_DLC_MASK                                     0xF
15122:         #define _B4DLC_RB_POSN                                      0x4
15123:         #define _B4DLC_RB_POSITION                                  0x4
15124:         #define _B4DLC_RB_SIZE                                      0x2
15125:         #define _B4DLC_RB_LENGTH                                    0x2
15126:         #define _B4DLC_RB_MASK                                      0x30
15127:         #define _B4DLC_RXRTR_TXRTR_POSN                             0x6
15128:         #define _B4DLC_RXRTR_TXRTR_POSITION                         0x6
15129:         #define _B4DLC_RXRTR_TXRTR_SIZE                             0x1
15130:         #define _B4DLC_RXRTR_TXRTR_LENGTH                           0x1
15131:         #define _B4DLC_RXRTR_TXRTR_MASK                             0x40
15132:         #define _B4DLC_DLC0_POSN                                    0x0
15133:         #define _B4DLC_DLC0_POSITION                                0x0
15134:         #define _B4DLC_DLC0_SIZE                                    0x1
15135:         #define _B4DLC_DLC0_LENGTH                                  0x1
15136:         #define _B4DLC_DLC0_MASK                                    0x1
15137:         #define _B4DLC_DLC1_POSN                                    0x1
15138:         #define _B4DLC_DLC1_POSITION                                0x1
15139:         #define _B4DLC_DLC1_SIZE                                    0x1
15140:         #define _B4DLC_DLC1_LENGTH                                  0x1
15141:         #define _B4DLC_DLC1_MASK                                    0x2
15142:         #define _B4DLC_DLC2_POSN                                    0x2
15143:         #define _B4DLC_DLC2_POSITION                                0x2
15144:         #define _B4DLC_DLC2_SIZE                                    0x1
15145:         #define _B4DLC_DLC2_LENGTH                                  0x1
15146:         #define _B4DLC_DLC2_MASK                                    0x4
15147:         #define _B4DLC_DLC3_POSN                                    0x3
15148:         #define _B4DLC_DLC3_POSITION                                0x3
15149:         #define _B4DLC_DLC3_SIZE                                    0x1
15150:         #define _B4DLC_DLC3_LENGTH                                  0x1
15151:         #define _B4DLC_DLC3_MASK                                    0x8
15152:         #define _B4DLC_RB0_POSN                                     0x4
15153:         #define _B4DLC_RB0_POSITION                                 0x4
15154:         #define _B4DLC_RB0_SIZE                                     0x1
15155:         #define _B4DLC_RB0_LENGTH                                   0x1
15156:         #define _B4DLC_RB0_MASK                                     0x10
15157:         #define _B4DLC_RB1_POSN                                     0x5
15158:         #define _B4DLC_RB1_POSITION                                 0x5
15159:         #define _B4DLC_RB1_SIZE                                     0x1
15160:         #define _B4DLC_RB1_LENGTH                                   0x1
15161:         #define _B4DLC_RB1_MASK                                     0x20
15162:         #define _B4DLC_RXRTR_POSN                                   0x6
15163:         #define _B4DLC_RXRTR_POSITION                               0x6
15164:         #define _B4DLC_RXRTR_SIZE                                   0x1
15165:         #define _B4DLC_RXRTR_LENGTH                                 0x1
15166:         #define _B4DLC_RXRTR_MASK                                   0x40
15167:         #define _B4DLC_TXRTR_POSN                                   0x6
15168:         #define _B4DLC_TXRTR_POSITION                               0x6
15169:         #define _B4DLC_TXRTR_SIZE                                   0x1
15170:         #define _B4DLC_TXRTR_LENGTH                                 0x1
15171:         #define _B4DLC_TXRTR_MASK                                   0x40
15172:         #define _B4DLC_B4DLC0_POSN                                  0x0
15173:         #define _B4DLC_B4DLC0_POSITION                              0x0
15174:         #define _B4DLC_B4DLC0_SIZE                                  0x1
15175:         #define _B4DLC_B4DLC0_LENGTH                                0x1
15176:         #define _B4DLC_B4DLC0_MASK                                  0x1
15177:         #define _B4DLC_B4DLC1_POSN                                  0x1
15178:         #define _B4DLC_B4DLC1_POSITION                              0x1
15179:         #define _B4DLC_B4DLC1_SIZE                                  0x1
15180:         #define _B4DLC_B4DLC1_LENGTH                                0x1
15181:         #define _B4DLC_B4DLC1_MASK                                  0x2
15182:         #define _B4DLC_B4DLC2_POSN                                  0x2
15183:         #define _B4DLC_B4DLC2_POSITION                              0x2
15184:         #define _B4DLC_B4DLC2_SIZE                                  0x1
15185:         #define _B4DLC_B4DLC2_LENGTH                                0x1
15186:         #define _B4DLC_B4DLC2_MASK                                  0x4
15187:         #define _B4DLC_B4DLC3_POSN                                  0x3
15188:         #define _B4DLC_B4DLC3_POSITION                              0x3
15189:         #define _B4DLC_B4DLC3_SIZE                                  0x1
15190:         #define _B4DLC_B4DLC3_LENGTH                                0x1
15191:         #define _B4DLC_B4DLC3_MASK                                  0x8
15192:         #define _B4DLC_B4RB0_POSN                                   0x4
15193:         #define _B4DLC_B4RB0_POSITION                               0x4
15194:         #define _B4DLC_B4RB0_SIZE                                   0x1
15195:         #define _B4DLC_B4RB0_LENGTH                                 0x1
15196:         #define _B4DLC_B4RB0_MASK                                   0x10
15197:         #define _B4DLC_B4RB1_POSN                                   0x5
15198:         #define _B4DLC_B4RB1_POSITION                               0x5
15199:         #define _B4DLC_B4RB1_SIZE                                   0x1
15200:         #define _B4DLC_B4RB1_LENGTH                                 0x1
15201:         #define _B4DLC_B4RB1_MASK                                   0x20
15202:         #define _B4DLC_B4RXRTR_POSN                                 0x6
15203:         #define _B4DLC_B4RXRTR_POSITION                             0x6
15204:         #define _B4DLC_B4RXRTR_SIZE                                 0x1
15205:         #define _B4DLC_B4RXRTR_LENGTH                               0x1
15206:         #define _B4DLC_B4RXRTR_MASK                                 0x40
15207:         
15208:         // Register: B4D0
15209:         extern volatile unsigned char           B4D0                @ 0xEC6;
15210:         #ifndef _LIB_BUILD
15211:         asm("B4D0 equ 0EC6h");
15212:         #endif
15213:         // bitfield definitions
15214:         typedef union {
15215:             struct {
15216:                 unsigned B4D0                   :8;
15217:             };
15218:             struct {
15219:                 unsigned B4D00                  :1;
15220:                 unsigned B4D01                  :1;
15221:                 unsigned B4D02                  :1;
15222:                 unsigned B4D03                  :1;
15223:                 unsigned B4D04                  :1;
15224:                 unsigned B4D05                  :1;
15225:                 unsigned B4D06                  :1;
15226:                 unsigned B4D07                  :1;
15227:             };
15228:         } B4D0bits_t;
15229:         extern volatile B4D0bits_t B4D0bits @ 0xEC6;
15230:         // bitfield macros
15231:         #define _B4D0_B4D0_POSN                                     0x0
15232:         #define _B4D0_B4D0_POSITION                                 0x0
15233:         #define _B4D0_B4D0_SIZE                                     0x8
15234:         #define _B4D0_B4D0_LENGTH                                   0x8
15235:         #define _B4D0_B4D0_MASK                                     0xFF
15236:         #define _B4D0_B4D00_POSN                                    0x0
15237:         #define _B4D0_B4D00_POSITION                                0x0
15238:         #define _B4D0_B4D00_SIZE                                    0x1
15239:         #define _B4D0_B4D00_LENGTH                                  0x1
15240:         #define _B4D0_B4D00_MASK                                    0x1
15241:         #define _B4D0_B4D01_POSN                                    0x1
15242:         #define _B4D0_B4D01_POSITION                                0x1
15243:         #define _B4D0_B4D01_SIZE                                    0x1
15244:         #define _B4D0_B4D01_LENGTH                                  0x1
15245:         #define _B4D0_B4D01_MASK                                    0x2
15246:         #define _B4D0_B4D02_POSN                                    0x2
15247:         #define _B4D0_B4D02_POSITION                                0x2
15248:         #define _B4D0_B4D02_SIZE                                    0x1
15249:         #define _B4D0_B4D02_LENGTH                                  0x1
15250:         #define _B4D0_B4D02_MASK                                    0x4
15251:         #define _B4D0_B4D03_POSN                                    0x3
15252:         #define _B4D0_B4D03_POSITION                                0x3
15253:         #define _B4D0_B4D03_SIZE                                    0x1
15254:         #define _B4D0_B4D03_LENGTH                                  0x1
15255:         #define _B4D0_B4D03_MASK                                    0x8
15256:         #define _B4D0_B4D04_POSN                                    0x4
15257:         #define _B4D0_B4D04_POSITION                                0x4
15258:         #define _B4D0_B4D04_SIZE                                    0x1
15259:         #define _B4D0_B4D04_LENGTH                                  0x1
15260:         #define _B4D0_B4D04_MASK                                    0x10
15261:         #define _B4D0_B4D05_POSN                                    0x5
15262:         #define _B4D0_B4D05_POSITION                                0x5
15263:         #define _B4D0_B4D05_SIZE                                    0x1
15264:         #define _B4D0_B4D05_LENGTH                                  0x1
15265:         #define _B4D0_B4D05_MASK                                    0x20
15266:         #define _B4D0_B4D06_POSN                                    0x6
15267:         #define _B4D0_B4D06_POSITION                                0x6
15268:         #define _B4D0_B4D06_SIZE                                    0x1
15269:         #define _B4D0_B4D06_LENGTH                                  0x1
15270:         #define _B4D0_B4D06_MASK                                    0x40
15271:         #define _B4D0_B4D07_POSN                                    0x7
15272:         #define _B4D0_B4D07_POSITION                                0x7
15273:         #define _B4D0_B4D07_SIZE                                    0x1
15274:         #define _B4D0_B4D07_LENGTH                                  0x1
15275:         #define _B4D0_B4D07_MASK                                    0x80
15276:         
15277:         // Register: B4D1
15278:         extern volatile unsigned char           B4D1                @ 0xEC7;
15279:         #ifndef _LIB_BUILD
15280:         asm("B4D1 equ 0EC7h");
15281:         #endif
15282:         // bitfield definitions
15283:         typedef union {
15284:             struct {
15285:                 unsigned B4D1                   :8;
15286:             };
15287:             struct {
15288:                 unsigned B4D10                  :1;
15289:                 unsigned B4D11                  :1;
15290:                 unsigned B4D12                  :1;
15291:                 unsigned B4D13                  :1;
15292:                 unsigned B4D14                  :1;
15293:                 unsigned B4D15                  :1;
15294:                 unsigned B4D16                  :1;
15295:                 unsigned B4D17                  :1;
15296:             };
15297:         } B4D1bits_t;
15298:         extern volatile B4D1bits_t B4D1bits @ 0xEC7;
15299:         // bitfield macros
15300:         #define _B4D1_B4D1_POSN                                     0x0
15301:         #define _B4D1_B4D1_POSITION                                 0x0
15302:         #define _B4D1_B4D1_SIZE                                     0x8
15303:         #define _B4D1_B4D1_LENGTH                                   0x8
15304:         #define _B4D1_B4D1_MASK                                     0xFF
15305:         #define _B4D1_B4D10_POSN                                    0x0
15306:         #define _B4D1_B4D10_POSITION                                0x0
15307:         #define _B4D1_B4D10_SIZE                                    0x1
15308:         #define _B4D1_B4D10_LENGTH                                  0x1
15309:         #define _B4D1_B4D10_MASK                                    0x1
15310:         #define _B4D1_B4D11_POSN                                    0x1
15311:         #define _B4D1_B4D11_POSITION                                0x1
15312:         #define _B4D1_B4D11_SIZE                                    0x1
15313:         #define _B4D1_B4D11_LENGTH                                  0x1
15314:         #define _B4D1_B4D11_MASK                                    0x2
15315:         #define _B4D1_B4D12_POSN                                    0x2
15316:         #define _B4D1_B4D12_POSITION                                0x2
15317:         #define _B4D1_B4D12_SIZE                                    0x1
15318:         #define _B4D1_B4D12_LENGTH                                  0x1
15319:         #define _B4D1_B4D12_MASK                                    0x4
15320:         #define _B4D1_B4D13_POSN                                    0x3
15321:         #define _B4D1_B4D13_POSITION                                0x3
15322:         #define _B4D1_B4D13_SIZE                                    0x1
15323:         #define _B4D1_B4D13_LENGTH                                  0x1
15324:         #define _B4D1_B4D13_MASK                                    0x8
15325:         #define _B4D1_B4D14_POSN                                    0x4
15326:         #define _B4D1_B4D14_POSITION                                0x4
15327:         #define _B4D1_B4D14_SIZE                                    0x1
15328:         #define _B4D1_B4D14_LENGTH                                  0x1
15329:         #define _B4D1_B4D14_MASK                                    0x10
15330:         #define _B4D1_B4D15_POSN                                    0x5
15331:         #define _B4D1_B4D15_POSITION                                0x5
15332:         #define _B4D1_B4D15_SIZE                                    0x1
15333:         #define _B4D1_B4D15_LENGTH                                  0x1
15334:         #define _B4D1_B4D15_MASK                                    0x20
15335:         #define _B4D1_B4D16_POSN                                    0x6
15336:         #define _B4D1_B4D16_POSITION                                0x6
15337:         #define _B4D1_B4D16_SIZE                                    0x1
15338:         #define _B4D1_B4D16_LENGTH                                  0x1
15339:         #define _B4D1_B4D16_MASK                                    0x40
15340:         #define _B4D1_B4D17_POSN                                    0x7
15341:         #define _B4D1_B4D17_POSITION                                0x7
15342:         #define _B4D1_B4D17_SIZE                                    0x1
15343:         #define _B4D1_B4D17_LENGTH                                  0x1
15344:         #define _B4D1_B4D17_MASK                                    0x80
15345:         
15346:         // Register: B4D2
15347:         extern volatile unsigned char           B4D2                @ 0xEC8;
15348:         #ifndef _LIB_BUILD
15349:         asm("B4D2 equ 0EC8h");
15350:         #endif
15351:         // bitfield definitions
15352:         typedef union {
15353:             struct {
15354:                 unsigned B4D2                   :8;
15355:             };
15356:             struct {
15357:                 unsigned B4D20                  :1;
15358:                 unsigned B4D21                  :1;
15359:                 unsigned B4D22                  :1;
15360:                 unsigned B4D23                  :1;
15361:                 unsigned B4D24                  :1;
15362:                 unsigned B4D25                  :1;
15363:                 unsigned B4D26                  :1;
15364:                 unsigned B4D27                  :1;
15365:             };
15366:         } B4D2bits_t;
15367:         extern volatile B4D2bits_t B4D2bits @ 0xEC8;
15368:         // bitfield macros
15369:         #define _B4D2_B4D2_POSN                                     0x0
15370:         #define _B4D2_B4D2_POSITION                                 0x0
15371:         #define _B4D2_B4D2_SIZE                                     0x8
15372:         #define _B4D2_B4D2_LENGTH                                   0x8
15373:         #define _B4D2_B4D2_MASK                                     0xFF
15374:         #define _B4D2_B4D20_POSN                                    0x0
15375:         #define _B4D2_B4D20_POSITION                                0x0
15376:         #define _B4D2_B4D20_SIZE                                    0x1
15377:         #define _B4D2_B4D20_LENGTH                                  0x1
15378:         #define _B4D2_B4D20_MASK                                    0x1
15379:         #define _B4D2_B4D21_POSN                                    0x1
15380:         #define _B4D2_B4D21_POSITION                                0x1
15381:         #define _B4D2_B4D21_SIZE                                    0x1
15382:         #define _B4D2_B4D21_LENGTH                                  0x1
15383:         #define _B4D2_B4D21_MASK                                    0x2
15384:         #define _B4D2_B4D22_POSN                                    0x2
15385:         #define _B4D2_B4D22_POSITION                                0x2
15386:         #define _B4D2_B4D22_SIZE                                    0x1
15387:         #define _B4D2_B4D22_LENGTH                                  0x1
15388:         #define _B4D2_B4D22_MASK                                    0x4
15389:         #define _B4D2_B4D23_POSN                                    0x3
15390:         #define _B4D2_B4D23_POSITION                                0x3
15391:         #define _B4D2_B4D23_SIZE                                    0x1
15392:         #define _B4D2_B4D23_LENGTH                                  0x1
15393:         #define _B4D2_B4D23_MASK                                    0x8
15394:         #define _B4D2_B4D24_POSN                                    0x4
15395:         #define _B4D2_B4D24_POSITION                                0x4
15396:         #define _B4D2_B4D24_SIZE                                    0x1
15397:         #define _B4D2_B4D24_LENGTH                                  0x1
15398:         #define _B4D2_B4D24_MASK                                    0x10
15399:         #define _B4D2_B4D25_POSN                                    0x5
15400:         #define _B4D2_B4D25_POSITION                                0x5
15401:         #define _B4D2_B4D25_SIZE                                    0x1
15402:         #define _B4D2_B4D25_LENGTH                                  0x1
15403:         #define _B4D2_B4D25_MASK                                    0x20
15404:         #define _B4D2_B4D26_POSN                                    0x6
15405:         #define _B4D2_B4D26_POSITION                                0x6
15406:         #define _B4D2_B4D26_SIZE                                    0x1
15407:         #define _B4D2_B4D26_LENGTH                                  0x1
15408:         #define _B4D2_B4D26_MASK                                    0x40
15409:         #define _B4D2_B4D27_POSN                                    0x7
15410:         #define _B4D2_B4D27_POSITION                                0x7
15411:         #define _B4D2_B4D27_SIZE                                    0x1
15412:         #define _B4D2_B4D27_LENGTH                                  0x1
15413:         #define _B4D2_B4D27_MASK                                    0x80
15414:         
15415:         // Register: B4D3
15416:         extern volatile unsigned char           B4D3                @ 0xEC9;
15417:         #ifndef _LIB_BUILD
15418:         asm("B4D3 equ 0EC9h");
15419:         #endif
15420:         // bitfield definitions
15421:         typedef union {
15422:             struct {
15423:                 unsigned B4D3                   :8;
15424:             };
15425:             struct {
15426:                 unsigned B4D30                  :1;
15427:                 unsigned B4D31                  :1;
15428:                 unsigned B4D32                  :1;
15429:                 unsigned B4D33                  :1;
15430:                 unsigned B4D34                  :1;
15431:                 unsigned B4D35                  :1;
15432:                 unsigned B4D36                  :1;
15433:                 unsigned B4D37                  :1;
15434:             };
15435:         } B4D3bits_t;
15436:         extern volatile B4D3bits_t B4D3bits @ 0xEC9;
15437:         // bitfield macros
15438:         #define _B4D3_B4D3_POSN                                     0x0
15439:         #define _B4D3_B4D3_POSITION                                 0x0
15440:         #define _B4D3_B4D3_SIZE                                     0x8
15441:         #define _B4D3_B4D3_LENGTH                                   0x8
15442:         #define _B4D3_B4D3_MASK                                     0xFF
15443:         #define _B4D3_B4D30_POSN                                    0x0
15444:         #define _B4D3_B4D30_POSITION                                0x0
15445:         #define _B4D3_B4D30_SIZE                                    0x1
15446:         #define _B4D3_B4D30_LENGTH                                  0x1
15447:         #define _B4D3_B4D30_MASK                                    0x1
15448:         #define _B4D3_B4D31_POSN                                    0x1
15449:         #define _B4D3_B4D31_POSITION                                0x1
15450:         #define _B4D3_B4D31_SIZE                                    0x1
15451:         #define _B4D3_B4D31_LENGTH                                  0x1
15452:         #define _B4D3_B4D31_MASK                                    0x2
15453:         #define _B4D3_B4D32_POSN                                    0x2
15454:         #define _B4D3_B4D32_POSITION                                0x2
15455:         #define _B4D3_B4D32_SIZE                                    0x1
15456:         #define _B4D3_B4D32_LENGTH                                  0x1
15457:         #define _B4D3_B4D32_MASK                                    0x4
15458:         #define _B4D3_B4D33_POSN                                    0x3
15459:         #define _B4D3_B4D33_POSITION                                0x3
15460:         #define _B4D3_B4D33_SIZE                                    0x1
15461:         #define _B4D3_B4D33_LENGTH                                  0x1
15462:         #define _B4D3_B4D33_MASK                                    0x8
15463:         #define _B4D3_B4D34_POSN                                    0x4
15464:         #define _B4D3_B4D34_POSITION                                0x4
15465:         #define _B4D3_B4D34_SIZE                                    0x1
15466:         #define _B4D3_B4D34_LENGTH                                  0x1
15467:         #define _B4D3_B4D34_MASK                                    0x10
15468:         #define _B4D3_B4D35_POSN                                    0x5
15469:         #define _B4D3_B4D35_POSITION                                0x5
15470:         #define _B4D3_B4D35_SIZE                                    0x1
15471:         #define _B4D3_B4D35_LENGTH                                  0x1
15472:         #define _B4D3_B4D35_MASK                                    0x20
15473:         #define _B4D3_B4D36_POSN                                    0x6
15474:         #define _B4D3_B4D36_POSITION                                0x6
15475:         #define _B4D3_B4D36_SIZE                                    0x1
15476:         #define _B4D3_B4D36_LENGTH                                  0x1
15477:         #define _B4D3_B4D36_MASK                                    0x40
15478:         #define _B4D3_B4D37_POSN                                    0x7
15479:         #define _B4D3_B4D37_POSITION                                0x7
15480:         #define _B4D3_B4D37_SIZE                                    0x1
15481:         #define _B4D3_B4D37_LENGTH                                  0x1
15482:         #define _B4D3_B4D37_MASK                                    0x80
15483:         
15484:         // Register: B4D4
15485:         extern volatile unsigned char           B4D4                @ 0xECA;
15486:         #ifndef _LIB_BUILD
15487:         asm("B4D4 equ 0ECAh");
15488:         #endif
15489:         // bitfield definitions
15490:         typedef union {
15491:             struct {
15492:                 unsigned B4D4                   :8;
15493:             };
15494:             struct {
15495:                 unsigned B4D40                  :1;
15496:                 unsigned B4D41                  :1;
15497:                 unsigned B4D42                  :1;
15498:                 unsigned B4D43                  :1;
15499:                 unsigned B4D44                  :1;
15500:                 unsigned B4D45                  :1;
15501:                 unsigned B4D46                  :1;
15502:                 unsigned B4D47                  :1;
15503:             };
15504:         } B4D4bits_t;
15505:         extern volatile B4D4bits_t B4D4bits @ 0xECA;
15506:         // bitfield macros
15507:         #define _B4D4_B4D4_POSN                                     0x0
15508:         #define _B4D4_B4D4_POSITION                                 0x0
15509:         #define _B4D4_B4D4_SIZE                                     0x8
15510:         #define _B4D4_B4D4_LENGTH                                   0x8
15511:         #define _B4D4_B4D4_MASK                                     0xFF
15512:         #define _B4D4_B4D40_POSN                                    0x0
15513:         #define _B4D4_B4D40_POSITION                                0x0
15514:         #define _B4D4_B4D40_SIZE                                    0x1
15515:         #define _B4D4_B4D40_LENGTH                                  0x1
15516:         #define _B4D4_B4D40_MASK                                    0x1
15517:         #define _B4D4_B4D41_POSN                                    0x1
15518:         #define _B4D4_B4D41_POSITION                                0x1
15519:         #define _B4D4_B4D41_SIZE                                    0x1
15520:         #define _B4D4_B4D41_LENGTH                                  0x1
15521:         #define _B4D4_B4D41_MASK                                    0x2
15522:         #define _B4D4_B4D42_POSN                                    0x2
15523:         #define _B4D4_B4D42_POSITION                                0x2
15524:         #define _B4D4_B4D42_SIZE                                    0x1
15525:         #define _B4D4_B4D42_LENGTH                                  0x1
15526:         #define _B4D4_B4D42_MASK                                    0x4
15527:         #define _B4D4_B4D43_POSN                                    0x3
15528:         #define _B4D4_B4D43_POSITION                                0x3
15529:         #define _B4D4_B4D43_SIZE                                    0x1
15530:         #define _B4D4_B4D43_LENGTH                                  0x1
15531:         #define _B4D4_B4D43_MASK                                    0x8
15532:         #define _B4D4_B4D44_POSN                                    0x4
15533:         #define _B4D4_B4D44_POSITION                                0x4
15534:         #define _B4D4_B4D44_SIZE                                    0x1
15535:         #define _B4D4_B4D44_LENGTH                                  0x1
15536:         #define _B4D4_B4D44_MASK                                    0x10
15537:         #define _B4D4_B4D45_POSN                                    0x5
15538:         #define _B4D4_B4D45_POSITION                                0x5
15539:         #define _B4D4_B4D45_SIZE                                    0x1
15540:         #define _B4D4_B4D45_LENGTH                                  0x1
15541:         #define _B4D4_B4D45_MASK                                    0x20
15542:         #define _B4D4_B4D46_POSN                                    0x6
15543:         #define _B4D4_B4D46_POSITION                                0x6
15544:         #define _B4D4_B4D46_SIZE                                    0x1
15545:         #define _B4D4_B4D46_LENGTH                                  0x1
15546:         #define _B4D4_B4D46_MASK                                    0x40
15547:         #define _B4D4_B4D47_POSN                                    0x7
15548:         #define _B4D4_B4D47_POSITION                                0x7
15549:         #define _B4D4_B4D47_SIZE                                    0x1
15550:         #define _B4D4_B4D47_LENGTH                                  0x1
15551:         #define _B4D4_B4D47_MASK                                    0x80
15552:         
15553:         // Register: B4D5
15554:         extern volatile unsigned char           B4D5                @ 0xECB;
15555:         #ifndef _LIB_BUILD
15556:         asm("B4D5 equ 0ECBh");
15557:         #endif
15558:         // bitfield definitions
15559:         typedef union {
15560:             struct {
15561:                 unsigned B4D5                   :8;
15562:             };
15563:             struct {
15564:                 unsigned B4D50                  :1;
15565:                 unsigned B4D51                  :1;
15566:                 unsigned B4D52                  :1;
15567:                 unsigned B4D53                  :1;
15568:                 unsigned B4D54                  :1;
15569:                 unsigned B4D55                  :1;
15570:                 unsigned B4D56                  :1;
15571:                 unsigned B4D57                  :1;
15572:             };
15573:         } B4D5bits_t;
15574:         extern volatile B4D5bits_t B4D5bits @ 0xECB;
15575:         // bitfield macros
15576:         #define _B4D5_B4D5_POSN                                     0x0
15577:         #define _B4D5_B4D5_POSITION                                 0x0
15578:         #define _B4D5_B4D5_SIZE                                     0x8
15579:         #define _B4D5_B4D5_LENGTH                                   0x8
15580:         #define _B4D5_B4D5_MASK                                     0xFF
15581:         #define _B4D5_B4D50_POSN                                    0x0
15582:         #define _B4D5_B4D50_POSITION                                0x0
15583:         #define _B4D5_B4D50_SIZE                                    0x1
15584:         #define _B4D5_B4D50_LENGTH                                  0x1
15585:         #define _B4D5_B4D50_MASK                                    0x1
15586:         #define _B4D5_B4D51_POSN                                    0x1
15587:         #define _B4D5_B4D51_POSITION                                0x1
15588:         #define _B4D5_B4D51_SIZE                                    0x1
15589:         #define _B4D5_B4D51_LENGTH                                  0x1
15590:         #define _B4D5_B4D51_MASK                                    0x2
15591:         #define _B4D5_B4D52_POSN                                    0x2
15592:         #define _B4D5_B4D52_POSITION                                0x2
15593:         #define _B4D5_B4D52_SIZE                                    0x1
15594:         #define _B4D5_B4D52_LENGTH                                  0x1
15595:         #define _B4D5_B4D52_MASK                                    0x4
15596:         #define _B4D5_B4D53_POSN                                    0x3
15597:         #define _B4D5_B4D53_POSITION                                0x3
15598:         #define _B4D5_B4D53_SIZE                                    0x1
15599:         #define _B4D5_B4D53_LENGTH                                  0x1
15600:         #define _B4D5_B4D53_MASK                                    0x8
15601:         #define _B4D5_B4D54_POSN                                    0x4
15602:         #define _B4D5_B4D54_POSITION                                0x4
15603:         #define _B4D5_B4D54_SIZE                                    0x1
15604:         #define _B4D5_B4D54_LENGTH                                  0x1
15605:         #define _B4D5_B4D54_MASK                                    0x10
15606:         #define _B4D5_B4D55_POSN                                    0x5
15607:         #define _B4D5_B4D55_POSITION                                0x5
15608:         #define _B4D5_B4D55_SIZE                                    0x1
15609:         #define _B4D5_B4D55_LENGTH                                  0x1
15610:         #define _B4D5_B4D55_MASK                                    0x20
15611:         #define _B4D5_B4D56_POSN                                    0x6
15612:         #define _B4D5_B4D56_POSITION                                0x6
15613:         #define _B4D5_B4D56_SIZE                                    0x1
15614:         #define _B4D5_B4D56_LENGTH                                  0x1
15615:         #define _B4D5_B4D56_MASK                                    0x40
15616:         #define _B4D5_B4D57_POSN                                    0x7
15617:         #define _B4D5_B4D57_POSITION                                0x7
15618:         #define _B4D5_B4D57_SIZE                                    0x1
15619:         #define _B4D5_B4D57_LENGTH                                  0x1
15620:         #define _B4D5_B4D57_MASK                                    0x80
15621:         
15622:         // Register: B4D6
15623:         extern volatile unsigned char           B4D6                @ 0xECC;
15624:         #ifndef _LIB_BUILD
15625:         asm("B4D6 equ 0ECCh");
15626:         #endif
15627:         // bitfield definitions
15628:         typedef union {
15629:             struct {
15630:                 unsigned B4D6                   :8;
15631:             };
15632:             struct {
15633:                 unsigned B4D60                  :1;
15634:                 unsigned B4D61                  :1;
15635:                 unsigned B4D62                  :1;
15636:                 unsigned B4D63                  :1;
15637:                 unsigned B4D64                  :1;
15638:                 unsigned B4D65                  :1;
15639:                 unsigned B4D66                  :1;
15640:                 unsigned B4D67                  :1;
15641:             };
15642:         } B4D6bits_t;
15643:         extern volatile B4D6bits_t B4D6bits @ 0xECC;
15644:         // bitfield macros
15645:         #define _B4D6_B4D6_POSN                                     0x0
15646:         #define _B4D6_B4D6_POSITION                                 0x0
15647:         #define _B4D6_B4D6_SIZE                                     0x8
15648:         #define _B4D6_B4D6_LENGTH                                   0x8
15649:         #define _B4D6_B4D6_MASK                                     0xFF
15650:         #define _B4D6_B4D60_POSN                                    0x0
15651:         #define _B4D6_B4D60_POSITION                                0x0
15652:         #define _B4D6_B4D60_SIZE                                    0x1
15653:         #define _B4D6_B4D60_LENGTH                                  0x1
15654:         #define _B4D6_B4D60_MASK                                    0x1
15655:         #define _B4D6_B4D61_POSN                                    0x1
15656:         #define _B4D6_B4D61_POSITION                                0x1
15657:         #define _B4D6_B4D61_SIZE                                    0x1
15658:         #define _B4D6_B4D61_LENGTH                                  0x1
15659:         #define _B4D6_B4D61_MASK                                    0x2
15660:         #define _B4D6_B4D62_POSN                                    0x2
15661:         #define _B4D6_B4D62_POSITION                                0x2
15662:         #define _B4D6_B4D62_SIZE                                    0x1
15663:         #define _B4D6_B4D62_LENGTH                                  0x1
15664:         #define _B4D6_B4D62_MASK                                    0x4
15665:         #define _B4D6_B4D63_POSN                                    0x3
15666:         #define _B4D6_B4D63_POSITION                                0x3
15667:         #define _B4D6_B4D63_SIZE                                    0x1
15668:         #define _B4D6_B4D63_LENGTH                                  0x1
15669:         #define _B4D6_B4D63_MASK                                    0x8
15670:         #define _B4D6_B4D64_POSN                                    0x4
15671:         #define _B4D6_B4D64_POSITION                                0x4
15672:         #define _B4D6_B4D64_SIZE                                    0x1
15673:         #define _B4D6_B4D64_LENGTH                                  0x1
15674:         #define _B4D6_B4D64_MASK                                    0x10
15675:         #define _B4D6_B4D65_POSN                                    0x5
15676:         #define _B4D6_B4D65_POSITION                                0x5
15677:         #define _B4D6_B4D65_SIZE                                    0x1
15678:         #define _B4D6_B4D65_LENGTH                                  0x1
15679:         #define _B4D6_B4D65_MASK                                    0x20
15680:         #define _B4D6_B4D66_POSN                                    0x6
15681:         #define _B4D6_B4D66_POSITION                                0x6
15682:         #define _B4D6_B4D66_SIZE                                    0x1
15683:         #define _B4D6_B4D66_LENGTH                                  0x1
15684:         #define _B4D6_B4D66_MASK                                    0x40
15685:         #define _B4D6_B4D67_POSN                                    0x7
15686:         #define _B4D6_B4D67_POSITION                                0x7
15687:         #define _B4D6_B4D67_SIZE                                    0x1
15688:         #define _B4D6_B4D67_LENGTH                                  0x1
15689:         #define _B4D6_B4D67_MASK                                    0x80
15690:         
15691:         // Register: B4D7
15692:         extern volatile unsigned char           B4D7                @ 0xECD;
15693:         #ifndef _LIB_BUILD
15694:         asm("B4D7 equ 0ECDh");
15695:         #endif
15696:         // bitfield definitions
15697:         typedef union {
15698:             struct {
15699:                 unsigned B4D7                   :8;
15700:             };
15701:             struct {
15702:                 unsigned B4D70                  :1;
15703:                 unsigned B4D71                  :1;
15704:                 unsigned B4D72                  :1;
15705:                 unsigned B4D73                  :1;
15706:                 unsigned B4D74                  :1;
15707:                 unsigned B4D75                  :1;
15708:                 unsigned B4D76                  :1;
15709:                 unsigned B4D77                  :1;
15710:             };
15711:         } B4D7bits_t;
15712:         extern volatile B4D7bits_t B4D7bits @ 0xECD;
15713:         // bitfield macros
15714:         #define _B4D7_B4D7_POSN                                     0x0
15715:         #define _B4D7_B4D7_POSITION                                 0x0
15716:         #define _B4D7_B4D7_SIZE                                     0x8
15717:         #define _B4D7_B4D7_LENGTH                                   0x8
15718:         #define _B4D7_B4D7_MASK                                     0xFF
15719:         #define _B4D7_B4D70_POSN                                    0x0
15720:         #define _B4D7_B4D70_POSITION                                0x0
15721:         #define _B4D7_B4D70_SIZE                                    0x1
15722:         #define _B4D7_B4D70_LENGTH                                  0x1
15723:         #define _B4D7_B4D70_MASK                                    0x1
15724:         #define _B4D7_B4D71_POSN                                    0x1
15725:         #define _B4D7_B4D71_POSITION                                0x1
15726:         #define _B4D7_B4D71_SIZE                                    0x1
15727:         #define _B4D7_B4D71_LENGTH                                  0x1
15728:         #define _B4D7_B4D71_MASK                                    0x2
15729:         #define _B4D7_B4D72_POSN                                    0x2
15730:         #define _B4D7_B4D72_POSITION                                0x2
15731:         #define _B4D7_B4D72_SIZE                                    0x1
15732:         #define _B4D7_B4D72_LENGTH                                  0x1
15733:         #define _B4D7_B4D72_MASK                                    0x4
15734:         #define _B4D7_B4D73_POSN                                    0x3
15735:         #define _B4D7_B4D73_POSITION                                0x3
15736:         #define _B4D7_B4D73_SIZE                                    0x1
15737:         #define _B4D7_B4D73_LENGTH                                  0x1
15738:         #define _B4D7_B4D73_MASK                                    0x8
15739:         #define _B4D7_B4D74_POSN                                    0x4
15740:         #define _B4D7_B4D74_POSITION                                0x4
15741:         #define _B4D7_B4D74_SIZE                                    0x1
15742:         #define _B4D7_B4D74_LENGTH                                  0x1
15743:         #define _B4D7_B4D74_MASK                                    0x10
15744:         #define _B4D7_B4D75_POSN                                    0x5
15745:         #define _B4D7_B4D75_POSITION                                0x5
15746:         #define _B4D7_B4D75_SIZE                                    0x1
15747:         #define _B4D7_B4D75_LENGTH                                  0x1
15748:         #define _B4D7_B4D75_MASK                                    0x20
15749:         #define _B4D7_B4D76_POSN                                    0x6
15750:         #define _B4D7_B4D76_POSITION                                0x6
15751:         #define _B4D7_B4D76_SIZE                                    0x1
15752:         #define _B4D7_B4D76_LENGTH                                  0x1
15753:         #define _B4D7_B4D76_MASK                                    0x40
15754:         #define _B4D7_B4D77_POSN                                    0x7
15755:         #define _B4D7_B4D77_POSITION                                0x7
15756:         #define _B4D7_B4D77_SIZE                                    0x1
15757:         #define _B4D7_B4D77_LENGTH                                  0x1
15758:         #define _B4D7_B4D77_MASK                                    0x80
15759:         
15760:         // Register: CANSTAT_RO5
15761:         extern volatile unsigned char           CANSTAT_RO5         @ 0xECE;
15762:         #ifndef _LIB_BUILD
15763:         asm("CANSTAT_RO5 equ 0ECEh");
15764:         #endif
15765:         // bitfield definitions
15766:         typedef union {
15767:             struct {
15768:                 unsigned EICODE0                :1;
15769:                 unsigned EICODE1_ICODE0         :1;
15770:                 unsigned EICODE2_ICODE1         :1;
15771:                 unsigned EICODE3_ICODE2         :1;
15772:                 unsigned EICODE4                :1;
15773:                 unsigned OPMODE                 :3;
15774:             };
15775:             struct {
15776:                 unsigned                        :1;
15777:                 unsigned EICODE1                :1;
15778:                 unsigned EICODE2                :1;
15779:                 unsigned EICODE3                :1;
15780:                 unsigned                        :1;
15781:                 unsigned OPMODE0                :1;
15782:                 unsigned OPMODE1                :1;
15783:                 unsigned OPMODE2                :1;
15784:             };
15785:             struct {
15786:                 unsigned                        :1;
15787:                 unsigned ICODE0                 :1;
15788:                 unsigned ICODE1                 :1;
15789:                 unsigned ICODE2                 :1;
15790:             };
15791:         } CANSTAT_RO5bits_t;
15792:         extern volatile CANSTAT_RO5bits_t CANSTAT_RO5bits @ 0xECE;
15793:         // bitfield macros
15794:         #define _CANSTAT_RO5_EICODE0_POSN                           0x0
15795:         #define _CANSTAT_RO5_EICODE0_POSITION                       0x0
15796:         #define _CANSTAT_RO5_EICODE0_SIZE                           0x1
15797:         #define _CANSTAT_RO5_EICODE0_LENGTH                         0x1
15798:         #define _CANSTAT_RO5_EICODE0_MASK                           0x1
15799:         #define _CANSTAT_RO5_EICODE1_ICODE0_POSN                    0x1
15800:         #define _CANSTAT_RO5_EICODE1_ICODE0_POSITION                0x1
15801:         #define _CANSTAT_RO5_EICODE1_ICODE0_SIZE                    0x1
15802:         #define _CANSTAT_RO5_EICODE1_ICODE0_LENGTH                  0x1
15803:         #define _CANSTAT_RO5_EICODE1_ICODE0_MASK                    0x2
15804:         #define _CANSTAT_RO5_EICODE2_ICODE1_POSN                    0x2
15805:         #define _CANSTAT_RO5_EICODE2_ICODE1_POSITION                0x2
15806:         #define _CANSTAT_RO5_EICODE2_ICODE1_SIZE                    0x1
15807:         #define _CANSTAT_RO5_EICODE2_ICODE1_LENGTH                  0x1
15808:         #define _CANSTAT_RO5_EICODE2_ICODE1_MASK                    0x4
15809:         #define _CANSTAT_RO5_EICODE3_ICODE2_POSN                    0x3
15810:         #define _CANSTAT_RO5_EICODE3_ICODE2_POSITION                0x3
15811:         #define _CANSTAT_RO5_EICODE3_ICODE2_SIZE                    0x1
15812:         #define _CANSTAT_RO5_EICODE3_ICODE2_LENGTH                  0x1
15813:         #define _CANSTAT_RO5_EICODE3_ICODE2_MASK                    0x8
15814:         #define _CANSTAT_RO5_EICODE4_POSN                           0x4
15815:         #define _CANSTAT_RO5_EICODE4_POSITION                       0x4
15816:         #define _CANSTAT_RO5_EICODE4_SIZE                           0x1
15817:         #define _CANSTAT_RO5_EICODE4_LENGTH                         0x1
15818:         #define _CANSTAT_RO5_EICODE4_MASK                           0x10
15819:         #define _CANSTAT_RO5_OPMODE_POSN                            0x5
15820:         #define _CANSTAT_RO5_OPMODE_POSITION                        0x5
15821:         #define _CANSTAT_RO5_OPMODE_SIZE                            0x3
15822:         #define _CANSTAT_RO5_OPMODE_LENGTH                          0x3
15823:         #define _CANSTAT_RO5_OPMODE_MASK                            0xE0
15824:         #define _CANSTAT_RO5_EICODE1_POSN                           0x1
15825:         #define _CANSTAT_RO5_EICODE1_POSITION                       0x1
15826:         #define _CANSTAT_RO5_EICODE1_SIZE                           0x1
15827:         #define _CANSTAT_RO5_EICODE1_LENGTH                         0x1
15828:         #define _CANSTAT_RO5_EICODE1_MASK                           0x2
15829:         #define _CANSTAT_RO5_EICODE2_POSN                           0x2
15830:         #define _CANSTAT_RO5_EICODE2_POSITION                       0x2
15831:         #define _CANSTAT_RO5_EICODE2_SIZE                           0x1
15832:         #define _CANSTAT_RO5_EICODE2_LENGTH                         0x1
15833:         #define _CANSTAT_RO5_EICODE2_MASK                           0x4
15834:         #define _CANSTAT_RO5_EICODE3_POSN                           0x3
15835:         #define _CANSTAT_RO5_EICODE3_POSITION                       0x3
15836:         #define _CANSTAT_RO5_EICODE3_SIZE                           0x1
15837:         #define _CANSTAT_RO5_EICODE3_LENGTH                         0x1
15838:         #define _CANSTAT_RO5_EICODE3_MASK                           0x8
15839:         #define _CANSTAT_RO5_OPMODE0_POSN                           0x5
15840:         #define _CANSTAT_RO5_OPMODE0_POSITION                       0x5
15841:         #define _CANSTAT_RO5_OPMODE0_SIZE                           0x1
15842:         #define _CANSTAT_RO5_OPMODE0_LENGTH                         0x1
15843:         #define _CANSTAT_RO5_OPMODE0_MASK                           0x20
15844:         #define _CANSTAT_RO5_OPMODE1_POSN                           0x6
15845:         #define _CANSTAT_RO5_OPMODE1_POSITION                       0x6
15846:         #define _CANSTAT_RO5_OPMODE1_SIZE                           0x1
15847:         #define _CANSTAT_RO5_OPMODE1_LENGTH                         0x1
15848:         #define _CANSTAT_RO5_OPMODE1_MASK                           0x40
15849:         #define _CANSTAT_RO5_OPMODE2_POSN                           0x7
15850:         #define _CANSTAT_RO5_OPMODE2_POSITION                       0x7
15851:         #define _CANSTAT_RO5_OPMODE2_SIZE                           0x1
15852:         #define _CANSTAT_RO5_OPMODE2_LENGTH                         0x1
15853:         #define _CANSTAT_RO5_OPMODE2_MASK                           0x80
15854:         #define _CANSTAT_RO5_ICODE0_POSN                            0x1
15855:         #define _CANSTAT_RO5_ICODE0_POSITION                        0x1
15856:         #define _CANSTAT_RO5_ICODE0_SIZE                            0x1
15857:         #define _CANSTAT_RO5_ICODE0_LENGTH                          0x1
15858:         #define _CANSTAT_RO5_ICODE0_MASK                            0x2
15859:         #define _CANSTAT_RO5_ICODE1_POSN                            0x2
15860:         #define _CANSTAT_RO5_ICODE1_POSITION                        0x2
15861:         #define _CANSTAT_RO5_ICODE1_SIZE                            0x1
15862:         #define _CANSTAT_RO5_ICODE1_LENGTH                          0x1
15863:         #define _CANSTAT_RO5_ICODE1_MASK                            0x4
15864:         #define _CANSTAT_RO5_ICODE2_POSN                            0x3
15865:         #define _CANSTAT_RO5_ICODE2_POSITION                        0x3
15866:         #define _CANSTAT_RO5_ICODE2_SIZE                            0x1
15867:         #define _CANSTAT_RO5_ICODE2_LENGTH                          0x1
15868:         #define _CANSTAT_RO5_ICODE2_MASK                            0x8
15869:         
15870:         // Register: CANCON_RO5
15871:         extern volatile unsigned char           CANCON_RO5          @ 0xECF;
15872:         #ifndef _LIB_BUILD
15873:         asm("CANCON_RO5 equ 0ECFh");
15874:         #endif
15875:         // bitfield definitions
15876:         typedef union {
15877:             struct {
15878:                 unsigned FP0                    :1;
15879:                 unsigned WIN0_FP1               :1;
15880:                 unsigned WIN1_FP2               :1;
15881:                 unsigned WIN2_FP3               :1;
15882:                 unsigned ABAT                   :1;
15883:                 unsigned REQOP                  :3;
15884:             };
15885:             struct {
15886:                 unsigned                        :1;
15887:                 unsigned WIN0                   :1;
15888:                 unsigned WIN1                   :1;
15889:                 unsigned WIN2                   :1;
15890:             };
15891:             struct {
15892:                 unsigned                        :1;
15893:                 unsigned FP1                    :1;
15894:                 unsigned FP2                    :1;
15895:                 unsigned FP3                    :1;
15896:             };
15897:         } CANCON_RO5bits_t;
15898:         extern volatile CANCON_RO5bits_t CANCON_RO5bits @ 0xECF;
15899:         // bitfield macros
15900:         #define _CANCON_RO5_FP0_POSN                                0x0
15901:         #define _CANCON_RO5_FP0_POSITION                            0x0
15902:         #define _CANCON_RO5_FP0_SIZE                                0x1
15903:         #define _CANCON_RO5_FP0_LENGTH                              0x1
15904:         #define _CANCON_RO5_FP0_MASK                                0x1
15905:         #define _CANCON_RO5_WIN0_FP1_POSN                           0x1
15906:         #define _CANCON_RO5_WIN0_FP1_POSITION                       0x1
15907:         #define _CANCON_RO5_WIN0_FP1_SIZE                           0x1
15908:         #define _CANCON_RO5_WIN0_FP1_LENGTH                         0x1
15909:         #define _CANCON_RO5_WIN0_FP1_MASK                           0x2
15910:         #define _CANCON_RO5_WIN1_FP2_POSN                           0x2
15911:         #define _CANCON_RO5_WIN1_FP2_POSITION                       0x2
15912:         #define _CANCON_RO5_WIN1_FP2_SIZE                           0x1
15913:         #define _CANCON_RO5_WIN1_FP2_LENGTH                         0x1
15914:         #define _CANCON_RO5_WIN1_FP2_MASK                           0x4
15915:         #define _CANCON_RO5_WIN2_FP3_POSN                           0x3
15916:         #define _CANCON_RO5_WIN2_FP3_POSITION                       0x3
15917:         #define _CANCON_RO5_WIN2_FP3_SIZE                           0x1
15918:         #define _CANCON_RO5_WIN2_FP3_LENGTH                         0x1
15919:         #define _CANCON_RO5_WIN2_FP3_MASK                           0x8
15920:         #define _CANCON_RO5_ABAT_POSN                               0x4
15921:         #define _CANCON_RO5_ABAT_POSITION                           0x4
15922:         #define _CANCON_RO5_ABAT_SIZE                               0x1
15923:         #define _CANCON_RO5_ABAT_LENGTH                             0x1
15924:         #define _CANCON_RO5_ABAT_MASK                               0x10
15925:         #define _CANCON_RO5_REQOP_POSN                              0x5
15926:         #define _CANCON_RO5_REQOP_POSITION                          0x5
15927:         #define _CANCON_RO5_REQOP_SIZE                              0x3
15928:         #define _CANCON_RO5_REQOP_LENGTH                            0x3
15929:         #define _CANCON_RO5_REQOP_MASK                              0xE0
15930:         #define _CANCON_RO5_WIN0_POSN                               0x1
15931:         #define _CANCON_RO5_WIN0_POSITION                           0x1
15932:         #define _CANCON_RO5_WIN0_SIZE                               0x1
15933:         #define _CANCON_RO5_WIN0_LENGTH                             0x1
15934:         #define _CANCON_RO5_WIN0_MASK                               0x2
15935:         #define _CANCON_RO5_WIN1_POSN                               0x2
15936:         #define _CANCON_RO5_WIN1_POSITION                           0x2
15937:         #define _CANCON_RO5_WIN1_SIZE                               0x1
15938:         #define _CANCON_RO5_WIN1_LENGTH                             0x1
15939:         #define _CANCON_RO5_WIN1_MASK                               0x4
15940:         #define _CANCON_RO5_WIN2_POSN                               0x3
15941:         #define _CANCON_RO5_WIN2_POSITION                           0x3
15942:         #define _CANCON_RO5_WIN2_SIZE                               0x1
15943:         #define _CANCON_RO5_WIN2_LENGTH                             0x1
15944:         #define _CANCON_RO5_WIN2_MASK                               0x8
15945:         #define _CANCON_RO5_FP1_POSN                                0x1
15946:         #define _CANCON_RO5_FP1_POSITION                            0x1
15947:         #define _CANCON_RO5_FP1_SIZE                                0x1
15948:         #define _CANCON_RO5_FP1_LENGTH                              0x1
15949:         #define _CANCON_RO5_FP1_MASK                                0x2
15950:         #define _CANCON_RO5_FP2_POSN                                0x2
15951:         #define _CANCON_RO5_FP2_POSITION                            0x2
15952:         #define _CANCON_RO5_FP2_SIZE                                0x1
15953:         #define _CANCON_RO5_FP2_LENGTH                              0x1
15954:         #define _CANCON_RO5_FP2_MASK                                0x4
15955:         #define _CANCON_RO5_FP3_POSN                                0x3
15956:         #define _CANCON_RO5_FP3_POSITION                            0x3
15957:         #define _CANCON_RO5_FP3_SIZE                                0x1
15958:         #define _CANCON_RO5_FP3_LENGTH                              0x1
15959:         #define _CANCON_RO5_FP3_MASK                                0x8
15960:         
15961:         // Register: B5CON
15962:         extern volatile unsigned char           B5CON               @ 0xED0;
15963:         #ifndef _LIB_BUILD
15964:         asm("B5CON equ 0ED0h");
15965:         #endif
15966:         // bitfield definitions
15967:         typedef union {
15968:             struct {
15969:                 unsigned FILHIT0_TXPRI0         :1;
15970:                 unsigned FILHIT1_TXPRI1         :1;
15971:                 unsigned FILHIT2_RTREN          :1;
15972:                 unsigned FILHIT3_TXREQ          :1;
15973:                 unsigned FILHIT4_TXERR          :1;
15974:                 unsigned RXRTRRO_TXLARB         :1;
15975:                 unsigned RXM1_TXABT             :1;
15976:                 unsigned RXFUL_TXBIF            :1;
15977:             };
15978:             struct {
15979:                 unsigned FILHIT0                :1;
15980:                 unsigned FILHIT1                :1;
15981:                 unsigned FILHIT2                :1;
15982:                 unsigned FILHIT3                :1;
15983:                 unsigned FILHIT4                :1;
15984:                 unsigned RXRTRRO                :1;
15985:                 unsigned RXM1                   :1;
15986:                 unsigned RXFUL                  :1;
15987:             };
15988:             struct {
15989:                 unsigned TXPRI0                 :1;
15990:                 unsigned TXPRI1                 :1;
15991:                 unsigned RTREN                  :1;
15992:                 unsigned TXREQ                  :1;
15993:                 unsigned TXERR                  :1;
15994:                 unsigned TXLARB                 :1;
15995:                 unsigned TXABT                  :1;
15996:                 unsigned TXBIF                  :1;
15997:             };
15998:             struct {
15999:                 unsigned B5FILHIT0              :1;
16000:             };
16001:             struct {
16002:                 unsigned                        :1;
16003:                 unsigned B5FILHIT1              :1;
16004:             };
16005:             struct {
16006:                 unsigned                        :2;
16007:                 unsigned B5FILHIT2              :1;
16008:             };
16009:             struct {
16010:                 unsigned                        :3;
16011:                 unsigned B5FILHIT3              :1;
16012:             };
16013:             struct {
16014:                 unsigned                        :4;
16015:                 unsigned B5FILHIT4              :1;
16016:             };
16017:             struct {
16018:                 unsigned                        :2;
16019:                 unsigned B5RTREN                :1;
16020:             };
16021:             struct {
16022:                 unsigned                        :5;
16023:                 unsigned B5RTRRO                :1;
16024:             };
16025:             struct {
16026:                 unsigned                        :7;
16027:                 unsigned B5RXFUL                :1;
16028:             };
16029:             struct {
16030:                 unsigned                        :6;
16031:                 unsigned B5RXM1                 :1;
16032:             };
16033:             struct {
16034:                 unsigned                        :6;
16035:                 unsigned B5TXABT                :1;
16036:             };
16037:             struct {
16038:                 unsigned                        :7;
16039:                 unsigned B5TXBIF                :1;
16040:             };
16041:             struct {
16042:                 unsigned                        :4;
16043:                 unsigned B5TXERR                :1;
16044:             };
16045:             struct {
16046:                 unsigned                        :5;
16047:                 unsigned B5TXLARB               :1;
16048:             };
16049:             struct {
16050:                 unsigned B5TXPRI0               :1;
16051:             };
16052:             struct {
16053:                 unsigned                        :1;
16054:                 unsigned B5TXPRI1               :1;
16055:             };
16056:             struct {
16057:                 unsigned                        :3;
16058:                 unsigned B5TXREQ                :1;
16059:             };
16060:         } B5CONbits_t;
16061:         extern volatile B5CONbits_t B5CONbits @ 0xED0;
16062:         // bitfield macros
16063:         #define _B5CON_FILHIT0_TXPRI0_POSN                          0x0
16064:         #define _B5CON_FILHIT0_TXPRI0_POSITION                      0x0
16065:         #define _B5CON_FILHIT0_TXPRI0_SIZE                          0x1
16066:         #define _B5CON_FILHIT0_TXPRI0_LENGTH                        0x1
16067:         #define _B5CON_FILHIT0_TXPRI0_MASK                          0x1
16068:         #define _B5CON_FILHIT1_TXPRI1_POSN                          0x1
16069:         #define _B5CON_FILHIT1_TXPRI1_POSITION                      0x1
16070:         #define _B5CON_FILHIT1_TXPRI1_SIZE                          0x1
16071:         #define _B5CON_FILHIT1_TXPRI1_LENGTH                        0x1
16072:         #define _B5CON_FILHIT1_TXPRI1_MASK                          0x2
16073:         #define _B5CON_FILHIT2_RTREN_POSN                           0x2
16074:         #define _B5CON_FILHIT2_RTREN_POSITION                       0x2
16075:         #define _B5CON_FILHIT2_RTREN_SIZE                           0x1
16076:         #define _B5CON_FILHIT2_RTREN_LENGTH                         0x1
16077:         #define _B5CON_FILHIT2_RTREN_MASK                           0x4
16078:         #define _B5CON_FILHIT3_TXREQ_POSN                           0x3
16079:         #define _B5CON_FILHIT3_TXREQ_POSITION                       0x3
16080:         #define _B5CON_FILHIT3_TXREQ_SIZE                           0x1
16081:         #define _B5CON_FILHIT3_TXREQ_LENGTH                         0x1
16082:         #define _B5CON_FILHIT3_TXREQ_MASK                           0x8
16083:         #define _B5CON_FILHIT4_TXERR_POSN                           0x4
16084:         #define _B5CON_FILHIT4_TXERR_POSITION                       0x4
16085:         #define _B5CON_FILHIT4_TXERR_SIZE                           0x1
16086:         #define _B5CON_FILHIT4_TXERR_LENGTH                         0x1
16087:         #define _B5CON_FILHIT4_TXERR_MASK                           0x10
16088:         #define _B5CON_RXRTRRO_TXLARB_POSN                          0x5
16089:         #define _B5CON_RXRTRRO_TXLARB_POSITION                      0x5
16090:         #define _B5CON_RXRTRRO_TXLARB_SIZE                          0x1
16091:         #define _B5CON_RXRTRRO_TXLARB_LENGTH                        0x1
16092:         #define _B5CON_RXRTRRO_TXLARB_MASK                          0x20
16093:         #define _B5CON_RXM1_TXABT_POSN                              0x6
16094:         #define _B5CON_RXM1_TXABT_POSITION                          0x6
16095:         #define _B5CON_RXM1_TXABT_SIZE                              0x1
16096:         #define _B5CON_RXM1_TXABT_LENGTH                            0x1
16097:         #define _B5CON_RXM1_TXABT_MASK                              0x40
16098:         #define _B5CON_RXFUL_TXBIF_POSN                             0x7
16099:         #define _B5CON_RXFUL_TXBIF_POSITION                         0x7
16100:         #define _B5CON_RXFUL_TXBIF_SIZE                             0x1
16101:         #define _B5CON_RXFUL_TXBIF_LENGTH                           0x1
16102:         #define _B5CON_RXFUL_TXBIF_MASK                             0x80
16103:         #define _B5CON_FILHIT0_POSN                                 0x0
16104:         #define _B5CON_FILHIT0_POSITION                             0x0
16105:         #define _B5CON_FILHIT0_SIZE                                 0x1
16106:         #define _B5CON_FILHIT0_LENGTH                               0x1
16107:         #define _B5CON_FILHIT0_MASK                                 0x1
16108:         #define _B5CON_FILHIT1_POSN                                 0x1
16109:         #define _B5CON_FILHIT1_POSITION                             0x1
16110:         #define _B5CON_FILHIT1_SIZE                                 0x1
16111:         #define _B5CON_FILHIT1_LENGTH                               0x1
16112:         #define _B5CON_FILHIT1_MASK                                 0x2
16113:         #define _B5CON_FILHIT2_POSN                                 0x2
16114:         #define _B5CON_FILHIT2_POSITION                             0x2
16115:         #define _B5CON_FILHIT2_SIZE                                 0x1
16116:         #define _B5CON_FILHIT2_LENGTH                               0x1
16117:         #define _B5CON_FILHIT2_MASK                                 0x4
16118:         #define _B5CON_FILHIT3_POSN                                 0x3
16119:         #define _B5CON_FILHIT3_POSITION                             0x3
16120:         #define _B5CON_FILHIT3_SIZE                                 0x1
16121:         #define _B5CON_FILHIT3_LENGTH                               0x1
16122:         #define _B5CON_FILHIT3_MASK                                 0x8
16123:         #define _B5CON_FILHIT4_POSN                                 0x4
16124:         #define _B5CON_FILHIT4_POSITION                             0x4
16125:         #define _B5CON_FILHIT4_SIZE                                 0x1
16126:         #define _B5CON_FILHIT4_LENGTH                               0x1
16127:         #define _B5CON_FILHIT4_MASK                                 0x10
16128:         #define _B5CON_RXRTRRO_POSN                                 0x5
16129:         #define _B5CON_RXRTRRO_POSITION                             0x5
16130:         #define _B5CON_RXRTRRO_SIZE                                 0x1
16131:         #define _B5CON_RXRTRRO_LENGTH                               0x1
16132:         #define _B5CON_RXRTRRO_MASK                                 0x20
16133:         #define _B5CON_RXM1_POSN                                    0x6
16134:         #define _B5CON_RXM1_POSITION                                0x6
16135:         #define _B5CON_RXM1_SIZE                                    0x1
16136:         #define _B5CON_RXM1_LENGTH                                  0x1
16137:         #define _B5CON_RXM1_MASK                                    0x40
16138:         #define _B5CON_RXFUL_POSN                                   0x7
16139:         #define _B5CON_RXFUL_POSITION                               0x7
16140:         #define _B5CON_RXFUL_SIZE                                   0x1
16141:         #define _B5CON_RXFUL_LENGTH                                 0x1
16142:         #define _B5CON_RXFUL_MASK                                   0x80
16143:         #define _B5CON_TXPRI0_POSN                                  0x0
16144:         #define _B5CON_TXPRI0_POSITION                              0x0
16145:         #define _B5CON_TXPRI0_SIZE                                  0x1
16146:         #define _B5CON_TXPRI0_LENGTH                                0x1
16147:         #define _B5CON_TXPRI0_MASK                                  0x1
16148:         #define _B5CON_TXPRI1_POSN                                  0x1
16149:         #define _B5CON_TXPRI1_POSITION                              0x1
16150:         #define _B5CON_TXPRI1_SIZE                                  0x1
16151:         #define _B5CON_TXPRI1_LENGTH                                0x1
16152:         #define _B5CON_TXPRI1_MASK                                  0x2
16153:         #define _B5CON_RTREN_POSN                                   0x2
16154:         #define _B5CON_RTREN_POSITION                               0x2
16155:         #define _B5CON_RTREN_SIZE                                   0x1
16156:         #define _B5CON_RTREN_LENGTH                                 0x1
16157:         #define _B5CON_RTREN_MASK                                   0x4
16158:         #define _B5CON_TXREQ_POSN                                   0x3
16159:         #define _B5CON_TXREQ_POSITION                               0x3
16160:         #define _B5CON_TXREQ_SIZE                                   0x1
16161:         #define _B5CON_TXREQ_LENGTH                                 0x1
16162:         #define _B5CON_TXREQ_MASK                                   0x8
16163:         #define _B5CON_TXERR_POSN                                   0x4
16164:         #define _B5CON_TXERR_POSITION                               0x4
16165:         #define _B5CON_TXERR_SIZE                                   0x1
16166:         #define _B5CON_TXERR_LENGTH                                 0x1
16167:         #define _B5CON_TXERR_MASK                                   0x10
16168:         #define _B5CON_TXLARB_POSN                                  0x5
16169:         #define _B5CON_TXLARB_POSITION                              0x5
16170:         #define _B5CON_TXLARB_SIZE                                  0x1
16171:         #define _B5CON_TXLARB_LENGTH                                0x1
16172:         #define _B5CON_TXLARB_MASK                                  0x20
16173:         #define _B5CON_TXABT_POSN                                   0x6
16174:         #define _B5CON_TXABT_POSITION                               0x6
16175:         #define _B5CON_TXABT_SIZE                                   0x1
16176:         #define _B5CON_TXABT_LENGTH                                 0x1
16177:         #define _B5CON_TXABT_MASK                                   0x40
16178:         #define _B5CON_TXBIF_POSN                                   0x7
16179:         #define _B5CON_TXBIF_POSITION                               0x7
16180:         #define _B5CON_TXBIF_SIZE                                   0x1
16181:         #define _B5CON_TXBIF_LENGTH                                 0x1
16182:         #define _B5CON_TXBIF_MASK                                   0x80
16183:         #define _B5CON_B5FILHIT0_POSN                               0x0
16184:         #define _B5CON_B5FILHIT0_POSITION                           0x0
16185:         #define _B5CON_B5FILHIT0_SIZE                               0x1
16186:         #define _B5CON_B5FILHIT0_LENGTH                             0x1
16187:         #define _B5CON_B5FILHIT0_MASK                               0x1
16188:         #define _B5CON_B5FILHIT1_POSN                               0x1
16189:         #define _B5CON_B5FILHIT1_POSITION                           0x1
16190:         #define _B5CON_B5FILHIT1_SIZE                               0x1
16191:         #define _B5CON_B5FILHIT1_LENGTH                             0x1
16192:         #define _B5CON_B5FILHIT1_MASK                               0x2
16193:         #define _B5CON_B5FILHIT2_POSN                               0x2
16194:         #define _B5CON_B5FILHIT2_POSITION                           0x2
16195:         #define _B5CON_B5FILHIT2_SIZE                               0x1
16196:         #define _B5CON_B5FILHIT2_LENGTH                             0x1
16197:         #define _B5CON_B5FILHIT2_MASK                               0x4
16198:         #define _B5CON_B5FILHIT3_POSN                               0x3
16199:         #define _B5CON_B5FILHIT3_POSITION                           0x3
16200:         #define _B5CON_B5FILHIT3_SIZE                               0x1
16201:         #define _B5CON_B5FILHIT3_LENGTH                             0x1
16202:         #define _B5CON_B5FILHIT3_MASK                               0x8
16203:         #define _B5CON_B5FILHIT4_POSN                               0x4
16204:         #define _B5CON_B5FILHIT4_POSITION                           0x4
16205:         #define _B5CON_B5FILHIT4_SIZE                               0x1
16206:         #define _B5CON_B5FILHIT4_LENGTH                             0x1
16207:         #define _B5CON_B5FILHIT4_MASK                               0x10
16208:         #define _B5CON_B5RTREN_POSN                                 0x2
16209:         #define _B5CON_B5RTREN_POSITION                             0x2
16210:         #define _B5CON_B5RTREN_SIZE                                 0x1
16211:         #define _B5CON_B5RTREN_LENGTH                               0x1
16212:         #define _B5CON_B5RTREN_MASK                                 0x4
16213:         #define _B5CON_B5RTRRO_POSN                                 0x5
16214:         #define _B5CON_B5RTRRO_POSITION                             0x5
16215:         #define _B5CON_B5RTRRO_SIZE                                 0x1
16216:         #define _B5CON_B5RTRRO_LENGTH                               0x1
16217:         #define _B5CON_B5RTRRO_MASK                                 0x20
16218:         #define _B5CON_B5RXFUL_POSN                                 0x7
16219:         #define _B5CON_B5RXFUL_POSITION                             0x7
16220:         #define _B5CON_B5RXFUL_SIZE                                 0x1
16221:         #define _B5CON_B5RXFUL_LENGTH                               0x1
16222:         #define _B5CON_B5RXFUL_MASK                                 0x80
16223:         #define _B5CON_B5RXM1_POSN                                  0x6
16224:         #define _B5CON_B5RXM1_POSITION                              0x6
16225:         #define _B5CON_B5RXM1_SIZE                                  0x1
16226:         #define _B5CON_B5RXM1_LENGTH                                0x1
16227:         #define _B5CON_B5RXM1_MASK                                  0x40
16228:         #define _B5CON_B5TXABT_POSN                                 0x6
16229:         #define _B5CON_B5TXABT_POSITION                             0x6
16230:         #define _B5CON_B5TXABT_SIZE                                 0x1
16231:         #define _B5CON_B5TXABT_LENGTH                               0x1
16232:         #define _B5CON_B5TXABT_MASK                                 0x40
16233:         #define _B5CON_B5TXBIF_POSN                                 0x7
16234:         #define _B5CON_B5TXBIF_POSITION                             0x7
16235:         #define _B5CON_B5TXBIF_SIZE                                 0x1
16236:         #define _B5CON_B5TXBIF_LENGTH                               0x1
16237:         #define _B5CON_B5TXBIF_MASK                                 0x80
16238:         #define _B5CON_B5TXERR_POSN                                 0x4
16239:         #define _B5CON_B5TXERR_POSITION                             0x4
16240:         #define _B5CON_B5TXERR_SIZE                                 0x1
16241:         #define _B5CON_B5TXERR_LENGTH                               0x1
16242:         #define _B5CON_B5TXERR_MASK                                 0x10
16243:         #define _B5CON_B5TXLARB_POSN                                0x5
16244:         #define _B5CON_B5TXLARB_POSITION                            0x5
16245:         #define _B5CON_B5TXLARB_SIZE                                0x1
16246:         #define _B5CON_B5TXLARB_LENGTH                              0x1
16247:         #define _B5CON_B5TXLARB_MASK                                0x20
16248:         #define _B5CON_B5TXPRI0_POSN                                0x0
16249:         #define _B5CON_B5TXPRI0_POSITION                            0x0
16250:         #define _B5CON_B5TXPRI0_SIZE                                0x1
16251:         #define _B5CON_B5TXPRI0_LENGTH                              0x1
16252:         #define _B5CON_B5TXPRI0_MASK                                0x1
16253:         #define _B5CON_B5TXPRI1_POSN                                0x1
16254:         #define _B5CON_B5TXPRI1_POSITION                            0x1
16255:         #define _B5CON_B5TXPRI1_SIZE                                0x1
16256:         #define _B5CON_B5TXPRI1_LENGTH                              0x1
16257:         #define _B5CON_B5TXPRI1_MASK                                0x2
16258:         #define _B5CON_B5TXREQ_POSN                                 0x3
16259:         #define _B5CON_B5TXREQ_POSITION                             0x3
16260:         #define _B5CON_B5TXREQ_SIZE                                 0x1
16261:         #define _B5CON_B5TXREQ_LENGTH                               0x1
16262:         #define _B5CON_B5TXREQ_MASK                                 0x8
16263:         
16264:         // Register: B5SIDH
16265:         extern volatile unsigned char           B5SIDH              @ 0xED1;
16266:         #ifndef _LIB_BUILD
16267:         asm("B5SIDH equ 0ED1h");
16268:         #endif
16269:         // bitfield definitions
16270:         typedef union {
16271:             struct {
16272:                 unsigned SID                    :8;
16273:             };
16274:             struct {
16275:                 unsigned SID3                   :1;
16276:                 unsigned SID4                   :1;
16277:                 unsigned SID5                   :1;
16278:                 unsigned SID6                   :1;
16279:                 unsigned SID7                   :1;
16280:                 unsigned SID8                   :1;
16281:                 unsigned SID9                   :1;
16282:                 unsigned SID10                  :1;
16283:             };
16284:             struct {
16285:                 unsigned                        :7;
16286:                 unsigned B5SID10                :1;
16287:             };
16288:             struct {
16289:                 unsigned B5SID3                 :1;
16290:             };
16291:             struct {
16292:                 unsigned                        :1;
16293:                 unsigned B5SID4                 :1;
16294:             };
16295:             struct {
16296:                 unsigned                        :2;
16297:                 unsigned B5SID5                 :1;
16298:             };
16299:             struct {
16300:                 unsigned                        :3;
16301:                 unsigned B5SID6                 :1;
16302:             };
16303:             struct {
16304:                 unsigned                        :4;
16305:                 unsigned B5SID7                 :1;
16306:             };
16307:             struct {
16308:                 unsigned                        :5;
16309:                 unsigned B5SID8                 :1;
16310:             };
16311:             struct {
16312:                 unsigned                        :6;
16313:                 unsigned B5SID9                 :1;
16314:             };
16315:         } B5SIDHbits_t;
16316:         extern volatile B5SIDHbits_t B5SIDHbits @ 0xED1;
16317:         // bitfield macros
16318:         #define _B5SIDH_SID_POSN                                    0x0
16319:         #define _B5SIDH_SID_POSITION                                0x0
16320:         #define _B5SIDH_SID_SIZE                                    0x8
16321:         #define _B5SIDH_SID_LENGTH                                  0x8
16322:         #define _B5SIDH_SID_MASK                                    0xFF
16323:         #define _B5SIDH_SID3_POSN                                   0x0
16324:         #define _B5SIDH_SID3_POSITION                               0x0
16325:         #define _B5SIDH_SID3_SIZE                                   0x1
16326:         #define _B5SIDH_SID3_LENGTH                                 0x1
16327:         #define _B5SIDH_SID3_MASK                                   0x1
16328:         #define _B5SIDH_SID4_POSN                                   0x1
16329:         #define _B5SIDH_SID4_POSITION                               0x1
16330:         #define _B5SIDH_SID4_SIZE                                   0x1
16331:         #define _B5SIDH_SID4_LENGTH                                 0x1
16332:         #define _B5SIDH_SID4_MASK                                   0x2
16333:         #define _B5SIDH_SID5_POSN                                   0x2
16334:         #define _B5SIDH_SID5_POSITION                               0x2
16335:         #define _B5SIDH_SID5_SIZE                                   0x1
16336:         #define _B5SIDH_SID5_LENGTH                                 0x1
16337:         #define _B5SIDH_SID5_MASK                                   0x4
16338:         #define _B5SIDH_SID6_POSN                                   0x3
16339:         #define _B5SIDH_SID6_POSITION                               0x3
16340:         #define _B5SIDH_SID6_SIZE                                   0x1
16341:         #define _B5SIDH_SID6_LENGTH                                 0x1
16342:         #define _B5SIDH_SID6_MASK                                   0x8
16343:         #define _B5SIDH_SID7_POSN                                   0x4
16344:         #define _B5SIDH_SID7_POSITION                               0x4
16345:         #define _B5SIDH_SID7_SIZE                                   0x1
16346:         #define _B5SIDH_SID7_LENGTH                                 0x1
16347:         #define _B5SIDH_SID7_MASK                                   0x10
16348:         #define _B5SIDH_SID8_POSN                                   0x5
16349:         #define _B5SIDH_SID8_POSITION                               0x5
16350:         #define _B5SIDH_SID8_SIZE                                   0x1
16351:         #define _B5SIDH_SID8_LENGTH                                 0x1
16352:         #define _B5SIDH_SID8_MASK                                   0x20
16353:         #define _B5SIDH_SID9_POSN                                   0x6
16354:         #define _B5SIDH_SID9_POSITION                               0x6
16355:         #define _B5SIDH_SID9_SIZE                                   0x1
16356:         #define _B5SIDH_SID9_LENGTH                                 0x1
16357:         #define _B5SIDH_SID9_MASK                                   0x40
16358:         #define _B5SIDH_SID10_POSN                                  0x7
16359:         #define _B5SIDH_SID10_POSITION                              0x7
16360:         #define _B5SIDH_SID10_SIZE                                  0x1
16361:         #define _B5SIDH_SID10_LENGTH                                0x1
16362:         #define _B5SIDH_SID10_MASK                                  0x80
16363:         #define _B5SIDH_B5SID10_POSN                                0x7
16364:         #define _B5SIDH_B5SID10_POSITION                            0x7
16365:         #define _B5SIDH_B5SID10_SIZE                                0x1
16366:         #define _B5SIDH_B5SID10_LENGTH                              0x1
16367:         #define _B5SIDH_B5SID10_MASK                                0x80
16368:         #define _B5SIDH_B5SID3_POSN                                 0x0
16369:         #define _B5SIDH_B5SID3_POSITION                             0x0
16370:         #define _B5SIDH_B5SID3_SIZE                                 0x1
16371:         #define _B5SIDH_B5SID3_LENGTH                               0x1
16372:         #define _B5SIDH_B5SID3_MASK                                 0x1
16373:         #define _B5SIDH_B5SID4_POSN                                 0x1
16374:         #define _B5SIDH_B5SID4_POSITION                             0x1
16375:         #define _B5SIDH_B5SID4_SIZE                                 0x1
16376:         #define _B5SIDH_B5SID4_LENGTH                               0x1
16377:         #define _B5SIDH_B5SID4_MASK                                 0x2
16378:         #define _B5SIDH_B5SID5_POSN                                 0x2
16379:         #define _B5SIDH_B5SID5_POSITION                             0x2
16380:         #define _B5SIDH_B5SID5_SIZE                                 0x1
16381:         #define _B5SIDH_B5SID5_LENGTH                               0x1
16382:         #define _B5SIDH_B5SID5_MASK                                 0x4
16383:         #define _B5SIDH_B5SID6_POSN                                 0x3
16384:         #define _B5SIDH_B5SID6_POSITION                             0x3
16385:         #define _B5SIDH_B5SID6_SIZE                                 0x1
16386:         #define _B5SIDH_B5SID6_LENGTH                               0x1
16387:         #define _B5SIDH_B5SID6_MASK                                 0x8
16388:         #define _B5SIDH_B5SID7_POSN                                 0x4
16389:         #define _B5SIDH_B5SID7_POSITION                             0x4
16390:         #define _B5SIDH_B5SID7_SIZE                                 0x1
16391:         #define _B5SIDH_B5SID7_LENGTH                               0x1
16392:         #define _B5SIDH_B5SID7_MASK                                 0x10
16393:         #define _B5SIDH_B5SID8_POSN                                 0x5
16394:         #define _B5SIDH_B5SID8_POSITION                             0x5
16395:         #define _B5SIDH_B5SID8_SIZE                                 0x1
16396:         #define _B5SIDH_B5SID8_LENGTH                               0x1
16397:         #define _B5SIDH_B5SID8_MASK                                 0x20
16398:         #define _B5SIDH_B5SID9_POSN                                 0x6
16399:         #define _B5SIDH_B5SID9_POSITION                             0x6
16400:         #define _B5SIDH_B5SID9_SIZE                                 0x1
16401:         #define _B5SIDH_B5SID9_LENGTH                               0x1
16402:         #define _B5SIDH_B5SID9_MASK                                 0x40
16403:         
16404:         // Register: B5SIDL
16405:         extern volatile unsigned char           B5SIDL              @ 0xED2;
16406:         #ifndef _LIB_BUILD
16407:         asm("B5SIDL equ 0ED2h");
16408:         #endif
16409:         // bitfield definitions
16410:         typedef union {
16411:             struct {
16412:                 unsigned EID                    :2;
16413:                 unsigned                        :1;
16414:                 unsigned EXIDE                  :1;
16415:                 unsigned SRR                    :1;
16416:                 unsigned SID                    :3;
16417:             };
16418:             struct {
16419:                 unsigned EID16                  :1;
16420:                 unsigned EID17                  :1;
16421:                 unsigned                        :3;
16422:                 unsigned SID0                   :1;
16423:                 unsigned SID1                   :1;
16424:                 unsigned SID2                   :1;
16425:             };
16426:             struct {
16427:                 unsigned B5EID16                :1;
16428:             };
16429:             struct {
16430:                 unsigned                        :1;
16431:                 unsigned B5EID17                :1;
16432:             };
16433:             struct {
16434:                 unsigned                        :3;
16435:                 unsigned B5EXID                 :1;
16436:             };
16437:             struct {
16438:                 unsigned                        :3;
16439:                 unsigned B5EXIDE                :1;
16440:             };
16441:             struct {
16442:                 unsigned                        :5;
16443:                 unsigned B5SID0                 :1;
16444:             };
16445:             struct {
16446:                 unsigned                        :6;
16447:                 unsigned B5SID1                 :1;
16448:             };
16449:             struct {
16450:                 unsigned                        :7;
16451:                 unsigned B5SID2                 :1;
16452:             };
16453:             struct {
16454:                 unsigned                        :4;
16455:                 unsigned B5SRR                  :1;
16456:             };
16457:         } B5SIDLbits_t;
16458:         extern volatile B5SIDLbits_t B5SIDLbits @ 0xED2;
16459:         // bitfield macros
16460:         #define _B5SIDL_EID_POSN                                    0x0
16461:         #define _B5SIDL_EID_POSITION                                0x0
16462:         #define _B5SIDL_EID_SIZE                                    0x2
16463:         #define _B5SIDL_EID_LENGTH                                  0x2
16464:         #define _B5SIDL_EID_MASK                                    0x3
16465:         #define _B5SIDL_EXIDE_POSN                                  0x3
16466:         #define _B5SIDL_EXIDE_POSITION                              0x3
16467:         #define _B5SIDL_EXIDE_SIZE                                  0x1
16468:         #define _B5SIDL_EXIDE_LENGTH                                0x1
16469:         #define _B5SIDL_EXIDE_MASK                                  0x8
16470:         #define _B5SIDL_SRR_POSN                                    0x4
16471:         #define _B5SIDL_SRR_POSITION                                0x4
16472:         #define _B5SIDL_SRR_SIZE                                    0x1
16473:         #define _B5SIDL_SRR_LENGTH                                  0x1
16474:         #define _B5SIDL_SRR_MASK                                    0x10
16475:         #define _B5SIDL_SID_POSN                                    0x5
16476:         #define _B5SIDL_SID_POSITION                                0x5
16477:         #define _B5SIDL_SID_SIZE                                    0x3
16478:         #define _B5SIDL_SID_LENGTH                                  0x3
16479:         #define _B5SIDL_SID_MASK                                    0xE0
16480:         #define _B5SIDL_EID16_POSN                                  0x0
16481:         #define _B5SIDL_EID16_POSITION                              0x0
16482:         #define _B5SIDL_EID16_SIZE                                  0x1
16483:         #define _B5SIDL_EID16_LENGTH                                0x1
16484:         #define _B5SIDL_EID16_MASK                                  0x1
16485:         #define _B5SIDL_EID17_POSN                                  0x1
16486:         #define _B5SIDL_EID17_POSITION                              0x1
16487:         #define _B5SIDL_EID17_SIZE                                  0x1
16488:         #define _B5SIDL_EID17_LENGTH                                0x1
16489:         #define _B5SIDL_EID17_MASK                                  0x2
16490:         #define _B5SIDL_SID0_POSN                                   0x5
16491:         #define _B5SIDL_SID0_POSITION                               0x5
16492:         #define _B5SIDL_SID0_SIZE                                   0x1
16493:         #define _B5SIDL_SID0_LENGTH                                 0x1
16494:         #define _B5SIDL_SID0_MASK                                   0x20
16495:         #define _B5SIDL_SID1_POSN                                   0x6
16496:         #define _B5SIDL_SID1_POSITION                               0x6
16497:         #define _B5SIDL_SID1_SIZE                                   0x1
16498:         #define _B5SIDL_SID1_LENGTH                                 0x1
16499:         #define _B5SIDL_SID1_MASK                                   0x40
16500:         #define _B5SIDL_SID2_POSN                                   0x7
16501:         #define _B5SIDL_SID2_POSITION                               0x7
16502:         #define _B5SIDL_SID2_SIZE                                   0x1
16503:         #define _B5SIDL_SID2_LENGTH                                 0x1
16504:         #define _B5SIDL_SID2_MASK                                   0x80
16505:         #define _B5SIDL_B5EID16_POSN                                0x0
16506:         #define _B5SIDL_B5EID16_POSITION                            0x0
16507:         #define _B5SIDL_B5EID16_SIZE                                0x1
16508:         #define _B5SIDL_B5EID16_LENGTH                              0x1
16509:         #define _B5SIDL_B5EID16_MASK                                0x1
16510:         #define _B5SIDL_B5EID17_POSN                                0x1
16511:         #define _B5SIDL_B5EID17_POSITION                            0x1
16512:         #define _B5SIDL_B5EID17_SIZE                                0x1
16513:         #define _B5SIDL_B5EID17_LENGTH                              0x1
16514:         #define _B5SIDL_B5EID17_MASK                                0x2
16515:         #define _B5SIDL_B5EXID_POSN                                 0x3
16516:         #define _B5SIDL_B5EXID_POSITION                             0x3
16517:         #define _B5SIDL_B5EXID_SIZE                                 0x1
16518:         #define _B5SIDL_B5EXID_LENGTH                               0x1
16519:         #define _B5SIDL_B5EXID_MASK                                 0x8
16520:         #define _B5SIDL_B5EXIDE_POSN                                0x3
16521:         #define _B5SIDL_B5EXIDE_POSITION                            0x3
16522:         #define _B5SIDL_B5EXIDE_SIZE                                0x1
16523:         #define _B5SIDL_B5EXIDE_LENGTH                              0x1
16524:         #define _B5SIDL_B5EXIDE_MASK                                0x8
16525:         #define _B5SIDL_B5SID0_POSN                                 0x5
16526:         #define _B5SIDL_B5SID0_POSITION                             0x5
16527:         #define _B5SIDL_B5SID0_SIZE                                 0x1
16528:         #define _B5SIDL_B5SID0_LENGTH                               0x1
16529:         #define _B5SIDL_B5SID0_MASK                                 0x20
16530:         #define _B5SIDL_B5SID1_POSN                                 0x6
16531:         #define _B5SIDL_B5SID1_POSITION                             0x6
16532:         #define _B5SIDL_B5SID1_SIZE                                 0x1
16533:         #define _B5SIDL_B5SID1_LENGTH                               0x1
16534:         #define _B5SIDL_B5SID1_MASK                                 0x40
16535:         #define _B5SIDL_B5SID2_POSN                                 0x7
16536:         #define _B5SIDL_B5SID2_POSITION                             0x7
16537:         #define _B5SIDL_B5SID2_SIZE                                 0x1
16538:         #define _B5SIDL_B5SID2_LENGTH                               0x1
16539:         #define _B5SIDL_B5SID2_MASK                                 0x80
16540:         #define _B5SIDL_B5SRR_POSN                                  0x4
16541:         #define _B5SIDL_B5SRR_POSITION                              0x4
16542:         #define _B5SIDL_B5SRR_SIZE                                  0x1
16543:         #define _B5SIDL_B5SRR_LENGTH                                0x1
16544:         #define _B5SIDL_B5SRR_MASK                                  0x10
16545:         
16546:         // Register: B5EIDH
16547:         extern volatile unsigned char           B5EIDH              @ 0xED3;
16548:         #ifndef _LIB_BUILD
16549:         asm("B5EIDH equ 0ED3h");
16550:         #endif
16551:         // bitfield definitions
16552:         typedef union {
16553:             struct {
16554:                 unsigned EID                    :8;
16555:             };
16556:             struct {
16557:                 unsigned EID8                   :1;
16558:                 unsigned EID9                   :1;
16559:                 unsigned EID10                  :1;
16560:                 unsigned EID11                  :1;
16561:                 unsigned EID12                  :1;
16562:                 unsigned EID13                  :1;
16563:                 unsigned EID14                  :1;
16564:                 unsigned EID15                  :1;
16565:             };
16566:             struct {
16567:                 unsigned                        :2;
16568:                 unsigned B5EID10                :1;
16569:             };
16570:             struct {
16571:                 unsigned                        :3;
16572:                 unsigned B5EID11                :1;
16573:             };
16574:             struct {
16575:                 unsigned                        :4;
16576:                 unsigned B5EID12                :1;
16577:             };
16578:             struct {
16579:                 unsigned                        :5;
16580:                 unsigned B5EID13                :1;
16581:             };
16582:             struct {
16583:                 unsigned                        :6;
16584:                 unsigned B5EID14                :1;
16585:             };
16586:             struct {
16587:                 unsigned                        :7;
16588:                 unsigned B5EID15                :1;
16589:             };
16590:             struct {
16591:                 unsigned B5EID8                 :1;
16592:             };
16593:             struct {
16594:                 unsigned                        :1;
16595:                 unsigned B5EID9                 :1;
16596:             };
16597:         } B5EIDHbits_t;
16598:         extern volatile B5EIDHbits_t B5EIDHbits @ 0xED3;
16599:         // bitfield macros
16600:         #define _B5EIDH_EID_POSN                                    0x0
16601:         #define _B5EIDH_EID_POSITION                                0x0
16602:         #define _B5EIDH_EID_SIZE                                    0x8
16603:         #define _B5EIDH_EID_LENGTH                                  0x8
16604:         #define _B5EIDH_EID_MASK                                    0xFF
16605:         #define _B5EIDH_EID8_POSN                                   0x0
16606:         #define _B5EIDH_EID8_POSITION                               0x0
16607:         #define _B5EIDH_EID8_SIZE                                   0x1
16608:         #define _B5EIDH_EID8_LENGTH                                 0x1
16609:         #define _B5EIDH_EID8_MASK                                   0x1
16610:         #define _B5EIDH_EID9_POSN                                   0x1
16611:         #define _B5EIDH_EID9_POSITION                               0x1
16612:         #define _B5EIDH_EID9_SIZE                                   0x1
16613:         #define _B5EIDH_EID9_LENGTH                                 0x1
16614:         #define _B5EIDH_EID9_MASK                                   0x2
16615:         #define _B5EIDH_EID10_POSN                                  0x2
16616:         #define _B5EIDH_EID10_POSITION                              0x2
16617:         #define _B5EIDH_EID10_SIZE                                  0x1
16618:         #define _B5EIDH_EID10_LENGTH                                0x1
16619:         #define _B5EIDH_EID10_MASK                                  0x4
16620:         #define _B5EIDH_EID11_POSN                                  0x3
16621:         #define _B5EIDH_EID11_POSITION                              0x3
16622:         #define _B5EIDH_EID11_SIZE                                  0x1
16623:         #define _B5EIDH_EID11_LENGTH                                0x1
16624:         #define _B5EIDH_EID11_MASK                                  0x8
16625:         #define _B5EIDH_EID12_POSN                                  0x4
16626:         #define _B5EIDH_EID12_POSITION                              0x4
16627:         #define _B5EIDH_EID12_SIZE                                  0x1
16628:         #define _B5EIDH_EID12_LENGTH                                0x1
16629:         #define _B5EIDH_EID12_MASK                                  0x10
16630:         #define _B5EIDH_EID13_POSN                                  0x5
16631:         #define _B5EIDH_EID13_POSITION                              0x5
16632:         #define _B5EIDH_EID13_SIZE                                  0x1
16633:         #define _B5EIDH_EID13_LENGTH                                0x1
16634:         #define _B5EIDH_EID13_MASK                                  0x20
16635:         #define _B5EIDH_EID14_POSN                                  0x6
16636:         #define _B5EIDH_EID14_POSITION                              0x6
16637:         #define _B5EIDH_EID14_SIZE                                  0x1
16638:         #define _B5EIDH_EID14_LENGTH                                0x1
16639:         #define _B5EIDH_EID14_MASK                                  0x40
16640:         #define _B5EIDH_EID15_POSN                                  0x7
16641:         #define _B5EIDH_EID15_POSITION                              0x7
16642:         #define _B5EIDH_EID15_SIZE                                  0x1
16643:         #define _B5EIDH_EID15_LENGTH                                0x1
16644:         #define _B5EIDH_EID15_MASK                                  0x80
16645:         #define _B5EIDH_B5EID10_POSN                                0x2
16646:         #define _B5EIDH_B5EID10_POSITION                            0x2
16647:         #define _B5EIDH_B5EID10_SIZE                                0x1
16648:         #define _B5EIDH_B5EID10_LENGTH                              0x1
16649:         #define _B5EIDH_B5EID10_MASK                                0x4
16650:         #define _B5EIDH_B5EID11_POSN                                0x3
16651:         #define _B5EIDH_B5EID11_POSITION                            0x3
16652:         #define _B5EIDH_B5EID11_SIZE                                0x1
16653:         #define _B5EIDH_B5EID11_LENGTH                              0x1
16654:         #define _B5EIDH_B5EID11_MASK                                0x8
16655:         #define _B5EIDH_B5EID12_POSN                                0x4
16656:         #define _B5EIDH_B5EID12_POSITION                            0x4
16657:         #define _B5EIDH_B5EID12_SIZE                                0x1
16658:         #define _B5EIDH_B5EID12_LENGTH                              0x1
16659:         #define _B5EIDH_B5EID12_MASK                                0x10
16660:         #define _B5EIDH_B5EID13_POSN                                0x5
16661:         #define _B5EIDH_B5EID13_POSITION                            0x5
16662:         #define _B5EIDH_B5EID13_SIZE                                0x1
16663:         #define _B5EIDH_B5EID13_LENGTH                              0x1
16664:         #define _B5EIDH_B5EID13_MASK                                0x20
16665:         #define _B5EIDH_B5EID14_POSN                                0x6
16666:         #define _B5EIDH_B5EID14_POSITION                            0x6
16667:         #define _B5EIDH_B5EID14_SIZE                                0x1
16668:         #define _B5EIDH_B5EID14_LENGTH                              0x1
16669:         #define _B5EIDH_B5EID14_MASK                                0x40
16670:         #define _B5EIDH_B5EID15_POSN                                0x7
16671:         #define _B5EIDH_B5EID15_POSITION                            0x7
16672:         #define _B5EIDH_B5EID15_SIZE                                0x1
16673:         #define _B5EIDH_B5EID15_LENGTH                              0x1
16674:         #define _B5EIDH_B5EID15_MASK                                0x80
16675:         #define _B5EIDH_B5EID8_POSN                                 0x0
16676:         #define _B5EIDH_B5EID8_POSITION                             0x0
16677:         #define _B5EIDH_B5EID8_SIZE                                 0x1
16678:         #define _B5EIDH_B5EID8_LENGTH                               0x1
16679:         #define _B5EIDH_B5EID8_MASK                                 0x1
16680:         #define _B5EIDH_B5EID9_POSN                                 0x1
16681:         #define _B5EIDH_B5EID9_POSITION                             0x1
16682:         #define _B5EIDH_B5EID9_SIZE                                 0x1
16683:         #define _B5EIDH_B5EID9_LENGTH                               0x1
16684:         #define _B5EIDH_B5EID9_MASK                                 0x2
16685:         
16686:         // Register: B5EIDL
16687:         extern volatile unsigned char           B5EIDL              @ 0xED4;
16688:         #ifndef _LIB_BUILD
16689:         asm("B5EIDL equ 0ED4h");
16690:         #endif
16691:         // bitfield definitions
16692:         typedef union {
16693:             struct {
16694:                 unsigned EID                    :8;
16695:             };
16696:             struct {
16697:                 unsigned EID0                   :1;
16698:                 unsigned EID1                   :1;
16699:                 unsigned EID2                   :1;
16700:                 unsigned EID3                   :1;
16701:                 unsigned EID4                   :1;
16702:                 unsigned EID5                   :1;
16703:                 unsigned EID6                   :1;
16704:                 unsigned EID7                   :1;
16705:             };
16706:             struct {
16707:                 unsigned B5EID0                 :1;
16708:             };
16709:             struct {
16710:                 unsigned                        :1;
16711:                 unsigned B5EID1                 :1;
16712:             };
16713:             struct {
16714:                 unsigned                        :2;
16715:                 unsigned B5EID2                 :1;
16716:             };
16717:             struct {
16718:                 unsigned                        :3;
16719:                 unsigned B5EID3                 :1;
16720:             };
16721:             struct {
16722:                 unsigned                        :4;
16723:                 unsigned B5EID4                 :1;
16724:             };
16725:             struct {
16726:                 unsigned                        :5;
16727:                 unsigned B5EID5                 :1;
16728:             };
16729:             struct {
16730:                 unsigned                        :6;
16731:                 unsigned B5EID6                 :1;
16732:             };
16733:             struct {
16734:                 unsigned                        :7;
16735:                 unsigned B5EID7                 :1;
16736:             };
16737:         } B5EIDLbits_t;
16738:         extern volatile B5EIDLbits_t B5EIDLbits @ 0xED4;
16739:         // bitfield macros
16740:         #define _B5EIDL_EID_POSN                                    0x0
16741:         #define _B5EIDL_EID_POSITION                                0x0
16742:         #define _B5EIDL_EID_SIZE                                    0x8
16743:         #define _B5EIDL_EID_LENGTH                                  0x8
16744:         #define _B5EIDL_EID_MASK                                    0xFF
16745:         #define _B5EIDL_EID0_POSN                                   0x0
16746:         #define _B5EIDL_EID0_POSITION                               0x0
16747:         #define _B5EIDL_EID0_SIZE                                   0x1
16748:         #define _B5EIDL_EID0_LENGTH                                 0x1
16749:         #define _B5EIDL_EID0_MASK                                   0x1
16750:         #define _B5EIDL_EID1_POSN                                   0x1
16751:         #define _B5EIDL_EID1_POSITION                               0x1
16752:         #define _B5EIDL_EID1_SIZE                                   0x1
16753:         #define _B5EIDL_EID1_LENGTH                                 0x1
16754:         #define _B5EIDL_EID1_MASK                                   0x2
16755:         #define _B5EIDL_EID2_POSN                                   0x2
16756:         #define _B5EIDL_EID2_POSITION                               0x2
16757:         #define _B5EIDL_EID2_SIZE                                   0x1
16758:         #define _B5EIDL_EID2_LENGTH                                 0x1
16759:         #define _B5EIDL_EID2_MASK                                   0x4
16760:         #define _B5EIDL_EID3_POSN                                   0x3
16761:         #define _B5EIDL_EID3_POSITION                               0x3
16762:         #define _B5EIDL_EID3_SIZE                                   0x1
16763:         #define _B5EIDL_EID3_LENGTH                                 0x1
16764:         #define _B5EIDL_EID3_MASK                                   0x8
16765:         #define _B5EIDL_EID4_POSN                                   0x4
16766:         #define _B5EIDL_EID4_POSITION                               0x4
16767:         #define _B5EIDL_EID4_SIZE                                   0x1
16768:         #define _B5EIDL_EID4_LENGTH                                 0x1
16769:         #define _B5EIDL_EID4_MASK                                   0x10
16770:         #define _B5EIDL_EID5_POSN                                   0x5
16771:         #define _B5EIDL_EID5_POSITION                               0x5
16772:         #define _B5EIDL_EID5_SIZE                                   0x1
16773:         #define _B5EIDL_EID5_LENGTH                                 0x1
16774:         #define _B5EIDL_EID5_MASK                                   0x20
16775:         #define _B5EIDL_EID6_POSN                                   0x6
16776:         #define _B5EIDL_EID6_POSITION                               0x6
16777:         #define _B5EIDL_EID6_SIZE                                   0x1
16778:         #define _B5EIDL_EID6_LENGTH                                 0x1
16779:         #define _B5EIDL_EID6_MASK                                   0x40
16780:         #define _B5EIDL_EID7_POSN                                   0x7
16781:         #define _B5EIDL_EID7_POSITION                               0x7
16782:         #define _B5EIDL_EID7_SIZE                                   0x1
16783:         #define _B5EIDL_EID7_LENGTH                                 0x1
16784:         #define _B5EIDL_EID7_MASK                                   0x80
16785:         #define _B5EIDL_B5EID0_POSN                                 0x0
16786:         #define _B5EIDL_B5EID0_POSITION                             0x0
16787:         #define _B5EIDL_B5EID0_SIZE                                 0x1
16788:         #define _B5EIDL_B5EID0_LENGTH                               0x1
16789:         #define _B5EIDL_B5EID0_MASK                                 0x1
16790:         #define _B5EIDL_B5EID1_POSN                                 0x1
16791:         #define _B5EIDL_B5EID1_POSITION                             0x1
16792:         #define _B5EIDL_B5EID1_SIZE                                 0x1
16793:         #define _B5EIDL_B5EID1_LENGTH                               0x1
16794:         #define _B5EIDL_B5EID1_MASK                                 0x2
16795:         #define _B5EIDL_B5EID2_POSN                                 0x2
16796:         #define _B5EIDL_B5EID2_POSITION                             0x2
16797:         #define _B5EIDL_B5EID2_SIZE                                 0x1
16798:         #define _B5EIDL_B5EID2_LENGTH                               0x1
16799:         #define _B5EIDL_B5EID2_MASK                                 0x4
16800:         #define _B5EIDL_B5EID3_POSN                                 0x3
16801:         #define _B5EIDL_B5EID3_POSITION                             0x3
16802:         #define _B5EIDL_B5EID3_SIZE                                 0x1
16803:         #define _B5EIDL_B5EID3_LENGTH                               0x1
16804:         #define _B5EIDL_B5EID3_MASK                                 0x8
16805:         #define _B5EIDL_B5EID4_POSN                                 0x4
16806:         #define _B5EIDL_B5EID4_POSITION                             0x4
16807:         #define _B5EIDL_B5EID4_SIZE                                 0x1
16808:         #define _B5EIDL_B5EID4_LENGTH                               0x1
16809:         #define _B5EIDL_B5EID4_MASK                                 0x10
16810:         #define _B5EIDL_B5EID5_POSN                                 0x5
16811:         #define _B5EIDL_B5EID5_POSITION                             0x5
16812:         #define _B5EIDL_B5EID5_SIZE                                 0x1
16813:         #define _B5EIDL_B5EID5_LENGTH                               0x1
16814:         #define _B5EIDL_B5EID5_MASK                                 0x20
16815:         #define _B5EIDL_B5EID6_POSN                                 0x6
16816:         #define _B5EIDL_B5EID6_POSITION                             0x6
16817:         #define _B5EIDL_B5EID6_SIZE                                 0x1
16818:         #define _B5EIDL_B5EID6_LENGTH                               0x1
16819:         #define _B5EIDL_B5EID6_MASK                                 0x40
16820:         #define _B5EIDL_B5EID7_POSN                                 0x7
16821:         #define _B5EIDL_B5EID7_POSITION                             0x7
16822:         #define _B5EIDL_B5EID7_SIZE                                 0x1
16823:         #define _B5EIDL_B5EID7_LENGTH                               0x1
16824:         #define _B5EIDL_B5EID7_MASK                                 0x80
16825:         
16826:         // Register: B5DLC
16827:         extern volatile unsigned char           B5DLC               @ 0xED5;
16828:         #ifndef _LIB_BUILD
16829:         asm("B5DLC equ 0ED5h");
16830:         #endif
16831:         // bitfield definitions
16832:         typedef union {
16833:             struct {
16834:                 unsigned DLC                    :4;
16835:                 unsigned RB                     :2;
16836:                 unsigned RXRTR_TXRTR            :1;
16837:             };
16838:             struct {
16839:                 unsigned DLC0                   :1;
16840:                 unsigned DLC1                   :1;
16841:                 unsigned DLC2                   :1;
16842:                 unsigned DLC3                   :1;
16843:                 unsigned RB0                    :1;
16844:                 unsigned RB1                    :1;
16845:                 unsigned RXRTR                  :1;
16846:             };
16847:             struct {
16848:                 unsigned                        :6;
16849:                 unsigned TXRTR                  :1;
16850:             };
16851:             struct {
16852:                 unsigned B5DLC0                 :1;
16853:             };
16854:             struct {
16855:                 unsigned                        :1;
16856:                 unsigned B5DLC1                 :1;
16857:             };
16858:             struct {
16859:                 unsigned                        :2;
16860:                 unsigned B5DLC2                 :1;
16861:             };
16862:             struct {
16863:                 unsigned                        :3;
16864:                 unsigned B5DLC3                 :1;
16865:             };
16866:             struct {
16867:                 unsigned                        :4;
16868:                 unsigned B5RB0                  :1;
16869:             };
16870:             struct {
16871:                 unsigned                        :5;
16872:                 unsigned B5RB1                  :1;
16873:             };
16874:             struct {
16875:                 unsigned                        :6;
16876:                 unsigned B5RXRTR                :1;
16877:             };
16878:         } B5DLCbits_t;
16879:         extern volatile B5DLCbits_t B5DLCbits @ 0xED5;
16880:         // bitfield macros
16881:         #define _B5DLC_DLC_POSN                                     0x0
16882:         #define _B5DLC_DLC_POSITION                                 0x0
16883:         #define _B5DLC_DLC_SIZE                                     0x4
16884:         #define _B5DLC_DLC_LENGTH                                   0x4
16885:         #define _B5DLC_DLC_MASK                                     0xF
16886:         #define _B5DLC_RB_POSN                                      0x4
16887:         #define _B5DLC_RB_POSITION                                  0x4
16888:         #define _B5DLC_RB_SIZE                                      0x2
16889:         #define _B5DLC_RB_LENGTH                                    0x2
16890:         #define _B5DLC_RB_MASK                                      0x30
16891:         #define _B5DLC_RXRTR_TXRTR_POSN                             0x6
16892:         #define _B5DLC_RXRTR_TXRTR_POSITION                         0x6
16893:         #define _B5DLC_RXRTR_TXRTR_SIZE                             0x1
16894:         #define _B5DLC_RXRTR_TXRTR_LENGTH                           0x1
16895:         #define _B5DLC_RXRTR_TXRTR_MASK                             0x40
16896:         #define _B5DLC_DLC0_POSN                                    0x0
16897:         #define _B5DLC_DLC0_POSITION                                0x0
16898:         #define _B5DLC_DLC0_SIZE                                    0x1
16899:         #define _B5DLC_DLC0_LENGTH                                  0x1
16900:         #define _B5DLC_DLC0_MASK                                    0x1
16901:         #define _B5DLC_DLC1_POSN                                    0x1
16902:         #define _B5DLC_DLC1_POSITION                                0x1
16903:         #define _B5DLC_DLC1_SIZE                                    0x1
16904:         #define _B5DLC_DLC1_LENGTH                                  0x1
16905:         #define _B5DLC_DLC1_MASK                                    0x2
16906:         #define _B5DLC_DLC2_POSN                                    0x2
16907:         #define _B5DLC_DLC2_POSITION                                0x2
16908:         #define _B5DLC_DLC2_SIZE                                    0x1
16909:         #define _B5DLC_DLC2_LENGTH                                  0x1
16910:         #define _B5DLC_DLC2_MASK                                    0x4
16911:         #define _B5DLC_DLC3_POSN                                    0x3
16912:         #define _B5DLC_DLC3_POSITION                                0x3
16913:         #define _B5DLC_DLC3_SIZE                                    0x1
16914:         #define _B5DLC_DLC3_LENGTH                                  0x1
16915:         #define _B5DLC_DLC3_MASK                                    0x8
16916:         #define _B5DLC_RB0_POSN                                     0x4
16917:         #define _B5DLC_RB0_POSITION                                 0x4
16918:         #define _B5DLC_RB0_SIZE                                     0x1
16919:         #define _B5DLC_RB0_LENGTH                                   0x1
16920:         #define _B5DLC_RB0_MASK                                     0x10
16921:         #define _B5DLC_RB1_POSN                                     0x5
16922:         #define _B5DLC_RB1_POSITION                                 0x5
16923:         #define _B5DLC_RB1_SIZE                                     0x1
16924:         #define _B5DLC_RB1_LENGTH                                   0x1
16925:         #define _B5DLC_RB1_MASK                                     0x20
16926:         #define _B5DLC_RXRTR_POSN                                   0x6
16927:         #define _B5DLC_RXRTR_POSITION                               0x6
16928:         #define _B5DLC_RXRTR_SIZE                                   0x1
16929:         #define _B5DLC_RXRTR_LENGTH                                 0x1
16930:         #define _B5DLC_RXRTR_MASK                                   0x40
16931:         #define _B5DLC_TXRTR_POSN                                   0x6
16932:         #define _B5DLC_TXRTR_POSITION                               0x6
16933:         #define _B5DLC_TXRTR_SIZE                                   0x1
16934:         #define _B5DLC_TXRTR_LENGTH                                 0x1
16935:         #define _B5DLC_TXRTR_MASK                                   0x40
16936:         #define _B5DLC_B5DLC0_POSN                                  0x0
16937:         #define _B5DLC_B5DLC0_POSITION                              0x0
16938:         #define _B5DLC_B5DLC0_SIZE                                  0x1
16939:         #define _B5DLC_B5DLC0_LENGTH                                0x1
16940:         #define _B5DLC_B5DLC0_MASK                                  0x1
16941:         #define _B5DLC_B5DLC1_POSN                                  0x1
16942:         #define _B5DLC_B5DLC1_POSITION                              0x1
16943:         #define _B5DLC_B5DLC1_SIZE                                  0x1
16944:         #define _B5DLC_B5DLC1_LENGTH                                0x1
16945:         #define _B5DLC_B5DLC1_MASK                                  0x2
16946:         #define _B5DLC_B5DLC2_POSN                                  0x2
16947:         #define _B5DLC_B5DLC2_POSITION                              0x2
16948:         #define _B5DLC_B5DLC2_SIZE                                  0x1
16949:         #define _B5DLC_B5DLC2_LENGTH                                0x1
16950:         #define _B5DLC_B5DLC2_MASK                                  0x4
16951:         #define _B5DLC_B5DLC3_POSN                                  0x3
16952:         #define _B5DLC_B5DLC3_POSITION                              0x3
16953:         #define _B5DLC_B5DLC3_SIZE                                  0x1
16954:         #define _B5DLC_B5DLC3_LENGTH                                0x1
16955:         #define _B5DLC_B5DLC3_MASK                                  0x8
16956:         #define _B5DLC_B5RB0_POSN                                   0x4
16957:         #define _B5DLC_B5RB0_POSITION                               0x4
16958:         #define _B5DLC_B5RB0_SIZE                                   0x1
16959:         #define _B5DLC_B5RB0_LENGTH                                 0x1
16960:         #define _B5DLC_B5RB0_MASK                                   0x10
16961:         #define _B5DLC_B5RB1_POSN                                   0x5
16962:         #define _B5DLC_B5RB1_POSITION                               0x5
16963:         #define _B5DLC_B5RB1_SIZE                                   0x1
16964:         #define _B5DLC_B5RB1_LENGTH                                 0x1
16965:         #define _B5DLC_B5RB1_MASK                                   0x20
16966:         #define _B5DLC_B5RXRTR_POSN                                 0x6
16967:         #define _B5DLC_B5RXRTR_POSITION                             0x6
16968:         #define _B5DLC_B5RXRTR_SIZE                                 0x1
16969:         #define _B5DLC_B5RXRTR_LENGTH                               0x1
16970:         #define _B5DLC_B5RXRTR_MASK                                 0x40
16971:         
16972:         // Register: B5D0
16973:         extern volatile unsigned char           B5D0                @ 0xED6;
16974:         #ifndef _LIB_BUILD
16975:         asm("B5D0 equ 0ED6h");
16976:         #endif
16977:         // bitfield definitions
16978:         typedef union {
16979:             struct {
16980:                 unsigned B5D0                   :8;
16981:             };
16982:             struct {
16983:                 unsigned B5D00                  :1;
16984:                 unsigned B5D01                  :1;
16985:                 unsigned B5D02                  :1;
16986:                 unsigned B5D03                  :1;
16987:                 unsigned B5D04                  :1;
16988:                 unsigned B5D05                  :1;
16989:                 unsigned B5D06                  :1;
16990:                 unsigned B5D07                  :1;
16991:             };
16992:         } B5D0bits_t;
16993:         extern volatile B5D0bits_t B5D0bits @ 0xED6;
16994:         // bitfield macros
16995:         #define _B5D0_B5D0_POSN                                     0x0
16996:         #define _B5D0_B5D0_POSITION                                 0x0
16997:         #define _B5D0_B5D0_SIZE                                     0x8
16998:         #define _B5D0_B5D0_LENGTH                                   0x8
16999:         #define _B5D0_B5D0_MASK                                     0xFF
17000:         #define _B5D0_B5D00_POSN                                    0x0
17001:         #define _B5D0_B5D00_POSITION                                0x0
17002:         #define _B5D0_B5D00_SIZE                                    0x1
17003:         #define _B5D0_B5D00_LENGTH                                  0x1
17004:         #define _B5D0_B5D00_MASK                                    0x1
17005:         #define _B5D0_B5D01_POSN                                    0x1
17006:         #define _B5D0_B5D01_POSITION                                0x1
17007:         #define _B5D0_B5D01_SIZE                                    0x1
17008:         #define _B5D0_B5D01_LENGTH                                  0x1
17009:         #define _B5D0_B5D01_MASK                                    0x2
17010:         #define _B5D0_B5D02_POSN                                    0x2
17011:         #define _B5D0_B5D02_POSITION                                0x2
17012:         #define _B5D0_B5D02_SIZE                                    0x1
17013:         #define _B5D0_B5D02_LENGTH                                  0x1
17014:         #define _B5D0_B5D02_MASK                                    0x4
17015:         #define _B5D0_B5D03_POSN                                    0x3
17016:         #define _B5D0_B5D03_POSITION                                0x3
17017:         #define _B5D0_B5D03_SIZE                                    0x1
17018:         #define _B5D0_B5D03_LENGTH                                  0x1
17019:         #define _B5D0_B5D03_MASK                                    0x8
17020:         #define _B5D0_B5D04_POSN                                    0x4
17021:         #define _B5D0_B5D04_POSITION                                0x4
17022:         #define _B5D0_B5D04_SIZE                                    0x1
17023:         #define _B5D0_B5D04_LENGTH                                  0x1
17024:         #define _B5D0_B5D04_MASK                                    0x10
17025:         #define _B5D0_B5D05_POSN                                    0x5
17026:         #define _B5D0_B5D05_POSITION                                0x5
17027:         #define _B5D0_B5D05_SIZE                                    0x1
17028:         #define _B5D0_B5D05_LENGTH                                  0x1
17029:         #define _B5D0_B5D05_MASK                                    0x20
17030:         #define _B5D0_B5D06_POSN                                    0x6
17031:         #define _B5D0_B5D06_POSITION                                0x6
17032:         #define _B5D0_B5D06_SIZE                                    0x1
17033:         #define _B5D0_B5D06_LENGTH                                  0x1
17034:         #define _B5D0_B5D06_MASK                                    0x40
17035:         #define _B5D0_B5D07_POSN                                    0x7
17036:         #define _B5D0_B5D07_POSITION                                0x7
17037:         #define _B5D0_B5D07_SIZE                                    0x1
17038:         #define _B5D0_B5D07_LENGTH                                  0x1
17039:         #define _B5D0_B5D07_MASK                                    0x80
17040:         
17041:         // Register: B5D1
17042:         extern volatile unsigned char           B5D1                @ 0xED7;
17043:         #ifndef _LIB_BUILD
17044:         asm("B5D1 equ 0ED7h");
17045:         #endif
17046:         // bitfield definitions
17047:         typedef union {
17048:             struct {
17049:                 unsigned B5D1                   :8;
17050:             };
17051:             struct {
17052:                 unsigned B5D10                  :1;
17053:                 unsigned B5D11                  :1;
17054:                 unsigned B5D12                  :1;
17055:                 unsigned B5D13                  :1;
17056:                 unsigned B5D14                  :1;
17057:                 unsigned B5D15                  :1;
17058:                 unsigned B5D16                  :1;
17059:                 unsigned B5D17                  :1;
17060:             };
17061:         } B5D1bits_t;
17062:         extern volatile B5D1bits_t B5D1bits @ 0xED7;
17063:         // bitfield macros
17064:         #define _B5D1_B5D1_POSN                                     0x0
17065:         #define _B5D1_B5D1_POSITION                                 0x0
17066:         #define _B5D1_B5D1_SIZE                                     0x8
17067:         #define _B5D1_B5D1_LENGTH                                   0x8
17068:         #define _B5D1_B5D1_MASK                                     0xFF
17069:         #define _B5D1_B5D10_POSN                                    0x0
17070:         #define _B5D1_B5D10_POSITION                                0x0
17071:         #define _B5D1_B5D10_SIZE                                    0x1
17072:         #define _B5D1_B5D10_LENGTH                                  0x1
17073:         #define _B5D1_B5D10_MASK                                    0x1
17074:         #define _B5D1_B5D11_POSN                                    0x1
17075:         #define _B5D1_B5D11_POSITION                                0x1
17076:         #define _B5D1_B5D11_SIZE                                    0x1
17077:         #define _B5D1_B5D11_LENGTH                                  0x1
17078:         #define _B5D1_B5D11_MASK                                    0x2
17079:         #define _B5D1_B5D12_POSN                                    0x2
17080:         #define _B5D1_B5D12_POSITION                                0x2
17081:         #define _B5D1_B5D12_SIZE                                    0x1
17082:         #define _B5D1_B5D12_LENGTH                                  0x1
17083:         #define _B5D1_B5D12_MASK                                    0x4
17084:         #define _B5D1_B5D13_POSN                                    0x3
17085:         #define _B5D1_B5D13_POSITION                                0x3
17086:         #define _B5D1_B5D13_SIZE                                    0x1
17087:         #define _B5D1_B5D13_LENGTH                                  0x1
17088:         #define _B5D1_B5D13_MASK                                    0x8
17089:         #define _B5D1_B5D14_POSN                                    0x4
17090:         #define _B5D1_B5D14_POSITION                                0x4
17091:         #define _B5D1_B5D14_SIZE                                    0x1
17092:         #define _B5D1_B5D14_LENGTH                                  0x1
17093:         #define _B5D1_B5D14_MASK                                    0x10
17094:         #define _B5D1_B5D15_POSN                                    0x5
17095:         #define _B5D1_B5D15_POSITION                                0x5
17096:         #define _B5D1_B5D15_SIZE                                    0x1
17097:         #define _B5D1_B5D15_LENGTH                                  0x1
17098:         #define _B5D1_B5D15_MASK                                    0x20
17099:         #define _B5D1_B5D16_POSN                                    0x6
17100:         #define _B5D1_B5D16_POSITION                                0x6
17101:         #define _B5D1_B5D16_SIZE                                    0x1
17102:         #define _B5D1_B5D16_LENGTH                                  0x1
17103:         #define _B5D1_B5D16_MASK                                    0x40
17104:         #define _B5D1_B5D17_POSN                                    0x7
17105:         #define _B5D1_B5D17_POSITION                                0x7
17106:         #define _B5D1_B5D17_SIZE                                    0x1
17107:         #define _B5D1_B5D17_LENGTH                                  0x1
17108:         #define _B5D1_B5D17_MASK                                    0x80
17109:         
17110:         // Register: B5D2
17111:         extern volatile unsigned char           B5D2                @ 0xED8;
17112:         #ifndef _LIB_BUILD
17113:         asm("B5D2 equ 0ED8h");
17114:         #endif
17115:         // bitfield definitions
17116:         typedef union {
17117:             struct {
17118:                 unsigned B5D2                   :8;
17119:             };
17120:             struct {
17121:                 unsigned B5D20                  :1;
17122:                 unsigned B5D21                  :1;
17123:                 unsigned B5D22                  :1;
17124:                 unsigned B5D23                  :1;
17125:                 unsigned B5D24                  :1;
17126:                 unsigned B5D25                  :1;
17127:                 unsigned B5D26                  :1;
17128:                 unsigned B5D27                  :1;
17129:             };
17130:         } B5D2bits_t;
17131:         extern volatile B5D2bits_t B5D2bits @ 0xED8;
17132:         // bitfield macros
17133:         #define _B5D2_B5D2_POSN                                     0x0
17134:         #define _B5D2_B5D2_POSITION                                 0x0
17135:         #define _B5D2_B5D2_SIZE                                     0x8
17136:         #define _B5D2_B5D2_LENGTH                                   0x8
17137:         #define _B5D2_B5D2_MASK                                     0xFF
17138:         #define _B5D2_B5D20_POSN                                    0x0
17139:         #define _B5D2_B5D20_POSITION                                0x0
17140:         #define _B5D2_B5D20_SIZE                                    0x1
17141:         #define _B5D2_B5D20_LENGTH                                  0x1
17142:         #define _B5D2_B5D20_MASK                                    0x1
17143:         #define _B5D2_B5D21_POSN                                    0x1
17144:         #define _B5D2_B5D21_POSITION                                0x1
17145:         #define _B5D2_B5D21_SIZE                                    0x1
17146:         #define _B5D2_B5D21_LENGTH                                  0x1
17147:         #define _B5D2_B5D21_MASK                                    0x2
17148:         #define _B5D2_B5D22_POSN                                    0x2
17149:         #define _B5D2_B5D22_POSITION                                0x2
17150:         #define _B5D2_B5D22_SIZE                                    0x1
17151:         #define _B5D2_B5D22_LENGTH                                  0x1
17152:         #define _B5D2_B5D22_MASK                                    0x4
17153:         #define _B5D2_B5D23_POSN                                    0x3
17154:         #define _B5D2_B5D23_POSITION                                0x3
17155:         #define _B5D2_B5D23_SIZE                                    0x1
17156:         #define _B5D2_B5D23_LENGTH                                  0x1
17157:         #define _B5D2_B5D23_MASK                                    0x8
17158:         #define _B5D2_B5D24_POSN                                    0x4
17159:         #define _B5D2_B5D24_POSITION                                0x4
17160:         #define _B5D2_B5D24_SIZE                                    0x1
17161:         #define _B5D2_B5D24_LENGTH                                  0x1
17162:         #define _B5D2_B5D24_MASK                                    0x10
17163:         #define _B5D2_B5D25_POSN                                    0x5
17164:         #define _B5D2_B5D25_POSITION                                0x5
17165:         #define _B5D2_B5D25_SIZE                                    0x1
17166:         #define _B5D2_B5D25_LENGTH                                  0x1
17167:         #define _B5D2_B5D25_MASK                                    0x20
17168:         #define _B5D2_B5D26_POSN                                    0x6
17169:         #define _B5D2_B5D26_POSITION                                0x6
17170:         #define _B5D2_B5D26_SIZE                                    0x1
17171:         #define _B5D2_B5D26_LENGTH                                  0x1
17172:         #define _B5D2_B5D26_MASK                                    0x40
17173:         #define _B5D2_B5D27_POSN                                    0x7
17174:         #define _B5D2_B5D27_POSITION                                0x7
17175:         #define _B5D2_B5D27_SIZE                                    0x1
17176:         #define _B5D2_B5D27_LENGTH                                  0x1
17177:         #define _B5D2_B5D27_MASK                                    0x80
17178:         
17179:         // Register: B5D3
17180:         extern volatile unsigned char           B5D3                @ 0xED9;
17181:         #ifndef _LIB_BUILD
17182:         asm("B5D3 equ 0ED9h");
17183:         #endif
17184:         // bitfield definitions
17185:         typedef union {
17186:             struct {
17187:                 unsigned B5D3                   :8;
17188:             };
17189:             struct {
17190:                 unsigned B5D30                  :1;
17191:                 unsigned B5D31                  :1;
17192:                 unsigned B5D32                  :1;
17193:                 unsigned B5D33                  :1;
17194:                 unsigned B5D34                  :1;
17195:                 unsigned B5D35                  :1;
17196:                 unsigned B5D36                  :1;
17197:                 unsigned B5D37                  :1;
17198:             };
17199:         } B5D3bits_t;
17200:         extern volatile B5D3bits_t B5D3bits @ 0xED9;
17201:         // bitfield macros
17202:         #define _B5D3_B5D3_POSN                                     0x0
17203:         #define _B5D3_B5D3_POSITION                                 0x0
17204:         #define _B5D3_B5D3_SIZE                                     0x8
17205:         #define _B5D3_B5D3_LENGTH                                   0x8
17206:         #define _B5D3_B5D3_MASK                                     0xFF
17207:         #define _B5D3_B5D30_POSN                                    0x0
17208:         #define _B5D3_B5D30_POSITION                                0x0
17209:         #define _B5D3_B5D30_SIZE                                    0x1
17210:         #define _B5D3_B5D30_LENGTH                                  0x1
17211:         #define _B5D3_B5D30_MASK                                    0x1
17212:         #define _B5D3_B5D31_POSN                                    0x1
17213:         #define _B5D3_B5D31_POSITION                                0x1
17214:         #define _B5D3_B5D31_SIZE                                    0x1
17215:         #define _B5D3_B5D31_LENGTH                                  0x1
17216:         #define _B5D3_B5D31_MASK                                    0x2
17217:         #define _B5D3_B5D32_POSN                                    0x2
17218:         #define _B5D3_B5D32_POSITION                                0x2
17219:         #define _B5D3_B5D32_SIZE                                    0x1
17220:         #define _B5D3_B5D32_LENGTH                                  0x1
17221:         #define _B5D3_B5D32_MASK                                    0x4
17222:         #define _B5D3_B5D33_POSN                                    0x3
17223:         #define _B5D3_B5D33_POSITION                                0x3
17224:         #define _B5D3_B5D33_SIZE                                    0x1
17225:         #define _B5D3_B5D33_LENGTH                                  0x1
17226:         #define _B5D3_B5D33_MASK                                    0x8
17227:         #define _B5D3_B5D34_POSN                                    0x4
17228:         #define _B5D3_B5D34_POSITION                                0x4
17229:         #define _B5D3_B5D34_SIZE                                    0x1
17230:         #define _B5D3_B5D34_LENGTH                                  0x1
17231:         #define _B5D3_B5D34_MASK                                    0x10
17232:         #define _B5D3_B5D35_POSN                                    0x5
17233:         #define _B5D3_B5D35_POSITION                                0x5
17234:         #define _B5D3_B5D35_SIZE                                    0x1
17235:         #define _B5D3_B5D35_LENGTH                                  0x1
17236:         #define _B5D3_B5D35_MASK                                    0x20
17237:         #define _B5D3_B5D36_POSN                                    0x6
17238:         #define _B5D3_B5D36_POSITION                                0x6
17239:         #define _B5D3_B5D36_SIZE                                    0x1
17240:         #define _B5D3_B5D36_LENGTH                                  0x1
17241:         #define _B5D3_B5D36_MASK                                    0x40
17242:         #define _B5D3_B5D37_POSN                                    0x7
17243:         #define _B5D3_B5D37_POSITION                                0x7
17244:         #define _B5D3_B5D37_SIZE                                    0x1
17245:         #define _B5D3_B5D37_LENGTH                                  0x1
17246:         #define _B5D3_B5D37_MASK                                    0x80
17247:         
17248:         // Register: B5D4
17249:         extern volatile unsigned char           B5D4                @ 0xEDA;
17250:         #ifndef _LIB_BUILD
17251:         asm("B5D4 equ 0EDAh");
17252:         #endif
17253:         // bitfield definitions
17254:         typedef union {
17255:             struct {
17256:                 unsigned B5D4                   :8;
17257:             };
17258:             struct {
17259:                 unsigned B5D40                  :1;
17260:                 unsigned B5D41                  :1;
17261:                 unsigned B5D42                  :1;
17262:                 unsigned B5D43                  :1;
17263:                 unsigned B5D44                  :1;
17264:                 unsigned B5D45                  :1;
17265:                 unsigned B5D46                  :1;
17266:                 unsigned B5D47                  :1;
17267:             };
17268:         } B5D4bits_t;
17269:         extern volatile B5D4bits_t B5D4bits @ 0xEDA;
17270:         // bitfield macros
17271:         #define _B5D4_B5D4_POSN                                     0x0
17272:         #define _B5D4_B5D4_POSITION                                 0x0
17273:         #define _B5D4_B5D4_SIZE                                     0x8
17274:         #define _B5D4_B5D4_LENGTH                                   0x8
17275:         #define _B5D4_B5D4_MASK                                     0xFF
17276:         #define _B5D4_B5D40_POSN                                    0x0
17277:         #define _B5D4_B5D40_POSITION                                0x0
17278:         #define _B5D4_B5D40_SIZE                                    0x1
17279:         #define _B5D4_B5D40_LENGTH                                  0x1
17280:         #define _B5D4_B5D40_MASK                                    0x1
17281:         #define _B5D4_B5D41_POSN                                    0x1
17282:         #define _B5D4_B5D41_POSITION                                0x1
17283:         #define _B5D4_B5D41_SIZE                                    0x1
17284:         #define _B5D4_B5D41_LENGTH                                  0x1
17285:         #define _B5D4_B5D41_MASK                                    0x2
17286:         #define _B5D4_B5D42_POSN                                    0x2
17287:         #define _B5D4_B5D42_POSITION                                0x2
17288:         #define _B5D4_B5D42_SIZE                                    0x1
17289:         #define _B5D4_B5D42_LENGTH                                  0x1
17290:         #define _B5D4_B5D42_MASK                                    0x4
17291:         #define _B5D4_B5D43_POSN                                    0x3
17292:         #define _B5D4_B5D43_POSITION                                0x3
17293:         #define _B5D4_B5D43_SIZE                                    0x1
17294:         #define _B5D4_B5D43_LENGTH                                  0x1
17295:         #define _B5D4_B5D43_MASK                                    0x8
17296:         #define _B5D4_B5D44_POSN                                    0x4
17297:         #define _B5D4_B5D44_POSITION                                0x4
17298:         #define _B5D4_B5D44_SIZE                                    0x1
17299:         #define _B5D4_B5D44_LENGTH                                  0x1
17300:         #define _B5D4_B5D44_MASK                                    0x10
17301:         #define _B5D4_B5D45_POSN                                    0x5
17302:         #define _B5D4_B5D45_POSITION                                0x5
17303:         #define _B5D4_B5D45_SIZE                                    0x1
17304:         #define _B5D4_B5D45_LENGTH                                  0x1
17305:         #define _B5D4_B5D45_MASK                                    0x20
17306:         #define _B5D4_B5D46_POSN                                    0x6
17307:         #define _B5D4_B5D46_POSITION                                0x6
17308:         #define _B5D4_B5D46_SIZE                                    0x1
17309:         #define _B5D4_B5D46_LENGTH                                  0x1
17310:         #define _B5D4_B5D46_MASK                                    0x40
17311:         #define _B5D4_B5D47_POSN                                    0x7
17312:         #define _B5D4_B5D47_POSITION                                0x7
17313:         #define _B5D4_B5D47_SIZE                                    0x1
17314:         #define _B5D4_B5D47_LENGTH                                  0x1
17315:         #define _B5D4_B5D47_MASK                                    0x80
17316:         
17317:         // Register: B5D5
17318:         extern volatile unsigned char           B5D5                @ 0xEDB;
17319:         #ifndef _LIB_BUILD
17320:         asm("B5D5 equ 0EDBh");
17321:         #endif
17322:         // bitfield definitions
17323:         typedef union {
17324:             struct {
17325:                 unsigned B5D5                   :8;
17326:             };
17327:             struct {
17328:                 unsigned B5D50                  :1;
17329:                 unsigned B5D51                  :1;
17330:                 unsigned B5D52                  :1;
17331:                 unsigned B5D53                  :1;
17332:                 unsigned B5D54                  :1;
17333:                 unsigned B5D55                  :1;
17334:                 unsigned B5D56                  :1;
17335:                 unsigned B5D57                  :1;
17336:             };
17337:         } B5D5bits_t;
17338:         extern volatile B5D5bits_t B5D5bits @ 0xEDB;
17339:         // bitfield macros
17340:         #define _B5D5_B5D5_POSN                                     0x0
17341:         #define _B5D5_B5D5_POSITION                                 0x0
17342:         #define _B5D5_B5D5_SIZE                                     0x8
17343:         #define _B5D5_B5D5_LENGTH                                   0x8
17344:         #define _B5D5_B5D5_MASK                                     0xFF
17345:         #define _B5D5_B5D50_POSN                                    0x0
17346:         #define _B5D5_B5D50_POSITION                                0x0
17347:         #define _B5D5_B5D50_SIZE                                    0x1
17348:         #define _B5D5_B5D50_LENGTH                                  0x1
17349:         #define _B5D5_B5D50_MASK                                    0x1
17350:         #define _B5D5_B5D51_POSN                                    0x1
17351:         #define _B5D5_B5D51_POSITION                                0x1
17352:         #define _B5D5_B5D51_SIZE                                    0x1
17353:         #define _B5D5_B5D51_LENGTH                                  0x1
17354:         #define _B5D5_B5D51_MASK                                    0x2
17355:         #define _B5D5_B5D52_POSN                                    0x2
17356:         #define _B5D5_B5D52_POSITION                                0x2
17357:         #define _B5D5_B5D52_SIZE                                    0x1
17358:         #define _B5D5_B5D52_LENGTH                                  0x1
17359:         #define _B5D5_B5D52_MASK                                    0x4
17360:         #define _B5D5_B5D53_POSN                                    0x3
17361:         #define _B5D5_B5D53_POSITION                                0x3
17362:         #define _B5D5_B5D53_SIZE                                    0x1
17363:         #define _B5D5_B5D53_LENGTH                                  0x1
17364:         #define _B5D5_B5D53_MASK                                    0x8
17365:         #define _B5D5_B5D54_POSN                                    0x4
17366:         #define _B5D5_B5D54_POSITION                                0x4
17367:         #define _B5D5_B5D54_SIZE                                    0x1
17368:         #define _B5D5_B5D54_LENGTH                                  0x1
17369:         #define _B5D5_B5D54_MASK                                    0x10
17370:         #define _B5D5_B5D55_POSN                                    0x5
17371:         #define _B5D5_B5D55_POSITION                                0x5
17372:         #define _B5D5_B5D55_SIZE                                    0x1
17373:         #define _B5D5_B5D55_LENGTH                                  0x1
17374:         #define _B5D5_B5D55_MASK                                    0x20
17375:         #define _B5D5_B5D56_POSN                                    0x6
17376:         #define _B5D5_B5D56_POSITION                                0x6
17377:         #define _B5D5_B5D56_SIZE                                    0x1
17378:         #define _B5D5_B5D56_LENGTH                                  0x1
17379:         #define _B5D5_B5D56_MASK                                    0x40
17380:         #define _B5D5_B5D57_POSN                                    0x7
17381:         #define _B5D5_B5D57_POSITION                                0x7
17382:         #define _B5D5_B5D57_SIZE                                    0x1
17383:         #define _B5D5_B5D57_LENGTH                                  0x1
17384:         #define _B5D5_B5D57_MASK                                    0x80
17385:         
17386:         // Register: B5D6
17387:         extern volatile unsigned char           B5D6                @ 0xEDC;
17388:         #ifndef _LIB_BUILD
17389:         asm("B5D6 equ 0EDCh");
17390:         #endif
17391:         // bitfield definitions
17392:         typedef union {
17393:             struct {
17394:                 unsigned B5D6                   :8;
17395:             };
17396:             struct {
17397:                 unsigned B5D60                  :1;
17398:                 unsigned B5D61                  :1;
17399:                 unsigned B5D62                  :1;
17400:                 unsigned B5D63                  :1;
17401:                 unsigned B5D64                  :1;
17402:                 unsigned B5D65                  :1;
17403:                 unsigned B5D66                  :1;
17404:                 unsigned B5D67                  :1;
17405:             };
17406:         } B5D6bits_t;
17407:         extern volatile B5D6bits_t B5D6bits @ 0xEDC;
17408:         // bitfield macros
17409:         #define _B5D6_B5D6_POSN                                     0x0
17410:         #define _B5D6_B5D6_POSITION                                 0x0
17411:         #define _B5D6_B5D6_SIZE                                     0x8
17412:         #define _B5D6_B5D6_LENGTH                                   0x8
17413:         #define _B5D6_B5D6_MASK                                     0xFF
17414:         #define _B5D6_B5D60_POSN                                    0x0
17415:         #define _B5D6_B5D60_POSITION                                0x0
17416:         #define _B5D6_B5D60_SIZE                                    0x1
17417:         #define _B5D6_B5D60_LENGTH                                  0x1
17418:         #define _B5D6_B5D60_MASK                                    0x1
17419:         #define _B5D6_B5D61_POSN                                    0x1
17420:         #define _B5D6_B5D61_POSITION                                0x1
17421:         #define _B5D6_B5D61_SIZE                                    0x1
17422:         #define _B5D6_B5D61_LENGTH                                  0x1
17423:         #define _B5D6_B5D61_MASK                                    0x2
17424:         #define _B5D6_B5D62_POSN                                    0x2
17425:         #define _B5D6_B5D62_POSITION                                0x2
17426:         #define _B5D6_B5D62_SIZE                                    0x1
17427:         #define _B5D6_B5D62_LENGTH                                  0x1
17428:         #define _B5D6_B5D62_MASK                                    0x4
17429:         #define _B5D6_B5D63_POSN                                    0x3
17430:         #define _B5D6_B5D63_POSITION                                0x3
17431:         #define _B5D6_B5D63_SIZE                                    0x1
17432:         #define _B5D6_B5D63_LENGTH                                  0x1
17433:         #define _B5D6_B5D63_MASK                                    0x8
17434:         #define _B5D6_B5D64_POSN                                    0x4
17435:         #define _B5D6_B5D64_POSITION                                0x4
17436:         #define _B5D6_B5D64_SIZE                                    0x1
17437:         #define _B5D6_B5D64_LENGTH                                  0x1
17438:         #define _B5D6_B5D64_MASK                                    0x10
17439:         #define _B5D6_B5D65_POSN                                    0x5
17440:         #define _B5D6_B5D65_POSITION                                0x5
17441:         #define _B5D6_B5D65_SIZE                                    0x1
17442:         #define _B5D6_B5D65_LENGTH                                  0x1
17443:         #define _B5D6_B5D65_MASK                                    0x20
17444:         #define _B5D6_B5D66_POSN                                    0x6
17445:         #define _B5D6_B5D66_POSITION                                0x6
17446:         #define _B5D6_B5D66_SIZE                                    0x1
17447:         #define _B5D6_B5D66_LENGTH                                  0x1
17448:         #define _B5D6_B5D66_MASK                                    0x40
17449:         #define _B5D6_B5D67_POSN                                    0x7
17450:         #define _B5D6_B5D67_POSITION                                0x7
17451:         #define _B5D6_B5D67_SIZE                                    0x1
17452:         #define _B5D6_B5D67_LENGTH                                  0x1
17453:         #define _B5D6_B5D67_MASK                                    0x80
17454:         
17455:         // Register: B5D7
17456:         extern volatile unsigned char           B5D7                @ 0xEDD;
17457:         #ifndef _LIB_BUILD
17458:         asm("B5D7 equ 0EDDh");
17459:         #endif
17460:         // bitfield definitions
17461:         typedef union {
17462:             struct {
17463:                 unsigned B5D7                   :8;
17464:             };
17465:             struct {
17466:                 unsigned B5D70                  :1;
17467:                 unsigned B5D71                  :1;
17468:                 unsigned B5D72                  :1;
17469:                 unsigned B5D73                  :1;
17470:                 unsigned B5D74                  :1;
17471:                 unsigned B5D75                  :1;
17472:                 unsigned B5D76                  :1;
17473:                 unsigned B5D77                  :1;
17474:             };
17475:         } B5D7bits_t;
17476:         extern volatile B5D7bits_t B5D7bits @ 0xEDD;
17477:         // bitfield macros
17478:         #define _B5D7_B5D7_POSN                                     0x0
17479:         #define _B5D7_B5D7_POSITION                                 0x0
17480:         #define _B5D7_B5D7_SIZE                                     0x8
17481:         #define _B5D7_B5D7_LENGTH                                   0x8
17482:         #define _B5D7_B5D7_MASK                                     0xFF
17483:         #define _B5D7_B5D70_POSN                                    0x0
17484:         #define _B5D7_B5D70_POSITION                                0x0
17485:         #define _B5D7_B5D70_SIZE                                    0x1
17486:         #define _B5D7_B5D70_LENGTH                                  0x1
17487:         #define _B5D7_B5D70_MASK                                    0x1
17488:         #define _B5D7_B5D71_POSN                                    0x1
17489:         #define _B5D7_B5D71_POSITION                                0x1
17490:         #define _B5D7_B5D71_SIZE                                    0x1
17491:         #define _B5D7_B5D71_LENGTH                                  0x1
17492:         #define _B5D7_B5D71_MASK                                    0x2
17493:         #define _B5D7_B5D72_POSN                                    0x2
17494:         #define _B5D7_B5D72_POSITION                                0x2
17495:         #define _B5D7_B5D72_SIZE                                    0x1
17496:         #define _B5D7_B5D72_LENGTH                                  0x1
17497:         #define _B5D7_B5D72_MASK                                    0x4
17498:         #define _B5D7_B5D73_POSN                                    0x3
17499:         #define _B5D7_B5D73_POSITION                                0x3
17500:         #define _B5D7_B5D73_SIZE                                    0x1
17501:         #define _B5D7_B5D73_LENGTH                                  0x1
17502:         #define _B5D7_B5D73_MASK                                    0x8
17503:         #define _B5D7_B5D74_POSN                                    0x4
17504:         #define _B5D7_B5D74_POSITION                                0x4
17505:         #define _B5D7_B5D74_SIZE                                    0x1
17506:         #define _B5D7_B5D74_LENGTH                                  0x1
17507:         #define _B5D7_B5D74_MASK                                    0x10
17508:         #define _B5D7_B5D75_POSN                                    0x5
17509:         #define _B5D7_B5D75_POSITION                                0x5
17510:         #define _B5D7_B5D75_SIZE                                    0x1
17511:         #define _B5D7_B5D75_LENGTH                                  0x1
17512:         #define _B5D7_B5D75_MASK                                    0x20
17513:         #define _B5D7_B5D76_POSN                                    0x6
17514:         #define _B5D7_B5D76_POSITION                                0x6
17515:         #define _B5D7_B5D76_SIZE                                    0x1
17516:         #define _B5D7_B5D76_LENGTH                                  0x1
17517:         #define _B5D7_B5D76_MASK                                    0x40
17518:         #define _B5D7_B5D77_POSN                                    0x7
17519:         #define _B5D7_B5D77_POSITION                                0x7
17520:         #define _B5D7_B5D77_SIZE                                    0x1
17521:         #define _B5D7_B5D77_LENGTH                                  0x1
17522:         #define _B5D7_B5D77_MASK                                    0x80
17523:         
17524:         // Register: CANSTAT_RO4
17525:         extern volatile unsigned char           CANSTAT_RO4         @ 0xEDE;
17526:         #ifndef _LIB_BUILD
17527:         asm("CANSTAT_RO4 equ 0EDEh");
17528:         #endif
17529:         // bitfield definitions
17530:         typedef union {
17531:             struct {
17532:                 unsigned EICODE0                :1;
17533:                 unsigned EICODE1_ICODE0         :1;
17534:                 unsigned EICODE2_ICODE1         :1;
17535:                 unsigned EICODE3_ICODE2         :1;
17536:                 unsigned EICODE4                :1;
17537:                 unsigned OPMODE                 :3;
17538:             };
17539:             struct {
17540:                 unsigned                        :1;
17541:                 unsigned EICODE1                :1;
17542:                 unsigned EICODE2                :1;
17543:                 unsigned EICODE3                :1;
17544:                 unsigned                        :1;
17545:                 unsigned OPMODE0                :1;
17546:                 unsigned OPMODE1                :1;
17547:                 unsigned OPMODE2                :1;
17548:             };
17549:             struct {
17550:                 unsigned                        :1;
17551:                 unsigned ICODE0                 :1;
17552:                 unsigned ICODE1                 :1;
17553:                 unsigned ICODE2                 :1;
17554:             };
17555:         } CANSTAT_RO4bits_t;
17556:         extern volatile CANSTAT_RO4bits_t CANSTAT_RO4bits @ 0xEDE;
17557:         // bitfield macros
17558:         #define _CANSTAT_RO4_EICODE0_POSN                           0x0
17559:         #define _CANSTAT_RO4_EICODE0_POSITION                       0x0
17560:         #define _CANSTAT_RO4_EICODE0_SIZE                           0x1
17561:         #define _CANSTAT_RO4_EICODE0_LENGTH                         0x1
17562:         #define _CANSTAT_RO4_EICODE0_MASK                           0x1
17563:         #define _CANSTAT_RO4_EICODE1_ICODE0_POSN                    0x1
17564:         #define _CANSTAT_RO4_EICODE1_ICODE0_POSITION                0x1
17565:         #define _CANSTAT_RO4_EICODE1_ICODE0_SIZE                    0x1
17566:         #define _CANSTAT_RO4_EICODE1_ICODE0_LENGTH                  0x1
17567:         #define _CANSTAT_RO4_EICODE1_ICODE0_MASK                    0x2
17568:         #define _CANSTAT_RO4_EICODE2_ICODE1_POSN                    0x2
17569:         #define _CANSTAT_RO4_EICODE2_ICODE1_POSITION                0x2
17570:         #define _CANSTAT_RO4_EICODE2_ICODE1_SIZE                    0x1
17571:         #define _CANSTAT_RO4_EICODE2_ICODE1_LENGTH                  0x1
17572:         #define _CANSTAT_RO4_EICODE2_ICODE1_MASK                    0x4
17573:         #define _CANSTAT_RO4_EICODE3_ICODE2_POSN                    0x3
17574:         #define _CANSTAT_RO4_EICODE3_ICODE2_POSITION                0x3
17575:         #define _CANSTAT_RO4_EICODE3_ICODE2_SIZE                    0x1
17576:         #define _CANSTAT_RO4_EICODE3_ICODE2_LENGTH                  0x1
17577:         #define _CANSTAT_RO4_EICODE3_ICODE2_MASK                    0x8
17578:         #define _CANSTAT_RO4_EICODE4_POSN                           0x4
17579:         #define _CANSTAT_RO4_EICODE4_POSITION                       0x4
17580:         #define _CANSTAT_RO4_EICODE4_SIZE                           0x1
17581:         #define _CANSTAT_RO4_EICODE4_LENGTH                         0x1
17582:         #define _CANSTAT_RO4_EICODE4_MASK                           0x10
17583:         #define _CANSTAT_RO4_OPMODE_POSN                            0x5
17584:         #define _CANSTAT_RO4_OPMODE_POSITION                        0x5
17585:         #define _CANSTAT_RO4_OPMODE_SIZE                            0x3
17586:         #define _CANSTAT_RO4_OPMODE_LENGTH                          0x3
17587:         #define _CANSTAT_RO4_OPMODE_MASK                            0xE0
17588:         #define _CANSTAT_RO4_EICODE1_POSN                           0x1
17589:         #define _CANSTAT_RO4_EICODE1_POSITION                       0x1
17590:         #define _CANSTAT_RO4_EICODE1_SIZE                           0x1
17591:         #define _CANSTAT_RO4_EICODE1_LENGTH                         0x1
17592:         #define _CANSTAT_RO4_EICODE1_MASK                           0x2
17593:         #define _CANSTAT_RO4_EICODE2_POSN                           0x2
17594:         #define _CANSTAT_RO4_EICODE2_POSITION                       0x2
17595:         #define _CANSTAT_RO4_EICODE2_SIZE                           0x1
17596:         #define _CANSTAT_RO4_EICODE2_LENGTH                         0x1
17597:         #define _CANSTAT_RO4_EICODE2_MASK                           0x4
17598:         #define _CANSTAT_RO4_EICODE3_POSN                           0x3
17599:         #define _CANSTAT_RO4_EICODE3_POSITION                       0x3
17600:         #define _CANSTAT_RO4_EICODE3_SIZE                           0x1
17601:         #define _CANSTAT_RO4_EICODE3_LENGTH                         0x1
17602:         #define _CANSTAT_RO4_EICODE3_MASK                           0x8
17603:         #define _CANSTAT_RO4_OPMODE0_POSN                           0x5
17604:         #define _CANSTAT_RO4_OPMODE0_POSITION                       0x5
17605:         #define _CANSTAT_RO4_OPMODE0_SIZE                           0x1
17606:         #define _CANSTAT_RO4_OPMODE0_LENGTH                         0x1
17607:         #define _CANSTAT_RO4_OPMODE0_MASK                           0x20
17608:         #define _CANSTAT_RO4_OPMODE1_POSN                           0x6
17609:         #define _CANSTAT_RO4_OPMODE1_POSITION                       0x6
17610:         #define _CANSTAT_RO4_OPMODE1_SIZE                           0x1
17611:         #define _CANSTAT_RO4_OPMODE1_LENGTH                         0x1
17612:         #define _CANSTAT_RO4_OPMODE1_MASK                           0x40
17613:         #define _CANSTAT_RO4_OPMODE2_POSN                           0x7
17614:         #define _CANSTAT_RO4_OPMODE2_POSITION                       0x7
17615:         #define _CANSTAT_RO4_OPMODE2_SIZE                           0x1
17616:         #define _CANSTAT_RO4_OPMODE2_LENGTH                         0x1
17617:         #define _CANSTAT_RO4_OPMODE2_MASK                           0x80
17618:         #define _CANSTAT_RO4_ICODE0_POSN                            0x1
17619:         #define _CANSTAT_RO4_ICODE0_POSITION                        0x1
17620:         #define _CANSTAT_RO4_ICODE0_SIZE                            0x1
17621:         #define _CANSTAT_RO4_ICODE0_LENGTH                          0x1
17622:         #define _CANSTAT_RO4_ICODE0_MASK                            0x2
17623:         #define _CANSTAT_RO4_ICODE1_POSN                            0x2
17624:         #define _CANSTAT_RO4_ICODE1_POSITION                        0x2
17625:         #define _CANSTAT_RO4_ICODE1_SIZE                            0x1
17626:         #define _CANSTAT_RO4_ICODE1_LENGTH                          0x1
17627:         #define _CANSTAT_RO4_ICODE1_MASK                            0x4
17628:         #define _CANSTAT_RO4_ICODE2_POSN                            0x3
17629:         #define _CANSTAT_RO4_ICODE2_POSITION                        0x3
17630:         #define _CANSTAT_RO4_ICODE2_SIZE                            0x1
17631:         #define _CANSTAT_RO4_ICODE2_LENGTH                          0x1
17632:         #define _CANSTAT_RO4_ICODE2_MASK                            0x8
17633:         
17634:         // Register: CANCON_RO4
17635:         extern volatile unsigned char           CANCON_RO4          @ 0xEDF;
17636:         #ifndef _LIB_BUILD
17637:         asm("CANCON_RO4 equ 0EDFh");
17638:         #endif
17639:         // bitfield definitions
17640:         typedef union {
17641:             struct {
17642:                 unsigned FP0                    :1;
17643:                 unsigned WIN0_FP1               :1;
17644:                 unsigned WIN1_FP2               :1;
17645:                 unsigned WIN2_FP3               :1;
17646:                 unsigned ABAT                   :1;
17647:                 unsigned REQOP                  :3;
17648:             };
17649:             struct {
17650:                 unsigned                        :1;
17651:                 unsigned WIN0                   :1;
17652:                 unsigned WIN1                   :1;
17653:                 unsigned WIN2                   :1;
17654:             };
17655:             struct {
17656:                 unsigned                        :1;
17657:                 unsigned FP1                    :1;
17658:                 unsigned FP2                    :1;
17659:                 unsigned FP3                    :1;
17660:             };
17661:         } CANCON_RO4bits_t;
17662:         extern volatile CANCON_RO4bits_t CANCON_RO4bits @ 0xEDF;
17663:         // bitfield macros
17664:         #define _CANCON_RO4_FP0_POSN                                0x0
17665:         #define _CANCON_RO4_FP0_POSITION                            0x0
17666:         #define _CANCON_RO4_FP0_SIZE                                0x1
17667:         #define _CANCON_RO4_FP0_LENGTH                              0x1
17668:         #define _CANCON_RO4_FP0_MASK                                0x1
17669:         #define _CANCON_RO4_WIN0_FP1_POSN                           0x1
17670:         #define _CANCON_RO4_WIN0_FP1_POSITION                       0x1
17671:         #define _CANCON_RO4_WIN0_FP1_SIZE                           0x1
17672:         #define _CANCON_RO4_WIN0_FP1_LENGTH                         0x1
17673:         #define _CANCON_RO4_WIN0_FP1_MASK                           0x2
17674:         #define _CANCON_RO4_WIN1_FP2_POSN                           0x2
17675:         #define _CANCON_RO4_WIN1_FP2_POSITION                       0x2
17676:         #define _CANCON_RO4_WIN1_FP2_SIZE                           0x1
17677:         #define _CANCON_RO4_WIN1_FP2_LENGTH                         0x1
17678:         #define _CANCON_RO4_WIN1_FP2_MASK                           0x4
17679:         #define _CANCON_RO4_WIN2_FP3_POSN                           0x3
17680:         #define _CANCON_RO4_WIN2_FP3_POSITION                       0x3
17681:         #define _CANCON_RO4_WIN2_FP3_SIZE                           0x1
17682:         #define _CANCON_RO4_WIN2_FP3_LENGTH                         0x1
17683:         #define _CANCON_RO4_WIN2_FP3_MASK                           0x8
17684:         #define _CANCON_RO4_ABAT_POSN                               0x4
17685:         #define _CANCON_RO4_ABAT_POSITION                           0x4
17686:         #define _CANCON_RO4_ABAT_SIZE                               0x1
17687:         #define _CANCON_RO4_ABAT_LENGTH                             0x1
17688:         #define _CANCON_RO4_ABAT_MASK                               0x10
17689:         #define _CANCON_RO4_REQOP_POSN                              0x5
17690:         #define _CANCON_RO4_REQOP_POSITION                          0x5
17691:         #define _CANCON_RO4_REQOP_SIZE                              0x3
17692:         #define _CANCON_RO4_REQOP_LENGTH                            0x3
17693:         #define _CANCON_RO4_REQOP_MASK                              0xE0
17694:         #define _CANCON_RO4_WIN0_POSN                               0x1
17695:         #define _CANCON_RO4_WIN0_POSITION                           0x1
17696:         #define _CANCON_RO4_WIN0_SIZE                               0x1
17697:         #define _CANCON_RO4_WIN0_LENGTH                             0x1
17698:         #define _CANCON_RO4_WIN0_MASK                               0x2
17699:         #define _CANCON_RO4_WIN1_POSN                               0x2
17700:         #define _CANCON_RO4_WIN1_POSITION                           0x2
17701:         #define _CANCON_RO4_WIN1_SIZE                               0x1
17702:         #define _CANCON_RO4_WIN1_LENGTH                             0x1
17703:         #define _CANCON_RO4_WIN1_MASK                               0x4
17704:         #define _CANCON_RO4_WIN2_POSN                               0x3
17705:         #define _CANCON_RO4_WIN2_POSITION                           0x3
17706:         #define _CANCON_RO4_WIN2_SIZE                               0x1
17707:         #define _CANCON_RO4_WIN2_LENGTH                             0x1
17708:         #define _CANCON_RO4_WIN2_MASK                               0x8
17709:         #define _CANCON_RO4_FP1_POSN                                0x1
17710:         #define _CANCON_RO4_FP1_POSITION                            0x1
17711:         #define _CANCON_RO4_FP1_SIZE                                0x1
17712:         #define _CANCON_RO4_FP1_LENGTH                              0x1
17713:         #define _CANCON_RO4_FP1_MASK                                0x2
17714:         #define _CANCON_RO4_FP2_POSN                                0x2
17715:         #define _CANCON_RO4_FP2_POSITION                            0x2
17716:         #define _CANCON_RO4_FP2_SIZE                                0x1
17717:         #define _CANCON_RO4_FP2_LENGTH                              0x1
17718:         #define _CANCON_RO4_FP2_MASK                                0x4
17719:         #define _CANCON_RO4_FP3_POSN                                0x3
17720:         #define _CANCON_RO4_FP3_POSITION                            0x3
17721:         #define _CANCON_RO4_FP3_SIZE                                0x1
17722:         #define _CANCON_RO4_FP3_LENGTH                              0x1
17723:         #define _CANCON_RO4_FP3_MASK                                0x8
17724:         
17725:         // Register: RXF0SIDH
17726:         extern volatile unsigned char           RXF0SIDH            @ 0xEE0;
17727:         #ifndef _LIB_BUILD
17728:         asm("RXF0SIDH equ 0EE0h");
17729:         #endif
17730:         // bitfield definitions
17731:         typedef union {
17732:             struct {
17733:                 unsigned SID                    :8;
17734:             };
17735:             struct {
17736:                 unsigned SID3                   :1;
17737:                 unsigned SID4                   :1;
17738:                 unsigned SID5                   :1;
17739:                 unsigned SID6                   :1;
17740:                 unsigned SID7                   :1;
17741:                 unsigned SID8                   :1;
17742:                 unsigned SID9                   :1;
17743:                 unsigned SID10                  :1;
17744:             };
17745:             struct {
17746:                 unsigned                        :7;
17747:                 unsigned RXF0SID10              :1;
17748:             };
17749:             struct {
17750:                 unsigned RXF0SID3               :1;
17751:             };
17752:             struct {
17753:                 unsigned                        :1;
17754:                 unsigned RXF0SID4               :1;
17755:             };
17756:             struct {
17757:                 unsigned                        :2;
17758:                 unsigned RXF0SID5               :1;
17759:             };
17760:             struct {
17761:                 unsigned                        :3;
17762:                 unsigned RXF0SID6               :1;
17763:             };
17764:             struct {
17765:                 unsigned                        :4;
17766:                 unsigned RXF0SID7               :1;
17767:             };
17768:             struct {
17769:                 unsigned                        :5;
17770:                 unsigned RXF0SID8               :1;
17771:             };
17772:             struct {
17773:                 unsigned                        :6;
17774:                 unsigned RXF0SID9               :1;
17775:             };
17776:         } RXF0SIDHbits_t;
17777:         extern volatile RXF0SIDHbits_t RXF0SIDHbits @ 0xEE0;
17778:         // bitfield macros
17779:         #define _RXF0SIDH_SID_POSN                                  0x0
17780:         #define _RXF0SIDH_SID_POSITION                              0x0
17781:         #define _RXF0SIDH_SID_SIZE                                  0x8
17782:         #define _RXF0SIDH_SID_LENGTH                                0x8
17783:         #define _RXF0SIDH_SID_MASK                                  0xFF
17784:         #define _RXF0SIDH_SID3_POSN                                 0x0
17785:         #define _RXF0SIDH_SID3_POSITION                             0x0
17786:         #define _RXF0SIDH_SID3_SIZE                                 0x1
17787:         #define _RXF0SIDH_SID3_LENGTH                               0x1
17788:         #define _RXF0SIDH_SID3_MASK                                 0x1
17789:         #define _RXF0SIDH_SID4_POSN                                 0x1
17790:         #define _RXF0SIDH_SID4_POSITION                             0x1
17791:         #define _RXF0SIDH_SID4_SIZE                                 0x1
17792:         #define _RXF0SIDH_SID4_LENGTH                               0x1
17793:         #define _RXF0SIDH_SID4_MASK                                 0x2
17794:         #define _RXF0SIDH_SID5_POSN                                 0x2
17795:         #define _RXF0SIDH_SID5_POSITION                             0x2
17796:         #define _RXF0SIDH_SID5_SIZE                                 0x1
17797:         #define _RXF0SIDH_SID5_LENGTH                               0x1
17798:         #define _RXF0SIDH_SID5_MASK                                 0x4
17799:         #define _RXF0SIDH_SID6_POSN                                 0x3
17800:         #define _RXF0SIDH_SID6_POSITION                             0x3
17801:         #define _RXF0SIDH_SID6_SIZE                                 0x1
17802:         #define _RXF0SIDH_SID6_LENGTH                               0x1
17803:         #define _RXF0SIDH_SID6_MASK                                 0x8
17804:         #define _RXF0SIDH_SID7_POSN                                 0x4
17805:         #define _RXF0SIDH_SID7_POSITION                             0x4
17806:         #define _RXF0SIDH_SID7_SIZE                                 0x1
17807:         #define _RXF0SIDH_SID7_LENGTH                               0x1
17808:         #define _RXF0SIDH_SID7_MASK                                 0x10
17809:         #define _RXF0SIDH_SID8_POSN                                 0x5
17810:         #define _RXF0SIDH_SID8_POSITION                             0x5
17811:         #define _RXF0SIDH_SID8_SIZE                                 0x1
17812:         #define _RXF0SIDH_SID8_LENGTH                               0x1
17813:         #define _RXF0SIDH_SID8_MASK                                 0x20
17814:         #define _RXF0SIDH_SID9_POSN                                 0x6
17815:         #define _RXF0SIDH_SID9_POSITION                             0x6
17816:         #define _RXF0SIDH_SID9_SIZE                                 0x1
17817:         #define _RXF0SIDH_SID9_LENGTH                               0x1
17818:         #define _RXF0SIDH_SID9_MASK                                 0x40
17819:         #define _RXF0SIDH_SID10_POSN                                0x7
17820:         #define _RXF0SIDH_SID10_POSITION                            0x7
17821:         #define _RXF0SIDH_SID10_SIZE                                0x1
17822:         #define _RXF0SIDH_SID10_LENGTH                              0x1
17823:         #define _RXF0SIDH_SID10_MASK                                0x80
17824:         #define _RXF0SIDH_RXF0SID10_POSN                            0x7
17825:         #define _RXF0SIDH_RXF0SID10_POSITION                        0x7
17826:         #define _RXF0SIDH_RXF0SID10_SIZE                            0x1
17827:         #define _RXF0SIDH_RXF0SID10_LENGTH                          0x1
17828:         #define _RXF0SIDH_RXF0SID10_MASK                            0x80
17829:         #define _RXF0SIDH_RXF0SID3_POSN                             0x0
17830:         #define _RXF0SIDH_RXF0SID3_POSITION                         0x0
17831:         #define _RXF0SIDH_RXF0SID3_SIZE                             0x1
17832:         #define _RXF0SIDH_RXF0SID3_LENGTH                           0x1
17833:         #define _RXF0SIDH_RXF0SID3_MASK                             0x1
17834:         #define _RXF0SIDH_RXF0SID4_POSN                             0x1
17835:         #define _RXF0SIDH_RXF0SID4_POSITION                         0x1
17836:         #define _RXF0SIDH_RXF0SID4_SIZE                             0x1
17837:         #define _RXF0SIDH_RXF0SID4_LENGTH                           0x1
17838:         #define _RXF0SIDH_RXF0SID4_MASK                             0x2
17839:         #define _RXF0SIDH_RXF0SID5_POSN                             0x2
17840:         #define _RXF0SIDH_RXF0SID5_POSITION                         0x2
17841:         #define _RXF0SIDH_RXF0SID5_SIZE                             0x1
17842:         #define _RXF0SIDH_RXF0SID5_LENGTH                           0x1
17843:         #define _RXF0SIDH_RXF0SID5_MASK                             0x4
17844:         #define _RXF0SIDH_RXF0SID6_POSN                             0x3
17845:         #define _RXF0SIDH_RXF0SID6_POSITION                         0x3
17846:         #define _RXF0SIDH_RXF0SID6_SIZE                             0x1
17847:         #define _RXF0SIDH_RXF0SID6_LENGTH                           0x1
17848:         #define _RXF0SIDH_RXF0SID6_MASK                             0x8
17849:         #define _RXF0SIDH_RXF0SID7_POSN                             0x4
17850:         #define _RXF0SIDH_RXF0SID7_POSITION                         0x4
17851:         #define _RXF0SIDH_RXF0SID7_SIZE                             0x1
17852:         #define _RXF0SIDH_RXF0SID7_LENGTH                           0x1
17853:         #define _RXF0SIDH_RXF0SID7_MASK                             0x10
17854:         #define _RXF0SIDH_RXF0SID8_POSN                             0x5
17855:         #define _RXF0SIDH_RXF0SID8_POSITION                         0x5
17856:         #define _RXF0SIDH_RXF0SID8_SIZE                             0x1
17857:         #define _RXF0SIDH_RXF0SID8_LENGTH                           0x1
17858:         #define _RXF0SIDH_RXF0SID8_MASK                             0x20
17859:         #define _RXF0SIDH_RXF0SID9_POSN                             0x6
17860:         #define _RXF0SIDH_RXF0SID9_POSITION                         0x6
17861:         #define _RXF0SIDH_RXF0SID9_SIZE                             0x1
17862:         #define _RXF0SIDH_RXF0SID9_LENGTH                           0x1
17863:         #define _RXF0SIDH_RXF0SID9_MASK                             0x40
17864:         
17865:         // Register: RXF0SIDL
17866:         extern volatile unsigned char           RXF0SIDL            @ 0xEE1;
17867:         #ifndef _LIB_BUILD
17868:         asm("RXF0SIDL equ 0EE1h");
17869:         #endif
17870:         // bitfield definitions
17871:         typedef union {
17872:             struct {
17873:                 unsigned EID                    :2;
17874:                 unsigned                        :1;
17875:                 unsigned EXIDEN                 :1;
17876:                 unsigned                        :1;
17877:                 unsigned SID                    :3;
17878:             };
17879:             struct {
17880:                 unsigned EID16                  :1;
17881:                 unsigned EID17                  :1;
17882:                 unsigned                        :3;
17883:                 unsigned SID0                   :1;
17884:                 unsigned SID1                   :1;
17885:                 unsigned SID2                   :1;
17886:             };
17887:             struct {
17888:                 unsigned RXF0EID16              :1;
17889:             };
17890:             struct {
17891:                 unsigned                        :1;
17892:                 unsigned RXF0EID17              :1;
17893:             };
17894:             struct {
17895:                 unsigned                        :3;
17896:                 unsigned RXF0EXIDEN             :1;
17897:             };
17898:             struct {
17899:                 unsigned                        :5;
17900:                 unsigned RXF0SID0               :1;
17901:             };
17902:             struct {
17903:                 unsigned                        :6;
17904:                 unsigned RXF0SID1               :1;
17905:             };
17906:             struct {
17907:                 unsigned                        :7;
17908:                 unsigned RXF0SID2               :1;
17909:             };
17910:         } RXF0SIDLbits_t;
17911:         extern volatile RXF0SIDLbits_t RXF0SIDLbits @ 0xEE1;
17912:         // bitfield macros
17913:         #define _RXF0SIDL_EID_POSN                                  0x0
17914:         #define _RXF0SIDL_EID_POSITION                              0x0
17915:         #define _RXF0SIDL_EID_SIZE                                  0x2
17916:         #define _RXF0SIDL_EID_LENGTH                                0x2
17917:         #define _RXF0SIDL_EID_MASK                                  0x3
17918:         #define _RXF0SIDL_EXIDEN_POSN                               0x3
17919:         #define _RXF0SIDL_EXIDEN_POSITION                           0x3
17920:         #define _RXF0SIDL_EXIDEN_SIZE                               0x1
17921:         #define _RXF0SIDL_EXIDEN_LENGTH                             0x1
17922:         #define _RXF0SIDL_EXIDEN_MASK                               0x8
17923:         #define _RXF0SIDL_SID_POSN                                  0x5
17924:         #define _RXF0SIDL_SID_POSITION                              0x5
17925:         #define _RXF0SIDL_SID_SIZE                                  0x3
17926:         #define _RXF0SIDL_SID_LENGTH                                0x3
17927:         #define _RXF0SIDL_SID_MASK                                  0xE0
17928:         #define _RXF0SIDL_EID16_POSN                                0x0
17929:         #define _RXF0SIDL_EID16_POSITION                            0x0
17930:         #define _RXF0SIDL_EID16_SIZE                                0x1
17931:         #define _RXF0SIDL_EID16_LENGTH                              0x1
17932:         #define _RXF0SIDL_EID16_MASK                                0x1
17933:         #define _RXF0SIDL_EID17_POSN                                0x1
17934:         #define _RXF0SIDL_EID17_POSITION                            0x1
17935:         #define _RXF0SIDL_EID17_SIZE                                0x1
17936:         #define _RXF0SIDL_EID17_LENGTH                              0x1
17937:         #define _RXF0SIDL_EID17_MASK                                0x2
17938:         #define _RXF0SIDL_SID0_POSN                                 0x5
17939:         #define _RXF0SIDL_SID0_POSITION                             0x5
17940:         #define _RXF0SIDL_SID0_SIZE                                 0x1
17941:         #define _RXF0SIDL_SID0_LENGTH                               0x1
17942:         #define _RXF0SIDL_SID0_MASK                                 0x20
17943:         #define _RXF0SIDL_SID1_POSN                                 0x6
17944:         #define _RXF0SIDL_SID1_POSITION                             0x6
17945:         #define _RXF0SIDL_SID1_SIZE                                 0x1
17946:         #define _RXF0SIDL_SID1_LENGTH                               0x1
17947:         #define _RXF0SIDL_SID1_MASK                                 0x40
17948:         #define _RXF0SIDL_SID2_POSN                                 0x7
17949:         #define _RXF0SIDL_SID2_POSITION                             0x7
17950:         #define _RXF0SIDL_SID2_SIZE                                 0x1
17951:         #define _RXF0SIDL_SID2_LENGTH                               0x1
17952:         #define _RXF0SIDL_SID2_MASK                                 0x80
17953:         #define _RXF0SIDL_RXF0EID16_POSN                            0x0
17954:         #define _RXF0SIDL_RXF0EID16_POSITION                        0x0
17955:         #define _RXF0SIDL_RXF0EID16_SIZE                            0x1
17956:         #define _RXF0SIDL_RXF0EID16_LENGTH                          0x1
17957:         #define _RXF0SIDL_RXF0EID16_MASK                            0x1
17958:         #define _RXF0SIDL_RXF0EID17_POSN                            0x1
17959:         #define _RXF0SIDL_RXF0EID17_POSITION                        0x1
17960:         #define _RXF0SIDL_RXF0EID17_SIZE                            0x1
17961:         #define _RXF0SIDL_RXF0EID17_LENGTH                          0x1
17962:         #define _RXF0SIDL_RXF0EID17_MASK                            0x2
17963:         #define _RXF0SIDL_RXF0EXIDEN_POSN                           0x3
17964:         #define _RXF0SIDL_RXF0EXIDEN_POSITION                       0x3
17965:         #define _RXF0SIDL_RXF0EXIDEN_SIZE                           0x1
17966:         #define _RXF0SIDL_RXF0EXIDEN_LENGTH                         0x1
17967:         #define _RXF0SIDL_RXF0EXIDEN_MASK                           0x8
17968:         #define _RXF0SIDL_RXF0SID0_POSN                             0x5
17969:         #define _RXF0SIDL_RXF0SID0_POSITION                         0x5
17970:         #define _RXF0SIDL_RXF0SID0_SIZE                             0x1
17971:         #define _RXF0SIDL_RXF0SID0_LENGTH                           0x1
17972:         #define _RXF0SIDL_RXF0SID0_MASK                             0x20
17973:         #define _RXF0SIDL_RXF0SID1_POSN                             0x6
17974:         #define _RXF0SIDL_RXF0SID1_POSITION                         0x6
17975:         #define _RXF0SIDL_RXF0SID1_SIZE                             0x1
17976:         #define _RXF0SIDL_RXF0SID1_LENGTH                           0x1
17977:         #define _RXF0SIDL_RXF0SID1_MASK                             0x40
17978:         #define _RXF0SIDL_RXF0SID2_POSN                             0x7
17979:         #define _RXF0SIDL_RXF0SID2_POSITION                         0x7
17980:         #define _RXF0SIDL_RXF0SID2_SIZE                             0x1
17981:         #define _RXF0SIDL_RXF0SID2_LENGTH                           0x1
17982:         #define _RXF0SIDL_RXF0SID2_MASK                             0x80
17983:         
17984:         // Register: RXF0EIDH
17985:         extern volatile unsigned char           RXF0EIDH            @ 0xEE2;
17986:         #ifndef _LIB_BUILD
17987:         asm("RXF0EIDH equ 0EE2h");
17988:         #endif
17989:         // bitfield definitions
17990:         typedef union {
17991:             struct {
17992:                 unsigned EID                    :8;
17993:             };
17994:             struct {
17995:                 unsigned EID8                   :1;
17996:                 unsigned EID9                   :1;
17997:                 unsigned EID10                  :1;
17998:                 unsigned EID11                  :1;
17999:                 unsigned EID12                  :1;
18000:                 unsigned EID13                  :1;
18001:                 unsigned EID14                  :1;
18002:                 unsigned EID15                  :1;
18003:             };
18004:             struct {
18005:                 unsigned                        :2;
18006:                 unsigned RXF0EID10              :1;
18007:             };
18008:             struct {
18009:                 unsigned                        :3;
18010:                 unsigned RXF0EID11              :1;
18011:             };
18012:             struct {
18013:                 unsigned                        :4;
18014:                 unsigned RXF0EID12              :1;
18015:             };
18016:             struct {
18017:                 unsigned                        :5;
18018:                 unsigned RXF0EID13              :1;
18019:             };
18020:             struct {
18021:                 unsigned                        :6;
18022:                 unsigned RXF0EID14              :1;
18023:             };
18024:             struct {
18025:                 unsigned                        :7;
18026:                 unsigned RXF0EID15              :1;
18027:             };
18028:             struct {
18029:                 unsigned RXF0EID8               :1;
18030:             };
18031:             struct {
18032:                 unsigned                        :1;
18033:                 unsigned RXF0EID9               :1;
18034:             };
18035:         } RXF0EIDHbits_t;
18036:         extern volatile RXF0EIDHbits_t RXF0EIDHbits @ 0xEE2;
18037:         // bitfield macros
18038:         #define _RXF0EIDH_EID_POSN                                  0x0
18039:         #define _RXF0EIDH_EID_POSITION                              0x0
18040:         #define _RXF0EIDH_EID_SIZE                                  0x8
18041:         #define _RXF0EIDH_EID_LENGTH                                0x8
18042:         #define _RXF0EIDH_EID_MASK                                  0xFF
18043:         #define _RXF0EIDH_EID8_POSN                                 0x0
18044:         #define _RXF0EIDH_EID8_POSITION                             0x0
18045:         #define _RXF0EIDH_EID8_SIZE                                 0x1
18046:         #define _RXF0EIDH_EID8_LENGTH                               0x1
18047:         #define _RXF0EIDH_EID8_MASK                                 0x1
18048:         #define _RXF0EIDH_EID9_POSN                                 0x1
18049:         #define _RXF0EIDH_EID9_POSITION                             0x1
18050:         #define _RXF0EIDH_EID9_SIZE                                 0x1
18051:         #define _RXF0EIDH_EID9_LENGTH                               0x1
18052:         #define _RXF0EIDH_EID9_MASK                                 0x2
18053:         #define _RXF0EIDH_EID10_POSN                                0x2
18054:         #define _RXF0EIDH_EID10_POSITION                            0x2
18055:         #define _RXF0EIDH_EID10_SIZE                                0x1
18056:         #define _RXF0EIDH_EID10_LENGTH                              0x1
18057:         #define _RXF0EIDH_EID10_MASK                                0x4
18058:         #define _RXF0EIDH_EID11_POSN                                0x3
18059:         #define _RXF0EIDH_EID11_POSITION                            0x3
18060:         #define _RXF0EIDH_EID11_SIZE                                0x1
18061:         #define _RXF0EIDH_EID11_LENGTH                              0x1
18062:         #define _RXF0EIDH_EID11_MASK                                0x8
18063:         #define _RXF0EIDH_EID12_POSN                                0x4
18064:         #define _RXF0EIDH_EID12_POSITION                            0x4
18065:         #define _RXF0EIDH_EID12_SIZE                                0x1
18066:         #define _RXF0EIDH_EID12_LENGTH                              0x1
18067:         #define _RXF0EIDH_EID12_MASK                                0x10
18068:         #define _RXF0EIDH_EID13_POSN                                0x5
18069:         #define _RXF0EIDH_EID13_POSITION                            0x5
18070:         #define _RXF0EIDH_EID13_SIZE                                0x1
18071:         #define _RXF0EIDH_EID13_LENGTH                              0x1
18072:         #define _RXF0EIDH_EID13_MASK                                0x20
18073:         #define _RXF0EIDH_EID14_POSN                                0x6
18074:         #define _RXF0EIDH_EID14_POSITION                            0x6
18075:         #define _RXF0EIDH_EID14_SIZE                                0x1
18076:         #define _RXF0EIDH_EID14_LENGTH                              0x1
18077:         #define _RXF0EIDH_EID14_MASK                                0x40
18078:         #define _RXF0EIDH_EID15_POSN                                0x7
18079:         #define _RXF0EIDH_EID15_POSITION                            0x7
18080:         #define _RXF0EIDH_EID15_SIZE                                0x1
18081:         #define _RXF0EIDH_EID15_LENGTH                              0x1
18082:         #define _RXF0EIDH_EID15_MASK                                0x80
18083:         #define _RXF0EIDH_RXF0EID10_POSN                            0x2
18084:         #define _RXF0EIDH_RXF0EID10_POSITION                        0x2
18085:         #define _RXF0EIDH_RXF0EID10_SIZE                            0x1
18086:         #define _RXF0EIDH_RXF0EID10_LENGTH                          0x1
18087:         #define _RXF0EIDH_RXF0EID10_MASK                            0x4
18088:         #define _RXF0EIDH_RXF0EID11_POSN                            0x3
18089:         #define _RXF0EIDH_RXF0EID11_POSITION                        0x3
18090:         #define _RXF0EIDH_RXF0EID11_SIZE                            0x1
18091:         #define _RXF0EIDH_RXF0EID11_LENGTH                          0x1
18092:         #define _RXF0EIDH_RXF0EID11_MASK                            0x8
18093:         #define _RXF0EIDH_RXF0EID12_POSN                            0x4
18094:         #define _RXF0EIDH_RXF0EID12_POSITION                        0x4
18095:         #define _RXF0EIDH_RXF0EID12_SIZE                            0x1
18096:         #define _RXF0EIDH_RXF0EID12_LENGTH                          0x1
18097:         #define _RXF0EIDH_RXF0EID12_MASK                            0x10
18098:         #define _RXF0EIDH_RXF0EID13_POSN                            0x5
18099:         #define _RXF0EIDH_RXF0EID13_POSITION                        0x5
18100:         #define _RXF0EIDH_RXF0EID13_SIZE                            0x1
18101:         #define _RXF0EIDH_RXF0EID13_LENGTH                          0x1
18102:         #define _RXF0EIDH_RXF0EID13_MASK                            0x20
18103:         #define _RXF0EIDH_RXF0EID14_POSN                            0x6
18104:         #define _RXF0EIDH_RXF0EID14_POSITION                        0x6
18105:         #define _RXF0EIDH_RXF0EID14_SIZE                            0x1
18106:         #define _RXF0EIDH_RXF0EID14_LENGTH                          0x1
18107:         #define _RXF0EIDH_RXF0EID14_MASK                            0x40
18108:         #define _RXF0EIDH_RXF0EID15_POSN                            0x7
18109:         #define _RXF0EIDH_RXF0EID15_POSITION                        0x7
18110:         #define _RXF0EIDH_RXF0EID15_SIZE                            0x1
18111:         #define _RXF0EIDH_RXF0EID15_LENGTH                          0x1
18112:         #define _RXF0EIDH_RXF0EID15_MASK                            0x80
18113:         #define _RXF0EIDH_RXF0EID8_POSN                             0x0
18114:         #define _RXF0EIDH_RXF0EID8_POSITION                         0x0
18115:         #define _RXF0EIDH_RXF0EID8_SIZE                             0x1
18116:         #define _RXF0EIDH_RXF0EID8_LENGTH                           0x1
18117:         #define _RXF0EIDH_RXF0EID8_MASK                             0x1
18118:         #define _RXF0EIDH_RXF0EID9_POSN                             0x1
18119:         #define _RXF0EIDH_RXF0EID9_POSITION                         0x1
18120:         #define _RXF0EIDH_RXF0EID9_SIZE                             0x1
18121:         #define _RXF0EIDH_RXF0EID9_LENGTH                           0x1
18122:         #define _RXF0EIDH_RXF0EID9_MASK                             0x2
18123:         
18124:         // Register: RXF0EIDL
18125:         extern volatile unsigned char           RXF0EIDL            @ 0xEE3;
18126:         #ifndef _LIB_BUILD
18127:         asm("RXF0EIDL equ 0EE3h");
18128:         #endif
18129:         // bitfield definitions
18130:         typedef union {
18131:             struct {
18132:                 unsigned EID                    :8;
18133:             };
18134:             struct {
18135:                 unsigned EID0                   :1;
18136:                 unsigned EID1                   :1;
18137:                 unsigned EID2                   :1;
18138:                 unsigned EID3                   :1;
18139:                 unsigned EID4                   :1;
18140:                 unsigned EID5                   :1;
18141:                 unsigned EID6                   :1;
18142:                 unsigned EID7                   :1;
18143:             };
18144:             struct {
18145:                 unsigned RXF0EID0               :1;
18146:             };
18147:             struct {
18148:                 unsigned                        :1;
18149:                 unsigned RXF0EID1               :1;
18150:             };
18151:             struct {
18152:                 unsigned                        :2;
18153:                 unsigned RXF0EID2               :1;
18154:             };
18155:             struct {
18156:                 unsigned                        :3;
18157:                 unsigned RXF0EID3               :1;
18158:             };
18159:             struct {
18160:                 unsigned                        :4;
18161:                 unsigned RXF0EID4               :1;
18162:             };
18163:             struct {
18164:                 unsigned                        :5;
18165:                 unsigned RXF0EID5               :1;
18166:             };
18167:             struct {
18168:                 unsigned                        :6;
18169:                 unsigned RXF0EID6               :1;
18170:             };
18171:             struct {
18172:                 unsigned                        :7;
18173:                 unsigned RXF0EID7               :1;
18174:             };
18175:         } RXF0EIDLbits_t;
18176:         extern volatile RXF0EIDLbits_t RXF0EIDLbits @ 0xEE3;
18177:         // bitfield macros
18178:         #define _RXF0EIDL_EID_POSN                                  0x0
18179:         #define _RXF0EIDL_EID_POSITION                              0x0
18180:         #define _RXF0EIDL_EID_SIZE                                  0x8
18181:         #define _RXF0EIDL_EID_LENGTH                                0x8
18182:         #define _RXF0EIDL_EID_MASK                                  0xFF
18183:         #define _RXF0EIDL_EID0_POSN                                 0x0
18184:         #define _RXF0EIDL_EID0_POSITION                             0x0
18185:         #define _RXF0EIDL_EID0_SIZE                                 0x1
18186:         #define _RXF0EIDL_EID0_LENGTH                               0x1
18187:         #define _RXF0EIDL_EID0_MASK                                 0x1
18188:         #define _RXF0EIDL_EID1_POSN                                 0x1
18189:         #define _RXF0EIDL_EID1_POSITION                             0x1
18190:         #define _RXF0EIDL_EID1_SIZE                                 0x1
18191:         #define _RXF0EIDL_EID1_LENGTH                               0x1
18192:         #define _RXF0EIDL_EID1_MASK                                 0x2
18193:         #define _RXF0EIDL_EID2_POSN                                 0x2
18194:         #define _RXF0EIDL_EID2_POSITION                             0x2
18195:         #define _RXF0EIDL_EID2_SIZE                                 0x1
18196:         #define _RXF0EIDL_EID2_LENGTH                               0x1
18197:         #define _RXF0EIDL_EID2_MASK                                 0x4
18198:         #define _RXF0EIDL_EID3_POSN                                 0x3
18199:         #define _RXF0EIDL_EID3_POSITION                             0x3
18200:         #define _RXF0EIDL_EID3_SIZE                                 0x1
18201:         #define _RXF0EIDL_EID3_LENGTH                               0x1
18202:         #define _RXF0EIDL_EID3_MASK                                 0x8
18203:         #define _RXF0EIDL_EID4_POSN                                 0x4
18204:         #define _RXF0EIDL_EID4_POSITION                             0x4
18205:         #define _RXF0EIDL_EID4_SIZE                                 0x1
18206:         #define _RXF0EIDL_EID4_LENGTH                               0x1
18207:         #define _RXF0EIDL_EID4_MASK                                 0x10
18208:         #define _RXF0EIDL_EID5_POSN                                 0x5
18209:         #define _RXF0EIDL_EID5_POSITION                             0x5
18210:         #define _RXF0EIDL_EID5_SIZE                                 0x1
18211:         #define _RXF0EIDL_EID5_LENGTH                               0x1
18212:         #define _RXF0EIDL_EID5_MASK                                 0x20
18213:         #define _RXF0EIDL_EID6_POSN                                 0x6
18214:         #define _RXF0EIDL_EID6_POSITION                             0x6
18215:         #define _RXF0EIDL_EID6_SIZE                                 0x1
18216:         #define _RXF0EIDL_EID6_LENGTH                               0x1
18217:         #define _RXF0EIDL_EID6_MASK                                 0x40
18218:         #define _RXF0EIDL_EID7_POSN                                 0x7
18219:         #define _RXF0EIDL_EID7_POSITION                             0x7
18220:         #define _RXF0EIDL_EID7_SIZE                                 0x1
18221:         #define _RXF0EIDL_EID7_LENGTH                               0x1
18222:         #define _RXF0EIDL_EID7_MASK                                 0x80
18223:         #define _RXF0EIDL_RXF0EID0_POSN                             0x0
18224:         #define _RXF0EIDL_RXF0EID0_POSITION                         0x0
18225:         #define _RXF0EIDL_RXF0EID0_SIZE                             0x1
18226:         #define _RXF0EIDL_RXF0EID0_LENGTH                           0x1
18227:         #define _RXF0EIDL_RXF0EID0_MASK                             0x1
18228:         #define _RXF0EIDL_RXF0EID1_POSN                             0x1
18229:         #define _RXF0EIDL_RXF0EID1_POSITION                         0x1
18230:         #define _RXF0EIDL_RXF0EID1_SIZE                             0x1
18231:         #define _RXF0EIDL_RXF0EID1_LENGTH                           0x1
18232:         #define _RXF0EIDL_RXF0EID1_MASK                             0x2
18233:         #define _RXF0EIDL_RXF0EID2_POSN                             0x2
18234:         #define _RXF0EIDL_RXF0EID2_POSITION                         0x2
18235:         #define _RXF0EIDL_RXF0EID2_SIZE                             0x1
18236:         #define _RXF0EIDL_RXF0EID2_LENGTH                           0x1
18237:         #define _RXF0EIDL_RXF0EID2_MASK                             0x4
18238:         #define _RXF0EIDL_RXF0EID3_POSN                             0x3
18239:         #define _RXF0EIDL_RXF0EID3_POSITION                         0x3
18240:         #define _RXF0EIDL_RXF0EID3_SIZE                             0x1
18241:         #define _RXF0EIDL_RXF0EID3_LENGTH                           0x1
18242:         #define _RXF0EIDL_RXF0EID3_MASK                             0x8
18243:         #define _RXF0EIDL_RXF0EID4_POSN                             0x4
18244:         #define _RXF0EIDL_RXF0EID4_POSITION                         0x4
18245:         #define _RXF0EIDL_RXF0EID4_SIZE                             0x1
18246:         #define _RXF0EIDL_RXF0EID4_LENGTH                           0x1
18247:         #define _RXF0EIDL_RXF0EID4_MASK                             0x10
18248:         #define _RXF0EIDL_RXF0EID5_POSN                             0x5
18249:         #define _RXF0EIDL_RXF0EID5_POSITION                         0x5
18250:         #define _RXF0EIDL_RXF0EID5_SIZE                             0x1
18251:         #define _RXF0EIDL_RXF0EID5_LENGTH                           0x1
18252:         #define _RXF0EIDL_RXF0EID5_MASK                             0x20
18253:         #define _RXF0EIDL_RXF0EID6_POSN                             0x6
18254:         #define _RXF0EIDL_RXF0EID6_POSITION                         0x6
18255:         #define _RXF0EIDL_RXF0EID6_SIZE                             0x1
18256:         #define _RXF0EIDL_RXF0EID6_LENGTH                           0x1
18257:         #define _RXF0EIDL_RXF0EID6_MASK                             0x40
18258:         #define _RXF0EIDL_RXF0EID7_POSN                             0x7
18259:         #define _RXF0EIDL_RXF0EID7_POSITION                         0x7
18260:         #define _RXF0EIDL_RXF0EID7_SIZE                             0x1
18261:         #define _RXF0EIDL_RXF0EID7_LENGTH                           0x1
18262:         #define _RXF0EIDL_RXF0EID7_MASK                             0x80
18263:         
18264:         // Register: RXF1SIDH
18265:         extern volatile unsigned char           RXF1SIDH            @ 0xEE4;
18266:         #ifndef _LIB_BUILD
18267:         asm("RXF1SIDH equ 0EE4h");
18268:         #endif
18269:         // bitfield definitions
18270:         typedef union {
18271:             struct {
18272:                 unsigned SID                    :8;
18273:             };
18274:             struct {
18275:                 unsigned SID3                   :1;
18276:                 unsigned SID4                   :1;
18277:                 unsigned SID5                   :1;
18278:                 unsigned SID6                   :1;
18279:                 unsigned SID7                   :1;
18280:                 unsigned SID8                   :1;
18281:                 unsigned SID9                   :1;
18282:                 unsigned SID10                  :1;
18283:             };
18284:             struct {
18285:                 unsigned                        :7;
18286:                 unsigned RXF1SID10              :1;
18287:             };
18288:             struct {
18289:                 unsigned RXF1SID3               :1;
18290:             };
18291:             struct {
18292:                 unsigned                        :1;
18293:                 unsigned RXF1SID4               :1;
18294:             };
18295:             struct {
18296:                 unsigned                        :2;
18297:                 unsigned RXF1SID5               :1;
18298:             };
18299:             struct {
18300:                 unsigned                        :3;
18301:                 unsigned RXF1SID6               :1;
18302:             };
18303:             struct {
18304:                 unsigned                        :4;
18305:                 unsigned RXF1SID7               :1;
18306:             };
18307:             struct {
18308:                 unsigned                        :5;
18309:                 unsigned RXF1SID8               :1;
18310:             };
18311:             struct {
18312:                 unsigned                        :6;
18313:                 unsigned RXF1SID9               :1;
18314:             };
18315:         } RXF1SIDHbits_t;
18316:         extern volatile RXF1SIDHbits_t RXF1SIDHbits @ 0xEE4;
18317:         // bitfield macros
18318:         #define _RXF1SIDH_SID_POSN                                  0x0
18319:         #define _RXF1SIDH_SID_POSITION                              0x0
18320:         #define _RXF1SIDH_SID_SIZE                                  0x8
18321:         #define _RXF1SIDH_SID_LENGTH                                0x8
18322:         #define _RXF1SIDH_SID_MASK                                  0xFF
18323:         #define _RXF1SIDH_SID3_POSN                                 0x0
18324:         #define _RXF1SIDH_SID3_POSITION                             0x0
18325:         #define _RXF1SIDH_SID3_SIZE                                 0x1
18326:         #define _RXF1SIDH_SID3_LENGTH                               0x1
18327:         #define _RXF1SIDH_SID3_MASK                                 0x1
18328:         #define _RXF1SIDH_SID4_POSN                                 0x1
18329:         #define _RXF1SIDH_SID4_POSITION                             0x1
18330:         #define _RXF1SIDH_SID4_SIZE                                 0x1
18331:         #define _RXF1SIDH_SID4_LENGTH                               0x1
18332:         #define _RXF1SIDH_SID4_MASK                                 0x2
18333:         #define _RXF1SIDH_SID5_POSN                                 0x2
18334:         #define _RXF1SIDH_SID5_POSITION                             0x2
18335:         #define _RXF1SIDH_SID5_SIZE                                 0x1
18336:         #define _RXF1SIDH_SID5_LENGTH                               0x1
18337:         #define _RXF1SIDH_SID5_MASK                                 0x4
18338:         #define _RXF1SIDH_SID6_POSN                                 0x3
18339:         #define _RXF1SIDH_SID6_POSITION                             0x3
18340:         #define _RXF1SIDH_SID6_SIZE                                 0x1
18341:         #define _RXF1SIDH_SID6_LENGTH                               0x1
18342:         #define _RXF1SIDH_SID6_MASK                                 0x8
18343:         #define _RXF1SIDH_SID7_POSN                                 0x4
18344:         #define _RXF1SIDH_SID7_POSITION                             0x4
18345:         #define _RXF1SIDH_SID7_SIZE                                 0x1
18346:         #define _RXF1SIDH_SID7_LENGTH                               0x1
18347:         #define _RXF1SIDH_SID7_MASK                                 0x10
18348:         #define _RXF1SIDH_SID8_POSN                                 0x5
18349:         #define _RXF1SIDH_SID8_POSITION                             0x5
18350:         #define _RXF1SIDH_SID8_SIZE                                 0x1
18351:         #define _RXF1SIDH_SID8_LENGTH                               0x1
18352:         #define _RXF1SIDH_SID8_MASK                                 0x20
18353:         #define _RXF1SIDH_SID9_POSN                                 0x6
18354:         #define _RXF1SIDH_SID9_POSITION                             0x6
18355:         #define _RXF1SIDH_SID9_SIZE                                 0x1
18356:         #define _RXF1SIDH_SID9_LENGTH                               0x1
18357:         #define _RXF1SIDH_SID9_MASK                                 0x40
18358:         #define _RXF1SIDH_SID10_POSN                                0x7
18359:         #define _RXF1SIDH_SID10_POSITION                            0x7
18360:         #define _RXF1SIDH_SID10_SIZE                                0x1
18361:         #define _RXF1SIDH_SID10_LENGTH                              0x1
18362:         #define _RXF1SIDH_SID10_MASK                                0x80
18363:         #define _RXF1SIDH_RXF1SID10_POSN                            0x7
18364:         #define _RXF1SIDH_RXF1SID10_POSITION                        0x7
18365:         #define _RXF1SIDH_RXF1SID10_SIZE                            0x1
18366:         #define _RXF1SIDH_RXF1SID10_LENGTH                          0x1
18367:         #define _RXF1SIDH_RXF1SID10_MASK                            0x80
18368:         #define _RXF1SIDH_RXF1SID3_POSN                             0x0
18369:         #define _RXF1SIDH_RXF1SID3_POSITION                         0x0
18370:         #define _RXF1SIDH_RXF1SID3_SIZE                             0x1
18371:         #define _RXF1SIDH_RXF1SID3_LENGTH                           0x1
18372:         #define _RXF1SIDH_RXF1SID3_MASK                             0x1
18373:         #define _RXF1SIDH_RXF1SID4_POSN                             0x1
18374:         #define _RXF1SIDH_RXF1SID4_POSITION                         0x1
18375:         #define _RXF1SIDH_RXF1SID4_SIZE                             0x1
18376:         #define _RXF1SIDH_RXF1SID4_LENGTH                           0x1
18377:         #define _RXF1SIDH_RXF1SID4_MASK                             0x2
18378:         #define _RXF1SIDH_RXF1SID5_POSN                             0x2
18379:         #define _RXF1SIDH_RXF1SID5_POSITION                         0x2
18380:         #define _RXF1SIDH_RXF1SID5_SIZE                             0x1
18381:         #define _RXF1SIDH_RXF1SID5_LENGTH                           0x1
18382:         #define _RXF1SIDH_RXF1SID5_MASK                             0x4
18383:         #define _RXF1SIDH_RXF1SID6_POSN                             0x3
18384:         #define _RXF1SIDH_RXF1SID6_POSITION                         0x3
18385:         #define _RXF1SIDH_RXF1SID6_SIZE                             0x1
18386:         #define _RXF1SIDH_RXF1SID6_LENGTH                           0x1
18387:         #define _RXF1SIDH_RXF1SID6_MASK                             0x8
18388:         #define _RXF1SIDH_RXF1SID7_POSN                             0x4
18389:         #define _RXF1SIDH_RXF1SID7_POSITION                         0x4
18390:         #define _RXF1SIDH_RXF1SID7_SIZE                             0x1
18391:         #define _RXF1SIDH_RXF1SID7_LENGTH                           0x1
18392:         #define _RXF1SIDH_RXF1SID7_MASK                             0x10
18393:         #define _RXF1SIDH_RXF1SID8_POSN                             0x5
18394:         #define _RXF1SIDH_RXF1SID8_POSITION                         0x5
18395:         #define _RXF1SIDH_RXF1SID8_SIZE                             0x1
18396:         #define _RXF1SIDH_RXF1SID8_LENGTH                           0x1
18397:         #define _RXF1SIDH_RXF1SID8_MASK                             0x20
18398:         #define _RXF1SIDH_RXF1SID9_POSN                             0x6
18399:         #define _RXF1SIDH_RXF1SID9_POSITION                         0x6
18400:         #define _RXF1SIDH_RXF1SID9_SIZE                             0x1
18401:         #define _RXF1SIDH_RXF1SID9_LENGTH                           0x1
18402:         #define _RXF1SIDH_RXF1SID9_MASK                             0x40
18403:         
18404:         // Register: RXF1SIDL
18405:         extern volatile unsigned char           RXF1SIDL            @ 0xEE5;
18406:         #ifndef _LIB_BUILD
18407:         asm("RXF1SIDL equ 0EE5h");
18408:         #endif
18409:         // bitfield definitions
18410:         typedef union {
18411:             struct {
18412:                 unsigned EID                    :2;
18413:                 unsigned                        :1;
18414:                 unsigned EXIDEN                 :1;
18415:                 unsigned                        :1;
18416:                 unsigned SID                    :3;
18417:             };
18418:             struct {
18419:                 unsigned EID16                  :1;
18420:                 unsigned EID17                  :1;
18421:                 unsigned                        :3;
18422:                 unsigned SID0                   :1;
18423:                 unsigned SID1                   :1;
18424:                 unsigned SID2                   :1;
18425:             };
18426:             struct {
18427:                 unsigned RXF1EID16              :1;
18428:             };
18429:             struct {
18430:                 unsigned                        :1;
18431:                 unsigned RXF1EID17              :1;
18432:             };
18433:             struct {
18434:                 unsigned                        :3;
18435:                 unsigned RXF1EXIDEN             :1;
18436:             };
18437:             struct {
18438:                 unsigned                        :5;
18439:                 unsigned RXF1SID0               :1;
18440:             };
18441:             struct {
18442:                 unsigned                        :6;
18443:                 unsigned RXF1SID1               :1;
18444:             };
18445:             struct {
18446:                 unsigned                        :7;
18447:                 unsigned RXF1SID2               :1;
18448:             };
18449:         } RXF1SIDLbits_t;
18450:         extern volatile RXF1SIDLbits_t RXF1SIDLbits @ 0xEE5;
18451:         // bitfield macros
18452:         #define _RXF1SIDL_EID_POSN                                  0x0
18453:         #define _RXF1SIDL_EID_POSITION                              0x0
18454:         #define _RXF1SIDL_EID_SIZE                                  0x2
18455:         #define _RXF1SIDL_EID_LENGTH                                0x2
18456:         #define _RXF1SIDL_EID_MASK                                  0x3
18457:         #define _RXF1SIDL_EXIDEN_POSN                               0x3
18458:         #define _RXF1SIDL_EXIDEN_POSITION                           0x3
18459:         #define _RXF1SIDL_EXIDEN_SIZE                               0x1
18460:         #define _RXF1SIDL_EXIDEN_LENGTH                             0x1
18461:         #define _RXF1SIDL_EXIDEN_MASK                               0x8
18462:         #define _RXF1SIDL_SID_POSN                                  0x5
18463:         #define _RXF1SIDL_SID_POSITION                              0x5
18464:         #define _RXF1SIDL_SID_SIZE                                  0x3
18465:         #define _RXF1SIDL_SID_LENGTH                                0x3
18466:         #define _RXF1SIDL_SID_MASK                                  0xE0
18467:         #define _RXF1SIDL_EID16_POSN                                0x0
18468:         #define _RXF1SIDL_EID16_POSITION                            0x0
18469:         #define _RXF1SIDL_EID16_SIZE                                0x1
18470:         #define _RXF1SIDL_EID16_LENGTH                              0x1
18471:         #define _RXF1SIDL_EID16_MASK                                0x1
18472:         #define _RXF1SIDL_EID17_POSN                                0x1
18473:         #define _RXF1SIDL_EID17_POSITION                            0x1
18474:         #define _RXF1SIDL_EID17_SIZE                                0x1
18475:         #define _RXF1SIDL_EID17_LENGTH                              0x1
18476:         #define _RXF1SIDL_EID17_MASK                                0x2
18477:         #define _RXF1SIDL_SID0_POSN                                 0x5
18478:         #define _RXF1SIDL_SID0_POSITION                             0x5
18479:         #define _RXF1SIDL_SID0_SIZE                                 0x1
18480:         #define _RXF1SIDL_SID0_LENGTH                               0x1
18481:         #define _RXF1SIDL_SID0_MASK                                 0x20
18482:         #define _RXF1SIDL_SID1_POSN                                 0x6
18483:         #define _RXF1SIDL_SID1_POSITION                             0x6
18484:         #define _RXF1SIDL_SID1_SIZE                                 0x1
18485:         #define _RXF1SIDL_SID1_LENGTH                               0x1
18486:         #define _RXF1SIDL_SID1_MASK                                 0x40
18487:         #define _RXF1SIDL_SID2_POSN                                 0x7
18488:         #define _RXF1SIDL_SID2_POSITION                             0x7
18489:         #define _RXF1SIDL_SID2_SIZE                                 0x1
18490:         #define _RXF1SIDL_SID2_LENGTH                               0x1
18491:         #define _RXF1SIDL_SID2_MASK                                 0x80
18492:         #define _RXF1SIDL_RXF1EID16_POSN                            0x0
18493:         #define _RXF1SIDL_RXF1EID16_POSITION                        0x0
18494:         #define _RXF1SIDL_RXF1EID16_SIZE                            0x1
18495:         #define _RXF1SIDL_RXF1EID16_LENGTH                          0x1
18496:         #define _RXF1SIDL_RXF1EID16_MASK                            0x1
18497:         #define _RXF1SIDL_RXF1EID17_POSN                            0x1
18498:         #define _RXF1SIDL_RXF1EID17_POSITION                        0x1
18499:         #define _RXF1SIDL_RXF1EID17_SIZE                            0x1
18500:         #define _RXF1SIDL_RXF1EID17_LENGTH                          0x1
18501:         #define _RXF1SIDL_RXF1EID17_MASK                            0x2
18502:         #define _RXF1SIDL_RXF1EXIDEN_POSN                           0x3
18503:         #define _RXF1SIDL_RXF1EXIDEN_POSITION                       0x3
18504:         #define _RXF1SIDL_RXF1EXIDEN_SIZE                           0x1
18505:         #define _RXF1SIDL_RXF1EXIDEN_LENGTH                         0x1
18506:         #define _RXF1SIDL_RXF1EXIDEN_MASK                           0x8
18507:         #define _RXF1SIDL_RXF1SID0_POSN                             0x5
18508:         #define _RXF1SIDL_RXF1SID0_POSITION                         0x5
18509:         #define _RXF1SIDL_RXF1SID0_SIZE                             0x1
18510:         #define _RXF1SIDL_RXF1SID0_LENGTH                           0x1
18511:         #define _RXF1SIDL_RXF1SID0_MASK                             0x20
18512:         #define _RXF1SIDL_RXF1SID1_POSN                             0x6
18513:         #define _RXF1SIDL_RXF1SID1_POSITION                         0x6
18514:         #define _RXF1SIDL_RXF1SID1_SIZE                             0x1
18515:         #define _RXF1SIDL_RXF1SID1_LENGTH                           0x1
18516:         #define _RXF1SIDL_RXF1SID1_MASK                             0x40
18517:         #define _RXF1SIDL_RXF1SID2_POSN                             0x7
18518:         #define _RXF1SIDL_RXF1SID2_POSITION                         0x7
18519:         #define _RXF1SIDL_RXF1SID2_SIZE                             0x1
18520:         #define _RXF1SIDL_RXF1SID2_LENGTH                           0x1
18521:         #define _RXF1SIDL_RXF1SID2_MASK                             0x80
18522:         
18523:         // Register: RXF1EIDH
18524:         extern volatile unsigned char           RXF1EIDH            @ 0xEE6;
18525:         #ifndef _LIB_BUILD
18526:         asm("RXF1EIDH equ 0EE6h");
18527:         #endif
18528:         // bitfield definitions
18529:         typedef union {
18530:             struct {
18531:                 unsigned EID                    :8;
18532:             };
18533:             struct {
18534:                 unsigned EID8                   :1;
18535:                 unsigned EID9                   :1;
18536:                 unsigned EID10                  :1;
18537:                 unsigned EID11                  :1;
18538:                 unsigned EID12                  :1;
18539:                 unsigned EID13                  :1;
18540:                 unsigned EID14                  :1;
18541:                 unsigned EID15                  :1;
18542:             };
18543:             struct {
18544:                 unsigned                        :2;
18545:                 unsigned RXF1EID10              :1;
18546:             };
18547:             struct {
18548:                 unsigned                        :3;
18549:                 unsigned RXF1EID11              :1;
18550:             };
18551:             struct {
18552:                 unsigned                        :4;
18553:                 unsigned RXF1EID12              :1;
18554:             };
18555:             struct {
18556:                 unsigned                        :5;
18557:                 unsigned RXF1EID13              :1;
18558:             };
18559:             struct {
18560:                 unsigned                        :6;
18561:                 unsigned RXF1EID14              :1;
18562:             };
18563:             struct {
18564:                 unsigned                        :7;
18565:                 unsigned RXF1EID15              :1;
18566:             };
18567:             struct {
18568:                 unsigned RXF1EID8               :1;
18569:             };
18570:             struct {
18571:                 unsigned                        :1;
18572:                 unsigned RXF1EID9               :1;
18573:             };
18574:         } RXF1EIDHbits_t;
18575:         extern volatile RXF1EIDHbits_t RXF1EIDHbits @ 0xEE6;
18576:         // bitfield macros
18577:         #define _RXF1EIDH_EID_POSN                                  0x0
18578:         #define _RXF1EIDH_EID_POSITION                              0x0
18579:         #define _RXF1EIDH_EID_SIZE                                  0x8
18580:         #define _RXF1EIDH_EID_LENGTH                                0x8
18581:         #define _RXF1EIDH_EID_MASK                                  0xFF
18582:         #define _RXF1EIDH_EID8_POSN                                 0x0
18583:         #define _RXF1EIDH_EID8_POSITION                             0x0
18584:         #define _RXF1EIDH_EID8_SIZE                                 0x1
18585:         #define _RXF1EIDH_EID8_LENGTH                               0x1
18586:         #define _RXF1EIDH_EID8_MASK                                 0x1
18587:         #define _RXF1EIDH_EID9_POSN                                 0x1
18588:         #define _RXF1EIDH_EID9_POSITION                             0x1
18589:         #define _RXF1EIDH_EID9_SIZE                                 0x1
18590:         #define _RXF1EIDH_EID9_LENGTH                               0x1
18591:         #define _RXF1EIDH_EID9_MASK                                 0x2
18592:         #define _RXF1EIDH_EID10_POSN                                0x2
18593:         #define _RXF1EIDH_EID10_POSITION                            0x2
18594:         #define _RXF1EIDH_EID10_SIZE                                0x1
18595:         #define _RXF1EIDH_EID10_LENGTH                              0x1
18596:         #define _RXF1EIDH_EID10_MASK                                0x4
18597:         #define _RXF1EIDH_EID11_POSN                                0x3
18598:         #define _RXF1EIDH_EID11_POSITION                            0x3
18599:         #define _RXF1EIDH_EID11_SIZE                                0x1
18600:         #define _RXF1EIDH_EID11_LENGTH                              0x1
18601:         #define _RXF1EIDH_EID11_MASK                                0x8
18602:         #define _RXF1EIDH_EID12_POSN                                0x4
18603:         #define _RXF1EIDH_EID12_POSITION                            0x4
18604:         #define _RXF1EIDH_EID12_SIZE                                0x1
18605:         #define _RXF1EIDH_EID12_LENGTH                              0x1
18606:         #define _RXF1EIDH_EID12_MASK                                0x10
18607:         #define _RXF1EIDH_EID13_POSN                                0x5
18608:         #define _RXF1EIDH_EID13_POSITION                            0x5
18609:         #define _RXF1EIDH_EID13_SIZE                                0x1
18610:         #define _RXF1EIDH_EID13_LENGTH                              0x1
18611:         #define _RXF1EIDH_EID13_MASK                                0x20
18612:         #define _RXF1EIDH_EID14_POSN                                0x6
18613:         #define _RXF1EIDH_EID14_POSITION                            0x6
18614:         #define _RXF1EIDH_EID14_SIZE                                0x1
18615:         #define _RXF1EIDH_EID14_LENGTH                              0x1
18616:         #define _RXF1EIDH_EID14_MASK                                0x40
18617:         #define _RXF1EIDH_EID15_POSN                                0x7
18618:         #define _RXF1EIDH_EID15_POSITION                            0x7
18619:         #define _RXF1EIDH_EID15_SIZE                                0x1
18620:         #define _RXF1EIDH_EID15_LENGTH                              0x1
18621:         #define _RXF1EIDH_EID15_MASK                                0x80
18622:         #define _RXF1EIDH_RXF1EID10_POSN                            0x2
18623:         #define _RXF1EIDH_RXF1EID10_POSITION                        0x2
18624:         #define _RXF1EIDH_RXF1EID10_SIZE                            0x1
18625:         #define _RXF1EIDH_RXF1EID10_LENGTH                          0x1
18626:         #define _RXF1EIDH_RXF1EID10_MASK                            0x4
18627:         #define _RXF1EIDH_RXF1EID11_POSN                            0x3
18628:         #define _RXF1EIDH_RXF1EID11_POSITION                        0x3
18629:         #define _RXF1EIDH_RXF1EID11_SIZE                            0x1
18630:         #define _RXF1EIDH_RXF1EID11_LENGTH                          0x1
18631:         #define _RXF1EIDH_RXF1EID11_MASK                            0x8
18632:         #define _RXF1EIDH_RXF1EID12_POSN                            0x4
18633:         #define _RXF1EIDH_RXF1EID12_POSITION                        0x4
18634:         #define _RXF1EIDH_RXF1EID12_SIZE                            0x1
18635:         #define _RXF1EIDH_RXF1EID12_LENGTH                          0x1
18636:         #define _RXF1EIDH_RXF1EID12_MASK                            0x10
18637:         #define _RXF1EIDH_RXF1EID13_POSN                            0x5
18638:         #define _RXF1EIDH_RXF1EID13_POSITION                        0x5
18639:         #define _RXF1EIDH_RXF1EID13_SIZE                            0x1
18640:         #define _RXF1EIDH_RXF1EID13_LENGTH                          0x1
18641:         #define _RXF1EIDH_RXF1EID13_MASK                            0x20
18642:         #define _RXF1EIDH_RXF1EID14_POSN                            0x6
18643:         #define _RXF1EIDH_RXF1EID14_POSITION                        0x6
18644:         #define _RXF1EIDH_RXF1EID14_SIZE                            0x1
18645:         #define _RXF1EIDH_RXF1EID14_LENGTH                          0x1
18646:         #define _RXF1EIDH_RXF1EID14_MASK                            0x40
18647:         #define _RXF1EIDH_RXF1EID15_POSN                            0x7
18648:         #define _RXF1EIDH_RXF1EID15_POSITION                        0x7
18649:         #define _RXF1EIDH_RXF1EID15_SIZE                            0x1
18650:         #define _RXF1EIDH_RXF1EID15_LENGTH                          0x1
18651:         #define _RXF1EIDH_RXF1EID15_MASK                            0x80
18652:         #define _RXF1EIDH_RXF1EID8_POSN                             0x0
18653:         #define _RXF1EIDH_RXF1EID8_POSITION                         0x0
18654:         #define _RXF1EIDH_RXF1EID8_SIZE                             0x1
18655:         #define _RXF1EIDH_RXF1EID8_LENGTH                           0x1
18656:         #define _RXF1EIDH_RXF1EID8_MASK                             0x1
18657:         #define _RXF1EIDH_RXF1EID9_POSN                             0x1
18658:         #define _RXF1EIDH_RXF1EID9_POSITION                         0x1
18659:         #define _RXF1EIDH_RXF1EID9_SIZE                             0x1
18660:         #define _RXF1EIDH_RXF1EID9_LENGTH                           0x1
18661:         #define _RXF1EIDH_RXF1EID9_MASK                             0x2
18662:         
18663:         // Register: RXF1EIDL
18664:         extern volatile unsigned char           RXF1EIDL            @ 0xEE7;
18665:         #ifndef _LIB_BUILD
18666:         asm("RXF1EIDL equ 0EE7h");
18667:         #endif
18668:         // bitfield definitions
18669:         typedef union {
18670:             struct {
18671:                 unsigned EID                    :8;
18672:             };
18673:             struct {
18674:                 unsigned EID0                   :1;
18675:                 unsigned EID1                   :1;
18676:                 unsigned EID2                   :1;
18677:                 unsigned EID3                   :1;
18678:                 unsigned EID4                   :1;
18679:                 unsigned EID5                   :1;
18680:                 unsigned EID6                   :1;
18681:                 unsigned EID7                   :1;
18682:             };
18683:             struct {
18684:                 unsigned RXF1EID0               :1;
18685:             };
18686:             struct {
18687:                 unsigned                        :1;
18688:                 unsigned RXF1EID1               :1;
18689:             };
18690:             struct {
18691:                 unsigned                        :2;
18692:                 unsigned RXF1EID2               :1;
18693:             };
18694:             struct {
18695:                 unsigned                        :3;
18696:                 unsigned RXF1EID3               :1;
18697:             };
18698:             struct {
18699:                 unsigned                        :4;
18700:                 unsigned RXF1EID4               :1;
18701:             };
18702:             struct {
18703:                 unsigned                        :5;
18704:                 unsigned RXF1EID5               :1;
18705:             };
18706:             struct {
18707:                 unsigned                        :6;
18708:                 unsigned RXF1EID6               :1;
18709:             };
18710:             struct {
18711:                 unsigned                        :7;
18712:                 unsigned RXF1EID7               :1;
18713:             };
18714:         } RXF1EIDLbits_t;
18715:         extern volatile RXF1EIDLbits_t RXF1EIDLbits @ 0xEE7;
18716:         // bitfield macros
18717:         #define _RXF1EIDL_EID_POSN                                  0x0
18718:         #define _RXF1EIDL_EID_POSITION                              0x0
18719:         #define _RXF1EIDL_EID_SIZE                                  0x8
18720:         #define _RXF1EIDL_EID_LENGTH                                0x8
18721:         #define _RXF1EIDL_EID_MASK                                  0xFF
18722:         #define _RXF1EIDL_EID0_POSN                                 0x0
18723:         #define _RXF1EIDL_EID0_POSITION                             0x0
18724:         #define _RXF1EIDL_EID0_SIZE                                 0x1
18725:         #define _RXF1EIDL_EID0_LENGTH                               0x1
18726:         #define _RXF1EIDL_EID0_MASK                                 0x1
18727:         #define _RXF1EIDL_EID1_POSN                                 0x1
18728:         #define _RXF1EIDL_EID1_POSITION                             0x1
18729:         #define _RXF1EIDL_EID1_SIZE                                 0x1
18730:         #define _RXF1EIDL_EID1_LENGTH                               0x1
18731:         #define _RXF1EIDL_EID1_MASK                                 0x2
18732:         #define _RXF1EIDL_EID2_POSN                                 0x2
18733:         #define _RXF1EIDL_EID2_POSITION                             0x2
18734:         #define _RXF1EIDL_EID2_SIZE                                 0x1
18735:         #define _RXF1EIDL_EID2_LENGTH                               0x1
18736:         #define _RXF1EIDL_EID2_MASK                                 0x4
18737:         #define _RXF1EIDL_EID3_POSN                                 0x3
18738:         #define _RXF1EIDL_EID3_POSITION                             0x3
18739:         #define _RXF1EIDL_EID3_SIZE                                 0x1
18740:         #define _RXF1EIDL_EID3_LENGTH                               0x1
18741:         #define _RXF1EIDL_EID3_MASK                                 0x8
18742:         #define _RXF1EIDL_EID4_POSN                                 0x4
18743:         #define _RXF1EIDL_EID4_POSITION                             0x4
18744:         #define _RXF1EIDL_EID4_SIZE                                 0x1
18745:         #define _RXF1EIDL_EID4_LENGTH                               0x1
18746:         #define _RXF1EIDL_EID4_MASK                                 0x10
18747:         #define _RXF1EIDL_EID5_POSN                                 0x5
18748:         #define _RXF1EIDL_EID5_POSITION                             0x5
18749:         #define _RXF1EIDL_EID5_SIZE                                 0x1
18750:         #define _RXF1EIDL_EID5_LENGTH                               0x1
18751:         #define _RXF1EIDL_EID5_MASK                                 0x20
18752:         #define _RXF1EIDL_EID6_POSN                                 0x6
18753:         #define _RXF1EIDL_EID6_POSITION                             0x6
18754:         #define _RXF1EIDL_EID6_SIZE                                 0x1
18755:         #define _RXF1EIDL_EID6_LENGTH                               0x1
18756:         #define _RXF1EIDL_EID6_MASK                                 0x40
18757:         #define _RXF1EIDL_EID7_POSN                                 0x7
18758:         #define _RXF1EIDL_EID7_POSITION                             0x7
18759:         #define _RXF1EIDL_EID7_SIZE                                 0x1
18760:         #define _RXF1EIDL_EID7_LENGTH                               0x1
18761:         #define _RXF1EIDL_EID7_MASK                                 0x80
18762:         #define _RXF1EIDL_RXF1EID0_POSN                             0x0
18763:         #define _RXF1EIDL_RXF1EID0_POSITION                         0x0
18764:         #define _RXF1EIDL_RXF1EID0_SIZE                             0x1
18765:         #define _RXF1EIDL_RXF1EID0_LENGTH                           0x1
18766:         #define _RXF1EIDL_RXF1EID0_MASK                             0x1
18767:         #define _RXF1EIDL_RXF1EID1_POSN                             0x1
18768:         #define _RXF1EIDL_RXF1EID1_POSITION                         0x1
18769:         #define _RXF1EIDL_RXF1EID1_SIZE                             0x1
18770:         #define _RXF1EIDL_RXF1EID1_LENGTH                           0x1
18771:         #define _RXF1EIDL_RXF1EID1_MASK                             0x2
18772:         #define _RXF1EIDL_RXF1EID2_POSN                             0x2
18773:         #define _RXF1EIDL_RXF1EID2_POSITION                         0x2
18774:         #define _RXF1EIDL_RXF1EID2_SIZE                             0x1
18775:         #define _RXF1EIDL_RXF1EID2_LENGTH                           0x1
18776:         #define _RXF1EIDL_RXF1EID2_MASK                             0x4
18777:         #define _RXF1EIDL_RXF1EID3_POSN                             0x3
18778:         #define _RXF1EIDL_RXF1EID3_POSITION                         0x3
18779:         #define _RXF1EIDL_RXF1EID3_SIZE                             0x1
18780:         #define _RXF1EIDL_RXF1EID3_LENGTH                           0x1
18781:         #define _RXF1EIDL_RXF1EID3_MASK                             0x8
18782:         #define _RXF1EIDL_RXF1EID4_POSN                             0x4
18783:         #define _RXF1EIDL_RXF1EID4_POSITION                         0x4
18784:         #define _RXF1EIDL_RXF1EID4_SIZE                             0x1
18785:         #define _RXF1EIDL_RXF1EID4_LENGTH                           0x1
18786:         #define _RXF1EIDL_RXF1EID4_MASK                             0x10
18787:         #define _RXF1EIDL_RXF1EID5_POSN                             0x5
18788:         #define _RXF1EIDL_RXF1EID5_POSITION                         0x5
18789:         #define _RXF1EIDL_RXF1EID5_SIZE                             0x1
18790:         #define _RXF1EIDL_RXF1EID5_LENGTH                           0x1
18791:         #define _RXF1EIDL_RXF1EID5_MASK                             0x20
18792:         #define _RXF1EIDL_RXF1EID6_POSN                             0x6
18793:         #define _RXF1EIDL_RXF1EID6_POSITION                         0x6
18794:         #define _RXF1EIDL_RXF1EID6_SIZE                             0x1
18795:         #define _RXF1EIDL_RXF1EID6_LENGTH                           0x1
18796:         #define _RXF1EIDL_RXF1EID6_MASK                             0x40
18797:         #define _RXF1EIDL_RXF1EID7_POSN                             0x7
18798:         #define _RXF1EIDL_RXF1EID7_POSITION                         0x7
18799:         #define _RXF1EIDL_RXF1EID7_SIZE                             0x1
18800:         #define _RXF1EIDL_RXF1EID7_LENGTH                           0x1
18801:         #define _RXF1EIDL_RXF1EID7_MASK                             0x80
18802:         
18803:         // Register: RXF2SIDH
18804:         extern volatile unsigned char           RXF2SIDH            @ 0xEE8;
18805:         #ifndef _LIB_BUILD
18806:         asm("RXF2SIDH equ 0EE8h");
18807:         #endif
18808:         // bitfield definitions
18809:         typedef union {
18810:             struct {
18811:                 unsigned SID                    :8;
18812:             };
18813:             struct {
18814:                 unsigned SID3                   :1;
18815:                 unsigned SID4                   :1;
18816:                 unsigned SID5                   :1;
18817:                 unsigned SID6                   :1;
18818:                 unsigned SID7                   :1;
18819:                 unsigned SID8                   :1;
18820:                 unsigned SID9                   :1;
18821:                 unsigned SID10                  :1;
18822:             };
18823:             struct {
18824:                 unsigned                        :7;
18825:                 unsigned RXF2SID10              :1;
18826:             };
18827:             struct {
18828:                 unsigned RXF2SID3               :1;
18829:             };
18830:             struct {
18831:                 unsigned                        :1;
18832:                 unsigned RXF2SID4               :1;
18833:             };
18834:             struct {
18835:                 unsigned                        :2;
18836:                 unsigned RXF2SID5               :1;
18837:             };
18838:             struct {
18839:                 unsigned                        :3;
18840:                 unsigned RXF2SID6               :1;
18841:             };
18842:             struct {
18843:                 unsigned                        :4;
18844:                 unsigned RXF2SID7               :1;
18845:             };
18846:             struct {
18847:                 unsigned                        :5;
18848:                 unsigned RXF2SID8               :1;
18849:             };
18850:             struct {
18851:                 unsigned                        :6;
18852:                 unsigned RXF2SID9               :1;
18853:             };
18854:         } RXF2SIDHbits_t;
18855:         extern volatile RXF2SIDHbits_t RXF2SIDHbits @ 0xEE8;
18856:         // bitfield macros
18857:         #define _RXF2SIDH_SID_POSN                                  0x0
18858:         #define _RXF2SIDH_SID_POSITION                              0x0
18859:         #define _RXF2SIDH_SID_SIZE                                  0x8
18860:         #define _RXF2SIDH_SID_LENGTH                                0x8
18861:         #define _RXF2SIDH_SID_MASK                                  0xFF
18862:         #define _RXF2SIDH_SID3_POSN                                 0x0
18863:         #define _RXF2SIDH_SID3_POSITION                             0x0
18864:         #define _RXF2SIDH_SID3_SIZE                                 0x1
18865:         #define _RXF2SIDH_SID3_LENGTH                               0x1
18866:         #define _RXF2SIDH_SID3_MASK                                 0x1
18867:         #define _RXF2SIDH_SID4_POSN                                 0x1
18868:         #define _RXF2SIDH_SID4_POSITION                             0x1
18869:         #define _RXF2SIDH_SID4_SIZE                                 0x1
18870:         #define _RXF2SIDH_SID4_LENGTH                               0x1
18871:         #define _RXF2SIDH_SID4_MASK                                 0x2
18872:         #define _RXF2SIDH_SID5_POSN                                 0x2
18873:         #define _RXF2SIDH_SID5_POSITION                             0x2
18874:         #define _RXF2SIDH_SID5_SIZE                                 0x1
18875:         #define _RXF2SIDH_SID5_LENGTH                               0x1
18876:         #define _RXF2SIDH_SID5_MASK                                 0x4
18877:         #define _RXF2SIDH_SID6_POSN                                 0x3
18878:         #define _RXF2SIDH_SID6_POSITION                             0x3
18879:         #define _RXF2SIDH_SID6_SIZE                                 0x1
18880:         #define _RXF2SIDH_SID6_LENGTH                               0x1
18881:         #define _RXF2SIDH_SID6_MASK                                 0x8
18882:         #define _RXF2SIDH_SID7_POSN                                 0x4
18883:         #define _RXF2SIDH_SID7_POSITION                             0x4
18884:         #define _RXF2SIDH_SID7_SIZE                                 0x1
18885:         #define _RXF2SIDH_SID7_LENGTH                               0x1
18886:         #define _RXF2SIDH_SID7_MASK                                 0x10
18887:         #define _RXF2SIDH_SID8_POSN                                 0x5
18888:         #define _RXF2SIDH_SID8_POSITION                             0x5
18889:         #define _RXF2SIDH_SID8_SIZE                                 0x1
18890:         #define _RXF2SIDH_SID8_LENGTH                               0x1
18891:         #define _RXF2SIDH_SID8_MASK                                 0x20
18892:         #define _RXF2SIDH_SID9_POSN                                 0x6
18893:         #define _RXF2SIDH_SID9_POSITION                             0x6
18894:         #define _RXF2SIDH_SID9_SIZE                                 0x1
18895:         #define _RXF2SIDH_SID9_LENGTH                               0x1
18896:         #define _RXF2SIDH_SID9_MASK                                 0x40
18897:         #define _RXF2SIDH_SID10_POSN                                0x7
18898:         #define _RXF2SIDH_SID10_POSITION                            0x7
18899:         #define _RXF2SIDH_SID10_SIZE                                0x1
18900:         #define _RXF2SIDH_SID10_LENGTH                              0x1
18901:         #define _RXF2SIDH_SID10_MASK                                0x80
18902:         #define _RXF2SIDH_RXF2SID10_POSN                            0x7
18903:         #define _RXF2SIDH_RXF2SID10_POSITION                        0x7
18904:         #define _RXF2SIDH_RXF2SID10_SIZE                            0x1
18905:         #define _RXF2SIDH_RXF2SID10_LENGTH                          0x1
18906:         #define _RXF2SIDH_RXF2SID10_MASK                            0x80
18907:         #define _RXF2SIDH_RXF2SID3_POSN                             0x0
18908:         #define _RXF2SIDH_RXF2SID3_POSITION                         0x0
18909:         #define _RXF2SIDH_RXF2SID3_SIZE                             0x1
18910:         #define _RXF2SIDH_RXF2SID3_LENGTH                           0x1
18911:         #define _RXF2SIDH_RXF2SID3_MASK                             0x1
18912:         #define _RXF2SIDH_RXF2SID4_POSN                             0x1
18913:         #define _RXF2SIDH_RXF2SID4_POSITION                         0x1
18914:         #define _RXF2SIDH_RXF2SID4_SIZE                             0x1
18915:         #define _RXF2SIDH_RXF2SID4_LENGTH                           0x1
18916:         #define _RXF2SIDH_RXF2SID4_MASK                             0x2
18917:         #define _RXF2SIDH_RXF2SID5_POSN                             0x2
18918:         #define _RXF2SIDH_RXF2SID5_POSITION                         0x2
18919:         #define _RXF2SIDH_RXF2SID5_SIZE                             0x1
18920:         #define _RXF2SIDH_RXF2SID5_LENGTH                           0x1
18921:         #define _RXF2SIDH_RXF2SID5_MASK                             0x4
18922:         #define _RXF2SIDH_RXF2SID6_POSN                             0x3
18923:         #define _RXF2SIDH_RXF2SID6_POSITION                         0x3
18924:         #define _RXF2SIDH_RXF2SID6_SIZE                             0x1
18925:         #define _RXF2SIDH_RXF2SID6_LENGTH                           0x1
18926:         #define _RXF2SIDH_RXF2SID6_MASK                             0x8
18927:         #define _RXF2SIDH_RXF2SID7_POSN                             0x4
18928:         #define _RXF2SIDH_RXF2SID7_POSITION                         0x4
18929:         #define _RXF2SIDH_RXF2SID7_SIZE                             0x1
18930:         #define _RXF2SIDH_RXF2SID7_LENGTH                           0x1
18931:         #define _RXF2SIDH_RXF2SID7_MASK                             0x10
18932:         #define _RXF2SIDH_RXF2SID8_POSN                             0x5
18933:         #define _RXF2SIDH_RXF2SID8_POSITION                         0x5
18934:         #define _RXF2SIDH_RXF2SID8_SIZE                             0x1
18935:         #define _RXF2SIDH_RXF2SID8_LENGTH                           0x1
18936:         #define _RXF2SIDH_RXF2SID8_MASK                             0x20
18937:         #define _RXF2SIDH_RXF2SID9_POSN                             0x6
18938:         #define _RXF2SIDH_RXF2SID9_POSITION                         0x6
18939:         #define _RXF2SIDH_RXF2SID9_SIZE                             0x1
18940:         #define _RXF2SIDH_RXF2SID9_LENGTH                           0x1
18941:         #define _RXF2SIDH_RXF2SID9_MASK                             0x40
18942:         
18943:         // Register: RXF2SIDL
18944:         extern volatile unsigned char           RXF2SIDL            @ 0xEE9;
18945:         #ifndef _LIB_BUILD
18946:         asm("RXF2SIDL equ 0EE9h");
18947:         #endif
18948:         // bitfield definitions
18949:         typedef union {
18950:             struct {
18951:                 unsigned EID                    :2;
18952:                 unsigned                        :1;
18953:                 unsigned EXIDEN                 :1;
18954:                 unsigned                        :1;
18955:                 unsigned SID                    :3;
18956:             };
18957:             struct {
18958:                 unsigned EID16                  :1;
18959:                 unsigned EID17                  :1;
18960:                 unsigned                        :3;
18961:                 unsigned SID0                   :1;
18962:                 unsigned SID1                   :1;
18963:                 unsigned SID2                   :1;
18964:             };
18965:             struct {
18966:                 unsigned RXF2EID16              :1;
18967:             };
18968:             struct {
18969:                 unsigned                        :1;
18970:                 unsigned RXF2EID17              :1;
18971:             };
18972:             struct {
18973:                 unsigned                        :3;
18974:                 unsigned RXF2EXIDEN             :1;
18975:             };
18976:             struct {
18977:                 unsigned                        :5;
18978:                 unsigned RXF2SID0               :1;
18979:             };
18980:             struct {
18981:                 unsigned                        :6;
18982:                 unsigned RXF2SID1               :1;
18983:             };
18984:             struct {
18985:                 unsigned                        :7;
18986:                 unsigned RXF2SID2               :1;
18987:             };
18988:         } RXF2SIDLbits_t;
18989:         extern volatile RXF2SIDLbits_t RXF2SIDLbits @ 0xEE9;
18990:         // bitfield macros
18991:         #define _RXF2SIDL_EID_POSN                                  0x0
18992:         #define _RXF2SIDL_EID_POSITION                              0x0
18993:         #define _RXF2SIDL_EID_SIZE                                  0x2
18994:         #define _RXF2SIDL_EID_LENGTH                                0x2
18995:         #define _RXF2SIDL_EID_MASK                                  0x3
18996:         #define _RXF2SIDL_EXIDEN_POSN                               0x3
18997:         #define _RXF2SIDL_EXIDEN_POSITION                           0x3
18998:         #define _RXF2SIDL_EXIDEN_SIZE                               0x1
18999:         #define _RXF2SIDL_EXIDEN_LENGTH                             0x1
19000:         #define _RXF2SIDL_EXIDEN_MASK                               0x8
19001:         #define _RXF2SIDL_SID_POSN                                  0x5
19002:         #define _RXF2SIDL_SID_POSITION                              0x5
19003:         #define _RXF2SIDL_SID_SIZE                                  0x3
19004:         #define _RXF2SIDL_SID_LENGTH                                0x3
19005:         #define _RXF2SIDL_SID_MASK                                  0xE0
19006:         #define _RXF2SIDL_EID16_POSN                                0x0
19007:         #define _RXF2SIDL_EID16_POSITION                            0x0
19008:         #define _RXF2SIDL_EID16_SIZE                                0x1
19009:         #define _RXF2SIDL_EID16_LENGTH                              0x1
19010:         #define _RXF2SIDL_EID16_MASK                                0x1
19011:         #define _RXF2SIDL_EID17_POSN                                0x1
19012:         #define _RXF2SIDL_EID17_POSITION                            0x1
19013:         #define _RXF2SIDL_EID17_SIZE                                0x1
19014:         #define _RXF2SIDL_EID17_LENGTH                              0x1
19015:         #define _RXF2SIDL_EID17_MASK                                0x2
19016:         #define _RXF2SIDL_SID0_POSN                                 0x5
19017:         #define _RXF2SIDL_SID0_POSITION                             0x5
19018:         #define _RXF2SIDL_SID0_SIZE                                 0x1
19019:         #define _RXF2SIDL_SID0_LENGTH                               0x1
19020:         #define _RXF2SIDL_SID0_MASK                                 0x20
19021:         #define _RXF2SIDL_SID1_POSN                                 0x6
19022:         #define _RXF2SIDL_SID1_POSITION                             0x6
19023:         #define _RXF2SIDL_SID1_SIZE                                 0x1
19024:         #define _RXF2SIDL_SID1_LENGTH                               0x1
19025:         #define _RXF2SIDL_SID1_MASK                                 0x40
19026:         #define _RXF2SIDL_SID2_POSN                                 0x7
19027:         #define _RXF2SIDL_SID2_POSITION                             0x7
19028:         #define _RXF2SIDL_SID2_SIZE                                 0x1
19029:         #define _RXF2SIDL_SID2_LENGTH                               0x1
19030:         #define _RXF2SIDL_SID2_MASK                                 0x80
19031:         #define _RXF2SIDL_RXF2EID16_POSN                            0x0
19032:         #define _RXF2SIDL_RXF2EID16_POSITION                        0x0
19033:         #define _RXF2SIDL_RXF2EID16_SIZE                            0x1
19034:         #define _RXF2SIDL_RXF2EID16_LENGTH                          0x1
19035:         #define _RXF2SIDL_RXF2EID16_MASK                            0x1
19036:         #define _RXF2SIDL_RXF2EID17_POSN                            0x1
19037:         #define _RXF2SIDL_RXF2EID17_POSITION                        0x1
19038:         #define _RXF2SIDL_RXF2EID17_SIZE                            0x1
19039:         #define _RXF2SIDL_RXF2EID17_LENGTH                          0x1
19040:         #define _RXF2SIDL_RXF2EID17_MASK                            0x2
19041:         #define _RXF2SIDL_RXF2EXIDEN_POSN                           0x3
19042:         #define _RXF2SIDL_RXF2EXIDEN_POSITION                       0x3
19043:         #define _RXF2SIDL_RXF2EXIDEN_SIZE                           0x1
19044:         #define _RXF2SIDL_RXF2EXIDEN_LENGTH                         0x1
19045:         #define _RXF2SIDL_RXF2EXIDEN_MASK                           0x8
19046:         #define _RXF2SIDL_RXF2SID0_POSN                             0x5
19047:         #define _RXF2SIDL_RXF2SID0_POSITION                         0x5
19048:         #define _RXF2SIDL_RXF2SID0_SIZE                             0x1
19049:         #define _RXF2SIDL_RXF2SID0_LENGTH                           0x1
19050:         #define _RXF2SIDL_RXF2SID0_MASK                             0x20
19051:         #define _RXF2SIDL_RXF2SID1_POSN                             0x6
19052:         #define _RXF2SIDL_RXF2SID1_POSITION                         0x6
19053:         #define _RXF2SIDL_RXF2SID1_SIZE                             0x1
19054:         #define _RXF2SIDL_RXF2SID1_LENGTH                           0x1
19055:         #define _RXF2SIDL_RXF2SID1_MASK                             0x40
19056:         #define _RXF2SIDL_RXF2SID2_POSN                             0x7
19057:         #define _RXF2SIDL_RXF2SID2_POSITION                         0x7
19058:         #define _RXF2SIDL_RXF2SID2_SIZE                             0x1
19059:         #define _RXF2SIDL_RXF2SID2_LENGTH                           0x1
19060:         #define _RXF2SIDL_RXF2SID2_MASK                             0x80
19061:         
19062:         // Register: RXF2EIDH
19063:         extern volatile unsigned char           RXF2EIDH            @ 0xEEA;
19064:         #ifndef _LIB_BUILD
19065:         asm("RXF2EIDH equ 0EEAh");
19066:         #endif
19067:         // bitfield definitions
19068:         typedef union {
19069:             struct {
19070:                 unsigned EID                    :8;
19071:             };
19072:             struct {
19073:                 unsigned EID8                   :1;
19074:                 unsigned EID9                   :1;
19075:                 unsigned EID10                  :1;
19076:                 unsigned EID11                  :1;
19077:                 unsigned EID12                  :1;
19078:                 unsigned EID13                  :1;
19079:                 unsigned EID14                  :1;
19080:                 unsigned EID15                  :1;
19081:             };
19082:             struct {
19083:                 unsigned                        :2;
19084:                 unsigned RXF2EID10              :1;
19085:             };
19086:             struct {
19087:                 unsigned                        :3;
19088:                 unsigned RXF2EID11              :1;
19089:             };
19090:             struct {
19091:                 unsigned                        :4;
19092:                 unsigned RXF2EID12              :1;
19093:             };
19094:             struct {
19095:                 unsigned                        :5;
19096:                 unsigned RXF2EID13              :1;
19097:             };
19098:             struct {
19099:                 unsigned                        :6;
19100:                 unsigned RXF2EID14              :1;
19101:             };
19102:             struct {
19103:                 unsigned                        :7;
19104:                 unsigned RXF2EID15              :1;
19105:             };
19106:             struct {
19107:                 unsigned RXF2EID8               :1;
19108:             };
19109:             struct {
19110:                 unsigned                        :1;
19111:                 unsigned RXF2EID9               :1;
19112:             };
19113:         } RXF2EIDHbits_t;
19114:         extern volatile RXF2EIDHbits_t RXF2EIDHbits @ 0xEEA;
19115:         // bitfield macros
19116:         #define _RXF2EIDH_EID_POSN                                  0x0
19117:         #define _RXF2EIDH_EID_POSITION                              0x0
19118:         #define _RXF2EIDH_EID_SIZE                                  0x8
19119:         #define _RXF2EIDH_EID_LENGTH                                0x8
19120:         #define _RXF2EIDH_EID_MASK                                  0xFF
19121:         #define _RXF2EIDH_EID8_POSN                                 0x0
19122:         #define _RXF2EIDH_EID8_POSITION                             0x0
19123:         #define _RXF2EIDH_EID8_SIZE                                 0x1
19124:         #define _RXF2EIDH_EID8_LENGTH                               0x1
19125:         #define _RXF2EIDH_EID8_MASK                                 0x1
19126:         #define _RXF2EIDH_EID9_POSN                                 0x1
19127:         #define _RXF2EIDH_EID9_POSITION                             0x1
19128:         #define _RXF2EIDH_EID9_SIZE                                 0x1
19129:         #define _RXF2EIDH_EID9_LENGTH                               0x1
19130:         #define _RXF2EIDH_EID9_MASK                                 0x2
19131:         #define _RXF2EIDH_EID10_POSN                                0x2
19132:         #define _RXF2EIDH_EID10_POSITION                            0x2
19133:         #define _RXF2EIDH_EID10_SIZE                                0x1
19134:         #define _RXF2EIDH_EID10_LENGTH                              0x1
19135:         #define _RXF2EIDH_EID10_MASK                                0x4
19136:         #define _RXF2EIDH_EID11_POSN                                0x3
19137:         #define _RXF2EIDH_EID11_POSITION                            0x3
19138:         #define _RXF2EIDH_EID11_SIZE                                0x1
19139:         #define _RXF2EIDH_EID11_LENGTH                              0x1
19140:         #define _RXF2EIDH_EID11_MASK                                0x8
19141:         #define _RXF2EIDH_EID12_POSN                                0x4
19142:         #define _RXF2EIDH_EID12_POSITION                            0x4
19143:         #define _RXF2EIDH_EID12_SIZE                                0x1
19144:         #define _RXF2EIDH_EID12_LENGTH                              0x1
19145:         #define _RXF2EIDH_EID12_MASK                                0x10
19146:         #define _RXF2EIDH_EID13_POSN                                0x5
19147:         #define _RXF2EIDH_EID13_POSITION                            0x5
19148:         #define _RXF2EIDH_EID13_SIZE                                0x1
19149:         #define _RXF2EIDH_EID13_LENGTH                              0x1
19150:         #define _RXF2EIDH_EID13_MASK                                0x20
19151:         #define _RXF2EIDH_EID14_POSN                                0x6
19152:         #define _RXF2EIDH_EID14_POSITION                            0x6
19153:         #define _RXF2EIDH_EID14_SIZE                                0x1
19154:         #define _RXF2EIDH_EID14_LENGTH                              0x1
19155:         #define _RXF2EIDH_EID14_MASK                                0x40
19156:         #define _RXF2EIDH_EID15_POSN                                0x7
19157:         #define _RXF2EIDH_EID15_POSITION                            0x7
19158:         #define _RXF2EIDH_EID15_SIZE                                0x1
19159:         #define _RXF2EIDH_EID15_LENGTH                              0x1
19160:         #define _RXF2EIDH_EID15_MASK                                0x80
19161:         #define _RXF2EIDH_RXF2EID10_POSN                            0x2
19162:         #define _RXF2EIDH_RXF2EID10_POSITION                        0x2
19163:         #define _RXF2EIDH_RXF2EID10_SIZE                            0x1
19164:         #define _RXF2EIDH_RXF2EID10_LENGTH                          0x1
19165:         #define _RXF2EIDH_RXF2EID10_MASK                            0x4
19166:         #define _RXF2EIDH_RXF2EID11_POSN                            0x3
19167:         #define _RXF2EIDH_RXF2EID11_POSITION                        0x3
19168:         #define _RXF2EIDH_RXF2EID11_SIZE                            0x1
19169:         #define _RXF2EIDH_RXF2EID11_LENGTH                          0x1
19170:         #define _RXF2EIDH_RXF2EID11_MASK                            0x8
19171:         #define _RXF2EIDH_RXF2EID12_POSN                            0x4
19172:         #define _RXF2EIDH_RXF2EID12_POSITION                        0x4
19173:         #define _RXF2EIDH_RXF2EID12_SIZE                            0x1
19174:         #define _RXF2EIDH_RXF2EID12_LENGTH                          0x1
19175:         #define _RXF2EIDH_RXF2EID12_MASK                            0x10
19176:         #define _RXF2EIDH_RXF2EID13_POSN                            0x5
19177:         #define _RXF2EIDH_RXF2EID13_POSITION                        0x5
19178:         #define _RXF2EIDH_RXF2EID13_SIZE                            0x1
19179:         #define _RXF2EIDH_RXF2EID13_LENGTH                          0x1
19180:         #define _RXF2EIDH_RXF2EID13_MASK                            0x20
19181:         #define _RXF2EIDH_RXF2EID14_POSN                            0x6
19182:         #define _RXF2EIDH_RXF2EID14_POSITION                        0x6
19183:         #define _RXF2EIDH_RXF2EID14_SIZE                            0x1
19184:         #define _RXF2EIDH_RXF2EID14_LENGTH                          0x1
19185:         #define _RXF2EIDH_RXF2EID14_MASK                            0x40
19186:         #define _RXF2EIDH_RXF2EID15_POSN                            0x7
19187:         #define _RXF2EIDH_RXF2EID15_POSITION                        0x7
19188:         #define _RXF2EIDH_RXF2EID15_SIZE                            0x1
19189:         #define _RXF2EIDH_RXF2EID15_LENGTH                          0x1
19190:         #define _RXF2EIDH_RXF2EID15_MASK                            0x80
19191:         #define _RXF2EIDH_RXF2EID8_POSN                             0x0
19192:         #define _RXF2EIDH_RXF2EID8_POSITION                         0x0
19193:         #define _RXF2EIDH_RXF2EID8_SIZE                             0x1
19194:         #define _RXF2EIDH_RXF2EID8_LENGTH                           0x1
19195:         #define _RXF2EIDH_RXF2EID8_MASK                             0x1
19196:         #define _RXF2EIDH_RXF2EID9_POSN                             0x1
19197:         #define _RXF2EIDH_RXF2EID9_POSITION                         0x1
19198:         #define _RXF2EIDH_RXF2EID9_SIZE                             0x1
19199:         #define _RXF2EIDH_RXF2EID9_LENGTH                           0x1
19200:         #define _RXF2EIDH_RXF2EID9_MASK                             0x2
19201:         
19202:         // Register: RXF2EIDL
19203:         extern volatile unsigned char           RXF2EIDL            @ 0xEEB;
19204:         #ifndef _LIB_BUILD
19205:         asm("RXF2EIDL equ 0EEBh");
19206:         #endif
19207:         // bitfield definitions
19208:         typedef union {
19209:             struct {
19210:                 unsigned EID                    :8;
19211:             };
19212:             struct {
19213:                 unsigned EID0                   :1;
19214:                 unsigned EID1                   :1;
19215:                 unsigned EID2                   :1;
19216:                 unsigned EID3                   :1;
19217:                 unsigned EID4                   :1;
19218:                 unsigned EID5                   :1;
19219:                 unsigned EID6                   :1;
19220:                 unsigned EID7                   :1;
19221:             };
19222:             struct {
19223:                 unsigned RXF2EID0               :1;
19224:             };
19225:             struct {
19226:                 unsigned                        :1;
19227:                 unsigned RXF2EID1               :1;
19228:             };
19229:             struct {
19230:                 unsigned                        :2;
19231:                 unsigned RXF2EID2               :1;
19232:             };
19233:             struct {
19234:                 unsigned                        :3;
19235:                 unsigned RXF2EID3               :1;
19236:             };
19237:             struct {
19238:                 unsigned                        :4;
19239:                 unsigned RXF2EID4               :1;
19240:             };
19241:             struct {
19242:                 unsigned                        :5;
19243:                 unsigned RXF2EID5               :1;
19244:             };
19245:             struct {
19246:                 unsigned                        :6;
19247:                 unsigned RXF2EID6               :1;
19248:             };
19249:             struct {
19250:                 unsigned                        :7;
19251:                 unsigned RXF2EID7               :1;
19252:             };
19253:         } RXF2EIDLbits_t;
19254:         extern volatile RXF2EIDLbits_t RXF2EIDLbits @ 0xEEB;
19255:         // bitfield macros
19256:         #define _RXF2EIDL_EID_POSN                                  0x0
19257:         #define _RXF2EIDL_EID_POSITION                              0x0
19258:         #define _RXF2EIDL_EID_SIZE                                  0x8
19259:         #define _RXF2EIDL_EID_LENGTH                                0x8
19260:         #define _RXF2EIDL_EID_MASK                                  0xFF
19261:         #define _RXF2EIDL_EID0_POSN                                 0x0
19262:         #define _RXF2EIDL_EID0_POSITION                             0x0
19263:         #define _RXF2EIDL_EID0_SIZE                                 0x1
19264:         #define _RXF2EIDL_EID0_LENGTH                               0x1
19265:         #define _RXF2EIDL_EID0_MASK                                 0x1
19266:         #define _RXF2EIDL_EID1_POSN                                 0x1
19267:         #define _RXF2EIDL_EID1_POSITION                             0x1
19268:         #define _RXF2EIDL_EID1_SIZE                                 0x1
19269:         #define _RXF2EIDL_EID1_LENGTH                               0x1
19270:         #define _RXF2EIDL_EID1_MASK                                 0x2
19271:         #define _RXF2EIDL_EID2_POSN                                 0x2
19272:         #define _RXF2EIDL_EID2_POSITION                             0x2
19273:         #define _RXF2EIDL_EID2_SIZE                                 0x1
19274:         #define _RXF2EIDL_EID2_LENGTH                               0x1
19275:         #define _RXF2EIDL_EID2_MASK                                 0x4
19276:         #define _RXF2EIDL_EID3_POSN                                 0x3
19277:         #define _RXF2EIDL_EID3_POSITION                             0x3
19278:         #define _RXF2EIDL_EID3_SIZE                                 0x1
19279:         #define _RXF2EIDL_EID3_LENGTH                               0x1
19280:         #define _RXF2EIDL_EID3_MASK                                 0x8
19281:         #define _RXF2EIDL_EID4_POSN                                 0x4
19282:         #define _RXF2EIDL_EID4_POSITION                             0x4
19283:         #define _RXF2EIDL_EID4_SIZE                                 0x1
19284:         #define _RXF2EIDL_EID4_LENGTH                               0x1
19285:         #define _RXF2EIDL_EID4_MASK                                 0x10
19286:         #define _RXF2EIDL_EID5_POSN                                 0x5
19287:         #define _RXF2EIDL_EID5_POSITION                             0x5
19288:         #define _RXF2EIDL_EID5_SIZE                                 0x1
19289:         #define _RXF2EIDL_EID5_LENGTH                               0x1
19290:         #define _RXF2EIDL_EID5_MASK                                 0x20
19291:         #define _RXF2EIDL_EID6_POSN                                 0x6
19292:         #define _RXF2EIDL_EID6_POSITION                             0x6
19293:         #define _RXF2EIDL_EID6_SIZE                                 0x1
19294:         #define _RXF2EIDL_EID6_LENGTH                               0x1
19295:         #define _RXF2EIDL_EID6_MASK                                 0x40
19296:         #define _RXF2EIDL_EID7_POSN                                 0x7
19297:         #define _RXF2EIDL_EID7_POSITION                             0x7
19298:         #define _RXF2EIDL_EID7_SIZE                                 0x1
19299:         #define _RXF2EIDL_EID7_LENGTH                               0x1
19300:         #define _RXF2EIDL_EID7_MASK                                 0x80
19301:         #define _RXF2EIDL_RXF2EID0_POSN                             0x0
19302:         #define _RXF2EIDL_RXF2EID0_POSITION                         0x0
19303:         #define _RXF2EIDL_RXF2EID0_SIZE                             0x1
19304:         #define _RXF2EIDL_RXF2EID0_LENGTH                           0x1
19305:         #define _RXF2EIDL_RXF2EID0_MASK                             0x1
19306:         #define _RXF2EIDL_RXF2EID1_POSN                             0x1
19307:         #define _RXF2EIDL_RXF2EID1_POSITION                         0x1
19308:         #define _RXF2EIDL_RXF2EID1_SIZE                             0x1
19309:         #define _RXF2EIDL_RXF2EID1_LENGTH                           0x1
19310:         #define _RXF2EIDL_RXF2EID1_MASK                             0x2
19311:         #define _RXF2EIDL_RXF2EID2_POSN                             0x2
19312:         #define _RXF2EIDL_RXF2EID2_POSITION                         0x2
19313:         #define _RXF2EIDL_RXF2EID2_SIZE                             0x1
19314:         #define _RXF2EIDL_RXF2EID2_LENGTH                           0x1
19315:         #define _RXF2EIDL_RXF2EID2_MASK                             0x4
19316:         #define _RXF2EIDL_RXF2EID3_POSN                             0x3
19317:         #define _RXF2EIDL_RXF2EID3_POSITION                         0x3
19318:         #define _RXF2EIDL_RXF2EID3_SIZE                             0x1
19319:         #define _RXF2EIDL_RXF2EID3_LENGTH                           0x1
19320:         #define _RXF2EIDL_RXF2EID3_MASK                             0x8
19321:         #define _RXF2EIDL_RXF2EID4_POSN                             0x4
19322:         #define _RXF2EIDL_RXF2EID4_POSITION                         0x4
19323:         #define _RXF2EIDL_RXF2EID4_SIZE                             0x1
19324:         #define _RXF2EIDL_RXF2EID4_LENGTH                           0x1
19325:         #define _RXF2EIDL_RXF2EID4_MASK                             0x10
19326:         #define _RXF2EIDL_RXF2EID5_POSN                             0x5
19327:         #define _RXF2EIDL_RXF2EID5_POSITION                         0x5
19328:         #define _RXF2EIDL_RXF2EID5_SIZE                             0x1
19329:         #define _RXF2EIDL_RXF2EID5_LENGTH                           0x1
19330:         #define _RXF2EIDL_RXF2EID5_MASK                             0x20
19331:         #define _RXF2EIDL_RXF2EID6_POSN                             0x6
19332:         #define _RXF2EIDL_RXF2EID6_POSITION                         0x6
19333:         #define _RXF2EIDL_RXF2EID6_SIZE                             0x1
19334:         #define _RXF2EIDL_RXF2EID6_LENGTH                           0x1
19335:         #define _RXF2EIDL_RXF2EID6_MASK                             0x40
19336:         #define _RXF2EIDL_RXF2EID7_POSN                             0x7
19337:         #define _RXF2EIDL_RXF2EID7_POSITION                         0x7
19338:         #define _RXF2EIDL_RXF2EID7_SIZE                             0x1
19339:         #define _RXF2EIDL_RXF2EID7_LENGTH                           0x1
19340:         #define _RXF2EIDL_RXF2EID7_MASK                             0x80
19341:         
19342:         // Register: RXF3SIDH
19343:         extern volatile unsigned char           RXF3SIDH            @ 0xEEC;
19344:         #ifndef _LIB_BUILD
19345:         asm("RXF3SIDH equ 0EECh");
19346:         #endif
19347:         // bitfield definitions
19348:         typedef union {
19349:             struct {
19350:                 unsigned SID                    :8;
19351:             };
19352:             struct {
19353:                 unsigned SID3                   :1;
19354:                 unsigned SID4                   :1;
19355:                 unsigned SID5                   :1;
19356:                 unsigned SID6                   :1;
19357:                 unsigned SID7                   :1;
19358:                 unsigned SID8                   :1;
19359:                 unsigned SID9                   :1;
19360:                 unsigned SID10                  :1;
19361:             };
19362:             struct {
19363:                 unsigned                        :7;
19364:                 unsigned RXF3SID10              :1;
19365:             };
19366:             struct {
19367:                 unsigned RXF3SID3               :1;
19368:             };
19369:             struct {
19370:                 unsigned                        :1;
19371:                 unsigned RXF3SID4               :1;
19372:             };
19373:             struct {
19374:                 unsigned                        :2;
19375:                 unsigned RXF3SID5               :1;
19376:             };
19377:             struct {
19378:                 unsigned                        :3;
19379:                 unsigned RXF3SID6               :1;
19380:             };
19381:             struct {
19382:                 unsigned                        :4;
19383:                 unsigned RXF3SID7               :1;
19384:             };
19385:             struct {
19386:                 unsigned                        :5;
19387:                 unsigned RXF3SID8               :1;
19388:             };
19389:             struct {
19390:                 unsigned                        :6;
19391:                 unsigned RXF3SID9               :1;
19392:             };
19393:         } RXF3SIDHbits_t;
19394:         extern volatile RXF3SIDHbits_t RXF3SIDHbits @ 0xEEC;
19395:         // bitfield macros
19396:         #define _RXF3SIDH_SID_POSN                                  0x0
19397:         #define _RXF3SIDH_SID_POSITION                              0x0
19398:         #define _RXF3SIDH_SID_SIZE                                  0x8
19399:         #define _RXF3SIDH_SID_LENGTH                                0x8
19400:         #define _RXF3SIDH_SID_MASK                                  0xFF
19401:         #define _RXF3SIDH_SID3_POSN                                 0x0
19402:         #define _RXF3SIDH_SID3_POSITION                             0x0
19403:         #define _RXF3SIDH_SID3_SIZE                                 0x1
19404:         #define _RXF3SIDH_SID3_LENGTH                               0x1
19405:         #define _RXF3SIDH_SID3_MASK                                 0x1
19406:         #define _RXF3SIDH_SID4_POSN                                 0x1
19407:         #define _RXF3SIDH_SID4_POSITION                             0x1
19408:         #define _RXF3SIDH_SID4_SIZE                                 0x1
19409:         #define _RXF3SIDH_SID4_LENGTH                               0x1
19410:         #define _RXF3SIDH_SID4_MASK                                 0x2
19411:         #define _RXF3SIDH_SID5_POSN                                 0x2
19412:         #define _RXF3SIDH_SID5_POSITION                             0x2
19413:         #define _RXF3SIDH_SID5_SIZE                                 0x1
19414:         #define _RXF3SIDH_SID5_LENGTH                               0x1
19415:         #define _RXF3SIDH_SID5_MASK                                 0x4
19416:         #define _RXF3SIDH_SID6_POSN                                 0x3
19417:         #define _RXF3SIDH_SID6_POSITION                             0x3
19418:         #define _RXF3SIDH_SID6_SIZE                                 0x1
19419:         #define _RXF3SIDH_SID6_LENGTH                               0x1
19420:         #define _RXF3SIDH_SID6_MASK                                 0x8
19421:         #define _RXF3SIDH_SID7_POSN                                 0x4
19422:         #define _RXF3SIDH_SID7_POSITION                             0x4
19423:         #define _RXF3SIDH_SID7_SIZE                                 0x1
19424:         #define _RXF3SIDH_SID7_LENGTH                               0x1
19425:         #define _RXF3SIDH_SID7_MASK                                 0x10
19426:         #define _RXF3SIDH_SID8_POSN                                 0x5
19427:         #define _RXF3SIDH_SID8_POSITION                             0x5
19428:         #define _RXF3SIDH_SID8_SIZE                                 0x1
19429:         #define _RXF3SIDH_SID8_LENGTH                               0x1
19430:         #define _RXF3SIDH_SID8_MASK                                 0x20
19431:         #define _RXF3SIDH_SID9_POSN                                 0x6
19432:         #define _RXF3SIDH_SID9_POSITION                             0x6
19433:         #define _RXF3SIDH_SID9_SIZE                                 0x1
19434:         #define _RXF3SIDH_SID9_LENGTH                               0x1
19435:         #define _RXF3SIDH_SID9_MASK                                 0x40
19436:         #define _RXF3SIDH_SID10_POSN                                0x7
19437:         #define _RXF3SIDH_SID10_POSITION                            0x7
19438:         #define _RXF3SIDH_SID10_SIZE                                0x1
19439:         #define _RXF3SIDH_SID10_LENGTH                              0x1
19440:         #define _RXF3SIDH_SID10_MASK                                0x80
19441:         #define _RXF3SIDH_RXF3SID10_POSN                            0x7
19442:         #define _RXF3SIDH_RXF3SID10_POSITION                        0x7
19443:         #define _RXF3SIDH_RXF3SID10_SIZE                            0x1
19444:         #define _RXF3SIDH_RXF3SID10_LENGTH                          0x1
19445:         #define _RXF3SIDH_RXF3SID10_MASK                            0x80
19446:         #define _RXF3SIDH_RXF3SID3_POSN                             0x0
19447:         #define _RXF3SIDH_RXF3SID3_POSITION                         0x0
19448:         #define _RXF3SIDH_RXF3SID3_SIZE                             0x1
19449:         #define _RXF3SIDH_RXF3SID3_LENGTH                           0x1
19450:         #define _RXF3SIDH_RXF3SID3_MASK                             0x1
19451:         #define _RXF3SIDH_RXF3SID4_POSN                             0x1
19452:         #define _RXF3SIDH_RXF3SID4_POSITION                         0x1
19453:         #define _RXF3SIDH_RXF3SID4_SIZE                             0x1
19454:         #define _RXF3SIDH_RXF3SID4_LENGTH                           0x1
19455:         #define _RXF3SIDH_RXF3SID4_MASK                             0x2
19456:         #define _RXF3SIDH_RXF3SID5_POSN                             0x2
19457:         #define _RXF3SIDH_RXF3SID5_POSITION                         0x2
19458:         #define _RXF3SIDH_RXF3SID5_SIZE                             0x1
19459:         #define _RXF3SIDH_RXF3SID5_LENGTH                           0x1
19460:         #define _RXF3SIDH_RXF3SID5_MASK                             0x4
19461:         #define _RXF3SIDH_RXF3SID6_POSN                             0x3
19462:         #define _RXF3SIDH_RXF3SID6_POSITION                         0x3
19463:         #define _RXF3SIDH_RXF3SID6_SIZE                             0x1
19464:         #define _RXF3SIDH_RXF3SID6_LENGTH                           0x1
19465:         #define _RXF3SIDH_RXF3SID6_MASK                             0x8
19466:         #define _RXF3SIDH_RXF3SID7_POSN                             0x4
19467:         #define _RXF3SIDH_RXF3SID7_POSITION                         0x4
19468:         #define _RXF3SIDH_RXF3SID7_SIZE                             0x1
19469:         #define _RXF3SIDH_RXF3SID7_LENGTH                           0x1
19470:         #define _RXF3SIDH_RXF3SID7_MASK                             0x10
19471:         #define _RXF3SIDH_RXF3SID8_POSN                             0x5
19472:         #define _RXF3SIDH_RXF3SID8_POSITION                         0x5
19473:         #define _RXF3SIDH_RXF3SID8_SIZE                             0x1
19474:         #define _RXF3SIDH_RXF3SID8_LENGTH                           0x1
19475:         #define _RXF3SIDH_RXF3SID8_MASK                             0x20
19476:         #define _RXF3SIDH_RXF3SID9_POSN                             0x6
19477:         #define _RXF3SIDH_RXF3SID9_POSITION                         0x6
19478:         #define _RXF3SIDH_RXF3SID9_SIZE                             0x1
19479:         #define _RXF3SIDH_RXF3SID9_LENGTH                           0x1
19480:         #define _RXF3SIDH_RXF3SID9_MASK                             0x40
19481:         
19482:         // Register: RXF3SIDL
19483:         extern volatile unsigned char           RXF3SIDL            @ 0xEED;
19484:         #ifndef _LIB_BUILD
19485:         asm("RXF3SIDL equ 0EEDh");
19486:         #endif
19487:         // bitfield definitions
19488:         typedef union {
19489:             struct {
19490:                 unsigned EID                    :2;
19491:                 unsigned                        :1;
19492:                 unsigned EXIDEN                 :1;
19493:                 unsigned                        :1;
19494:                 unsigned SID                    :3;
19495:             };
19496:             struct {
19497:                 unsigned EID16                  :1;
19498:                 unsigned EID17                  :1;
19499:                 unsigned                        :3;
19500:                 unsigned SID0                   :1;
19501:                 unsigned SID1                   :1;
19502:                 unsigned SID2                   :1;
19503:             };
19504:             struct {
19505:                 unsigned RXF3EID16              :1;
19506:             };
19507:             struct {
19508:                 unsigned                        :1;
19509:                 unsigned RXF3EID17              :1;
19510:             };
19511:             struct {
19512:                 unsigned                        :3;
19513:                 unsigned RXF3EXIDEN             :1;
19514:             };
19515:             struct {
19516:                 unsigned                        :5;
19517:                 unsigned RXF3SID0               :1;
19518:             };
19519:             struct {
19520:                 unsigned                        :6;
19521:                 unsigned RXF3SID1               :1;
19522:             };
19523:             struct {
19524:                 unsigned                        :7;
19525:                 unsigned RXF3SID2               :1;
19526:             };
19527:         } RXF3SIDLbits_t;
19528:         extern volatile RXF3SIDLbits_t RXF3SIDLbits @ 0xEED;
19529:         // bitfield macros
19530:         #define _RXF3SIDL_EID_POSN                                  0x0
19531:         #define _RXF3SIDL_EID_POSITION                              0x0
19532:         #define _RXF3SIDL_EID_SIZE                                  0x2
19533:         #define _RXF3SIDL_EID_LENGTH                                0x2
19534:         #define _RXF3SIDL_EID_MASK                                  0x3
19535:         #define _RXF3SIDL_EXIDEN_POSN                               0x3
19536:         #define _RXF3SIDL_EXIDEN_POSITION                           0x3
19537:         #define _RXF3SIDL_EXIDEN_SIZE                               0x1
19538:         #define _RXF3SIDL_EXIDEN_LENGTH                             0x1
19539:         #define _RXF3SIDL_EXIDEN_MASK                               0x8
19540:         #define _RXF3SIDL_SID_POSN                                  0x5
19541:         #define _RXF3SIDL_SID_POSITION                              0x5
19542:         #define _RXF3SIDL_SID_SIZE                                  0x3
19543:         #define _RXF3SIDL_SID_LENGTH                                0x3
19544:         #define _RXF3SIDL_SID_MASK                                  0xE0
19545:         #define _RXF3SIDL_EID16_POSN                                0x0
19546:         #define _RXF3SIDL_EID16_POSITION                            0x0
19547:         #define _RXF3SIDL_EID16_SIZE                                0x1
19548:         #define _RXF3SIDL_EID16_LENGTH                              0x1
19549:         #define _RXF3SIDL_EID16_MASK                                0x1
19550:         #define _RXF3SIDL_EID17_POSN                                0x1
19551:         #define _RXF3SIDL_EID17_POSITION                            0x1
19552:         #define _RXF3SIDL_EID17_SIZE                                0x1
19553:         #define _RXF3SIDL_EID17_LENGTH                              0x1
19554:         #define _RXF3SIDL_EID17_MASK                                0x2
19555:         #define _RXF3SIDL_SID0_POSN                                 0x5
19556:         #define _RXF3SIDL_SID0_POSITION                             0x5
19557:         #define _RXF3SIDL_SID0_SIZE                                 0x1
19558:         #define _RXF3SIDL_SID0_LENGTH                               0x1
19559:         #define _RXF3SIDL_SID0_MASK                                 0x20
19560:         #define _RXF3SIDL_SID1_POSN                                 0x6
19561:         #define _RXF3SIDL_SID1_POSITION                             0x6
19562:         #define _RXF3SIDL_SID1_SIZE                                 0x1
19563:         #define _RXF3SIDL_SID1_LENGTH                               0x1
19564:         #define _RXF3SIDL_SID1_MASK                                 0x40
19565:         #define _RXF3SIDL_SID2_POSN                                 0x7
19566:         #define _RXF3SIDL_SID2_POSITION                             0x7
19567:         #define _RXF3SIDL_SID2_SIZE                                 0x1
19568:         #define _RXF3SIDL_SID2_LENGTH                               0x1
19569:         #define _RXF3SIDL_SID2_MASK                                 0x80
19570:         #define _RXF3SIDL_RXF3EID16_POSN                            0x0
19571:         #define _RXF3SIDL_RXF3EID16_POSITION                        0x0
19572:         #define _RXF3SIDL_RXF3EID16_SIZE                            0x1
19573:         #define _RXF3SIDL_RXF3EID16_LENGTH                          0x1
19574:         #define _RXF3SIDL_RXF3EID16_MASK                            0x1
19575:         #define _RXF3SIDL_RXF3EID17_POSN                            0x1
19576:         #define _RXF3SIDL_RXF3EID17_POSITION                        0x1
19577:         #define _RXF3SIDL_RXF3EID17_SIZE                            0x1
19578:         #define _RXF3SIDL_RXF3EID17_LENGTH                          0x1
19579:         #define _RXF3SIDL_RXF3EID17_MASK                            0x2
19580:         #define _RXF3SIDL_RXF3EXIDEN_POSN                           0x3
19581:         #define _RXF3SIDL_RXF3EXIDEN_POSITION                       0x3
19582:         #define _RXF3SIDL_RXF3EXIDEN_SIZE                           0x1
19583:         #define _RXF3SIDL_RXF3EXIDEN_LENGTH                         0x1
19584:         #define _RXF3SIDL_RXF3EXIDEN_MASK                           0x8
19585:         #define _RXF3SIDL_RXF3SID0_POSN                             0x5
19586:         #define _RXF3SIDL_RXF3SID0_POSITION                         0x5
19587:         #define _RXF3SIDL_RXF3SID0_SIZE                             0x1
19588:         #define _RXF3SIDL_RXF3SID0_LENGTH                           0x1
19589:         #define _RXF3SIDL_RXF3SID0_MASK                             0x20
19590:         #define _RXF3SIDL_RXF3SID1_POSN                             0x6
19591:         #define _RXF3SIDL_RXF3SID1_POSITION                         0x6
19592:         #define _RXF3SIDL_RXF3SID1_SIZE                             0x1
19593:         #define _RXF3SIDL_RXF3SID1_LENGTH                           0x1
19594:         #define _RXF3SIDL_RXF3SID1_MASK                             0x40
19595:         #define _RXF3SIDL_RXF3SID2_POSN                             0x7
19596:         #define _RXF3SIDL_RXF3SID2_POSITION                         0x7
19597:         #define _RXF3SIDL_RXF3SID2_SIZE                             0x1
19598:         #define _RXF3SIDL_RXF3SID2_LENGTH                           0x1
19599:         #define _RXF3SIDL_RXF3SID2_MASK                             0x80
19600:         
19601:         // Register: RXF3EIDH
19602:         extern volatile unsigned char           RXF3EIDH            @ 0xEEE;
19603:         #ifndef _LIB_BUILD
19604:         asm("RXF3EIDH equ 0EEEh");
19605:         #endif
19606:         // bitfield definitions
19607:         typedef union {
19608:             struct {
19609:                 unsigned EID                    :8;
19610:             };
19611:             struct {
19612:                 unsigned EID8                   :1;
19613:                 unsigned EID9                   :1;
19614:                 unsigned EID10                  :1;
19615:                 unsigned EID11                  :1;
19616:                 unsigned EID12                  :1;
19617:                 unsigned EID13                  :1;
19618:                 unsigned EID14                  :1;
19619:                 unsigned EID15                  :1;
19620:             };
19621:             struct {
19622:                 unsigned                        :2;
19623:                 unsigned RXF3EID10              :1;
19624:             };
19625:             struct {
19626:                 unsigned                        :3;
19627:                 unsigned RXF3EID11              :1;
19628:             };
19629:             struct {
19630:                 unsigned                        :4;
19631:                 unsigned RXF3EID12              :1;
19632:             };
19633:             struct {
19634:                 unsigned                        :5;
19635:                 unsigned RXF3EID13              :1;
19636:             };
19637:             struct {
19638:                 unsigned                        :6;
19639:                 unsigned RXF3EID14              :1;
19640:             };
19641:             struct {
19642:                 unsigned                        :7;
19643:                 unsigned RXF3EID15              :1;
19644:             };
19645:             struct {
19646:                 unsigned RXF3EID8               :1;
19647:             };
19648:             struct {
19649:                 unsigned                        :1;
19650:                 unsigned RXF3EID9               :1;
19651:             };
19652:         } RXF3EIDHbits_t;
19653:         extern volatile RXF3EIDHbits_t RXF3EIDHbits @ 0xEEE;
19654:         // bitfield macros
19655:         #define _RXF3EIDH_EID_POSN                                  0x0
19656:         #define _RXF3EIDH_EID_POSITION                              0x0
19657:         #define _RXF3EIDH_EID_SIZE                                  0x8
19658:         #define _RXF3EIDH_EID_LENGTH                                0x8
19659:         #define _RXF3EIDH_EID_MASK                                  0xFF
19660:         #define _RXF3EIDH_EID8_POSN                                 0x0
19661:         #define _RXF3EIDH_EID8_POSITION                             0x0
19662:         #define _RXF3EIDH_EID8_SIZE                                 0x1
19663:         #define _RXF3EIDH_EID8_LENGTH                               0x1
19664:         #define _RXF3EIDH_EID8_MASK                                 0x1
19665:         #define _RXF3EIDH_EID9_POSN                                 0x1
19666:         #define _RXF3EIDH_EID9_POSITION                             0x1
19667:         #define _RXF3EIDH_EID9_SIZE                                 0x1
19668:         #define _RXF3EIDH_EID9_LENGTH                               0x1
19669:         #define _RXF3EIDH_EID9_MASK                                 0x2
19670:         #define _RXF3EIDH_EID10_POSN                                0x2
19671:         #define _RXF3EIDH_EID10_POSITION                            0x2
19672:         #define _RXF3EIDH_EID10_SIZE                                0x1
19673:         #define _RXF3EIDH_EID10_LENGTH                              0x1
19674:         #define _RXF3EIDH_EID10_MASK                                0x4
19675:         #define _RXF3EIDH_EID11_POSN                                0x3
19676:         #define _RXF3EIDH_EID11_POSITION                            0x3
19677:         #define _RXF3EIDH_EID11_SIZE                                0x1
19678:         #define _RXF3EIDH_EID11_LENGTH                              0x1
19679:         #define _RXF3EIDH_EID11_MASK                                0x8
19680:         #define _RXF3EIDH_EID12_POSN                                0x4
19681:         #define _RXF3EIDH_EID12_POSITION                            0x4
19682:         #define _RXF3EIDH_EID12_SIZE                                0x1
19683:         #define _RXF3EIDH_EID12_LENGTH                              0x1
19684:         #define _RXF3EIDH_EID12_MASK                                0x10
19685:         #define _RXF3EIDH_EID13_POSN                                0x5
19686:         #define _RXF3EIDH_EID13_POSITION                            0x5
19687:         #define _RXF3EIDH_EID13_SIZE                                0x1
19688:         #define _RXF3EIDH_EID13_LENGTH                              0x1
19689:         #define _RXF3EIDH_EID13_MASK                                0x20
19690:         #define _RXF3EIDH_EID14_POSN                                0x6
19691:         #define _RXF3EIDH_EID14_POSITION                            0x6
19692:         #define _RXF3EIDH_EID14_SIZE                                0x1
19693:         #define _RXF3EIDH_EID14_LENGTH                              0x1
19694:         #define _RXF3EIDH_EID14_MASK                                0x40
19695:         #define _RXF3EIDH_EID15_POSN                                0x7
19696:         #define _RXF3EIDH_EID15_POSITION                            0x7
19697:         #define _RXF3EIDH_EID15_SIZE                                0x1
19698:         #define _RXF3EIDH_EID15_LENGTH                              0x1
19699:         #define _RXF3EIDH_EID15_MASK                                0x80
19700:         #define _RXF3EIDH_RXF3EID10_POSN                            0x2
19701:         #define _RXF3EIDH_RXF3EID10_POSITION                        0x2
19702:         #define _RXF3EIDH_RXF3EID10_SIZE                            0x1
19703:         #define _RXF3EIDH_RXF3EID10_LENGTH                          0x1
19704:         #define _RXF3EIDH_RXF3EID10_MASK                            0x4
19705:         #define _RXF3EIDH_RXF3EID11_POSN                            0x3
19706:         #define _RXF3EIDH_RXF3EID11_POSITION                        0x3
19707:         #define _RXF3EIDH_RXF3EID11_SIZE                            0x1
19708:         #define _RXF3EIDH_RXF3EID11_LENGTH                          0x1
19709:         #define _RXF3EIDH_RXF3EID11_MASK                            0x8
19710:         #define _RXF3EIDH_RXF3EID12_POSN                            0x4
19711:         #define _RXF3EIDH_RXF3EID12_POSITION                        0x4
19712:         #define _RXF3EIDH_RXF3EID12_SIZE                            0x1
19713:         #define _RXF3EIDH_RXF3EID12_LENGTH                          0x1
19714:         #define _RXF3EIDH_RXF3EID12_MASK                            0x10
19715:         #define _RXF3EIDH_RXF3EID13_POSN                            0x5
19716:         #define _RXF3EIDH_RXF3EID13_POSITION                        0x5
19717:         #define _RXF3EIDH_RXF3EID13_SIZE                            0x1
19718:         #define _RXF3EIDH_RXF3EID13_LENGTH                          0x1
19719:         #define _RXF3EIDH_RXF3EID13_MASK                            0x20
19720:         #define _RXF3EIDH_RXF3EID14_POSN                            0x6
19721:         #define _RXF3EIDH_RXF3EID14_POSITION                        0x6
19722:         #define _RXF3EIDH_RXF3EID14_SIZE                            0x1
19723:         #define _RXF3EIDH_RXF3EID14_LENGTH                          0x1
19724:         #define _RXF3EIDH_RXF3EID14_MASK                            0x40
19725:         #define _RXF3EIDH_RXF3EID15_POSN                            0x7
19726:         #define _RXF3EIDH_RXF3EID15_POSITION                        0x7
19727:         #define _RXF3EIDH_RXF3EID15_SIZE                            0x1
19728:         #define _RXF3EIDH_RXF3EID15_LENGTH                          0x1
19729:         #define _RXF3EIDH_RXF3EID15_MASK                            0x80
19730:         #define _RXF3EIDH_RXF3EID8_POSN                             0x0
19731:         #define _RXF3EIDH_RXF3EID8_POSITION                         0x0
19732:         #define _RXF3EIDH_RXF3EID8_SIZE                             0x1
19733:         #define _RXF3EIDH_RXF3EID8_LENGTH                           0x1
19734:         #define _RXF3EIDH_RXF3EID8_MASK                             0x1
19735:         #define _RXF3EIDH_RXF3EID9_POSN                             0x1
19736:         #define _RXF3EIDH_RXF3EID9_POSITION                         0x1
19737:         #define _RXF3EIDH_RXF3EID9_SIZE                             0x1
19738:         #define _RXF3EIDH_RXF3EID9_LENGTH                           0x1
19739:         #define _RXF3EIDH_RXF3EID9_MASK                             0x2
19740:         
19741:         // Register: RXF3EIDL
19742:         extern volatile unsigned char           RXF3EIDL            @ 0xEEF;
19743:         #ifndef _LIB_BUILD
19744:         asm("RXF3EIDL equ 0EEFh");
19745:         #endif
19746:         // bitfield definitions
19747:         typedef union {
19748:             struct {
19749:                 unsigned EID                    :8;
19750:             };
19751:             struct {
19752:                 unsigned EID0                   :1;
19753:                 unsigned EID1                   :1;
19754:                 unsigned EID2                   :1;
19755:                 unsigned EID3                   :1;
19756:                 unsigned EID4                   :1;
19757:                 unsigned EID5                   :1;
19758:                 unsigned EID6                   :1;
19759:                 unsigned EID7                   :1;
19760:             };
19761:             struct {
19762:                 unsigned RXF3EID0               :1;
19763:             };
19764:             struct {
19765:                 unsigned                        :1;
19766:                 unsigned RXF3EID1               :1;
19767:             };
19768:             struct {
19769:                 unsigned                        :2;
19770:                 unsigned RXF3EID2               :1;
19771:             };
19772:             struct {
19773:                 unsigned                        :3;
19774:                 unsigned RXF3EID3               :1;
19775:             };
19776:             struct {
19777:                 unsigned                        :4;
19778:                 unsigned RXF3EID4               :1;
19779:             };
19780:             struct {
19781:                 unsigned                        :5;
19782:                 unsigned RXF3EID5               :1;
19783:             };
19784:             struct {
19785:                 unsigned                        :6;
19786:                 unsigned RXF3EID6               :1;
19787:             };
19788:             struct {
19789:                 unsigned                        :7;
19790:                 unsigned RXF3EID7               :1;
19791:             };
19792:         } RXF3EIDLbits_t;
19793:         extern volatile RXF3EIDLbits_t RXF3EIDLbits @ 0xEEF;
19794:         // bitfield macros
19795:         #define _RXF3EIDL_EID_POSN                                  0x0
19796:         #define _RXF3EIDL_EID_POSITION                              0x0
19797:         #define _RXF3EIDL_EID_SIZE                                  0x8
19798:         #define _RXF3EIDL_EID_LENGTH                                0x8
19799:         #define _RXF3EIDL_EID_MASK                                  0xFF
19800:         #define _RXF3EIDL_EID0_POSN                                 0x0
19801:         #define _RXF3EIDL_EID0_POSITION                             0x0
19802:         #define _RXF3EIDL_EID0_SIZE                                 0x1
19803:         #define _RXF3EIDL_EID0_LENGTH                               0x1
19804:         #define _RXF3EIDL_EID0_MASK                                 0x1
19805:         #define _RXF3EIDL_EID1_POSN                                 0x1
19806:         #define _RXF3EIDL_EID1_POSITION                             0x1
19807:         #define _RXF3EIDL_EID1_SIZE                                 0x1
19808:         #define _RXF3EIDL_EID1_LENGTH                               0x1
19809:         #define _RXF3EIDL_EID1_MASK                                 0x2
19810:         #define _RXF3EIDL_EID2_POSN                                 0x2
19811:         #define _RXF3EIDL_EID2_POSITION                             0x2
19812:         #define _RXF3EIDL_EID2_SIZE                                 0x1
19813:         #define _RXF3EIDL_EID2_LENGTH                               0x1
19814:         #define _RXF3EIDL_EID2_MASK                                 0x4
19815:         #define _RXF3EIDL_EID3_POSN                                 0x3
19816:         #define _RXF3EIDL_EID3_POSITION                             0x3
19817:         #define _RXF3EIDL_EID3_SIZE                                 0x1
19818:         #define _RXF3EIDL_EID3_LENGTH                               0x1
19819:         #define _RXF3EIDL_EID3_MASK                                 0x8
19820:         #define _RXF3EIDL_EID4_POSN                                 0x4
19821:         #define _RXF3EIDL_EID4_POSITION                             0x4
19822:         #define _RXF3EIDL_EID4_SIZE                                 0x1
19823:         #define _RXF3EIDL_EID4_LENGTH                               0x1
19824:         #define _RXF3EIDL_EID4_MASK                                 0x10
19825:         #define _RXF3EIDL_EID5_POSN                                 0x5
19826:         #define _RXF3EIDL_EID5_POSITION                             0x5
19827:         #define _RXF3EIDL_EID5_SIZE                                 0x1
19828:         #define _RXF3EIDL_EID5_LENGTH                               0x1
19829:         #define _RXF3EIDL_EID5_MASK                                 0x20
19830:         #define _RXF3EIDL_EID6_POSN                                 0x6
19831:         #define _RXF3EIDL_EID6_POSITION                             0x6
19832:         #define _RXF3EIDL_EID6_SIZE                                 0x1
19833:         #define _RXF3EIDL_EID6_LENGTH                               0x1
19834:         #define _RXF3EIDL_EID6_MASK                                 0x40
19835:         #define _RXF3EIDL_EID7_POSN                                 0x7
19836:         #define _RXF3EIDL_EID7_POSITION                             0x7
19837:         #define _RXF3EIDL_EID7_SIZE                                 0x1
19838:         #define _RXF3EIDL_EID7_LENGTH                               0x1
19839:         #define _RXF3EIDL_EID7_MASK                                 0x80
19840:         #define _RXF3EIDL_RXF3EID0_POSN                             0x0
19841:         #define _RXF3EIDL_RXF3EID0_POSITION                         0x0
19842:         #define _RXF3EIDL_RXF3EID0_SIZE                             0x1
19843:         #define _RXF3EIDL_RXF3EID0_LENGTH                           0x1
19844:         #define _RXF3EIDL_RXF3EID0_MASK                             0x1
19845:         #define _RXF3EIDL_RXF3EID1_POSN                             0x1
19846:         #define _RXF3EIDL_RXF3EID1_POSITION                         0x1
19847:         #define _RXF3EIDL_RXF3EID1_SIZE                             0x1
19848:         #define _RXF3EIDL_RXF3EID1_LENGTH                           0x1
19849:         #define _RXF3EIDL_RXF3EID1_MASK                             0x2
19850:         #define _RXF3EIDL_RXF3EID2_POSN                             0x2
19851:         #define _RXF3EIDL_RXF3EID2_POSITION                         0x2
19852:         #define _RXF3EIDL_RXF3EID2_SIZE                             0x1
19853:         #define _RXF3EIDL_RXF3EID2_LENGTH                           0x1
19854:         #define _RXF3EIDL_RXF3EID2_MASK                             0x4
19855:         #define _RXF3EIDL_RXF3EID3_POSN                             0x3
19856:         #define _RXF3EIDL_RXF3EID3_POSITION                         0x3
19857:         #define _RXF3EIDL_RXF3EID3_SIZE                             0x1
19858:         #define _RXF3EIDL_RXF3EID3_LENGTH                           0x1
19859:         #define _RXF3EIDL_RXF3EID3_MASK                             0x8
19860:         #define _RXF3EIDL_RXF3EID4_POSN                             0x4
19861:         #define _RXF3EIDL_RXF3EID4_POSITION                         0x4
19862:         #define _RXF3EIDL_RXF3EID4_SIZE                             0x1
19863:         #define _RXF3EIDL_RXF3EID4_LENGTH                           0x1
19864:         #define _RXF3EIDL_RXF3EID4_MASK                             0x10
19865:         #define _RXF3EIDL_RXF3EID5_POSN                             0x5
19866:         #define _RXF3EIDL_RXF3EID5_POSITION                         0x5
19867:         #define _RXF3EIDL_RXF3EID5_SIZE                             0x1
19868:         #define _RXF3EIDL_RXF3EID5_LENGTH                           0x1
19869:         #define _RXF3EIDL_RXF3EID5_MASK                             0x20
19870:         #define _RXF3EIDL_RXF3EID6_POSN                             0x6
19871:         #define _RXF3EIDL_RXF3EID6_POSITION                         0x6
19872:         #define _RXF3EIDL_RXF3EID6_SIZE                             0x1
19873:         #define _RXF3EIDL_RXF3EID6_LENGTH                           0x1
19874:         #define _RXF3EIDL_RXF3EID6_MASK                             0x40
19875:         #define _RXF3EIDL_RXF3EID7_POSN                             0x7
19876:         #define _RXF3EIDL_RXF3EID7_POSITION                         0x7
19877:         #define _RXF3EIDL_RXF3EID7_SIZE                             0x1
19878:         #define _RXF3EIDL_RXF3EID7_LENGTH                           0x1
19879:         #define _RXF3EIDL_RXF3EID7_MASK                             0x80
19880:         
19881:         // Register: RXF4SIDH
19882:         extern volatile unsigned char           RXF4SIDH            @ 0xEF0;
19883:         #ifndef _LIB_BUILD
19884:         asm("RXF4SIDH equ 0EF0h");
19885:         #endif
19886:         // bitfield definitions
19887:         typedef union {
19888:             struct {
19889:                 unsigned SID                    :8;
19890:             };
19891:             struct {
19892:                 unsigned SID3                   :1;
19893:                 unsigned SID4                   :1;
19894:                 unsigned SID5                   :1;
19895:                 unsigned SID6                   :1;
19896:                 unsigned SID7                   :1;
19897:                 unsigned SID8                   :1;
19898:                 unsigned SID9                   :1;
19899:                 unsigned SID10                  :1;
19900:             };
19901:             struct {
19902:                 unsigned                        :7;
19903:                 unsigned RXF4SID10              :1;
19904:             };
19905:             struct {
19906:                 unsigned RXF4SID3               :1;
19907:             };
19908:             struct {
19909:                 unsigned                        :1;
19910:                 unsigned RXF4SID4               :1;
19911:             };
19912:             struct {
19913:                 unsigned                        :2;
19914:                 unsigned RXF4SID5               :1;
19915:             };
19916:             struct {
19917:                 unsigned                        :3;
19918:                 unsigned RXF4SID6               :1;
19919:             };
19920:             struct {
19921:                 unsigned                        :4;
19922:                 unsigned RXF4SID7               :1;
19923:             };
19924:             struct {
19925:                 unsigned                        :5;
19926:                 unsigned RXF4SID8               :1;
19927:             };
19928:             struct {
19929:                 unsigned                        :6;
19930:                 unsigned RXF4SID9               :1;
19931:             };
19932:         } RXF4SIDHbits_t;
19933:         extern volatile RXF4SIDHbits_t RXF4SIDHbits @ 0xEF0;
19934:         // bitfield macros
19935:         #define _RXF4SIDH_SID_POSN                                  0x0
19936:         #define _RXF4SIDH_SID_POSITION                              0x0
19937:         #define _RXF4SIDH_SID_SIZE                                  0x8
19938:         #define _RXF4SIDH_SID_LENGTH                                0x8
19939:         #define _RXF4SIDH_SID_MASK                                  0xFF
19940:         #define _RXF4SIDH_SID3_POSN                                 0x0
19941:         #define _RXF4SIDH_SID3_POSITION                             0x0
19942:         #define _RXF4SIDH_SID3_SIZE                                 0x1
19943:         #define _RXF4SIDH_SID3_LENGTH                               0x1
19944:         #define _RXF4SIDH_SID3_MASK                                 0x1
19945:         #define _RXF4SIDH_SID4_POSN                                 0x1
19946:         #define _RXF4SIDH_SID4_POSITION                             0x1
19947:         #define _RXF4SIDH_SID4_SIZE                                 0x1
19948:         #define _RXF4SIDH_SID4_LENGTH                               0x1
19949:         #define _RXF4SIDH_SID4_MASK                                 0x2
19950:         #define _RXF4SIDH_SID5_POSN                                 0x2
19951:         #define _RXF4SIDH_SID5_POSITION                             0x2
19952:         #define _RXF4SIDH_SID5_SIZE                                 0x1
19953:         #define _RXF4SIDH_SID5_LENGTH                               0x1
19954:         #define _RXF4SIDH_SID5_MASK                                 0x4
19955:         #define _RXF4SIDH_SID6_POSN                                 0x3
19956:         #define _RXF4SIDH_SID6_POSITION                             0x3
19957:         #define _RXF4SIDH_SID6_SIZE                                 0x1
19958:         #define _RXF4SIDH_SID6_LENGTH                               0x1
19959:         #define _RXF4SIDH_SID6_MASK                                 0x8
19960:         #define _RXF4SIDH_SID7_POSN                                 0x4
19961:         #define _RXF4SIDH_SID7_POSITION                             0x4
19962:         #define _RXF4SIDH_SID7_SIZE                                 0x1
19963:         #define _RXF4SIDH_SID7_LENGTH                               0x1
19964:         #define _RXF4SIDH_SID7_MASK                                 0x10
19965:         #define _RXF4SIDH_SID8_POSN                                 0x5
19966:         #define _RXF4SIDH_SID8_POSITION                             0x5
19967:         #define _RXF4SIDH_SID8_SIZE                                 0x1
19968:         #define _RXF4SIDH_SID8_LENGTH                               0x1
19969:         #define _RXF4SIDH_SID8_MASK                                 0x20
19970:         #define _RXF4SIDH_SID9_POSN                                 0x6
19971:         #define _RXF4SIDH_SID9_POSITION                             0x6
19972:         #define _RXF4SIDH_SID9_SIZE                                 0x1
19973:         #define _RXF4SIDH_SID9_LENGTH                               0x1
19974:         #define _RXF4SIDH_SID9_MASK                                 0x40
19975:         #define _RXF4SIDH_SID10_POSN                                0x7
19976:         #define _RXF4SIDH_SID10_POSITION                            0x7
19977:         #define _RXF4SIDH_SID10_SIZE                                0x1
19978:         #define _RXF4SIDH_SID10_LENGTH                              0x1
19979:         #define _RXF4SIDH_SID10_MASK                                0x80
19980:         #define _RXF4SIDH_RXF4SID10_POSN                            0x7
19981:         #define _RXF4SIDH_RXF4SID10_POSITION                        0x7
19982:         #define _RXF4SIDH_RXF4SID10_SIZE                            0x1
19983:         #define _RXF4SIDH_RXF4SID10_LENGTH                          0x1
19984:         #define _RXF4SIDH_RXF4SID10_MASK                            0x80
19985:         #define _RXF4SIDH_RXF4SID3_POSN                             0x0
19986:         #define _RXF4SIDH_RXF4SID3_POSITION                         0x0
19987:         #define _RXF4SIDH_RXF4SID3_SIZE                             0x1
19988:         #define _RXF4SIDH_RXF4SID3_LENGTH                           0x1
19989:         #define _RXF4SIDH_RXF4SID3_MASK                             0x1
19990:         #define _RXF4SIDH_RXF4SID4_POSN                             0x1
19991:         #define _RXF4SIDH_RXF4SID4_POSITION                         0x1
19992:         #define _RXF4SIDH_RXF4SID4_SIZE                             0x1
19993:         #define _RXF4SIDH_RXF4SID4_LENGTH                           0x1
19994:         #define _RXF4SIDH_RXF4SID4_MASK                             0x2
19995:         #define _RXF4SIDH_RXF4SID5_POSN                             0x2
19996:         #define _RXF4SIDH_RXF4SID5_POSITION                         0x2
19997:         #define _RXF4SIDH_RXF4SID5_SIZE                             0x1
19998:         #define _RXF4SIDH_RXF4SID5_LENGTH                           0x1
19999:         #define _RXF4SIDH_RXF4SID5_MASK                             0x4
20000:         #define _RXF4SIDH_RXF4SID6_POSN                             0x3
20001:         #define _RXF4SIDH_RXF4SID6_POSITION                         0x3
20002:         #define _RXF4SIDH_RXF4SID6_SIZE                             0x1
20003:         #define _RXF4SIDH_RXF4SID6_LENGTH                           0x1
20004:         #define _RXF4SIDH_RXF4SID6_MASK                             0x8
20005:         #define _RXF4SIDH_RXF4SID7_POSN                             0x4
20006:         #define _RXF4SIDH_RXF4SID7_POSITION                         0x4
20007:         #define _RXF4SIDH_RXF4SID7_SIZE                             0x1
20008:         #define _RXF4SIDH_RXF4SID7_LENGTH                           0x1
20009:         #define _RXF4SIDH_RXF4SID7_MASK                             0x10
20010:         #define _RXF4SIDH_RXF4SID8_POSN                             0x5
20011:         #define _RXF4SIDH_RXF4SID8_POSITION                         0x5
20012:         #define _RXF4SIDH_RXF4SID8_SIZE                             0x1
20013:         #define _RXF4SIDH_RXF4SID8_LENGTH                           0x1
20014:         #define _RXF4SIDH_RXF4SID8_MASK                             0x20
20015:         #define _RXF4SIDH_RXF4SID9_POSN                             0x6
20016:         #define _RXF4SIDH_RXF4SID9_POSITION                         0x6
20017:         #define _RXF4SIDH_RXF4SID9_SIZE                             0x1
20018:         #define _RXF4SIDH_RXF4SID9_LENGTH                           0x1
20019:         #define _RXF4SIDH_RXF4SID9_MASK                             0x40
20020:         
20021:         // Register: RXF4SIDL
20022:         extern volatile unsigned char           RXF4SIDL            @ 0xEF1;
20023:         #ifndef _LIB_BUILD
20024:         asm("RXF4SIDL equ 0EF1h");
20025:         #endif
20026:         // bitfield definitions
20027:         typedef union {
20028:             struct {
20029:                 unsigned EID                    :2;
20030:                 unsigned                        :1;
20031:                 unsigned EXIDEN                 :1;
20032:                 unsigned                        :1;
20033:                 unsigned SID                    :3;
20034:             };
20035:             struct {
20036:                 unsigned EID16                  :1;
20037:                 unsigned EID17                  :1;
20038:                 unsigned                        :3;
20039:                 unsigned SID0                   :1;
20040:                 unsigned SID1                   :1;
20041:                 unsigned SID2                   :1;
20042:             };
20043:             struct {
20044:                 unsigned RXF4EID16              :1;
20045:             };
20046:             struct {
20047:                 unsigned                        :1;
20048:                 unsigned RXF4EID17              :1;
20049:             };
20050:             struct {
20051:                 unsigned                        :3;
20052:                 unsigned RXF4EXIDEN             :1;
20053:             };
20054:             struct {
20055:                 unsigned                        :5;
20056:                 unsigned RXF4SID0               :1;
20057:             };
20058:             struct {
20059:                 unsigned                        :6;
20060:                 unsigned RXF4SID1               :1;
20061:             };
20062:             struct {
20063:                 unsigned                        :7;
20064:                 unsigned RXF4SID2               :1;
20065:             };
20066:         } RXF4SIDLbits_t;
20067:         extern volatile RXF4SIDLbits_t RXF4SIDLbits @ 0xEF1;
20068:         // bitfield macros
20069:         #define _RXF4SIDL_EID_POSN                                  0x0
20070:         #define _RXF4SIDL_EID_POSITION                              0x0
20071:         #define _RXF4SIDL_EID_SIZE                                  0x2
20072:         #define _RXF4SIDL_EID_LENGTH                                0x2
20073:         #define _RXF4SIDL_EID_MASK                                  0x3
20074:         #define _RXF4SIDL_EXIDEN_POSN                               0x3
20075:         #define _RXF4SIDL_EXIDEN_POSITION                           0x3
20076:         #define _RXF4SIDL_EXIDEN_SIZE                               0x1
20077:         #define _RXF4SIDL_EXIDEN_LENGTH                             0x1
20078:         #define _RXF4SIDL_EXIDEN_MASK                               0x8
20079:         #define _RXF4SIDL_SID_POSN                                  0x5
20080:         #define _RXF4SIDL_SID_POSITION                              0x5
20081:         #define _RXF4SIDL_SID_SIZE                                  0x3
20082:         #define _RXF4SIDL_SID_LENGTH                                0x3
20083:         #define _RXF4SIDL_SID_MASK                                  0xE0
20084:         #define _RXF4SIDL_EID16_POSN                                0x0
20085:         #define _RXF4SIDL_EID16_POSITION                            0x0
20086:         #define _RXF4SIDL_EID16_SIZE                                0x1
20087:         #define _RXF4SIDL_EID16_LENGTH                              0x1
20088:         #define _RXF4SIDL_EID16_MASK                                0x1
20089:         #define _RXF4SIDL_EID17_POSN                                0x1
20090:         #define _RXF4SIDL_EID17_POSITION                            0x1
20091:         #define _RXF4SIDL_EID17_SIZE                                0x1
20092:         #define _RXF4SIDL_EID17_LENGTH                              0x1
20093:         #define _RXF4SIDL_EID17_MASK                                0x2
20094:         #define _RXF4SIDL_SID0_POSN                                 0x5
20095:         #define _RXF4SIDL_SID0_POSITION                             0x5
20096:         #define _RXF4SIDL_SID0_SIZE                                 0x1
20097:         #define _RXF4SIDL_SID0_LENGTH                               0x1
20098:         #define _RXF4SIDL_SID0_MASK                                 0x20
20099:         #define _RXF4SIDL_SID1_POSN                                 0x6
20100:         #define _RXF4SIDL_SID1_POSITION                             0x6
20101:         #define _RXF4SIDL_SID1_SIZE                                 0x1
20102:         #define _RXF4SIDL_SID1_LENGTH                               0x1
20103:         #define _RXF4SIDL_SID1_MASK                                 0x40
20104:         #define _RXF4SIDL_SID2_POSN                                 0x7
20105:         #define _RXF4SIDL_SID2_POSITION                             0x7
20106:         #define _RXF4SIDL_SID2_SIZE                                 0x1
20107:         #define _RXF4SIDL_SID2_LENGTH                               0x1
20108:         #define _RXF4SIDL_SID2_MASK                                 0x80
20109:         #define _RXF4SIDL_RXF4EID16_POSN                            0x0
20110:         #define _RXF4SIDL_RXF4EID16_POSITION                        0x0
20111:         #define _RXF4SIDL_RXF4EID16_SIZE                            0x1
20112:         #define _RXF4SIDL_RXF4EID16_LENGTH                          0x1
20113:         #define _RXF4SIDL_RXF4EID16_MASK                            0x1
20114:         #define _RXF4SIDL_RXF4EID17_POSN                            0x1
20115:         #define _RXF4SIDL_RXF4EID17_POSITION                        0x1
20116:         #define _RXF4SIDL_RXF4EID17_SIZE                            0x1
20117:         #define _RXF4SIDL_RXF4EID17_LENGTH                          0x1
20118:         #define _RXF4SIDL_RXF4EID17_MASK                            0x2
20119:         #define _RXF4SIDL_RXF4EXIDEN_POSN                           0x3
20120:         #define _RXF4SIDL_RXF4EXIDEN_POSITION                       0x3
20121:         #define _RXF4SIDL_RXF4EXIDEN_SIZE                           0x1
20122:         #define _RXF4SIDL_RXF4EXIDEN_LENGTH                         0x1
20123:         #define _RXF4SIDL_RXF4EXIDEN_MASK                           0x8
20124:         #define _RXF4SIDL_RXF4SID0_POSN                             0x5
20125:         #define _RXF4SIDL_RXF4SID0_POSITION                         0x5
20126:         #define _RXF4SIDL_RXF4SID0_SIZE                             0x1
20127:         #define _RXF4SIDL_RXF4SID0_LENGTH                           0x1
20128:         #define _RXF4SIDL_RXF4SID0_MASK                             0x20
20129:         #define _RXF4SIDL_RXF4SID1_POSN                             0x6
20130:         #define _RXF4SIDL_RXF4SID1_POSITION                         0x6
20131:         #define _RXF4SIDL_RXF4SID1_SIZE                             0x1
20132:         #define _RXF4SIDL_RXF4SID1_LENGTH                           0x1
20133:         #define _RXF4SIDL_RXF4SID1_MASK                             0x40
20134:         #define _RXF4SIDL_RXF4SID2_POSN                             0x7
20135:         #define _RXF4SIDL_RXF4SID2_POSITION                         0x7
20136:         #define _RXF4SIDL_RXF4SID2_SIZE                             0x1
20137:         #define _RXF4SIDL_RXF4SID2_LENGTH                           0x1
20138:         #define _RXF4SIDL_RXF4SID2_MASK                             0x80
20139:         
20140:         // Register: RXF4EIDH
20141:         extern volatile unsigned char           RXF4EIDH            @ 0xEF2;
20142:         #ifndef _LIB_BUILD
20143:         asm("RXF4EIDH equ 0EF2h");
20144:         #endif
20145:         // bitfield definitions
20146:         typedef union {
20147:             struct {
20148:                 unsigned EID                    :8;
20149:             };
20150:             struct {
20151:                 unsigned EID8                   :1;
20152:                 unsigned EID9                   :1;
20153:                 unsigned EID10                  :1;
20154:                 unsigned EID11                  :1;
20155:                 unsigned EID12                  :1;
20156:                 unsigned EID13                  :1;
20157:                 unsigned EID14                  :1;
20158:                 unsigned EID15                  :1;
20159:             };
20160:             struct {
20161:                 unsigned                        :2;
20162:                 unsigned RXF4EID10              :1;
20163:             };
20164:             struct {
20165:                 unsigned                        :3;
20166:                 unsigned RXF4EID11              :1;
20167:             };
20168:             struct {
20169:                 unsigned                        :4;
20170:                 unsigned RXF4EID12              :1;
20171:             };
20172:             struct {
20173:                 unsigned                        :5;
20174:                 unsigned RXF4EID13              :1;
20175:             };
20176:             struct {
20177:                 unsigned                        :6;
20178:                 unsigned RXF4EID14              :1;
20179:             };
20180:             struct {
20181:                 unsigned                        :7;
20182:                 unsigned RXF4EID15              :1;
20183:             };
20184:             struct {
20185:                 unsigned RXF4EID8               :1;
20186:             };
20187:             struct {
20188:                 unsigned                        :1;
20189:                 unsigned RXF4EID9               :1;
20190:             };
20191:         } RXF4EIDHbits_t;
20192:         extern volatile RXF4EIDHbits_t RXF4EIDHbits @ 0xEF2;
20193:         // bitfield macros
20194:         #define _RXF4EIDH_EID_POSN                                  0x0
20195:         #define _RXF4EIDH_EID_POSITION                              0x0
20196:         #define _RXF4EIDH_EID_SIZE                                  0x8
20197:         #define _RXF4EIDH_EID_LENGTH                                0x8
20198:         #define _RXF4EIDH_EID_MASK                                  0xFF
20199:         #define _RXF4EIDH_EID8_POSN                                 0x0
20200:         #define _RXF4EIDH_EID8_POSITION                             0x0
20201:         #define _RXF4EIDH_EID8_SIZE                                 0x1
20202:         #define _RXF4EIDH_EID8_LENGTH                               0x1
20203:         #define _RXF4EIDH_EID8_MASK                                 0x1
20204:         #define _RXF4EIDH_EID9_POSN                                 0x1
20205:         #define _RXF4EIDH_EID9_POSITION                             0x1
20206:         #define _RXF4EIDH_EID9_SIZE                                 0x1
20207:         #define _RXF4EIDH_EID9_LENGTH                               0x1
20208:         #define _RXF4EIDH_EID9_MASK                                 0x2
20209:         #define _RXF4EIDH_EID10_POSN                                0x2
20210:         #define _RXF4EIDH_EID10_POSITION                            0x2
20211:         #define _RXF4EIDH_EID10_SIZE                                0x1
20212:         #define _RXF4EIDH_EID10_LENGTH                              0x1
20213:         #define _RXF4EIDH_EID10_MASK                                0x4
20214:         #define _RXF4EIDH_EID11_POSN                                0x3
20215:         #define _RXF4EIDH_EID11_POSITION                            0x3
20216:         #define _RXF4EIDH_EID11_SIZE                                0x1
20217:         #define _RXF4EIDH_EID11_LENGTH                              0x1
20218:         #define _RXF4EIDH_EID11_MASK                                0x8
20219:         #define _RXF4EIDH_EID12_POSN                                0x4
20220:         #define _RXF4EIDH_EID12_POSITION                            0x4
20221:         #define _RXF4EIDH_EID12_SIZE                                0x1
20222:         #define _RXF4EIDH_EID12_LENGTH                              0x1
20223:         #define _RXF4EIDH_EID12_MASK                                0x10
20224:         #define _RXF4EIDH_EID13_POSN                                0x5
20225:         #define _RXF4EIDH_EID13_POSITION                            0x5
20226:         #define _RXF4EIDH_EID13_SIZE                                0x1
20227:         #define _RXF4EIDH_EID13_LENGTH                              0x1
20228:         #define _RXF4EIDH_EID13_MASK                                0x20
20229:         #define _RXF4EIDH_EID14_POSN                                0x6
20230:         #define _RXF4EIDH_EID14_POSITION                            0x6
20231:         #define _RXF4EIDH_EID14_SIZE                                0x1
20232:         #define _RXF4EIDH_EID14_LENGTH                              0x1
20233:         #define _RXF4EIDH_EID14_MASK                                0x40
20234:         #define _RXF4EIDH_EID15_POSN                                0x7
20235:         #define _RXF4EIDH_EID15_POSITION                            0x7
20236:         #define _RXF4EIDH_EID15_SIZE                                0x1
20237:         #define _RXF4EIDH_EID15_LENGTH                              0x1
20238:         #define _RXF4EIDH_EID15_MASK                                0x80
20239:         #define _RXF4EIDH_RXF4EID10_POSN                            0x2
20240:         #define _RXF4EIDH_RXF4EID10_POSITION                        0x2
20241:         #define _RXF4EIDH_RXF4EID10_SIZE                            0x1
20242:         #define _RXF4EIDH_RXF4EID10_LENGTH                          0x1
20243:         #define _RXF4EIDH_RXF4EID10_MASK                            0x4
20244:         #define _RXF4EIDH_RXF4EID11_POSN                            0x3
20245:         #define _RXF4EIDH_RXF4EID11_POSITION                        0x3
20246:         #define _RXF4EIDH_RXF4EID11_SIZE                            0x1
20247:         #define _RXF4EIDH_RXF4EID11_LENGTH                          0x1
20248:         #define _RXF4EIDH_RXF4EID11_MASK                            0x8
20249:         #define _RXF4EIDH_RXF4EID12_POSN                            0x4
20250:         #define _RXF4EIDH_RXF4EID12_POSITION                        0x4
20251:         #define _RXF4EIDH_RXF4EID12_SIZE                            0x1
20252:         #define _RXF4EIDH_RXF4EID12_LENGTH                          0x1
20253:         #define _RXF4EIDH_RXF4EID12_MASK                            0x10
20254:         #define _RXF4EIDH_RXF4EID13_POSN                            0x5
20255:         #define _RXF4EIDH_RXF4EID13_POSITION                        0x5
20256:         #define _RXF4EIDH_RXF4EID13_SIZE                            0x1
20257:         #define _RXF4EIDH_RXF4EID13_LENGTH                          0x1
20258:         #define _RXF4EIDH_RXF4EID13_MASK                            0x20
20259:         #define _RXF4EIDH_RXF4EID14_POSN                            0x6
20260:         #define _RXF4EIDH_RXF4EID14_POSITION                        0x6
20261:         #define _RXF4EIDH_RXF4EID14_SIZE                            0x1
20262:         #define _RXF4EIDH_RXF4EID14_LENGTH                          0x1
20263:         #define _RXF4EIDH_RXF4EID14_MASK                            0x40
20264:         #define _RXF4EIDH_RXF4EID15_POSN                            0x7
20265:         #define _RXF4EIDH_RXF4EID15_POSITION                        0x7
20266:         #define _RXF4EIDH_RXF4EID15_SIZE                            0x1
20267:         #define _RXF4EIDH_RXF4EID15_LENGTH                          0x1
20268:         #define _RXF4EIDH_RXF4EID15_MASK                            0x80
20269:         #define _RXF4EIDH_RXF4EID8_POSN                             0x0
20270:         #define _RXF4EIDH_RXF4EID8_POSITION                         0x0
20271:         #define _RXF4EIDH_RXF4EID8_SIZE                             0x1
20272:         #define _RXF4EIDH_RXF4EID8_LENGTH                           0x1
20273:         #define _RXF4EIDH_RXF4EID8_MASK                             0x1
20274:         #define _RXF4EIDH_RXF4EID9_POSN                             0x1
20275:         #define _RXF4EIDH_RXF4EID9_POSITION                         0x1
20276:         #define _RXF4EIDH_RXF4EID9_SIZE                             0x1
20277:         #define _RXF4EIDH_RXF4EID9_LENGTH                           0x1
20278:         #define _RXF4EIDH_RXF4EID9_MASK                             0x2
20279:         
20280:         // Register: RXF4EIDL
20281:         extern volatile unsigned char           RXF4EIDL            @ 0xEF3;
20282:         #ifndef _LIB_BUILD
20283:         asm("RXF4EIDL equ 0EF3h");
20284:         #endif
20285:         // bitfield definitions
20286:         typedef union {
20287:             struct {
20288:                 unsigned EID                    :8;
20289:             };
20290:             struct {
20291:                 unsigned EID0                   :1;
20292:                 unsigned EID1                   :1;
20293:                 unsigned EID2                   :1;
20294:                 unsigned EID3                   :1;
20295:                 unsigned EID4                   :1;
20296:                 unsigned EID5                   :1;
20297:                 unsigned EID6                   :1;
20298:                 unsigned EID7                   :1;
20299:             };
20300:             struct {
20301:                 unsigned RXF4EID0               :1;
20302:             };
20303:             struct {
20304:                 unsigned                        :1;
20305:                 unsigned RXF4EID1               :1;
20306:             };
20307:             struct {
20308:                 unsigned                        :2;
20309:                 unsigned RXF4EID2               :1;
20310:             };
20311:             struct {
20312:                 unsigned                        :3;
20313:                 unsigned RXF4EID3               :1;
20314:             };
20315:             struct {
20316:                 unsigned                        :4;
20317:                 unsigned RXF4EID4               :1;
20318:             };
20319:             struct {
20320:                 unsigned                        :5;
20321:                 unsigned RXF4EID5               :1;
20322:             };
20323:             struct {
20324:                 unsigned                        :6;
20325:                 unsigned RXF4EID6               :1;
20326:             };
20327:             struct {
20328:                 unsigned                        :7;
20329:                 unsigned RXF4EID7               :1;
20330:             };
20331:         } RXF4EIDLbits_t;
20332:         extern volatile RXF4EIDLbits_t RXF4EIDLbits @ 0xEF3;
20333:         // bitfield macros
20334:         #define _RXF4EIDL_EID_POSN                                  0x0
20335:         #define _RXF4EIDL_EID_POSITION                              0x0
20336:         #define _RXF4EIDL_EID_SIZE                                  0x8
20337:         #define _RXF4EIDL_EID_LENGTH                                0x8
20338:         #define _RXF4EIDL_EID_MASK                                  0xFF
20339:         #define _RXF4EIDL_EID0_POSN                                 0x0
20340:         #define _RXF4EIDL_EID0_POSITION                             0x0
20341:         #define _RXF4EIDL_EID0_SIZE                                 0x1
20342:         #define _RXF4EIDL_EID0_LENGTH                               0x1
20343:         #define _RXF4EIDL_EID0_MASK                                 0x1
20344:         #define _RXF4EIDL_EID1_POSN                                 0x1
20345:         #define _RXF4EIDL_EID1_POSITION                             0x1
20346:         #define _RXF4EIDL_EID1_SIZE                                 0x1
20347:         #define _RXF4EIDL_EID1_LENGTH                               0x1
20348:         #define _RXF4EIDL_EID1_MASK                                 0x2
20349:         #define _RXF4EIDL_EID2_POSN                                 0x2
20350:         #define _RXF4EIDL_EID2_POSITION                             0x2
20351:         #define _RXF4EIDL_EID2_SIZE                                 0x1
20352:         #define _RXF4EIDL_EID2_LENGTH                               0x1
20353:         #define _RXF4EIDL_EID2_MASK                                 0x4
20354:         #define _RXF4EIDL_EID3_POSN                                 0x3
20355:         #define _RXF4EIDL_EID3_POSITION                             0x3
20356:         #define _RXF4EIDL_EID3_SIZE                                 0x1
20357:         #define _RXF4EIDL_EID3_LENGTH                               0x1
20358:         #define _RXF4EIDL_EID3_MASK                                 0x8
20359:         #define _RXF4EIDL_EID4_POSN                                 0x4
20360:         #define _RXF4EIDL_EID4_POSITION                             0x4
20361:         #define _RXF4EIDL_EID4_SIZE                                 0x1
20362:         #define _RXF4EIDL_EID4_LENGTH                               0x1
20363:         #define _RXF4EIDL_EID4_MASK                                 0x10
20364:         #define _RXF4EIDL_EID5_POSN                                 0x5
20365:         #define _RXF4EIDL_EID5_POSITION                             0x5
20366:         #define _RXF4EIDL_EID5_SIZE                                 0x1
20367:         #define _RXF4EIDL_EID5_LENGTH                               0x1
20368:         #define _RXF4EIDL_EID5_MASK                                 0x20
20369:         #define _RXF4EIDL_EID6_POSN                                 0x6
20370:         #define _RXF4EIDL_EID6_POSITION                             0x6
20371:         #define _RXF4EIDL_EID6_SIZE                                 0x1
20372:         #define _RXF4EIDL_EID6_LENGTH                               0x1
20373:         #define _RXF4EIDL_EID6_MASK                                 0x40
20374:         #define _RXF4EIDL_EID7_POSN                                 0x7
20375:         #define _RXF4EIDL_EID7_POSITION                             0x7
20376:         #define _RXF4EIDL_EID7_SIZE                                 0x1
20377:         #define _RXF4EIDL_EID7_LENGTH                               0x1
20378:         #define _RXF4EIDL_EID7_MASK                                 0x80
20379:         #define _RXF4EIDL_RXF4EID0_POSN                             0x0
20380:         #define _RXF4EIDL_RXF4EID0_POSITION                         0x0
20381:         #define _RXF4EIDL_RXF4EID0_SIZE                             0x1
20382:         #define _RXF4EIDL_RXF4EID0_LENGTH                           0x1
20383:         #define _RXF4EIDL_RXF4EID0_MASK                             0x1
20384:         #define _RXF4EIDL_RXF4EID1_POSN                             0x1
20385:         #define _RXF4EIDL_RXF4EID1_POSITION                         0x1
20386:         #define _RXF4EIDL_RXF4EID1_SIZE                             0x1
20387:         #define _RXF4EIDL_RXF4EID1_LENGTH                           0x1
20388:         #define _RXF4EIDL_RXF4EID1_MASK                             0x2
20389:         #define _RXF4EIDL_RXF4EID2_POSN                             0x2
20390:         #define _RXF4EIDL_RXF4EID2_POSITION                         0x2
20391:         #define _RXF4EIDL_RXF4EID2_SIZE                             0x1
20392:         #define _RXF4EIDL_RXF4EID2_LENGTH                           0x1
20393:         #define _RXF4EIDL_RXF4EID2_MASK                             0x4
20394:         #define _RXF4EIDL_RXF4EID3_POSN                             0x3
20395:         #define _RXF4EIDL_RXF4EID3_POSITION                         0x3
20396:         #define _RXF4EIDL_RXF4EID3_SIZE                             0x1
20397:         #define _RXF4EIDL_RXF4EID3_LENGTH                           0x1
20398:         #define _RXF4EIDL_RXF4EID3_MASK                             0x8
20399:         #define _RXF4EIDL_RXF4EID4_POSN                             0x4
20400:         #define _RXF4EIDL_RXF4EID4_POSITION                         0x4
20401:         #define _RXF4EIDL_RXF4EID4_SIZE                             0x1
20402:         #define _RXF4EIDL_RXF4EID4_LENGTH                           0x1
20403:         #define _RXF4EIDL_RXF4EID4_MASK                             0x10
20404:         #define _RXF4EIDL_RXF4EID5_POSN                             0x5
20405:         #define _RXF4EIDL_RXF4EID5_POSITION                         0x5
20406:         #define _RXF4EIDL_RXF4EID5_SIZE                             0x1
20407:         #define _RXF4EIDL_RXF4EID5_LENGTH                           0x1
20408:         #define _RXF4EIDL_RXF4EID5_MASK                             0x20
20409:         #define _RXF4EIDL_RXF4EID6_POSN                             0x6
20410:         #define _RXF4EIDL_RXF4EID6_POSITION                         0x6
20411:         #define _RXF4EIDL_RXF4EID6_SIZE                             0x1
20412:         #define _RXF4EIDL_RXF4EID6_LENGTH                           0x1
20413:         #define _RXF4EIDL_RXF4EID6_MASK                             0x40
20414:         #define _RXF4EIDL_RXF4EID7_POSN                             0x7
20415:         #define _RXF4EIDL_RXF4EID7_POSITION                         0x7
20416:         #define _RXF4EIDL_RXF4EID7_SIZE                             0x1
20417:         #define _RXF4EIDL_RXF4EID7_LENGTH                           0x1
20418:         #define _RXF4EIDL_RXF4EID7_MASK                             0x80
20419:         
20420:         // Register: RXF5SIDH
20421:         extern volatile unsigned char           RXF5SIDH            @ 0xEF4;
20422:         #ifndef _LIB_BUILD
20423:         asm("RXF5SIDH equ 0EF4h");
20424:         #endif
20425:         // bitfield definitions
20426:         typedef union {
20427:             struct {
20428:                 unsigned SID                    :8;
20429:             };
20430:             struct {
20431:                 unsigned SID3                   :1;
20432:                 unsigned SID4                   :1;
20433:                 unsigned SID5                   :1;
20434:                 unsigned SID6                   :1;
20435:                 unsigned SID7                   :1;
20436:                 unsigned SID8                   :1;
20437:                 unsigned SID9                   :1;
20438:                 unsigned SID10                  :1;
20439:             };
20440:             struct {
20441:                 unsigned                        :7;
20442:                 unsigned RXF5SID10              :1;
20443:             };
20444:             struct {
20445:                 unsigned RXF5SID3               :1;
20446:             };
20447:             struct {
20448:                 unsigned                        :1;
20449:                 unsigned RXF5SID4               :1;
20450:             };
20451:             struct {
20452:                 unsigned                        :2;
20453:                 unsigned RXF5SID5               :1;
20454:             };
20455:             struct {
20456:                 unsigned                        :3;
20457:                 unsigned RXF5SID6               :1;
20458:             };
20459:             struct {
20460:                 unsigned                        :4;
20461:                 unsigned RXF5SID7               :1;
20462:             };
20463:             struct {
20464:                 unsigned                        :5;
20465:                 unsigned RXF5SID8               :1;
20466:             };
20467:             struct {
20468:                 unsigned                        :6;
20469:                 unsigned RXF5SID9               :1;
20470:             };
20471:         } RXF5SIDHbits_t;
20472:         extern volatile RXF5SIDHbits_t RXF5SIDHbits @ 0xEF4;
20473:         // bitfield macros
20474:         #define _RXF5SIDH_SID_POSN                                  0x0
20475:         #define _RXF5SIDH_SID_POSITION                              0x0
20476:         #define _RXF5SIDH_SID_SIZE                                  0x8
20477:         #define _RXF5SIDH_SID_LENGTH                                0x8
20478:         #define _RXF5SIDH_SID_MASK                                  0xFF
20479:         #define _RXF5SIDH_SID3_POSN                                 0x0
20480:         #define _RXF5SIDH_SID3_POSITION                             0x0
20481:         #define _RXF5SIDH_SID3_SIZE                                 0x1
20482:         #define _RXF5SIDH_SID3_LENGTH                               0x1
20483:         #define _RXF5SIDH_SID3_MASK                                 0x1
20484:         #define _RXF5SIDH_SID4_POSN                                 0x1
20485:         #define _RXF5SIDH_SID4_POSITION                             0x1
20486:         #define _RXF5SIDH_SID4_SIZE                                 0x1
20487:         #define _RXF5SIDH_SID4_LENGTH                               0x1
20488:         #define _RXF5SIDH_SID4_MASK                                 0x2
20489:         #define _RXF5SIDH_SID5_POSN                                 0x2
20490:         #define _RXF5SIDH_SID5_POSITION                             0x2
20491:         #define _RXF5SIDH_SID5_SIZE                                 0x1
20492:         #define _RXF5SIDH_SID5_LENGTH                               0x1
20493:         #define _RXF5SIDH_SID5_MASK                                 0x4
20494:         #define _RXF5SIDH_SID6_POSN                                 0x3
20495:         #define _RXF5SIDH_SID6_POSITION                             0x3
20496:         #define _RXF5SIDH_SID6_SIZE                                 0x1
20497:         #define _RXF5SIDH_SID6_LENGTH                               0x1
20498:         #define _RXF5SIDH_SID6_MASK                                 0x8
20499:         #define _RXF5SIDH_SID7_POSN                                 0x4
20500:         #define _RXF5SIDH_SID7_POSITION                             0x4
20501:         #define _RXF5SIDH_SID7_SIZE                                 0x1
20502:         #define _RXF5SIDH_SID7_LENGTH                               0x1
20503:         #define _RXF5SIDH_SID7_MASK                                 0x10
20504:         #define _RXF5SIDH_SID8_POSN                                 0x5
20505:         #define _RXF5SIDH_SID8_POSITION                             0x5
20506:         #define _RXF5SIDH_SID8_SIZE                                 0x1
20507:         #define _RXF5SIDH_SID8_LENGTH                               0x1
20508:         #define _RXF5SIDH_SID8_MASK                                 0x20
20509:         #define _RXF5SIDH_SID9_POSN                                 0x6
20510:         #define _RXF5SIDH_SID9_POSITION                             0x6
20511:         #define _RXF5SIDH_SID9_SIZE                                 0x1
20512:         #define _RXF5SIDH_SID9_LENGTH                               0x1
20513:         #define _RXF5SIDH_SID9_MASK                                 0x40
20514:         #define _RXF5SIDH_SID10_POSN                                0x7
20515:         #define _RXF5SIDH_SID10_POSITION                            0x7
20516:         #define _RXF5SIDH_SID10_SIZE                                0x1
20517:         #define _RXF5SIDH_SID10_LENGTH                              0x1
20518:         #define _RXF5SIDH_SID10_MASK                                0x80
20519:         #define _RXF5SIDH_RXF5SID10_POSN                            0x7
20520:         #define _RXF5SIDH_RXF5SID10_POSITION                        0x7
20521:         #define _RXF5SIDH_RXF5SID10_SIZE                            0x1
20522:         #define _RXF5SIDH_RXF5SID10_LENGTH                          0x1
20523:         #define _RXF5SIDH_RXF5SID10_MASK                            0x80
20524:         #define _RXF5SIDH_RXF5SID3_POSN                             0x0
20525:         #define _RXF5SIDH_RXF5SID3_POSITION                         0x0
20526:         #define _RXF5SIDH_RXF5SID3_SIZE                             0x1
20527:         #define _RXF5SIDH_RXF5SID3_LENGTH                           0x1
20528:         #define _RXF5SIDH_RXF5SID3_MASK                             0x1
20529:         #define _RXF5SIDH_RXF5SID4_POSN                             0x1
20530:         #define _RXF5SIDH_RXF5SID4_POSITION                         0x1
20531:         #define _RXF5SIDH_RXF5SID4_SIZE                             0x1
20532:         #define _RXF5SIDH_RXF5SID4_LENGTH                           0x1
20533:         #define _RXF5SIDH_RXF5SID4_MASK                             0x2
20534:         #define _RXF5SIDH_RXF5SID5_POSN                             0x2
20535:         #define _RXF5SIDH_RXF5SID5_POSITION                         0x2
20536:         #define _RXF5SIDH_RXF5SID5_SIZE                             0x1
20537:         #define _RXF5SIDH_RXF5SID5_LENGTH                           0x1
20538:         #define _RXF5SIDH_RXF5SID5_MASK                             0x4
20539:         #define _RXF5SIDH_RXF5SID6_POSN                             0x3
20540:         #define _RXF5SIDH_RXF5SID6_POSITION                         0x3
20541:         #define _RXF5SIDH_RXF5SID6_SIZE                             0x1
20542:         #define _RXF5SIDH_RXF5SID6_LENGTH                           0x1
20543:         #define _RXF5SIDH_RXF5SID6_MASK                             0x8
20544:         #define _RXF5SIDH_RXF5SID7_POSN                             0x4
20545:         #define _RXF5SIDH_RXF5SID7_POSITION                         0x4
20546:         #define _RXF5SIDH_RXF5SID7_SIZE                             0x1
20547:         #define _RXF5SIDH_RXF5SID7_LENGTH                           0x1
20548:         #define _RXF5SIDH_RXF5SID7_MASK                             0x10
20549:         #define _RXF5SIDH_RXF5SID8_POSN                             0x5
20550:         #define _RXF5SIDH_RXF5SID8_POSITION                         0x5
20551:         #define _RXF5SIDH_RXF5SID8_SIZE                             0x1
20552:         #define _RXF5SIDH_RXF5SID8_LENGTH                           0x1
20553:         #define _RXF5SIDH_RXF5SID8_MASK                             0x20
20554:         #define _RXF5SIDH_RXF5SID9_POSN                             0x6
20555:         #define _RXF5SIDH_RXF5SID9_POSITION                         0x6
20556:         #define _RXF5SIDH_RXF5SID9_SIZE                             0x1
20557:         #define _RXF5SIDH_RXF5SID9_LENGTH                           0x1
20558:         #define _RXF5SIDH_RXF5SID9_MASK                             0x40
20559:         
20560:         // Register: RXF5SIDL
20561:         extern volatile unsigned char           RXF5SIDL            @ 0xEF5;
20562:         #ifndef _LIB_BUILD
20563:         asm("RXF5SIDL equ 0EF5h");
20564:         #endif
20565:         // bitfield definitions
20566:         typedef union {
20567:             struct {
20568:                 unsigned EID                    :2;
20569:                 unsigned                        :1;
20570:                 unsigned EXIDEN                 :1;
20571:                 unsigned                        :1;
20572:                 unsigned SID                    :3;
20573:             };
20574:             struct {
20575:                 unsigned EID16                  :1;
20576:                 unsigned EID17                  :1;
20577:                 unsigned                        :3;
20578:                 unsigned SID0                   :1;
20579:                 unsigned SID1                   :1;
20580:                 unsigned SID2                   :1;
20581:             };
20582:             struct {
20583:                 unsigned RXF5EID16              :1;
20584:             };
20585:             struct {
20586:                 unsigned                        :1;
20587:                 unsigned RXF5EID17              :1;
20588:             };
20589:             struct {
20590:                 unsigned                        :3;
20591:                 unsigned RXF5EXIDEN             :1;
20592:             };
20593:             struct {
20594:                 unsigned                        :5;
20595:                 unsigned RXF5SID0               :1;
20596:             };
20597:             struct {
20598:                 unsigned                        :6;
20599:                 unsigned RXF5SID1               :1;
20600:             };
20601:             struct {
20602:                 unsigned                        :7;
20603:                 unsigned RXF5SID2               :1;
20604:             };
20605:         } RXF5SIDLbits_t;
20606:         extern volatile RXF5SIDLbits_t RXF5SIDLbits @ 0xEF5;
20607:         // bitfield macros
20608:         #define _RXF5SIDL_EID_POSN                                  0x0
20609:         #define _RXF5SIDL_EID_POSITION                              0x0
20610:         #define _RXF5SIDL_EID_SIZE                                  0x2
20611:         #define _RXF5SIDL_EID_LENGTH                                0x2
20612:         #define _RXF5SIDL_EID_MASK                                  0x3
20613:         #define _RXF5SIDL_EXIDEN_POSN                               0x3
20614:         #define _RXF5SIDL_EXIDEN_POSITION                           0x3
20615:         #define _RXF5SIDL_EXIDEN_SIZE                               0x1
20616:         #define _RXF5SIDL_EXIDEN_LENGTH                             0x1
20617:         #define _RXF5SIDL_EXIDEN_MASK                               0x8
20618:         #define _RXF5SIDL_SID_POSN                                  0x5
20619:         #define _RXF5SIDL_SID_POSITION                              0x5
20620:         #define _RXF5SIDL_SID_SIZE                                  0x3
20621:         #define _RXF5SIDL_SID_LENGTH                                0x3
20622:         #define _RXF5SIDL_SID_MASK                                  0xE0
20623:         #define _RXF5SIDL_EID16_POSN                                0x0
20624:         #define _RXF5SIDL_EID16_POSITION                            0x0
20625:         #define _RXF5SIDL_EID16_SIZE                                0x1
20626:         #define _RXF5SIDL_EID16_LENGTH                              0x1
20627:         #define _RXF5SIDL_EID16_MASK                                0x1
20628:         #define _RXF5SIDL_EID17_POSN                                0x1
20629:         #define _RXF5SIDL_EID17_POSITION                            0x1
20630:         #define _RXF5SIDL_EID17_SIZE                                0x1
20631:         #define _RXF5SIDL_EID17_LENGTH                              0x1
20632:         #define _RXF5SIDL_EID17_MASK                                0x2
20633:         #define _RXF5SIDL_SID0_POSN                                 0x5
20634:         #define _RXF5SIDL_SID0_POSITION                             0x5
20635:         #define _RXF5SIDL_SID0_SIZE                                 0x1
20636:         #define _RXF5SIDL_SID0_LENGTH                               0x1
20637:         #define _RXF5SIDL_SID0_MASK                                 0x20
20638:         #define _RXF5SIDL_SID1_POSN                                 0x6
20639:         #define _RXF5SIDL_SID1_POSITION                             0x6
20640:         #define _RXF5SIDL_SID1_SIZE                                 0x1
20641:         #define _RXF5SIDL_SID1_LENGTH                               0x1
20642:         #define _RXF5SIDL_SID1_MASK                                 0x40
20643:         #define _RXF5SIDL_SID2_POSN                                 0x7
20644:         #define _RXF5SIDL_SID2_POSITION                             0x7
20645:         #define _RXF5SIDL_SID2_SIZE                                 0x1
20646:         #define _RXF5SIDL_SID2_LENGTH                               0x1
20647:         #define _RXF5SIDL_SID2_MASK                                 0x80
20648:         #define _RXF5SIDL_RXF5EID16_POSN                            0x0
20649:         #define _RXF5SIDL_RXF5EID16_POSITION                        0x0
20650:         #define _RXF5SIDL_RXF5EID16_SIZE                            0x1
20651:         #define _RXF5SIDL_RXF5EID16_LENGTH                          0x1
20652:         #define _RXF5SIDL_RXF5EID16_MASK                            0x1
20653:         #define _RXF5SIDL_RXF5EID17_POSN                            0x1
20654:         #define _RXF5SIDL_RXF5EID17_POSITION                        0x1
20655:         #define _RXF5SIDL_RXF5EID17_SIZE                            0x1
20656:         #define _RXF5SIDL_RXF5EID17_LENGTH                          0x1
20657:         #define _RXF5SIDL_RXF5EID17_MASK                            0x2
20658:         #define _RXF5SIDL_RXF5EXIDEN_POSN                           0x3
20659:         #define _RXF5SIDL_RXF5EXIDEN_POSITION                       0x3
20660:         #define _RXF5SIDL_RXF5EXIDEN_SIZE                           0x1
20661:         #define _RXF5SIDL_RXF5EXIDEN_LENGTH                         0x1
20662:         #define _RXF5SIDL_RXF5EXIDEN_MASK                           0x8
20663:         #define _RXF5SIDL_RXF5SID0_POSN                             0x5
20664:         #define _RXF5SIDL_RXF5SID0_POSITION                         0x5
20665:         #define _RXF5SIDL_RXF5SID0_SIZE                             0x1
20666:         #define _RXF5SIDL_RXF5SID0_LENGTH                           0x1
20667:         #define _RXF5SIDL_RXF5SID0_MASK                             0x20
20668:         #define _RXF5SIDL_RXF5SID1_POSN                             0x6
20669:         #define _RXF5SIDL_RXF5SID1_POSITION                         0x6
20670:         #define _RXF5SIDL_RXF5SID1_SIZE                             0x1
20671:         #define _RXF5SIDL_RXF5SID1_LENGTH                           0x1
20672:         #define _RXF5SIDL_RXF5SID1_MASK                             0x40
20673:         #define _RXF5SIDL_RXF5SID2_POSN                             0x7
20674:         #define _RXF5SIDL_RXF5SID2_POSITION                         0x7
20675:         #define _RXF5SIDL_RXF5SID2_SIZE                             0x1
20676:         #define _RXF5SIDL_RXF5SID2_LENGTH                           0x1
20677:         #define _RXF5SIDL_RXF5SID2_MASK                             0x80
20678:         
20679:         // Register: RXF5EIDH
20680:         extern volatile unsigned char           RXF5EIDH            @ 0xEF6;
20681:         #ifndef _LIB_BUILD
20682:         asm("RXF5EIDH equ 0EF6h");
20683:         #endif
20684:         // bitfield definitions
20685:         typedef union {
20686:             struct {
20687:                 unsigned EID                    :8;
20688:             };
20689:             struct {
20690:                 unsigned EID8                   :1;
20691:                 unsigned EID9                   :1;
20692:                 unsigned EID10                  :1;
20693:                 unsigned EID11                  :1;
20694:                 unsigned EID12                  :1;
20695:                 unsigned EID13                  :1;
20696:                 unsigned EID14                  :1;
20697:                 unsigned EID15                  :1;
20698:             };
20699:             struct {
20700:                 unsigned                        :2;
20701:                 unsigned RXF5EID10              :1;
20702:             };
20703:             struct {
20704:                 unsigned                        :3;
20705:                 unsigned RXF5EID11              :1;
20706:             };
20707:             struct {
20708:                 unsigned                        :4;
20709:                 unsigned RXF5EID12              :1;
20710:             };
20711:             struct {
20712:                 unsigned                        :5;
20713:                 unsigned RXF5EID13              :1;
20714:             };
20715:             struct {
20716:                 unsigned                        :6;
20717:                 unsigned RXF5EID14              :1;
20718:             };
20719:             struct {
20720:                 unsigned                        :7;
20721:                 unsigned RXF5EID15              :1;
20722:             };
20723:             struct {
20724:                 unsigned RXF5EID8               :1;
20725:             };
20726:             struct {
20727:                 unsigned                        :1;
20728:                 unsigned RXF5EID9               :1;
20729:             };
20730:         } RXF5EIDHbits_t;
20731:         extern volatile RXF5EIDHbits_t RXF5EIDHbits @ 0xEF6;
20732:         // bitfield macros
20733:         #define _RXF5EIDH_EID_POSN                                  0x0
20734:         #define _RXF5EIDH_EID_POSITION                              0x0
20735:         #define _RXF5EIDH_EID_SIZE                                  0x8
20736:         #define _RXF5EIDH_EID_LENGTH                                0x8
20737:         #define _RXF5EIDH_EID_MASK                                  0xFF
20738:         #define _RXF5EIDH_EID8_POSN                                 0x0
20739:         #define _RXF5EIDH_EID8_POSITION                             0x0
20740:         #define _RXF5EIDH_EID8_SIZE                                 0x1
20741:         #define _RXF5EIDH_EID8_LENGTH                               0x1
20742:         #define _RXF5EIDH_EID8_MASK                                 0x1
20743:         #define _RXF5EIDH_EID9_POSN                                 0x1
20744:         #define _RXF5EIDH_EID9_POSITION                             0x1
20745:         #define _RXF5EIDH_EID9_SIZE                                 0x1
20746:         #define _RXF5EIDH_EID9_LENGTH                               0x1
20747:         #define _RXF5EIDH_EID9_MASK                                 0x2
20748:         #define _RXF5EIDH_EID10_POSN                                0x2
20749:         #define _RXF5EIDH_EID10_POSITION                            0x2
20750:         #define _RXF5EIDH_EID10_SIZE                                0x1
20751:         #define _RXF5EIDH_EID10_LENGTH                              0x1
20752:         #define _RXF5EIDH_EID10_MASK                                0x4
20753:         #define _RXF5EIDH_EID11_POSN                                0x3
20754:         #define _RXF5EIDH_EID11_POSITION                            0x3
20755:         #define _RXF5EIDH_EID11_SIZE                                0x1
20756:         #define _RXF5EIDH_EID11_LENGTH                              0x1
20757:         #define _RXF5EIDH_EID11_MASK                                0x8
20758:         #define _RXF5EIDH_EID12_POSN                                0x4
20759:         #define _RXF5EIDH_EID12_POSITION                            0x4
20760:         #define _RXF5EIDH_EID12_SIZE                                0x1
20761:         #define _RXF5EIDH_EID12_LENGTH                              0x1
20762:         #define _RXF5EIDH_EID12_MASK                                0x10
20763:         #define _RXF5EIDH_EID13_POSN                                0x5
20764:         #define _RXF5EIDH_EID13_POSITION                            0x5
20765:         #define _RXF5EIDH_EID13_SIZE                                0x1
20766:         #define _RXF5EIDH_EID13_LENGTH                              0x1
20767:         #define _RXF5EIDH_EID13_MASK                                0x20
20768:         #define _RXF5EIDH_EID14_POSN                                0x6
20769:         #define _RXF5EIDH_EID14_POSITION                            0x6
20770:         #define _RXF5EIDH_EID14_SIZE                                0x1
20771:         #define _RXF5EIDH_EID14_LENGTH                              0x1
20772:         #define _RXF5EIDH_EID14_MASK                                0x40
20773:         #define _RXF5EIDH_EID15_POSN                                0x7
20774:         #define _RXF5EIDH_EID15_POSITION                            0x7
20775:         #define _RXF5EIDH_EID15_SIZE                                0x1
20776:         #define _RXF5EIDH_EID15_LENGTH                              0x1
20777:         #define _RXF5EIDH_EID15_MASK                                0x80
20778:         #define _RXF5EIDH_RXF5EID10_POSN                            0x2
20779:         #define _RXF5EIDH_RXF5EID10_POSITION                        0x2
20780:         #define _RXF5EIDH_RXF5EID10_SIZE                            0x1
20781:         #define _RXF5EIDH_RXF5EID10_LENGTH                          0x1
20782:         #define _RXF5EIDH_RXF5EID10_MASK                            0x4
20783:         #define _RXF5EIDH_RXF5EID11_POSN                            0x3
20784:         #define _RXF5EIDH_RXF5EID11_POSITION                        0x3
20785:         #define _RXF5EIDH_RXF5EID11_SIZE                            0x1
20786:         #define _RXF5EIDH_RXF5EID11_LENGTH                          0x1
20787:         #define _RXF5EIDH_RXF5EID11_MASK                            0x8
20788:         #define _RXF5EIDH_RXF5EID12_POSN                            0x4
20789:         #define _RXF5EIDH_RXF5EID12_POSITION                        0x4
20790:         #define _RXF5EIDH_RXF5EID12_SIZE                            0x1
20791:         #define _RXF5EIDH_RXF5EID12_LENGTH                          0x1
20792:         #define _RXF5EIDH_RXF5EID12_MASK                            0x10
20793:         #define _RXF5EIDH_RXF5EID13_POSN                            0x5
20794:         #define _RXF5EIDH_RXF5EID13_POSITION                        0x5
20795:         #define _RXF5EIDH_RXF5EID13_SIZE                            0x1
20796:         #define _RXF5EIDH_RXF5EID13_LENGTH                          0x1
20797:         #define _RXF5EIDH_RXF5EID13_MASK                            0x20
20798:         #define _RXF5EIDH_RXF5EID14_POSN                            0x6
20799:         #define _RXF5EIDH_RXF5EID14_POSITION                        0x6
20800:         #define _RXF5EIDH_RXF5EID14_SIZE                            0x1
20801:         #define _RXF5EIDH_RXF5EID14_LENGTH                          0x1
20802:         #define _RXF5EIDH_RXF5EID14_MASK                            0x40
20803:         #define _RXF5EIDH_RXF5EID15_POSN                            0x7
20804:         #define _RXF5EIDH_RXF5EID15_POSITION                        0x7
20805:         #define _RXF5EIDH_RXF5EID15_SIZE                            0x1
20806:         #define _RXF5EIDH_RXF5EID15_LENGTH                          0x1
20807:         #define _RXF5EIDH_RXF5EID15_MASK                            0x80
20808:         #define _RXF5EIDH_RXF5EID8_POSN                             0x0
20809:         #define _RXF5EIDH_RXF5EID8_POSITION                         0x0
20810:         #define _RXF5EIDH_RXF5EID8_SIZE                             0x1
20811:         #define _RXF5EIDH_RXF5EID8_LENGTH                           0x1
20812:         #define _RXF5EIDH_RXF5EID8_MASK                             0x1
20813:         #define _RXF5EIDH_RXF5EID9_POSN                             0x1
20814:         #define _RXF5EIDH_RXF5EID9_POSITION                         0x1
20815:         #define _RXF5EIDH_RXF5EID9_SIZE                             0x1
20816:         #define _RXF5EIDH_RXF5EID9_LENGTH                           0x1
20817:         #define _RXF5EIDH_RXF5EID9_MASK                             0x2
20818:         
20819:         // Register: RXF5EIDL
20820:         extern volatile unsigned char           RXF5EIDL            @ 0xEF7;
20821:         #ifndef _LIB_BUILD
20822:         asm("RXF5EIDL equ 0EF7h");
20823:         #endif
20824:         // bitfield definitions
20825:         typedef union {
20826:             struct {
20827:                 unsigned EID                    :8;
20828:             };
20829:             struct {
20830:                 unsigned EID0                   :1;
20831:                 unsigned EID1                   :1;
20832:                 unsigned EID2                   :1;
20833:                 unsigned EID3                   :1;
20834:                 unsigned EID4                   :1;
20835:                 unsigned EID5                   :1;
20836:                 unsigned EID6                   :1;
20837:                 unsigned EID7                   :1;
20838:             };
20839:             struct {
20840:                 unsigned RXF5EID0               :1;
20841:             };
20842:             struct {
20843:                 unsigned                        :1;
20844:                 unsigned RXF5EID1               :1;
20845:             };
20846:             struct {
20847:                 unsigned                        :2;
20848:                 unsigned RXF5EID2               :1;
20849:             };
20850:             struct {
20851:                 unsigned                        :3;
20852:                 unsigned RXF5EID3               :1;
20853:             };
20854:             struct {
20855:                 unsigned                        :4;
20856:                 unsigned RXF5EID4               :1;
20857:             };
20858:             struct {
20859:                 unsigned                        :5;
20860:                 unsigned RXF5EID5               :1;
20861:             };
20862:             struct {
20863:                 unsigned                        :6;
20864:                 unsigned RXF5EID6               :1;
20865:             };
20866:             struct {
20867:                 unsigned                        :7;
20868:                 unsigned RXF5EID7               :1;
20869:             };
20870:         } RXF5EIDLbits_t;
20871:         extern volatile RXF5EIDLbits_t RXF5EIDLbits @ 0xEF7;
20872:         // bitfield macros
20873:         #define _RXF5EIDL_EID_POSN                                  0x0
20874:         #define _RXF5EIDL_EID_POSITION                              0x0
20875:         #define _RXF5EIDL_EID_SIZE                                  0x8
20876:         #define _RXF5EIDL_EID_LENGTH                                0x8
20877:         #define _RXF5EIDL_EID_MASK                                  0xFF
20878:         #define _RXF5EIDL_EID0_POSN                                 0x0
20879:         #define _RXF5EIDL_EID0_POSITION                             0x0
20880:         #define _RXF5EIDL_EID0_SIZE                                 0x1
20881:         #define _RXF5EIDL_EID0_LENGTH                               0x1
20882:         #define _RXF5EIDL_EID0_MASK                                 0x1
20883:         #define _RXF5EIDL_EID1_POSN                                 0x1
20884:         #define _RXF5EIDL_EID1_POSITION                             0x1
20885:         #define _RXF5EIDL_EID1_SIZE                                 0x1
20886:         #define _RXF5EIDL_EID1_LENGTH                               0x1
20887:         #define _RXF5EIDL_EID1_MASK                                 0x2
20888:         #define _RXF5EIDL_EID2_POSN                                 0x2
20889:         #define _RXF5EIDL_EID2_POSITION                             0x2
20890:         #define _RXF5EIDL_EID2_SIZE                                 0x1
20891:         #define _RXF5EIDL_EID2_LENGTH                               0x1
20892:         #define _RXF5EIDL_EID2_MASK                                 0x4
20893:         #define _RXF5EIDL_EID3_POSN                                 0x3
20894:         #define _RXF5EIDL_EID3_POSITION                             0x3
20895:         #define _RXF5EIDL_EID3_SIZE                                 0x1
20896:         #define _RXF5EIDL_EID3_LENGTH                               0x1
20897:         #define _RXF5EIDL_EID3_MASK                                 0x8
20898:         #define _RXF5EIDL_EID4_POSN                                 0x4
20899:         #define _RXF5EIDL_EID4_POSITION                             0x4
20900:         #define _RXF5EIDL_EID4_SIZE                                 0x1
20901:         #define _RXF5EIDL_EID4_LENGTH                               0x1
20902:         #define _RXF5EIDL_EID4_MASK                                 0x10
20903:         #define _RXF5EIDL_EID5_POSN                                 0x5
20904:         #define _RXF5EIDL_EID5_POSITION                             0x5
20905:         #define _RXF5EIDL_EID5_SIZE                                 0x1
20906:         #define _RXF5EIDL_EID5_LENGTH                               0x1
20907:         #define _RXF5EIDL_EID5_MASK                                 0x20
20908:         #define _RXF5EIDL_EID6_POSN                                 0x6
20909:         #define _RXF5EIDL_EID6_POSITION                             0x6
20910:         #define _RXF5EIDL_EID6_SIZE                                 0x1
20911:         #define _RXF5EIDL_EID6_LENGTH                               0x1
20912:         #define _RXF5EIDL_EID6_MASK                                 0x40
20913:         #define _RXF5EIDL_EID7_POSN                                 0x7
20914:         #define _RXF5EIDL_EID7_POSITION                             0x7
20915:         #define _RXF5EIDL_EID7_SIZE                                 0x1
20916:         #define _RXF5EIDL_EID7_LENGTH                               0x1
20917:         #define _RXF5EIDL_EID7_MASK                                 0x80
20918:         #define _RXF5EIDL_RXF5EID0_POSN                             0x0
20919:         #define _RXF5EIDL_RXF5EID0_POSITION                         0x0
20920:         #define _RXF5EIDL_RXF5EID0_SIZE                             0x1
20921:         #define _RXF5EIDL_RXF5EID0_LENGTH                           0x1
20922:         #define _RXF5EIDL_RXF5EID0_MASK                             0x1
20923:         #define _RXF5EIDL_RXF5EID1_POSN                             0x1
20924:         #define _RXF5EIDL_RXF5EID1_POSITION                         0x1
20925:         #define _RXF5EIDL_RXF5EID1_SIZE                             0x1
20926:         #define _RXF5EIDL_RXF5EID1_LENGTH                           0x1
20927:         #define _RXF5EIDL_RXF5EID1_MASK                             0x2
20928:         #define _RXF5EIDL_RXF5EID2_POSN                             0x2
20929:         #define _RXF5EIDL_RXF5EID2_POSITION                         0x2
20930:         #define _RXF5EIDL_RXF5EID2_SIZE                             0x1
20931:         #define _RXF5EIDL_RXF5EID2_LENGTH                           0x1
20932:         #define _RXF5EIDL_RXF5EID2_MASK                             0x4
20933:         #define _RXF5EIDL_RXF5EID3_POSN                             0x3
20934:         #define _RXF5EIDL_RXF5EID3_POSITION                         0x3
20935:         #define _RXF5EIDL_RXF5EID3_SIZE                             0x1
20936:         #define _RXF5EIDL_RXF5EID3_LENGTH                           0x1
20937:         #define _RXF5EIDL_RXF5EID3_MASK                             0x8
20938:         #define _RXF5EIDL_RXF5EID4_POSN                             0x4
20939:         #define _RXF5EIDL_RXF5EID4_POSITION                         0x4
20940:         #define _RXF5EIDL_RXF5EID4_SIZE                             0x1
20941:         #define _RXF5EIDL_RXF5EID4_LENGTH                           0x1
20942:         #define _RXF5EIDL_RXF5EID4_MASK                             0x10
20943:         #define _RXF5EIDL_RXF5EID5_POSN                             0x5
20944:         #define _RXF5EIDL_RXF5EID5_POSITION                         0x5
20945:         #define _RXF5EIDL_RXF5EID5_SIZE                             0x1
20946:         #define _RXF5EIDL_RXF5EID5_LENGTH                           0x1
20947:         #define _RXF5EIDL_RXF5EID5_MASK                             0x20
20948:         #define _RXF5EIDL_RXF5EID6_POSN                             0x6
20949:         #define _RXF5EIDL_RXF5EID6_POSITION                         0x6
20950:         #define _RXF5EIDL_RXF5EID6_SIZE                             0x1
20951:         #define _RXF5EIDL_RXF5EID6_LENGTH                           0x1
20952:         #define _RXF5EIDL_RXF5EID6_MASK                             0x40
20953:         #define _RXF5EIDL_RXF5EID7_POSN                             0x7
20954:         #define _RXF5EIDL_RXF5EID7_POSITION                         0x7
20955:         #define _RXF5EIDL_RXF5EID7_SIZE                             0x1
20956:         #define _RXF5EIDL_RXF5EID7_LENGTH                           0x1
20957:         #define _RXF5EIDL_RXF5EID7_MASK                             0x80
20958:         
20959:         // Register: RXM0SIDH
20960:         extern volatile unsigned char           RXM0SIDH            @ 0xEF8;
20961:         #ifndef _LIB_BUILD
20962:         asm("RXM0SIDH equ 0EF8h");
20963:         #endif
20964:         // bitfield definitions
20965:         typedef union {
20966:             struct {
20967:                 unsigned SID                    :8;
20968:             };
20969:             struct {
20970:                 unsigned SID3                   :1;
20971:                 unsigned SID4                   :1;
20972:                 unsigned SID5                   :1;
20973:                 unsigned SID6                   :1;
20974:                 unsigned SID7                   :1;
20975:                 unsigned SID8                   :1;
20976:                 unsigned SID9                   :1;
20977:                 unsigned SID10                  :1;
20978:             };
20979:             struct {
20980:                 unsigned                        :7;
20981:                 unsigned RXM0SID10              :1;
20982:             };
20983:             struct {
20984:                 unsigned RXM0SID3               :1;
20985:             };
20986:             struct {
20987:                 unsigned                        :1;
20988:                 unsigned RXM0SID4               :1;
20989:             };
20990:             struct {
20991:                 unsigned                        :2;
20992:                 unsigned RXM0SID5               :1;
20993:             };
20994:             struct {
20995:                 unsigned                        :3;
20996:                 unsigned RXM0SID6               :1;
20997:             };
20998:             struct {
20999:                 unsigned                        :4;
21000:                 unsigned RXM0SID7               :1;
21001:             };
21002:             struct {
21003:                 unsigned                        :5;
21004:                 unsigned RXM0SID8               :1;
21005:             };
21006:             struct {
21007:                 unsigned                        :6;
21008:                 unsigned RXM0SID9               :1;
21009:             };
21010:         } RXM0SIDHbits_t;
21011:         extern volatile RXM0SIDHbits_t RXM0SIDHbits @ 0xEF8;
21012:         // bitfield macros
21013:         #define _RXM0SIDH_SID_POSN                                  0x0
21014:         #define _RXM0SIDH_SID_POSITION                              0x0
21015:         #define _RXM0SIDH_SID_SIZE                                  0x8
21016:         #define _RXM0SIDH_SID_LENGTH                                0x8
21017:         #define _RXM0SIDH_SID_MASK                                  0xFF
21018:         #define _RXM0SIDH_SID3_POSN                                 0x0
21019:         #define _RXM0SIDH_SID3_POSITION                             0x0
21020:         #define _RXM0SIDH_SID3_SIZE                                 0x1
21021:         #define _RXM0SIDH_SID3_LENGTH                               0x1
21022:         #define _RXM0SIDH_SID3_MASK                                 0x1
21023:         #define _RXM0SIDH_SID4_POSN                                 0x1
21024:         #define _RXM0SIDH_SID4_POSITION                             0x1
21025:         #define _RXM0SIDH_SID4_SIZE                                 0x1
21026:         #define _RXM0SIDH_SID4_LENGTH                               0x1
21027:         #define _RXM0SIDH_SID4_MASK                                 0x2
21028:         #define _RXM0SIDH_SID5_POSN                                 0x2
21029:         #define _RXM0SIDH_SID5_POSITION                             0x2
21030:         #define _RXM0SIDH_SID5_SIZE                                 0x1
21031:         #define _RXM0SIDH_SID5_LENGTH                               0x1
21032:         #define _RXM0SIDH_SID5_MASK                                 0x4
21033:         #define _RXM0SIDH_SID6_POSN                                 0x3
21034:         #define _RXM0SIDH_SID6_POSITION                             0x3
21035:         #define _RXM0SIDH_SID6_SIZE                                 0x1
21036:         #define _RXM0SIDH_SID6_LENGTH                               0x1
21037:         #define _RXM0SIDH_SID6_MASK                                 0x8
21038:         #define _RXM0SIDH_SID7_POSN                                 0x4
21039:         #define _RXM0SIDH_SID7_POSITION                             0x4
21040:         #define _RXM0SIDH_SID7_SIZE                                 0x1
21041:         #define _RXM0SIDH_SID7_LENGTH                               0x1
21042:         #define _RXM0SIDH_SID7_MASK                                 0x10
21043:         #define _RXM0SIDH_SID8_POSN                                 0x5
21044:         #define _RXM0SIDH_SID8_POSITION                             0x5
21045:         #define _RXM0SIDH_SID8_SIZE                                 0x1
21046:         #define _RXM0SIDH_SID8_LENGTH                               0x1
21047:         #define _RXM0SIDH_SID8_MASK                                 0x20
21048:         #define _RXM0SIDH_SID9_POSN                                 0x6
21049:         #define _RXM0SIDH_SID9_POSITION                             0x6
21050:         #define _RXM0SIDH_SID9_SIZE                                 0x1
21051:         #define _RXM0SIDH_SID9_LENGTH                               0x1
21052:         #define _RXM0SIDH_SID9_MASK                                 0x40
21053:         #define _RXM0SIDH_SID10_POSN                                0x7
21054:         #define _RXM0SIDH_SID10_POSITION                            0x7
21055:         #define _RXM0SIDH_SID10_SIZE                                0x1
21056:         #define _RXM0SIDH_SID10_LENGTH                              0x1
21057:         #define _RXM0SIDH_SID10_MASK                                0x80
21058:         #define _RXM0SIDH_RXM0SID10_POSN                            0x7
21059:         #define _RXM0SIDH_RXM0SID10_POSITION                        0x7
21060:         #define _RXM0SIDH_RXM0SID10_SIZE                            0x1
21061:         #define _RXM0SIDH_RXM0SID10_LENGTH                          0x1
21062:         #define _RXM0SIDH_RXM0SID10_MASK                            0x80
21063:         #define _RXM0SIDH_RXM0SID3_POSN                             0x0
21064:         #define _RXM0SIDH_RXM0SID3_POSITION                         0x0
21065:         #define _RXM0SIDH_RXM0SID3_SIZE                             0x1
21066:         #define _RXM0SIDH_RXM0SID3_LENGTH                           0x1
21067:         #define _RXM0SIDH_RXM0SID3_MASK                             0x1
21068:         #define _RXM0SIDH_RXM0SID4_POSN                             0x1
21069:         #define _RXM0SIDH_RXM0SID4_POSITION                         0x1
21070:         #define _RXM0SIDH_RXM0SID4_SIZE                             0x1
21071:         #define _RXM0SIDH_RXM0SID4_LENGTH                           0x1
21072:         #define _RXM0SIDH_RXM0SID4_MASK                             0x2
21073:         #define _RXM0SIDH_RXM0SID5_POSN                             0x2
21074:         #define _RXM0SIDH_RXM0SID5_POSITION                         0x2
21075:         #define _RXM0SIDH_RXM0SID5_SIZE                             0x1
21076:         #define _RXM0SIDH_RXM0SID5_LENGTH                           0x1
21077:         #define _RXM0SIDH_RXM0SID5_MASK                             0x4
21078:         #define _RXM0SIDH_RXM0SID6_POSN                             0x3
21079:         #define _RXM0SIDH_RXM0SID6_POSITION                         0x3
21080:         #define _RXM0SIDH_RXM0SID6_SIZE                             0x1
21081:         #define _RXM0SIDH_RXM0SID6_LENGTH                           0x1
21082:         #define _RXM0SIDH_RXM0SID6_MASK                             0x8
21083:         #define _RXM0SIDH_RXM0SID7_POSN                             0x4
21084:         #define _RXM0SIDH_RXM0SID7_POSITION                         0x4
21085:         #define _RXM0SIDH_RXM0SID7_SIZE                             0x1
21086:         #define _RXM0SIDH_RXM0SID7_LENGTH                           0x1
21087:         #define _RXM0SIDH_RXM0SID7_MASK                             0x10
21088:         #define _RXM0SIDH_RXM0SID8_POSN                             0x5
21089:         #define _RXM0SIDH_RXM0SID8_POSITION                         0x5
21090:         #define _RXM0SIDH_RXM0SID8_SIZE                             0x1
21091:         #define _RXM0SIDH_RXM0SID8_LENGTH                           0x1
21092:         #define _RXM0SIDH_RXM0SID8_MASK                             0x20
21093:         #define _RXM0SIDH_RXM0SID9_POSN                             0x6
21094:         #define _RXM0SIDH_RXM0SID9_POSITION                         0x6
21095:         #define _RXM0SIDH_RXM0SID9_SIZE                             0x1
21096:         #define _RXM0SIDH_RXM0SID9_LENGTH                           0x1
21097:         #define _RXM0SIDH_RXM0SID9_MASK                             0x40
21098:         
21099:         // Register: RXM0SIDL
21100:         extern volatile unsigned char           RXM0SIDL            @ 0xEF9;
21101:         #ifndef _LIB_BUILD
21102:         asm("RXM0SIDL equ 0EF9h");
21103:         #endif
21104:         // bitfield definitions
21105:         typedef union {
21106:             struct {
21107:                 unsigned EID                    :2;
21108:                 unsigned                        :1;
21109:                 unsigned EXIDEN                 :1;
21110:                 unsigned                        :1;
21111:                 unsigned SID                    :3;
21112:             };
21113:             struct {
21114:                 unsigned EID16                  :1;
21115:                 unsigned EID17                  :1;
21116:                 unsigned                        :3;
21117:                 unsigned SID0                   :1;
21118:                 unsigned SID1                   :1;
21119:                 unsigned SID2                   :1;
21120:             };
21121:             struct {
21122:                 unsigned RXM0EID16              :1;
21123:             };
21124:             struct {
21125:                 unsigned                        :1;
21126:                 unsigned RXM0EID17              :1;
21127:             };
21128:             struct {
21129:                 unsigned                        :3;
21130:                 unsigned RXM0EXIDM              :1;
21131:             };
21132:             struct {
21133:                 unsigned                        :5;
21134:                 unsigned RXM0SID0               :1;
21135:             };
21136:             struct {
21137:                 unsigned                        :6;
21138:                 unsigned RXM0SID1               :1;
21139:             };
21140:             struct {
21141:                 unsigned                        :7;
21142:                 unsigned RXM0SID2               :1;
21143:             };
21144:         } RXM0SIDLbits_t;
21145:         extern volatile RXM0SIDLbits_t RXM0SIDLbits @ 0xEF9;
21146:         // bitfield macros
21147:         #define _RXM0SIDL_EID_POSN                                  0x0
21148:         #define _RXM0SIDL_EID_POSITION                              0x0
21149:         #define _RXM0SIDL_EID_SIZE                                  0x2
21150:         #define _RXM0SIDL_EID_LENGTH                                0x2
21151:         #define _RXM0SIDL_EID_MASK                                  0x3
21152:         #define _RXM0SIDL_EXIDEN_POSN                               0x3
21153:         #define _RXM0SIDL_EXIDEN_POSITION                           0x3
21154:         #define _RXM0SIDL_EXIDEN_SIZE                               0x1
21155:         #define _RXM0SIDL_EXIDEN_LENGTH                             0x1
21156:         #define _RXM0SIDL_EXIDEN_MASK                               0x8
21157:         #define _RXM0SIDL_SID_POSN                                  0x5
21158:         #define _RXM0SIDL_SID_POSITION                              0x5
21159:         #define _RXM0SIDL_SID_SIZE                                  0x3
21160:         #define _RXM0SIDL_SID_LENGTH                                0x3
21161:         #define _RXM0SIDL_SID_MASK                                  0xE0
21162:         #define _RXM0SIDL_EID16_POSN                                0x0
21163:         #define _RXM0SIDL_EID16_POSITION                            0x0
21164:         #define _RXM0SIDL_EID16_SIZE                                0x1
21165:         #define _RXM0SIDL_EID16_LENGTH                              0x1
21166:         #define _RXM0SIDL_EID16_MASK                                0x1
21167:         #define _RXM0SIDL_EID17_POSN                                0x1
21168:         #define _RXM0SIDL_EID17_POSITION                            0x1
21169:         #define _RXM0SIDL_EID17_SIZE                                0x1
21170:         #define _RXM0SIDL_EID17_LENGTH                              0x1
21171:         #define _RXM0SIDL_EID17_MASK                                0x2
21172:         #define _RXM0SIDL_SID0_POSN                                 0x5
21173:         #define _RXM0SIDL_SID0_POSITION                             0x5
21174:         #define _RXM0SIDL_SID0_SIZE                                 0x1
21175:         #define _RXM0SIDL_SID0_LENGTH                               0x1
21176:         #define _RXM0SIDL_SID0_MASK                                 0x20
21177:         #define _RXM0SIDL_SID1_POSN                                 0x6
21178:         #define _RXM0SIDL_SID1_POSITION                             0x6
21179:         #define _RXM0SIDL_SID1_SIZE                                 0x1
21180:         #define _RXM0SIDL_SID1_LENGTH                               0x1
21181:         #define _RXM0SIDL_SID1_MASK                                 0x40
21182:         #define _RXM0SIDL_SID2_POSN                                 0x7
21183:         #define _RXM0SIDL_SID2_POSITION                             0x7
21184:         #define _RXM0SIDL_SID2_SIZE                                 0x1
21185:         #define _RXM0SIDL_SID2_LENGTH                               0x1
21186:         #define _RXM0SIDL_SID2_MASK                                 0x80
21187:         #define _RXM0SIDL_RXM0EID16_POSN                            0x0
21188:         #define _RXM0SIDL_RXM0EID16_POSITION                        0x0
21189:         #define _RXM0SIDL_RXM0EID16_SIZE                            0x1
21190:         #define _RXM0SIDL_RXM0EID16_LENGTH                          0x1
21191:         #define _RXM0SIDL_RXM0EID16_MASK                            0x1
21192:         #define _RXM0SIDL_RXM0EID17_POSN                            0x1
21193:         #define _RXM0SIDL_RXM0EID17_POSITION                        0x1
21194:         #define _RXM0SIDL_RXM0EID17_SIZE                            0x1
21195:         #define _RXM0SIDL_RXM0EID17_LENGTH                          0x1
21196:         #define _RXM0SIDL_RXM0EID17_MASK                            0x2
21197:         #define _RXM0SIDL_RXM0EXIDM_POSN                            0x3
21198:         #define _RXM0SIDL_RXM0EXIDM_POSITION                        0x3
21199:         #define _RXM0SIDL_RXM0EXIDM_SIZE                            0x1
21200:         #define _RXM0SIDL_RXM0EXIDM_LENGTH                          0x1
21201:         #define _RXM0SIDL_RXM0EXIDM_MASK                            0x8
21202:         #define _RXM0SIDL_RXM0SID0_POSN                             0x5
21203:         #define _RXM0SIDL_RXM0SID0_POSITION                         0x5
21204:         #define _RXM0SIDL_RXM0SID0_SIZE                             0x1
21205:         #define _RXM0SIDL_RXM0SID0_LENGTH                           0x1
21206:         #define _RXM0SIDL_RXM0SID0_MASK                             0x20
21207:         #define _RXM0SIDL_RXM0SID1_POSN                             0x6
21208:         #define _RXM0SIDL_RXM0SID1_POSITION                         0x6
21209:         #define _RXM0SIDL_RXM0SID1_SIZE                             0x1
21210:         #define _RXM0SIDL_RXM0SID1_LENGTH                           0x1
21211:         #define _RXM0SIDL_RXM0SID1_MASK                             0x40
21212:         #define _RXM0SIDL_RXM0SID2_POSN                             0x7
21213:         #define _RXM0SIDL_RXM0SID2_POSITION                         0x7
21214:         #define _RXM0SIDL_RXM0SID2_SIZE                             0x1
21215:         #define _RXM0SIDL_RXM0SID2_LENGTH                           0x1
21216:         #define _RXM0SIDL_RXM0SID2_MASK                             0x80
21217:         
21218:         // Register: RXM0EIDH
21219:         extern volatile unsigned char           RXM0EIDH            @ 0xEFA;
21220:         #ifndef _LIB_BUILD
21221:         asm("RXM0EIDH equ 0EFAh");
21222:         #endif
21223:         // bitfield definitions
21224:         typedef union {
21225:             struct {
21226:                 unsigned EID                    :8;
21227:             };
21228:             struct {
21229:                 unsigned EID8                   :1;
21230:                 unsigned EID9                   :1;
21231:                 unsigned EID10                  :1;
21232:                 unsigned EID11                  :1;
21233:                 unsigned EID12                  :1;
21234:                 unsigned EID13                  :1;
21235:                 unsigned EID14                  :1;
21236:                 unsigned EID15                  :1;
21237:             };
21238:             struct {
21239:                 unsigned                        :2;
21240:                 unsigned RXM0EID10              :1;
21241:             };
21242:             struct {
21243:                 unsigned                        :3;
21244:                 unsigned RXM0EID11              :1;
21245:             };
21246:             struct {
21247:                 unsigned                        :4;
21248:                 unsigned RXM0EID12              :1;
21249:             };
21250:             struct {
21251:                 unsigned                        :5;
21252:                 unsigned RXM0EID13              :1;
21253:             };
21254:             struct {
21255:                 unsigned                        :6;
21256:                 unsigned RXM0EID14              :1;
21257:             };
21258:             struct {
21259:                 unsigned                        :7;
21260:                 unsigned RXM0EID15              :1;
21261:             };
21262:             struct {
21263:                 unsigned RXM0EID8               :1;
21264:             };
21265:             struct {
21266:                 unsigned                        :1;
21267:                 unsigned RXM0EID9               :1;
21268:             };
21269:         } RXM0EIDHbits_t;
21270:         extern volatile RXM0EIDHbits_t RXM0EIDHbits @ 0xEFA;
21271:         // bitfield macros
21272:         #define _RXM0EIDH_EID_POSN                                  0x0
21273:         #define _RXM0EIDH_EID_POSITION                              0x0
21274:         #define _RXM0EIDH_EID_SIZE                                  0x8
21275:         #define _RXM0EIDH_EID_LENGTH                                0x8
21276:         #define _RXM0EIDH_EID_MASK                                  0xFF
21277:         #define _RXM0EIDH_EID8_POSN                                 0x0
21278:         #define _RXM0EIDH_EID8_POSITION                             0x0
21279:         #define _RXM0EIDH_EID8_SIZE                                 0x1
21280:         #define _RXM0EIDH_EID8_LENGTH                               0x1
21281:         #define _RXM0EIDH_EID8_MASK                                 0x1
21282:         #define _RXM0EIDH_EID9_POSN                                 0x1
21283:         #define _RXM0EIDH_EID9_POSITION                             0x1
21284:         #define _RXM0EIDH_EID9_SIZE                                 0x1
21285:         #define _RXM0EIDH_EID9_LENGTH                               0x1
21286:         #define _RXM0EIDH_EID9_MASK                                 0x2
21287:         #define _RXM0EIDH_EID10_POSN                                0x2
21288:         #define _RXM0EIDH_EID10_POSITION                            0x2
21289:         #define _RXM0EIDH_EID10_SIZE                                0x1
21290:         #define _RXM0EIDH_EID10_LENGTH                              0x1
21291:         #define _RXM0EIDH_EID10_MASK                                0x4
21292:         #define _RXM0EIDH_EID11_POSN                                0x3
21293:         #define _RXM0EIDH_EID11_POSITION                            0x3
21294:         #define _RXM0EIDH_EID11_SIZE                                0x1
21295:         #define _RXM0EIDH_EID11_LENGTH                              0x1
21296:         #define _RXM0EIDH_EID11_MASK                                0x8
21297:         #define _RXM0EIDH_EID12_POSN                                0x4
21298:         #define _RXM0EIDH_EID12_POSITION                            0x4
21299:         #define _RXM0EIDH_EID12_SIZE                                0x1
21300:         #define _RXM0EIDH_EID12_LENGTH                              0x1
21301:         #define _RXM0EIDH_EID12_MASK                                0x10
21302:         #define _RXM0EIDH_EID13_POSN                                0x5
21303:         #define _RXM0EIDH_EID13_POSITION                            0x5
21304:         #define _RXM0EIDH_EID13_SIZE                                0x1
21305:         #define _RXM0EIDH_EID13_LENGTH                              0x1
21306:         #define _RXM0EIDH_EID13_MASK                                0x20
21307:         #define _RXM0EIDH_EID14_POSN                                0x6
21308:         #define _RXM0EIDH_EID14_POSITION                            0x6
21309:         #define _RXM0EIDH_EID14_SIZE                                0x1
21310:         #define _RXM0EIDH_EID14_LENGTH                              0x1
21311:         #define _RXM0EIDH_EID14_MASK                                0x40
21312:         #define _RXM0EIDH_EID15_POSN                                0x7
21313:         #define _RXM0EIDH_EID15_POSITION                            0x7
21314:         #define _RXM0EIDH_EID15_SIZE                                0x1
21315:         #define _RXM0EIDH_EID15_LENGTH                              0x1
21316:         #define _RXM0EIDH_EID15_MASK                                0x80
21317:         #define _RXM0EIDH_RXM0EID10_POSN                            0x2
21318:         #define _RXM0EIDH_RXM0EID10_POSITION                        0x2
21319:         #define _RXM0EIDH_RXM0EID10_SIZE                            0x1
21320:         #define _RXM0EIDH_RXM0EID10_LENGTH                          0x1
21321:         #define _RXM0EIDH_RXM0EID10_MASK                            0x4
21322:         #define _RXM0EIDH_RXM0EID11_POSN                            0x3
21323:         #define _RXM0EIDH_RXM0EID11_POSITION                        0x3
21324:         #define _RXM0EIDH_RXM0EID11_SIZE                            0x1
21325:         #define _RXM0EIDH_RXM0EID11_LENGTH                          0x1
21326:         #define _RXM0EIDH_RXM0EID11_MASK                            0x8
21327:         #define _RXM0EIDH_RXM0EID12_POSN                            0x4
21328:         #define _RXM0EIDH_RXM0EID12_POSITION                        0x4
21329:         #define _RXM0EIDH_RXM0EID12_SIZE                            0x1
21330:         #define _RXM0EIDH_RXM0EID12_LENGTH                          0x1
21331:         #define _RXM0EIDH_RXM0EID12_MASK                            0x10
21332:         #define _RXM0EIDH_RXM0EID13_POSN                            0x5
21333:         #define _RXM0EIDH_RXM0EID13_POSITION                        0x5
21334:         #define _RXM0EIDH_RXM0EID13_SIZE                            0x1
21335:         #define _RXM0EIDH_RXM0EID13_LENGTH                          0x1
21336:         #define _RXM0EIDH_RXM0EID13_MASK                            0x20
21337:         #define _RXM0EIDH_RXM0EID14_POSN                            0x6
21338:         #define _RXM0EIDH_RXM0EID14_POSITION                        0x6
21339:         #define _RXM0EIDH_RXM0EID14_SIZE                            0x1
21340:         #define _RXM0EIDH_RXM0EID14_LENGTH                          0x1
21341:         #define _RXM0EIDH_RXM0EID14_MASK                            0x40
21342:         #define _RXM0EIDH_RXM0EID15_POSN                            0x7
21343:         #define _RXM0EIDH_RXM0EID15_POSITION                        0x7
21344:         #define _RXM0EIDH_RXM0EID15_SIZE                            0x1
21345:         #define _RXM0EIDH_RXM0EID15_LENGTH                          0x1
21346:         #define _RXM0EIDH_RXM0EID15_MASK                            0x80
21347:         #define _RXM0EIDH_RXM0EID8_POSN                             0x0
21348:         #define _RXM0EIDH_RXM0EID8_POSITION                         0x0
21349:         #define _RXM0EIDH_RXM0EID8_SIZE                             0x1
21350:         #define _RXM0EIDH_RXM0EID8_LENGTH                           0x1
21351:         #define _RXM0EIDH_RXM0EID8_MASK                             0x1
21352:         #define _RXM0EIDH_RXM0EID9_POSN                             0x1
21353:         #define _RXM0EIDH_RXM0EID9_POSITION                         0x1
21354:         #define _RXM0EIDH_RXM0EID9_SIZE                             0x1
21355:         #define _RXM0EIDH_RXM0EID9_LENGTH                           0x1
21356:         #define _RXM0EIDH_RXM0EID9_MASK                             0x2
21357:         
21358:         // Register: RXM0EIDL
21359:         extern volatile unsigned char           RXM0EIDL            @ 0xEFB;
21360:         #ifndef _LIB_BUILD
21361:         asm("RXM0EIDL equ 0EFBh");
21362:         #endif
21363:         // bitfield definitions
21364:         typedef union {
21365:             struct {
21366:                 unsigned EID                    :8;
21367:             };
21368:             struct {
21369:                 unsigned EID0                   :1;
21370:                 unsigned EID1                   :1;
21371:                 unsigned EID2                   :1;
21372:                 unsigned EID3                   :1;
21373:                 unsigned EID4                   :1;
21374:                 unsigned EID5                   :1;
21375:                 unsigned EID6                   :1;
21376:                 unsigned EID7                   :1;
21377:             };
21378:             struct {
21379:                 unsigned RXM0EID0               :1;
21380:             };
21381:             struct {
21382:                 unsigned                        :1;
21383:                 unsigned RXM0EID1               :1;
21384:             };
21385:             struct {
21386:                 unsigned                        :2;
21387:                 unsigned RXM0EID2               :1;
21388:             };
21389:             struct {
21390:                 unsigned                        :3;
21391:                 unsigned RXM0EID3               :1;
21392:             };
21393:             struct {
21394:                 unsigned                        :4;
21395:                 unsigned RXM0EID4               :1;
21396:             };
21397:             struct {
21398:                 unsigned                        :5;
21399:                 unsigned RXM0EID5               :1;
21400:             };
21401:             struct {
21402:                 unsigned                        :6;
21403:                 unsigned RXM0EID6               :1;
21404:             };
21405:             struct {
21406:                 unsigned                        :7;
21407:                 unsigned RXM0EID7               :1;
21408:             };
21409:         } RXM0EIDLbits_t;
21410:         extern volatile RXM0EIDLbits_t RXM0EIDLbits @ 0xEFB;
21411:         // bitfield macros
21412:         #define _RXM0EIDL_EID_POSN                                  0x0
21413:         #define _RXM0EIDL_EID_POSITION                              0x0
21414:         #define _RXM0EIDL_EID_SIZE                                  0x8
21415:         #define _RXM0EIDL_EID_LENGTH                                0x8
21416:         #define _RXM0EIDL_EID_MASK                                  0xFF
21417:         #define _RXM0EIDL_EID0_POSN                                 0x0
21418:         #define _RXM0EIDL_EID0_POSITION                             0x0
21419:         #define _RXM0EIDL_EID0_SIZE                                 0x1
21420:         #define _RXM0EIDL_EID0_LENGTH                               0x1
21421:         #define _RXM0EIDL_EID0_MASK                                 0x1
21422:         #define _RXM0EIDL_EID1_POSN                                 0x1
21423:         #define _RXM0EIDL_EID1_POSITION                             0x1
21424:         #define _RXM0EIDL_EID1_SIZE                                 0x1
21425:         #define _RXM0EIDL_EID1_LENGTH                               0x1
21426:         #define _RXM0EIDL_EID1_MASK                                 0x2
21427:         #define _RXM0EIDL_EID2_POSN                                 0x2
21428:         #define _RXM0EIDL_EID2_POSITION                             0x2
21429:         #define _RXM0EIDL_EID2_SIZE                                 0x1
21430:         #define _RXM0EIDL_EID2_LENGTH                               0x1
21431:         #define _RXM0EIDL_EID2_MASK                                 0x4
21432:         #define _RXM0EIDL_EID3_POSN                                 0x3
21433:         #define _RXM0EIDL_EID3_POSITION                             0x3
21434:         #define _RXM0EIDL_EID3_SIZE                                 0x1
21435:         #define _RXM0EIDL_EID3_LENGTH                               0x1
21436:         #define _RXM0EIDL_EID3_MASK                                 0x8
21437:         #define _RXM0EIDL_EID4_POSN                                 0x4
21438:         #define _RXM0EIDL_EID4_POSITION                             0x4
21439:         #define _RXM0EIDL_EID4_SIZE                                 0x1
21440:         #define _RXM0EIDL_EID4_LENGTH                               0x1
21441:         #define _RXM0EIDL_EID4_MASK                                 0x10
21442:         #define _RXM0EIDL_EID5_POSN                                 0x5
21443:         #define _RXM0EIDL_EID5_POSITION                             0x5
21444:         #define _RXM0EIDL_EID5_SIZE                                 0x1
21445:         #define _RXM0EIDL_EID5_LENGTH                               0x1
21446:         #define _RXM0EIDL_EID5_MASK                                 0x20
21447:         #define _RXM0EIDL_EID6_POSN                                 0x6
21448:         #define _RXM0EIDL_EID6_POSITION                             0x6
21449:         #define _RXM0EIDL_EID6_SIZE                                 0x1
21450:         #define _RXM0EIDL_EID6_LENGTH                               0x1
21451:         #define _RXM0EIDL_EID6_MASK                                 0x40
21452:         #define _RXM0EIDL_EID7_POSN                                 0x7
21453:         #define _RXM0EIDL_EID7_POSITION                             0x7
21454:         #define _RXM0EIDL_EID7_SIZE                                 0x1
21455:         #define _RXM0EIDL_EID7_LENGTH                               0x1
21456:         #define _RXM0EIDL_EID7_MASK                                 0x80
21457:         #define _RXM0EIDL_RXM0EID0_POSN                             0x0
21458:         #define _RXM0EIDL_RXM0EID0_POSITION                         0x0
21459:         #define _RXM0EIDL_RXM0EID0_SIZE                             0x1
21460:         #define _RXM0EIDL_RXM0EID0_LENGTH                           0x1
21461:         #define _RXM0EIDL_RXM0EID0_MASK                             0x1
21462:         #define _RXM0EIDL_RXM0EID1_POSN                             0x1
21463:         #define _RXM0EIDL_RXM0EID1_POSITION                         0x1
21464:         #define _RXM0EIDL_RXM0EID1_SIZE                             0x1
21465:         #define _RXM0EIDL_RXM0EID1_LENGTH                           0x1
21466:         #define _RXM0EIDL_RXM0EID1_MASK                             0x2
21467:         #define _RXM0EIDL_RXM0EID2_POSN                             0x2
21468:         #define _RXM0EIDL_RXM0EID2_POSITION                         0x2
21469:         #define _RXM0EIDL_RXM0EID2_SIZE                             0x1
21470:         #define _RXM0EIDL_RXM0EID2_LENGTH                           0x1
21471:         #define _RXM0EIDL_RXM0EID2_MASK                             0x4
21472:         #define _RXM0EIDL_RXM0EID3_POSN                             0x3
21473:         #define _RXM0EIDL_RXM0EID3_POSITION                         0x3
21474:         #define _RXM0EIDL_RXM0EID3_SIZE                             0x1
21475:         #define _RXM0EIDL_RXM0EID3_LENGTH                           0x1
21476:         #define _RXM0EIDL_RXM0EID3_MASK                             0x8
21477:         #define _RXM0EIDL_RXM0EID4_POSN                             0x4
21478:         #define _RXM0EIDL_RXM0EID4_POSITION                         0x4
21479:         #define _RXM0EIDL_RXM0EID4_SIZE                             0x1
21480:         #define _RXM0EIDL_RXM0EID4_LENGTH                           0x1
21481:         #define _RXM0EIDL_RXM0EID4_MASK                             0x10
21482:         #define _RXM0EIDL_RXM0EID5_POSN                             0x5
21483:         #define _RXM0EIDL_RXM0EID5_POSITION                         0x5
21484:         #define _RXM0EIDL_RXM0EID5_SIZE                             0x1
21485:         #define _RXM0EIDL_RXM0EID5_LENGTH                           0x1
21486:         #define _RXM0EIDL_RXM0EID5_MASK                             0x20
21487:         #define _RXM0EIDL_RXM0EID6_POSN                             0x6
21488:         #define _RXM0EIDL_RXM0EID6_POSITION                         0x6
21489:         #define _RXM0EIDL_RXM0EID6_SIZE                             0x1
21490:         #define _RXM0EIDL_RXM0EID6_LENGTH                           0x1
21491:         #define _RXM0EIDL_RXM0EID6_MASK                             0x40
21492:         #define _RXM0EIDL_RXM0EID7_POSN                             0x7
21493:         #define _RXM0EIDL_RXM0EID7_POSITION                         0x7
21494:         #define _RXM0EIDL_RXM0EID7_SIZE                             0x1
21495:         #define _RXM0EIDL_RXM0EID7_LENGTH                           0x1
21496:         #define _RXM0EIDL_RXM0EID7_MASK                             0x80
21497:         
21498:         // Register: RXM1SIDH
21499:         extern volatile unsigned char           RXM1SIDH            @ 0xEFC;
21500:         #ifndef _LIB_BUILD
21501:         asm("RXM1SIDH equ 0EFCh");
21502:         #endif
21503:         // bitfield definitions
21504:         typedef union {
21505:             struct {
21506:                 unsigned SID                    :8;
21507:             };
21508:             struct {
21509:                 unsigned SID3                   :1;
21510:                 unsigned SID4                   :1;
21511:                 unsigned SID5                   :1;
21512:                 unsigned SID6                   :1;
21513:                 unsigned SID7                   :1;
21514:                 unsigned SID8                   :1;
21515:                 unsigned SID9                   :1;
21516:                 unsigned SID10                  :1;
21517:             };
21518:             struct {
21519:                 unsigned                        :7;
21520:                 unsigned RXM1SID10              :1;
21521:             };
21522:             struct {
21523:                 unsigned RXM1SID3               :1;
21524:             };
21525:             struct {
21526:                 unsigned                        :1;
21527:                 unsigned RXM1SID4               :1;
21528:             };
21529:             struct {
21530:                 unsigned                        :2;
21531:                 unsigned RXM1SID5               :1;
21532:             };
21533:             struct {
21534:                 unsigned                        :3;
21535:                 unsigned RXM1SID6               :1;
21536:             };
21537:             struct {
21538:                 unsigned                        :4;
21539:                 unsigned RXM1SID7               :1;
21540:             };
21541:             struct {
21542:                 unsigned                        :5;
21543:                 unsigned RXM1SID8               :1;
21544:             };
21545:             struct {
21546:                 unsigned                        :6;
21547:                 unsigned RXM1SID9               :1;
21548:             };
21549:         } RXM1SIDHbits_t;
21550:         extern volatile RXM1SIDHbits_t RXM1SIDHbits @ 0xEFC;
21551:         // bitfield macros
21552:         #define _RXM1SIDH_SID_POSN                                  0x0
21553:         #define _RXM1SIDH_SID_POSITION                              0x0
21554:         #define _RXM1SIDH_SID_SIZE                                  0x8
21555:         #define _RXM1SIDH_SID_LENGTH                                0x8
21556:         #define _RXM1SIDH_SID_MASK                                  0xFF
21557:         #define _RXM1SIDH_SID3_POSN                                 0x0
21558:         #define _RXM1SIDH_SID3_POSITION                             0x0
21559:         #define _RXM1SIDH_SID3_SIZE                                 0x1
21560:         #define _RXM1SIDH_SID3_LENGTH                               0x1
21561:         #define _RXM1SIDH_SID3_MASK                                 0x1
21562:         #define _RXM1SIDH_SID4_POSN                                 0x1
21563:         #define _RXM1SIDH_SID4_POSITION                             0x1
21564:         #define _RXM1SIDH_SID4_SIZE                                 0x1
21565:         #define _RXM1SIDH_SID4_LENGTH                               0x1
21566:         #define _RXM1SIDH_SID4_MASK                                 0x2
21567:         #define _RXM1SIDH_SID5_POSN                                 0x2
21568:         #define _RXM1SIDH_SID5_POSITION                             0x2
21569:         #define _RXM1SIDH_SID5_SIZE                                 0x1
21570:         #define _RXM1SIDH_SID5_LENGTH                               0x1
21571:         #define _RXM1SIDH_SID5_MASK                                 0x4
21572:         #define _RXM1SIDH_SID6_POSN                                 0x3
21573:         #define _RXM1SIDH_SID6_POSITION                             0x3
21574:         #define _RXM1SIDH_SID6_SIZE                                 0x1
21575:         #define _RXM1SIDH_SID6_LENGTH                               0x1
21576:         #define _RXM1SIDH_SID6_MASK                                 0x8
21577:         #define _RXM1SIDH_SID7_POSN                                 0x4
21578:         #define _RXM1SIDH_SID7_POSITION                             0x4
21579:         #define _RXM1SIDH_SID7_SIZE                                 0x1
21580:         #define _RXM1SIDH_SID7_LENGTH                               0x1
21581:         #define _RXM1SIDH_SID7_MASK                                 0x10
21582:         #define _RXM1SIDH_SID8_POSN                                 0x5
21583:         #define _RXM1SIDH_SID8_POSITION                             0x5
21584:         #define _RXM1SIDH_SID8_SIZE                                 0x1
21585:         #define _RXM1SIDH_SID8_LENGTH                               0x1
21586:         #define _RXM1SIDH_SID8_MASK                                 0x20
21587:         #define _RXM1SIDH_SID9_POSN                                 0x6
21588:         #define _RXM1SIDH_SID9_POSITION                             0x6
21589:         #define _RXM1SIDH_SID9_SIZE                                 0x1
21590:         #define _RXM1SIDH_SID9_LENGTH                               0x1
21591:         #define _RXM1SIDH_SID9_MASK                                 0x40
21592:         #define _RXM1SIDH_SID10_POSN                                0x7
21593:         #define _RXM1SIDH_SID10_POSITION                            0x7
21594:         #define _RXM1SIDH_SID10_SIZE                                0x1
21595:         #define _RXM1SIDH_SID10_LENGTH                              0x1
21596:         #define _RXM1SIDH_SID10_MASK                                0x80
21597:         #define _RXM1SIDH_RXM1SID10_POSN                            0x7
21598:         #define _RXM1SIDH_RXM1SID10_POSITION                        0x7
21599:         #define _RXM1SIDH_RXM1SID10_SIZE                            0x1
21600:         #define _RXM1SIDH_RXM1SID10_LENGTH                          0x1
21601:         #define _RXM1SIDH_RXM1SID10_MASK                            0x80
21602:         #define _RXM1SIDH_RXM1SID3_POSN                             0x0
21603:         #define _RXM1SIDH_RXM1SID3_POSITION                         0x0
21604:         #define _RXM1SIDH_RXM1SID3_SIZE                             0x1
21605:         #define _RXM1SIDH_RXM1SID3_LENGTH                           0x1
21606:         #define _RXM1SIDH_RXM1SID3_MASK                             0x1
21607:         #define _RXM1SIDH_RXM1SID4_POSN                             0x1
21608:         #define _RXM1SIDH_RXM1SID4_POSITION                         0x1
21609:         #define _RXM1SIDH_RXM1SID4_SIZE                             0x1
21610:         #define _RXM1SIDH_RXM1SID4_LENGTH                           0x1
21611:         #define _RXM1SIDH_RXM1SID4_MASK                             0x2
21612:         #define _RXM1SIDH_RXM1SID5_POSN                             0x2
21613:         #define _RXM1SIDH_RXM1SID5_POSITION                         0x2
21614:         #define _RXM1SIDH_RXM1SID5_SIZE                             0x1
21615:         #define _RXM1SIDH_RXM1SID5_LENGTH                           0x1
21616:         #define _RXM1SIDH_RXM1SID5_MASK                             0x4
21617:         #define _RXM1SIDH_RXM1SID6_POSN                             0x3
21618:         #define _RXM1SIDH_RXM1SID6_POSITION                         0x3
21619:         #define _RXM1SIDH_RXM1SID6_SIZE                             0x1
21620:         #define _RXM1SIDH_RXM1SID6_LENGTH                           0x1
21621:         #define _RXM1SIDH_RXM1SID6_MASK                             0x8
21622:         #define _RXM1SIDH_RXM1SID7_POSN                             0x4
21623:         #define _RXM1SIDH_RXM1SID7_POSITION                         0x4
21624:         #define _RXM1SIDH_RXM1SID7_SIZE                             0x1
21625:         #define _RXM1SIDH_RXM1SID7_LENGTH                           0x1
21626:         #define _RXM1SIDH_RXM1SID7_MASK                             0x10
21627:         #define _RXM1SIDH_RXM1SID8_POSN                             0x5
21628:         #define _RXM1SIDH_RXM1SID8_POSITION                         0x5
21629:         #define _RXM1SIDH_RXM1SID8_SIZE                             0x1
21630:         #define _RXM1SIDH_RXM1SID8_LENGTH                           0x1
21631:         #define _RXM1SIDH_RXM1SID8_MASK                             0x20
21632:         #define _RXM1SIDH_RXM1SID9_POSN                             0x6
21633:         #define _RXM1SIDH_RXM1SID9_POSITION                         0x6
21634:         #define _RXM1SIDH_RXM1SID9_SIZE                             0x1
21635:         #define _RXM1SIDH_RXM1SID9_LENGTH                           0x1
21636:         #define _RXM1SIDH_RXM1SID9_MASK                             0x40
21637:         
21638:         // Register: RXM1SIDL
21639:         extern volatile unsigned char           RXM1SIDL            @ 0xEFD;
21640:         #ifndef _LIB_BUILD
21641:         asm("RXM1SIDL equ 0EFDh");
21642:         #endif
21643:         // bitfield definitions
21644:         typedef union {
21645:             struct {
21646:                 unsigned EID                    :2;
21647:                 unsigned                        :1;
21648:                 unsigned EXIDEN                 :1;
21649:                 unsigned                        :1;
21650:                 unsigned SID                    :3;
21651:             };
21652:             struct {
21653:                 unsigned EID16                  :1;
21654:                 unsigned EID17                  :1;
21655:                 unsigned                        :3;
21656:                 unsigned SID0                   :1;
21657:                 unsigned SID1                   :1;
21658:                 unsigned SID2                   :1;
21659:             };
21660:             struct {
21661:                 unsigned RXM1EID16              :1;
21662:             };
21663:             struct {
21664:                 unsigned                        :1;
21665:                 unsigned RXM1EID17              :1;
21666:             };
21667:             struct {
21668:                 unsigned                        :3;
21669:                 unsigned RXM1EXIDEN             :1;
21670:             };
21671:             struct {
21672:                 unsigned                        :5;
21673:                 unsigned RXM1SID0               :1;
21674:             };
21675:             struct {
21676:                 unsigned                        :6;
21677:                 unsigned RXM1SID1               :1;
21678:             };
21679:             struct {
21680:                 unsigned                        :7;
21681:                 unsigned RXM1SID2               :1;
21682:             };
21683:         } RXM1SIDLbits_t;
21684:         extern volatile RXM1SIDLbits_t RXM1SIDLbits @ 0xEFD;
21685:         // bitfield macros
21686:         #define _RXM1SIDL_EID_POSN                                  0x0
21687:         #define _RXM1SIDL_EID_POSITION                              0x0
21688:         #define _RXM1SIDL_EID_SIZE                                  0x2
21689:         #define _RXM1SIDL_EID_LENGTH                                0x2
21690:         #define _RXM1SIDL_EID_MASK                                  0x3
21691:         #define _RXM1SIDL_EXIDEN_POSN                               0x3
21692:         #define _RXM1SIDL_EXIDEN_POSITION                           0x3
21693:         #define _RXM1SIDL_EXIDEN_SIZE                               0x1
21694:         #define _RXM1SIDL_EXIDEN_LENGTH                             0x1
21695:         #define _RXM1SIDL_EXIDEN_MASK                               0x8
21696:         #define _RXM1SIDL_SID_POSN                                  0x5
21697:         #define _RXM1SIDL_SID_POSITION                              0x5
21698:         #define _RXM1SIDL_SID_SIZE                                  0x3
21699:         #define _RXM1SIDL_SID_LENGTH                                0x3
21700:         #define _RXM1SIDL_SID_MASK                                  0xE0
21701:         #define _RXM1SIDL_EID16_POSN                                0x0
21702:         #define _RXM1SIDL_EID16_POSITION                            0x0
21703:         #define _RXM1SIDL_EID16_SIZE                                0x1
21704:         #define _RXM1SIDL_EID16_LENGTH                              0x1
21705:         #define _RXM1SIDL_EID16_MASK                                0x1
21706:         #define _RXM1SIDL_EID17_POSN                                0x1
21707:         #define _RXM1SIDL_EID17_POSITION                            0x1
21708:         #define _RXM1SIDL_EID17_SIZE                                0x1
21709:         #define _RXM1SIDL_EID17_LENGTH                              0x1
21710:         #define _RXM1SIDL_EID17_MASK                                0x2
21711:         #define _RXM1SIDL_SID0_POSN                                 0x5
21712:         #define _RXM1SIDL_SID0_POSITION                             0x5
21713:         #define _RXM1SIDL_SID0_SIZE                                 0x1
21714:         #define _RXM1SIDL_SID0_LENGTH                               0x1
21715:         #define _RXM1SIDL_SID0_MASK                                 0x20
21716:         #define _RXM1SIDL_SID1_POSN                                 0x6
21717:         #define _RXM1SIDL_SID1_POSITION                             0x6
21718:         #define _RXM1SIDL_SID1_SIZE                                 0x1
21719:         #define _RXM1SIDL_SID1_LENGTH                               0x1
21720:         #define _RXM1SIDL_SID1_MASK                                 0x40
21721:         #define _RXM1SIDL_SID2_POSN                                 0x7
21722:         #define _RXM1SIDL_SID2_POSITION                             0x7
21723:         #define _RXM1SIDL_SID2_SIZE                                 0x1
21724:         #define _RXM1SIDL_SID2_LENGTH                               0x1
21725:         #define _RXM1SIDL_SID2_MASK                                 0x80
21726:         #define _RXM1SIDL_RXM1EID16_POSN                            0x0
21727:         #define _RXM1SIDL_RXM1EID16_POSITION                        0x0
21728:         #define _RXM1SIDL_RXM1EID16_SIZE                            0x1
21729:         #define _RXM1SIDL_RXM1EID16_LENGTH                          0x1
21730:         #define _RXM1SIDL_RXM1EID16_MASK                            0x1
21731:         #define _RXM1SIDL_RXM1EID17_POSN                            0x1
21732:         #define _RXM1SIDL_RXM1EID17_POSITION                        0x1
21733:         #define _RXM1SIDL_RXM1EID17_SIZE                            0x1
21734:         #define _RXM1SIDL_RXM1EID17_LENGTH                          0x1
21735:         #define _RXM1SIDL_RXM1EID17_MASK                            0x2
21736:         #define _RXM1SIDL_RXM1EXIDEN_POSN                           0x3
21737:         #define _RXM1SIDL_RXM1EXIDEN_POSITION                       0x3
21738:         #define _RXM1SIDL_RXM1EXIDEN_SIZE                           0x1
21739:         #define _RXM1SIDL_RXM1EXIDEN_LENGTH                         0x1
21740:         #define _RXM1SIDL_RXM1EXIDEN_MASK                           0x8
21741:         #define _RXM1SIDL_RXM1SID0_POSN                             0x5
21742:         #define _RXM1SIDL_RXM1SID0_POSITION                         0x5
21743:         #define _RXM1SIDL_RXM1SID0_SIZE                             0x1
21744:         #define _RXM1SIDL_RXM1SID0_LENGTH                           0x1
21745:         #define _RXM1SIDL_RXM1SID0_MASK                             0x20
21746:         #define _RXM1SIDL_RXM1SID1_POSN                             0x6
21747:         #define _RXM1SIDL_RXM1SID1_POSITION                         0x6
21748:         #define _RXM1SIDL_RXM1SID1_SIZE                             0x1
21749:         #define _RXM1SIDL_RXM1SID1_LENGTH                           0x1
21750:         #define _RXM1SIDL_RXM1SID1_MASK                             0x40
21751:         #define _RXM1SIDL_RXM1SID2_POSN                             0x7
21752:         #define _RXM1SIDL_RXM1SID2_POSITION                         0x7
21753:         #define _RXM1SIDL_RXM1SID2_SIZE                             0x1
21754:         #define _RXM1SIDL_RXM1SID2_LENGTH                           0x1
21755:         #define _RXM1SIDL_RXM1SID2_MASK                             0x80
21756:         
21757:         // Register: RXM1EIDH
21758:         extern volatile unsigned char           RXM1EIDH            @ 0xEFE;
21759:         #ifndef _LIB_BUILD
21760:         asm("RXM1EIDH equ 0EFEh");
21761:         #endif
21762:         // bitfield definitions
21763:         typedef union {
21764:             struct {
21765:                 unsigned EID                    :8;
21766:             };
21767:             struct {
21768:                 unsigned EID8                   :1;
21769:                 unsigned EID9                   :1;
21770:                 unsigned EID10                  :1;
21771:                 unsigned EID11                  :1;
21772:                 unsigned EID12                  :1;
21773:                 unsigned EID13                  :1;
21774:                 unsigned EID14                  :1;
21775:                 unsigned EID15                  :1;
21776:             };
21777:             struct {
21778:                 unsigned                        :2;
21779:                 unsigned RXM1EID10              :1;
21780:             };
21781:             struct {
21782:                 unsigned                        :3;
21783:                 unsigned RXM1EID11              :1;
21784:             };
21785:             struct {
21786:                 unsigned                        :4;
21787:                 unsigned RXM1EID12              :1;
21788:             };
21789:             struct {
21790:                 unsigned                        :5;
21791:                 unsigned RXM1EID13              :1;
21792:             };
21793:             struct {
21794:                 unsigned                        :6;
21795:                 unsigned RXM1EID14              :1;
21796:             };
21797:             struct {
21798:                 unsigned                        :7;
21799:                 unsigned RXM1EID15              :1;
21800:             };
21801:             struct {
21802:                 unsigned RXM1EID8               :1;
21803:             };
21804:             struct {
21805:                 unsigned                        :1;
21806:                 unsigned RXM1EID9               :1;
21807:             };
21808:         } RXM1EIDHbits_t;
21809:         extern volatile RXM1EIDHbits_t RXM1EIDHbits @ 0xEFE;
21810:         // bitfield macros
21811:         #define _RXM1EIDH_EID_POSN                                  0x0
21812:         #define _RXM1EIDH_EID_POSITION                              0x0
21813:         #define _RXM1EIDH_EID_SIZE                                  0x8
21814:         #define _RXM1EIDH_EID_LENGTH                                0x8
21815:         #define _RXM1EIDH_EID_MASK                                  0xFF
21816:         #define _RXM1EIDH_EID8_POSN                                 0x0
21817:         #define _RXM1EIDH_EID8_POSITION                             0x0
21818:         #define _RXM1EIDH_EID8_SIZE                                 0x1
21819:         #define _RXM1EIDH_EID8_LENGTH                               0x1
21820:         #define _RXM1EIDH_EID8_MASK                                 0x1
21821:         #define _RXM1EIDH_EID9_POSN                                 0x1
21822:         #define _RXM1EIDH_EID9_POSITION                             0x1
21823:         #define _RXM1EIDH_EID9_SIZE                                 0x1
21824:         #define _RXM1EIDH_EID9_LENGTH                               0x1
21825:         #define _RXM1EIDH_EID9_MASK                                 0x2
21826:         #define _RXM1EIDH_EID10_POSN                                0x2
21827:         #define _RXM1EIDH_EID10_POSITION                            0x2
21828:         #define _RXM1EIDH_EID10_SIZE                                0x1
21829:         #define _RXM1EIDH_EID10_LENGTH                              0x1
21830:         #define _RXM1EIDH_EID10_MASK                                0x4
21831:         #define _RXM1EIDH_EID11_POSN                                0x3
21832:         #define _RXM1EIDH_EID11_POSITION                            0x3
21833:         #define _RXM1EIDH_EID11_SIZE                                0x1
21834:         #define _RXM1EIDH_EID11_LENGTH                              0x1
21835:         #define _RXM1EIDH_EID11_MASK                                0x8
21836:         #define _RXM1EIDH_EID12_POSN                                0x4
21837:         #define _RXM1EIDH_EID12_POSITION                            0x4
21838:         #define _RXM1EIDH_EID12_SIZE                                0x1
21839:         #define _RXM1EIDH_EID12_LENGTH                              0x1
21840:         #define _RXM1EIDH_EID12_MASK                                0x10
21841:         #define _RXM1EIDH_EID13_POSN                                0x5
21842:         #define _RXM1EIDH_EID13_POSITION                            0x5
21843:         #define _RXM1EIDH_EID13_SIZE                                0x1
21844:         #define _RXM1EIDH_EID13_LENGTH                              0x1
21845:         #define _RXM1EIDH_EID13_MASK                                0x20
21846:         #define _RXM1EIDH_EID14_POSN                                0x6
21847:         #define _RXM1EIDH_EID14_POSITION                            0x6
21848:         #define _RXM1EIDH_EID14_SIZE                                0x1
21849:         #define _RXM1EIDH_EID14_LENGTH                              0x1
21850:         #define _RXM1EIDH_EID14_MASK                                0x40
21851:         #define _RXM1EIDH_EID15_POSN                                0x7
21852:         #define _RXM1EIDH_EID15_POSITION                            0x7
21853:         #define _RXM1EIDH_EID15_SIZE                                0x1
21854:         #define _RXM1EIDH_EID15_LENGTH                              0x1
21855:         #define _RXM1EIDH_EID15_MASK                                0x80
21856:         #define _RXM1EIDH_RXM1EID10_POSN                            0x2
21857:         #define _RXM1EIDH_RXM1EID10_POSITION                        0x2
21858:         #define _RXM1EIDH_RXM1EID10_SIZE                            0x1
21859:         #define _RXM1EIDH_RXM1EID10_LENGTH                          0x1
21860:         #define _RXM1EIDH_RXM1EID10_MASK                            0x4
21861:         #define _RXM1EIDH_RXM1EID11_POSN                            0x3
21862:         #define _RXM1EIDH_RXM1EID11_POSITION                        0x3
21863:         #define _RXM1EIDH_RXM1EID11_SIZE                            0x1
21864:         #define _RXM1EIDH_RXM1EID11_LENGTH                          0x1
21865:         #define _RXM1EIDH_RXM1EID11_MASK                            0x8
21866:         #define _RXM1EIDH_RXM1EID12_POSN                            0x4
21867:         #define _RXM1EIDH_RXM1EID12_POSITION                        0x4
21868:         #define _RXM1EIDH_RXM1EID12_SIZE                            0x1
21869:         #define _RXM1EIDH_RXM1EID12_LENGTH                          0x1
21870:         #define _RXM1EIDH_RXM1EID12_MASK                            0x10
21871:         #define _RXM1EIDH_RXM1EID13_POSN                            0x5
21872:         #define _RXM1EIDH_RXM1EID13_POSITION                        0x5
21873:         #define _RXM1EIDH_RXM1EID13_SIZE                            0x1
21874:         #define _RXM1EIDH_RXM1EID13_LENGTH                          0x1
21875:         #define _RXM1EIDH_RXM1EID13_MASK                            0x20
21876:         #define _RXM1EIDH_RXM1EID14_POSN                            0x6
21877:         #define _RXM1EIDH_RXM1EID14_POSITION                        0x6
21878:         #define _RXM1EIDH_RXM1EID14_SIZE                            0x1
21879:         #define _RXM1EIDH_RXM1EID14_LENGTH                          0x1
21880:         #define _RXM1EIDH_RXM1EID14_MASK                            0x40
21881:         #define _RXM1EIDH_RXM1EID15_POSN                            0x7
21882:         #define _RXM1EIDH_RXM1EID15_POSITION                        0x7
21883:         #define _RXM1EIDH_RXM1EID15_SIZE                            0x1
21884:         #define _RXM1EIDH_RXM1EID15_LENGTH                          0x1
21885:         #define _RXM1EIDH_RXM1EID15_MASK                            0x80
21886:         #define _RXM1EIDH_RXM1EID8_POSN                             0x0
21887:         #define _RXM1EIDH_RXM1EID8_POSITION                         0x0
21888:         #define _RXM1EIDH_RXM1EID8_SIZE                             0x1
21889:         #define _RXM1EIDH_RXM1EID8_LENGTH                           0x1
21890:         #define _RXM1EIDH_RXM1EID8_MASK                             0x1
21891:         #define _RXM1EIDH_RXM1EID9_POSN                             0x1
21892:         #define _RXM1EIDH_RXM1EID9_POSITION                         0x1
21893:         #define _RXM1EIDH_RXM1EID9_SIZE                             0x1
21894:         #define _RXM1EIDH_RXM1EID9_LENGTH                           0x1
21895:         #define _RXM1EIDH_RXM1EID9_MASK                             0x2
21896:         
21897:         // Register: RXM1EIDL
21898:         extern volatile unsigned char           RXM1EIDL            @ 0xEFF;
21899:         #ifndef _LIB_BUILD
21900:         asm("RXM1EIDL equ 0EFFh");
21901:         #endif
21902:         // bitfield definitions
21903:         typedef union {
21904:             struct {
21905:                 unsigned EID                    :8;
21906:             };
21907:             struct {
21908:                 unsigned EID0                   :1;
21909:                 unsigned EID1                   :1;
21910:                 unsigned EID2                   :1;
21911:                 unsigned EID3                   :1;
21912:                 unsigned EID4                   :1;
21913:                 unsigned EID5                   :1;
21914:                 unsigned EID6                   :1;
21915:                 unsigned EID7                   :1;
21916:             };
21917:             struct {
21918:                 unsigned RXM1EID0               :1;
21919:             };
21920:             struct {
21921:                 unsigned                        :1;
21922:                 unsigned RXM1EID1               :1;
21923:             };
21924:             struct {
21925:                 unsigned                        :2;
21926:                 unsigned RXM1EID2               :1;
21927:             };
21928:             struct {
21929:                 unsigned                        :3;
21930:                 unsigned RXM1EID3               :1;
21931:             };
21932:             struct {
21933:                 unsigned                        :4;
21934:                 unsigned RXM1EID4               :1;
21935:             };
21936:             struct {
21937:                 unsigned                        :5;
21938:                 unsigned RXM1EID5               :1;
21939:             };
21940:             struct {
21941:                 unsigned                        :6;
21942:                 unsigned RXM1EID6               :1;
21943:             };
21944:             struct {
21945:                 unsigned                        :7;
21946:                 unsigned RXM1EID7               :1;
21947:             };
21948:         } RXM1EIDLbits_t;
21949:         extern volatile RXM1EIDLbits_t RXM1EIDLbits @ 0xEFF;
21950:         // bitfield macros
21951:         #define _RXM1EIDL_EID_POSN                                  0x0
21952:         #define _RXM1EIDL_EID_POSITION                              0x0
21953:         #define _RXM1EIDL_EID_SIZE                                  0x8
21954:         #define _RXM1EIDL_EID_LENGTH                                0x8
21955:         #define _RXM1EIDL_EID_MASK                                  0xFF
21956:         #define _RXM1EIDL_EID0_POSN                                 0x0
21957:         #define _RXM1EIDL_EID0_POSITION                             0x0
21958:         #define _RXM1EIDL_EID0_SIZE                                 0x1
21959:         #define _RXM1EIDL_EID0_LENGTH                               0x1
21960:         #define _RXM1EIDL_EID0_MASK                                 0x1
21961:         #define _RXM1EIDL_EID1_POSN                                 0x1
21962:         #define _RXM1EIDL_EID1_POSITION                             0x1
21963:         #define _RXM1EIDL_EID1_SIZE                                 0x1
21964:         #define _RXM1EIDL_EID1_LENGTH                               0x1
21965:         #define _RXM1EIDL_EID1_MASK                                 0x2
21966:         #define _RXM1EIDL_EID2_POSN                                 0x2
21967:         #define _RXM1EIDL_EID2_POSITION                             0x2
21968:         #define _RXM1EIDL_EID2_SIZE                                 0x1
21969:         #define _RXM1EIDL_EID2_LENGTH                               0x1
21970:         #define _RXM1EIDL_EID2_MASK                                 0x4
21971:         #define _RXM1EIDL_EID3_POSN                                 0x3
21972:         #define _RXM1EIDL_EID3_POSITION                             0x3
21973:         #define _RXM1EIDL_EID3_SIZE                                 0x1
21974:         #define _RXM1EIDL_EID3_LENGTH                               0x1
21975:         #define _RXM1EIDL_EID3_MASK                                 0x8
21976:         #define _RXM1EIDL_EID4_POSN                                 0x4
21977:         #define _RXM1EIDL_EID4_POSITION                             0x4
21978:         #define _RXM1EIDL_EID4_SIZE                                 0x1
21979:         #define _RXM1EIDL_EID4_LENGTH                               0x1
21980:         #define _RXM1EIDL_EID4_MASK                                 0x10
21981:         #define _RXM1EIDL_EID5_POSN                                 0x5
21982:         #define _RXM1EIDL_EID5_POSITION                             0x5
21983:         #define _RXM1EIDL_EID5_SIZE                                 0x1
21984:         #define _RXM1EIDL_EID5_LENGTH                               0x1
21985:         #define _RXM1EIDL_EID5_MASK                                 0x20
21986:         #define _RXM1EIDL_EID6_POSN                                 0x6
21987:         #define _RXM1EIDL_EID6_POSITION                             0x6
21988:         #define _RXM1EIDL_EID6_SIZE                                 0x1
21989:         #define _RXM1EIDL_EID6_LENGTH                               0x1
21990:         #define _RXM1EIDL_EID6_MASK                                 0x40
21991:         #define _RXM1EIDL_EID7_POSN                                 0x7
21992:         #define _RXM1EIDL_EID7_POSITION                             0x7
21993:         #define _RXM1EIDL_EID7_SIZE                                 0x1
21994:         #define _RXM1EIDL_EID7_LENGTH                               0x1
21995:         #define _RXM1EIDL_EID7_MASK                                 0x80
21996:         #define _RXM1EIDL_RXM1EID0_POSN                             0x0
21997:         #define _RXM1EIDL_RXM1EID0_POSITION                         0x0
21998:         #define _RXM1EIDL_RXM1EID0_SIZE                             0x1
21999:         #define _RXM1EIDL_RXM1EID0_LENGTH                           0x1
22000:         #define _RXM1EIDL_RXM1EID0_MASK                             0x1
22001:         #define _RXM1EIDL_RXM1EID1_POSN                             0x1
22002:         #define _RXM1EIDL_RXM1EID1_POSITION                         0x1
22003:         #define _RXM1EIDL_RXM1EID1_SIZE                             0x1
22004:         #define _RXM1EIDL_RXM1EID1_LENGTH                           0x1
22005:         #define _RXM1EIDL_RXM1EID1_MASK                             0x2
22006:         #define _RXM1EIDL_RXM1EID2_POSN                             0x2
22007:         #define _RXM1EIDL_RXM1EID2_POSITION                         0x2
22008:         #define _RXM1EIDL_RXM1EID2_SIZE                             0x1
22009:         #define _RXM1EIDL_RXM1EID2_LENGTH                           0x1
22010:         #define _RXM1EIDL_RXM1EID2_MASK                             0x4
22011:         #define _RXM1EIDL_RXM1EID3_POSN                             0x3
22012:         #define _RXM1EIDL_RXM1EID3_POSITION                         0x3
22013:         #define _RXM1EIDL_RXM1EID3_SIZE                             0x1
22014:         #define _RXM1EIDL_RXM1EID3_LENGTH                           0x1
22015:         #define _RXM1EIDL_RXM1EID3_MASK                             0x8
22016:         #define _RXM1EIDL_RXM1EID4_POSN                             0x4
22017:         #define _RXM1EIDL_RXM1EID4_POSITION                         0x4
22018:         #define _RXM1EIDL_RXM1EID4_SIZE                             0x1
22019:         #define _RXM1EIDL_RXM1EID4_LENGTH                           0x1
22020:         #define _RXM1EIDL_RXM1EID4_MASK                             0x10
22021:         #define _RXM1EIDL_RXM1EID5_POSN                             0x5
22022:         #define _RXM1EIDL_RXM1EID5_POSITION                         0x5
22023:         #define _RXM1EIDL_RXM1EID5_SIZE                             0x1
22024:         #define _RXM1EIDL_RXM1EID5_LENGTH                           0x1
22025:         #define _RXM1EIDL_RXM1EID5_MASK                             0x20
22026:         #define _RXM1EIDL_RXM1EID6_POSN                             0x6
22027:         #define _RXM1EIDL_RXM1EID6_POSITION                         0x6
22028:         #define _RXM1EIDL_RXM1EID6_SIZE                             0x1
22029:         #define _RXM1EIDL_RXM1EID6_LENGTH                           0x1
22030:         #define _RXM1EIDL_RXM1EID6_MASK                             0x40
22031:         #define _RXM1EIDL_RXM1EID7_POSN                             0x7
22032:         #define _RXM1EIDL_RXM1EID7_POSITION                         0x7
22033:         #define _RXM1EIDL_RXM1EID7_SIZE                             0x1
22034:         #define _RXM1EIDL_RXM1EID7_LENGTH                           0x1
22035:         #define _RXM1EIDL_RXM1EID7_MASK                             0x80
22036:         
22037:         // Register: TXB2CON
22038:         extern volatile unsigned char           TXB2CON             @ 0xF00;
22039:         #ifndef _LIB_BUILD
22040:         asm("TXB2CON equ 0F00h");
22041:         #endif
22042:         // bitfield definitions
22043:         typedef union {
22044:             struct {
22045:                 unsigned TXPRI                  :2;
22046:                 unsigned                        :1;
22047:                 unsigned TXREQ                  :1;
22048:                 unsigned TXERR                  :1;
22049:                 unsigned TXLARB                 :1;
22050:                 unsigned TXABT                  :1;
22051:                 unsigned TXBIF                  :1;
22052:             };
22053:             struct {
22054:                 unsigned TXPRI0                 :1;
22055:                 unsigned TXPRI1                 :1;
22056:             };
22057:             struct {
22058:                 unsigned                        :7;
22059:                 unsigned TX2IF                  :1;
22060:             };
22061:             struct {
22062:                 unsigned                        :6;
22063:                 unsigned TXB2ABT                :1;
22064:             };
22065:             struct {
22066:                 unsigned                        :4;
22067:                 unsigned TXB2ERR                :1;
22068:             };
22069:             struct {
22070:                 unsigned                        :5;
22071:                 unsigned TXB2LARB               :1;
22072:             };
22073:             struct {
22074:                 unsigned TXB2PRI0               :1;
22075:             };
22076:             struct {
22077:                 unsigned                        :1;
22078:                 unsigned TXB2PRI1               :1;
22079:             };
22080:             struct {
22081:                 unsigned                        :3;
22082:                 unsigned TXB2REQ                :1;
22083:             };
22084:         } TXB2CONbits_t;
22085:         extern volatile TXB2CONbits_t TXB2CONbits @ 0xF00;
22086:         // bitfield macros
22087:         #define _TXB2CON_TXPRI_POSN                                 0x0
22088:         #define _TXB2CON_TXPRI_POSITION                             0x0
22089:         #define _TXB2CON_TXPRI_SIZE                                 0x2
22090:         #define _TXB2CON_TXPRI_LENGTH                               0x2
22091:         #define _TXB2CON_TXPRI_MASK                                 0x3
22092:         #define _TXB2CON_TXREQ_POSN                                 0x3
22093:         #define _TXB2CON_TXREQ_POSITION                             0x3
22094:         #define _TXB2CON_TXREQ_SIZE                                 0x1
22095:         #define _TXB2CON_TXREQ_LENGTH                               0x1
22096:         #define _TXB2CON_TXREQ_MASK                                 0x8
22097:         #define _TXB2CON_TXERR_POSN                                 0x4
22098:         #define _TXB2CON_TXERR_POSITION                             0x4
22099:         #define _TXB2CON_TXERR_SIZE                                 0x1
22100:         #define _TXB2CON_TXERR_LENGTH                               0x1
22101:         #define _TXB2CON_TXERR_MASK                                 0x10
22102:         #define _TXB2CON_TXLARB_POSN                                0x5
22103:         #define _TXB2CON_TXLARB_POSITION                            0x5
22104:         #define _TXB2CON_TXLARB_SIZE                                0x1
22105:         #define _TXB2CON_TXLARB_LENGTH                              0x1
22106:         #define _TXB2CON_TXLARB_MASK                                0x20
22107:         #define _TXB2CON_TXABT_POSN                                 0x6
22108:         #define _TXB2CON_TXABT_POSITION                             0x6
22109:         #define _TXB2CON_TXABT_SIZE                                 0x1
22110:         #define _TXB2CON_TXABT_LENGTH                               0x1
22111:         #define _TXB2CON_TXABT_MASK                                 0x40
22112:         #define _TXB2CON_TXBIF_POSN                                 0x7
22113:         #define _TXB2CON_TXBIF_POSITION                             0x7
22114:         #define _TXB2CON_TXBIF_SIZE                                 0x1
22115:         #define _TXB2CON_TXBIF_LENGTH                               0x1
22116:         #define _TXB2CON_TXBIF_MASK                                 0x80
22117:         #define _TXB2CON_TXPRI0_POSN                                0x0
22118:         #define _TXB2CON_TXPRI0_POSITION                            0x0
22119:         #define _TXB2CON_TXPRI0_SIZE                                0x1
22120:         #define _TXB2CON_TXPRI0_LENGTH                              0x1
22121:         #define _TXB2CON_TXPRI0_MASK                                0x1
22122:         #define _TXB2CON_TXPRI1_POSN                                0x1
22123:         #define _TXB2CON_TXPRI1_POSITION                            0x1
22124:         #define _TXB2CON_TXPRI1_SIZE                                0x1
22125:         #define _TXB2CON_TXPRI1_LENGTH                              0x1
22126:         #define _TXB2CON_TXPRI1_MASK                                0x2
22127:         #define _TXB2CON_TX2IF_POSN                                 0x7
22128:         #define _TXB2CON_TX2IF_POSITION                             0x7
22129:         #define _TXB2CON_TX2IF_SIZE                                 0x1
22130:         #define _TXB2CON_TX2IF_LENGTH                               0x1
22131:         #define _TXB2CON_TX2IF_MASK                                 0x80
22132:         #define _TXB2CON_TXB2ABT_POSN                               0x6
22133:         #define _TXB2CON_TXB2ABT_POSITION                           0x6
22134:         #define _TXB2CON_TXB2ABT_SIZE                               0x1
22135:         #define _TXB2CON_TXB2ABT_LENGTH                             0x1
22136:         #define _TXB2CON_TXB2ABT_MASK                               0x40
22137:         #define _TXB2CON_TXB2ERR_POSN                               0x4
22138:         #define _TXB2CON_TXB2ERR_POSITION                           0x4
22139:         #define _TXB2CON_TXB2ERR_SIZE                               0x1
22140:         #define _TXB2CON_TXB2ERR_LENGTH                             0x1
22141:         #define _TXB2CON_TXB2ERR_MASK                               0x10
22142:         #define _TXB2CON_TXB2LARB_POSN                              0x5
22143:         #define _TXB2CON_TXB2LARB_POSITION                          0x5
22144:         #define _TXB2CON_TXB2LARB_SIZE                              0x1
22145:         #define _TXB2CON_TXB2LARB_LENGTH                            0x1
22146:         #define _TXB2CON_TXB2LARB_MASK                              0x20
22147:         #define _TXB2CON_TXB2PRI0_POSN                              0x0
22148:         #define _TXB2CON_TXB2PRI0_POSITION                          0x0
22149:         #define _TXB2CON_TXB2PRI0_SIZE                              0x1
22150:         #define _TXB2CON_TXB2PRI0_LENGTH                            0x1
22151:         #define _TXB2CON_TXB2PRI0_MASK                              0x1
22152:         #define _TXB2CON_TXB2PRI1_POSN                              0x1
22153:         #define _TXB2CON_TXB2PRI1_POSITION                          0x1
22154:         #define _TXB2CON_TXB2PRI1_SIZE                              0x1
22155:         #define _TXB2CON_TXB2PRI1_LENGTH                            0x1
22156:         #define _TXB2CON_TXB2PRI1_MASK                              0x2
22157:         #define _TXB2CON_TXB2REQ_POSN                               0x3
22158:         #define _TXB2CON_TXB2REQ_POSITION                           0x3
22159:         #define _TXB2CON_TXB2REQ_SIZE                               0x1
22160:         #define _TXB2CON_TXB2REQ_LENGTH                             0x1
22161:         #define _TXB2CON_TXB2REQ_MASK                               0x8
22162:         
22163:         // Register: TXB2SIDH
22164:         extern volatile unsigned char           TXB2SIDH            @ 0xF01;
22165:         #ifndef _LIB_BUILD
22166:         asm("TXB2SIDH equ 0F01h");
22167:         #endif
22168:         // bitfield definitions
22169:         typedef union {
22170:             struct {
22171:                 unsigned SID                    :8;
22172:             };
22173:             struct {
22174:                 unsigned SID3                   :1;
22175:                 unsigned SID4                   :1;
22176:                 unsigned SID5                   :1;
22177:                 unsigned SID6                   :1;
22178:                 unsigned SID7                   :1;
22179:                 unsigned SID8                   :1;
22180:                 unsigned SID9                   :1;
22181:                 unsigned SID10                  :1;
22182:             };
22183:             struct {
22184:                 unsigned                        :7;
22185:                 unsigned TXB2SID10              :1;
22186:             };
22187:             struct {
22188:                 unsigned TXB2SID3               :1;
22189:             };
22190:             struct {
22191:                 unsigned                        :1;
22192:                 unsigned TXB2SID4               :1;
22193:             };
22194:             struct {
22195:                 unsigned                        :2;
22196:                 unsigned TXB2SID5               :1;
22197:             };
22198:             struct {
22199:                 unsigned                        :3;
22200:                 unsigned TXB2SID6               :1;
22201:             };
22202:             struct {
22203:                 unsigned                        :4;
22204:                 unsigned TXB2SID7               :1;
22205:             };
22206:             struct {
22207:                 unsigned                        :5;
22208:                 unsigned TXB2SID8               :1;
22209:             };
22210:             struct {
22211:                 unsigned                        :6;
22212:                 unsigned TXB2SID9               :1;
22213:             };
22214:         } TXB2SIDHbits_t;
22215:         extern volatile TXB2SIDHbits_t TXB2SIDHbits @ 0xF01;
22216:         // bitfield macros
22217:         #define _TXB2SIDH_SID_POSN                                  0x0
22218:         #define _TXB2SIDH_SID_POSITION                              0x0
22219:         #define _TXB2SIDH_SID_SIZE                                  0x8
22220:         #define _TXB2SIDH_SID_LENGTH                                0x8
22221:         #define _TXB2SIDH_SID_MASK                                  0xFF
22222:         #define _TXB2SIDH_SID3_POSN                                 0x0
22223:         #define _TXB2SIDH_SID3_POSITION                             0x0
22224:         #define _TXB2SIDH_SID3_SIZE                                 0x1
22225:         #define _TXB2SIDH_SID3_LENGTH                               0x1
22226:         #define _TXB2SIDH_SID3_MASK                                 0x1
22227:         #define _TXB2SIDH_SID4_POSN                                 0x1
22228:         #define _TXB2SIDH_SID4_POSITION                             0x1
22229:         #define _TXB2SIDH_SID4_SIZE                                 0x1
22230:         #define _TXB2SIDH_SID4_LENGTH                               0x1
22231:         #define _TXB2SIDH_SID4_MASK                                 0x2
22232:         #define _TXB2SIDH_SID5_POSN                                 0x2
22233:         #define _TXB2SIDH_SID5_POSITION                             0x2
22234:         #define _TXB2SIDH_SID5_SIZE                                 0x1
22235:         #define _TXB2SIDH_SID5_LENGTH                               0x1
22236:         #define _TXB2SIDH_SID5_MASK                                 0x4
22237:         #define _TXB2SIDH_SID6_POSN                                 0x3
22238:         #define _TXB2SIDH_SID6_POSITION                             0x3
22239:         #define _TXB2SIDH_SID6_SIZE                                 0x1
22240:         #define _TXB2SIDH_SID6_LENGTH                               0x1
22241:         #define _TXB2SIDH_SID6_MASK                                 0x8
22242:         #define _TXB2SIDH_SID7_POSN                                 0x4
22243:         #define _TXB2SIDH_SID7_POSITION                             0x4
22244:         #define _TXB2SIDH_SID7_SIZE                                 0x1
22245:         #define _TXB2SIDH_SID7_LENGTH                               0x1
22246:         #define _TXB2SIDH_SID7_MASK                                 0x10
22247:         #define _TXB2SIDH_SID8_POSN                                 0x5
22248:         #define _TXB2SIDH_SID8_POSITION                             0x5
22249:         #define _TXB2SIDH_SID8_SIZE                                 0x1
22250:         #define _TXB2SIDH_SID8_LENGTH                               0x1
22251:         #define _TXB2SIDH_SID8_MASK                                 0x20
22252:         #define _TXB2SIDH_SID9_POSN                                 0x6
22253:         #define _TXB2SIDH_SID9_POSITION                             0x6
22254:         #define _TXB2SIDH_SID9_SIZE                                 0x1
22255:         #define _TXB2SIDH_SID9_LENGTH                               0x1
22256:         #define _TXB2SIDH_SID9_MASK                                 0x40
22257:         #define _TXB2SIDH_SID10_POSN                                0x7
22258:         #define _TXB2SIDH_SID10_POSITION                            0x7
22259:         #define _TXB2SIDH_SID10_SIZE                                0x1
22260:         #define _TXB2SIDH_SID10_LENGTH                              0x1
22261:         #define _TXB2SIDH_SID10_MASK                                0x80
22262:         #define _TXB2SIDH_TXB2SID10_POSN                            0x7
22263:         #define _TXB2SIDH_TXB2SID10_POSITION                        0x7
22264:         #define _TXB2SIDH_TXB2SID10_SIZE                            0x1
22265:         #define _TXB2SIDH_TXB2SID10_LENGTH                          0x1
22266:         #define _TXB2SIDH_TXB2SID10_MASK                            0x80
22267:         #define _TXB2SIDH_TXB2SID3_POSN                             0x0
22268:         #define _TXB2SIDH_TXB2SID3_POSITION                         0x0
22269:         #define _TXB2SIDH_TXB2SID3_SIZE                             0x1
22270:         #define _TXB2SIDH_TXB2SID3_LENGTH                           0x1
22271:         #define _TXB2SIDH_TXB2SID3_MASK                             0x1
22272:         #define _TXB2SIDH_TXB2SID4_POSN                             0x1
22273:         #define _TXB2SIDH_TXB2SID4_POSITION                         0x1
22274:         #define _TXB2SIDH_TXB2SID4_SIZE                             0x1
22275:         #define _TXB2SIDH_TXB2SID4_LENGTH                           0x1
22276:         #define _TXB2SIDH_TXB2SID4_MASK                             0x2
22277:         #define _TXB2SIDH_TXB2SID5_POSN                             0x2
22278:         #define _TXB2SIDH_TXB2SID5_POSITION                         0x2
22279:         #define _TXB2SIDH_TXB2SID5_SIZE                             0x1
22280:         #define _TXB2SIDH_TXB2SID5_LENGTH                           0x1
22281:         #define _TXB2SIDH_TXB2SID5_MASK                             0x4
22282:         #define _TXB2SIDH_TXB2SID6_POSN                             0x3
22283:         #define _TXB2SIDH_TXB2SID6_POSITION                         0x3
22284:         #define _TXB2SIDH_TXB2SID6_SIZE                             0x1
22285:         #define _TXB2SIDH_TXB2SID6_LENGTH                           0x1
22286:         #define _TXB2SIDH_TXB2SID6_MASK                             0x8
22287:         #define _TXB2SIDH_TXB2SID7_POSN                             0x4
22288:         #define _TXB2SIDH_TXB2SID7_POSITION                         0x4
22289:         #define _TXB2SIDH_TXB2SID7_SIZE                             0x1
22290:         #define _TXB2SIDH_TXB2SID7_LENGTH                           0x1
22291:         #define _TXB2SIDH_TXB2SID7_MASK                             0x10
22292:         #define _TXB2SIDH_TXB2SID8_POSN                             0x5
22293:         #define _TXB2SIDH_TXB2SID8_POSITION                         0x5
22294:         #define _TXB2SIDH_TXB2SID8_SIZE                             0x1
22295:         #define _TXB2SIDH_TXB2SID8_LENGTH                           0x1
22296:         #define _TXB2SIDH_TXB2SID8_MASK                             0x20
22297:         #define _TXB2SIDH_TXB2SID9_POSN                             0x6
22298:         #define _TXB2SIDH_TXB2SID9_POSITION                         0x6
22299:         #define _TXB2SIDH_TXB2SID9_SIZE                             0x1
22300:         #define _TXB2SIDH_TXB2SID9_LENGTH                           0x1
22301:         #define _TXB2SIDH_TXB2SID9_MASK                             0x40
22302:         
22303:         // Register: TXB2SIDL
22304:         extern volatile unsigned char           TXB2SIDL            @ 0xF02;
22305:         #ifndef _LIB_BUILD
22306:         asm("TXB2SIDL equ 0F02h");
22307:         #endif
22308:         // bitfield definitions
22309:         typedef union {
22310:             struct {
22311:                 unsigned EID                    :2;
22312:                 unsigned                        :1;
22313:                 unsigned EXIDE                  :1;
22314:                 unsigned SRR                    :1;
22315:                 unsigned SID                    :3;
22316:             };
22317:             struct {
22318:                 unsigned EID16                  :1;
22319:                 unsigned EID17                  :1;
22320:                 unsigned                        :3;
22321:                 unsigned SID0                   :1;
22322:                 unsigned SID1                   :1;
22323:                 unsigned SID2                   :1;
22324:             };
22325:             struct {
22326:                 unsigned TXB2EID16              :1;
22327:             };
22328:             struct {
22329:                 unsigned                        :1;
22330:                 unsigned TXB2EID17              :1;
22331:             };
22332:             struct {
22333:                 unsigned                        :3;
22334:                 unsigned TXB2EXIDE              :1;
22335:             };
22336:             struct {
22337:                 unsigned                        :5;
22338:                 unsigned TXB2SID0               :1;
22339:             };
22340:             struct {
22341:                 unsigned                        :6;
22342:                 unsigned TXB2SID1               :1;
22343:             };
22344:             struct {
22345:                 unsigned                        :7;
22346:                 unsigned TXB2SID2               :1;
22347:             };
22348:         } TXB2SIDLbits_t;
22349:         extern volatile TXB2SIDLbits_t TXB2SIDLbits @ 0xF02;
22350:         // bitfield macros
22351:         #define _TXB2SIDL_EID_POSN                                  0x0
22352:         #define _TXB2SIDL_EID_POSITION                              0x0
22353:         #define _TXB2SIDL_EID_SIZE                                  0x2
22354:         #define _TXB2SIDL_EID_LENGTH                                0x2
22355:         #define _TXB2SIDL_EID_MASK                                  0x3
22356:         #define _TXB2SIDL_EXIDE_POSN                                0x3
22357:         #define _TXB2SIDL_EXIDE_POSITION                            0x3
22358:         #define _TXB2SIDL_EXIDE_SIZE                                0x1
22359:         #define _TXB2SIDL_EXIDE_LENGTH                              0x1
22360:         #define _TXB2SIDL_EXIDE_MASK                                0x8
22361:         #define _TXB2SIDL_SRR_POSN                                  0x4
22362:         #define _TXB2SIDL_SRR_POSITION                              0x4
22363:         #define _TXB2SIDL_SRR_SIZE                                  0x1
22364:         #define _TXB2SIDL_SRR_LENGTH                                0x1
22365:         #define _TXB2SIDL_SRR_MASK                                  0x10
22366:         #define _TXB2SIDL_SID_POSN                                  0x5
22367:         #define _TXB2SIDL_SID_POSITION                              0x5
22368:         #define _TXB2SIDL_SID_SIZE                                  0x3
22369:         #define _TXB2SIDL_SID_LENGTH                                0x3
22370:         #define _TXB2SIDL_SID_MASK                                  0xE0
22371:         #define _TXB2SIDL_EID16_POSN                                0x0
22372:         #define _TXB2SIDL_EID16_POSITION                            0x0
22373:         #define _TXB2SIDL_EID16_SIZE                                0x1
22374:         #define _TXB2SIDL_EID16_LENGTH                              0x1
22375:         #define _TXB2SIDL_EID16_MASK                                0x1
22376:         #define _TXB2SIDL_EID17_POSN                                0x1
22377:         #define _TXB2SIDL_EID17_POSITION                            0x1
22378:         #define _TXB2SIDL_EID17_SIZE                                0x1
22379:         #define _TXB2SIDL_EID17_LENGTH                              0x1
22380:         #define _TXB2SIDL_EID17_MASK                                0x2
22381:         #define _TXB2SIDL_SID0_POSN                                 0x5
22382:         #define _TXB2SIDL_SID0_POSITION                             0x5
22383:         #define _TXB2SIDL_SID0_SIZE                                 0x1
22384:         #define _TXB2SIDL_SID0_LENGTH                               0x1
22385:         #define _TXB2SIDL_SID0_MASK                                 0x20
22386:         #define _TXB2SIDL_SID1_POSN                                 0x6
22387:         #define _TXB2SIDL_SID1_POSITION                             0x6
22388:         #define _TXB2SIDL_SID1_SIZE                                 0x1
22389:         #define _TXB2SIDL_SID1_LENGTH                               0x1
22390:         #define _TXB2SIDL_SID1_MASK                                 0x40
22391:         #define _TXB2SIDL_SID2_POSN                                 0x7
22392:         #define _TXB2SIDL_SID2_POSITION                             0x7
22393:         #define _TXB2SIDL_SID2_SIZE                                 0x1
22394:         #define _TXB2SIDL_SID2_LENGTH                               0x1
22395:         #define _TXB2SIDL_SID2_MASK                                 0x80
22396:         #define _TXB2SIDL_TXB2EID16_POSN                            0x0
22397:         #define _TXB2SIDL_TXB2EID16_POSITION                        0x0
22398:         #define _TXB2SIDL_TXB2EID16_SIZE                            0x1
22399:         #define _TXB2SIDL_TXB2EID16_LENGTH                          0x1
22400:         #define _TXB2SIDL_TXB2EID16_MASK                            0x1
22401:         #define _TXB2SIDL_TXB2EID17_POSN                            0x1
22402:         #define _TXB2SIDL_TXB2EID17_POSITION                        0x1
22403:         #define _TXB2SIDL_TXB2EID17_SIZE                            0x1
22404:         #define _TXB2SIDL_TXB2EID17_LENGTH                          0x1
22405:         #define _TXB2SIDL_TXB2EID17_MASK                            0x2
22406:         #define _TXB2SIDL_TXB2EXIDE_POSN                            0x3
22407:         #define _TXB2SIDL_TXB2EXIDE_POSITION                        0x3
22408:         #define _TXB2SIDL_TXB2EXIDE_SIZE                            0x1
22409:         #define _TXB2SIDL_TXB2EXIDE_LENGTH                          0x1
22410:         #define _TXB2SIDL_TXB2EXIDE_MASK                            0x8
22411:         #define _TXB2SIDL_TXB2SID0_POSN                             0x5
22412:         #define _TXB2SIDL_TXB2SID0_POSITION                         0x5
22413:         #define _TXB2SIDL_TXB2SID0_SIZE                             0x1
22414:         #define _TXB2SIDL_TXB2SID0_LENGTH                           0x1
22415:         #define _TXB2SIDL_TXB2SID0_MASK                             0x20
22416:         #define _TXB2SIDL_TXB2SID1_POSN                             0x6
22417:         #define _TXB2SIDL_TXB2SID1_POSITION                         0x6
22418:         #define _TXB2SIDL_TXB2SID1_SIZE                             0x1
22419:         #define _TXB2SIDL_TXB2SID1_LENGTH                           0x1
22420:         #define _TXB2SIDL_TXB2SID1_MASK                             0x40
22421:         #define _TXB2SIDL_TXB2SID2_POSN                             0x7
22422:         #define _TXB2SIDL_TXB2SID2_POSITION                         0x7
22423:         #define _TXB2SIDL_TXB2SID2_SIZE                             0x1
22424:         #define _TXB2SIDL_TXB2SID2_LENGTH                           0x1
22425:         #define _TXB2SIDL_TXB2SID2_MASK                             0x80
22426:         
22427:         // Register: TXB2EIDH
22428:         extern volatile unsigned char           TXB2EIDH            @ 0xF03;
22429:         #ifndef _LIB_BUILD
22430:         asm("TXB2EIDH equ 0F03h");
22431:         #endif
22432:         // bitfield definitions
22433:         typedef union {
22434:             struct {
22435:                 unsigned EID                    :8;
22436:             };
22437:             struct {
22438:                 unsigned EID8                   :1;
22439:                 unsigned EID9                   :1;
22440:                 unsigned EID10                  :1;
22441:                 unsigned EID11                  :1;
22442:                 unsigned EID12                  :1;
22443:                 unsigned EID13                  :1;
22444:                 unsigned EID14                  :1;
22445:                 unsigned EID15                  :1;
22446:             };
22447:             struct {
22448:                 unsigned                        :2;
22449:                 unsigned TXB2EID10              :1;
22450:             };
22451:             struct {
22452:                 unsigned                        :3;
22453:                 unsigned TXB2EID11              :1;
22454:             };
22455:             struct {
22456:                 unsigned                        :4;
22457:                 unsigned TXB2EID12              :1;
22458:             };
22459:             struct {
22460:                 unsigned                        :5;
22461:                 unsigned TXB2EID13              :1;
22462:             };
22463:             struct {
22464:                 unsigned                        :6;
22465:                 unsigned TXB2EID14              :1;
22466:             };
22467:             struct {
22468:                 unsigned                        :7;
22469:                 unsigned TXB2EID15              :1;
22470:             };
22471:             struct {
22472:                 unsigned TXB2EID8               :1;
22473:             };
22474:             struct {
22475:                 unsigned                        :1;
22476:                 unsigned TXB2EID9               :1;
22477:             };
22478:         } TXB2EIDHbits_t;
22479:         extern volatile TXB2EIDHbits_t TXB2EIDHbits @ 0xF03;
22480:         // bitfield macros
22481:         #define _TXB2EIDH_EID_POSN                                  0x0
22482:         #define _TXB2EIDH_EID_POSITION                              0x0
22483:         #define _TXB2EIDH_EID_SIZE                                  0x8
22484:         #define _TXB2EIDH_EID_LENGTH                                0x8
22485:         #define _TXB2EIDH_EID_MASK                                  0xFF
22486:         #define _TXB2EIDH_EID8_POSN                                 0x0
22487:         #define _TXB2EIDH_EID8_POSITION                             0x0
22488:         #define _TXB2EIDH_EID8_SIZE                                 0x1
22489:         #define _TXB2EIDH_EID8_LENGTH                               0x1
22490:         #define _TXB2EIDH_EID8_MASK                                 0x1
22491:         #define _TXB2EIDH_EID9_POSN                                 0x1
22492:         #define _TXB2EIDH_EID9_POSITION                             0x1
22493:         #define _TXB2EIDH_EID9_SIZE                                 0x1
22494:         #define _TXB2EIDH_EID9_LENGTH                               0x1
22495:         #define _TXB2EIDH_EID9_MASK                                 0x2
22496:         #define _TXB2EIDH_EID10_POSN                                0x2
22497:         #define _TXB2EIDH_EID10_POSITION                            0x2
22498:         #define _TXB2EIDH_EID10_SIZE                                0x1
22499:         #define _TXB2EIDH_EID10_LENGTH                              0x1
22500:         #define _TXB2EIDH_EID10_MASK                                0x4
22501:         #define _TXB2EIDH_EID11_POSN                                0x3
22502:         #define _TXB2EIDH_EID11_POSITION                            0x3
22503:         #define _TXB2EIDH_EID11_SIZE                                0x1
22504:         #define _TXB2EIDH_EID11_LENGTH                              0x1
22505:         #define _TXB2EIDH_EID11_MASK                                0x8
22506:         #define _TXB2EIDH_EID12_POSN                                0x4
22507:         #define _TXB2EIDH_EID12_POSITION                            0x4
22508:         #define _TXB2EIDH_EID12_SIZE                                0x1
22509:         #define _TXB2EIDH_EID12_LENGTH                              0x1
22510:         #define _TXB2EIDH_EID12_MASK                                0x10
22511:         #define _TXB2EIDH_EID13_POSN                                0x5
22512:         #define _TXB2EIDH_EID13_POSITION                            0x5
22513:         #define _TXB2EIDH_EID13_SIZE                                0x1
22514:         #define _TXB2EIDH_EID13_LENGTH                              0x1
22515:         #define _TXB2EIDH_EID13_MASK                                0x20
22516:         #define _TXB2EIDH_EID14_POSN                                0x6
22517:         #define _TXB2EIDH_EID14_POSITION                            0x6
22518:         #define _TXB2EIDH_EID14_SIZE                                0x1
22519:         #define _TXB2EIDH_EID14_LENGTH                              0x1
22520:         #define _TXB2EIDH_EID14_MASK                                0x40
22521:         #define _TXB2EIDH_EID15_POSN                                0x7
22522:         #define _TXB2EIDH_EID15_POSITION                            0x7
22523:         #define _TXB2EIDH_EID15_SIZE                                0x1
22524:         #define _TXB2EIDH_EID15_LENGTH                              0x1
22525:         #define _TXB2EIDH_EID15_MASK                                0x80
22526:         #define _TXB2EIDH_TXB2EID10_POSN                            0x2
22527:         #define _TXB2EIDH_TXB2EID10_POSITION                        0x2
22528:         #define _TXB2EIDH_TXB2EID10_SIZE                            0x1
22529:         #define _TXB2EIDH_TXB2EID10_LENGTH                          0x1
22530:         #define _TXB2EIDH_TXB2EID10_MASK                            0x4
22531:         #define _TXB2EIDH_TXB2EID11_POSN                            0x3
22532:         #define _TXB2EIDH_TXB2EID11_POSITION                        0x3
22533:         #define _TXB2EIDH_TXB2EID11_SIZE                            0x1
22534:         #define _TXB2EIDH_TXB2EID11_LENGTH                          0x1
22535:         #define _TXB2EIDH_TXB2EID11_MASK                            0x8
22536:         #define _TXB2EIDH_TXB2EID12_POSN                            0x4
22537:         #define _TXB2EIDH_TXB2EID12_POSITION                        0x4
22538:         #define _TXB2EIDH_TXB2EID12_SIZE                            0x1
22539:         #define _TXB2EIDH_TXB2EID12_LENGTH                          0x1
22540:         #define _TXB2EIDH_TXB2EID12_MASK                            0x10
22541:         #define _TXB2EIDH_TXB2EID13_POSN                            0x5
22542:         #define _TXB2EIDH_TXB2EID13_POSITION                        0x5
22543:         #define _TXB2EIDH_TXB2EID13_SIZE                            0x1
22544:         #define _TXB2EIDH_TXB2EID13_LENGTH                          0x1
22545:         #define _TXB2EIDH_TXB2EID13_MASK                            0x20
22546:         #define _TXB2EIDH_TXB2EID14_POSN                            0x6
22547:         #define _TXB2EIDH_TXB2EID14_POSITION                        0x6
22548:         #define _TXB2EIDH_TXB2EID14_SIZE                            0x1
22549:         #define _TXB2EIDH_TXB2EID14_LENGTH                          0x1
22550:         #define _TXB2EIDH_TXB2EID14_MASK                            0x40
22551:         #define _TXB2EIDH_TXB2EID15_POSN                            0x7
22552:         #define _TXB2EIDH_TXB2EID15_POSITION                        0x7
22553:         #define _TXB2EIDH_TXB2EID15_SIZE                            0x1
22554:         #define _TXB2EIDH_TXB2EID15_LENGTH                          0x1
22555:         #define _TXB2EIDH_TXB2EID15_MASK                            0x80
22556:         #define _TXB2EIDH_TXB2EID8_POSN                             0x0
22557:         #define _TXB2EIDH_TXB2EID8_POSITION                         0x0
22558:         #define _TXB2EIDH_TXB2EID8_SIZE                             0x1
22559:         #define _TXB2EIDH_TXB2EID8_LENGTH                           0x1
22560:         #define _TXB2EIDH_TXB2EID8_MASK                             0x1
22561:         #define _TXB2EIDH_TXB2EID9_POSN                             0x1
22562:         #define _TXB2EIDH_TXB2EID9_POSITION                         0x1
22563:         #define _TXB2EIDH_TXB2EID9_SIZE                             0x1
22564:         #define _TXB2EIDH_TXB2EID9_LENGTH                           0x1
22565:         #define _TXB2EIDH_TXB2EID9_MASK                             0x2
22566:         
22567:         // Register: TXB2EIDL
22568:         extern volatile unsigned char           TXB2EIDL            @ 0xF04;
22569:         #ifndef _LIB_BUILD
22570:         asm("TXB2EIDL equ 0F04h");
22571:         #endif
22572:         // bitfield definitions
22573:         typedef union {
22574:             struct {
22575:                 unsigned EID                    :8;
22576:             };
22577:             struct {
22578:                 unsigned EID0                   :1;
22579:                 unsigned EID1                   :1;
22580:                 unsigned EID2                   :1;
22581:                 unsigned EID3                   :1;
22582:                 unsigned EID4                   :1;
22583:                 unsigned EID5                   :1;
22584:                 unsigned EID6                   :1;
22585:                 unsigned EID7                   :1;
22586:             };
22587:             struct {
22588:                 unsigned TXB2EID0               :1;
22589:             };
22590:             struct {
22591:                 unsigned                        :1;
22592:                 unsigned TXB2EID1               :1;
22593:             };
22594:             struct {
22595:                 unsigned                        :2;
22596:                 unsigned TXB2EID2               :1;
22597:             };
22598:             struct {
22599:                 unsigned                        :3;
22600:                 unsigned TXB2EID3               :1;
22601:             };
22602:             struct {
22603:                 unsigned                        :4;
22604:                 unsigned TXB2EID4               :1;
22605:             };
22606:             struct {
22607:                 unsigned                        :5;
22608:                 unsigned TXB2EID5               :1;
22609:             };
22610:             struct {
22611:                 unsigned                        :6;
22612:                 unsigned TXB2EID6               :1;
22613:             };
22614:             struct {
22615:                 unsigned                        :7;
22616:                 unsigned TXB2EID7               :1;
22617:             };
22618:         } TXB2EIDLbits_t;
22619:         extern volatile TXB2EIDLbits_t TXB2EIDLbits @ 0xF04;
22620:         // bitfield macros
22621:         #define _TXB2EIDL_EID_POSN                                  0x0
22622:         #define _TXB2EIDL_EID_POSITION                              0x0
22623:         #define _TXB2EIDL_EID_SIZE                                  0x8
22624:         #define _TXB2EIDL_EID_LENGTH                                0x8
22625:         #define _TXB2EIDL_EID_MASK                                  0xFF
22626:         #define _TXB2EIDL_EID0_POSN                                 0x0
22627:         #define _TXB2EIDL_EID0_POSITION                             0x0
22628:         #define _TXB2EIDL_EID0_SIZE                                 0x1
22629:         #define _TXB2EIDL_EID0_LENGTH                               0x1
22630:         #define _TXB2EIDL_EID0_MASK                                 0x1
22631:         #define _TXB2EIDL_EID1_POSN                                 0x1
22632:         #define _TXB2EIDL_EID1_POSITION                             0x1
22633:         #define _TXB2EIDL_EID1_SIZE                                 0x1
22634:         #define _TXB2EIDL_EID1_LENGTH                               0x1
22635:         #define _TXB2EIDL_EID1_MASK                                 0x2
22636:         #define _TXB2EIDL_EID2_POSN                                 0x2
22637:         #define _TXB2EIDL_EID2_POSITION                             0x2
22638:         #define _TXB2EIDL_EID2_SIZE                                 0x1
22639:         #define _TXB2EIDL_EID2_LENGTH                               0x1
22640:         #define _TXB2EIDL_EID2_MASK                                 0x4
22641:         #define _TXB2EIDL_EID3_POSN                                 0x3
22642:         #define _TXB2EIDL_EID3_POSITION                             0x3
22643:         #define _TXB2EIDL_EID3_SIZE                                 0x1
22644:         #define _TXB2EIDL_EID3_LENGTH                               0x1
22645:         #define _TXB2EIDL_EID3_MASK                                 0x8
22646:         #define _TXB2EIDL_EID4_POSN                                 0x4
22647:         #define _TXB2EIDL_EID4_POSITION                             0x4
22648:         #define _TXB2EIDL_EID4_SIZE                                 0x1
22649:         #define _TXB2EIDL_EID4_LENGTH                               0x1
22650:         #define _TXB2EIDL_EID4_MASK                                 0x10
22651:         #define _TXB2EIDL_EID5_POSN                                 0x5
22652:         #define _TXB2EIDL_EID5_POSITION                             0x5
22653:         #define _TXB2EIDL_EID5_SIZE                                 0x1
22654:         #define _TXB2EIDL_EID5_LENGTH                               0x1
22655:         #define _TXB2EIDL_EID5_MASK                                 0x20
22656:         #define _TXB2EIDL_EID6_POSN                                 0x6
22657:         #define _TXB2EIDL_EID6_POSITION                             0x6
22658:         #define _TXB2EIDL_EID6_SIZE                                 0x1
22659:         #define _TXB2EIDL_EID6_LENGTH                               0x1
22660:         #define _TXB2EIDL_EID6_MASK                                 0x40
22661:         #define _TXB2EIDL_EID7_POSN                                 0x7
22662:         #define _TXB2EIDL_EID7_POSITION                             0x7
22663:         #define _TXB2EIDL_EID7_SIZE                                 0x1
22664:         #define _TXB2EIDL_EID7_LENGTH                               0x1
22665:         #define _TXB2EIDL_EID7_MASK                                 0x80
22666:         #define _TXB2EIDL_TXB2EID0_POSN                             0x0
22667:         #define _TXB2EIDL_TXB2EID0_POSITION                         0x0
22668:         #define _TXB2EIDL_TXB2EID0_SIZE                             0x1
22669:         #define _TXB2EIDL_TXB2EID0_LENGTH                           0x1
22670:         #define _TXB2EIDL_TXB2EID0_MASK                             0x1
22671:         #define _TXB2EIDL_TXB2EID1_POSN                             0x1
22672:         #define _TXB2EIDL_TXB2EID1_POSITION                         0x1
22673:         #define _TXB2EIDL_TXB2EID1_SIZE                             0x1
22674:         #define _TXB2EIDL_TXB2EID1_LENGTH                           0x1
22675:         #define _TXB2EIDL_TXB2EID1_MASK                             0x2
22676:         #define _TXB2EIDL_TXB2EID2_POSN                             0x2
22677:         #define _TXB2EIDL_TXB2EID2_POSITION                         0x2
22678:         #define _TXB2EIDL_TXB2EID2_SIZE                             0x1
22679:         #define _TXB2EIDL_TXB2EID2_LENGTH                           0x1
22680:         #define _TXB2EIDL_TXB2EID2_MASK                             0x4
22681:         #define _TXB2EIDL_TXB2EID3_POSN                             0x3
22682:         #define _TXB2EIDL_TXB2EID3_POSITION                         0x3
22683:         #define _TXB2EIDL_TXB2EID3_SIZE                             0x1
22684:         #define _TXB2EIDL_TXB2EID3_LENGTH                           0x1
22685:         #define _TXB2EIDL_TXB2EID3_MASK                             0x8
22686:         #define _TXB2EIDL_TXB2EID4_POSN                             0x4
22687:         #define _TXB2EIDL_TXB2EID4_POSITION                         0x4
22688:         #define _TXB2EIDL_TXB2EID4_SIZE                             0x1
22689:         #define _TXB2EIDL_TXB2EID4_LENGTH                           0x1
22690:         #define _TXB2EIDL_TXB2EID4_MASK                             0x10
22691:         #define _TXB2EIDL_TXB2EID5_POSN                             0x5
22692:         #define _TXB2EIDL_TXB2EID5_POSITION                         0x5
22693:         #define _TXB2EIDL_TXB2EID5_SIZE                             0x1
22694:         #define _TXB2EIDL_TXB2EID5_LENGTH                           0x1
22695:         #define _TXB2EIDL_TXB2EID5_MASK                             0x20
22696:         #define _TXB2EIDL_TXB2EID6_POSN                             0x6
22697:         #define _TXB2EIDL_TXB2EID6_POSITION                         0x6
22698:         #define _TXB2EIDL_TXB2EID6_SIZE                             0x1
22699:         #define _TXB2EIDL_TXB2EID6_LENGTH                           0x1
22700:         #define _TXB2EIDL_TXB2EID6_MASK                             0x40
22701:         #define _TXB2EIDL_TXB2EID7_POSN                             0x7
22702:         #define _TXB2EIDL_TXB2EID7_POSITION                         0x7
22703:         #define _TXB2EIDL_TXB2EID7_SIZE                             0x1
22704:         #define _TXB2EIDL_TXB2EID7_LENGTH                           0x1
22705:         #define _TXB2EIDL_TXB2EID7_MASK                             0x80
22706:         
22707:         // Register: TXB2DLC
22708:         extern volatile unsigned char           TXB2DLC             @ 0xF05;
22709:         #ifndef _LIB_BUILD
22710:         asm("TXB2DLC equ 0F05h");
22711:         #endif
22712:         // bitfield definitions
22713:         typedef union {
22714:             struct {
22715:                 unsigned DLC                    :4;
22716:                 unsigned                        :2;
22717:                 unsigned TXRTR                  :1;
22718:             };
22719:             struct {
22720:                 unsigned DLC0                   :1;
22721:                 unsigned DLC1                   :1;
22722:                 unsigned DLC2                   :1;
22723:                 unsigned DLC3                   :1;
22724:             };
22725:             struct {
22726:                 unsigned TXB2DLC0               :1;
22727:             };
22728:             struct {
22729:                 unsigned                        :1;
22730:                 unsigned TXB2DLC1               :1;
22731:             };
22732:             struct {
22733:                 unsigned                        :2;
22734:                 unsigned TXB2DLC2               :1;
22735:             };
22736:             struct {
22737:                 unsigned                        :3;
22738:                 unsigned TXB2DLC3               :1;
22739:             };
22740:             struct {
22741:                 unsigned                        :6;
22742:                 unsigned TXB2RTR                :1;
22743:             };
22744:         } TXB2DLCbits_t;
22745:         extern volatile TXB2DLCbits_t TXB2DLCbits @ 0xF05;
22746:         // bitfield macros
22747:         #define _TXB2DLC_DLC_POSN                                   0x0
22748:         #define _TXB2DLC_DLC_POSITION                               0x0
22749:         #define _TXB2DLC_DLC_SIZE                                   0x4
22750:         #define _TXB2DLC_DLC_LENGTH                                 0x4
22751:         #define _TXB2DLC_DLC_MASK                                   0xF
22752:         #define _TXB2DLC_TXRTR_POSN                                 0x6
22753:         #define _TXB2DLC_TXRTR_POSITION                             0x6
22754:         #define _TXB2DLC_TXRTR_SIZE                                 0x1
22755:         #define _TXB2DLC_TXRTR_LENGTH                               0x1
22756:         #define _TXB2DLC_TXRTR_MASK                                 0x40
22757:         #define _TXB2DLC_DLC0_POSN                                  0x0
22758:         #define _TXB2DLC_DLC0_POSITION                              0x0
22759:         #define _TXB2DLC_DLC0_SIZE                                  0x1
22760:         #define _TXB2DLC_DLC0_LENGTH                                0x1
22761:         #define _TXB2DLC_DLC0_MASK                                  0x1
22762:         #define _TXB2DLC_DLC1_POSN                                  0x1
22763:         #define _TXB2DLC_DLC1_POSITION                              0x1
22764:         #define _TXB2DLC_DLC1_SIZE                                  0x1
22765:         #define _TXB2DLC_DLC1_LENGTH                                0x1
22766:         #define _TXB2DLC_DLC1_MASK                                  0x2
22767:         #define _TXB2DLC_DLC2_POSN                                  0x2
22768:         #define _TXB2DLC_DLC2_POSITION                              0x2
22769:         #define _TXB2DLC_DLC2_SIZE                                  0x1
22770:         #define _TXB2DLC_DLC2_LENGTH                                0x1
22771:         #define _TXB2DLC_DLC2_MASK                                  0x4
22772:         #define _TXB2DLC_DLC3_POSN                                  0x3
22773:         #define _TXB2DLC_DLC3_POSITION                              0x3
22774:         #define _TXB2DLC_DLC3_SIZE                                  0x1
22775:         #define _TXB2DLC_DLC3_LENGTH                                0x1
22776:         #define _TXB2DLC_DLC3_MASK                                  0x8
22777:         #define _TXB2DLC_TXB2DLC0_POSN                              0x0
22778:         #define _TXB2DLC_TXB2DLC0_POSITION                          0x0
22779:         #define _TXB2DLC_TXB2DLC0_SIZE                              0x1
22780:         #define _TXB2DLC_TXB2DLC0_LENGTH                            0x1
22781:         #define _TXB2DLC_TXB2DLC0_MASK                              0x1
22782:         #define _TXB2DLC_TXB2DLC1_POSN                              0x1
22783:         #define _TXB2DLC_TXB2DLC1_POSITION                          0x1
22784:         #define _TXB2DLC_TXB2DLC1_SIZE                              0x1
22785:         #define _TXB2DLC_TXB2DLC1_LENGTH                            0x1
22786:         #define _TXB2DLC_TXB2DLC1_MASK                              0x2
22787:         #define _TXB2DLC_TXB2DLC2_POSN                              0x2
22788:         #define _TXB2DLC_TXB2DLC2_POSITION                          0x2
22789:         #define _TXB2DLC_TXB2DLC2_SIZE                              0x1
22790:         #define _TXB2DLC_TXB2DLC2_LENGTH                            0x1
22791:         #define _TXB2DLC_TXB2DLC2_MASK                              0x4
22792:         #define _TXB2DLC_TXB2DLC3_POSN                              0x3
22793:         #define _TXB2DLC_TXB2DLC3_POSITION                          0x3
22794:         #define _TXB2DLC_TXB2DLC3_SIZE                              0x1
22795:         #define _TXB2DLC_TXB2DLC3_LENGTH                            0x1
22796:         #define _TXB2DLC_TXB2DLC3_MASK                              0x8
22797:         #define _TXB2DLC_TXB2RTR_POSN                               0x6
22798:         #define _TXB2DLC_TXB2RTR_POSITION                           0x6
22799:         #define _TXB2DLC_TXB2RTR_SIZE                               0x1
22800:         #define _TXB2DLC_TXB2RTR_LENGTH                             0x1
22801:         #define _TXB2DLC_TXB2RTR_MASK                               0x40
22802:         
22803:         // Register: TXB2D0
22804:         extern volatile unsigned char           TXB2D0              @ 0xF06;
22805:         #ifndef _LIB_BUILD
22806:         asm("TXB2D0 equ 0F06h");
22807:         #endif
22808:         // bitfield definitions
22809:         typedef union {
22810:             struct {
22811:                 unsigned TXB2D0                 :8;
22812:             };
22813:             struct {
22814:                 unsigned TXB2D00                :1;
22815:                 unsigned TXB2D01                :1;
22816:                 unsigned TXB2D02                :1;
22817:                 unsigned TXB2D03                :1;
22818:                 unsigned TXB2D04                :1;
22819:                 unsigned TXB2D05                :1;
22820:                 unsigned TXB2D06                :1;
22821:                 unsigned TXB2D07                :1;
22822:             };
22823:         } TXB2D0bits_t;
22824:         extern volatile TXB2D0bits_t TXB2D0bits @ 0xF06;
22825:         // bitfield macros
22826:         #define _TXB2D0_TXB2D0_POSN                                 0x0
22827:         #define _TXB2D0_TXB2D0_POSITION                             0x0
22828:         #define _TXB2D0_TXB2D0_SIZE                                 0x8
22829:         #define _TXB2D0_TXB2D0_LENGTH                               0x8
22830:         #define _TXB2D0_TXB2D0_MASK                                 0xFF
22831:         #define _TXB2D0_TXB2D00_POSN                                0x0
22832:         #define _TXB2D0_TXB2D00_POSITION                            0x0
22833:         #define _TXB2D0_TXB2D00_SIZE                                0x1
22834:         #define _TXB2D0_TXB2D00_LENGTH                              0x1
22835:         #define _TXB2D0_TXB2D00_MASK                                0x1
22836:         #define _TXB2D0_TXB2D01_POSN                                0x1
22837:         #define _TXB2D0_TXB2D01_POSITION                            0x1
22838:         #define _TXB2D0_TXB2D01_SIZE                                0x1
22839:         #define _TXB2D0_TXB2D01_LENGTH                              0x1
22840:         #define _TXB2D0_TXB2D01_MASK                                0x2
22841:         #define _TXB2D0_TXB2D02_POSN                                0x2
22842:         #define _TXB2D0_TXB2D02_POSITION                            0x2
22843:         #define _TXB2D0_TXB2D02_SIZE                                0x1
22844:         #define _TXB2D0_TXB2D02_LENGTH                              0x1
22845:         #define _TXB2D0_TXB2D02_MASK                                0x4
22846:         #define _TXB2D0_TXB2D03_POSN                                0x3
22847:         #define _TXB2D0_TXB2D03_POSITION                            0x3
22848:         #define _TXB2D0_TXB2D03_SIZE                                0x1
22849:         #define _TXB2D0_TXB2D03_LENGTH                              0x1
22850:         #define _TXB2D0_TXB2D03_MASK                                0x8
22851:         #define _TXB2D0_TXB2D04_POSN                                0x4
22852:         #define _TXB2D0_TXB2D04_POSITION                            0x4
22853:         #define _TXB2D0_TXB2D04_SIZE                                0x1
22854:         #define _TXB2D0_TXB2D04_LENGTH                              0x1
22855:         #define _TXB2D0_TXB2D04_MASK                                0x10
22856:         #define _TXB2D0_TXB2D05_POSN                                0x5
22857:         #define _TXB2D0_TXB2D05_POSITION                            0x5
22858:         #define _TXB2D0_TXB2D05_SIZE                                0x1
22859:         #define _TXB2D0_TXB2D05_LENGTH                              0x1
22860:         #define _TXB2D0_TXB2D05_MASK                                0x20
22861:         #define _TXB2D0_TXB2D06_POSN                                0x6
22862:         #define _TXB2D0_TXB2D06_POSITION                            0x6
22863:         #define _TXB2D0_TXB2D06_SIZE                                0x1
22864:         #define _TXB2D0_TXB2D06_LENGTH                              0x1
22865:         #define _TXB2D0_TXB2D06_MASK                                0x40
22866:         #define _TXB2D0_TXB2D07_POSN                                0x7
22867:         #define _TXB2D0_TXB2D07_POSITION                            0x7
22868:         #define _TXB2D0_TXB2D07_SIZE                                0x1
22869:         #define _TXB2D0_TXB2D07_LENGTH                              0x1
22870:         #define _TXB2D0_TXB2D07_MASK                                0x80
22871:         
22872:         // Register: TXB2D1
22873:         extern volatile unsigned char           TXB2D1              @ 0xF07;
22874:         #ifndef _LIB_BUILD
22875:         asm("TXB2D1 equ 0F07h");
22876:         #endif
22877:         // bitfield definitions
22878:         typedef union {
22879:             struct {
22880:                 unsigned TXB2D1                 :8;
22881:             };
22882:             struct {
22883:                 unsigned TXB2D10                :1;
22884:                 unsigned TXB2D11                :1;
22885:                 unsigned TXB2D12                :1;
22886:                 unsigned TXB2D13                :1;
22887:                 unsigned TXB2D14                :1;
22888:                 unsigned TXB2D15                :1;
22889:                 unsigned TXB2D16                :1;
22890:                 unsigned TXB2D17                :1;
22891:             };
22892:         } TXB2D1bits_t;
22893:         extern volatile TXB2D1bits_t TXB2D1bits @ 0xF07;
22894:         // bitfield macros
22895:         #define _TXB2D1_TXB2D1_POSN                                 0x0
22896:         #define _TXB2D1_TXB2D1_POSITION                             0x0
22897:         #define _TXB2D1_TXB2D1_SIZE                                 0x8
22898:         #define _TXB2D1_TXB2D1_LENGTH                               0x8
22899:         #define _TXB2D1_TXB2D1_MASK                                 0xFF
22900:         #define _TXB2D1_TXB2D10_POSN                                0x0
22901:         #define _TXB2D1_TXB2D10_POSITION                            0x0
22902:         #define _TXB2D1_TXB2D10_SIZE                                0x1
22903:         #define _TXB2D1_TXB2D10_LENGTH                              0x1
22904:         #define _TXB2D1_TXB2D10_MASK                                0x1
22905:         #define _TXB2D1_TXB2D11_POSN                                0x1
22906:         #define _TXB2D1_TXB2D11_POSITION                            0x1
22907:         #define _TXB2D1_TXB2D11_SIZE                                0x1
22908:         #define _TXB2D1_TXB2D11_LENGTH                              0x1
22909:         #define _TXB2D1_TXB2D11_MASK                                0x2
22910:         #define _TXB2D1_TXB2D12_POSN                                0x2
22911:         #define _TXB2D1_TXB2D12_POSITION                            0x2
22912:         #define _TXB2D1_TXB2D12_SIZE                                0x1
22913:         #define _TXB2D1_TXB2D12_LENGTH                              0x1
22914:         #define _TXB2D1_TXB2D12_MASK                                0x4
22915:         #define _TXB2D1_TXB2D13_POSN                                0x3
22916:         #define _TXB2D1_TXB2D13_POSITION                            0x3
22917:         #define _TXB2D1_TXB2D13_SIZE                                0x1
22918:         #define _TXB2D1_TXB2D13_LENGTH                              0x1
22919:         #define _TXB2D1_TXB2D13_MASK                                0x8
22920:         #define _TXB2D1_TXB2D14_POSN                                0x4
22921:         #define _TXB2D1_TXB2D14_POSITION                            0x4
22922:         #define _TXB2D1_TXB2D14_SIZE                                0x1
22923:         #define _TXB2D1_TXB2D14_LENGTH                              0x1
22924:         #define _TXB2D1_TXB2D14_MASK                                0x10
22925:         #define _TXB2D1_TXB2D15_POSN                                0x5
22926:         #define _TXB2D1_TXB2D15_POSITION                            0x5
22927:         #define _TXB2D1_TXB2D15_SIZE                                0x1
22928:         #define _TXB2D1_TXB2D15_LENGTH                              0x1
22929:         #define _TXB2D1_TXB2D15_MASK                                0x20
22930:         #define _TXB2D1_TXB2D16_POSN                                0x6
22931:         #define _TXB2D1_TXB2D16_POSITION                            0x6
22932:         #define _TXB2D1_TXB2D16_SIZE                                0x1
22933:         #define _TXB2D1_TXB2D16_LENGTH                              0x1
22934:         #define _TXB2D1_TXB2D16_MASK                                0x40
22935:         #define _TXB2D1_TXB2D17_POSN                                0x7
22936:         #define _TXB2D1_TXB2D17_POSITION                            0x7
22937:         #define _TXB2D1_TXB2D17_SIZE                                0x1
22938:         #define _TXB2D1_TXB2D17_LENGTH                              0x1
22939:         #define _TXB2D1_TXB2D17_MASK                                0x80
22940:         
22941:         // Register: TXB2D2
22942:         extern volatile unsigned char           TXB2D2              @ 0xF08;
22943:         #ifndef _LIB_BUILD
22944:         asm("TXB2D2 equ 0F08h");
22945:         #endif
22946:         // bitfield definitions
22947:         typedef union {
22948:             struct {
22949:                 unsigned TXB2D2                 :8;
22950:             };
22951:             struct {
22952:                 unsigned TXB2D20                :1;
22953:                 unsigned TXB2D21                :1;
22954:                 unsigned TXB2D22                :1;
22955:                 unsigned TXB2D23                :1;
22956:                 unsigned TXB2D24                :1;
22957:                 unsigned TXB2D25                :1;
22958:                 unsigned TXB2D26                :1;
22959:                 unsigned TXB2D27                :1;
22960:             };
22961:         } TXB2D2bits_t;
22962:         extern volatile TXB2D2bits_t TXB2D2bits @ 0xF08;
22963:         // bitfield macros
22964:         #define _TXB2D2_TXB2D2_POSN                                 0x0
22965:         #define _TXB2D2_TXB2D2_POSITION                             0x0
22966:         #define _TXB2D2_TXB2D2_SIZE                                 0x8
22967:         #define _TXB2D2_TXB2D2_LENGTH                               0x8
22968:         #define _TXB2D2_TXB2D2_MASK                                 0xFF
22969:         #define _TXB2D2_TXB2D20_POSN                                0x0
22970:         #define _TXB2D2_TXB2D20_POSITION                            0x0
22971:         #define _TXB2D2_TXB2D20_SIZE                                0x1
22972:         #define _TXB2D2_TXB2D20_LENGTH                              0x1
22973:         #define _TXB2D2_TXB2D20_MASK                                0x1
22974:         #define _TXB2D2_TXB2D21_POSN                                0x1
22975:         #define _TXB2D2_TXB2D21_POSITION                            0x1
22976:         #define _TXB2D2_TXB2D21_SIZE                                0x1
22977:         #define _TXB2D2_TXB2D21_LENGTH                              0x1
22978:         #define _TXB2D2_TXB2D21_MASK                                0x2
22979:         #define _TXB2D2_TXB2D22_POSN                                0x2
22980:         #define _TXB2D2_TXB2D22_POSITION                            0x2
22981:         #define _TXB2D2_TXB2D22_SIZE                                0x1
22982:         #define _TXB2D2_TXB2D22_LENGTH                              0x1
22983:         #define _TXB2D2_TXB2D22_MASK                                0x4
22984:         #define _TXB2D2_TXB2D23_POSN                                0x3
22985:         #define _TXB2D2_TXB2D23_POSITION                            0x3
22986:         #define _TXB2D2_TXB2D23_SIZE                                0x1
22987:         #define _TXB2D2_TXB2D23_LENGTH                              0x1
22988:         #define _TXB2D2_TXB2D23_MASK                                0x8
22989:         #define _TXB2D2_TXB2D24_POSN                                0x4
22990:         #define _TXB2D2_TXB2D24_POSITION                            0x4
22991:         #define _TXB2D2_TXB2D24_SIZE                                0x1
22992:         #define _TXB2D2_TXB2D24_LENGTH                              0x1
22993:         #define _TXB2D2_TXB2D24_MASK                                0x10
22994:         #define _TXB2D2_TXB2D25_POSN                                0x5
22995:         #define _TXB2D2_TXB2D25_POSITION                            0x5
22996:         #define _TXB2D2_TXB2D25_SIZE                                0x1
22997:         #define _TXB2D2_TXB2D25_LENGTH                              0x1
22998:         #define _TXB2D2_TXB2D25_MASK                                0x20
22999:         #define _TXB2D2_TXB2D26_POSN                                0x6
23000:         #define _TXB2D2_TXB2D26_POSITION                            0x6
23001:         #define _TXB2D2_TXB2D26_SIZE                                0x1
23002:         #define _TXB2D2_TXB2D26_LENGTH                              0x1
23003:         #define _TXB2D2_TXB2D26_MASK                                0x40
23004:         #define _TXB2D2_TXB2D27_POSN                                0x7
23005:         #define _TXB2D2_TXB2D27_POSITION                            0x7
23006:         #define _TXB2D2_TXB2D27_SIZE                                0x1
23007:         #define _TXB2D2_TXB2D27_LENGTH                              0x1
23008:         #define _TXB2D2_TXB2D27_MASK                                0x80
23009:         
23010:         // Register: TXB2D3
23011:         extern volatile unsigned char           TXB2D3              @ 0xF09;
23012:         #ifndef _LIB_BUILD
23013:         asm("TXB2D3 equ 0F09h");
23014:         #endif
23015:         // bitfield definitions
23016:         typedef union {
23017:             struct {
23018:                 unsigned TXB2D3                 :8;
23019:             };
23020:             struct {
23021:                 unsigned TXB2D30                :1;
23022:                 unsigned TXB2D31                :1;
23023:                 unsigned TXB2D32                :1;
23024:                 unsigned TXB2D33                :1;
23025:                 unsigned TXB2D34                :1;
23026:                 unsigned TXB2D35                :1;
23027:                 unsigned TXB2D36                :1;
23028:                 unsigned TXB2D37                :1;
23029:             };
23030:         } TXB2D3bits_t;
23031:         extern volatile TXB2D3bits_t TXB2D3bits @ 0xF09;
23032:         // bitfield macros
23033:         #define _TXB2D3_TXB2D3_POSN                                 0x0
23034:         #define _TXB2D3_TXB2D3_POSITION                             0x0
23035:         #define _TXB2D3_TXB2D3_SIZE                                 0x8
23036:         #define _TXB2D3_TXB2D3_LENGTH                               0x8
23037:         #define _TXB2D3_TXB2D3_MASK                                 0xFF
23038:         #define _TXB2D3_TXB2D30_POSN                                0x0
23039:         #define _TXB2D3_TXB2D30_POSITION                            0x0
23040:         #define _TXB2D3_TXB2D30_SIZE                                0x1
23041:         #define _TXB2D3_TXB2D30_LENGTH                              0x1
23042:         #define _TXB2D3_TXB2D30_MASK                                0x1
23043:         #define _TXB2D3_TXB2D31_POSN                                0x1
23044:         #define _TXB2D3_TXB2D31_POSITION                            0x1
23045:         #define _TXB2D3_TXB2D31_SIZE                                0x1
23046:         #define _TXB2D3_TXB2D31_LENGTH                              0x1
23047:         #define _TXB2D3_TXB2D31_MASK                                0x2
23048:         #define _TXB2D3_TXB2D32_POSN                                0x2
23049:         #define _TXB2D3_TXB2D32_POSITION                            0x2
23050:         #define _TXB2D3_TXB2D32_SIZE                                0x1
23051:         #define _TXB2D3_TXB2D32_LENGTH                              0x1
23052:         #define _TXB2D3_TXB2D32_MASK                                0x4
23053:         #define _TXB2D3_TXB2D33_POSN                                0x3
23054:         #define _TXB2D3_TXB2D33_POSITION                            0x3
23055:         #define _TXB2D3_TXB2D33_SIZE                                0x1
23056:         #define _TXB2D3_TXB2D33_LENGTH                              0x1
23057:         #define _TXB2D3_TXB2D33_MASK                                0x8
23058:         #define _TXB2D3_TXB2D34_POSN                                0x4
23059:         #define _TXB2D3_TXB2D34_POSITION                            0x4
23060:         #define _TXB2D3_TXB2D34_SIZE                                0x1
23061:         #define _TXB2D3_TXB2D34_LENGTH                              0x1
23062:         #define _TXB2D3_TXB2D34_MASK                                0x10
23063:         #define _TXB2D3_TXB2D35_POSN                                0x5
23064:         #define _TXB2D3_TXB2D35_POSITION                            0x5
23065:         #define _TXB2D3_TXB2D35_SIZE                                0x1
23066:         #define _TXB2D3_TXB2D35_LENGTH                              0x1
23067:         #define _TXB2D3_TXB2D35_MASK                                0x20
23068:         #define _TXB2D3_TXB2D36_POSN                                0x6
23069:         #define _TXB2D3_TXB2D36_POSITION                            0x6
23070:         #define _TXB2D3_TXB2D36_SIZE                                0x1
23071:         #define _TXB2D3_TXB2D36_LENGTH                              0x1
23072:         #define _TXB2D3_TXB2D36_MASK                                0x40
23073:         #define _TXB2D3_TXB2D37_POSN                                0x7
23074:         #define _TXB2D3_TXB2D37_POSITION                            0x7
23075:         #define _TXB2D3_TXB2D37_SIZE                                0x1
23076:         #define _TXB2D3_TXB2D37_LENGTH                              0x1
23077:         #define _TXB2D3_TXB2D37_MASK                                0x80
23078:         
23079:         // Register: TXB2D4
23080:         extern volatile unsigned char           TXB2D4              @ 0xF0A;
23081:         #ifndef _LIB_BUILD
23082:         asm("TXB2D4 equ 0F0Ah");
23083:         #endif
23084:         // bitfield definitions
23085:         typedef union {
23086:             struct {
23087:                 unsigned TXB2D4                 :8;
23088:             };
23089:             struct {
23090:                 unsigned TXB2D40                :1;
23091:                 unsigned TXB2D41                :1;
23092:                 unsigned TXB2D42                :1;
23093:                 unsigned TXB2D43                :1;
23094:                 unsigned TXB2D44                :1;
23095:                 unsigned TXB2D45                :1;
23096:                 unsigned TXB2D46                :1;
23097:                 unsigned TXB2D47                :1;
23098:             };
23099:         } TXB2D4bits_t;
23100:         extern volatile TXB2D4bits_t TXB2D4bits @ 0xF0A;
23101:         // bitfield macros
23102:         #define _TXB2D4_TXB2D4_POSN                                 0x0
23103:         #define _TXB2D4_TXB2D4_POSITION                             0x0
23104:         #define _TXB2D4_TXB2D4_SIZE                                 0x8
23105:         #define _TXB2D4_TXB2D4_LENGTH                               0x8
23106:         #define _TXB2D4_TXB2D4_MASK                                 0xFF
23107:         #define _TXB2D4_TXB2D40_POSN                                0x0
23108:         #define _TXB2D4_TXB2D40_POSITION                            0x0
23109:         #define _TXB2D4_TXB2D40_SIZE                                0x1
23110:         #define _TXB2D4_TXB2D40_LENGTH                              0x1
23111:         #define _TXB2D4_TXB2D40_MASK                                0x1
23112:         #define _TXB2D4_TXB2D41_POSN                                0x1
23113:         #define _TXB2D4_TXB2D41_POSITION                            0x1
23114:         #define _TXB2D4_TXB2D41_SIZE                                0x1
23115:         #define _TXB2D4_TXB2D41_LENGTH                              0x1
23116:         #define _TXB2D4_TXB2D41_MASK                                0x2
23117:         #define _TXB2D4_TXB2D42_POSN                                0x2
23118:         #define _TXB2D4_TXB2D42_POSITION                            0x2
23119:         #define _TXB2D4_TXB2D42_SIZE                                0x1
23120:         #define _TXB2D4_TXB2D42_LENGTH                              0x1
23121:         #define _TXB2D4_TXB2D42_MASK                                0x4
23122:         #define _TXB2D4_TXB2D43_POSN                                0x3
23123:         #define _TXB2D4_TXB2D43_POSITION                            0x3
23124:         #define _TXB2D4_TXB2D43_SIZE                                0x1
23125:         #define _TXB2D4_TXB2D43_LENGTH                              0x1
23126:         #define _TXB2D4_TXB2D43_MASK                                0x8
23127:         #define _TXB2D4_TXB2D44_POSN                                0x4
23128:         #define _TXB2D4_TXB2D44_POSITION                            0x4
23129:         #define _TXB2D4_TXB2D44_SIZE                                0x1
23130:         #define _TXB2D4_TXB2D44_LENGTH                              0x1
23131:         #define _TXB2D4_TXB2D44_MASK                                0x10
23132:         #define _TXB2D4_TXB2D45_POSN                                0x5
23133:         #define _TXB2D4_TXB2D45_POSITION                            0x5
23134:         #define _TXB2D4_TXB2D45_SIZE                                0x1
23135:         #define _TXB2D4_TXB2D45_LENGTH                              0x1
23136:         #define _TXB2D4_TXB2D45_MASK                                0x20
23137:         #define _TXB2D4_TXB2D46_POSN                                0x6
23138:         #define _TXB2D4_TXB2D46_POSITION                            0x6
23139:         #define _TXB2D4_TXB2D46_SIZE                                0x1
23140:         #define _TXB2D4_TXB2D46_LENGTH                              0x1
23141:         #define _TXB2D4_TXB2D46_MASK                                0x40
23142:         #define _TXB2D4_TXB2D47_POSN                                0x7
23143:         #define _TXB2D4_TXB2D47_POSITION                            0x7
23144:         #define _TXB2D4_TXB2D47_SIZE                                0x1
23145:         #define _TXB2D4_TXB2D47_LENGTH                              0x1
23146:         #define _TXB2D4_TXB2D47_MASK                                0x80
23147:         
23148:         // Register: TXB2D5
23149:         extern volatile unsigned char           TXB2D5              @ 0xF0B;
23150:         #ifndef _LIB_BUILD
23151:         asm("TXB2D5 equ 0F0Bh");
23152:         #endif
23153:         // bitfield definitions
23154:         typedef union {
23155:             struct {
23156:                 unsigned TXB2D5                 :8;
23157:             };
23158:             struct {
23159:                 unsigned TXB2D50                :1;
23160:                 unsigned TXB2D51                :1;
23161:                 unsigned TXB2D52                :1;
23162:                 unsigned TXB2D53                :1;
23163:                 unsigned TXB2D54                :1;
23164:                 unsigned TXB2D55                :1;
23165:                 unsigned TXB2D56                :1;
23166:                 unsigned TXB2D57                :1;
23167:             };
23168:         } TXB2D5bits_t;
23169:         extern volatile TXB2D5bits_t TXB2D5bits @ 0xF0B;
23170:         // bitfield macros
23171:         #define _TXB2D5_TXB2D5_POSN                                 0x0
23172:         #define _TXB2D5_TXB2D5_POSITION                             0x0
23173:         #define _TXB2D5_TXB2D5_SIZE                                 0x8
23174:         #define _TXB2D5_TXB2D5_LENGTH                               0x8
23175:         #define _TXB2D5_TXB2D5_MASK                                 0xFF
23176:         #define _TXB2D5_TXB2D50_POSN                                0x0
23177:         #define _TXB2D5_TXB2D50_POSITION                            0x0
23178:         #define _TXB2D5_TXB2D50_SIZE                                0x1
23179:         #define _TXB2D5_TXB2D50_LENGTH                              0x1
23180:         #define _TXB2D5_TXB2D50_MASK                                0x1
23181:         #define _TXB2D5_TXB2D51_POSN                                0x1
23182:         #define _TXB2D5_TXB2D51_POSITION                            0x1
23183:         #define _TXB2D5_TXB2D51_SIZE                                0x1
23184:         #define _TXB2D5_TXB2D51_LENGTH                              0x1
23185:         #define _TXB2D5_TXB2D51_MASK                                0x2
23186:         #define _TXB2D5_TXB2D52_POSN                                0x2
23187:         #define _TXB2D5_TXB2D52_POSITION                            0x2
23188:         #define _TXB2D5_TXB2D52_SIZE                                0x1
23189:         #define _TXB2D5_TXB2D52_LENGTH                              0x1
23190:         #define _TXB2D5_TXB2D52_MASK                                0x4
23191:         #define _TXB2D5_TXB2D53_POSN                                0x3
23192:         #define _TXB2D5_TXB2D53_POSITION                            0x3
23193:         #define _TXB2D5_TXB2D53_SIZE                                0x1
23194:         #define _TXB2D5_TXB2D53_LENGTH                              0x1
23195:         #define _TXB2D5_TXB2D53_MASK                                0x8
23196:         #define _TXB2D5_TXB2D54_POSN                                0x4
23197:         #define _TXB2D5_TXB2D54_POSITION                            0x4
23198:         #define _TXB2D5_TXB2D54_SIZE                                0x1
23199:         #define _TXB2D5_TXB2D54_LENGTH                              0x1
23200:         #define _TXB2D5_TXB2D54_MASK                                0x10
23201:         #define _TXB2D5_TXB2D55_POSN                                0x5
23202:         #define _TXB2D5_TXB2D55_POSITION                            0x5
23203:         #define _TXB2D5_TXB2D55_SIZE                                0x1
23204:         #define _TXB2D5_TXB2D55_LENGTH                              0x1
23205:         #define _TXB2D5_TXB2D55_MASK                                0x20
23206:         #define _TXB2D5_TXB2D56_POSN                                0x6
23207:         #define _TXB2D5_TXB2D56_POSITION                            0x6
23208:         #define _TXB2D5_TXB2D56_SIZE                                0x1
23209:         #define _TXB2D5_TXB2D56_LENGTH                              0x1
23210:         #define _TXB2D5_TXB2D56_MASK                                0x40
23211:         #define _TXB2D5_TXB2D57_POSN                                0x7
23212:         #define _TXB2D5_TXB2D57_POSITION                            0x7
23213:         #define _TXB2D5_TXB2D57_SIZE                                0x1
23214:         #define _TXB2D5_TXB2D57_LENGTH                              0x1
23215:         #define _TXB2D5_TXB2D57_MASK                                0x80
23216:         
23217:         // Register: TXB2D6
23218:         extern volatile unsigned char           TXB2D6              @ 0xF0C;
23219:         #ifndef _LIB_BUILD
23220:         asm("TXB2D6 equ 0F0Ch");
23221:         #endif
23222:         // bitfield definitions
23223:         typedef union {
23224:             struct {
23225:                 unsigned TXB2D6                 :8;
23226:             };
23227:             struct {
23228:                 unsigned TXB2D60                :1;
23229:                 unsigned TXB2D61                :1;
23230:                 unsigned TXB2D62                :1;
23231:                 unsigned TXB2D63                :1;
23232:                 unsigned TXB2D64                :1;
23233:                 unsigned TXB2D65                :1;
23234:                 unsigned TXB2D66                :1;
23235:                 unsigned TXB2D67                :1;
23236:             };
23237:         } TXB2D6bits_t;
23238:         extern volatile TXB2D6bits_t TXB2D6bits @ 0xF0C;
23239:         // bitfield macros
23240:         #define _TXB2D6_TXB2D6_POSN                                 0x0
23241:         #define _TXB2D6_TXB2D6_POSITION                             0x0
23242:         #define _TXB2D6_TXB2D6_SIZE                                 0x8
23243:         #define _TXB2D6_TXB2D6_LENGTH                               0x8
23244:         #define _TXB2D6_TXB2D6_MASK                                 0xFF
23245:         #define _TXB2D6_TXB2D60_POSN                                0x0
23246:         #define _TXB2D6_TXB2D60_POSITION                            0x0
23247:         #define _TXB2D6_TXB2D60_SIZE                                0x1
23248:         #define _TXB2D6_TXB2D60_LENGTH                              0x1
23249:         #define _TXB2D6_TXB2D60_MASK                                0x1
23250:         #define _TXB2D6_TXB2D61_POSN                                0x1
23251:         #define _TXB2D6_TXB2D61_POSITION                            0x1
23252:         #define _TXB2D6_TXB2D61_SIZE                                0x1
23253:         #define _TXB2D6_TXB2D61_LENGTH                              0x1
23254:         #define _TXB2D6_TXB2D61_MASK                                0x2
23255:         #define _TXB2D6_TXB2D62_POSN                                0x2
23256:         #define _TXB2D6_TXB2D62_POSITION                            0x2
23257:         #define _TXB2D6_TXB2D62_SIZE                                0x1
23258:         #define _TXB2D6_TXB2D62_LENGTH                              0x1
23259:         #define _TXB2D6_TXB2D62_MASK                                0x4
23260:         #define _TXB2D6_TXB2D63_POSN                                0x3
23261:         #define _TXB2D6_TXB2D63_POSITION                            0x3
23262:         #define _TXB2D6_TXB2D63_SIZE                                0x1
23263:         #define _TXB2D6_TXB2D63_LENGTH                              0x1
23264:         #define _TXB2D6_TXB2D63_MASK                                0x8
23265:         #define _TXB2D6_TXB2D64_POSN                                0x4
23266:         #define _TXB2D6_TXB2D64_POSITION                            0x4
23267:         #define _TXB2D6_TXB2D64_SIZE                                0x1
23268:         #define _TXB2D6_TXB2D64_LENGTH                              0x1
23269:         #define _TXB2D6_TXB2D64_MASK                                0x10
23270:         #define _TXB2D6_TXB2D65_POSN                                0x5
23271:         #define _TXB2D6_TXB2D65_POSITION                            0x5
23272:         #define _TXB2D6_TXB2D65_SIZE                                0x1
23273:         #define _TXB2D6_TXB2D65_LENGTH                              0x1
23274:         #define _TXB2D6_TXB2D65_MASK                                0x20
23275:         #define _TXB2D6_TXB2D66_POSN                                0x6
23276:         #define _TXB2D6_TXB2D66_POSITION                            0x6
23277:         #define _TXB2D6_TXB2D66_SIZE                                0x1
23278:         #define _TXB2D6_TXB2D66_LENGTH                              0x1
23279:         #define _TXB2D6_TXB2D66_MASK                                0x40
23280:         #define _TXB2D6_TXB2D67_POSN                                0x7
23281:         #define _TXB2D6_TXB2D67_POSITION                            0x7
23282:         #define _TXB2D6_TXB2D67_SIZE                                0x1
23283:         #define _TXB2D6_TXB2D67_LENGTH                              0x1
23284:         #define _TXB2D6_TXB2D67_MASK                                0x80
23285:         
23286:         // Register: TXB2D7
23287:         extern volatile unsigned char           TXB2D7              @ 0xF0D;
23288:         #ifndef _LIB_BUILD
23289:         asm("TXB2D7 equ 0F0Dh");
23290:         #endif
23291:         // bitfield definitions
23292:         typedef union {
23293:             struct {
23294:                 unsigned TXB2D7                 :8;
23295:             };
23296:             struct {
23297:                 unsigned TXB2D70                :1;
23298:                 unsigned TXB2D71                :1;
23299:                 unsigned TXB2D72                :1;
23300:                 unsigned TXB2D73                :1;
23301:                 unsigned TXB2D74                :1;
23302:                 unsigned TXB2D75                :1;
23303:                 unsigned TXB2D76                :1;
23304:                 unsigned TXB2D77                :1;
23305:             };
23306:         } TXB2D7bits_t;
23307:         extern volatile TXB2D7bits_t TXB2D7bits @ 0xF0D;
23308:         // bitfield macros
23309:         #define _TXB2D7_TXB2D7_POSN                                 0x0
23310:         #define _TXB2D7_TXB2D7_POSITION                             0x0
23311:         #define _TXB2D7_TXB2D7_SIZE                                 0x8
23312:         #define _TXB2D7_TXB2D7_LENGTH                               0x8
23313:         #define _TXB2D7_TXB2D7_MASK                                 0xFF
23314:         #define _TXB2D7_TXB2D70_POSN                                0x0
23315:         #define _TXB2D7_TXB2D70_POSITION                            0x0
23316:         #define _TXB2D7_TXB2D70_SIZE                                0x1
23317:         #define _TXB2D7_TXB2D70_LENGTH                              0x1
23318:         #define _TXB2D7_TXB2D70_MASK                                0x1
23319:         #define _TXB2D7_TXB2D71_POSN                                0x1
23320:         #define _TXB2D7_TXB2D71_POSITION                            0x1
23321:         #define _TXB2D7_TXB2D71_SIZE                                0x1
23322:         #define _TXB2D7_TXB2D71_LENGTH                              0x1
23323:         #define _TXB2D7_TXB2D71_MASK                                0x2
23324:         #define _TXB2D7_TXB2D72_POSN                                0x2
23325:         #define _TXB2D7_TXB2D72_POSITION                            0x2
23326:         #define _TXB2D7_TXB2D72_SIZE                                0x1
23327:         #define _TXB2D7_TXB2D72_LENGTH                              0x1
23328:         #define _TXB2D7_TXB2D72_MASK                                0x4
23329:         #define _TXB2D7_TXB2D73_POSN                                0x3
23330:         #define _TXB2D7_TXB2D73_POSITION                            0x3
23331:         #define _TXB2D7_TXB2D73_SIZE                                0x1
23332:         #define _TXB2D7_TXB2D73_LENGTH                              0x1
23333:         #define _TXB2D7_TXB2D73_MASK                                0x8
23334:         #define _TXB2D7_TXB2D74_POSN                                0x4
23335:         #define _TXB2D7_TXB2D74_POSITION                            0x4
23336:         #define _TXB2D7_TXB2D74_SIZE                                0x1
23337:         #define _TXB2D7_TXB2D74_LENGTH                              0x1
23338:         #define _TXB2D7_TXB2D74_MASK                                0x10
23339:         #define _TXB2D7_TXB2D75_POSN                                0x5
23340:         #define _TXB2D7_TXB2D75_POSITION                            0x5
23341:         #define _TXB2D7_TXB2D75_SIZE                                0x1
23342:         #define _TXB2D7_TXB2D75_LENGTH                              0x1
23343:         #define _TXB2D7_TXB2D75_MASK                                0x20
23344:         #define _TXB2D7_TXB2D76_POSN                                0x6
23345:         #define _TXB2D7_TXB2D76_POSITION                            0x6
23346:         #define _TXB2D7_TXB2D76_SIZE                                0x1
23347:         #define _TXB2D7_TXB2D76_LENGTH                              0x1
23348:         #define _TXB2D7_TXB2D76_MASK                                0x40
23349:         #define _TXB2D7_TXB2D77_POSN                                0x7
23350:         #define _TXB2D7_TXB2D77_POSITION                            0x7
23351:         #define _TXB2D7_TXB2D77_SIZE                                0x1
23352:         #define _TXB2D7_TXB2D77_LENGTH                              0x1
23353:         #define _TXB2D7_TXB2D77_MASK                                0x80
23354:         
23355:         // Register: CANSTAT_RO3
23356:         extern volatile unsigned char           CANSTAT_RO3         @ 0xF0E;
23357:         #ifndef _LIB_BUILD
23358:         asm("CANSTAT_RO3 equ 0F0Eh");
23359:         #endif
23360:         // bitfield definitions
23361:         typedef union {
23362:             struct {
23363:                 unsigned EICODE0                :1;
23364:                 unsigned EICODE1_ICODE0         :1;
23365:                 unsigned EICODE2_ICODE1         :1;
23366:                 unsigned EICODE3_ICODE2         :1;
23367:                 unsigned EICODE4                :1;
23368:                 unsigned OPMODE                 :3;
23369:             };
23370:             struct {
23371:                 unsigned                        :1;
23372:                 unsigned EICODE1                :1;
23373:                 unsigned EICODE2                :1;
23374:                 unsigned EICODE3                :1;
23375:                 unsigned                        :1;
23376:                 unsigned OPMODE0                :1;
23377:                 unsigned OPMODE1                :1;
23378:                 unsigned OPMODE2                :1;
23379:             };
23380:             struct {
23381:                 unsigned                        :1;
23382:                 unsigned ICODE0                 :1;
23383:                 unsigned ICODE1                 :1;
23384:                 unsigned ICODE2                 :1;
23385:             };
23386:         } CANSTAT_RO3bits_t;
23387:         extern volatile CANSTAT_RO3bits_t CANSTAT_RO3bits @ 0xF0E;
23388:         // bitfield macros
23389:         #define _CANSTAT_RO3_EICODE0_POSN                           0x0
23390:         #define _CANSTAT_RO3_EICODE0_POSITION                       0x0
23391:         #define _CANSTAT_RO3_EICODE0_SIZE                           0x1
23392:         #define _CANSTAT_RO3_EICODE0_LENGTH                         0x1
23393:         #define _CANSTAT_RO3_EICODE0_MASK                           0x1
23394:         #define _CANSTAT_RO3_EICODE1_ICODE0_POSN                    0x1
23395:         #define _CANSTAT_RO3_EICODE1_ICODE0_POSITION                0x1
23396:         #define _CANSTAT_RO3_EICODE1_ICODE0_SIZE                    0x1
23397:         #define _CANSTAT_RO3_EICODE1_ICODE0_LENGTH                  0x1
23398:         #define _CANSTAT_RO3_EICODE1_ICODE0_MASK                    0x2
23399:         #define _CANSTAT_RO3_EICODE2_ICODE1_POSN                    0x2
23400:         #define _CANSTAT_RO3_EICODE2_ICODE1_POSITION                0x2
23401:         #define _CANSTAT_RO3_EICODE2_ICODE1_SIZE                    0x1
23402:         #define _CANSTAT_RO3_EICODE2_ICODE1_LENGTH                  0x1
23403:         #define _CANSTAT_RO3_EICODE2_ICODE1_MASK                    0x4
23404:         #define _CANSTAT_RO3_EICODE3_ICODE2_POSN                    0x3
23405:         #define _CANSTAT_RO3_EICODE3_ICODE2_POSITION                0x3
23406:         #define _CANSTAT_RO3_EICODE3_ICODE2_SIZE                    0x1
23407:         #define _CANSTAT_RO3_EICODE3_ICODE2_LENGTH                  0x1
23408:         #define _CANSTAT_RO3_EICODE3_ICODE2_MASK                    0x8
23409:         #define _CANSTAT_RO3_EICODE4_POSN                           0x4
23410:         #define _CANSTAT_RO3_EICODE4_POSITION                       0x4
23411:         #define _CANSTAT_RO3_EICODE4_SIZE                           0x1
23412:         #define _CANSTAT_RO3_EICODE4_LENGTH                         0x1
23413:         #define _CANSTAT_RO3_EICODE4_MASK                           0x10
23414:         #define _CANSTAT_RO3_OPMODE_POSN                            0x5
23415:         #define _CANSTAT_RO3_OPMODE_POSITION                        0x5
23416:         #define _CANSTAT_RO3_OPMODE_SIZE                            0x3
23417:         #define _CANSTAT_RO3_OPMODE_LENGTH                          0x3
23418:         #define _CANSTAT_RO3_OPMODE_MASK                            0xE0
23419:         #define _CANSTAT_RO3_EICODE1_POSN                           0x1
23420:         #define _CANSTAT_RO3_EICODE1_POSITION                       0x1
23421:         #define _CANSTAT_RO3_EICODE1_SIZE                           0x1
23422:         #define _CANSTAT_RO3_EICODE1_LENGTH                         0x1
23423:         #define _CANSTAT_RO3_EICODE1_MASK                           0x2
23424:         #define _CANSTAT_RO3_EICODE2_POSN                           0x2
23425:         #define _CANSTAT_RO3_EICODE2_POSITION                       0x2
23426:         #define _CANSTAT_RO3_EICODE2_SIZE                           0x1
23427:         #define _CANSTAT_RO3_EICODE2_LENGTH                         0x1
23428:         #define _CANSTAT_RO3_EICODE2_MASK                           0x4
23429:         #define _CANSTAT_RO3_EICODE3_POSN                           0x3
23430:         #define _CANSTAT_RO3_EICODE3_POSITION                       0x3
23431:         #define _CANSTAT_RO3_EICODE3_SIZE                           0x1
23432:         #define _CANSTAT_RO3_EICODE3_LENGTH                         0x1
23433:         #define _CANSTAT_RO3_EICODE3_MASK                           0x8
23434:         #define _CANSTAT_RO3_OPMODE0_POSN                           0x5
23435:         #define _CANSTAT_RO3_OPMODE0_POSITION                       0x5
23436:         #define _CANSTAT_RO3_OPMODE0_SIZE                           0x1
23437:         #define _CANSTAT_RO3_OPMODE0_LENGTH                         0x1
23438:         #define _CANSTAT_RO3_OPMODE0_MASK                           0x20
23439:         #define _CANSTAT_RO3_OPMODE1_POSN                           0x6
23440:         #define _CANSTAT_RO3_OPMODE1_POSITION                       0x6
23441:         #define _CANSTAT_RO3_OPMODE1_SIZE                           0x1
23442:         #define _CANSTAT_RO3_OPMODE1_LENGTH                         0x1
23443:         #define _CANSTAT_RO3_OPMODE1_MASK                           0x40
23444:         #define _CANSTAT_RO3_OPMODE2_POSN                           0x7
23445:         #define _CANSTAT_RO3_OPMODE2_POSITION                       0x7
23446:         #define _CANSTAT_RO3_OPMODE2_SIZE                           0x1
23447:         #define _CANSTAT_RO3_OPMODE2_LENGTH                         0x1
23448:         #define _CANSTAT_RO3_OPMODE2_MASK                           0x80
23449:         #define _CANSTAT_RO3_ICODE0_POSN                            0x1
23450:         #define _CANSTAT_RO3_ICODE0_POSITION                        0x1
23451:         #define _CANSTAT_RO3_ICODE0_SIZE                            0x1
23452:         #define _CANSTAT_RO3_ICODE0_LENGTH                          0x1
23453:         #define _CANSTAT_RO3_ICODE0_MASK                            0x2
23454:         #define _CANSTAT_RO3_ICODE1_POSN                            0x2
23455:         #define _CANSTAT_RO3_ICODE1_POSITION                        0x2
23456:         #define _CANSTAT_RO3_ICODE1_SIZE                            0x1
23457:         #define _CANSTAT_RO3_ICODE1_LENGTH                          0x1
23458:         #define _CANSTAT_RO3_ICODE1_MASK                            0x4
23459:         #define _CANSTAT_RO3_ICODE2_POSN                            0x3
23460:         #define _CANSTAT_RO3_ICODE2_POSITION                        0x3
23461:         #define _CANSTAT_RO3_ICODE2_SIZE                            0x1
23462:         #define _CANSTAT_RO3_ICODE2_LENGTH                          0x1
23463:         #define _CANSTAT_RO3_ICODE2_MASK                            0x8
23464:         
23465:         // Register: CANCON_RO3
23466:         extern volatile unsigned char           CANCON_RO3          @ 0xF0F;
23467:         #ifndef _LIB_BUILD
23468:         asm("CANCON_RO3 equ 0F0Fh");
23469:         #endif
23470:         // bitfield definitions
23471:         typedef union {
23472:             struct {
23473:                 unsigned FP0                    :1;
23474:                 unsigned WIN0_FP1               :1;
23475:                 unsigned WIN1_FP2               :1;
23476:                 unsigned WIN2_FP3               :1;
23477:                 unsigned ABAT                   :1;
23478:                 unsigned REQOP                  :3;
23479:             };
23480:             struct {
23481:                 unsigned                        :1;
23482:                 unsigned WIN0                   :1;
23483:                 unsigned WIN1                   :1;
23484:                 unsigned WIN2                   :1;
23485:             };
23486:             struct {
23487:                 unsigned                        :1;
23488:                 unsigned FP1                    :1;
23489:                 unsigned FP2                    :1;
23490:                 unsigned FP3                    :1;
23491:             };
23492:         } CANCON_RO3bits_t;
23493:         extern volatile CANCON_RO3bits_t CANCON_RO3bits @ 0xF0F;
23494:         // bitfield macros
23495:         #define _CANCON_RO3_FP0_POSN                                0x0
23496:         #define _CANCON_RO3_FP0_POSITION                            0x0
23497:         #define _CANCON_RO3_FP0_SIZE                                0x1
23498:         #define _CANCON_RO3_FP0_LENGTH                              0x1
23499:         #define _CANCON_RO3_FP0_MASK                                0x1
23500:         #define _CANCON_RO3_WIN0_FP1_POSN                           0x1
23501:         #define _CANCON_RO3_WIN0_FP1_POSITION                       0x1
23502:         #define _CANCON_RO3_WIN0_FP1_SIZE                           0x1
23503:         #define _CANCON_RO3_WIN0_FP1_LENGTH                         0x1
23504:         #define _CANCON_RO3_WIN0_FP1_MASK                           0x2
23505:         #define _CANCON_RO3_WIN1_FP2_POSN                           0x2
23506:         #define _CANCON_RO3_WIN1_FP2_POSITION                       0x2
23507:         #define _CANCON_RO3_WIN1_FP2_SIZE                           0x1
23508:         #define _CANCON_RO3_WIN1_FP2_LENGTH                         0x1
23509:         #define _CANCON_RO3_WIN1_FP2_MASK                           0x4
23510:         #define _CANCON_RO3_WIN2_FP3_POSN                           0x3
23511:         #define _CANCON_RO3_WIN2_FP3_POSITION                       0x3
23512:         #define _CANCON_RO3_WIN2_FP3_SIZE                           0x1
23513:         #define _CANCON_RO3_WIN2_FP3_LENGTH                         0x1
23514:         #define _CANCON_RO3_WIN2_FP3_MASK                           0x8
23515:         #define _CANCON_RO3_ABAT_POSN                               0x4
23516:         #define _CANCON_RO3_ABAT_POSITION                           0x4
23517:         #define _CANCON_RO3_ABAT_SIZE                               0x1
23518:         #define _CANCON_RO3_ABAT_LENGTH                             0x1
23519:         #define _CANCON_RO3_ABAT_MASK                               0x10
23520:         #define _CANCON_RO3_REQOP_POSN                              0x5
23521:         #define _CANCON_RO3_REQOP_POSITION                          0x5
23522:         #define _CANCON_RO3_REQOP_SIZE                              0x3
23523:         #define _CANCON_RO3_REQOP_LENGTH                            0x3
23524:         #define _CANCON_RO3_REQOP_MASK                              0xE0
23525:         #define _CANCON_RO3_WIN0_POSN                               0x1
23526:         #define _CANCON_RO3_WIN0_POSITION                           0x1
23527:         #define _CANCON_RO3_WIN0_SIZE                               0x1
23528:         #define _CANCON_RO3_WIN0_LENGTH                             0x1
23529:         #define _CANCON_RO3_WIN0_MASK                               0x2
23530:         #define _CANCON_RO3_WIN1_POSN                               0x2
23531:         #define _CANCON_RO3_WIN1_POSITION                           0x2
23532:         #define _CANCON_RO3_WIN1_SIZE                               0x1
23533:         #define _CANCON_RO3_WIN1_LENGTH                             0x1
23534:         #define _CANCON_RO3_WIN1_MASK                               0x4
23535:         #define _CANCON_RO3_WIN2_POSN                               0x3
23536:         #define _CANCON_RO3_WIN2_POSITION                           0x3
23537:         #define _CANCON_RO3_WIN2_SIZE                               0x1
23538:         #define _CANCON_RO3_WIN2_LENGTH                             0x1
23539:         #define _CANCON_RO3_WIN2_MASK                               0x8
23540:         #define _CANCON_RO3_FP1_POSN                                0x1
23541:         #define _CANCON_RO3_FP1_POSITION                            0x1
23542:         #define _CANCON_RO3_FP1_SIZE                                0x1
23543:         #define _CANCON_RO3_FP1_LENGTH                              0x1
23544:         #define _CANCON_RO3_FP1_MASK                                0x2
23545:         #define _CANCON_RO3_FP2_POSN                                0x2
23546:         #define _CANCON_RO3_FP2_POSITION                            0x2
23547:         #define _CANCON_RO3_FP2_SIZE                                0x1
23548:         #define _CANCON_RO3_FP2_LENGTH                              0x1
23549:         #define _CANCON_RO3_FP2_MASK                                0x4
23550:         #define _CANCON_RO3_FP3_POSN                                0x3
23551:         #define _CANCON_RO3_FP3_POSITION                            0x3
23552:         #define _CANCON_RO3_FP3_SIZE                                0x1
23553:         #define _CANCON_RO3_FP3_LENGTH                              0x1
23554:         #define _CANCON_RO3_FP3_MASK                                0x8
23555:         
23556:         // Register: TXB1CON
23557:         extern volatile unsigned char           TXB1CON             @ 0xF10;
23558:         #ifndef _LIB_BUILD
23559:         asm("TXB1CON equ 0F10h");
23560:         #endif
23561:         // bitfield definitions
23562:         typedef union {
23563:             struct {
23564:                 unsigned TXPRI                  :2;
23565:                 unsigned                        :1;
23566:                 unsigned TXREQ                  :1;
23567:                 unsigned TXERR                  :1;
23568:                 unsigned TXLARB                 :1;
23569:                 unsigned TXABT                  :1;
23570:                 unsigned TXBIF                  :1;
23571:             };
23572:             struct {
23573:                 unsigned TXPRI0                 :1;
23574:                 unsigned TXPRI1                 :1;
23575:             };
23576:             struct {
23577:                 unsigned                        :7;
23578:                 unsigned TX1IF                  :1;
23579:             };
23580:             struct {
23581:                 unsigned                        :6;
23582:                 unsigned TXB1ABT                :1;
23583:             };
23584:             struct {
23585:                 unsigned                        :4;
23586:                 unsigned TXB1ERR                :1;
23587:             };
23588:             struct {
23589:                 unsigned                        :5;
23590:                 unsigned TXB1LARB               :1;
23591:             };
23592:             struct {
23593:                 unsigned TXB1PRI0               :1;
23594:             };
23595:             struct {
23596:                 unsigned                        :1;
23597:                 unsigned TXB1PRI1               :1;
23598:             };
23599:             struct {
23600:                 unsigned                        :3;
23601:                 unsigned TXB1REQ                :1;
23602:             };
23603:         } TXB1CONbits_t;
23604:         extern volatile TXB1CONbits_t TXB1CONbits @ 0xF10;
23605:         // bitfield macros
23606:         #define _TXB1CON_TXPRI_POSN                                 0x0
23607:         #define _TXB1CON_TXPRI_POSITION                             0x0
23608:         #define _TXB1CON_TXPRI_SIZE                                 0x2
23609:         #define _TXB1CON_TXPRI_LENGTH                               0x2
23610:         #define _TXB1CON_TXPRI_MASK                                 0x3
23611:         #define _TXB1CON_TXREQ_POSN                                 0x3
23612:         #define _TXB1CON_TXREQ_POSITION                             0x3
23613:         #define _TXB1CON_TXREQ_SIZE                                 0x1
23614:         #define _TXB1CON_TXREQ_LENGTH                               0x1
23615:         #define _TXB1CON_TXREQ_MASK                                 0x8
23616:         #define _TXB1CON_TXERR_POSN                                 0x4
23617:         #define _TXB1CON_TXERR_POSITION                             0x4
23618:         #define _TXB1CON_TXERR_SIZE                                 0x1
23619:         #define _TXB1CON_TXERR_LENGTH                               0x1
23620:         #define _TXB1CON_TXERR_MASK                                 0x10
23621:         #define _TXB1CON_TXLARB_POSN                                0x5
23622:         #define _TXB1CON_TXLARB_POSITION                            0x5
23623:         #define _TXB1CON_TXLARB_SIZE                                0x1
23624:         #define _TXB1CON_TXLARB_LENGTH                              0x1
23625:         #define _TXB1CON_TXLARB_MASK                                0x20
23626:         #define _TXB1CON_TXABT_POSN                                 0x6
23627:         #define _TXB1CON_TXABT_POSITION                             0x6
23628:         #define _TXB1CON_TXABT_SIZE                                 0x1
23629:         #define _TXB1CON_TXABT_LENGTH                               0x1
23630:         #define _TXB1CON_TXABT_MASK                                 0x40
23631:         #define _TXB1CON_TXBIF_POSN                                 0x7
23632:         #define _TXB1CON_TXBIF_POSITION                             0x7
23633:         #define _TXB1CON_TXBIF_SIZE                                 0x1
23634:         #define _TXB1CON_TXBIF_LENGTH                               0x1
23635:         #define _TXB1CON_TXBIF_MASK                                 0x80
23636:         #define _TXB1CON_TXPRI0_POSN                                0x0
23637:         #define _TXB1CON_TXPRI0_POSITION                            0x0
23638:         #define _TXB1CON_TXPRI0_SIZE                                0x1
23639:         #define _TXB1CON_TXPRI0_LENGTH                              0x1
23640:         #define _TXB1CON_TXPRI0_MASK                                0x1
23641:         #define _TXB1CON_TXPRI1_POSN                                0x1
23642:         #define _TXB1CON_TXPRI1_POSITION                            0x1
23643:         #define _TXB1CON_TXPRI1_SIZE                                0x1
23644:         #define _TXB1CON_TXPRI1_LENGTH                              0x1
23645:         #define _TXB1CON_TXPRI1_MASK                                0x2
23646:         #define _TXB1CON_TX1IF_POSN                                 0x7
23647:         #define _TXB1CON_TX1IF_POSITION                             0x7
23648:         #define _TXB1CON_TX1IF_SIZE                                 0x1
23649:         #define _TXB1CON_TX1IF_LENGTH                               0x1
23650:         #define _TXB1CON_TX1IF_MASK                                 0x80
23651:         #define _TXB1CON_TXB1ABT_POSN                               0x6
23652:         #define _TXB1CON_TXB1ABT_POSITION                           0x6
23653:         #define _TXB1CON_TXB1ABT_SIZE                               0x1
23654:         #define _TXB1CON_TXB1ABT_LENGTH                             0x1
23655:         #define _TXB1CON_TXB1ABT_MASK                               0x40
23656:         #define _TXB1CON_TXB1ERR_POSN                               0x4
23657:         #define _TXB1CON_TXB1ERR_POSITION                           0x4
23658:         #define _TXB1CON_TXB1ERR_SIZE                               0x1
23659:         #define _TXB1CON_TXB1ERR_LENGTH                             0x1
23660:         #define _TXB1CON_TXB1ERR_MASK                               0x10
23661:         #define _TXB1CON_TXB1LARB_POSN                              0x5
23662:         #define _TXB1CON_TXB1LARB_POSITION                          0x5
23663:         #define _TXB1CON_TXB1LARB_SIZE                              0x1
23664:         #define _TXB1CON_TXB1LARB_LENGTH                            0x1
23665:         #define _TXB1CON_TXB1LARB_MASK                              0x20
23666:         #define _TXB1CON_TXB1PRI0_POSN                              0x0
23667:         #define _TXB1CON_TXB1PRI0_POSITION                          0x0
23668:         #define _TXB1CON_TXB1PRI0_SIZE                              0x1
23669:         #define _TXB1CON_TXB1PRI0_LENGTH                            0x1
23670:         #define _TXB1CON_TXB1PRI0_MASK                              0x1
23671:         #define _TXB1CON_TXB1PRI1_POSN                              0x1
23672:         #define _TXB1CON_TXB1PRI1_POSITION                          0x1
23673:         #define _TXB1CON_TXB1PRI1_SIZE                              0x1
23674:         #define _TXB1CON_TXB1PRI1_LENGTH                            0x1
23675:         #define _TXB1CON_TXB1PRI1_MASK                              0x2
23676:         #define _TXB1CON_TXB1REQ_POSN                               0x3
23677:         #define _TXB1CON_TXB1REQ_POSITION                           0x3
23678:         #define _TXB1CON_TXB1REQ_SIZE                               0x1
23679:         #define _TXB1CON_TXB1REQ_LENGTH                             0x1
23680:         #define _TXB1CON_TXB1REQ_MASK                               0x8
23681:         
23682:         // Register: TXB1SIDH
23683:         extern volatile unsigned char           TXB1SIDH            @ 0xF11;
23684:         #ifndef _LIB_BUILD
23685:         asm("TXB1SIDH equ 0F11h");
23686:         #endif
23687:         // bitfield definitions
23688:         typedef union {
23689:             struct {
23690:                 unsigned SID                    :8;
23691:             };
23692:             struct {
23693:                 unsigned SID3                   :1;
23694:                 unsigned SID4                   :1;
23695:                 unsigned SID5                   :1;
23696:                 unsigned SID6                   :1;
23697:                 unsigned SID7                   :1;
23698:                 unsigned SID8                   :1;
23699:                 unsigned SID9                   :1;
23700:                 unsigned SID10                  :1;
23701:             };
23702:             struct {
23703:                 unsigned                        :7;
23704:                 unsigned TXB1SID10              :1;
23705:             };
23706:             struct {
23707:                 unsigned TXB1SID3               :1;
23708:             };
23709:             struct {
23710:                 unsigned                        :1;
23711:                 unsigned TXB1SID4               :1;
23712:             };
23713:             struct {
23714:                 unsigned                        :2;
23715:                 unsigned TXB1SID5               :1;
23716:             };
23717:             struct {
23718:                 unsigned                        :3;
23719:                 unsigned TXB1SID6               :1;
23720:             };
23721:             struct {
23722:                 unsigned                        :4;
23723:                 unsigned TXB1SID7               :1;
23724:             };
23725:             struct {
23726:                 unsigned                        :5;
23727:                 unsigned TXB1SID8               :1;
23728:             };
23729:             struct {
23730:                 unsigned                        :6;
23731:                 unsigned TXB1SID9               :1;
23732:             };
23733:         } TXB1SIDHbits_t;
23734:         extern volatile TXB1SIDHbits_t TXB1SIDHbits @ 0xF11;
23735:         // bitfield macros
23736:         #define _TXB1SIDH_SID_POSN                                  0x0
23737:         #define _TXB1SIDH_SID_POSITION                              0x0
23738:         #define _TXB1SIDH_SID_SIZE                                  0x8
23739:         #define _TXB1SIDH_SID_LENGTH                                0x8
23740:         #define _TXB1SIDH_SID_MASK                                  0xFF
23741:         #define _TXB1SIDH_SID3_POSN                                 0x0
23742:         #define _TXB1SIDH_SID3_POSITION                             0x0
23743:         #define _TXB1SIDH_SID3_SIZE                                 0x1
23744:         #define _TXB1SIDH_SID3_LENGTH                               0x1
23745:         #define _TXB1SIDH_SID3_MASK                                 0x1
23746:         #define _TXB1SIDH_SID4_POSN                                 0x1
23747:         #define _TXB1SIDH_SID4_POSITION                             0x1
23748:         #define _TXB1SIDH_SID4_SIZE                                 0x1
23749:         #define _TXB1SIDH_SID4_LENGTH                               0x1
23750:         #define _TXB1SIDH_SID4_MASK                                 0x2
23751:         #define _TXB1SIDH_SID5_POSN                                 0x2
23752:         #define _TXB1SIDH_SID5_POSITION                             0x2
23753:         #define _TXB1SIDH_SID5_SIZE                                 0x1
23754:         #define _TXB1SIDH_SID5_LENGTH                               0x1
23755:         #define _TXB1SIDH_SID5_MASK                                 0x4
23756:         #define _TXB1SIDH_SID6_POSN                                 0x3
23757:         #define _TXB1SIDH_SID6_POSITION                             0x3
23758:         #define _TXB1SIDH_SID6_SIZE                                 0x1
23759:         #define _TXB1SIDH_SID6_LENGTH                               0x1
23760:         #define _TXB1SIDH_SID6_MASK                                 0x8
23761:         #define _TXB1SIDH_SID7_POSN                                 0x4
23762:         #define _TXB1SIDH_SID7_POSITION                             0x4
23763:         #define _TXB1SIDH_SID7_SIZE                                 0x1
23764:         #define _TXB1SIDH_SID7_LENGTH                               0x1
23765:         #define _TXB1SIDH_SID7_MASK                                 0x10
23766:         #define _TXB1SIDH_SID8_POSN                                 0x5
23767:         #define _TXB1SIDH_SID8_POSITION                             0x5
23768:         #define _TXB1SIDH_SID8_SIZE                                 0x1
23769:         #define _TXB1SIDH_SID8_LENGTH                               0x1
23770:         #define _TXB1SIDH_SID8_MASK                                 0x20
23771:         #define _TXB1SIDH_SID9_POSN                                 0x6
23772:         #define _TXB1SIDH_SID9_POSITION                             0x6
23773:         #define _TXB1SIDH_SID9_SIZE                                 0x1
23774:         #define _TXB1SIDH_SID9_LENGTH                               0x1
23775:         #define _TXB1SIDH_SID9_MASK                                 0x40
23776:         #define _TXB1SIDH_SID10_POSN                                0x7
23777:         #define _TXB1SIDH_SID10_POSITION                            0x7
23778:         #define _TXB1SIDH_SID10_SIZE                                0x1
23779:         #define _TXB1SIDH_SID10_LENGTH                              0x1
23780:         #define _TXB1SIDH_SID10_MASK                                0x80
23781:         #define _TXB1SIDH_TXB1SID10_POSN                            0x7
23782:         #define _TXB1SIDH_TXB1SID10_POSITION                        0x7
23783:         #define _TXB1SIDH_TXB1SID10_SIZE                            0x1
23784:         #define _TXB1SIDH_TXB1SID10_LENGTH                          0x1
23785:         #define _TXB1SIDH_TXB1SID10_MASK                            0x80
23786:         #define _TXB1SIDH_TXB1SID3_POSN                             0x0
23787:         #define _TXB1SIDH_TXB1SID3_POSITION                         0x0
23788:         #define _TXB1SIDH_TXB1SID3_SIZE                             0x1
23789:         #define _TXB1SIDH_TXB1SID3_LENGTH                           0x1
23790:         #define _TXB1SIDH_TXB1SID3_MASK                             0x1
23791:         #define _TXB1SIDH_TXB1SID4_POSN                             0x1
23792:         #define _TXB1SIDH_TXB1SID4_POSITION                         0x1
23793:         #define _TXB1SIDH_TXB1SID4_SIZE                             0x1
23794:         #define _TXB1SIDH_TXB1SID4_LENGTH                           0x1
23795:         #define _TXB1SIDH_TXB1SID4_MASK                             0x2
23796:         #define _TXB1SIDH_TXB1SID5_POSN                             0x2
23797:         #define _TXB1SIDH_TXB1SID5_POSITION                         0x2
23798:         #define _TXB1SIDH_TXB1SID5_SIZE                             0x1
23799:         #define _TXB1SIDH_TXB1SID5_LENGTH                           0x1
23800:         #define _TXB1SIDH_TXB1SID5_MASK                             0x4
23801:         #define _TXB1SIDH_TXB1SID6_POSN                             0x3
23802:         #define _TXB1SIDH_TXB1SID6_POSITION                         0x3
23803:         #define _TXB1SIDH_TXB1SID6_SIZE                             0x1
23804:         #define _TXB1SIDH_TXB1SID6_LENGTH                           0x1
23805:         #define _TXB1SIDH_TXB1SID6_MASK                             0x8
23806:         #define _TXB1SIDH_TXB1SID7_POSN                             0x4
23807:         #define _TXB1SIDH_TXB1SID7_POSITION                         0x4
23808:         #define _TXB1SIDH_TXB1SID7_SIZE                             0x1
23809:         #define _TXB1SIDH_TXB1SID7_LENGTH                           0x1
23810:         #define _TXB1SIDH_TXB1SID7_MASK                             0x10
23811:         #define _TXB1SIDH_TXB1SID8_POSN                             0x5
23812:         #define _TXB1SIDH_TXB1SID8_POSITION                         0x5
23813:         #define _TXB1SIDH_TXB1SID8_SIZE                             0x1
23814:         #define _TXB1SIDH_TXB1SID8_LENGTH                           0x1
23815:         #define _TXB1SIDH_TXB1SID8_MASK                             0x20
23816:         #define _TXB1SIDH_TXB1SID9_POSN                             0x6
23817:         #define _TXB1SIDH_TXB1SID9_POSITION                         0x6
23818:         #define _TXB1SIDH_TXB1SID9_SIZE                             0x1
23819:         #define _TXB1SIDH_TXB1SID9_LENGTH                           0x1
23820:         #define _TXB1SIDH_TXB1SID9_MASK                             0x40
23821:         
23822:         // Register: TXB1SIDL
23823:         extern volatile unsigned char           TXB1SIDL            @ 0xF12;
23824:         #ifndef _LIB_BUILD
23825:         asm("TXB1SIDL equ 0F12h");
23826:         #endif
23827:         // bitfield definitions
23828:         typedef union {
23829:             struct {
23830:                 unsigned EID                    :2;
23831:                 unsigned                        :1;
23832:                 unsigned EXIDE                  :1;
23833:                 unsigned SRR                    :1;
23834:                 unsigned SID                    :3;
23835:             };
23836:             struct {
23837:                 unsigned EID16                  :1;
23838:                 unsigned EID17                  :1;
23839:                 unsigned                        :3;
23840:                 unsigned SID0                   :1;
23841:                 unsigned SID1                   :1;
23842:                 unsigned SID2                   :1;
23843:             };
23844:             struct {
23845:                 unsigned TXB1EID16              :1;
23846:             };
23847:             struct {
23848:                 unsigned                        :1;
23849:                 unsigned TXB1EID17              :1;
23850:             };
23851:             struct {
23852:                 unsigned                        :3;
23853:                 unsigned TXB1EXIDE              :1;
23854:             };
23855:             struct {
23856:                 unsigned                        :5;
23857:                 unsigned TXB1SID0               :1;
23858:             };
23859:             struct {
23860:                 unsigned                        :6;
23861:                 unsigned TXB1SID1               :1;
23862:             };
23863:             struct {
23864:                 unsigned                        :7;
23865:                 unsigned TXB1SID2               :1;
23866:             };
23867:         } TXB1SIDLbits_t;
23868:         extern volatile TXB1SIDLbits_t TXB1SIDLbits @ 0xF12;
23869:         // bitfield macros
23870:         #define _TXB1SIDL_EID_POSN                                  0x0
23871:         #define _TXB1SIDL_EID_POSITION                              0x0
23872:         #define _TXB1SIDL_EID_SIZE                                  0x2
23873:         #define _TXB1SIDL_EID_LENGTH                                0x2
23874:         #define _TXB1SIDL_EID_MASK                                  0x3
23875:         #define _TXB1SIDL_EXIDE_POSN                                0x3
23876:         #define _TXB1SIDL_EXIDE_POSITION                            0x3
23877:         #define _TXB1SIDL_EXIDE_SIZE                                0x1
23878:         #define _TXB1SIDL_EXIDE_LENGTH                              0x1
23879:         #define _TXB1SIDL_EXIDE_MASK                                0x8
23880:         #define _TXB1SIDL_SRR_POSN                                  0x4
23881:         #define _TXB1SIDL_SRR_POSITION                              0x4
23882:         #define _TXB1SIDL_SRR_SIZE                                  0x1
23883:         #define _TXB1SIDL_SRR_LENGTH                                0x1
23884:         #define _TXB1SIDL_SRR_MASK                                  0x10
23885:         #define _TXB1SIDL_SID_POSN                                  0x5
23886:         #define _TXB1SIDL_SID_POSITION                              0x5
23887:         #define _TXB1SIDL_SID_SIZE                                  0x3
23888:         #define _TXB1SIDL_SID_LENGTH                                0x3
23889:         #define _TXB1SIDL_SID_MASK                                  0xE0
23890:         #define _TXB1SIDL_EID16_POSN                                0x0
23891:         #define _TXB1SIDL_EID16_POSITION                            0x0
23892:         #define _TXB1SIDL_EID16_SIZE                                0x1
23893:         #define _TXB1SIDL_EID16_LENGTH                              0x1
23894:         #define _TXB1SIDL_EID16_MASK                                0x1
23895:         #define _TXB1SIDL_EID17_POSN                                0x1
23896:         #define _TXB1SIDL_EID17_POSITION                            0x1
23897:         #define _TXB1SIDL_EID17_SIZE                                0x1
23898:         #define _TXB1SIDL_EID17_LENGTH                              0x1
23899:         #define _TXB1SIDL_EID17_MASK                                0x2
23900:         #define _TXB1SIDL_SID0_POSN                                 0x5
23901:         #define _TXB1SIDL_SID0_POSITION                             0x5
23902:         #define _TXB1SIDL_SID0_SIZE                                 0x1
23903:         #define _TXB1SIDL_SID0_LENGTH                               0x1
23904:         #define _TXB1SIDL_SID0_MASK                                 0x20
23905:         #define _TXB1SIDL_SID1_POSN                                 0x6
23906:         #define _TXB1SIDL_SID1_POSITION                             0x6
23907:         #define _TXB1SIDL_SID1_SIZE                                 0x1
23908:         #define _TXB1SIDL_SID1_LENGTH                               0x1
23909:         #define _TXB1SIDL_SID1_MASK                                 0x40
23910:         #define _TXB1SIDL_SID2_POSN                                 0x7
23911:         #define _TXB1SIDL_SID2_POSITION                             0x7
23912:         #define _TXB1SIDL_SID2_SIZE                                 0x1
23913:         #define _TXB1SIDL_SID2_LENGTH                               0x1
23914:         #define _TXB1SIDL_SID2_MASK                                 0x80
23915:         #define _TXB1SIDL_TXB1EID16_POSN                            0x0
23916:         #define _TXB1SIDL_TXB1EID16_POSITION                        0x0
23917:         #define _TXB1SIDL_TXB1EID16_SIZE                            0x1
23918:         #define _TXB1SIDL_TXB1EID16_LENGTH                          0x1
23919:         #define _TXB1SIDL_TXB1EID16_MASK                            0x1
23920:         #define _TXB1SIDL_TXB1EID17_POSN                            0x1
23921:         #define _TXB1SIDL_TXB1EID17_POSITION                        0x1
23922:         #define _TXB1SIDL_TXB1EID17_SIZE                            0x1
23923:         #define _TXB1SIDL_TXB1EID17_LENGTH                          0x1
23924:         #define _TXB1SIDL_TXB1EID17_MASK                            0x2
23925:         #define _TXB1SIDL_TXB1EXIDE_POSN                            0x3
23926:         #define _TXB1SIDL_TXB1EXIDE_POSITION                        0x3
23927:         #define _TXB1SIDL_TXB1EXIDE_SIZE                            0x1
23928:         #define _TXB1SIDL_TXB1EXIDE_LENGTH                          0x1
23929:         #define _TXB1SIDL_TXB1EXIDE_MASK                            0x8
23930:         #define _TXB1SIDL_TXB1SID0_POSN                             0x5
23931:         #define _TXB1SIDL_TXB1SID0_POSITION                         0x5
23932:         #define _TXB1SIDL_TXB1SID0_SIZE                             0x1
23933:         #define _TXB1SIDL_TXB1SID0_LENGTH                           0x1
23934:         #define _TXB1SIDL_TXB1SID0_MASK                             0x20
23935:         #define _TXB1SIDL_TXB1SID1_POSN                             0x6
23936:         #define _TXB1SIDL_TXB1SID1_POSITION                         0x6
23937:         #define _TXB1SIDL_TXB1SID1_SIZE                             0x1
23938:         #define _TXB1SIDL_TXB1SID1_LENGTH                           0x1
23939:         #define _TXB1SIDL_TXB1SID1_MASK                             0x40
23940:         #define _TXB1SIDL_TXB1SID2_POSN                             0x7
23941:         #define _TXB1SIDL_TXB1SID2_POSITION                         0x7
23942:         #define _TXB1SIDL_TXB1SID2_SIZE                             0x1
23943:         #define _TXB1SIDL_TXB1SID2_LENGTH                           0x1
23944:         #define _TXB1SIDL_TXB1SID2_MASK                             0x80
23945:         
23946:         // Register: TXB1EIDH
23947:         extern volatile unsigned char           TXB1EIDH            @ 0xF13;
23948:         #ifndef _LIB_BUILD
23949:         asm("TXB1EIDH equ 0F13h");
23950:         #endif
23951:         // bitfield definitions
23952:         typedef union {
23953:             struct {
23954:                 unsigned EID                    :8;
23955:             };
23956:             struct {
23957:                 unsigned EID8                   :1;
23958:                 unsigned EID9                   :1;
23959:                 unsigned EID10                  :1;
23960:                 unsigned EID11                  :1;
23961:                 unsigned EID12                  :1;
23962:                 unsigned EID13                  :1;
23963:                 unsigned EID14                  :1;
23964:                 unsigned EID15                  :1;
23965:             };
23966:             struct {
23967:                 unsigned                        :2;
23968:                 unsigned TXB1EID10              :1;
23969:             };
23970:             struct {
23971:                 unsigned                        :3;
23972:                 unsigned TXB1EID11              :1;
23973:             };
23974:             struct {
23975:                 unsigned                        :4;
23976:                 unsigned TXB1EID12              :1;
23977:             };
23978:             struct {
23979:                 unsigned                        :5;
23980:                 unsigned TXB1EID13              :1;
23981:             };
23982:             struct {
23983:                 unsigned                        :6;
23984:                 unsigned TXB1EID14              :1;
23985:             };
23986:             struct {
23987:                 unsigned                        :7;
23988:                 unsigned TXB1EID15              :1;
23989:             };
23990:             struct {
23991:                 unsigned TXB1EID8               :1;
23992:             };
23993:             struct {
23994:                 unsigned                        :1;
23995:                 unsigned TXB1EID9               :1;
23996:             };
23997:         } TXB1EIDHbits_t;
23998:         extern volatile TXB1EIDHbits_t TXB1EIDHbits @ 0xF13;
23999:         // bitfield macros
24000:         #define _TXB1EIDH_EID_POSN                                  0x0
24001:         #define _TXB1EIDH_EID_POSITION                              0x0
24002:         #define _TXB1EIDH_EID_SIZE                                  0x8
24003:         #define _TXB1EIDH_EID_LENGTH                                0x8
24004:         #define _TXB1EIDH_EID_MASK                                  0xFF
24005:         #define _TXB1EIDH_EID8_POSN                                 0x0
24006:         #define _TXB1EIDH_EID8_POSITION                             0x0
24007:         #define _TXB1EIDH_EID8_SIZE                                 0x1
24008:         #define _TXB1EIDH_EID8_LENGTH                               0x1
24009:         #define _TXB1EIDH_EID8_MASK                                 0x1
24010:         #define _TXB1EIDH_EID9_POSN                                 0x1
24011:         #define _TXB1EIDH_EID9_POSITION                             0x1
24012:         #define _TXB1EIDH_EID9_SIZE                                 0x1
24013:         #define _TXB1EIDH_EID9_LENGTH                               0x1
24014:         #define _TXB1EIDH_EID9_MASK                                 0x2
24015:         #define _TXB1EIDH_EID10_POSN                                0x2
24016:         #define _TXB1EIDH_EID10_POSITION                            0x2
24017:         #define _TXB1EIDH_EID10_SIZE                                0x1
24018:         #define _TXB1EIDH_EID10_LENGTH                              0x1
24019:         #define _TXB1EIDH_EID10_MASK                                0x4
24020:         #define _TXB1EIDH_EID11_POSN                                0x3
24021:         #define _TXB1EIDH_EID11_POSITION                            0x3
24022:         #define _TXB1EIDH_EID11_SIZE                                0x1
24023:         #define _TXB1EIDH_EID11_LENGTH                              0x1
24024:         #define _TXB1EIDH_EID11_MASK                                0x8
24025:         #define _TXB1EIDH_EID12_POSN                                0x4
24026:         #define _TXB1EIDH_EID12_POSITION                            0x4
24027:         #define _TXB1EIDH_EID12_SIZE                                0x1
24028:         #define _TXB1EIDH_EID12_LENGTH                              0x1
24029:         #define _TXB1EIDH_EID12_MASK                                0x10
24030:         #define _TXB1EIDH_EID13_POSN                                0x5
24031:         #define _TXB1EIDH_EID13_POSITION                            0x5
24032:         #define _TXB1EIDH_EID13_SIZE                                0x1
24033:         #define _TXB1EIDH_EID13_LENGTH                              0x1
24034:         #define _TXB1EIDH_EID13_MASK                                0x20
24035:         #define _TXB1EIDH_EID14_POSN                                0x6
24036:         #define _TXB1EIDH_EID14_POSITION                            0x6
24037:         #define _TXB1EIDH_EID14_SIZE                                0x1
24038:         #define _TXB1EIDH_EID14_LENGTH                              0x1
24039:         #define _TXB1EIDH_EID14_MASK                                0x40
24040:         #define _TXB1EIDH_EID15_POSN                                0x7
24041:         #define _TXB1EIDH_EID15_POSITION                            0x7
24042:         #define _TXB1EIDH_EID15_SIZE                                0x1
24043:         #define _TXB1EIDH_EID15_LENGTH                              0x1
24044:         #define _TXB1EIDH_EID15_MASK                                0x80
24045:         #define _TXB1EIDH_TXB1EID10_POSN                            0x2
24046:         #define _TXB1EIDH_TXB1EID10_POSITION                        0x2
24047:         #define _TXB1EIDH_TXB1EID10_SIZE                            0x1
24048:         #define _TXB1EIDH_TXB1EID10_LENGTH                          0x1
24049:         #define _TXB1EIDH_TXB1EID10_MASK                            0x4
24050:         #define _TXB1EIDH_TXB1EID11_POSN                            0x3
24051:         #define _TXB1EIDH_TXB1EID11_POSITION                        0x3
24052:         #define _TXB1EIDH_TXB1EID11_SIZE                            0x1
24053:         #define _TXB1EIDH_TXB1EID11_LENGTH                          0x1
24054:         #define _TXB1EIDH_TXB1EID11_MASK                            0x8
24055:         #define _TXB1EIDH_TXB1EID12_POSN                            0x4
24056:         #define _TXB1EIDH_TXB1EID12_POSITION                        0x4
24057:         #define _TXB1EIDH_TXB1EID12_SIZE                            0x1
24058:         #define _TXB1EIDH_TXB1EID12_LENGTH                          0x1
24059:         #define _TXB1EIDH_TXB1EID12_MASK                            0x10
24060:         #define _TXB1EIDH_TXB1EID13_POSN                            0x5
24061:         #define _TXB1EIDH_TXB1EID13_POSITION                        0x5
24062:         #define _TXB1EIDH_TXB1EID13_SIZE                            0x1
24063:         #define _TXB1EIDH_TXB1EID13_LENGTH                          0x1
24064:         #define _TXB1EIDH_TXB1EID13_MASK                            0x20
24065:         #define _TXB1EIDH_TXB1EID14_POSN                            0x6
24066:         #define _TXB1EIDH_TXB1EID14_POSITION                        0x6
24067:         #define _TXB1EIDH_TXB1EID14_SIZE                            0x1
24068:         #define _TXB1EIDH_TXB1EID14_LENGTH                          0x1
24069:         #define _TXB1EIDH_TXB1EID14_MASK                            0x40
24070:         #define _TXB1EIDH_TXB1EID15_POSN                            0x7
24071:         #define _TXB1EIDH_TXB1EID15_POSITION                        0x7
24072:         #define _TXB1EIDH_TXB1EID15_SIZE                            0x1
24073:         #define _TXB1EIDH_TXB1EID15_LENGTH                          0x1
24074:         #define _TXB1EIDH_TXB1EID15_MASK                            0x80
24075:         #define _TXB1EIDH_TXB1EID8_POSN                             0x0
24076:         #define _TXB1EIDH_TXB1EID8_POSITION                         0x0
24077:         #define _TXB1EIDH_TXB1EID8_SIZE                             0x1
24078:         #define _TXB1EIDH_TXB1EID8_LENGTH                           0x1
24079:         #define _TXB1EIDH_TXB1EID8_MASK                             0x1
24080:         #define _TXB1EIDH_TXB1EID9_POSN                             0x1
24081:         #define _TXB1EIDH_TXB1EID9_POSITION                         0x1
24082:         #define _TXB1EIDH_TXB1EID9_SIZE                             0x1
24083:         #define _TXB1EIDH_TXB1EID9_LENGTH                           0x1
24084:         #define _TXB1EIDH_TXB1EID9_MASK                             0x2
24085:         
24086:         // Register: TXB1EIDL
24087:         extern volatile unsigned char           TXB1EIDL            @ 0xF14;
24088:         #ifndef _LIB_BUILD
24089:         asm("TXB1EIDL equ 0F14h");
24090:         #endif
24091:         // bitfield definitions
24092:         typedef union {
24093:             struct {
24094:                 unsigned EID                    :8;
24095:             };
24096:             struct {
24097:                 unsigned EID0                   :1;
24098:                 unsigned EID1                   :1;
24099:                 unsigned EID2                   :1;
24100:                 unsigned EID3                   :1;
24101:                 unsigned EID4                   :1;
24102:                 unsigned EID5                   :1;
24103:                 unsigned EID6                   :1;
24104:                 unsigned EID7                   :1;
24105:             };
24106:             struct {
24107:                 unsigned TXB1EID0               :1;
24108:             };
24109:             struct {
24110:                 unsigned                        :1;
24111:                 unsigned TXB1EID1               :1;
24112:             };
24113:             struct {
24114:                 unsigned                        :2;
24115:                 unsigned TXB1EID2               :1;
24116:             };
24117:             struct {
24118:                 unsigned                        :3;
24119:                 unsigned TXB1EID3               :1;
24120:             };
24121:             struct {
24122:                 unsigned                        :4;
24123:                 unsigned TXB1EID4               :1;
24124:             };
24125:             struct {
24126:                 unsigned                        :5;
24127:                 unsigned TXB1EID5               :1;
24128:             };
24129:             struct {
24130:                 unsigned                        :6;
24131:                 unsigned TXB1EID6               :1;
24132:             };
24133:             struct {
24134:                 unsigned                        :7;
24135:                 unsigned TXB1EID7               :1;
24136:             };
24137:         } TXB1EIDLbits_t;
24138:         extern volatile TXB1EIDLbits_t TXB1EIDLbits @ 0xF14;
24139:         // bitfield macros
24140:         #define _TXB1EIDL_EID_POSN                                  0x0
24141:         #define _TXB1EIDL_EID_POSITION                              0x0
24142:         #define _TXB1EIDL_EID_SIZE                                  0x8
24143:         #define _TXB1EIDL_EID_LENGTH                                0x8
24144:         #define _TXB1EIDL_EID_MASK                                  0xFF
24145:         #define _TXB1EIDL_EID0_POSN                                 0x0
24146:         #define _TXB1EIDL_EID0_POSITION                             0x0
24147:         #define _TXB1EIDL_EID0_SIZE                                 0x1
24148:         #define _TXB1EIDL_EID0_LENGTH                               0x1
24149:         #define _TXB1EIDL_EID0_MASK                                 0x1
24150:         #define _TXB1EIDL_EID1_POSN                                 0x1
24151:         #define _TXB1EIDL_EID1_POSITION                             0x1
24152:         #define _TXB1EIDL_EID1_SIZE                                 0x1
24153:         #define _TXB1EIDL_EID1_LENGTH                               0x1
24154:         #define _TXB1EIDL_EID1_MASK                                 0x2
24155:         #define _TXB1EIDL_EID2_POSN                                 0x2
24156:         #define _TXB1EIDL_EID2_POSITION                             0x2
24157:         #define _TXB1EIDL_EID2_SIZE                                 0x1
24158:         #define _TXB1EIDL_EID2_LENGTH                               0x1
24159:         #define _TXB1EIDL_EID2_MASK                                 0x4
24160:         #define _TXB1EIDL_EID3_POSN                                 0x3
24161:         #define _TXB1EIDL_EID3_POSITION                             0x3
24162:         #define _TXB1EIDL_EID3_SIZE                                 0x1
24163:         #define _TXB1EIDL_EID3_LENGTH                               0x1
24164:         #define _TXB1EIDL_EID3_MASK                                 0x8
24165:         #define _TXB1EIDL_EID4_POSN                                 0x4
24166:         #define _TXB1EIDL_EID4_POSITION                             0x4
24167:         #define _TXB1EIDL_EID4_SIZE                                 0x1
24168:         #define _TXB1EIDL_EID4_LENGTH                               0x1
24169:         #define _TXB1EIDL_EID4_MASK                                 0x10
24170:         #define _TXB1EIDL_EID5_POSN                                 0x5
24171:         #define _TXB1EIDL_EID5_POSITION                             0x5
24172:         #define _TXB1EIDL_EID5_SIZE                                 0x1
24173:         #define _TXB1EIDL_EID5_LENGTH                               0x1
24174:         #define _TXB1EIDL_EID5_MASK                                 0x20
24175:         #define _TXB1EIDL_EID6_POSN                                 0x6
24176:         #define _TXB1EIDL_EID6_POSITION                             0x6
24177:         #define _TXB1EIDL_EID6_SIZE                                 0x1
24178:         #define _TXB1EIDL_EID6_LENGTH                               0x1
24179:         #define _TXB1EIDL_EID6_MASK                                 0x40
24180:         #define _TXB1EIDL_EID7_POSN                                 0x7
24181:         #define _TXB1EIDL_EID7_POSITION                             0x7
24182:         #define _TXB1EIDL_EID7_SIZE                                 0x1
24183:         #define _TXB1EIDL_EID7_LENGTH                               0x1
24184:         #define _TXB1EIDL_EID7_MASK                                 0x80
24185:         #define _TXB1EIDL_TXB1EID0_POSN                             0x0
24186:         #define _TXB1EIDL_TXB1EID0_POSITION                         0x0
24187:         #define _TXB1EIDL_TXB1EID0_SIZE                             0x1
24188:         #define _TXB1EIDL_TXB1EID0_LENGTH                           0x1
24189:         #define _TXB1EIDL_TXB1EID0_MASK                             0x1
24190:         #define _TXB1EIDL_TXB1EID1_POSN                             0x1
24191:         #define _TXB1EIDL_TXB1EID1_POSITION                         0x1
24192:         #define _TXB1EIDL_TXB1EID1_SIZE                             0x1
24193:         #define _TXB1EIDL_TXB1EID1_LENGTH                           0x1
24194:         #define _TXB1EIDL_TXB1EID1_MASK                             0x2
24195:         #define _TXB1EIDL_TXB1EID2_POSN                             0x2
24196:         #define _TXB1EIDL_TXB1EID2_POSITION                         0x2
24197:         #define _TXB1EIDL_TXB1EID2_SIZE                             0x1
24198:         #define _TXB1EIDL_TXB1EID2_LENGTH                           0x1
24199:         #define _TXB1EIDL_TXB1EID2_MASK                             0x4
24200:         #define _TXB1EIDL_TXB1EID3_POSN                             0x3
24201:         #define _TXB1EIDL_TXB1EID3_POSITION                         0x3
24202:         #define _TXB1EIDL_TXB1EID3_SIZE                             0x1
24203:         #define _TXB1EIDL_TXB1EID3_LENGTH                           0x1
24204:         #define _TXB1EIDL_TXB1EID3_MASK                             0x8
24205:         #define _TXB1EIDL_TXB1EID4_POSN                             0x4
24206:         #define _TXB1EIDL_TXB1EID4_POSITION                         0x4
24207:         #define _TXB1EIDL_TXB1EID4_SIZE                             0x1
24208:         #define _TXB1EIDL_TXB1EID4_LENGTH                           0x1
24209:         #define _TXB1EIDL_TXB1EID4_MASK                             0x10
24210:         #define _TXB1EIDL_TXB1EID5_POSN                             0x5
24211:         #define _TXB1EIDL_TXB1EID5_POSITION                         0x5
24212:         #define _TXB1EIDL_TXB1EID5_SIZE                             0x1
24213:         #define _TXB1EIDL_TXB1EID5_LENGTH                           0x1
24214:         #define _TXB1EIDL_TXB1EID5_MASK                             0x20
24215:         #define _TXB1EIDL_TXB1EID6_POSN                             0x6
24216:         #define _TXB1EIDL_TXB1EID6_POSITION                         0x6
24217:         #define _TXB1EIDL_TXB1EID6_SIZE                             0x1
24218:         #define _TXB1EIDL_TXB1EID6_LENGTH                           0x1
24219:         #define _TXB1EIDL_TXB1EID6_MASK                             0x40
24220:         #define _TXB1EIDL_TXB1EID7_POSN                             0x7
24221:         #define _TXB1EIDL_TXB1EID7_POSITION                         0x7
24222:         #define _TXB1EIDL_TXB1EID7_SIZE                             0x1
24223:         #define _TXB1EIDL_TXB1EID7_LENGTH                           0x1
24224:         #define _TXB1EIDL_TXB1EID7_MASK                             0x80
24225:         
24226:         // Register: TXB1DLC
24227:         extern volatile unsigned char           TXB1DLC             @ 0xF15;
24228:         #ifndef _LIB_BUILD
24229:         asm("TXB1DLC equ 0F15h");
24230:         #endif
24231:         // bitfield definitions
24232:         typedef union {
24233:             struct {
24234:                 unsigned DLC                    :4;
24235:                 unsigned                        :2;
24236:                 unsigned TXRTR                  :1;
24237:             };
24238:             struct {
24239:                 unsigned DLC0                   :1;
24240:                 unsigned DLC1                   :1;
24241:                 unsigned DLC2                   :1;
24242:                 unsigned DLC3                   :1;
24243:             };
24244:             struct {
24245:                 unsigned TXB1DLC0               :1;
24246:             };
24247:             struct {
24248:                 unsigned                        :1;
24249:                 unsigned TXB1DLC1               :1;
24250:             };
24251:             struct {
24252:                 unsigned                        :2;
24253:                 unsigned TXB1DLC2               :1;
24254:             };
24255:             struct {
24256:                 unsigned                        :3;
24257:                 unsigned TXB1DLC3               :1;
24258:             };
24259:             struct {
24260:                 unsigned                        :6;
24261:                 unsigned TXB1RTR                :1;
24262:             };
24263:         } TXB1DLCbits_t;
24264:         extern volatile TXB1DLCbits_t TXB1DLCbits @ 0xF15;
24265:         // bitfield macros
24266:         #define _TXB1DLC_DLC_POSN                                   0x0
24267:         #define _TXB1DLC_DLC_POSITION                               0x0
24268:         #define _TXB1DLC_DLC_SIZE                                   0x4
24269:         #define _TXB1DLC_DLC_LENGTH                                 0x4
24270:         #define _TXB1DLC_DLC_MASK                                   0xF
24271:         #define _TXB1DLC_TXRTR_POSN                                 0x6
24272:         #define _TXB1DLC_TXRTR_POSITION                             0x6
24273:         #define _TXB1DLC_TXRTR_SIZE                                 0x1
24274:         #define _TXB1DLC_TXRTR_LENGTH                               0x1
24275:         #define _TXB1DLC_TXRTR_MASK                                 0x40
24276:         #define _TXB1DLC_DLC0_POSN                                  0x0
24277:         #define _TXB1DLC_DLC0_POSITION                              0x0
24278:         #define _TXB1DLC_DLC0_SIZE                                  0x1
24279:         #define _TXB1DLC_DLC0_LENGTH                                0x1
24280:         #define _TXB1DLC_DLC0_MASK                                  0x1
24281:         #define _TXB1DLC_DLC1_POSN                                  0x1
24282:         #define _TXB1DLC_DLC1_POSITION                              0x1
24283:         #define _TXB1DLC_DLC1_SIZE                                  0x1
24284:         #define _TXB1DLC_DLC1_LENGTH                                0x1
24285:         #define _TXB1DLC_DLC1_MASK                                  0x2
24286:         #define _TXB1DLC_DLC2_POSN                                  0x2
24287:         #define _TXB1DLC_DLC2_POSITION                              0x2
24288:         #define _TXB1DLC_DLC2_SIZE                                  0x1
24289:         #define _TXB1DLC_DLC2_LENGTH                                0x1
24290:         #define _TXB1DLC_DLC2_MASK                                  0x4
24291:         #define _TXB1DLC_DLC3_POSN                                  0x3
24292:         #define _TXB1DLC_DLC3_POSITION                              0x3
24293:         #define _TXB1DLC_DLC3_SIZE                                  0x1
24294:         #define _TXB1DLC_DLC3_LENGTH                                0x1
24295:         #define _TXB1DLC_DLC3_MASK                                  0x8
24296:         #define _TXB1DLC_TXB1DLC0_POSN                              0x0
24297:         #define _TXB1DLC_TXB1DLC0_POSITION                          0x0
24298:         #define _TXB1DLC_TXB1DLC0_SIZE                              0x1
24299:         #define _TXB1DLC_TXB1DLC0_LENGTH                            0x1
24300:         #define _TXB1DLC_TXB1DLC0_MASK                              0x1
24301:         #define _TXB1DLC_TXB1DLC1_POSN                              0x1
24302:         #define _TXB1DLC_TXB1DLC1_POSITION                          0x1
24303:         #define _TXB1DLC_TXB1DLC1_SIZE                              0x1
24304:         #define _TXB1DLC_TXB1DLC1_LENGTH                            0x1
24305:         #define _TXB1DLC_TXB1DLC1_MASK                              0x2
24306:         #define _TXB1DLC_TXB1DLC2_POSN                              0x2
24307:         #define _TXB1DLC_TXB1DLC2_POSITION                          0x2
24308:         #define _TXB1DLC_TXB1DLC2_SIZE                              0x1
24309:         #define _TXB1DLC_TXB1DLC2_LENGTH                            0x1
24310:         #define _TXB1DLC_TXB1DLC2_MASK                              0x4
24311:         #define _TXB1DLC_TXB1DLC3_POSN                              0x3
24312:         #define _TXB1DLC_TXB1DLC3_POSITION                          0x3
24313:         #define _TXB1DLC_TXB1DLC3_SIZE                              0x1
24314:         #define _TXB1DLC_TXB1DLC3_LENGTH                            0x1
24315:         #define _TXB1DLC_TXB1DLC3_MASK                              0x8
24316:         #define _TXB1DLC_TXB1RTR_POSN                               0x6
24317:         #define _TXB1DLC_TXB1RTR_POSITION                           0x6
24318:         #define _TXB1DLC_TXB1RTR_SIZE                               0x1
24319:         #define _TXB1DLC_TXB1RTR_LENGTH                             0x1
24320:         #define _TXB1DLC_TXB1RTR_MASK                               0x40
24321:         
24322:         // Register: TXB1D0
24323:         extern volatile unsigned char           TXB1D0              @ 0xF16;
24324:         #ifndef _LIB_BUILD
24325:         asm("TXB1D0 equ 0F16h");
24326:         #endif
24327:         // bitfield definitions
24328:         typedef union {
24329:             struct {
24330:                 unsigned TXB1D0                 :8;
24331:             };
24332:             struct {
24333:                 unsigned TXB1D00                :1;
24334:                 unsigned TXB1D01                :1;
24335:                 unsigned TXB1D02                :1;
24336:                 unsigned TXB1D03                :1;
24337:                 unsigned TXB1D04                :1;
24338:                 unsigned TXB1D05                :1;
24339:                 unsigned TXB1D06                :1;
24340:                 unsigned TXB1D07                :1;
24341:             };
24342:         } TXB1D0bits_t;
24343:         extern volatile TXB1D0bits_t TXB1D0bits @ 0xF16;
24344:         // bitfield macros
24345:         #define _TXB1D0_TXB1D0_POSN                                 0x0
24346:         #define _TXB1D0_TXB1D0_POSITION                             0x0
24347:         #define _TXB1D0_TXB1D0_SIZE                                 0x8
24348:         #define _TXB1D0_TXB1D0_LENGTH                               0x8
24349:         #define _TXB1D0_TXB1D0_MASK                                 0xFF
24350:         #define _TXB1D0_TXB1D00_POSN                                0x0
24351:         #define _TXB1D0_TXB1D00_POSITION                            0x0
24352:         #define _TXB1D0_TXB1D00_SIZE                                0x1
24353:         #define _TXB1D0_TXB1D00_LENGTH                              0x1
24354:         #define _TXB1D0_TXB1D00_MASK                                0x1
24355:         #define _TXB1D0_TXB1D01_POSN                                0x1
24356:         #define _TXB1D0_TXB1D01_POSITION                            0x1
24357:         #define _TXB1D0_TXB1D01_SIZE                                0x1
24358:         #define _TXB1D0_TXB1D01_LENGTH                              0x1
24359:         #define _TXB1D0_TXB1D01_MASK                                0x2
24360:         #define _TXB1D0_TXB1D02_POSN                                0x2
24361:         #define _TXB1D0_TXB1D02_POSITION                            0x2
24362:         #define _TXB1D0_TXB1D02_SIZE                                0x1
24363:         #define _TXB1D0_TXB1D02_LENGTH                              0x1
24364:         #define _TXB1D0_TXB1D02_MASK                                0x4
24365:         #define _TXB1D0_TXB1D03_POSN                                0x3
24366:         #define _TXB1D0_TXB1D03_POSITION                            0x3
24367:         #define _TXB1D0_TXB1D03_SIZE                                0x1
24368:         #define _TXB1D0_TXB1D03_LENGTH                              0x1
24369:         #define _TXB1D0_TXB1D03_MASK                                0x8
24370:         #define _TXB1D0_TXB1D04_POSN                                0x4
24371:         #define _TXB1D0_TXB1D04_POSITION                            0x4
24372:         #define _TXB1D0_TXB1D04_SIZE                                0x1
24373:         #define _TXB1D0_TXB1D04_LENGTH                              0x1
24374:         #define _TXB1D0_TXB1D04_MASK                                0x10
24375:         #define _TXB1D0_TXB1D05_POSN                                0x5
24376:         #define _TXB1D0_TXB1D05_POSITION                            0x5
24377:         #define _TXB1D0_TXB1D05_SIZE                                0x1
24378:         #define _TXB1D0_TXB1D05_LENGTH                              0x1
24379:         #define _TXB1D0_TXB1D05_MASK                                0x20
24380:         #define _TXB1D0_TXB1D06_POSN                                0x6
24381:         #define _TXB1D0_TXB1D06_POSITION                            0x6
24382:         #define _TXB1D0_TXB1D06_SIZE                                0x1
24383:         #define _TXB1D0_TXB1D06_LENGTH                              0x1
24384:         #define _TXB1D0_TXB1D06_MASK                                0x40
24385:         #define _TXB1D0_TXB1D07_POSN                                0x7
24386:         #define _TXB1D0_TXB1D07_POSITION                            0x7
24387:         #define _TXB1D0_TXB1D07_SIZE                                0x1
24388:         #define _TXB1D0_TXB1D07_LENGTH                              0x1
24389:         #define _TXB1D0_TXB1D07_MASK                                0x80
24390:         
24391:         // Register: TXB1D1
24392:         extern volatile unsigned char           TXB1D1              @ 0xF17;
24393:         #ifndef _LIB_BUILD
24394:         asm("TXB1D1 equ 0F17h");
24395:         #endif
24396:         // bitfield definitions
24397:         typedef union {
24398:             struct {
24399:                 unsigned TXB1D1                 :8;
24400:             };
24401:             struct {
24402:                 unsigned TXB1D10                :1;
24403:                 unsigned TXB1D11                :1;
24404:                 unsigned TXB1D12                :1;
24405:                 unsigned TXB1D13                :1;
24406:                 unsigned TXB1D14                :1;
24407:                 unsigned TXB1D15                :1;
24408:                 unsigned TXB1D16                :1;
24409:                 unsigned TXB1D17                :1;
24410:             };
24411:         } TXB1D1bits_t;
24412:         extern volatile TXB1D1bits_t TXB1D1bits @ 0xF17;
24413:         // bitfield macros
24414:         #define _TXB1D1_TXB1D1_POSN                                 0x0
24415:         #define _TXB1D1_TXB1D1_POSITION                             0x0
24416:         #define _TXB1D1_TXB1D1_SIZE                                 0x8
24417:         #define _TXB1D1_TXB1D1_LENGTH                               0x8
24418:         #define _TXB1D1_TXB1D1_MASK                                 0xFF
24419:         #define _TXB1D1_TXB1D10_POSN                                0x0
24420:         #define _TXB1D1_TXB1D10_POSITION                            0x0
24421:         #define _TXB1D1_TXB1D10_SIZE                                0x1
24422:         #define _TXB1D1_TXB1D10_LENGTH                              0x1
24423:         #define _TXB1D1_TXB1D10_MASK                                0x1
24424:         #define _TXB1D1_TXB1D11_POSN                                0x1
24425:         #define _TXB1D1_TXB1D11_POSITION                            0x1
24426:         #define _TXB1D1_TXB1D11_SIZE                                0x1
24427:         #define _TXB1D1_TXB1D11_LENGTH                              0x1
24428:         #define _TXB1D1_TXB1D11_MASK                                0x2
24429:         #define _TXB1D1_TXB1D12_POSN                                0x2
24430:         #define _TXB1D1_TXB1D12_POSITION                            0x2
24431:         #define _TXB1D1_TXB1D12_SIZE                                0x1
24432:         #define _TXB1D1_TXB1D12_LENGTH                              0x1
24433:         #define _TXB1D1_TXB1D12_MASK                                0x4
24434:         #define _TXB1D1_TXB1D13_POSN                                0x3
24435:         #define _TXB1D1_TXB1D13_POSITION                            0x3
24436:         #define _TXB1D1_TXB1D13_SIZE                                0x1
24437:         #define _TXB1D1_TXB1D13_LENGTH                              0x1
24438:         #define _TXB1D1_TXB1D13_MASK                                0x8
24439:         #define _TXB1D1_TXB1D14_POSN                                0x4
24440:         #define _TXB1D1_TXB1D14_POSITION                            0x4
24441:         #define _TXB1D1_TXB1D14_SIZE                                0x1
24442:         #define _TXB1D1_TXB1D14_LENGTH                              0x1
24443:         #define _TXB1D1_TXB1D14_MASK                                0x10
24444:         #define _TXB1D1_TXB1D15_POSN                                0x5
24445:         #define _TXB1D1_TXB1D15_POSITION                            0x5
24446:         #define _TXB1D1_TXB1D15_SIZE                                0x1
24447:         #define _TXB1D1_TXB1D15_LENGTH                              0x1
24448:         #define _TXB1D1_TXB1D15_MASK                                0x20
24449:         #define _TXB1D1_TXB1D16_POSN                                0x6
24450:         #define _TXB1D1_TXB1D16_POSITION                            0x6
24451:         #define _TXB1D1_TXB1D16_SIZE                                0x1
24452:         #define _TXB1D1_TXB1D16_LENGTH                              0x1
24453:         #define _TXB1D1_TXB1D16_MASK                                0x40
24454:         #define _TXB1D1_TXB1D17_POSN                                0x7
24455:         #define _TXB1D1_TXB1D17_POSITION                            0x7
24456:         #define _TXB1D1_TXB1D17_SIZE                                0x1
24457:         #define _TXB1D1_TXB1D17_LENGTH                              0x1
24458:         #define _TXB1D1_TXB1D17_MASK                                0x80
24459:         
24460:         // Register: TXB1D2
24461:         extern volatile unsigned char           TXB1D2              @ 0xF18;
24462:         #ifndef _LIB_BUILD
24463:         asm("TXB1D2 equ 0F18h");
24464:         #endif
24465:         // bitfield definitions
24466:         typedef union {
24467:             struct {
24468:                 unsigned TXB1D2                 :8;
24469:             };
24470:             struct {
24471:                 unsigned TXB1D20                :1;
24472:                 unsigned TXB1D21                :1;
24473:                 unsigned TXB1D22                :1;
24474:                 unsigned TXB1D23                :1;
24475:                 unsigned TXB1D24                :1;
24476:                 unsigned TXB1D25                :1;
24477:                 unsigned TXB1D26                :1;
24478:                 unsigned TXB1D27                :1;
24479:             };
24480:         } TXB1D2bits_t;
24481:         extern volatile TXB1D2bits_t TXB1D2bits @ 0xF18;
24482:         // bitfield macros
24483:         #define _TXB1D2_TXB1D2_POSN                                 0x0
24484:         #define _TXB1D2_TXB1D2_POSITION                             0x0
24485:         #define _TXB1D2_TXB1D2_SIZE                                 0x8
24486:         #define _TXB1D2_TXB1D2_LENGTH                               0x8
24487:         #define _TXB1D2_TXB1D2_MASK                                 0xFF
24488:         #define _TXB1D2_TXB1D20_POSN                                0x0
24489:         #define _TXB1D2_TXB1D20_POSITION                            0x0
24490:         #define _TXB1D2_TXB1D20_SIZE                                0x1
24491:         #define _TXB1D2_TXB1D20_LENGTH                              0x1
24492:         #define _TXB1D2_TXB1D20_MASK                                0x1
24493:         #define _TXB1D2_TXB1D21_POSN                                0x1
24494:         #define _TXB1D2_TXB1D21_POSITION                            0x1
24495:         #define _TXB1D2_TXB1D21_SIZE                                0x1
24496:         #define _TXB1D2_TXB1D21_LENGTH                              0x1
24497:         #define _TXB1D2_TXB1D21_MASK                                0x2
24498:         #define _TXB1D2_TXB1D22_POSN                                0x2
24499:         #define _TXB1D2_TXB1D22_POSITION                            0x2
24500:         #define _TXB1D2_TXB1D22_SIZE                                0x1
24501:         #define _TXB1D2_TXB1D22_LENGTH                              0x1
24502:         #define _TXB1D2_TXB1D22_MASK                                0x4
24503:         #define _TXB1D2_TXB1D23_POSN                                0x3
24504:         #define _TXB1D2_TXB1D23_POSITION                            0x3
24505:         #define _TXB1D2_TXB1D23_SIZE                                0x1
24506:         #define _TXB1D2_TXB1D23_LENGTH                              0x1
24507:         #define _TXB1D2_TXB1D23_MASK                                0x8
24508:         #define _TXB1D2_TXB1D24_POSN                                0x4
24509:         #define _TXB1D2_TXB1D24_POSITION                            0x4
24510:         #define _TXB1D2_TXB1D24_SIZE                                0x1
24511:         #define _TXB1D2_TXB1D24_LENGTH                              0x1
24512:         #define _TXB1D2_TXB1D24_MASK                                0x10
24513:         #define _TXB1D2_TXB1D25_POSN                                0x5
24514:         #define _TXB1D2_TXB1D25_POSITION                            0x5
24515:         #define _TXB1D2_TXB1D25_SIZE                                0x1
24516:         #define _TXB1D2_TXB1D25_LENGTH                              0x1
24517:         #define _TXB1D2_TXB1D25_MASK                                0x20
24518:         #define _TXB1D2_TXB1D26_POSN                                0x6
24519:         #define _TXB1D2_TXB1D26_POSITION                            0x6
24520:         #define _TXB1D2_TXB1D26_SIZE                                0x1
24521:         #define _TXB1D2_TXB1D26_LENGTH                              0x1
24522:         #define _TXB1D2_TXB1D26_MASK                                0x40
24523:         #define _TXB1D2_TXB1D27_POSN                                0x7
24524:         #define _TXB1D2_TXB1D27_POSITION                            0x7
24525:         #define _TXB1D2_TXB1D27_SIZE                                0x1
24526:         #define _TXB1D2_TXB1D27_LENGTH                              0x1
24527:         #define _TXB1D2_TXB1D27_MASK                                0x80
24528:         
24529:         // Register: TXB1D3
24530:         extern volatile unsigned char           TXB1D3              @ 0xF19;
24531:         #ifndef _LIB_BUILD
24532:         asm("TXB1D3 equ 0F19h");
24533:         #endif
24534:         // bitfield definitions
24535:         typedef union {
24536:             struct {
24537:                 unsigned TXB1D3                 :8;
24538:             };
24539:             struct {
24540:                 unsigned TXB1D30                :1;
24541:                 unsigned TXB1D31                :1;
24542:                 unsigned TXB1D32                :1;
24543:                 unsigned TXB1D33                :1;
24544:                 unsigned TXB1D34                :1;
24545:                 unsigned TXB1D35                :1;
24546:                 unsigned TXB1D36                :1;
24547:                 unsigned TXB1D37                :1;
24548:             };
24549:         } TXB1D3bits_t;
24550:         extern volatile TXB1D3bits_t TXB1D3bits @ 0xF19;
24551:         // bitfield macros
24552:         #define _TXB1D3_TXB1D3_POSN                                 0x0
24553:         #define _TXB1D3_TXB1D3_POSITION                             0x0
24554:         #define _TXB1D3_TXB1D3_SIZE                                 0x8
24555:         #define _TXB1D3_TXB1D3_LENGTH                               0x8
24556:         #define _TXB1D3_TXB1D3_MASK                                 0xFF
24557:         #define _TXB1D3_TXB1D30_POSN                                0x0
24558:         #define _TXB1D3_TXB1D30_POSITION                            0x0
24559:         #define _TXB1D3_TXB1D30_SIZE                                0x1
24560:         #define _TXB1D3_TXB1D30_LENGTH                              0x1
24561:         #define _TXB1D3_TXB1D30_MASK                                0x1
24562:         #define _TXB1D3_TXB1D31_POSN                                0x1
24563:         #define _TXB1D3_TXB1D31_POSITION                            0x1
24564:         #define _TXB1D3_TXB1D31_SIZE                                0x1
24565:         #define _TXB1D3_TXB1D31_LENGTH                              0x1
24566:         #define _TXB1D3_TXB1D31_MASK                                0x2
24567:         #define _TXB1D3_TXB1D32_POSN                                0x2
24568:         #define _TXB1D3_TXB1D32_POSITION                            0x2
24569:         #define _TXB1D3_TXB1D32_SIZE                                0x1
24570:         #define _TXB1D3_TXB1D32_LENGTH                              0x1
24571:         #define _TXB1D3_TXB1D32_MASK                                0x4
24572:         #define _TXB1D3_TXB1D33_POSN                                0x3
24573:         #define _TXB1D3_TXB1D33_POSITION                            0x3
24574:         #define _TXB1D3_TXB1D33_SIZE                                0x1
24575:         #define _TXB1D3_TXB1D33_LENGTH                              0x1
24576:         #define _TXB1D3_TXB1D33_MASK                                0x8
24577:         #define _TXB1D3_TXB1D34_POSN                                0x4
24578:         #define _TXB1D3_TXB1D34_POSITION                            0x4
24579:         #define _TXB1D3_TXB1D34_SIZE                                0x1
24580:         #define _TXB1D3_TXB1D34_LENGTH                              0x1
24581:         #define _TXB1D3_TXB1D34_MASK                                0x10
24582:         #define _TXB1D3_TXB1D35_POSN                                0x5
24583:         #define _TXB1D3_TXB1D35_POSITION                            0x5
24584:         #define _TXB1D3_TXB1D35_SIZE                                0x1
24585:         #define _TXB1D3_TXB1D35_LENGTH                              0x1
24586:         #define _TXB1D3_TXB1D35_MASK                                0x20
24587:         #define _TXB1D3_TXB1D36_POSN                                0x6
24588:         #define _TXB1D3_TXB1D36_POSITION                            0x6
24589:         #define _TXB1D3_TXB1D36_SIZE                                0x1
24590:         #define _TXB1D3_TXB1D36_LENGTH                              0x1
24591:         #define _TXB1D3_TXB1D36_MASK                                0x40
24592:         #define _TXB1D3_TXB1D37_POSN                                0x7
24593:         #define _TXB1D3_TXB1D37_POSITION                            0x7
24594:         #define _TXB1D3_TXB1D37_SIZE                                0x1
24595:         #define _TXB1D3_TXB1D37_LENGTH                              0x1
24596:         #define _TXB1D3_TXB1D37_MASK                                0x80
24597:         
24598:         // Register: TXB1D4
24599:         extern volatile unsigned char           TXB1D4              @ 0xF1A;
24600:         #ifndef _LIB_BUILD
24601:         asm("TXB1D4 equ 0F1Ah");
24602:         #endif
24603:         // bitfield definitions
24604:         typedef union {
24605:             struct {
24606:                 unsigned TXB1D4                 :8;
24607:             };
24608:             struct {
24609:                 unsigned TXB1D40                :1;
24610:                 unsigned TXB1D41                :1;
24611:                 unsigned TXB1D42                :1;
24612:                 unsigned TXB1D43                :1;
24613:                 unsigned TXB1D44                :1;
24614:                 unsigned TXB1D45                :1;
24615:                 unsigned TXB1D46                :1;
24616:                 unsigned TXB1D47                :1;
24617:             };
24618:         } TXB1D4bits_t;
24619:         extern volatile TXB1D4bits_t TXB1D4bits @ 0xF1A;
24620:         // bitfield macros
24621:         #define _TXB1D4_TXB1D4_POSN                                 0x0
24622:         #define _TXB1D4_TXB1D4_POSITION                             0x0
24623:         #define _TXB1D4_TXB1D4_SIZE                                 0x8
24624:         #define _TXB1D4_TXB1D4_LENGTH                               0x8
24625:         #define _TXB1D4_TXB1D4_MASK                                 0xFF
24626:         #define _TXB1D4_TXB1D40_POSN                                0x0
24627:         #define _TXB1D4_TXB1D40_POSITION                            0x0
24628:         #define _TXB1D4_TXB1D40_SIZE                                0x1
24629:         #define _TXB1D4_TXB1D40_LENGTH                              0x1
24630:         #define _TXB1D4_TXB1D40_MASK                                0x1
24631:         #define _TXB1D4_TXB1D41_POSN                                0x1
24632:         #define _TXB1D4_TXB1D41_POSITION                            0x1
24633:         #define _TXB1D4_TXB1D41_SIZE                                0x1
24634:         #define _TXB1D4_TXB1D41_LENGTH                              0x1
24635:         #define _TXB1D4_TXB1D41_MASK                                0x2
24636:         #define _TXB1D4_TXB1D42_POSN                                0x2
24637:         #define _TXB1D4_TXB1D42_POSITION                            0x2
24638:         #define _TXB1D4_TXB1D42_SIZE                                0x1
24639:         #define _TXB1D4_TXB1D42_LENGTH                              0x1
24640:         #define _TXB1D4_TXB1D42_MASK                                0x4
24641:         #define _TXB1D4_TXB1D43_POSN                                0x3
24642:         #define _TXB1D4_TXB1D43_POSITION                            0x3
24643:         #define _TXB1D4_TXB1D43_SIZE                                0x1
24644:         #define _TXB1D4_TXB1D43_LENGTH                              0x1
24645:         #define _TXB1D4_TXB1D43_MASK                                0x8
24646:         #define _TXB1D4_TXB1D44_POSN                                0x4
24647:         #define _TXB1D4_TXB1D44_POSITION                            0x4
24648:         #define _TXB1D4_TXB1D44_SIZE                                0x1
24649:         #define _TXB1D4_TXB1D44_LENGTH                              0x1
24650:         #define _TXB1D4_TXB1D44_MASK                                0x10
24651:         #define _TXB1D4_TXB1D45_POSN                                0x5
24652:         #define _TXB1D4_TXB1D45_POSITION                            0x5
24653:         #define _TXB1D4_TXB1D45_SIZE                                0x1
24654:         #define _TXB1D4_TXB1D45_LENGTH                              0x1
24655:         #define _TXB1D4_TXB1D45_MASK                                0x20
24656:         #define _TXB1D4_TXB1D46_POSN                                0x6
24657:         #define _TXB1D4_TXB1D46_POSITION                            0x6
24658:         #define _TXB1D4_TXB1D46_SIZE                                0x1
24659:         #define _TXB1D4_TXB1D46_LENGTH                              0x1
24660:         #define _TXB1D4_TXB1D46_MASK                                0x40
24661:         #define _TXB1D4_TXB1D47_POSN                                0x7
24662:         #define _TXB1D4_TXB1D47_POSITION                            0x7
24663:         #define _TXB1D4_TXB1D47_SIZE                                0x1
24664:         #define _TXB1D4_TXB1D47_LENGTH                              0x1
24665:         #define _TXB1D4_TXB1D47_MASK                                0x80
24666:         
24667:         // Register: TXB1D5
24668:         extern volatile unsigned char           TXB1D5              @ 0xF1B;
24669:         #ifndef _LIB_BUILD
24670:         asm("TXB1D5 equ 0F1Bh");
24671:         #endif
24672:         // bitfield definitions
24673:         typedef union {
24674:             struct {
24675:                 unsigned TXB1D5                 :8;
24676:             };
24677:             struct {
24678:                 unsigned TXB1D50                :1;
24679:                 unsigned TXB1D51                :1;
24680:                 unsigned TXB1D52                :1;
24681:                 unsigned TXB1D53                :1;
24682:                 unsigned TXB1D54                :1;
24683:                 unsigned TXB1D55                :1;
24684:                 unsigned TXB1D56                :1;
24685:                 unsigned TXB1D57                :1;
24686:             };
24687:         } TXB1D5bits_t;
24688:         extern volatile TXB1D5bits_t TXB1D5bits @ 0xF1B;
24689:         // bitfield macros
24690:         #define _TXB1D5_TXB1D5_POSN                                 0x0
24691:         #define _TXB1D5_TXB1D5_POSITION                             0x0
24692:         #define _TXB1D5_TXB1D5_SIZE                                 0x8
24693:         #define _TXB1D5_TXB1D5_LENGTH                               0x8
24694:         #define _TXB1D5_TXB1D5_MASK                                 0xFF
24695:         #define _TXB1D5_TXB1D50_POSN                                0x0
24696:         #define _TXB1D5_TXB1D50_POSITION                            0x0
24697:         #define _TXB1D5_TXB1D50_SIZE                                0x1
24698:         #define _TXB1D5_TXB1D50_LENGTH                              0x1
24699:         #define _TXB1D5_TXB1D50_MASK                                0x1
24700:         #define _TXB1D5_TXB1D51_POSN                                0x1
24701:         #define _TXB1D5_TXB1D51_POSITION                            0x1
24702:         #define _TXB1D5_TXB1D51_SIZE                                0x1
24703:         #define _TXB1D5_TXB1D51_LENGTH                              0x1
24704:         #define _TXB1D5_TXB1D51_MASK                                0x2
24705:         #define _TXB1D5_TXB1D52_POSN                                0x2
24706:         #define _TXB1D5_TXB1D52_POSITION                            0x2
24707:         #define _TXB1D5_TXB1D52_SIZE                                0x1
24708:         #define _TXB1D5_TXB1D52_LENGTH                              0x1
24709:         #define _TXB1D5_TXB1D52_MASK                                0x4
24710:         #define _TXB1D5_TXB1D53_POSN                                0x3
24711:         #define _TXB1D5_TXB1D53_POSITION                            0x3
24712:         #define _TXB1D5_TXB1D53_SIZE                                0x1
24713:         #define _TXB1D5_TXB1D53_LENGTH                              0x1
24714:         #define _TXB1D5_TXB1D53_MASK                                0x8
24715:         #define _TXB1D5_TXB1D54_POSN                                0x4
24716:         #define _TXB1D5_TXB1D54_POSITION                            0x4
24717:         #define _TXB1D5_TXB1D54_SIZE                                0x1
24718:         #define _TXB1D5_TXB1D54_LENGTH                              0x1
24719:         #define _TXB1D5_TXB1D54_MASK                                0x10
24720:         #define _TXB1D5_TXB1D55_POSN                                0x5
24721:         #define _TXB1D5_TXB1D55_POSITION                            0x5
24722:         #define _TXB1D5_TXB1D55_SIZE                                0x1
24723:         #define _TXB1D5_TXB1D55_LENGTH                              0x1
24724:         #define _TXB1D5_TXB1D55_MASK                                0x20
24725:         #define _TXB1D5_TXB1D56_POSN                                0x6
24726:         #define _TXB1D5_TXB1D56_POSITION                            0x6
24727:         #define _TXB1D5_TXB1D56_SIZE                                0x1
24728:         #define _TXB1D5_TXB1D56_LENGTH                              0x1
24729:         #define _TXB1D5_TXB1D56_MASK                                0x40
24730:         #define _TXB1D5_TXB1D57_POSN                                0x7
24731:         #define _TXB1D5_TXB1D57_POSITION                            0x7
24732:         #define _TXB1D5_TXB1D57_SIZE                                0x1
24733:         #define _TXB1D5_TXB1D57_LENGTH                              0x1
24734:         #define _TXB1D5_TXB1D57_MASK                                0x80
24735:         
24736:         // Register: TXB1D6
24737:         extern volatile unsigned char           TXB1D6              @ 0xF1C;
24738:         #ifndef _LIB_BUILD
24739:         asm("TXB1D6 equ 0F1Ch");
24740:         #endif
24741:         // bitfield definitions
24742:         typedef union {
24743:             struct {
24744:                 unsigned TXB1D6                 :8;
24745:             };
24746:             struct {
24747:                 unsigned TXB1D60                :1;
24748:                 unsigned TXB1D61                :1;
24749:                 unsigned TXB1D62                :1;
24750:                 unsigned TXB1D63                :1;
24751:                 unsigned TXB1D64                :1;
24752:                 unsigned TXB1D65                :1;
24753:                 unsigned TXB1D66                :1;
24754:                 unsigned TXB1D67                :1;
24755:             };
24756:         } TXB1D6bits_t;
24757:         extern volatile TXB1D6bits_t TXB1D6bits @ 0xF1C;
24758:         // bitfield macros
24759:         #define _TXB1D6_TXB1D6_POSN                                 0x0
24760:         #define _TXB1D6_TXB1D6_POSITION                             0x0
24761:         #define _TXB1D6_TXB1D6_SIZE                                 0x8
24762:         #define _TXB1D6_TXB1D6_LENGTH                               0x8
24763:         #define _TXB1D6_TXB1D6_MASK                                 0xFF
24764:         #define _TXB1D6_TXB1D60_POSN                                0x0
24765:         #define _TXB1D6_TXB1D60_POSITION                            0x0
24766:         #define _TXB1D6_TXB1D60_SIZE                                0x1
24767:         #define _TXB1D6_TXB1D60_LENGTH                              0x1
24768:         #define _TXB1D6_TXB1D60_MASK                                0x1
24769:         #define _TXB1D6_TXB1D61_POSN                                0x1
24770:         #define _TXB1D6_TXB1D61_POSITION                            0x1
24771:         #define _TXB1D6_TXB1D61_SIZE                                0x1
24772:         #define _TXB1D6_TXB1D61_LENGTH                              0x1
24773:         #define _TXB1D6_TXB1D61_MASK                                0x2
24774:         #define _TXB1D6_TXB1D62_POSN                                0x2
24775:         #define _TXB1D6_TXB1D62_POSITION                            0x2
24776:         #define _TXB1D6_TXB1D62_SIZE                                0x1
24777:         #define _TXB1D6_TXB1D62_LENGTH                              0x1
24778:         #define _TXB1D6_TXB1D62_MASK                                0x4
24779:         #define _TXB1D6_TXB1D63_POSN                                0x3
24780:         #define _TXB1D6_TXB1D63_POSITION                            0x3
24781:         #define _TXB1D6_TXB1D63_SIZE                                0x1
24782:         #define _TXB1D6_TXB1D63_LENGTH                              0x1
24783:         #define _TXB1D6_TXB1D63_MASK                                0x8
24784:         #define _TXB1D6_TXB1D64_POSN                                0x4
24785:         #define _TXB1D6_TXB1D64_POSITION                            0x4
24786:         #define _TXB1D6_TXB1D64_SIZE                                0x1
24787:         #define _TXB1D6_TXB1D64_LENGTH                              0x1
24788:         #define _TXB1D6_TXB1D64_MASK                                0x10
24789:         #define _TXB1D6_TXB1D65_POSN                                0x5
24790:         #define _TXB1D6_TXB1D65_POSITION                            0x5
24791:         #define _TXB1D6_TXB1D65_SIZE                                0x1
24792:         #define _TXB1D6_TXB1D65_LENGTH                              0x1
24793:         #define _TXB1D6_TXB1D65_MASK                                0x20
24794:         #define _TXB1D6_TXB1D66_POSN                                0x6
24795:         #define _TXB1D6_TXB1D66_POSITION                            0x6
24796:         #define _TXB1D6_TXB1D66_SIZE                                0x1
24797:         #define _TXB1D6_TXB1D66_LENGTH                              0x1
24798:         #define _TXB1D6_TXB1D66_MASK                                0x40
24799:         #define _TXB1D6_TXB1D67_POSN                                0x7
24800:         #define _TXB1D6_TXB1D67_POSITION                            0x7
24801:         #define _TXB1D6_TXB1D67_SIZE                                0x1
24802:         #define _TXB1D6_TXB1D67_LENGTH                              0x1
24803:         #define _TXB1D6_TXB1D67_MASK                                0x80
24804:         
24805:         // Register: TXB1D7
24806:         extern volatile unsigned char           TXB1D7              @ 0xF1D;
24807:         #ifndef _LIB_BUILD
24808:         asm("TXB1D7 equ 0F1Dh");
24809:         #endif
24810:         // bitfield definitions
24811:         typedef union {
24812:             struct {
24813:                 unsigned TXB1D7                 :8;
24814:             };
24815:             struct {
24816:                 unsigned TXB1D70                :1;
24817:                 unsigned TXB1D71                :1;
24818:                 unsigned TXB1D72                :1;
24819:                 unsigned TXB1D73                :1;
24820:                 unsigned TXB1D74                :1;
24821:                 unsigned TXB1D75                :1;
24822:                 unsigned TXB1D76                :1;
24823:                 unsigned TXB1D77                :1;
24824:             };
24825:         } TXB1D7bits_t;
24826:         extern volatile TXB1D7bits_t TXB1D7bits @ 0xF1D;
24827:         // bitfield macros
24828:         #define _TXB1D7_TXB1D7_POSN                                 0x0
24829:         #define _TXB1D7_TXB1D7_POSITION                             0x0
24830:         #define _TXB1D7_TXB1D7_SIZE                                 0x8
24831:         #define _TXB1D7_TXB1D7_LENGTH                               0x8
24832:         #define _TXB1D7_TXB1D7_MASK                                 0xFF
24833:         #define _TXB1D7_TXB1D70_POSN                                0x0
24834:         #define _TXB1D7_TXB1D70_POSITION                            0x0
24835:         #define _TXB1D7_TXB1D70_SIZE                                0x1
24836:         #define _TXB1D7_TXB1D70_LENGTH                              0x1
24837:         #define _TXB1D7_TXB1D70_MASK                                0x1
24838:         #define _TXB1D7_TXB1D71_POSN                                0x1
24839:         #define _TXB1D7_TXB1D71_POSITION                            0x1
24840:         #define _TXB1D7_TXB1D71_SIZE                                0x1
24841:         #define _TXB1D7_TXB1D71_LENGTH                              0x1
24842:         #define _TXB1D7_TXB1D71_MASK                                0x2
24843:         #define _TXB1D7_TXB1D72_POSN                                0x2
24844:         #define _TXB1D7_TXB1D72_POSITION                            0x2
24845:         #define _TXB1D7_TXB1D72_SIZE                                0x1
24846:         #define _TXB1D7_TXB1D72_LENGTH                              0x1
24847:         #define _TXB1D7_TXB1D72_MASK                                0x4
24848:         #define _TXB1D7_TXB1D73_POSN                                0x3
24849:         #define _TXB1D7_TXB1D73_POSITION                            0x3
24850:         #define _TXB1D7_TXB1D73_SIZE                                0x1
24851:         #define _TXB1D7_TXB1D73_LENGTH                              0x1
24852:         #define _TXB1D7_TXB1D73_MASK                                0x8
24853:         #define _TXB1D7_TXB1D74_POSN                                0x4
24854:         #define _TXB1D7_TXB1D74_POSITION                            0x4
24855:         #define _TXB1D7_TXB1D74_SIZE                                0x1
24856:         #define _TXB1D7_TXB1D74_LENGTH                              0x1
24857:         #define _TXB1D7_TXB1D74_MASK                                0x10
24858:         #define _TXB1D7_TXB1D75_POSN                                0x5
24859:         #define _TXB1D7_TXB1D75_POSITION                            0x5
24860:         #define _TXB1D7_TXB1D75_SIZE                                0x1
24861:         #define _TXB1D7_TXB1D75_LENGTH                              0x1
24862:         #define _TXB1D7_TXB1D75_MASK                                0x20
24863:         #define _TXB1D7_TXB1D76_POSN                                0x6
24864:         #define _TXB1D7_TXB1D76_POSITION                            0x6
24865:         #define _TXB1D7_TXB1D76_SIZE                                0x1
24866:         #define _TXB1D7_TXB1D76_LENGTH                              0x1
24867:         #define _TXB1D7_TXB1D76_MASK                                0x40
24868:         #define _TXB1D7_TXB1D77_POSN                                0x7
24869:         #define _TXB1D7_TXB1D77_POSITION                            0x7
24870:         #define _TXB1D7_TXB1D77_SIZE                                0x1
24871:         #define _TXB1D7_TXB1D77_LENGTH                              0x1
24872:         #define _TXB1D7_TXB1D77_MASK                                0x80
24873:         
24874:         // Register: CANSTAT_RO2
24875:         extern volatile unsigned char           CANSTAT_RO2         @ 0xF1E;
24876:         #ifndef _LIB_BUILD
24877:         asm("CANSTAT_RO2 equ 0F1Eh");
24878:         #endif
24879:         // bitfield definitions
24880:         typedef union {
24881:             struct {
24882:                 unsigned EICODE0                :1;
24883:                 unsigned EICODE1_ICODE0         :1;
24884:                 unsigned EICODE2_ICODE1         :1;
24885:                 unsigned EICODE3_ICODE2         :1;
24886:                 unsigned EICODE4                :1;
24887:                 unsigned OPMODE                 :3;
24888:             };
24889:             struct {
24890:                 unsigned                        :1;
24891:                 unsigned EICODE1                :1;
24892:                 unsigned EICODE2                :1;
24893:                 unsigned EICODE3                :1;
24894:                 unsigned                        :1;
24895:                 unsigned OPMODE0                :1;
24896:                 unsigned OPMODE1                :1;
24897:                 unsigned OPMODE2                :1;
24898:             };
24899:             struct {
24900:                 unsigned                        :1;
24901:                 unsigned ICODE20                :1;
24902:                 unsigned ICODE21                :1;
24903:                 unsigned ICODE2                 :1;
24904:             };
24905:         } CANSTAT_RO2bits_t;
24906:         extern volatile CANSTAT_RO2bits_t CANSTAT_RO2bits @ 0xF1E;
24907:         // bitfield macros
24908:         #define _CANSTAT_RO2_EICODE0_POSN                           0x0
24909:         #define _CANSTAT_RO2_EICODE0_POSITION                       0x0
24910:         #define _CANSTAT_RO2_EICODE0_SIZE                           0x1
24911:         #define _CANSTAT_RO2_EICODE0_LENGTH                         0x1
24912:         #define _CANSTAT_RO2_EICODE0_MASK                           0x1
24913:         #define _CANSTAT_RO2_EICODE1_ICODE0_POSN                    0x1
24914:         #define _CANSTAT_RO2_EICODE1_ICODE0_POSITION                0x1
24915:         #define _CANSTAT_RO2_EICODE1_ICODE0_SIZE                    0x1
24916:         #define _CANSTAT_RO2_EICODE1_ICODE0_LENGTH                  0x1
24917:         #define _CANSTAT_RO2_EICODE1_ICODE0_MASK                    0x2
24918:         #define _CANSTAT_RO2_EICODE2_ICODE1_POSN                    0x2
24919:         #define _CANSTAT_RO2_EICODE2_ICODE1_POSITION                0x2
24920:         #define _CANSTAT_RO2_EICODE2_ICODE1_SIZE                    0x1
24921:         #define _CANSTAT_RO2_EICODE2_ICODE1_LENGTH                  0x1
24922:         #define _CANSTAT_RO2_EICODE2_ICODE1_MASK                    0x4
24923:         #define _CANSTAT_RO2_EICODE3_ICODE2_POSN                    0x3
24924:         #define _CANSTAT_RO2_EICODE3_ICODE2_POSITION                0x3
24925:         #define _CANSTAT_RO2_EICODE3_ICODE2_SIZE                    0x1
24926:         #define _CANSTAT_RO2_EICODE3_ICODE2_LENGTH                  0x1
24927:         #define _CANSTAT_RO2_EICODE3_ICODE2_MASK                    0x8
24928:         #define _CANSTAT_RO2_EICODE4_POSN                           0x4
24929:         #define _CANSTAT_RO2_EICODE4_POSITION                       0x4
24930:         #define _CANSTAT_RO2_EICODE4_SIZE                           0x1
24931:         #define _CANSTAT_RO2_EICODE4_LENGTH                         0x1
24932:         #define _CANSTAT_RO2_EICODE4_MASK                           0x10
24933:         #define _CANSTAT_RO2_OPMODE_POSN                            0x5
24934:         #define _CANSTAT_RO2_OPMODE_POSITION                        0x5
24935:         #define _CANSTAT_RO2_OPMODE_SIZE                            0x3
24936:         #define _CANSTAT_RO2_OPMODE_LENGTH                          0x3
24937:         #define _CANSTAT_RO2_OPMODE_MASK                            0xE0
24938:         #define _CANSTAT_RO2_EICODE1_POSN                           0x1
24939:         #define _CANSTAT_RO2_EICODE1_POSITION                       0x1
24940:         #define _CANSTAT_RO2_EICODE1_SIZE                           0x1
24941:         #define _CANSTAT_RO2_EICODE1_LENGTH                         0x1
24942:         #define _CANSTAT_RO2_EICODE1_MASK                           0x2
24943:         #define _CANSTAT_RO2_EICODE2_POSN                           0x2
24944:         #define _CANSTAT_RO2_EICODE2_POSITION                       0x2
24945:         #define _CANSTAT_RO2_EICODE2_SIZE                           0x1
24946:         #define _CANSTAT_RO2_EICODE2_LENGTH                         0x1
24947:         #define _CANSTAT_RO2_EICODE2_MASK                           0x4
24948:         #define _CANSTAT_RO2_EICODE3_POSN                           0x3
24949:         #define _CANSTAT_RO2_EICODE3_POSITION                       0x3
24950:         #define _CANSTAT_RO2_EICODE3_SIZE                           0x1
24951:         #define _CANSTAT_RO2_EICODE3_LENGTH                         0x1
24952:         #define _CANSTAT_RO2_EICODE3_MASK                           0x8
24953:         #define _CANSTAT_RO2_OPMODE0_POSN                           0x5
24954:         #define _CANSTAT_RO2_OPMODE0_POSITION                       0x5
24955:         #define _CANSTAT_RO2_OPMODE0_SIZE                           0x1
24956:         #define _CANSTAT_RO2_OPMODE0_LENGTH                         0x1
24957:         #define _CANSTAT_RO2_OPMODE0_MASK                           0x20
24958:         #define _CANSTAT_RO2_OPMODE1_POSN                           0x6
24959:         #define _CANSTAT_RO2_OPMODE1_POSITION                       0x6
24960:         #define _CANSTAT_RO2_OPMODE1_SIZE                           0x1
24961:         #define _CANSTAT_RO2_OPMODE1_LENGTH                         0x1
24962:         #define _CANSTAT_RO2_OPMODE1_MASK                           0x40
24963:         #define _CANSTAT_RO2_OPMODE2_POSN                           0x7
24964:         #define _CANSTAT_RO2_OPMODE2_POSITION                       0x7
24965:         #define _CANSTAT_RO2_OPMODE2_SIZE                           0x1
24966:         #define _CANSTAT_RO2_OPMODE2_LENGTH                         0x1
24967:         #define _CANSTAT_RO2_OPMODE2_MASK                           0x80
24968:         #define _CANSTAT_RO2_ICODE20_POSN                           0x1
24969:         #define _CANSTAT_RO2_ICODE20_POSITION                       0x1
24970:         #define _CANSTAT_RO2_ICODE20_SIZE                           0x1
24971:         #define _CANSTAT_RO2_ICODE20_LENGTH                         0x1
24972:         #define _CANSTAT_RO2_ICODE20_MASK                           0x2
24973:         #define _CANSTAT_RO2_ICODE21_POSN                           0x2
24974:         #define _CANSTAT_RO2_ICODE21_POSITION                       0x2
24975:         #define _CANSTAT_RO2_ICODE21_SIZE                           0x1
24976:         #define _CANSTAT_RO2_ICODE21_LENGTH                         0x1
24977:         #define _CANSTAT_RO2_ICODE21_MASK                           0x4
24978:         #define _CANSTAT_RO2_ICODE2_POSN                            0x3
24979:         #define _CANSTAT_RO2_ICODE2_POSITION                        0x3
24980:         #define _CANSTAT_RO2_ICODE2_SIZE                            0x1
24981:         #define _CANSTAT_RO2_ICODE2_LENGTH                          0x1
24982:         #define _CANSTAT_RO2_ICODE2_MASK                            0x8
24983:         
24984:         // Register: CANCON_RO2
24985:         extern volatile unsigned char           CANCON_RO2          @ 0xF1F;
24986:         #ifndef _LIB_BUILD
24987:         asm("CANCON_RO2 equ 0F1Fh");
24988:         #endif
24989:         // bitfield definitions
24990:         typedef union {
24991:             struct {
24992:                 unsigned FP0                    :1;
24993:                 unsigned WIN0_FP1               :1;
24994:                 unsigned WIN1_FP2               :1;
24995:                 unsigned WIN2_FP3               :1;
24996:                 unsigned ABAT                   :1;
24997:                 unsigned REQOP                  :3;
24998:             };
24999:             struct {
25000:                 unsigned                        :1;
25001:                 unsigned WIN0                   :1;
25002:                 unsigned WIN1                   :1;
25003:                 unsigned WIN2                   :1;
25004:             };
25005:             struct {
25006:                 unsigned                        :1;
25007:                 unsigned FP1                    :1;
25008:                 unsigned FP2                    :1;
25009:                 unsigned FP3                    :1;
25010:             };
25011:         } CANCON_RO2bits_t;
25012:         extern volatile CANCON_RO2bits_t CANCON_RO2bits @ 0xF1F;
25013:         // bitfield macros
25014:         #define _CANCON_RO2_FP0_POSN                                0x0
25015:         #define _CANCON_RO2_FP0_POSITION                            0x0
25016:         #define _CANCON_RO2_FP0_SIZE                                0x1
25017:         #define _CANCON_RO2_FP0_LENGTH                              0x1
25018:         #define _CANCON_RO2_FP0_MASK                                0x1
25019:         #define _CANCON_RO2_WIN0_FP1_POSN                           0x1
25020:         #define _CANCON_RO2_WIN0_FP1_POSITION                       0x1
25021:         #define _CANCON_RO2_WIN0_FP1_SIZE                           0x1
25022:         #define _CANCON_RO2_WIN0_FP1_LENGTH                         0x1
25023:         #define _CANCON_RO2_WIN0_FP1_MASK                           0x2
25024:         #define _CANCON_RO2_WIN1_FP2_POSN                           0x2
25025:         #define _CANCON_RO2_WIN1_FP2_POSITION                       0x2
25026:         #define _CANCON_RO2_WIN1_FP2_SIZE                           0x1
25027:         #define _CANCON_RO2_WIN1_FP2_LENGTH                         0x1
25028:         #define _CANCON_RO2_WIN1_FP2_MASK                           0x4
25029:         #define _CANCON_RO2_WIN2_FP3_POSN                           0x3
25030:         #define _CANCON_RO2_WIN2_FP3_POSITION                       0x3
25031:         #define _CANCON_RO2_WIN2_FP3_SIZE                           0x1
25032:         #define _CANCON_RO2_WIN2_FP3_LENGTH                         0x1
25033:         #define _CANCON_RO2_WIN2_FP3_MASK                           0x8
25034:         #define _CANCON_RO2_ABAT_POSN                               0x4
25035:         #define _CANCON_RO2_ABAT_POSITION                           0x4
25036:         #define _CANCON_RO2_ABAT_SIZE                               0x1
25037:         #define _CANCON_RO2_ABAT_LENGTH                             0x1
25038:         #define _CANCON_RO2_ABAT_MASK                               0x10
25039:         #define _CANCON_RO2_REQOP_POSN                              0x5
25040:         #define _CANCON_RO2_REQOP_POSITION                          0x5
25041:         #define _CANCON_RO2_REQOP_SIZE                              0x3
25042:         #define _CANCON_RO2_REQOP_LENGTH                            0x3
25043:         #define _CANCON_RO2_REQOP_MASK                              0xE0
25044:         #define _CANCON_RO2_WIN0_POSN                               0x1
25045:         #define _CANCON_RO2_WIN0_POSITION                           0x1
25046:         #define _CANCON_RO2_WIN0_SIZE                               0x1
25047:         #define _CANCON_RO2_WIN0_LENGTH                             0x1
25048:         #define _CANCON_RO2_WIN0_MASK                               0x2
25049:         #define _CANCON_RO2_WIN1_POSN                               0x2
25050:         #define _CANCON_RO2_WIN1_POSITION                           0x2
25051:         #define _CANCON_RO2_WIN1_SIZE                               0x1
25052:         #define _CANCON_RO2_WIN1_LENGTH                             0x1
25053:         #define _CANCON_RO2_WIN1_MASK                               0x4
25054:         #define _CANCON_RO2_WIN2_POSN                               0x3
25055:         #define _CANCON_RO2_WIN2_POSITION                           0x3
25056:         #define _CANCON_RO2_WIN2_SIZE                               0x1
25057:         #define _CANCON_RO2_WIN2_LENGTH                             0x1
25058:         #define _CANCON_RO2_WIN2_MASK                               0x8
25059:         #define _CANCON_RO2_FP1_POSN                                0x1
25060:         #define _CANCON_RO2_FP1_POSITION                            0x1
25061:         #define _CANCON_RO2_FP1_SIZE                                0x1
25062:         #define _CANCON_RO2_FP1_LENGTH                              0x1
25063:         #define _CANCON_RO2_FP1_MASK                                0x2
25064:         #define _CANCON_RO2_FP2_POSN                                0x2
25065:         #define _CANCON_RO2_FP2_POSITION                            0x2
25066:         #define _CANCON_RO2_FP2_SIZE                                0x1
25067:         #define _CANCON_RO2_FP2_LENGTH                              0x1
25068:         #define _CANCON_RO2_FP2_MASK                                0x4
25069:         #define _CANCON_RO2_FP3_POSN                                0x3
25070:         #define _CANCON_RO2_FP3_POSITION                            0x3
25071:         #define _CANCON_RO2_FP3_SIZE                                0x1
25072:         #define _CANCON_RO2_FP3_LENGTH                              0x1
25073:         #define _CANCON_RO2_FP3_MASK                                0x8
25074:         
25075:         // Register: TXB0CON
25076:         extern volatile unsigned char           TXB0CON             @ 0xF20;
25077:         #ifndef _LIB_BUILD
25078:         asm("TXB0CON equ 0F20h");
25079:         #endif
25080:         // bitfield definitions
25081:         typedef union {
25082:             struct {
25083:                 unsigned TXPRI                  :2;
25084:                 unsigned                        :1;
25085:                 unsigned TXREQ                  :1;
25086:                 unsigned TXERR                  :1;
25087:                 unsigned TXLARB                 :1;
25088:                 unsigned TXABT                  :1;
25089:                 unsigned TXBIF                  :1;
25090:             };
25091:             struct {
25092:                 unsigned TXPRI0                 :1;
25093:                 unsigned TXPRI1                 :1;
25094:             };
25095:             struct {
25096:                 unsigned                        :7;
25097:                 unsigned TX0IF                  :1;
25098:             };
25099:             struct {
25100:                 unsigned                        :6;
25101:                 unsigned TXB0ABT                :1;
25102:             };
25103:             struct {
25104:                 unsigned                        :4;
25105:                 unsigned TXB0ERR                :1;
25106:             };
25107:             struct {
25108:                 unsigned                        :5;
25109:                 unsigned TXB0LARB               :1;
25110:             };
25111:             struct {
25112:                 unsigned TXB0PRI0               :1;
25113:             };
25114:             struct {
25115:                 unsigned                        :1;
25116:                 unsigned TXB0PRI1               :1;
25117:             };
25118:             struct {
25119:                 unsigned                        :3;
25120:                 unsigned TXB0REQ                :1;
25121:             };
25122:         } TXB0CONbits_t;
25123:         extern volatile TXB0CONbits_t TXB0CONbits @ 0xF20;
25124:         // bitfield macros
25125:         #define _TXB0CON_TXPRI_POSN                                 0x0
25126:         #define _TXB0CON_TXPRI_POSITION                             0x0
25127:         #define _TXB0CON_TXPRI_SIZE                                 0x2
25128:         #define _TXB0CON_TXPRI_LENGTH                               0x2
25129:         #define _TXB0CON_TXPRI_MASK                                 0x3
25130:         #define _TXB0CON_TXREQ_POSN                                 0x3
25131:         #define _TXB0CON_TXREQ_POSITION                             0x3
25132:         #define _TXB0CON_TXREQ_SIZE                                 0x1
25133:         #define _TXB0CON_TXREQ_LENGTH                               0x1
25134:         #define _TXB0CON_TXREQ_MASK                                 0x8
25135:         #define _TXB0CON_TXERR_POSN                                 0x4
25136:         #define _TXB0CON_TXERR_POSITION                             0x4
25137:         #define _TXB0CON_TXERR_SIZE                                 0x1
25138:         #define _TXB0CON_TXERR_LENGTH                               0x1
25139:         #define _TXB0CON_TXERR_MASK                                 0x10
25140:         #define _TXB0CON_TXLARB_POSN                                0x5
25141:         #define _TXB0CON_TXLARB_POSITION                            0x5
25142:         #define _TXB0CON_TXLARB_SIZE                                0x1
25143:         #define _TXB0CON_TXLARB_LENGTH                              0x1
25144:         #define _TXB0CON_TXLARB_MASK                                0x20
25145:         #define _TXB0CON_TXABT_POSN                                 0x6
25146:         #define _TXB0CON_TXABT_POSITION                             0x6
25147:         #define _TXB0CON_TXABT_SIZE                                 0x1
25148:         #define _TXB0CON_TXABT_LENGTH                               0x1
25149:         #define _TXB0CON_TXABT_MASK                                 0x40
25150:         #define _TXB0CON_TXBIF_POSN                                 0x7
25151:         #define _TXB0CON_TXBIF_POSITION                             0x7
25152:         #define _TXB0CON_TXBIF_SIZE                                 0x1
25153:         #define _TXB0CON_TXBIF_LENGTH                               0x1
25154:         #define _TXB0CON_TXBIF_MASK                                 0x80
25155:         #define _TXB0CON_TXPRI0_POSN                                0x0
25156:         #define _TXB0CON_TXPRI0_POSITION                            0x0
25157:         #define _TXB0CON_TXPRI0_SIZE                                0x1
25158:         #define _TXB0CON_TXPRI0_LENGTH                              0x1
25159:         #define _TXB0CON_TXPRI0_MASK                                0x1
25160:         #define _TXB0CON_TXPRI1_POSN                                0x1
25161:         #define _TXB0CON_TXPRI1_POSITION                            0x1
25162:         #define _TXB0CON_TXPRI1_SIZE                                0x1
25163:         #define _TXB0CON_TXPRI1_LENGTH                              0x1
25164:         #define _TXB0CON_TXPRI1_MASK                                0x2
25165:         #define _TXB0CON_TX0IF_POSN                                 0x7
25166:         #define _TXB0CON_TX0IF_POSITION                             0x7
25167:         #define _TXB0CON_TX0IF_SIZE                                 0x1
25168:         #define _TXB0CON_TX0IF_LENGTH                               0x1
25169:         #define _TXB0CON_TX0IF_MASK                                 0x80
25170:         #define _TXB0CON_TXB0ABT_POSN                               0x6
25171:         #define _TXB0CON_TXB0ABT_POSITION                           0x6
25172:         #define _TXB0CON_TXB0ABT_SIZE                               0x1
25173:         #define _TXB0CON_TXB0ABT_LENGTH                             0x1
25174:         #define _TXB0CON_TXB0ABT_MASK                               0x40
25175:         #define _TXB0CON_TXB0ERR_POSN                               0x4
25176:         #define _TXB0CON_TXB0ERR_POSITION                           0x4
25177:         #define _TXB0CON_TXB0ERR_SIZE                               0x1
25178:         #define _TXB0CON_TXB0ERR_LENGTH                             0x1
25179:         #define _TXB0CON_TXB0ERR_MASK                               0x10
25180:         #define _TXB0CON_TXB0LARB_POSN                              0x5
25181:         #define _TXB0CON_TXB0LARB_POSITION                          0x5
25182:         #define _TXB0CON_TXB0LARB_SIZE                              0x1
25183:         #define _TXB0CON_TXB0LARB_LENGTH                            0x1
25184:         #define _TXB0CON_TXB0LARB_MASK                              0x20
25185:         #define _TXB0CON_TXB0PRI0_POSN                              0x0
25186:         #define _TXB0CON_TXB0PRI0_POSITION                          0x0
25187:         #define _TXB0CON_TXB0PRI0_SIZE                              0x1
25188:         #define _TXB0CON_TXB0PRI0_LENGTH                            0x1
25189:         #define _TXB0CON_TXB0PRI0_MASK                              0x1
25190:         #define _TXB0CON_TXB0PRI1_POSN                              0x1
25191:         #define _TXB0CON_TXB0PRI1_POSITION                          0x1
25192:         #define _TXB0CON_TXB0PRI1_SIZE                              0x1
25193:         #define _TXB0CON_TXB0PRI1_LENGTH                            0x1
25194:         #define _TXB0CON_TXB0PRI1_MASK                              0x2
25195:         #define _TXB0CON_TXB0REQ_POSN                               0x3
25196:         #define _TXB0CON_TXB0REQ_POSITION                           0x3
25197:         #define _TXB0CON_TXB0REQ_SIZE                               0x1
25198:         #define _TXB0CON_TXB0REQ_LENGTH                             0x1
25199:         #define _TXB0CON_TXB0REQ_MASK                               0x8
25200:         
25201:         // Register: TXB0SIDH
25202:         extern volatile unsigned char           TXB0SIDH            @ 0xF21;
25203:         #ifndef _LIB_BUILD
25204:         asm("TXB0SIDH equ 0F21h");
25205:         #endif
25206:         // bitfield definitions
25207:         typedef union {
25208:             struct {
25209:                 unsigned SID                    :8;
25210:             };
25211:             struct {
25212:                 unsigned SID3                   :1;
25213:                 unsigned SID4                   :1;
25214:                 unsigned SID5                   :1;
25215:                 unsigned SID6                   :1;
25216:                 unsigned SID7                   :1;
25217:                 unsigned SID8                   :1;
25218:                 unsigned SID9                   :1;
25219:                 unsigned SID10                  :1;
25220:             };
25221:             struct {
25222:                 unsigned                        :7;
25223:                 unsigned TXB0SID10              :1;
25224:             };
25225:             struct {
25226:                 unsigned TXB0SID3               :1;
25227:             };
25228:             struct {
25229:                 unsigned                        :1;
25230:                 unsigned TXB0SID4               :1;
25231:             };
25232:             struct {
25233:                 unsigned                        :2;
25234:                 unsigned TXB0SID5               :1;
25235:             };
25236:             struct {
25237:                 unsigned                        :3;
25238:                 unsigned TXB0SID6               :1;
25239:             };
25240:             struct {
25241:                 unsigned                        :4;
25242:                 unsigned TXB0SID7               :1;
25243:             };
25244:             struct {
25245:                 unsigned                        :5;
25246:                 unsigned TXB0SID8               :1;
25247:             };
25248:             struct {
25249:                 unsigned                        :6;
25250:                 unsigned TXB0SID9               :1;
25251:             };
25252:         } TXB0SIDHbits_t;
25253:         extern volatile TXB0SIDHbits_t TXB0SIDHbits @ 0xF21;
25254:         // bitfield macros
25255:         #define _TXB0SIDH_SID_POSN                                  0x0
25256:         #define _TXB0SIDH_SID_POSITION                              0x0
25257:         #define _TXB0SIDH_SID_SIZE                                  0x8
25258:         #define _TXB0SIDH_SID_LENGTH                                0x8
25259:         #define _TXB0SIDH_SID_MASK                                  0xFF
25260:         #define _TXB0SIDH_SID3_POSN                                 0x0
25261:         #define _TXB0SIDH_SID3_POSITION                             0x0
25262:         #define _TXB0SIDH_SID3_SIZE                                 0x1
25263:         #define _TXB0SIDH_SID3_LENGTH                               0x1
25264:         #define _TXB0SIDH_SID3_MASK                                 0x1
25265:         #define _TXB0SIDH_SID4_POSN                                 0x1
25266:         #define _TXB0SIDH_SID4_POSITION                             0x1
25267:         #define _TXB0SIDH_SID4_SIZE                                 0x1
25268:         #define _TXB0SIDH_SID4_LENGTH                               0x1
25269:         #define _TXB0SIDH_SID4_MASK                                 0x2
25270:         #define _TXB0SIDH_SID5_POSN                                 0x2
25271:         #define _TXB0SIDH_SID5_POSITION                             0x2
25272:         #define _TXB0SIDH_SID5_SIZE                                 0x1
25273:         #define _TXB0SIDH_SID5_LENGTH                               0x1
25274:         #define _TXB0SIDH_SID5_MASK                                 0x4
25275:         #define _TXB0SIDH_SID6_POSN                                 0x3
25276:         #define _TXB0SIDH_SID6_POSITION                             0x3
25277:         #define _TXB0SIDH_SID6_SIZE                                 0x1
25278:         #define _TXB0SIDH_SID6_LENGTH                               0x1
25279:         #define _TXB0SIDH_SID6_MASK                                 0x8
25280:         #define _TXB0SIDH_SID7_POSN                                 0x4
25281:         #define _TXB0SIDH_SID7_POSITION                             0x4
25282:         #define _TXB0SIDH_SID7_SIZE                                 0x1
25283:         #define _TXB0SIDH_SID7_LENGTH                               0x1
25284:         #define _TXB0SIDH_SID7_MASK                                 0x10
25285:         #define _TXB0SIDH_SID8_POSN                                 0x5
25286:         #define _TXB0SIDH_SID8_POSITION                             0x5
25287:         #define _TXB0SIDH_SID8_SIZE                                 0x1
25288:         #define _TXB0SIDH_SID8_LENGTH                               0x1
25289:         #define _TXB0SIDH_SID8_MASK                                 0x20
25290:         #define _TXB0SIDH_SID9_POSN                                 0x6
25291:         #define _TXB0SIDH_SID9_POSITION                             0x6
25292:         #define _TXB0SIDH_SID9_SIZE                                 0x1
25293:         #define _TXB0SIDH_SID9_LENGTH                               0x1
25294:         #define _TXB0SIDH_SID9_MASK                                 0x40
25295:         #define _TXB0SIDH_SID10_POSN                                0x7
25296:         #define _TXB0SIDH_SID10_POSITION                            0x7
25297:         #define _TXB0SIDH_SID10_SIZE                                0x1
25298:         #define _TXB0SIDH_SID10_LENGTH                              0x1
25299:         #define _TXB0SIDH_SID10_MASK                                0x80
25300:         #define _TXB0SIDH_TXB0SID10_POSN                            0x7
25301:         #define _TXB0SIDH_TXB0SID10_POSITION                        0x7
25302:         #define _TXB0SIDH_TXB0SID10_SIZE                            0x1
25303:         #define _TXB0SIDH_TXB0SID10_LENGTH                          0x1
25304:         #define _TXB0SIDH_TXB0SID10_MASK                            0x80
25305:         #define _TXB0SIDH_TXB0SID3_POSN                             0x0
25306:         #define _TXB0SIDH_TXB0SID3_POSITION                         0x0
25307:         #define _TXB0SIDH_TXB0SID3_SIZE                             0x1
25308:         #define _TXB0SIDH_TXB0SID3_LENGTH                           0x1
25309:         #define _TXB0SIDH_TXB0SID3_MASK                             0x1
25310:         #define _TXB0SIDH_TXB0SID4_POSN                             0x1
25311:         #define _TXB0SIDH_TXB0SID4_POSITION                         0x1
25312:         #define _TXB0SIDH_TXB0SID4_SIZE                             0x1
25313:         #define _TXB0SIDH_TXB0SID4_LENGTH                           0x1
25314:         #define _TXB0SIDH_TXB0SID4_MASK                             0x2
25315:         #define _TXB0SIDH_TXB0SID5_POSN                             0x2
25316:         #define _TXB0SIDH_TXB0SID5_POSITION                         0x2
25317:         #define _TXB0SIDH_TXB0SID5_SIZE                             0x1
25318:         #define _TXB0SIDH_TXB0SID5_LENGTH                           0x1
25319:         #define _TXB0SIDH_TXB0SID5_MASK                             0x4
25320:         #define _TXB0SIDH_TXB0SID6_POSN                             0x3
25321:         #define _TXB0SIDH_TXB0SID6_POSITION                         0x3
25322:         #define _TXB0SIDH_TXB0SID6_SIZE                             0x1
25323:         #define _TXB0SIDH_TXB0SID6_LENGTH                           0x1
25324:         #define _TXB0SIDH_TXB0SID6_MASK                             0x8
25325:         #define _TXB0SIDH_TXB0SID7_POSN                             0x4
25326:         #define _TXB0SIDH_TXB0SID7_POSITION                         0x4
25327:         #define _TXB0SIDH_TXB0SID7_SIZE                             0x1
25328:         #define _TXB0SIDH_TXB0SID7_LENGTH                           0x1
25329:         #define _TXB0SIDH_TXB0SID7_MASK                             0x10
25330:         #define _TXB0SIDH_TXB0SID8_POSN                             0x5
25331:         #define _TXB0SIDH_TXB0SID8_POSITION                         0x5
25332:         #define _TXB0SIDH_TXB0SID8_SIZE                             0x1
25333:         #define _TXB0SIDH_TXB0SID8_LENGTH                           0x1
25334:         #define _TXB0SIDH_TXB0SID8_MASK                             0x20
25335:         #define _TXB0SIDH_TXB0SID9_POSN                             0x6
25336:         #define _TXB0SIDH_TXB0SID9_POSITION                         0x6
25337:         #define _TXB0SIDH_TXB0SID9_SIZE                             0x1
25338:         #define _TXB0SIDH_TXB0SID9_LENGTH                           0x1
25339:         #define _TXB0SIDH_TXB0SID9_MASK                             0x40
25340:         
25341:         // Register: TXB0SIDL
25342:         extern volatile unsigned char           TXB0SIDL            @ 0xF22;
25343:         #ifndef _LIB_BUILD
25344:         asm("TXB0SIDL equ 0F22h");
25345:         #endif
25346:         // bitfield definitions
25347:         typedef union {
25348:             struct {
25349:                 unsigned EID                    :2;
25350:                 unsigned                        :1;
25351:                 unsigned EXIDE                  :1;
25352:                 unsigned SRR                    :1;
25353:                 unsigned SID                    :3;
25354:             };
25355:             struct {
25356:                 unsigned EID16                  :1;
25357:                 unsigned EID17                  :1;
25358:                 unsigned                        :3;
25359:                 unsigned SID0                   :1;
25360:                 unsigned SID1                   :1;
25361:                 unsigned SID2                   :1;
25362:             };
25363:             struct {
25364:                 unsigned TXB0EID16              :1;
25365:             };
25366:             struct {
25367:                 unsigned                        :1;
25368:                 unsigned TXB0EID17              :1;
25369:             };
25370:             struct {
25371:                 unsigned                        :3;
25372:                 unsigned TXB0EXIDE              :1;
25373:             };
25374:             struct {
25375:                 unsigned                        :5;
25376:                 unsigned TXB0SID0               :1;
25377:             };
25378:             struct {
25379:                 unsigned                        :6;
25380:                 unsigned TXB0SID1               :1;
25381:             };
25382:             struct {
25383:                 unsigned                        :7;
25384:                 unsigned TXB0SID2               :1;
25385:             };
25386:         } TXB0SIDLbits_t;
25387:         extern volatile TXB0SIDLbits_t TXB0SIDLbits @ 0xF22;
25388:         // bitfield macros
25389:         #define _TXB0SIDL_EID_POSN                                  0x0
25390:         #define _TXB0SIDL_EID_POSITION                              0x0
25391:         #define _TXB0SIDL_EID_SIZE                                  0x2
25392:         #define _TXB0SIDL_EID_LENGTH                                0x2
25393:         #define _TXB0SIDL_EID_MASK                                  0x3
25394:         #define _TXB0SIDL_EXIDE_POSN                                0x3
25395:         #define _TXB0SIDL_EXIDE_POSITION                            0x3
25396:         #define _TXB0SIDL_EXIDE_SIZE                                0x1
25397:         #define _TXB0SIDL_EXIDE_LENGTH                              0x1
25398:         #define _TXB0SIDL_EXIDE_MASK                                0x8
25399:         #define _TXB0SIDL_SRR_POSN                                  0x4
25400:         #define _TXB0SIDL_SRR_POSITION                              0x4
25401:         #define _TXB0SIDL_SRR_SIZE                                  0x1
25402:         #define _TXB0SIDL_SRR_LENGTH                                0x1
25403:         #define _TXB0SIDL_SRR_MASK                                  0x10
25404:         #define _TXB0SIDL_SID_POSN                                  0x5
25405:         #define _TXB0SIDL_SID_POSITION                              0x5
25406:         #define _TXB0SIDL_SID_SIZE                                  0x3
25407:         #define _TXB0SIDL_SID_LENGTH                                0x3
25408:         #define _TXB0SIDL_SID_MASK                                  0xE0
25409:         #define _TXB0SIDL_EID16_POSN                                0x0
25410:         #define _TXB0SIDL_EID16_POSITION                            0x0
25411:         #define _TXB0SIDL_EID16_SIZE                                0x1
25412:         #define _TXB0SIDL_EID16_LENGTH                              0x1
25413:         #define _TXB0SIDL_EID16_MASK                                0x1
25414:         #define _TXB0SIDL_EID17_POSN                                0x1
25415:         #define _TXB0SIDL_EID17_POSITION                            0x1
25416:         #define _TXB0SIDL_EID17_SIZE                                0x1
25417:         #define _TXB0SIDL_EID17_LENGTH                              0x1
25418:         #define _TXB0SIDL_EID17_MASK                                0x2
25419:         #define _TXB0SIDL_SID0_POSN                                 0x5
25420:         #define _TXB0SIDL_SID0_POSITION                             0x5
25421:         #define _TXB0SIDL_SID0_SIZE                                 0x1
25422:         #define _TXB0SIDL_SID0_LENGTH                               0x1
25423:         #define _TXB0SIDL_SID0_MASK                                 0x20
25424:         #define _TXB0SIDL_SID1_POSN                                 0x6
25425:         #define _TXB0SIDL_SID1_POSITION                             0x6
25426:         #define _TXB0SIDL_SID1_SIZE                                 0x1
25427:         #define _TXB0SIDL_SID1_LENGTH                               0x1
25428:         #define _TXB0SIDL_SID1_MASK                                 0x40
25429:         #define _TXB0SIDL_SID2_POSN                                 0x7
25430:         #define _TXB0SIDL_SID2_POSITION                             0x7
25431:         #define _TXB0SIDL_SID2_SIZE                                 0x1
25432:         #define _TXB0SIDL_SID2_LENGTH                               0x1
25433:         #define _TXB0SIDL_SID2_MASK                                 0x80
25434:         #define _TXB0SIDL_TXB0EID16_POSN                            0x0
25435:         #define _TXB0SIDL_TXB0EID16_POSITION                        0x0
25436:         #define _TXB0SIDL_TXB0EID16_SIZE                            0x1
25437:         #define _TXB0SIDL_TXB0EID16_LENGTH                          0x1
25438:         #define _TXB0SIDL_TXB0EID16_MASK                            0x1
25439:         #define _TXB0SIDL_TXB0EID17_POSN                            0x1
25440:         #define _TXB0SIDL_TXB0EID17_POSITION                        0x1
25441:         #define _TXB0SIDL_TXB0EID17_SIZE                            0x1
25442:         #define _TXB0SIDL_TXB0EID17_LENGTH                          0x1
25443:         #define _TXB0SIDL_TXB0EID17_MASK                            0x2
25444:         #define _TXB0SIDL_TXB0EXIDE_POSN                            0x3
25445:         #define _TXB0SIDL_TXB0EXIDE_POSITION                        0x3
25446:         #define _TXB0SIDL_TXB0EXIDE_SIZE                            0x1
25447:         #define _TXB0SIDL_TXB0EXIDE_LENGTH                          0x1
25448:         #define _TXB0SIDL_TXB0EXIDE_MASK                            0x8
25449:         #define _TXB0SIDL_TXB0SID0_POSN                             0x5
25450:         #define _TXB0SIDL_TXB0SID0_POSITION                         0x5
25451:         #define _TXB0SIDL_TXB0SID0_SIZE                             0x1
25452:         #define _TXB0SIDL_TXB0SID0_LENGTH                           0x1
25453:         #define _TXB0SIDL_TXB0SID0_MASK                             0x20
25454:         #define _TXB0SIDL_TXB0SID1_POSN                             0x6
25455:         #define _TXB0SIDL_TXB0SID1_POSITION                         0x6
25456:         #define _TXB0SIDL_TXB0SID1_SIZE                             0x1
25457:         #define _TXB0SIDL_TXB0SID1_LENGTH                           0x1
25458:         #define _TXB0SIDL_TXB0SID1_MASK                             0x40
25459:         #define _TXB0SIDL_TXB0SID2_POSN                             0x7
25460:         #define _TXB0SIDL_TXB0SID2_POSITION                         0x7
25461:         #define _TXB0SIDL_TXB0SID2_SIZE                             0x1
25462:         #define _TXB0SIDL_TXB0SID2_LENGTH                           0x1
25463:         #define _TXB0SIDL_TXB0SID2_MASK                             0x80
25464:         
25465:         // Register: TXB0EIDH
25466:         extern volatile unsigned char           TXB0EIDH            @ 0xF23;
25467:         #ifndef _LIB_BUILD
25468:         asm("TXB0EIDH equ 0F23h");
25469:         #endif
25470:         // bitfield definitions
25471:         typedef union {
25472:             struct {
25473:                 unsigned EID                    :8;
25474:             };
25475:             struct {
25476:                 unsigned EID8                   :1;
25477:                 unsigned EID9                   :1;
25478:                 unsigned EID10                  :1;
25479:                 unsigned EID11                  :1;
25480:                 unsigned EID12                  :1;
25481:                 unsigned EID13                  :1;
25482:                 unsigned EID14                  :1;
25483:                 unsigned EID15                  :1;
25484:             };
25485:             struct {
25486:                 unsigned                        :2;
25487:                 unsigned TXB0EID10              :1;
25488:             };
25489:             struct {
25490:                 unsigned                        :3;
25491:                 unsigned TXB0EID11              :1;
25492:             };
25493:             struct {
25494:                 unsigned                        :4;
25495:                 unsigned TXB0EID12              :1;
25496:             };
25497:             struct {
25498:                 unsigned                        :5;
25499:                 unsigned TXB0EID13              :1;
25500:             };
25501:             struct {
25502:                 unsigned                        :6;
25503:                 unsigned TXB0EID14              :1;
25504:             };
25505:             struct {
25506:                 unsigned                        :7;
25507:                 unsigned TXB0EID15              :1;
25508:             };
25509:             struct {
25510:                 unsigned TXB0EID8               :1;
25511:             };
25512:             struct {
25513:                 unsigned                        :1;
25514:                 unsigned TXB0EID9               :1;
25515:             };
25516:         } TXB0EIDHbits_t;
25517:         extern volatile TXB0EIDHbits_t TXB0EIDHbits @ 0xF23;
25518:         // bitfield macros
25519:         #define _TXB0EIDH_EID_POSN                                  0x0
25520:         #define _TXB0EIDH_EID_POSITION                              0x0
25521:         #define _TXB0EIDH_EID_SIZE                                  0x8
25522:         #define _TXB0EIDH_EID_LENGTH                                0x8
25523:         #define _TXB0EIDH_EID_MASK                                  0xFF
25524:         #define _TXB0EIDH_EID8_POSN                                 0x0
25525:         #define _TXB0EIDH_EID8_POSITION                             0x0
25526:         #define _TXB0EIDH_EID8_SIZE                                 0x1
25527:         #define _TXB0EIDH_EID8_LENGTH                               0x1
25528:         #define _TXB0EIDH_EID8_MASK                                 0x1
25529:         #define _TXB0EIDH_EID9_POSN                                 0x1
25530:         #define _TXB0EIDH_EID9_POSITION                             0x1
25531:         #define _TXB0EIDH_EID9_SIZE                                 0x1
25532:         #define _TXB0EIDH_EID9_LENGTH                               0x1
25533:         #define _TXB0EIDH_EID9_MASK                                 0x2
25534:         #define _TXB0EIDH_EID10_POSN                                0x2
25535:         #define _TXB0EIDH_EID10_POSITION                            0x2
25536:         #define _TXB0EIDH_EID10_SIZE                                0x1
25537:         #define _TXB0EIDH_EID10_LENGTH                              0x1
25538:         #define _TXB0EIDH_EID10_MASK                                0x4
25539:         #define _TXB0EIDH_EID11_POSN                                0x3
25540:         #define _TXB0EIDH_EID11_POSITION                            0x3
25541:         #define _TXB0EIDH_EID11_SIZE                                0x1
25542:         #define _TXB0EIDH_EID11_LENGTH                              0x1
25543:         #define _TXB0EIDH_EID11_MASK                                0x8
25544:         #define _TXB0EIDH_EID12_POSN                                0x4
25545:         #define _TXB0EIDH_EID12_POSITION                            0x4
25546:         #define _TXB0EIDH_EID12_SIZE                                0x1
25547:         #define _TXB0EIDH_EID12_LENGTH                              0x1
25548:         #define _TXB0EIDH_EID12_MASK                                0x10
25549:         #define _TXB0EIDH_EID13_POSN                                0x5
25550:         #define _TXB0EIDH_EID13_POSITION                            0x5
25551:         #define _TXB0EIDH_EID13_SIZE                                0x1
25552:         #define _TXB0EIDH_EID13_LENGTH                              0x1
25553:         #define _TXB0EIDH_EID13_MASK                                0x20
25554:         #define _TXB0EIDH_EID14_POSN                                0x6
25555:         #define _TXB0EIDH_EID14_POSITION                            0x6
25556:         #define _TXB0EIDH_EID14_SIZE                                0x1
25557:         #define _TXB0EIDH_EID14_LENGTH                              0x1
25558:         #define _TXB0EIDH_EID14_MASK                                0x40
25559:         #define _TXB0EIDH_EID15_POSN                                0x7
25560:         #define _TXB0EIDH_EID15_POSITION                            0x7
25561:         #define _TXB0EIDH_EID15_SIZE                                0x1
25562:         #define _TXB0EIDH_EID15_LENGTH                              0x1
25563:         #define _TXB0EIDH_EID15_MASK                                0x80
25564:         #define _TXB0EIDH_TXB0EID10_POSN                            0x2
25565:         #define _TXB0EIDH_TXB0EID10_POSITION                        0x2
25566:         #define _TXB0EIDH_TXB0EID10_SIZE                            0x1
25567:         #define _TXB0EIDH_TXB0EID10_LENGTH                          0x1
25568:         #define _TXB0EIDH_TXB0EID10_MASK                            0x4
25569:         #define _TXB0EIDH_TXB0EID11_POSN                            0x3
25570:         #define _TXB0EIDH_TXB0EID11_POSITION                        0x3
25571:         #define _TXB0EIDH_TXB0EID11_SIZE                            0x1
25572:         #define _TXB0EIDH_TXB0EID11_LENGTH                          0x1
25573:         #define _TXB0EIDH_TXB0EID11_MASK                            0x8
25574:         #define _TXB0EIDH_TXB0EID12_POSN                            0x4
25575:         #define _TXB0EIDH_TXB0EID12_POSITION                        0x4
25576:         #define _TXB0EIDH_TXB0EID12_SIZE                            0x1
25577:         #define _TXB0EIDH_TXB0EID12_LENGTH                          0x1
25578:         #define _TXB0EIDH_TXB0EID12_MASK                            0x10
25579:         #define _TXB0EIDH_TXB0EID13_POSN                            0x5
25580:         #define _TXB0EIDH_TXB0EID13_POSITION                        0x5
25581:         #define _TXB0EIDH_TXB0EID13_SIZE                            0x1
25582:         #define _TXB0EIDH_TXB0EID13_LENGTH                          0x1
25583:         #define _TXB0EIDH_TXB0EID13_MASK                            0x20
25584:         #define _TXB0EIDH_TXB0EID14_POSN                            0x6
25585:         #define _TXB0EIDH_TXB0EID14_POSITION                        0x6
25586:         #define _TXB0EIDH_TXB0EID14_SIZE                            0x1
25587:         #define _TXB0EIDH_TXB0EID14_LENGTH                          0x1
25588:         #define _TXB0EIDH_TXB0EID14_MASK                            0x40
25589:         #define _TXB0EIDH_TXB0EID15_POSN                            0x7
25590:         #define _TXB0EIDH_TXB0EID15_POSITION                        0x7
25591:         #define _TXB0EIDH_TXB0EID15_SIZE                            0x1
25592:         #define _TXB0EIDH_TXB0EID15_LENGTH                          0x1
25593:         #define _TXB0EIDH_TXB0EID15_MASK                            0x80
25594:         #define _TXB0EIDH_TXB0EID8_POSN                             0x0
25595:         #define _TXB0EIDH_TXB0EID8_POSITION                         0x0
25596:         #define _TXB0EIDH_TXB0EID8_SIZE                             0x1
25597:         #define _TXB0EIDH_TXB0EID8_LENGTH                           0x1
25598:         #define _TXB0EIDH_TXB0EID8_MASK                             0x1
25599:         #define _TXB0EIDH_TXB0EID9_POSN                             0x1
25600:         #define _TXB0EIDH_TXB0EID9_POSITION                         0x1
25601:         #define _TXB0EIDH_TXB0EID9_SIZE                             0x1
25602:         #define _TXB0EIDH_TXB0EID9_LENGTH                           0x1
25603:         #define _TXB0EIDH_TXB0EID9_MASK                             0x2
25604:         
25605:         // Register: TXB0EIDL
25606:         extern volatile unsigned char           TXB0EIDL            @ 0xF24;
25607:         #ifndef _LIB_BUILD
25608:         asm("TXB0EIDL equ 0F24h");
25609:         #endif
25610:         // bitfield definitions
25611:         typedef union {
25612:             struct {
25613:                 unsigned EID                    :8;
25614:             };
25615:             struct {
25616:                 unsigned EID0                   :1;
25617:                 unsigned EID1                   :1;
25618:                 unsigned EID2                   :1;
25619:                 unsigned EID3                   :1;
25620:                 unsigned EID4                   :1;
25621:                 unsigned EID5                   :1;
25622:                 unsigned EID6                   :1;
25623:                 unsigned EID7                   :1;
25624:             };
25625:             struct {
25626:                 unsigned TXB0EID0               :1;
25627:             };
25628:             struct {
25629:                 unsigned                        :1;
25630:                 unsigned TXB0EID1               :1;
25631:             };
25632:             struct {
25633:                 unsigned                        :2;
25634:                 unsigned TXB0EID2               :1;
25635:             };
25636:             struct {
25637:                 unsigned                        :3;
25638:                 unsigned TXB0EID3               :1;
25639:             };
25640:             struct {
25641:                 unsigned                        :4;
25642:                 unsigned TXB0EID4               :1;
25643:             };
25644:             struct {
25645:                 unsigned                        :5;
25646:                 unsigned TXB0EID5               :1;
25647:             };
25648:             struct {
25649:                 unsigned                        :6;
25650:                 unsigned TXB0EID6               :1;
25651:             };
25652:             struct {
25653:                 unsigned                        :7;
25654:                 unsigned TXB0EID7               :1;
25655:             };
25656:         } TXB0EIDLbits_t;
25657:         extern volatile TXB0EIDLbits_t TXB0EIDLbits @ 0xF24;
25658:         // bitfield macros
25659:         #define _TXB0EIDL_EID_POSN                                  0x0
25660:         #define _TXB0EIDL_EID_POSITION                              0x0
25661:         #define _TXB0EIDL_EID_SIZE                                  0x8
25662:         #define _TXB0EIDL_EID_LENGTH                                0x8
25663:         #define _TXB0EIDL_EID_MASK                                  0xFF
25664:         #define _TXB0EIDL_EID0_POSN                                 0x0
25665:         #define _TXB0EIDL_EID0_POSITION                             0x0
25666:         #define _TXB0EIDL_EID0_SIZE                                 0x1
25667:         #define _TXB0EIDL_EID0_LENGTH                               0x1
25668:         #define _TXB0EIDL_EID0_MASK                                 0x1
25669:         #define _TXB0EIDL_EID1_POSN                                 0x1
25670:         #define _TXB0EIDL_EID1_POSITION                             0x1
25671:         #define _TXB0EIDL_EID1_SIZE                                 0x1
25672:         #define _TXB0EIDL_EID1_LENGTH                               0x1
25673:         #define _TXB0EIDL_EID1_MASK                                 0x2
25674:         #define _TXB0EIDL_EID2_POSN                                 0x2
25675:         #define _TXB0EIDL_EID2_POSITION                             0x2
25676:         #define _TXB0EIDL_EID2_SIZE                                 0x1
25677:         #define _TXB0EIDL_EID2_LENGTH                               0x1
25678:         #define _TXB0EIDL_EID2_MASK                                 0x4
25679:         #define _TXB0EIDL_EID3_POSN                                 0x3
25680:         #define _TXB0EIDL_EID3_POSITION                             0x3
25681:         #define _TXB0EIDL_EID3_SIZE                                 0x1
25682:         #define _TXB0EIDL_EID3_LENGTH                               0x1
25683:         #define _TXB0EIDL_EID3_MASK                                 0x8
25684:         #define _TXB0EIDL_EID4_POSN                                 0x4
25685:         #define _TXB0EIDL_EID4_POSITION                             0x4
25686:         #define _TXB0EIDL_EID4_SIZE                                 0x1
25687:         #define _TXB0EIDL_EID4_LENGTH                               0x1
25688:         #define _TXB0EIDL_EID4_MASK                                 0x10
25689:         #define _TXB0EIDL_EID5_POSN                                 0x5
25690:         #define _TXB0EIDL_EID5_POSITION                             0x5
25691:         #define _TXB0EIDL_EID5_SIZE                                 0x1
25692:         #define _TXB0EIDL_EID5_LENGTH                               0x1
25693:         #define _TXB0EIDL_EID5_MASK                                 0x20
25694:         #define _TXB0EIDL_EID6_POSN                                 0x6
25695:         #define _TXB0EIDL_EID6_POSITION                             0x6
25696:         #define _TXB0EIDL_EID6_SIZE                                 0x1
25697:         #define _TXB0EIDL_EID6_LENGTH                               0x1
25698:         #define _TXB0EIDL_EID6_MASK                                 0x40
25699:         #define _TXB0EIDL_EID7_POSN                                 0x7
25700:         #define _TXB0EIDL_EID7_POSITION                             0x7
25701:         #define _TXB0EIDL_EID7_SIZE                                 0x1
25702:         #define _TXB0EIDL_EID7_LENGTH                               0x1
25703:         #define _TXB0EIDL_EID7_MASK                                 0x80
25704:         #define _TXB0EIDL_TXB0EID0_POSN                             0x0
25705:         #define _TXB0EIDL_TXB0EID0_POSITION                         0x0
25706:         #define _TXB0EIDL_TXB0EID0_SIZE                             0x1
25707:         #define _TXB0EIDL_TXB0EID0_LENGTH                           0x1
25708:         #define _TXB0EIDL_TXB0EID0_MASK                             0x1
25709:         #define _TXB0EIDL_TXB0EID1_POSN                             0x1
25710:         #define _TXB0EIDL_TXB0EID1_POSITION                         0x1
25711:         #define _TXB0EIDL_TXB0EID1_SIZE                             0x1
25712:         #define _TXB0EIDL_TXB0EID1_LENGTH                           0x1
25713:         #define _TXB0EIDL_TXB0EID1_MASK                             0x2
25714:         #define _TXB0EIDL_TXB0EID2_POSN                             0x2
25715:         #define _TXB0EIDL_TXB0EID2_POSITION                         0x2
25716:         #define _TXB0EIDL_TXB0EID2_SIZE                             0x1
25717:         #define _TXB0EIDL_TXB0EID2_LENGTH                           0x1
25718:         #define _TXB0EIDL_TXB0EID2_MASK                             0x4
25719:         #define _TXB0EIDL_TXB0EID3_POSN                             0x3
25720:         #define _TXB0EIDL_TXB0EID3_POSITION                         0x3
25721:         #define _TXB0EIDL_TXB0EID3_SIZE                             0x1
25722:         #define _TXB0EIDL_TXB0EID3_LENGTH                           0x1
25723:         #define _TXB0EIDL_TXB0EID3_MASK                             0x8
25724:         #define _TXB0EIDL_TXB0EID4_POSN                             0x4
25725:         #define _TXB0EIDL_TXB0EID4_POSITION                         0x4
25726:         #define _TXB0EIDL_TXB0EID4_SIZE                             0x1
25727:         #define _TXB0EIDL_TXB0EID4_LENGTH                           0x1
25728:         #define _TXB0EIDL_TXB0EID4_MASK                             0x10
25729:         #define _TXB0EIDL_TXB0EID5_POSN                             0x5
25730:         #define _TXB0EIDL_TXB0EID5_POSITION                         0x5
25731:         #define _TXB0EIDL_TXB0EID5_SIZE                             0x1
25732:         #define _TXB0EIDL_TXB0EID5_LENGTH                           0x1
25733:         #define _TXB0EIDL_TXB0EID5_MASK                             0x20
25734:         #define _TXB0EIDL_TXB0EID6_POSN                             0x6
25735:         #define _TXB0EIDL_TXB0EID6_POSITION                         0x6
25736:         #define _TXB0EIDL_TXB0EID6_SIZE                             0x1
25737:         #define _TXB0EIDL_TXB0EID6_LENGTH                           0x1
25738:         #define _TXB0EIDL_TXB0EID6_MASK                             0x40
25739:         #define _TXB0EIDL_TXB0EID7_POSN                             0x7
25740:         #define _TXB0EIDL_TXB0EID7_POSITION                         0x7
25741:         #define _TXB0EIDL_TXB0EID7_SIZE                             0x1
25742:         #define _TXB0EIDL_TXB0EID7_LENGTH                           0x1
25743:         #define _TXB0EIDL_TXB0EID7_MASK                             0x80
25744:         
25745:         // Register: TXB0DLC
25746:         extern volatile unsigned char           TXB0DLC             @ 0xF25;
25747:         #ifndef _LIB_BUILD
25748:         asm("TXB0DLC equ 0F25h");
25749:         #endif
25750:         // bitfield definitions
25751:         typedef union {
25752:             struct {
25753:                 unsigned DLC                    :4;
25754:                 unsigned                        :2;
25755:                 unsigned TXRTR                  :1;
25756:             };
25757:             struct {
25758:                 unsigned DLC0                   :1;
25759:                 unsigned DLC1                   :1;
25760:                 unsigned DLC2                   :1;
25761:                 unsigned DLC3                   :1;
25762:             };
25763:             struct {
25764:                 unsigned TXB0DLC0               :1;
25765:             };
25766:             struct {
25767:                 unsigned                        :1;
25768:                 unsigned TXB0DLC1               :1;
25769:             };
25770:             struct {
25771:                 unsigned                        :2;
25772:                 unsigned TXB0DLC2               :1;
25773:             };
25774:             struct {
25775:                 unsigned                        :3;
25776:                 unsigned TXB0DLC3               :1;
25777:             };
25778:             struct {
25779:                 unsigned                        :6;
25780:                 unsigned TXB0RTR                :1;
25781:             };
25782:         } TXB0DLCbits_t;
25783:         extern volatile TXB0DLCbits_t TXB0DLCbits @ 0xF25;
25784:         // bitfield macros
25785:         #define _TXB0DLC_DLC_POSN                                   0x0
25786:         #define _TXB0DLC_DLC_POSITION                               0x0
25787:         #define _TXB0DLC_DLC_SIZE                                   0x4
25788:         #define _TXB0DLC_DLC_LENGTH                                 0x4
25789:         #define _TXB0DLC_DLC_MASK                                   0xF
25790:         #define _TXB0DLC_TXRTR_POSN                                 0x6
25791:         #define _TXB0DLC_TXRTR_POSITION                             0x6
25792:         #define _TXB0DLC_TXRTR_SIZE                                 0x1
25793:         #define _TXB0DLC_TXRTR_LENGTH                               0x1
25794:         #define _TXB0DLC_TXRTR_MASK                                 0x40
25795:         #define _TXB0DLC_DLC0_POSN                                  0x0
25796:         #define _TXB0DLC_DLC0_POSITION                              0x0
25797:         #define _TXB0DLC_DLC0_SIZE                                  0x1
25798:         #define _TXB0DLC_DLC0_LENGTH                                0x1
25799:         #define _TXB0DLC_DLC0_MASK                                  0x1
25800:         #define _TXB0DLC_DLC1_POSN                                  0x1
25801:         #define _TXB0DLC_DLC1_POSITION                              0x1
25802:         #define _TXB0DLC_DLC1_SIZE                                  0x1
25803:         #define _TXB0DLC_DLC1_LENGTH                                0x1
25804:         #define _TXB0DLC_DLC1_MASK                                  0x2
25805:         #define _TXB0DLC_DLC2_POSN                                  0x2
25806:         #define _TXB0DLC_DLC2_POSITION                              0x2
25807:         #define _TXB0DLC_DLC2_SIZE                                  0x1
25808:         #define _TXB0DLC_DLC2_LENGTH                                0x1
25809:         #define _TXB0DLC_DLC2_MASK                                  0x4
25810:         #define _TXB0DLC_DLC3_POSN                                  0x3
25811:         #define _TXB0DLC_DLC3_POSITION                              0x3
25812:         #define _TXB0DLC_DLC3_SIZE                                  0x1
25813:         #define _TXB0DLC_DLC3_LENGTH                                0x1
25814:         #define _TXB0DLC_DLC3_MASK                                  0x8
25815:         #define _TXB0DLC_TXB0DLC0_POSN                              0x0
25816:         #define _TXB0DLC_TXB0DLC0_POSITION                          0x0
25817:         #define _TXB0DLC_TXB0DLC0_SIZE                              0x1
25818:         #define _TXB0DLC_TXB0DLC0_LENGTH                            0x1
25819:         #define _TXB0DLC_TXB0DLC0_MASK                              0x1
25820:         #define _TXB0DLC_TXB0DLC1_POSN                              0x1
25821:         #define _TXB0DLC_TXB0DLC1_POSITION                          0x1
25822:         #define _TXB0DLC_TXB0DLC1_SIZE                              0x1
25823:         #define _TXB0DLC_TXB0DLC1_LENGTH                            0x1
25824:         #define _TXB0DLC_TXB0DLC1_MASK                              0x2
25825:         #define _TXB0DLC_TXB0DLC2_POSN                              0x2
25826:         #define _TXB0DLC_TXB0DLC2_POSITION                          0x2
25827:         #define _TXB0DLC_TXB0DLC2_SIZE                              0x1
25828:         #define _TXB0DLC_TXB0DLC2_LENGTH                            0x1
25829:         #define _TXB0DLC_TXB0DLC2_MASK                              0x4
25830:         #define _TXB0DLC_TXB0DLC3_POSN                              0x3
25831:         #define _TXB0DLC_TXB0DLC3_POSITION                          0x3
25832:         #define _TXB0DLC_TXB0DLC3_SIZE                              0x1
25833:         #define _TXB0DLC_TXB0DLC3_LENGTH                            0x1
25834:         #define _TXB0DLC_TXB0DLC3_MASK                              0x8
25835:         #define _TXB0DLC_TXB0RTR_POSN                               0x6
25836:         #define _TXB0DLC_TXB0RTR_POSITION                           0x6
25837:         #define _TXB0DLC_TXB0RTR_SIZE                               0x1
25838:         #define _TXB0DLC_TXB0RTR_LENGTH                             0x1
25839:         #define _TXB0DLC_TXB0RTR_MASK                               0x40
25840:         
25841:         // Register: TXB0D0
25842:         extern volatile unsigned char           TXB0D0              @ 0xF26;
25843:         #ifndef _LIB_BUILD
25844:         asm("TXB0D0 equ 0F26h");
25845:         #endif
25846:         // bitfield definitions
25847:         typedef union {
25848:             struct {
25849:                 unsigned TXB0D0                 :8;
25850:             };
25851:             struct {
25852:                 unsigned TXB0D00                :1;
25853:                 unsigned TXB0D01                :1;
25854:                 unsigned TXB0D02                :1;
25855:                 unsigned TXB0D03                :1;
25856:                 unsigned TXB0D04                :1;
25857:                 unsigned TXB0D05                :1;
25858:                 unsigned TXB0D06                :1;
25859:                 unsigned TXB0D07                :1;
25860:             };
25861:         } TXB0D0bits_t;
25862:         extern volatile TXB0D0bits_t TXB0D0bits @ 0xF26;
25863:         // bitfield macros
25864:         #define _TXB0D0_TXB0D0_POSN                                 0x0
25865:         #define _TXB0D0_TXB0D0_POSITION                             0x0
25866:         #define _TXB0D0_TXB0D0_SIZE                                 0x8
25867:         #define _TXB0D0_TXB0D0_LENGTH                               0x8
25868:         #define _TXB0D0_TXB0D0_MASK                                 0xFF
25869:         #define _TXB0D0_TXB0D00_POSN                                0x0
25870:         #define _TXB0D0_TXB0D00_POSITION                            0x0
25871:         #define _TXB0D0_TXB0D00_SIZE                                0x1
25872:         #define _TXB0D0_TXB0D00_LENGTH                              0x1
25873:         #define _TXB0D0_TXB0D00_MASK                                0x1
25874:         #define _TXB0D0_TXB0D01_POSN                                0x1
25875:         #define _TXB0D0_TXB0D01_POSITION                            0x1
25876:         #define _TXB0D0_TXB0D01_SIZE                                0x1
25877:         #define _TXB0D0_TXB0D01_LENGTH                              0x1
25878:         #define _TXB0D0_TXB0D01_MASK                                0x2
25879:         #define _TXB0D0_TXB0D02_POSN                                0x2
25880:         #define _TXB0D0_TXB0D02_POSITION                            0x2
25881:         #define _TXB0D0_TXB0D02_SIZE                                0x1
25882:         #define _TXB0D0_TXB0D02_LENGTH                              0x1
25883:         #define _TXB0D0_TXB0D02_MASK                                0x4
25884:         #define _TXB0D0_TXB0D03_POSN                                0x3
25885:         #define _TXB0D0_TXB0D03_POSITION                            0x3
25886:         #define _TXB0D0_TXB0D03_SIZE                                0x1
25887:         #define _TXB0D0_TXB0D03_LENGTH                              0x1
25888:         #define _TXB0D0_TXB0D03_MASK                                0x8
25889:         #define _TXB0D0_TXB0D04_POSN                                0x4
25890:         #define _TXB0D0_TXB0D04_POSITION                            0x4
25891:         #define _TXB0D0_TXB0D04_SIZE                                0x1
25892:         #define _TXB0D0_TXB0D04_LENGTH                              0x1
25893:         #define _TXB0D0_TXB0D04_MASK                                0x10
25894:         #define _TXB0D0_TXB0D05_POSN                                0x5
25895:         #define _TXB0D0_TXB0D05_POSITION                            0x5
25896:         #define _TXB0D0_TXB0D05_SIZE                                0x1
25897:         #define _TXB0D0_TXB0D05_LENGTH                              0x1
25898:         #define _TXB0D0_TXB0D05_MASK                                0x20
25899:         #define _TXB0D0_TXB0D06_POSN                                0x6
25900:         #define _TXB0D0_TXB0D06_POSITION                            0x6
25901:         #define _TXB0D0_TXB0D06_SIZE                                0x1
25902:         #define _TXB0D0_TXB0D06_LENGTH                              0x1
25903:         #define _TXB0D0_TXB0D06_MASK                                0x40
25904:         #define _TXB0D0_TXB0D07_POSN                                0x7
25905:         #define _TXB0D0_TXB0D07_POSITION                            0x7
25906:         #define _TXB0D0_TXB0D07_SIZE                                0x1
25907:         #define _TXB0D0_TXB0D07_LENGTH                              0x1
25908:         #define _TXB0D0_TXB0D07_MASK                                0x80
25909:         
25910:         // Register: TXB0D1
25911:         extern volatile unsigned char           TXB0D1              @ 0xF27;
25912:         #ifndef _LIB_BUILD
25913:         asm("TXB0D1 equ 0F27h");
25914:         #endif
25915:         // bitfield definitions
25916:         typedef union {
25917:             struct {
25918:                 unsigned TXB0D1                 :8;
25919:             };
25920:             struct {
25921:                 unsigned TXB0D10                :1;
25922:                 unsigned TXB0D11                :1;
25923:                 unsigned TXB0D12                :1;
25924:                 unsigned TXB0D13                :1;
25925:                 unsigned TXB0D14                :1;
25926:                 unsigned TXB0D15                :1;
25927:                 unsigned TXB0D16                :1;
25928:                 unsigned TXB0D17                :1;
25929:             };
25930:         } TXB0D1bits_t;
25931:         extern volatile TXB0D1bits_t TXB0D1bits @ 0xF27;
25932:         // bitfield macros
25933:         #define _TXB0D1_TXB0D1_POSN                                 0x0
25934:         #define _TXB0D1_TXB0D1_POSITION                             0x0
25935:         #define _TXB0D1_TXB0D1_SIZE                                 0x8
25936:         #define _TXB0D1_TXB0D1_LENGTH                               0x8
25937:         #define _TXB0D1_TXB0D1_MASK                                 0xFF
25938:         #define _TXB0D1_TXB0D10_POSN                                0x0
25939:         #define _TXB0D1_TXB0D10_POSITION                            0x0
25940:         #define _TXB0D1_TXB0D10_SIZE                                0x1
25941:         #define _TXB0D1_TXB0D10_LENGTH                              0x1
25942:         #define _TXB0D1_TXB0D10_MASK                                0x1
25943:         #define _TXB0D1_TXB0D11_POSN                                0x1
25944:         #define _TXB0D1_TXB0D11_POSITION                            0x1
25945:         #define _TXB0D1_TXB0D11_SIZE                                0x1
25946:         #define _TXB0D1_TXB0D11_LENGTH                              0x1
25947:         #define _TXB0D1_TXB0D11_MASK                                0x2
25948:         #define _TXB0D1_TXB0D12_POSN                                0x2
25949:         #define _TXB0D1_TXB0D12_POSITION                            0x2
25950:         #define _TXB0D1_TXB0D12_SIZE                                0x1
25951:         #define _TXB0D1_TXB0D12_LENGTH                              0x1
25952:         #define _TXB0D1_TXB0D12_MASK                                0x4
25953:         #define _TXB0D1_TXB0D13_POSN                                0x3
25954:         #define _TXB0D1_TXB0D13_POSITION                            0x3
25955:         #define _TXB0D1_TXB0D13_SIZE                                0x1
25956:         #define _TXB0D1_TXB0D13_LENGTH                              0x1
25957:         #define _TXB0D1_TXB0D13_MASK                                0x8
25958:         #define _TXB0D1_TXB0D14_POSN                                0x4
25959:         #define _TXB0D1_TXB0D14_POSITION                            0x4
25960:         #define _TXB0D1_TXB0D14_SIZE                                0x1
25961:         #define _TXB0D1_TXB0D14_LENGTH                              0x1
25962:         #define _TXB0D1_TXB0D14_MASK                                0x10
25963:         #define _TXB0D1_TXB0D15_POSN                                0x5
25964:         #define _TXB0D1_TXB0D15_POSITION                            0x5
25965:         #define _TXB0D1_TXB0D15_SIZE                                0x1
25966:         #define _TXB0D1_TXB0D15_LENGTH                              0x1
25967:         #define _TXB0D1_TXB0D15_MASK                                0x20
25968:         #define _TXB0D1_TXB0D16_POSN                                0x6
25969:         #define _TXB0D1_TXB0D16_POSITION                            0x6
25970:         #define _TXB0D1_TXB0D16_SIZE                                0x1
25971:         #define _TXB0D1_TXB0D16_LENGTH                              0x1
25972:         #define _TXB0D1_TXB0D16_MASK                                0x40
25973:         #define _TXB0D1_TXB0D17_POSN                                0x7
25974:         #define _TXB0D1_TXB0D17_POSITION                            0x7
25975:         #define _TXB0D1_TXB0D17_SIZE                                0x1
25976:         #define _TXB0D1_TXB0D17_LENGTH                              0x1
25977:         #define _TXB0D1_TXB0D17_MASK                                0x80
25978:         
25979:         // Register: TXB0D2
25980:         extern volatile unsigned char           TXB0D2              @ 0xF28;
25981:         #ifndef _LIB_BUILD
25982:         asm("TXB0D2 equ 0F28h");
25983:         #endif
25984:         // bitfield definitions
25985:         typedef union {
25986:             struct {
25987:                 unsigned TXB0D2                 :8;
25988:             };
25989:             struct {
25990:                 unsigned TXB0D20                :1;
25991:                 unsigned TXB0D21                :1;
25992:                 unsigned TXB0D22                :1;
25993:                 unsigned TXB0D23                :1;
25994:                 unsigned TXB0D24                :1;
25995:                 unsigned TXB0D25                :1;
25996:                 unsigned TXB0D26                :1;
25997:                 unsigned TXB0D27                :1;
25998:             };
25999:         } TXB0D2bits_t;
26000:         extern volatile TXB0D2bits_t TXB0D2bits @ 0xF28;
26001:         // bitfield macros
26002:         #define _TXB0D2_TXB0D2_POSN                                 0x0
26003:         #define _TXB0D2_TXB0D2_POSITION                             0x0
26004:         #define _TXB0D2_TXB0D2_SIZE                                 0x8
26005:         #define _TXB0D2_TXB0D2_LENGTH                               0x8
26006:         #define _TXB0D2_TXB0D2_MASK                                 0xFF
26007:         #define _TXB0D2_TXB0D20_POSN                                0x0
26008:         #define _TXB0D2_TXB0D20_POSITION                            0x0
26009:         #define _TXB0D2_TXB0D20_SIZE                                0x1
26010:         #define _TXB0D2_TXB0D20_LENGTH                              0x1
26011:         #define _TXB0D2_TXB0D20_MASK                                0x1
26012:         #define _TXB0D2_TXB0D21_POSN                                0x1
26013:         #define _TXB0D2_TXB0D21_POSITION                            0x1
26014:         #define _TXB0D2_TXB0D21_SIZE                                0x1
26015:         #define _TXB0D2_TXB0D21_LENGTH                              0x1
26016:         #define _TXB0D2_TXB0D21_MASK                                0x2
26017:         #define _TXB0D2_TXB0D22_POSN                                0x2
26018:         #define _TXB0D2_TXB0D22_POSITION                            0x2
26019:         #define _TXB0D2_TXB0D22_SIZE                                0x1
26020:         #define _TXB0D2_TXB0D22_LENGTH                              0x1
26021:         #define _TXB0D2_TXB0D22_MASK                                0x4
26022:         #define _TXB0D2_TXB0D23_POSN                                0x3
26023:         #define _TXB0D2_TXB0D23_POSITION                            0x3
26024:         #define _TXB0D2_TXB0D23_SIZE                                0x1
26025:         #define _TXB0D2_TXB0D23_LENGTH                              0x1
26026:         #define _TXB0D2_TXB0D23_MASK                                0x8
26027:         #define _TXB0D2_TXB0D24_POSN                                0x4
26028:         #define _TXB0D2_TXB0D24_POSITION                            0x4
26029:         #define _TXB0D2_TXB0D24_SIZE                                0x1
26030:         #define _TXB0D2_TXB0D24_LENGTH                              0x1
26031:         #define _TXB0D2_TXB0D24_MASK                                0x10
26032:         #define _TXB0D2_TXB0D25_POSN                                0x5
26033:         #define _TXB0D2_TXB0D25_POSITION                            0x5
26034:         #define _TXB0D2_TXB0D25_SIZE                                0x1
26035:         #define _TXB0D2_TXB0D25_LENGTH                              0x1
26036:         #define _TXB0D2_TXB0D25_MASK                                0x20
26037:         #define _TXB0D2_TXB0D26_POSN                                0x6
26038:         #define _TXB0D2_TXB0D26_POSITION                            0x6
26039:         #define _TXB0D2_TXB0D26_SIZE                                0x1
26040:         #define _TXB0D2_TXB0D26_LENGTH                              0x1
26041:         #define _TXB0D2_TXB0D26_MASK                                0x40
26042:         #define _TXB0D2_TXB0D27_POSN                                0x7
26043:         #define _TXB0D2_TXB0D27_POSITION                            0x7
26044:         #define _TXB0D2_TXB0D27_SIZE                                0x1
26045:         #define _TXB0D2_TXB0D27_LENGTH                              0x1
26046:         #define _TXB0D2_TXB0D27_MASK                                0x80
26047:         
26048:         // Register: TXB0D3
26049:         extern volatile unsigned char           TXB0D3              @ 0xF29;
26050:         #ifndef _LIB_BUILD
26051:         asm("TXB0D3 equ 0F29h");
26052:         #endif
26053:         // bitfield definitions
26054:         typedef union {
26055:             struct {
26056:                 unsigned TXB0D3                 :8;
26057:             };
26058:             struct {
26059:                 unsigned TXB0D30                :1;
26060:                 unsigned TXB0D31                :1;
26061:                 unsigned TXB0D32                :1;
26062:                 unsigned TXB0D33                :1;
26063:                 unsigned TXB0D34                :1;
26064:                 unsigned TXB0D35                :1;
26065:                 unsigned TXB0D36                :1;
26066:                 unsigned TXB0D37                :1;
26067:             };
26068:         } TXB0D3bits_t;
26069:         extern volatile TXB0D3bits_t TXB0D3bits @ 0xF29;
26070:         // bitfield macros
26071:         #define _TXB0D3_TXB0D3_POSN                                 0x0
26072:         #define _TXB0D3_TXB0D3_POSITION                             0x0
26073:         #define _TXB0D3_TXB0D3_SIZE                                 0x8
26074:         #define _TXB0D3_TXB0D3_LENGTH                               0x8
26075:         #define _TXB0D3_TXB0D3_MASK                                 0xFF
26076:         #define _TXB0D3_TXB0D30_POSN                                0x0
26077:         #define _TXB0D3_TXB0D30_POSITION                            0x0
26078:         #define _TXB0D3_TXB0D30_SIZE                                0x1
26079:         #define _TXB0D3_TXB0D30_LENGTH                              0x1
26080:         #define _TXB0D3_TXB0D30_MASK                                0x1
26081:         #define _TXB0D3_TXB0D31_POSN                                0x1
26082:         #define _TXB0D3_TXB0D31_POSITION                            0x1
26083:         #define _TXB0D3_TXB0D31_SIZE                                0x1
26084:         #define _TXB0D3_TXB0D31_LENGTH                              0x1
26085:         #define _TXB0D3_TXB0D31_MASK                                0x2
26086:         #define _TXB0D3_TXB0D32_POSN                                0x2
26087:         #define _TXB0D3_TXB0D32_POSITION                            0x2
26088:         #define _TXB0D3_TXB0D32_SIZE                                0x1
26089:         #define _TXB0D3_TXB0D32_LENGTH                              0x1
26090:         #define _TXB0D3_TXB0D32_MASK                                0x4
26091:         #define _TXB0D3_TXB0D33_POSN                                0x3
26092:         #define _TXB0D3_TXB0D33_POSITION                            0x3
26093:         #define _TXB0D3_TXB0D33_SIZE                                0x1
26094:         #define _TXB0D3_TXB0D33_LENGTH                              0x1
26095:         #define _TXB0D3_TXB0D33_MASK                                0x8
26096:         #define _TXB0D3_TXB0D34_POSN                                0x4
26097:         #define _TXB0D3_TXB0D34_POSITION                            0x4
26098:         #define _TXB0D3_TXB0D34_SIZE                                0x1
26099:         #define _TXB0D3_TXB0D34_LENGTH                              0x1
26100:         #define _TXB0D3_TXB0D34_MASK                                0x10
26101:         #define _TXB0D3_TXB0D35_POSN                                0x5
26102:         #define _TXB0D3_TXB0D35_POSITION                            0x5
26103:         #define _TXB0D3_TXB0D35_SIZE                                0x1
26104:         #define _TXB0D3_TXB0D35_LENGTH                              0x1
26105:         #define _TXB0D3_TXB0D35_MASK                                0x20
26106:         #define _TXB0D3_TXB0D36_POSN                                0x6
26107:         #define _TXB0D3_TXB0D36_POSITION                            0x6
26108:         #define _TXB0D3_TXB0D36_SIZE                                0x1
26109:         #define _TXB0D3_TXB0D36_LENGTH                              0x1
26110:         #define _TXB0D3_TXB0D36_MASK                                0x40
26111:         #define _TXB0D3_TXB0D37_POSN                                0x7
26112:         #define _TXB0D3_TXB0D37_POSITION                            0x7
26113:         #define _TXB0D3_TXB0D37_SIZE                                0x1
26114:         #define _TXB0D3_TXB0D37_LENGTH                              0x1
26115:         #define _TXB0D3_TXB0D37_MASK                                0x80
26116:         
26117:         // Register: TXB0D4
26118:         extern volatile unsigned char           TXB0D4              @ 0xF2A;
26119:         #ifndef _LIB_BUILD
26120:         asm("TXB0D4 equ 0F2Ah");
26121:         #endif
26122:         // bitfield definitions
26123:         typedef union {
26124:             struct {
26125:                 unsigned TXB0D4                 :8;
26126:             };
26127:             struct {
26128:                 unsigned TXB0D40                :1;
26129:                 unsigned TXB0D41                :1;
26130:                 unsigned TXB0D42                :1;
26131:                 unsigned TXB0D43                :1;
26132:                 unsigned TXB0D44                :1;
26133:                 unsigned TXB0D45                :1;
26134:                 unsigned TXB0D46                :1;
26135:                 unsigned TXB0D47                :1;
26136:             };
26137:         } TXB0D4bits_t;
26138:         extern volatile TXB0D4bits_t TXB0D4bits @ 0xF2A;
26139:         // bitfield macros
26140:         #define _TXB0D4_TXB0D4_POSN                                 0x0
26141:         #define _TXB0D4_TXB0D4_POSITION                             0x0
26142:         #define _TXB0D4_TXB0D4_SIZE                                 0x8
26143:         #define _TXB0D4_TXB0D4_LENGTH                               0x8
26144:         #define _TXB0D4_TXB0D4_MASK                                 0xFF
26145:         #define _TXB0D4_TXB0D40_POSN                                0x0
26146:         #define _TXB0D4_TXB0D40_POSITION                            0x0
26147:         #define _TXB0D4_TXB0D40_SIZE                                0x1
26148:         #define _TXB0D4_TXB0D40_LENGTH                              0x1
26149:         #define _TXB0D4_TXB0D40_MASK                                0x1
26150:         #define _TXB0D4_TXB0D41_POSN                                0x1
26151:         #define _TXB0D4_TXB0D41_POSITION                            0x1
26152:         #define _TXB0D4_TXB0D41_SIZE                                0x1
26153:         #define _TXB0D4_TXB0D41_LENGTH                              0x1
26154:         #define _TXB0D4_TXB0D41_MASK                                0x2
26155:         #define _TXB0D4_TXB0D42_POSN                                0x2
26156:         #define _TXB0D4_TXB0D42_POSITION                            0x2
26157:         #define _TXB0D4_TXB0D42_SIZE                                0x1
26158:         #define _TXB0D4_TXB0D42_LENGTH                              0x1
26159:         #define _TXB0D4_TXB0D42_MASK                                0x4
26160:         #define _TXB0D4_TXB0D43_POSN                                0x3
26161:         #define _TXB0D4_TXB0D43_POSITION                            0x3
26162:         #define _TXB0D4_TXB0D43_SIZE                                0x1
26163:         #define _TXB0D4_TXB0D43_LENGTH                              0x1
26164:         #define _TXB0D4_TXB0D43_MASK                                0x8
26165:         #define _TXB0D4_TXB0D44_POSN                                0x4
26166:         #define _TXB0D4_TXB0D44_POSITION                            0x4
26167:         #define _TXB0D4_TXB0D44_SIZE                                0x1
26168:         #define _TXB0D4_TXB0D44_LENGTH                              0x1
26169:         #define _TXB0D4_TXB0D44_MASK                                0x10
26170:         #define _TXB0D4_TXB0D45_POSN                                0x5
26171:         #define _TXB0D4_TXB0D45_POSITION                            0x5
26172:         #define _TXB0D4_TXB0D45_SIZE                                0x1
26173:         #define _TXB0D4_TXB0D45_LENGTH                              0x1
26174:         #define _TXB0D4_TXB0D45_MASK                                0x20
26175:         #define _TXB0D4_TXB0D46_POSN                                0x6
26176:         #define _TXB0D4_TXB0D46_POSITION                            0x6
26177:         #define _TXB0D4_TXB0D46_SIZE                                0x1
26178:         #define _TXB0D4_TXB0D46_LENGTH                              0x1
26179:         #define _TXB0D4_TXB0D46_MASK                                0x40
26180:         #define _TXB0D4_TXB0D47_POSN                                0x7
26181:         #define _TXB0D4_TXB0D47_POSITION                            0x7
26182:         #define _TXB0D4_TXB0D47_SIZE                                0x1
26183:         #define _TXB0D4_TXB0D47_LENGTH                              0x1
26184:         #define _TXB0D4_TXB0D47_MASK                                0x80
26185:         
26186:         // Register: TXB0D5
26187:         extern volatile unsigned char           TXB0D5              @ 0xF2B;
26188:         #ifndef _LIB_BUILD
26189:         asm("TXB0D5 equ 0F2Bh");
26190:         #endif
26191:         // bitfield definitions
26192:         typedef union {
26193:             struct {
26194:                 unsigned TXB0D5                 :8;
26195:             };
26196:             struct {
26197:                 unsigned TXB0D50                :1;
26198:                 unsigned TXB0D51                :1;
26199:                 unsigned TXB0D52                :1;
26200:                 unsigned TXB0D53                :1;
26201:                 unsigned TXB0D54                :1;
26202:                 unsigned TXB0D55                :1;
26203:                 unsigned TXB0D56                :1;
26204:                 unsigned TXB0D57                :1;
26205:             };
26206:         } TXB0D5bits_t;
26207:         extern volatile TXB0D5bits_t TXB0D5bits @ 0xF2B;
26208:         // bitfield macros
26209:         #define _TXB0D5_TXB0D5_POSN                                 0x0
26210:         #define _TXB0D5_TXB0D5_POSITION                             0x0
26211:         #define _TXB0D5_TXB0D5_SIZE                                 0x8
26212:         #define _TXB0D5_TXB0D5_LENGTH                               0x8
26213:         #define _TXB0D5_TXB0D5_MASK                                 0xFF
26214:         #define _TXB0D5_TXB0D50_POSN                                0x0
26215:         #define _TXB0D5_TXB0D50_POSITION                            0x0
26216:         #define _TXB0D5_TXB0D50_SIZE                                0x1
26217:         #define _TXB0D5_TXB0D50_LENGTH                              0x1
26218:         #define _TXB0D5_TXB0D50_MASK                                0x1
26219:         #define _TXB0D5_TXB0D51_POSN                                0x1
26220:         #define _TXB0D5_TXB0D51_POSITION                            0x1
26221:         #define _TXB0D5_TXB0D51_SIZE                                0x1
26222:         #define _TXB0D5_TXB0D51_LENGTH                              0x1
26223:         #define _TXB0D5_TXB0D51_MASK                                0x2
26224:         #define _TXB0D5_TXB0D52_POSN                                0x2
26225:         #define _TXB0D5_TXB0D52_POSITION                            0x2
26226:         #define _TXB0D5_TXB0D52_SIZE                                0x1
26227:         #define _TXB0D5_TXB0D52_LENGTH                              0x1
26228:         #define _TXB0D5_TXB0D52_MASK                                0x4
26229:         #define _TXB0D5_TXB0D53_POSN                                0x3
26230:         #define _TXB0D5_TXB0D53_POSITION                            0x3
26231:         #define _TXB0D5_TXB0D53_SIZE                                0x1
26232:         #define _TXB0D5_TXB0D53_LENGTH                              0x1
26233:         #define _TXB0D5_TXB0D53_MASK                                0x8
26234:         #define _TXB0D5_TXB0D54_POSN                                0x4
26235:         #define _TXB0D5_TXB0D54_POSITION                            0x4
26236:         #define _TXB0D5_TXB0D54_SIZE                                0x1
26237:         #define _TXB0D5_TXB0D54_LENGTH                              0x1
26238:         #define _TXB0D5_TXB0D54_MASK                                0x10
26239:         #define _TXB0D5_TXB0D55_POSN                                0x5
26240:         #define _TXB0D5_TXB0D55_POSITION                            0x5
26241:         #define _TXB0D5_TXB0D55_SIZE                                0x1
26242:         #define _TXB0D5_TXB0D55_LENGTH                              0x1
26243:         #define _TXB0D5_TXB0D55_MASK                                0x20
26244:         #define _TXB0D5_TXB0D56_POSN                                0x6
26245:         #define _TXB0D5_TXB0D56_POSITION                            0x6
26246:         #define _TXB0D5_TXB0D56_SIZE                                0x1
26247:         #define _TXB0D5_TXB0D56_LENGTH                              0x1
26248:         #define _TXB0D5_TXB0D56_MASK                                0x40
26249:         #define _TXB0D5_TXB0D57_POSN                                0x7
26250:         #define _TXB0D5_TXB0D57_POSITION                            0x7
26251:         #define _TXB0D5_TXB0D57_SIZE                                0x1
26252:         #define _TXB0D5_TXB0D57_LENGTH                              0x1
26253:         #define _TXB0D5_TXB0D57_MASK                                0x80
26254:         
26255:         // Register: TXB0D6
26256:         extern volatile unsigned char           TXB0D6              @ 0xF2C;
26257:         #ifndef _LIB_BUILD
26258:         asm("TXB0D6 equ 0F2Ch");
26259:         #endif
26260:         // bitfield definitions
26261:         typedef union {
26262:             struct {
26263:                 unsigned TXB0D6                 :8;
26264:             };
26265:             struct {
26266:                 unsigned TXB0D60                :1;
26267:                 unsigned TXB0D61                :1;
26268:                 unsigned TXB0D62                :1;
26269:                 unsigned TXB0D63                :1;
26270:                 unsigned TXB0D64                :1;
26271:                 unsigned TXB0D65                :1;
26272:                 unsigned TXB0D66                :1;
26273:                 unsigned TXB0D67                :1;
26274:             };
26275:         } TXB0D6bits_t;
26276:         extern volatile TXB0D6bits_t TXB0D6bits @ 0xF2C;
26277:         // bitfield macros
26278:         #define _TXB0D6_TXB0D6_POSN                                 0x0
26279:         #define _TXB0D6_TXB0D6_POSITION                             0x0
26280:         #define _TXB0D6_TXB0D6_SIZE                                 0x8
26281:         #define _TXB0D6_TXB0D6_LENGTH                               0x8
26282:         #define _TXB0D6_TXB0D6_MASK                                 0xFF
26283:         #define _TXB0D6_TXB0D60_POSN                                0x0
26284:         #define _TXB0D6_TXB0D60_POSITION                            0x0
26285:         #define _TXB0D6_TXB0D60_SIZE                                0x1
26286:         #define _TXB0D6_TXB0D60_LENGTH                              0x1
26287:         #define _TXB0D6_TXB0D60_MASK                                0x1
26288:         #define _TXB0D6_TXB0D61_POSN                                0x1
26289:         #define _TXB0D6_TXB0D61_POSITION                            0x1
26290:         #define _TXB0D6_TXB0D61_SIZE                                0x1
26291:         #define _TXB0D6_TXB0D61_LENGTH                              0x1
26292:         #define _TXB0D6_TXB0D61_MASK                                0x2
26293:         #define _TXB0D6_TXB0D62_POSN                                0x2
26294:         #define _TXB0D6_TXB0D62_POSITION                            0x2
26295:         #define _TXB0D6_TXB0D62_SIZE                                0x1
26296:         #define _TXB0D6_TXB0D62_LENGTH                              0x1
26297:         #define _TXB0D6_TXB0D62_MASK                                0x4
26298:         #define _TXB0D6_TXB0D63_POSN                                0x3
26299:         #define _TXB0D6_TXB0D63_POSITION                            0x3
26300:         #define _TXB0D6_TXB0D63_SIZE                                0x1
26301:         #define _TXB0D6_TXB0D63_LENGTH                              0x1
26302:         #define _TXB0D6_TXB0D63_MASK                                0x8
26303:         #define _TXB0D6_TXB0D64_POSN                                0x4
26304:         #define _TXB0D6_TXB0D64_POSITION                            0x4
26305:         #define _TXB0D6_TXB0D64_SIZE                                0x1
26306:         #define _TXB0D6_TXB0D64_LENGTH                              0x1
26307:         #define _TXB0D6_TXB0D64_MASK                                0x10
26308:         #define _TXB0D6_TXB0D65_POSN                                0x5
26309:         #define _TXB0D6_TXB0D65_POSITION                            0x5
26310:         #define _TXB0D6_TXB0D65_SIZE                                0x1
26311:         #define _TXB0D6_TXB0D65_LENGTH                              0x1
26312:         #define _TXB0D6_TXB0D65_MASK                                0x20
26313:         #define _TXB0D6_TXB0D66_POSN                                0x6
26314:         #define _TXB0D6_TXB0D66_POSITION                            0x6
26315:         #define _TXB0D6_TXB0D66_SIZE                                0x1
26316:         #define _TXB0D6_TXB0D66_LENGTH                              0x1
26317:         #define _TXB0D6_TXB0D66_MASK                                0x40
26318:         #define _TXB0D6_TXB0D67_POSN                                0x7
26319:         #define _TXB0D6_TXB0D67_POSITION                            0x7
26320:         #define _TXB0D6_TXB0D67_SIZE                                0x1
26321:         #define _TXB0D6_TXB0D67_LENGTH                              0x1
26322:         #define _TXB0D6_TXB0D67_MASK                                0x80
26323:         
26324:         // Register: TXB0D7
26325:         extern volatile unsigned char           TXB0D7              @ 0xF2D;
26326:         #ifndef _LIB_BUILD
26327:         asm("TXB0D7 equ 0F2Dh");
26328:         #endif
26329:         // bitfield definitions
26330:         typedef union {
26331:             struct {
26332:                 unsigned TXB0D7                 :8;
26333:             };
26334:             struct {
26335:                 unsigned TXB0D70                :1;
26336:                 unsigned TXB0D71                :1;
26337:                 unsigned TXB0D72                :1;
26338:                 unsigned TXB0D73                :1;
26339:                 unsigned TXB0D74                :1;
26340:                 unsigned TXB0D75                :1;
26341:                 unsigned TXB0D76                :1;
26342:                 unsigned TXB0D77                :1;
26343:             };
26344:         } TXB0D7bits_t;
26345:         extern volatile TXB0D7bits_t TXB0D7bits @ 0xF2D;
26346:         // bitfield macros
26347:         #define _TXB0D7_TXB0D7_POSN                                 0x0
26348:         #define _TXB0D7_TXB0D7_POSITION                             0x0
26349:         #define _TXB0D7_TXB0D7_SIZE                                 0x8
26350:         #define _TXB0D7_TXB0D7_LENGTH                               0x8
26351:         #define _TXB0D7_TXB0D7_MASK                                 0xFF
26352:         #define _TXB0D7_TXB0D70_POSN                                0x0
26353:         #define _TXB0D7_TXB0D70_POSITION                            0x0
26354:         #define _TXB0D7_TXB0D70_SIZE                                0x1
26355:         #define _TXB0D7_TXB0D70_LENGTH                              0x1
26356:         #define _TXB0D7_TXB0D70_MASK                                0x1
26357:         #define _TXB0D7_TXB0D71_POSN                                0x1
26358:         #define _TXB0D7_TXB0D71_POSITION                            0x1
26359:         #define _TXB0D7_TXB0D71_SIZE                                0x1
26360:         #define _TXB0D7_TXB0D71_LENGTH                              0x1
26361:         #define _TXB0D7_TXB0D71_MASK                                0x2
26362:         #define _TXB0D7_TXB0D72_POSN                                0x2
26363:         #define _TXB0D7_TXB0D72_POSITION                            0x2
26364:         #define _TXB0D7_TXB0D72_SIZE                                0x1
26365:         #define _TXB0D7_TXB0D72_LENGTH                              0x1
26366:         #define _TXB0D7_TXB0D72_MASK                                0x4
26367:         #define _TXB0D7_TXB0D73_POSN                                0x3
26368:         #define _TXB0D7_TXB0D73_POSITION                            0x3
26369:         #define _TXB0D7_TXB0D73_SIZE                                0x1
26370:         #define _TXB0D7_TXB0D73_LENGTH                              0x1
26371:         #define _TXB0D7_TXB0D73_MASK                                0x8
26372:         #define _TXB0D7_TXB0D74_POSN                                0x4
26373:         #define _TXB0D7_TXB0D74_POSITION                            0x4
26374:         #define _TXB0D7_TXB0D74_SIZE                                0x1
26375:         #define _TXB0D7_TXB0D74_LENGTH                              0x1
26376:         #define _TXB0D7_TXB0D74_MASK                                0x10
26377:         #define _TXB0D7_TXB0D75_POSN                                0x5
26378:         #define _TXB0D7_TXB0D75_POSITION                            0x5
26379:         #define _TXB0D7_TXB0D75_SIZE                                0x1
26380:         #define _TXB0D7_TXB0D75_LENGTH                              0x1
26381:         #define _TXB0D7_TXB0D75_MASK                                0x20
26382:         #define _TXB0D7_TXB0D76_POSN                                0x6
26383:         #define _TXB0D7_TXB0D76_POSITION                            0x6
26384:         #define _TXB0D7_TXB0D76_SIZE                                0x1
26385:         #define _TXB0D7_TXB0D76_LENGTH                              0x1
26386:         #define _TXB0D7_TXB0D76_MASK                                0x40
26387:         #define _TXB0D7_TXB0D77_POSN                                0x7
26388:         #define _TXB0D7_TXB0D77_POSITION                            0x7
26389:         #define _TXB0D7_TXB0D77_SIZE                                0x1
26390:         #define _TXB0D7_TXB0D77_LENGTH                              0x1
26391:         #define _TXB0D7_TXB0D77_MASK                                0x80
26392:         
26393:         // Register: CANSTAT_RO1
26394:         extern volatile unsigned char           CANSTAT_RO1         @ 0xF2E;
26395:         #ifndef _LIB_BUILD
26396:         asm("CANSTAT_RO1 equ 0F2Eh");
26397:         #endif
26398:         // bitfield definitions
26399:         typedef union {
26400:             struct {
26401:                 unsigned EICODE0                :1;
26402:                 unsigned EICODE1_ICODE0         :1;
26403:                 unsigned EICODE2_ICODE1         :1;
26404:                 unsigned EICODE3_ICODE2         :1;
26405:                 unsigned EICODE4                :1;
26406:                 unsigned OPMODE                 :3;
26407:             };
26408:             struct {
26409:                 unsigned                        :1;
26410:                 unsigned EICODE1                :1;
26411:                 unsigned EICODE2                :1;
26412:                 unsigned EICODE3                :1;
26413:                 unsigned                        :1;
26414:                 unsigned OPMODE0                :1;
26415:                 unsigned OPMODE1                :1;
26416:                 unsigned OPMODE2                :1;
26417:             };
26418:             struct {
26419:                 unsigned                        :1;
26420:                 unsigned ICODE0                 :1;
26421:                 unsigned ICODE1                 :1;
26422:                 unsigned ICODE2                 :1;
26423:             };
26424:         } CANSTAT_RO1bits_t;
26425:         extern volatile CANSTAT_RO1bits_t CANSTAT_RO1bits @ 0xF2E;
26426:         // bitfield macros
26427:         #define _CANSTAT_RO1_EICODE0_POSN                           0x0
26428:         #define _CANSTAT_RO1_EICODE0_POSITION                       0x0
26429:         #define _CANSTAT_RO1_EICODE0_SIZE                           0x1
26430:         #define _CANSTAT_RO1_EICODE0_LENGTH                         0x1
26431:         #define _CANSTAT_RO1_EICODE0_MASK                           0x1
26432:         #define _CANSTAT_RO1_EICODE1_ICODE0_POSN                    0x1
26433:         #define _CANSTAT_RO1_EICODE1_ICODE0_POSITION                0x1
26434:         #define _CANSTAT_RO1_EICODE1_ICODE0_SIZE                    0x1
26435:         #define _CANSTAT_RO1_EICODE1_ICODE0_LENGTH                  0x1
26436:         #define _CANSTAT_RO1_EICODE1_ICODE0_MASK                    0x2
26437:         #define _CANSTAT_RO1_EICODE2_ICODE1_POSN                    0x2
26438:         #define _CANSTAT_RO1_EICODE2_ICODE1_POSITION                0x2
26439:         #define _CANSTAT_RO1_EICODE2_ICODE1_SIZE                    0x1
26440:         #define _CANSTAT_RO1_EICODE2_ICODE1_LENGTH                  0x1
26441:         #define _CANSTAT_RO1_EICODE2_ICODE1_MASK                    0x4
26442:         #define _CANSTAT_RO1_EICODE3_ICODE2_POSN                    0x3
26443:         #define _CANSTAT_RO1_EICODE3_ICODE2_POSITION                0x3
26444:         #define _CANSTAT_RO1_EICODE3_ICODE2_SIZE                    0x1
26445:         #define _CANSTAT_RO1_EICODE3_ICODE2_LENGTH                  0x1
26446:         #define _CANSTAT_RO1_EICODE3_ICODE2_MASK                    0x8
26447:         #define _CANSTAT_RO1_EICODE4_POSN                           0x4
26448:         #define _CANSTAT_RO1_EICODE4_POSITION                       0x4
26449:         #define _CANSTAT_RO1_EICODE4_SIZE                           0x1
26450:         #define _CANSTAT_RO1_EICODE4_LENGTH                         0x1
26451:         #define _CANSTAT_RO1_EICODE4_MASK                           0x10
26452:         #define _CANSTAT_RO1_OPMODE_POSN                            0x5
26453:         #define _CANSTAT_RO1_OPMODE_POSITION                        0x5
26454:         #define _CANSTAT_RO1_OPMODE_SIZE                            0x3
26455:         #define _CANSTAT_RO1_OPMODE_LENGTH                          0x3
26456:         #define _CANSTAT_RO1_OPMODE_MASK                            0xE0
26457:         #define _CANSTAT_RO1_EICODE1_POSN                           0x1
26458:         #define _CANSTAT_RO1_EICODE1_POSITION                       0x1
26459:         #define _CANSTAT_RO1_EICODE1_SIZE                           0x1
26460:         #define _CANSTAT_RO1_EICODE1_LENGTH                         0x1
26461:         #define _CANSTAT_RO1_EICODE1_MASK                           0x2
26462:         #define _CANSTAT_RO1_EICODE2_POSN                           0x2
26463:         #define _CANSTAT_RO1_EICODE2_POSITION                       0x2
26464:         #define _CANSTAT_RO1_EICODE2_SIZE                           0x1
26465:         #define _CANSTAT_RO1_EICODE2_LENGTH                         0x1
26466:         #define _CANSTAT_RO1_EICODE2_MASK                           0x4
26467:         #define _CANSTAT_RO1_EICODE3_POSN                           0x3
26468:         #define _CANSTAT_RO1_EICODE3_POSITION                       0x3
26469:         #define _CANSTAT_RO1_EICODE3_SIZE                           0x1
26470:         #define _CANSTAT_RO1_EICODE3_LENGTH                         0x1
26471:         #define _CANSTAT_RO1_EICODE3_MASK                           0x8
26472:         #define _CANSTAT_RO1_OPMODE0_POSN                           0x5
26473:         #define _CANSTAT_RO1_OPMODE0_POSITION                       0x5
26474:         #define _CANSTAT_RO1_OPMODE0_SIZE                           0x1
26475:         #define _CANSTAT_RO1_OPMODE0_LENGTH                         0x1
26476:         #define _CANSTAT_RO1_OPMODE0_MASK                           0x20
26477:         #define _CANSTAT_RO1_OPMODE1_POSN                           0x6
26478:         #define _CANSTAT_RO1_OPMODE1_POSITION                       0x6
26479:         #define _CANSTAT_RO1_OPMODE1_SIZE                           0x1
26480:         #define _CANSTAT_RO1_OPMODE1_LENGTH                         0x1
26481:         #define _CANSTAT_RO1_OPMODE1_MASK                           0x40
26482:         #define _CANSTAT_RO1_OPMODE2_POSN                           0x7
26483:         #define _CANSTAT_RO1_OPMODE2_POSITION                       0x7
26484:         #define _CANSTAT_RO1_OPMODE2_SIZE                           0x1
26485:         #define _CANSTAT_RO1_OPMODE2_LENGTH                         0x1
26486:         #define _CANSTAT_RO1_OPMODE2_MASK                           0x80
26487:         #define _CANSTAT_RO1_ICODE0_POSN                            0x1
26488:         #define _CANSTAT_RO1_ICODE0_POSITION                        0x1
26489:         #define _CANSTAT_RO1_ICODE0_SIZE                            0x1
26490:         #define _CANSTAT_RO1_ICODE0_LENGTH                          0x1
26491:         #define _CANSTAT_RO1_ICODE0_MASK                            0x2
26492:         #define _CANSTAT_RO1_ICODE1_POSN                            0x2
26493:         #define _CANSTAT_RO1_ICODE1_POSITION                        0x2
26494:         #define _CANSTAT_RO1_ICODE1_SIZE                            0x1
26495:         #define _CANSTAT_RO1_ICODE1_LENGTH                          0x1
26496:         #define _CANSTAT_RO1_ICODE1_MASK                            0x4
26497:         #define _CANSTAT_RO1_ICODE2_POSN                            0x3
26498:         #define _CANSTAT_RO1_ICODE2_POSITION                        0x3
26499:         #define _CANSTAT_RO1_ICODE2_SIZE                            0x1
26500:         #define _CANSTAT_RO1_ICODE2_LENGTH                          0x1
26501:         #define _CANSTAT_RO1_ICODE2_MASK                            0x8
26502:         
26503:         // Register: CANCON_RO1
26504:         extern volatile unsigned char           CANCON_RO1          @ 0xF2F;
26505:         #ifndef _LIB_BUILD
26506:         asm("CANCON_RO1 equ 0F2Fh");
26507:         #endif
26508:         // bitfield definitions
26509:         typedef union {
26510:             struct {
26511:                 unsigned FP0                    :1;
26512:                 unsigned WIN0_FP1               :1;
26513:                 unsigned WIN1_FP2               :1;
26514:                 unsigned WIN2_FP3               :1;
26515:                 unsigned ABAT                   :1;
26516:                 unsigned REQOP                  :3;
26517:             };
26518:             struct {
26519:                 unsigned                        :1;
26520:                 unsigned WIN0                   :1;
26521:                 unsigned WIN1                   :1;
26522:                 unsigned WIN2                   :1;
26523:             };
26524:             struct {
26525:                 unsigned                        :1;
26526:                 unsigned FP1                    :1;
26527:                 unsigned FP2                    :1;
26528:                 unsigned FP3                    :1;
26529:             };
26530:         } CANCON_RO1bits_t;
26531:         extern volatile CANCON_RO1bits_t CANCON_RO1bits @ 0xF2F;
26532:         // bitfield macros
26533:         #define _CANCON_RO1_FP0_POSN                                0x0
26534:         #define _CANCON_RO1_FP0_POSITION                            0x0
26535:         #define _CANCON_RO1_FP0_SIZE                                0x1
26536:         #define _CANCON_RO1_FP0_LENGTH                              0x1
26537:         #define _CANCON_RO1_FP0_MASK                                0x1
26538:         #define _CANCON_RO1_WIN0_FP1_POSN                           0x1
26539:         #define _CANCON_RO1_WIN0_FP1_POSITION                       0x1
26540:         #define _CANCON_RO1_WIN0_FP1_SIZE                           0x1
26541:         #define _CANCON_RO1_WIN0_FP1_LENGTH                         0x1
26542:         #define _CANCON_RO1_WIN0_FP1_MASK                           0x2
26543:         #define _CANCON_RO1_WIN1_FP2_POSN                           0x2
26544:         #define _CANCON_RO1_WIN1_FP2_POSITION                       0x2
26545:         #define _CANCON_RO1_WIN1_FP2_SIZE                           0x1
26546:         #define _CANCON_RO1_WIN1_FP2_LENGTH                         0x1
26547:         #define _CANCON_RO1_WIN1_FP2_MASK                           0x4
26548:         #define _CANCON_RO1_WIN2_FP3_POSN                           0x3
26549:         #define _CANCON_RO1_WIN2_FP3_POSITION                       0x3
26550:         #define _CANCON_RO1_WIN2_FP3_SIZE                           0x1
26551:         #define _CANCON_RO1_WIN2_FP3_LENGTH                         0x1
26552:         #define _CANCON_RO1_WIN2_FP3_MASK                           0x8
26553:         #define _CANCON_RO1_ABAT_POSN                               0x4
26554:         #define _CANCON_RO1_ABAT_POSITION                           0x4
26555:         #define _CANCON_RO1_ABAT_SIZE                               0x1
26556:         #define _CANCON_RO1_ABAT_LENGTH                             0x1
26557:         #define _CANCON_RO1_ABAT_MASK                               0x10
26558:         #define _CANCON_RO1_REQOP_POSN                              0x5
26559:         #define _CANCON_RO1_REQOP_POSITION                          0x5
26560:         #define _CANCON_RO1_REQOP_SIZE                              0x3
26561:         #define _CANCON_RO1_REQOP_LENGTH                            0x3
26562:         #define _CANCON_RO1_REQOP_MASK                              0xE0
26563:         #define _CANCON_RO1_WIN0_POSN                               0x1
26564:         #define _CANCON_RO1_WIN0_POSITION                           0x1
26565:         #define _CANCON_RO1_WIN0_SIZE                               0x1
26566:         #define _CANCON_RO1_WIN0_LENGTH                             0x1
26567:         #define _CANCON_RO1_WIN0_MASK                               0x2
26568:         #define _CANCON_RO1_WIN1_POSN                               0x2
26569:         #define _CANCON_RO1_WIN1_POSITION                           0x2
26570:         #define _CANCON_RO1_WIN1_SIZE                               0x1
26571:         #define _CANCON_RO1_WIN1_LENGTH                             0x1
26572:         #define _CANCON_RO1_WIN1_MASK                               0x4
26573:         #define _CANCON_RO1_WIN2_POSN                               0x3
26574:         #define _CANCON_RO1_WIN2_POSITION                           0x3
26575:         #define _CANCON_RO1_WIN2_SIZE                               0x1
26576:         #define _CANCON_RO1_WIN2_LENGTH                             0x1
26577:         #define _CANCON_RO1_WIN2_MASK                               0x8
26578:         #define _CANCON_RO1_FP1_POSN                                0x1
26579:         #define _CANCON_RO1_FP1_POSITION                            0x1
26580:         #define _CANCON_RO1_FP1_SIZE                                0x1
26581:         #define _CANCON_RO1_FP1_LENGTH                              0x1
26582:         #define _CANCON_RO1_FP1_MASK                                0x2
26583:         #define _CANCON_RO1_FP2_POSN                                0x2
26584:         #define _CANCON_RO1_FP2_POSITION                            0x2
26585:         #define _CANCON_RO1_FP2_SIZE                                0x1
26586:         #define _CANCON_RO1_FP2_LENGTH                              0x1
26587:         #define _CANCON_RO1_FP2_MASK                                0x4
26588:         #define _CANCON_RO1_FP3_POSN                                0x3
26589:         #define _CANCON_RO1_FP3_POSITION                            0x3
26590:         #define _CANCON_RO1_FP3_SIZE                                0x1
26591:         #define _CANCON_RO1_FP3_LENGTH                              0x1
26592:         #define _CANCON_RO1_FP3_MASK                                0x8
26593:         
26594:         // Register: RXB1CON
26595:         extern volatile unsigned char           RXB1CON             @ 0xF30;
26596:         #ifndef _LIB_BUILD
26597:         asm("RXB1CON equ 0F30h");
26598:         #endif
26599:         // bitfield definitions
26600:         typedef union {
26601:             struct {
26602:                 unsigned FILHIT0                :1;
26603:                 unsigned FILHIT1                :1;
26604:                 unsigned FILHIT2                :1;
26605:                 unsigned RXRTRRO_FILHIT3        :1;
26606:                 unsigned FILHIT4                :1;
26607:                 unsigned RXM0_RTRRO             :1;
26608:                 unsigned RXM1                   :1;
26609:                 unsigned RXFUL                  :1;
26610:             };
26611:             struct {
26612:                 unsigned                        :3;
26613:                 unsigned RXRTRRO                :1;
26614:                 unsigned                        :1;
26615:                 unsigned RXM0                   :1;
26616:             };
26617:             struct {
26618:                 unsigned                        :3;
26619:                 unsigned FILHIT3                :1;
26620:                 unsigned                        :1;
26621:                 unsigned RTRRO                  :1;
26622:             };
26623:             struct {
26624:                 unsigned RXB1FILHIT0            :1;
26625:             };
26626:             struct {
26627:                 unsigned                        :1;
26628:                 unsigned RXB1FILHIT1            :1;
26629:             };
26630:             struct {
26631:                 unsigned                        :2;
26632:                 unsigned RXB1FILHIT2            :1;
26633:             };
26634:             struct {
26635:                 unsigned                        :3;
26636:                 unsigned RXB1FILHIT3            :1;
26637:             };
26638:             struct {
26639:                 unsigned                        :4;
26640:                 unsigned RXB1FILHIT4            :1;
26641:             };
26642:             struct {
26643:                 unsigned                        :7;
26644:                 unsigned RXB1FUL                :1;
26645:             };
26646:             struct {
26647:                 unsigned                        :5;
26648:                 unsigned RXB1M0                 :1;
26649:             };
26650:             struct {
26651:                 unsigned                        :6;
26652:                 unsigned RXB1M1                 :1;
26653:             };
26654:             struct {
26655:                 unsigned                        :3;
26656:                 unsigned RXB1RTRR0              :1;
26657:             };
26658:             struct {
26659:                 unsigned                        :5;
26660:                 unsigned RXB1RTRRO              :1;
26661:             };
26662:         } RXB1CONbits_t;
26663:         extern volatile RXB1CONbits_t RXB1CONbits @ 0xF30;
26664:         // bitfield macros
26665:         #define _RXB1CON_FILHIT0_POSN                               0x0
26666:         #define _RXB1CON_FILHIT0_POSITION                           0x0
26667:         #define _RXB1CON_FILHIT0_SIZE                               0x1
26668:         #define _RXB1CON_FILHIT0_LENGTH                             0x1
26669:         #define _RXB1CON_FILHIT0_MASK                               0x1
26670:         #define _RXB1CON_FILHIT1_POSN                               0x1
26671:         #define _RXB1CON_FILHIT1_POSITION                           0x1
26672:         #define _RXB1CON_FILHIT1_SIZE                               0x1
26673:         #define _RXB1CON_FILHIT1_LENGTH                             0x1
26674:         #define _RXB1CON_FILHIT1_MASK                               0x2
26675:         #define _RXB1CON_FILHIT2_POSN                               0x2
26676:         #define _RXB1CON_FILHIT2_POSITION                           0x2
26677:         #define _RXB1CON_FILHIT2_SIZE                               0x1
26678:         #define _RXB1CON_FILHIT2_LENGTH                             0x1
26679:         #define _RXB1CON_FILHIT2_MASK                               0x4
26680:         #define _RXB1CON_RXRTRRO_FILHIT3_POSN                       0x3
26681:         #define _RXB1CON_RXRTRRO_FILHIT3_POSITION                   0x3
26682:         #define _RXB1CON_RXRTRRO_FILHIT3_SIZE                       0x1
26683:         #define _RXB1CON_RXRTRRO_FILHIT3_LENGTH                     0x1
26684:         #define _RXB1CON_RXRTRRO_FILHIT3_MASK                       0x8
26685:         #define _RXB1CON_FILHIT4_POSN                               0x4
26686:         #define _RXB1CON_FILHIT4_POSITION                           0x4
26687:         #define _RXB1CON_FILHIT4_SIZE                               0x1
26688:         #define _RXB1CON_FILHIT4_LENGTH                             0x1
26689:         #define _RXB1CON_FILHIT4_MASK                               0x10
26690:         #define _RXB1CON_RXM0_RTRRO_POSN                            0x5
26691:         #define _RXB1CON_RXM0_RTRRO_POSITION                        0x5
26692:         #define _RXB1CON_RXM0_RTRRO_SIZE                            0x1
26693:         #define _RXB1CON_RXM0_RTRRO_LENGTH                          0x1
26694:         #define _RXB1CON_RXM0_RTRRO_MASK                            0x20
26695:         #define _RXB1CON_RXM1_POSN                                  0x6
26696:         #define _RXB1CON_RXM1_POSITION                              0x6
26697:         #define _RXB1CON_RXM1_SIZE                                  0x1
26698:         #define _RXB1CON_RXM1_LENGTH                                0x1
26699:         #define _RXB1CON_RXM1_MASK                                  0x40
26700:         #define _RXB1CON_RXFUL_POSN                                 0x7
26701:         #define _RXB1CON_RXFUL_POSITION                             0x7
26702:         #define _RXB1CON_RXFUL_SIZE                                 0x1
26703:         #define _RXB1CON_RXFUL_LENGTH                               0x1
26704:         #define _RXB1CON_RXFUL_MASK                                 0x80
26705:         #define _RXB1CON_RXRTRRO_POSN                               0x3
26706:         #define _RXB1CON_RXRTRRO_POSITION                           0x3
26707:         #define _RXB1CON_RXRTRRO_SIZE                               0x1
26708:         #define _RXB1CON_RXRTRRO_LENGTH                             0x1
26709:         #define _RXB1CON_RXRTRRO_MASK                               0x8
26710:         #define _RXB1CON_RXM0_POSN                                  0x5
26711:         #define _RXB1CON_RXM0_POSITION                              0x5
26712:         #define _RXB1CON_RXM0_SIZE                                  0x1
26713:         #define _RXB1CON_RXM0_LENGTH                                0x1
26714:         #define _RXB1CON_RXM0_MASK                                  0x20
26715:         #define _RXB1CON_FILHIT3_POSN                               0x3
26716:         #define _RXB1CON_FILHIT3_POSITION                           0x3
26717:         #define _RXB1CON_FILHIT3_SIZE                               0x1
26718:         #define _RXB1CON_FILHIT3_LENGTH                             0x1
26719:         #define _RXB1CON_FILHIT3_MASK                               0x8
26720:         #define _RXB1CON_RTRRO_POSN                                 0x5
26721:         #define _RXB1CON_RTRRO_POSITION                             0x5
26722:         #define _RXB1CON_RTRRO_SIZE                                 0x1
26723:         #define _RXB1CON_RTRRO_LENGTH                               0x1
26724:         #define _RXB1CON_RTRRO_MASK                                 0x20
26725:         #define _RXB1CON_RXB1FILHIT0_POSN                           0x0
26726:         #define _RXB1CON_RXB1FILHIT0_POSITION                       0x0
26727:         #define _RXB1CON_RXB1FILHIT0_SIZE                           0x1
26728:         #define _RXB1CON_RXB1FILHIT0_LENGTH                         0x1
26729:         #define _RXB1CON_RXB1FILHIT0_MASK                           0x1
26730:         #define _RXB1CON_RXB1FILHIT1_POSN                           0x1
26731:         #define _RXB1CON_RXB1FILHIT1_POSITION                       0x1
26732:         #define _RXB1CON_RXB1FILHIT1_SIZE                           0x1
26733:         #define _RXB1CON_RXB1FILHIT1_LENGTH                         0x1
26734:         #define _RXB1CON_RXB1FILHIT1_MASK                           0x2
26735:         #define _RXB1CON_RXB1FILHIT2_POSN                           0x2
26736:         #define _RXB1CON_RXB1FILHIT2_POSITION                       0x2
26737:         #define _RXB1CON_RXB1FILHIT2_SIZE                           0x1
26738:         #define _RXB1CON_RXB1FILHIT2_LENGTH                         0x1
26739:         #define _RXB1CON_RXB1FILHIT2_MASK                           0x4
26740:         #define _RXB1CON_RXB1FILHIT3_POSN                           0x3
26741:         #define _RXB1CON_RXB1FILHIT3_POSITION                       0x3
26742:         #define _RXB1CON_RXB1FILHIT3_SIZE                           0x1
26743:         #define _RXB1CON_RXB1FILHIT3_LENGTH                         0x1
26744:         #define _RXB1CON_RXB1FILHIT3_MASK                           0x8
26745:         #define _RXB1CON_RXB1FILHIT4_POSN                           0x4
26746:         #define _RXB1CON_RXB1FILHIT4_POSITION                       0x4
26747:         #define _RXB1CON_RXB1FILHIT4_SIZE                           0x1
26748:         #define _RXB1CON_RXB1FILHIT4_LENGTH                         0x1
26749:         #define _RXB1CON_RXB1FILHIT4_MASK                           0x10
26750:         #define _RXB1CON_RXB1FUL_POSN                               0x7
26751:         #define _RXB1CON_RXB1FUL_POSITION                           0x7
26752:         #define _RXB1CON_RXB1FUL_SIZE                               0x1
26753:         #define _RXB1CON_RXB1FUL_LENGTH                             0x1
26754:         #define _RXB1CON_RXB1FUL_MASK                               0x80
26755:         #define _RXB1CON_RXB1M0_POSN                                0x5
26756:         #define _RXB1CON_RXB1M0_POSITION                            0x5
26757:         #define _RXB1CON_RXB1M0_SIZE                                0x1
26758:         #define _RXB1CON_RXB1M0_LENGTH                              0x1
26759:         #define _RXB1CON_RXB1M0_MASK                                0x20
26760:         #define _RXB1CON_RXB1M1_POSN                                0x6
26761:         #define _RXB1CON_RXB1M1_POSITION                            0x6
26762:         #define _RXB1CON_RXB1M1_SIZE                                0x1
26763:         #define _RXB1CON_RXB1M1_LENGTH                              0x1
26764:         #define _RXB1CON_RXB1M1_MASK                                0x40
26765:         #define _RXB1CON_RXB1RTRR0_POSN                             0x3
26766:         #define _RXB1CON_RXB1RTRR0_POSITION                         0x3
26767:         #define _RXB1CON_RXB1RTRR0_SIZE                             0x1
26768:         #define _RXB1CON_RXB1RTRR0_LENGTH                           0x1
26769:         #define _RXB1CON_RXB1RTRR0_MASK                             0x8
26770:         #define _RXB1CON_RXB1RTRRO_POSN                             0x5
26771:         #define _RXB1CON_RXB1RTRRO_POSITION                         0x5
26772:         #define _RXB1CON_RXB1RTRRO_SIZE                             0x1
26773:         #define _RXB1CON_RXB1RTRRO_LENGTH                           0x1
26774:         #define _RXB1CON_RXB1RTRRO_MASK                             0x20
26775:         
26776:         // Register: RXB1SIDH
26777:         extern volatile unsigned char           RXB1SIDH            @ 0xF31;
26778:         #ifndef _LIB_BUILD
26779:         asm("RXB1SIDH equ 0F31h");
26780:         #endif
26781:         // bitfield definitions
26782:         typedef union {
26783:             struct {
26784:                 unsigned SID                    :8;
26785:             };
26786:             struct {
26787:                 unsigned SID3                   :1;
26788:                 unsigned SID4                   :1;
26789:                 unsigned SID5                   :1;
26790:                 unsigned SID6                   :1;
26791:                 unsigned SID7                   :1;
26792:                 unsigned SID8                   :1;
26793:                 unsigned SID9                   :1;
26794:                 unsigned SID10                  :1;
26795:             };
26796:             struct {
26797:                 unsigned                        :7;
26798:                 unsigned RXB1SID10              :1;
26799:             };
26800:             struct {
26801:                 unsigned RXB1SID3               :1;
26802:             };
26803:             struct {
26804:                 unsigned                        :1;
26805:                 unsigned RXB1SID4               :1;
26806:             };
26807:             struct {
26808:                 unsigned                        :2;
26809:                 unsigned RXB1SID5               :1;
26810:             };
26811:             struct {
26812:                 unsigned                        :3;
26813:                 unsigned RXB1SID6               :1;
26814:             };
26815:             struct {
26816:                 unsigned                        :4;
26817:                 unsigned RXB1SID7               :1;
26818:             };
26819:             struct {
26820:                 unsigned                        :5;
26821:                 unsigned RXB1SID8               :1;
26822:             };
26823:             struct {
26824:                 unsigned                        :6;
26825:                 unsigned RXB1SID9               :1;
26826:             };
26827:         } RXB1SIDHbits_t;
26828:         extern volatile RXB1SIDHbits_t RXB1SIDHbits @ 0xF31;
26829:         // bitfield macros
26830:         #define _RXB1SIDH_SID_POSN                                  0x0
26831:         #define _RXB1SIDH_SID_POSITION                              0x0
26832:         #define _RXB1SIDH_SID_SIZE                                  0x8
26833:         #define _RXB1SIDH_SID_LENGTH                                0x8
26834:         #define _RXB1SIDH_SID_MASK                                  0xFF
26835:         #define _RXB1SIDH_SID3_POSN                                 0x0
26836:         #define _RXB1SIDH_SID3_POSITION                             0x0
26837:         #define _RXB1SIDH_SID3_SIZE                                 0x1
26838:         #define _RXB1SIDH_SID3_LENGTH                               0x1
26839:         #define _RXB1SIDH_SID3_MASK                                 0x1
26840:         #define _RXB1SIDH_SID4_POSN                                 0x1
26841:         #define _RXB1SIDH_SID4_POSITION                             0x1
26842:         #define _RXB1SIDH_SID4_SIZE                                 0x1
26843:         #define _RXB1SIDH_SID4_LENGTH                               0x1
26844:         #define _RXB1SIDH_SID4_MASK                                 0x2
26845:         #define _RXB1SIDH_SID5_POSN                                 0x2
26846:         #define _RXB1SIDH_SID5_POSITION                             0x2
26847:         #define _RXB1SIDH_SID5_SIZE                                 0x1
26848:         #define _RXB1SIDH_SID5_LENGTH                               0x1
26849:         #define _RXB1SIDH_SID5_MASK                                 0x4
26850:         #define _RXB1SIDH_SID6_POSN                                 0x3
26851:         #define _RXB1SIDH_SID6_POSITION                             0x3
26852:         #define _RXB1SIDH_SID6_SIZE                                 0x1
26853:         #define _RXB1SIDH_SID6_LENGTH                               0x1
26854:         #define _RXB1SIDH_SID6_MASK                                 0x8
26855:         #define _RXB1SIDH_SID7_POSN                                 0x4
26856:         #define _RXB1SIDH_SID7_POSITION                             0x4
26857:         #define _RXB1SIDH_SID7_SIZE                                 0x1
26858:         #define _RXB1SIDH_SID7_LENGTH                               0x1
26859:         #define _RXB1SIDH_SID7_MASK                                 0x10
26860:         #define _RXB1SIDH_SID8_POSN                                 0x5
26861:         #define _RXB1SIDH_SID8_POSITION                             0x5
26862:         #define _RXB1SIDH_SID8_SIZE                                 0x1
26863:         #define _RXB1SIDH_SID8_LENGTH                               0x1
26864:         #define _RXB1SIDH_SID8_MASK                                 0x20
26865:         #define _RXB1SIDH_SID9_POSN                                 0x6
26866:         #define _RXB1SIDH_SID9_POSITION                             0x6
26867:         #define _RXB1SIDH_SID9_SIZE                                 0x1
26868:         #define _RXB1SIDH_SID9_LENGTH                               0x1
26869:         #define _RXB1SIDH_SID9_MASK                                 0x40
26870:         #define _RXB1SIDH_SID10_POSN                                0x7
26871:         #define _RXB1SIDH_SID10_POSITION                            0x7
26872:         #define _RXB1SIDH_SID10_SIZE                                0x1
26873:         #define _RXB1SIDH_SID10_LENGTH                              0x1
26874:         #define _RXB1SIDH_SID10_MASK                                0x80
26875:         #define _RXB1SIDH_RXB1SID10_POSN                            0x7
26876:         #define _RXB1SIDH_RXB1SID10_POSITION                        0x7
26877:         #define _RXB1SIDH_RXB1SID10_SIZE                            0x1
26878:         #define _RXB1SIDH_RXB1SID10_LENGTH                          0x1
26879:         #define _RXB1SIDH_RXB1SID10_MASK                            0x80
26880:         #define _RXB1SIDH_RXB1SID3_POSN                             0x0
26881:         #define _RXB1SIDH_RXB1SID3_POSITION                         0x0
26882:         #define _RXB1SIDH_RXB1SID3_SIZE                             0x1
26883:         #define _RXB1SIDH_RXB1SID3_LENGTH                           0x1
26884:         #define _RXB1SIDH_RXB1SID3_MASK                             0x1
26885:         #define _RXB1SIDH_RXB1SID4_POSN                             0x1
26886:         #define _RXB1SIDH_RXB1SID4_POSITION                         0x1
26887:         #define _RXB1SIDH_RXB1SID4_SIZE                             0x1
26888:         #define _RXB1SIDH_RXB1SID4_LENGTH                           0x1
26889:         #define _RXB1SIDH_RXB1SID4_MASK                             0x2
26890:         #define _RXB1SIDH_RXB1SID5_POSN                             0x2
26891:         #define _RXB1SIDH_RXB1SID5_POSITION                         0x2
26892:         #define _RXB1SIDH_RXB1SID5_SIZE                             0x1
26893:         #define _RXB1SIDH_RXB1SID5_LENGTH                           0x1
26894:         #define _RXB1SIDH_RXB1SID5_MASK                             0x4
26895:         #define _RXB1SIDH_RXB1SID6_POSN                             0x3
26896:         #define _RXB1SIDH_RXB1SID6_POSITION                         0x3
26897:         #define _RXB1SIDH_RXB1SID6_SIZE                             0x1
26898:         #define _RXB1SIDH_RXB1SID6_LENGTH                           0x1
26899:         #define _RXB1SIDH_RXB1SID6_MASK                             0x8
26900:         #define _RXB1SIDH_RXB1SID7_POSN                             0x4
26901:         #define _RXB1SIDH_RXB1SID7_POSITION                         0x4
26902:         #define _RXB1SIDH_RXB1SID7_SIZE                             0x1
26903:         #define _RXB1SIDH_RXB1SID7_LENGTH                           0x1
26904:         #define _RXB1SIDH_RXB1SID7_MASK                             0x10
26905:         #define _RXB1SIDH_RXB1SID8_POSN                             0x5
26906:         #define _RXB1SIDH_RXB1SID8_POSITION                         0x5
26907:         #define _RXB1SIDH_RXB1SID8_SIZE                             0x1
26908:         #define _RXB1SIDH_RXB1SID8_LENGTH                           0x1
26909:         #define _RXB1SIDH_RXB1SID8_MASK                             0x20
26910:         #define _RXB1SIDH_RXB1SID9_POSN                             0x6
26911:         #define _RXB1SIDH_RXB1SID9_POSITION                         0x6
26912:         #define _RXB1SIDH_RXB1SID9_SIZE                             0x1
26913:         #define _RXB1SIDH_RXB1SID9_LENGTH                           0x1
26914:         #define _RXB1SIDH_RXB1SID9_MASK                             0x40
26915:         
26916:         // Register: RXB1SIDL
26917:         extern volatile unsigned char           RXB1SIDL            @ 0xF32;
26918:         #ifndef _LIB_BUILD
26919:         asm("RXB1SIDL equ 0F32h");
26920:         #endif
26921:         // bitfield definitions
26922:         typedef union {
26923:             struct {
26924:                 unsigned EID                    :2;
26925:                 unsigned                        :1;
26926:                 unsigned EXID                   :1;
26927:                 unsigned SRR                    :1;
26928:                 unsigned SID                    :3;
26929:             };
26930:             struct {
26931:                 unsigned EDI16                  :1;
26932:                 unsigned EDI17                  :1;
26933:                 unsigned                        :3;
26934:                 unsigned SID0                   :1;
26935:                 unsigned SID1                   :1;
26936:                 unsigned SID2                   :1;
26937:             };
26938:             struct {
26939:                 unsigned RXB1EID16              :1;
26940:             };
26941:             struct {
26942:                 unsigned                        :1;
26943:                 unsigned RXB1EID17              :1;
26944:             };
26945:             struct {
26946:                 unsigned                        :3;
26947:                 unsigned RXB1EXID               :1;
26948:             };
26949:             struct {
26950:                 unsigned                        :5;
26951:                 unsigned RXB1SID0               :1;
26952:             };
26953:             struct {
26954:                 unsigned                        :6;
26955:                 unsigned RXB1SID1               :1;
26956:             };
26957:             struct {
26958:                 unsigned                        :7;
26959:                 unsigned RXB1SID2               :1;
26960:             };
26961:             struct {
26962:                 unsigned                        :4;
26963:                 unsigned RXB1SRR                :1;
26964:             };
26965:         } RXB1SIDLbits_t;
26966:         extern volatile RXB1SIDLbits_t RXB1SIDLbits @ 0xF32;
26967:         // bitfield macros
26968:         #define _RXB1SIDL_EID_POSN                                  0x0
26969:         #define _RXB1SIDL_EID_POSITION                              0x0
26970:         #define _RXB1SIDL_EID_SIZE                                  0x2
26971:         #define _RXB1SIDL_EID_LENGTH                                0x2
26972:         #define _RXB1SIDL_EID_MASK                                  0x3
26973:         #define _RXB1SIDL_EXID_POSN                                 0x3
26974:         #define _RXB1SIDL_EXID_POSITION                             0x3
26975:         #define _RXB1SIDL_EXID_SIZE                                 0x1
26976:         #define _RXB1SIDL_EXID_LENGTH                               0x1
26977:         #define _RXB1SIDL_EXID_MASK                                 0x8
26978:         #define _RXB1SIDL_SRR_POSN                                  0x4
26979:         #define _RXB1SIDL_SRR_POSITION                              0x4
26980:         #define _RXB1SIDL_SRR_SIZE                                  0x1
26981:         #define _RXB1SIDL_SRR_LENGTH                                0x1
26982:         #define _RXB1SIDL_SRR_MASK                                  0x10
26983:         #define _RXB1SIDL_SID_POSN                                  0x5
26984:         #define _RXB1SIDL_SID_POSITION                              0x5
26985:         #define _RXB1SIDL_SID_SIZE                                  0x3
26986:         #define _RXB1SIDL_SID_LENGTH                                0x3
26987:         #define _RXB1SIDL_SID_MASK                                  0xE0
26988:         #define _RXB1SIDL_EDI16_POSN                                0x0
26989:         #define _RXB1SIDL_EDI16_POSITION                            0x0
26990:         #define _RXB1SIDL_EDI16_SIZE                                0x1
26991:         #define _RXB1SIDL_EDI16_LENGTH                              0x1
26992:         #define _RXB1SIDL_EDI16_MASK                                0x1
26993:         #define _RXB1SIDL_EDI17_POSN                                0x1
26994:         #define _RXB1SIDL_EDI17_POSITION                            0x1
26995:         #define _RXB1SIDL_EDI17_SIZE                                0x1
26996:         #define _RXB1SIDL_EDI17_LENGTH                              0x1
26997:         #define _RXB1SIDL_EDI17_MASK                                0x2
26998:         #define _RXB1SIDL_SID0_POSN                                 0x5
26999:         #define _RXB1SIDL_SID0_POSITION                             0x5
27000:         #define _RXB1SIDL_SID0_SIZE                                 0x1
27001:         #define _RXB1SIDL_SID0_LENGTH                               0x1
27002:         #define _RXB1SIDL_SID0_MASK                                 0x20
27003:         #define _RXB1SIDL_SID1_POSN                                 0x6
27004:         #define _RXB1SIDL_SID1_POSITION                             0x6
27005:         #define _RXB1SIDL_SID1_SIZE                                 0x1
27006:         #define _RXB1SIDL_SID1_LENGTH                               0x1
27007:         #define _RXB1SIDL_SID1_MASK                                 0x40
27008:         #define _RXB1SIDL_SID2_POSN                                 0x7
27009:         #define _RXB1SIDL_SID2_POSITION                             0x7
27010:         #define _RXB1SIDL_SID2_SIZE                                 0x1
27011:         #define _RXB1SIDL_SID2_LENGTH                               0x1
27012:         #define _RXB1SIDL_SID2_MASK                                 0x80
27013:         #define _RXB1SIDL_RXB1EID16_POSN                            0x0
27014:         #define _RXB1SIDL_RXB1EID16_POSITION                        0x0
27015:         #define _RXB1SIDL_RXB1EID16_SIZE                            0x1
27016:         #define _RXB1SIDL_RXB1EID16_LENGTH                          0x1
27017:         #define _RXB1SIDL_RXB1EID16_MASK                            0x1
27018:         #define _RXB1SIDL_RXB1EID17_POSN                            0x1
27019:         #define _RXB1SIDL_RXB1EID17_POSITION                        0x1
27020:         #define _RXB1SIDL_RXB1EID17_SIZE                            0x1
27021:         #define _RXB1SIDL_RXB1EID17_LENGTH                          0x1
27022:         #define _RXB1SIDL_RXB1EID17_MASK                            0x2
27023:         #define _RXB1SIDL_RXB1EXID_POSN                             0x3
27024:         #define _RXB1SIDL_RXB1EXID_POSITION                         0x3
27025:         #define _RXB1SIDL_RXB1EXID_SIZE                             0x1
27026:         #define _RXB1SIDL_RXB1EXID_LENGTH                           0x1
27027:         #define _RXB1SIDL_RXB1EXID_MASK                             0x8
27028:         #define _RXB1SIDL_RXB1SID0_POSN                             0x5
27029:         #define _RXB1SIDL_RXB1SID0_POSITION                         0x5
27030:         #define _RXB1SIDL_RXB1SID0_SIZE                             0x1
27031:         #define _RXB1SIDL_RXB1SID0_LENGTH                           0x1
27032:         #define _RXB1SIDL_RXB1SID0_MASK                             0x20
27033:         #define _RXB1SIDL_RXB1SID1_POSN                             0x6
27034:         #define _RXB1SIDL_RXB1SID1_POSITION                         0x6
27035:         #define _RXB1SIDL_RXB1SID1_SIZE                             0x1
27036:         #define _RXB1SIDL_RXB1SID1_LENGTH                           0x1
27037:         #define _RXB1SIDL_RXB1SID1_MASK                             0x40
27038:         #define _RXB1SIDL_RXB1SID2_POSN                             0x7
27039:         #define _RXB1SIDL_RXB1SID2_POSITION                         0x7
27040:         #define _RXB1SIDL_RXB1SID2_SIZE                             0x1
27041:         #define _RXB1SIDL_RXB1SID2_LENGTH                           0x1
27042:         #define _RXB1SIDL_RXB1SID2_MASK                             0x80
27043:         #define _RXB1SIDL_RXB1SRR_POSN                              0x4
27044:         #define _RXB1SIDL_RXB1SRR_POSITION                          0x4
27045:         #define _RXB1SIDL_RXB1SRR_SIZE                              0x1
27046:         #define _RXB1SIDL_RXB1SRR_LENGTH                            0x1
27047:         #define _RXB1SIDL_RXB1SRR_MASK                              0x10
27048:         
27049:         // Register: RXB1EIDH
27050:         extern volatile unsigned char           RXB1EIDH            @ 0xF33;
27051:         #ifndef _LIB_BUILD
27052:         asm("RXB1EIDH equ 0F33h");
27053:         #endif
27054:         // bitfield definitions
27055:         typedef union {
27056:             struct {
27057:                 unsigned EID                    :8;
27058:             };
27059:             struct {
27060:                 unsigned EID8                   :1;
27061:                 unsigned EID9                   :1;
27062:                 unsigned EID10                  :1;
27063:                 unsigned EID11                  :1;
27064:                 unsigned EID12                  :1;
27065:                 unsigned EID13                  :1;
27066:                 unsigned EID14                  :1;
27067:                 unsigned EID15                  :1;
27068:             };
27069:             struct {
27070:                 unsigned                        :2;
27071:                 unsigned RXB1EID10              :1;
27072:             };
27073:             struct {
27074:                 unsigned                        :3;
27075:                 unsigned RXB1EID11              :1;
27076:             };
27077:             struct {
27078:                 unsigned                        :4;
27079:                 unsigned RXB1EID12              :1;
27080:             };
27081:             struct {
27082:                 unsigned                        :5;
27083:                 unsigned RXB1EID13              :1;
27084:             };
27085:             struct {
27086:                 unsigned                        :6;
27087:                 unsigned RXB1EID14              :1;
27088:             };
27089:             struct {
27090:                 unsigned                        :7;
27091:                 unsigned RXB1EID15              :1;
27092:             };
27093:             struct {
27094:                 unsigned RXB1EID8               :1;
27095:             };
27096:             struct {
27097:                 unsigned                        :1;
27098:                 unsigned RXB1EID9               :1;
27099:             };
27100:         } RXB1EIDHbits_t;
27101:         extern volatile RXB1EIDHbits_t RXB1EIDHbits @ 0xF33;
27102:         // bitfield macros
27103:         #define _RXB1EIDH_EID_POSN                                  0x0
27104:         #define _RXB1EIDH_EID_POSITION                              0x0
27105:         #define _RXB1EIDH_EID_SIZE                                  0x8
27106:         #define _RXB1EIDH_EID_LENGTH                                0x8
27107:         #define _RXB1EIDH_EID_MASK                                  0xFF
27108:         #define _RXB1EIDH_EID8_POSN                                 0x0
27109:         #define _RXB1EIDH_EID8_POSITION                             0x0
27110:         #define _RXB1EIDH_EID8_SIZE                                 0x1
27111:         #define _RXB1EIDH_EID8_LENGTH                               0x1
27112:         #define _RXB1EIDH_EID8_MASK                                 0x1
27113:         #define _RXB1EIDH_EID9_POSN                                 0x1
27114:         #define _RXB1EIDH_EID9_POSITION                             0x1
27115:         #define _RXB1EIDH_EID9_SIZE                                 0x1
27116:         #define _RXB1EIDH_EID9_LENGTH                               0x1
27117:         #define _RXB1EIDH_EID9_MASK                                 0x2
27118:         #define _RXB1EIDH_EID10_POSN                                0x2
27119:         #define _RXB1EIDH_EID10_POSITION                            0x2
27120:         #define _RXB1EIDH_EID10_SIZE                                0x1
27121:         #define _RXB1EIDH_EID10_LENGTH                              0x1
27122:         #define _RXB1EIDH_EID10_MASK                                0x4
27123:         #define _RXB1EIDH_EID11_POSN                                0x3
27124:         #define _RXB1EIDH_EID11_POSITION                            0x3
27125:         #define _RXB1EIDH_EID11_SIZE                                0x1
27126:         #define _RXB1EIDH_EID11_LENGTH                              0x1
27127:         #define _RXB1EIDH_EID11_MASK                                0x8
27128:         #define _RXB1EIDH_EID12_POSN                                0x4
27129:         #define _RXB1EIDH_EID12_POSITION                            0x4
27130:         #define _RXB1EIDH_EID12_SIZE                                0x1
27131:         #define _RXB1EIDH_EID12_LENGTH                              0x1
27132:         #define _RXB1EIDH_EID12_MASK                                0x10
27133:         #define _RXB1EIDH_EID13_POSN                                0x5
27134:         #define _RXB1EIDH_EID13_POSITION                            0x5
27135:         #define _RXB1EIDH_EID13_SIZE                                0x1
27136:         #define _RXB1EIDH_EID13_LENGTH                              0x1
27137:         #define _RXB1EIDH_EID13_MASK                                0x20
27138:         #define _RXB1EIDH_EID14_POSN                                0x6
27139:         #define _RXB1EIDH_EID14_POSITION                            0x6
27140:         #define _RXB1EIDH_EID14_SIZE                                0x1
27141:         #define _RXB1EIDH_EID14_LENGTH                              0x1
27142:         #define _RXB1EIDH_EID14_MASK                                0x40
27143:         #define _RXB1EIDH_EID15_POSN                                0x7
27144:         #define _RXB1EIDH_EID15_POSITION                            0x7
27145:         #define _RXB1EIDH_EID15_SIZE                                0x1
27146:         #define _RXB1EIDH_EID15_LENGTH                              0x1
27147:         #define _RXB1EIDH_EID15_MASK                                0x80
27148:         #define _RXB1EIDH_RXB1EID10_POSN                            0x2
27149:         #define _RXB1EIDH_RXB1EID10_POSITION                        0x2
27150:         #define _RXB1EIDH_RXB1EID10_SIZE                            0x1
27151:         #define _RXB1EIDH_RXB1EID10_LENGTH                          0x1
27152:         #define _RXB1EIDH_RXB1EID10_MASK                            0x4
27153:         #define _RXB1EIDH_RXB1EID11_POSN                            0x3
27154:         #define _RXB1EIDH_RXB1EID11_POSITION                        0x3
27155:         #define _RXB1EIDH_RXB1EID11_SIZE                            0x1
27156:         #define _RXB1EIDH_RXB1EID11_LENGTH                          0x1
27157:         #define _RXB1EIDH_RXB1EID11_MASK                            0x8
27158:         #define _RXB1EIDH_RXB1EID12_POSN                            0x4
27159:         #define _RXB1EIDH_RXB1EID12_POSITION                        0x4
27160:         #define _RXB1EIDH_RXB1EID12_SIZE                            0x1
27161:         #define _RXB1EIDH_RXB1EID12_LENGTH                          0x1
27162:         #define _RXB1EIDH_RXB1EID12_MASK                            0x10
27163:         #define _RXB1EIDH_RXB1EID13_POSN                            0x5
27164:         #define _RXB1EIDH_RXB1EID13_POSITION                        0x5
27165:         #define _RXB1EIDH_RXB1EID13_SIZE                            0x1
27166:         #define _RXB1EIDH_RXB1EID13_LENGTH                          0x1
27167:         #define _RXB1EIDH_RXB1EID13_MASK                            0x20
27168:         #define _RXB1EIDH_RXB1EID14_POSN                            0x6
27169:         #define _RXB1EIDH_RXB1EID14_POSITION                        0x6
27170:         #define _RXB1EIDH_RXB1EID14_SIZE                            0x1
27171:         #define _RXB1EIDH_RXB1EID14_LENGTH                          0x1
27172:         #define _RXB1EIDH_RXB1EID14_MASK                            0x40
27173:         #define _RXB1EIDH_RXB1EID15_POSN                            0x7
27174:         #define _RXB1EIDH_RXB1EID15_POSITION                        0x7
27175:         #define _RXB1EIDH_RXB1EID15_SIZE                            0x1
27176:         #define _RXB1EIDH_RXB1EID15_LENGTH                          0x1
27177:         #define _RXB1EIDH_RXB1EID15_MASK                            0x80
27178:         #define _RXB1EIDH_RXB1EID8_POSN                             0x0
27179:         #define _RXB1EIDH_RXB1EID8_POSITION                         0x0
27180:         #define _RXB1EIDH_RXB1EID8_SIZE                             0x1
27181:         #define _RXB1EIDH_RXB1EID8_LENGTH                           0x1
27182:         #define _RXB1EIDH_RXB1EID8_MASK                             0x1
27183:         #define _RXB1EIDH_RXB1EID9_POSN                             0x1
27184:         #define _RXB1EIDH_RXB1EID9_POSITION                         0x1
27185:         #define _RXB1EIDH_RXB1EID9_SIZE                             0x1
27186:         #define _RXB1EIDH_RXB1EID9_LENGTH                           0x1
27187:         #define _RXB1EIDH_RXB1EID9_MASK                             0x2
27188:         
27189:         // Register: RXB1EIDL
27190:         extern volatile unsigned char           RXB1EIDL            @ 0xF34;
27191:         #ifndef _LIB_BUILD
27192:         asm("RXB1EIDL equ 0F34h");
27193:         #endif
27194:         // bitfield definitions
27195:         typedef union {
27196:             struct {
27197:                 unsigned EID                    :8;
27198:             };
27199:             struct {
27200:                 unsigned EID0                   :1;
27201:                 unsigned EID1                   :1;
27202:                 unsigned EID2                   :1;
27203:                 unsigned EID3                   :1;
27204:                 unsigned EID4                   :1;
27205:                 unsigned EID5                   :1;
27206:                 unsigned EID6                   :1;
27207:                 unsigned EID7                   :1;
27208:             };
27209:             struct {
27210:                 unsigned RXB1EID0               :1;
27211:             };
27212:             struct {
27213:                 unsigned                        :1;
27214:                 unsigned RXB1EID1               :1;
27215:             };
27216:             struct {
27217:                 unsigned                        :2;
27218:                 unsigned RXB1EID2               :1;
27219:             };
27220:             struct {
27221:                 unsigned                        :3;
27222:                 unsigned RXB1EID3               :1;
27223:             };
27224:             struct {
27225:                 unsigned                        :4;
27226:                 unsigned RXB1EID4               :1;
27227:             };
27228:             struct {
27229:                 unsigned                        :5;
27230:                 unsigned RXB1EID5               :1;
27231:             };
27232:             struct {
27233:                 unsigned                        :6;
27234:                 unsigned RXB1EID6               :1;
27235:             };
27236:             struct {
27237:                 unsigned                        :7;
27238:                 unsigned RXB1EID7               :1;
27239:             };
27240:         } RXB1EIDLbits_t;
27241:         extern volatile RXB1EIDLbits_t RXB1EIDLbits @ 0xF34;
27242:         // bitfield macros
27243:         #define _RXB1EIDL_EID_POSN                                  0x0
27244:         #define _RXB1EIDL_EID_POSITION                              0x0
27245:         #define _RXB1EIDL_EID_SIZE                                  0x8
27246:         #define _RXB1EIDL_EID_LENGTH                                0x8
27247:         #define _RXB1EIDL_EID_MASK                                  0xFF
27248:         #define _RXB1EIDL_EID0_POSN                                 0x0
27249:         #define _RXB1EIDL_EID0_POSITION                             0x0
27250:         #define _RXB1EIDL_EID0_SIZE                                 0x1
27251:         #define _RXB1EIDL_EID0_LENGTH                               0x1
27252:         #define _RXB1EIDL_EID0_MASK                                 0x1
27253:         #define _RXB1EIDL_EID1_POSN                                 0x1
27254:         #define _RXB1EIDL_EID1_POSITION                             0x1
27255:         #define _RXB1EIDL_EID1_SIZE                                 0x1
27256:         #define _RXB1EIDL_EID1_LENGTH                               0x1
27257:         #define _RXB1EIDL_EID1_MASK                                 0x2
27258:         #define _RXB1EIDL_EID2_POSN                                 0x2
27259:         #define _RXB1EIDL_EID2_POSITION                             0x2
27260:         #define _RXB1EIDL_EID2_SIZE                                 0x1
27261:         #define _RXB1EIDL_EID2_LENGTH                               0x1
27262:         #define _RXB1EIDL_EID2_MASK                                 0x4
27263:         #define _RXB1EIDL_EID3_POSN                                 0x3
27264:         #define _RXB1EIDL_EID3_POSITION                             0x3
27265:         #define _RXB1EIDL_EID3_SIZE                                 0x1
27266:         #define _RXB1EIDL_EID3_LENGTH                               0x1
27267:         #define _RXB1EIDL_EID3_MASK                                 0x8
27268:         #define _RXB1EIDL_EID4_POSN                                 0x4
27269:         #define _RXB1EIDL_EID4_POSITION                             0x4
27270:         #define _RXB1EIDL_EID4_SIZE                                 0x1
27271:         #define _RXB1EIDL_EID4_LENGTH                               0x1
27272:         #define _RXB1EIDL_EID4_MASK                                 0x10
27273:         #define _RXB1EIDL_EID5_POSN                                 0x5
27274:         #define _RXB1EIDL_EID5_POSITION                             0x5
27275:         #define _RXB1EIDL_EID5_SIZE                                 0x1
27276:         #define _RXB1EIDL_EID5_LENGTH                               0x1
27277:         #define _RXB1EIDL_EID5_MASK                                 0x20
27278:         #define _RXB1EIDL_EID6_POSN                                 0x6
27279:         #define _RXB1EIDL_EID6_POSITION                             0x6
27280:         #define _RXB1EIDL_EID6_SIZE                                 0x1
27281:         #define _RXB1EIDL_EID6_LENGTH                               0x1
27282:         #define _RXB1EIDL_EID6_MASK                                 0x40
27283:         #define _RXB1EIDL_EID7_POSN                                 0x7
27284:         #define _RXB1EIDL_EID7_POSITION                             0x7
27285:         #define _RXB1EIDL_EID7_SIZE                                 0x1
27286:         #define _RXB1EIDL_EID7_LENGTH                               0x1
27287:         #define _RXB1EIDL_EID7_MASK                                 0x80
27288:         #define _RXB1EIDL_RXB1EID0_POSN                             0x0
27289:         #define _RXB1EIDL_RXB1EID0_POSITION                         0x0
27290:         #define _RXB1EIDL_RXB1EID0_SIZE                             0x1
27291:         #define _RXB1EIDL_RXB1EID0_LENGTH                           0x1
27292:         #define _RXB1EIDL_RXB1EID0_MASK                             0x1
27293:         #define _RXB1EIDL_RXB1EID1_POSN                             0x1
27294:         #define _RXB1EIDL_RXB1EID1_POSITION                         0x1
27295:         #define _RXB1EIDL_RXB1EID1_SIZE                             0x1
27296:         #define _RXB1EIDL_RXB1EID1_LENGTH                           0x1
27297:         #define _RXB1EIDL_RXB1EID1_MASK                             0x2
27298:         #define _RXB1EIDL_RXB1EID2_POSN                             0x2
27299:         #define _RXB1EIDL_RXB1EID2_POSITION                         0x2
27300:         #define _RXB1EIDL_RXB1EID2_SIZE                             0x1
27301:         #define _RXB1EIDL_RXB1EID2_LENGTH                           0x1
27302:         #define _RXB1EIDL_RXB1EID2_MASK                             0x4
27303:         #define _RXB1EIDL_RXB1EID3_POSN                             0x3
27304:         #define _RXB1EIDL_RXB1EID3_POSITION                         0x3
27305:         #define _RXB1EIDL_RXB1EID3_SIZE                             0x1
27306:         #define _RXB1EIDL_RXB1EID3_LENGTH                           0x1
27307:         #define _RXB1EIDL_RXB1EID3_MASK                             0x8
27308:         #define _RXB1EIDL_RXB1EID4_POSN                             0x4
27309:         #define _RXB1EIDL_RXB1EID4_POSITION                         0x4
27310:         #define _RXB1EIDL_RXB1EID4_SIZE                             0x1
27311:         #define _RXB1EIDL_RXB1EID4_LENGTH                           0x1
27312:         #define _RXB1EIDL_RXB1EID4_MASK                             0x10
27313:         #define _RXB1EIDL_RXB1EID5_POSN                             0x5
27314:         #define _RXB1EIDL_RXB1EID5_POSITION                         0x5
27315:         #define _RXB1EIDL_RXB1EID5_SIZE                             0x1
27316:         #define _RXB1EIDL_RXB1EID5_LENGTH                           0x1
27317:         #define _RXB1EIDL_RXB1EID5_MASK                             0x20
27318:         #define _RXB1EIDL_RXB1EID6_POSN                             0x6
27319:         #define _RXB1EIDL_RXB1EID6_POSITION                         0x6
27320:         #define _RXB1EIDL_RXB1EID6_SIZE                             0x1
27321:         #define _RXB1EIDL_RXB1EID6_LENGTH                           0x1
27322:         #define _RXB1EIDL_RXB1EID6_MASK                             0x40
27323:         #define _RXB1EIDL_RXB1EID7_POSN                             0x7
27324:         #define _RXB1EIDL_RXB1EID7_POSITION                         0x7
27325:         #define _RXB1EIDL_RXB1EID7_SIZE                             0x1
27326:         #define _RXB1EIDL_RXB1EID7_LENGTH                           0x1
27327:         #define _RXB1EIDL_RXB1EID7_MASK                             0x80
27328:         
27329:         // Register: RXB1DLC
27330:         extern volatile unsigned char           RXB1DLC             @ 0xF35;
27331:         #ifndef _LIB_BUILD
27332:         asm("RXB1DLC equ 0F35h");
27333:         #endif
27334:         // bitfield definitions
27335:         typedef union {
27336:             struct {
27337:                 unsigned DLC                    :4;
27338:                 unsigned RB                     :2;
27339:                 unsigned RXRTR                  :1;
27340:             };
27341:             struct {
27342:                 unsigned DLC0                   :1;
27343:                 unsigned DLC1                   :1;
27344:                 unsigned DLC2                   :1;
27345:                 unsigned DLC3                   :1;
27346:                 unsigned RB0                    :1;
27347:                 unsigned RB1                    :1;
27348:             };
27349:             struct {
27350:                 unsigned RXB1DLC0               :1;
27351:             };
27352:             struct {
27353:                 unsigned                        :1;
27354:                 unsigned RXB1DLC1               :1;
27355:             };
27356:             struct {
27357:                 unsigned                        :2;
27358:                 unsigned RXB1DLC2               :1;
27359:             };
27360:             struct {
27361:                 unsigned                        :3;
27362:                 unsigned RXB1DLC3               :1;
27363:             };
27364:             struct {
27365:                 unsigned                        :4;
27366:                 unsigned RXB1RB0                :1;
27367:             };
27368:             struct {
27369:                 unsigned                        :5;
27370:                 unsigned RXB1RB1                :1;
27371:             };
27372:             struct {
27373:                 unsigned                        :6;
27374:                 unsigned RXB1RTR                :1;
27375:             };
27376:         } RXB1DLCbits_t;
27377:         extern volatile RXB1DLCbits_t RXB1DLCbits @ 0xF35;
27378:         // bitfield macros
27379:         #define _RXB1DLC_DLC_POSN                                   0x0
27380:         #define _RXB1DLC_DLC_POSITION                               0x0
27381:         #define _RXB1DLC_DLC_SIZE                                   0x4
27382:         #define _RXB1DLC_DLC_LENGTH                                 0x4
27383:         #define _RXB1DLC_DLC_MASK                                   0xF
27384:         #define _RXB1DLC_RB_POSN                                    0x4
27385:         #define _RXB1DLC_RB_POSITION                                0x4
27386:         #define _RXB1DLC_RB_SIZE                                    0x2
27387:         #define _RXB1DLC_RB_LENGTH                                  0x2
27388:         #define _RXB1DLC_RB_MASK                                    0x30
27389:         #define _RXB1DLC_RXRTR_POSN                                 0x6
27390:         #define _RXB1DLC_RXRTR_POSITION                             0x6
27391:         #define _RXB1DLC_RXRTR_SIZE                                 0x1
27392:         #define _RXB1DLC_RXRTR_LENGTH                               0x1
27393:         #define _RXB1DLC_RXRTR_MASK                                 0x40
27394:         #define _RXB1DLC_DLC0_POSN                                  0x0
27395:         #define _RXB1DLC_DLC0_POSITION                              0x0
27396:         #define _RXB1DLC_DLC0_SIZE                                  0x1
27397:         #define _RXB1DLC_DLC0_LENGTH                                0x1
27398:         #define _RXB1DLC_DLC0_MASK                                  0x1
27399:         #define _RXB1DLC_DLC1_POSN                                  0x1
27400:         #define _RXB1DLC_DLC1_POSITION                              0x1
27401:         #define _RXB1DLC_DLC1_SIZE                                  0x1
27402:         #define _RXB1DLC_DLC1_LENGTH                                0x1
27403:         #define _RXB1DLC_DLC1_MASK                                  0x2
27404:         #define _RXB1DLC_DLC2_POSN                                  0x2
27405:         #define _RXB1DLC_DLC2_POSITION                              0x2
27406:         #define _RXB1DLC_DLC2_SIZE                                  0x1
27407:         #define _RXB1DLC_DLC2_LENGTH                                0x1
27408:         #define _RXB1DLC_DLC2_MASK                                  0x4
27409:         #define _RXB1DLC_DLC3_POSN                                  0x3
27410:         #define _RXB1DLC_DLC3_POSITION                              0x3
27411:         #define _RXB1DLC_DLC3_SIZE                                  0x1
27412:         #define _RXB1DLC_DLC3_LENGTH                                0x1
27413:         #define _RXB1DLC_DLC3_MASK                                  0x8
27414:         #define _RXB1DLC_RB0_POSN                                   0x4
27415:         #define _RXB1DLC_RB0_POSITION                               0x4
27416:         #define _RXB1DLC_RB0_SIZE                                   0x1
27417:         #define _RXB1DLC_RB0_LENGTH                                 0x1
27418:         #define _RXB1DLC_RB0_MASK                                   0x10
27419:         #define _RXB1DLC_RB1_POSN                                   0x5
27420:         #define _RXB1DLC_RB1_POSITION                               0x5
27421:         #define _RXB1DLC_RB1_SIZE                                   0x1
27422:         #define _RXB1DLC_RB1_LENGTH                                 0x1
27423:         #define _RXB1DLC_RB1_MASK                                   0x20
27424:         #define _RXB1DLC_RXB1DLC0_POSN                              0x0
27425:         #define _RXB1DLC_RXB1DLC0_POSITION                          0x0
27426:         #define _RXB1DLC_RXB1DLC0_SIZE                              0x1
27427:         #define _RXB1DLC_RXB1DLC0_LENGTH                            0x1
27428:         #define _RXB1DLC_RXB1DLC0_MASK                              0x1
27429:         #define _RXB1DLC_RXB1DLC1_POSN                              0x1
27430:         #define _RXB1DLC_RXB1DLC1_POSITION                          0x1
27431:         #define _RXB1DLC_RXB1DLC1_SIZE                              0x1
27432:         #define _RXB1DLC_RXB1DLC1_LENGTH                            0x1
27433:         #define _RXB1DLC_RXB1DLC1_MASK                              0x2
27434:         #define _RXB1DLC_RXB1DLC2_POSN                              0x2
27435:         #define _RXB1DLC_RXB1DLC2_POSITION                          0x2
27436:         #define _RXB1DLC_RXB1DLC2_SIZE                              0x1
27437:         #define _RXB1DLC_RXB1DLC2_LENGTH                            0x1
27438:         #define _RXB1DLC_RXB1DLC2_MASK                              0x4
27439:         #define _RXB1DLC_RXB1DLC3_POSN                              0x3
27440:         #define _RXB1DLC_RXB1DLC3_POSITION                          0x3
27441:         #define _RXB1DLC_RXB1DLC3_SIZE                              0x1
27442:         #define _RXB1DLC_RXB1DLC3_LENGTH                            0x1
27443:         #define _RXB1DLC_RXB1DLC3_MASK                              0x8
27444:         #define _RXB1DLC_RXB1RB0_POSN                               0x4
27445:         #define _RXB1DLC_RXB1RB0_POSITION                           0x4
27446:         #define _RXB1DLC_RXB1RB0_SIZE                               0x1
27447:         #define _RXB1DLC_RXB1RB0_LENGTH                             0x1
27448:         #define _RXB1DLC_RXB1RB0_MASK                               0x10
27449:         #define _RXB1DLC_RXB1RB1_POSN                               0x5
27450:         #define _RXB1DLC_RXB1RB1_POSITION                           0x5
27451:         #define _RXB1DLC_RXB1RB1_SIZE                               0x1
27452:         #define _RXB1DLC_RXB1RB1_LENGTH                             0x1
27453:         #define _RXB1DLC_RXB1RB1_MASK                               0x20
27454:         #define _RXB1DLC_RXB1RTR_POSN                               0x6
27455:         #define _RXB1DLC_RXB1RTR_POSITION                           0x6
27456:         #define _RXB1DLC_RXB1RTR_SIZE                               0x1
27457:         #define _RXB1DLC_RXB1RTR_LENGTH                             0x1
27458:         #define _RXB1DLC_RXB1RTR_MASK                               0x40
27459:         
27460:         // Register: RXB1D0
27461:         extern volatile unsigned char           RXB1D0              @ 0xF36;
27462:         #ifndef _LIB_BUILD
27463:         asm("RXB1D0 equ 0F36h");
27464:         #endif
27465:         // bitfield definitions
27466:         typedef union {
27467:             struct {
27468:                 unsigned RXB1D0                 :8;
27469:             };
27470:             struct {
27471:                 unsigned RXB1D00                :1;
27472:                 unsigned RXB1D01                :1;
27473:                 unsigned RXB1D02                :1;
27474:                 unsigned RXB1D03                :1;
27475:                 unsigned RXB1D04                :1;
27476:                 unsigned RXB1D05                :1;
27477:                 unsigned RXB1D06                :1;
27478:                 unsigned RXB1D07                :1;
27479:             };
27480:         } RXB1D0bits_t;
27481:         extern volatile RXB1D0bits_t RXB1D0bits @ 0xF36;
27482:         // bitfield macros
27483:         #define _RXB1D0_RXB1D0_POSN                                 0x0
27484:         #define _RXB1D0_RXB1D0_POSITION                             0x0
27485:         #define _RXB1D0_RXB1D0_SIZE                                 0x8
27486:         #define _RXB1D0_RXB1D0_LENGTH                               0x8
27487:         #define _RXB1D0_RXB1D0_MASK                                 0xFF
27488:         #define _RXB1D0_RXB1D00_POSN                                0x0
27489:         #define _RXB1D0_RXB1D00_POSITION                            0x0
27490:         #define _RXB1D0_RXB1D00_SIZE                                0x1
27491:         #define _RXB1D0_RXB1D00_LENGTH                              0x1
27492:         #define _RXB1D0_RXB1D00_MASK                                0x1
27493:         #define _RXB1D0_RXB1D01_POSN                                0x1
27494:         #define _RXB1D0_RXB1D01_POSITION                            0x1
27495:         #define _RXB1D0_RXB1D01_SIZE                                0x1
27496:         #define _RXB1D0_RXB1D01_LENGTH                              0x1
27497:         #define _RXB1D0_RXB1D01_MASK                                0x2
27498:         #define _RXB1D0_RXB1D02_POSN                                0x2
27499:         #define _RXB1D0_RXB1D02_POSITION                            0x2
27500:         #define _RXB1D0_RXB1D02_SIZE                                0x1
27501:         #define _RXB1D0_RXB1D02_LENGTH                              0x1
27502:         #define _RXB1D0_RXB1D02_MASK                                0x4
27503:         #define _RXB1D0_RXB1D03_POSN                                0x3
27504:         #define _RXB1D0_RXB1D03_POSITION                            0x3
27505:         #define _RXB1D0_RXB1D03_SIZE                                0x1
27506:         #define _RXB1D0_RXB1D03_LENGTH                              0x1
27507:         #define _RXB1D0_RXB1D03_MASK                                0x8
27508:         #define _RXB1D0_RXB1D04_POSN                                0x4
27509:         #define _RXB1D0_RXB1D04_POSITION                            0x4
27510:         #define _RXB1D0_RXB1D04_SIZE                                0x1
27511:         #define _RXB1D0_RXB1D04_LENGTH                              0x1
27512:         #define _RXB1D0_RXB1D04_MASK                                0x10
27513:         #define _RXB1D0_RXB1D05_POSN                                0x5
27514:         #define _RXB1D0_RXB1D05_POSITION                            0x5
27515:         #define _RXB1D0_RXB1D05_SIZE                                0x1
27516:         #define _RXB1D0_RXB1D05_LENGTH                              0x1
27517:         #define _RXB1D0_RXB1D05_MASK                                0x20
27518:         #define _RXB1D0_RXB1D06_POSN                                0x6
27519:         #define _RXB1D0_RXB1D06_POSITION                            0x6
27520:         #define _RXB1D0_RXB1D06_SIZE                                0x1
27521:         #define _RXB1D0_RXB1D06_LENGTH                              0x1
27522:         #define _RXB1D0_RXB1D06_MASK                                0x40
27523:         #define _RXB1D0_RXB1D07_POSN                                0x7
27524:         #define _RXB1D0_RXB1D07_POSITION                            0x7
27525:         #define _RXB1D0_RXB1D07_SIZE                                0x1
27526:         #define _RXB1D0_RXB1D07_LENGTH                              0x1
27527:         #define _RXB1D0_RXB1D07_MASK                                0x80
27528:         
27529:         // Register: RXB1D1
27530:         extern volatile unsigned char           RXB1D1              @ 0xF37;
27531:         #ifndef _LIB_BUILD
27532:         asm("RXB1D1 equ 0F37h");
27533:         #endif
27534:         // bitfield definitions
27535:         typedef union {
27536:             struct {
27537:                 unsigned RXB1D1                 :8;
27538:             };
27539:             struct {
27540:                 unsigned RXB1D10                :1;
27541:                 unsigned RXB1D11                :1;
27542:                 unsigned RXB1D12                :1;
27543:                 unsigned RXB1D13                :1;
27544:                 unsigned RXB1D14                :1;
27545:                 unsigned RXB1D15                :1;
27546:                 unsigned RXB1D16                :1;
27547:                 unsigned RXB1D17                :1;
27548:             };
27549:         } RXB1D1bits_t;
27550:         extern volatile RXB1D1bits_t RXB1D1bits @ 0xF37;
27551:         // bitfield macros
27552:         #define _RXB1D1_RXB1D1_POSN                                 0x0
27553:         #define _RXB1D1_RXB1D1_POSITION                             0x0
27554:         #define _RXB1D1_RXB1D1_SIZE                                 0x8
27555:         #define _RXB1D1_RXB1D1_LENGTH                               0x8
27556:         #define _RXB1D1_RXB1D1_MASK                                 0xFF
27557:         #define _RXB1D1_RXB1D10_POSN                                0x0
27558:         #define _RXB1D1_RXB1D10_POSITION                            0x0
27559:         #define _RXB1D1_RXB1D10_SIZE                                0x1
27560:         #define _RXB1D1_RXB1D10_LENGTH                              0x1
27561:         #define _RXB1D1_RXB1D10_MASK                                0x1
27562:         #define _RXB1D1_RXB1D11_POSN                                0x1
27563:         #define _RXB1D1_RXB1D11_POSITION                            0x1
27564:         #define _RXB1D1_RXB1D11_SIZE                                0x1
27565:         #define _RXB1D1_RXB1D11_LENGTH                              0x1
27566:         #define _RXB1D1_RXB1D11_MASK                                0x2
27567:         #define _RXB1D1_RXB1D12_POSN                                0x2
27568:         #define _RXB1D1_RXB1D12_POSITION                            0x2
27569:         #define _RXB1D1_RXB1D12_SIZE                                0x1
27570:         #define _RXB1D1_RXB1D12_LENGTH                              0x1
27571:         #define _RXB1D1_RXB1D12_MASK                                0x4
27572:         #define _RXB1D1_RXB1D13_POSN                                0x3
27573:         #define _RXB1D1_RXB1D13_POSITION                            0x3
27574:         #define _RXB1D1_RXB1D13_SIZE                                0x1
27575:         #define _RXB1D1_RXB1D13_LENGTH                              0x1
27576:         #define _RXB1D1_RXB1D13_MASK                                0x8
27577:         #define _RXB1D1_RXB1D14_POSN                                0x4
27578:         #define _RXB1D1_RXB1D14_POSITION                            0x4
27579:         #define _RXB1D1_RXB1D14_SIZE                                0x1
27580:         #define _RXB1D1_RXB1D14_LENGTH                              0x1
27581:         #define _RXB1D1_RXB1D14_MASK                                0x10
27582:         #define _RXB1D1_RXB1D15_POSN                                0x5
27583:         #define _RXB1D1_RXB1D15_POSITION                            0x5
27584:         #define _RXB1D1_RXB1D15_SIZE                                0x1
27585:         #define _RXB1D1_RXB1D15_LENGTH                              0x1
27586:         #define _RXB1D1_RXB1D15_MASK                                0x20
27587:         #define _RXB1D1_RXB1D16_POSN                                0x6
27588:         #define _RXB1D1_RXB1D16_POSITION                            0x6
27589:         #define _RXB1D1_RXB1D16_SIZE                                0x1
27590:         #define _RXB1D1_RXB1D16_LENGTH                              0x1
27591:         #define _RXB1D1_RXB1D16_MASK                                0x40
27592:         #define _RXB1D1_RXB1D17_POSN                                0x7
27593:         #define _RXB1D1_RXB1D17_POSITION                            0x7
27594:         #define _RXB1D1_RXB1D17_SIZE                                0x1
27595:         #define _RXB1D1_RXB1D17_LENGTH                              0x1
27596:         #define _RXB1D1_RXB1D17_MASK                                0x80
27597:         
27598:         // Register: RXB1D2
27599:         extern volatile unsigned char           RXB1D2              @ 0xF38;
27600:         #ifndef _LIB_BUILD
27601:         asm("RXB1D2 equ 0F38h");
27602:         #endif
27603:         // bitfield definitions
27604:         typedef union {
27605:             struct {
27606:                 unsigned RXB1D2                 :8;
27607:             };
27608:             struct {
27609:                 unsigned RXB1D20                :1;
27610:                 unsigned RXB1D21                :1;
27611:                 unsigned RXB1D22                :1;
27612:                 unsigned RXB1D23                :1;
27613:                 unsigned RXB1D24                :1;
27614:                 unsigned RXB1D25                :1;
27615:                 unsigned RXB1D26                :1;
27616:                 unsigned RXB1D27                :1;
27617:             };
27618:         } RXB1D2bits_t;
27619:         extern volatile RXB1D2bits_t RXB1D2bits @ 0xF38;
27620:         // bitfield macros
27621:         #define _RXB1D2_RXB1D2_POSN                                 0x0
27622:         #define _RXB1D2_RXB1D2_POSITION                             0x0
27623:         #define _RXB1D2_RXB1D2_SIZE                                 0x8
27624:         #define _RXB1D2_RXB1D2_LENGTH                               0x8
27625:         #define _RXB1D2_RXB1D2_MASK                                 0xFF
27626:         #define _RXB1D2_RXB1D20_POSN                                0x0
27627:         #define _RXB1D2_RXB1D20_POSITION                            0x0
27628:         #define _RXB1D2_RXB1D20_SIZE                                0x1
27629:         #define _RXB1D2_RXB1D20_LENGTH                              0x1
27630:         #define _RXB1D2_RXB1D20_MASK                                0x1
27631:         #define _RXB1D2_RXB1D21_POSN                                0x1
27632:         #define _RXB1D2_RXB1D21_POSITION                            0x1
27633:         #define _RXB1D2_RXB1D21_SIZE                                0x1
27634:         #define _RXB1D2_RXB1D21_LENGTH                              0x1
27635:         #define _RXB1D2_RXB1D21_MASK                                0x2
27636:         #define _RXB1D2_RXB1D22_POSN                                0x2
27637:         #define _RXB1D2_RXB1D22_POSITION                            0x2
27638:         #define _RXB1D2_RXB1D22_SIZE                                0x1
27639:         #define _RXB1D2_RXB1D22_LENGTH                              0x1
27640:         #define _RXB1D2_RXB1D22_MASK                                0x4
27641:         #define _RXB1D2_RXB1D23_POSN                                0x3
27642:         #define _RXB1D2_RXB1D23_POSITION                            0x3
27643:         #define _RXB1D2_RXB1D23_SIZE                                0x1
27644:         #define _RXB1D2_RXB1D23_LENGTH                              0x1
27645:         #define _RXB1D2_RXB1D23_MASK                                0x8
27646:         #define _RXB1D2_RXB1D24_POSN                                0x4
27647:         #define _RXB1D2_RXB1D24_POSITION                            0x4
27648:         #define _RXB1D2_RXB1D24_SIZE                                0x1
27649:         #define _RXB1D2_RXB1D24_LENGTH                              0x1
27650:         #define _RXB1D2_RXB1D24_MASK                                0x10
27651:         #define _RXB1D2_RXB1D25_POSN                                0x5
27652:         #define _RXB1D2_RXB1D25_POSITION                            0x5
27653:         #define _RXB1D2_RXB1D25_SIZE                                0x1
27654:         #define _RXB1D2_RXB1D25_LENGTH                              0x1
27655:         #define _RXB1D2_RXB1D25_MASK                                0x20
27656:         #define _RXB1D2_RXB1D26_POSN                                0x6
27657:         #define _RXB1D2_RXB1D26_POSITION                            0x6
27658:         #define _RXB1D2_RXB1D26_SIZE                                0x1
27659:         #define _RXB1D2_RXB1D26_LENGTH                              0x1
27660:         #define _RXB1D2_RXB1D26_MASK                                0x40
27661:         #define _RXB1D2_RXB1D27_POSN                                0x7
27662:         #define _RXB1D2_RXB1D27_POSITION                            0x7
27663:         #define _RXB1D2_RXB1D27_SIZE                                0x1
27664:         #define _RXB1D2_RXB1D27_LENGTH                              0x1
27665:         #define _RXB1D2_RXB1D27_MASK                                0x80
27666:         
27667:         // Register: RXB1D3
27668:         extern volatile unsigned char           RXB1D3              @ 0xF39;
27669:         #ifndef _LIB_BUILD
27670:         asm("RXB1D3 equ 0F39h");
27671:         #endif
27672:         // bitfield definitions
27673:         typedef union {
27674:             struct {
27675:                 unsigned RXB1D3                 :8;
27676:             };
27677:             struct {
27678:                 unsigned RXB1D30                :1;
27679:                 unsigned RXB1D31                :1;
27680:                 unsigned RXB1D32                :1;
27681:                 unsigned RXB1D33                :1;
27682:                 unsigned RXB1D34                :1;
27683:                 unsigned RXB1D35                :1;
27684:                 unsigned RXB1D36                :1;
27685:                 unsigned RXB1D37                :1;
27686:             };
27687:         } RXB1D3bits_t;
27688:         extern volatile RXB1D3bits_t RXB1D3bits @ 0xF39;
27689:         // bitfield macros
27690:         #define _RXB1D3_RXB1D3_POSN                                 0x0
27691:         #define _RXB1D3_RXB1D3_POSITION                             0x0
27692:         #define _RXB1D3_RXB1D3_SIZE                                 0x8
27693:         #define _RXB1D3_RXB1D3_LENGTH                               0x8
27694:         #define _RXB1D3_RXB1D3_MASK                                 0xFF
27695:         #define _RXB1D3_RXB1D30_POSN                                0x0
27696:         #define _RXB1D3_RXB1D30_POSITION                            0x0
27697:         #define _RXB1D3_RXB1D30_SIZE                                0x1
27698:         #define _RXB1D3_RXB1D30_LENGTH                              0x1
27699:         #define _RXB1D3_RXB1D30_MASK                                0x1
27700:         #define _RXB1D3_RXB1D31_POSN                                0x1
27701:         #define _RXB1D3_RXB1D31_POSITION                            0x1
27702:         #define _RXB1D3_RXB1D31_SIZE                                0x1
27703:         #define _RXB1D3_RXB1D31_LENGTH                              0x1
27704:         #define _RXB1D3_RXB1D31_MASK                                0x2
27705:         #define _RXB1D3_RXB1D32_POSN                                0x2
27706:         #define _RXB1D3_RXB1D32_POSITION                            0x2
27707:         #define _RXB1D3_RXB1D32_SIZE                                0x1
27708:         #define _RXB1D3_RXB1D32_LENGTH                              0x1
27709:         #define _RXB1D3_RXB1D32_MASK                                0x4
27710:         #define _RXB1D3_RXB1D33_POSN                                0x3
27711:         #define _RXB1D3_RXB1D33_POSITION                            0x3
27712:         #define _RXB1D3_RXB1D33_SIZE                                0x1
27713:         #define _RXB1D3_RXB1D33_LENGTH                              0x1
27714:         #define _RXB1D3_RXB1D33_MASK                                0x8
27715:         #define _RXB1D3_RXB1D34_POSN                                0x4
27716:         #define _RXB1D3_RXB1D34_POSITION                            0x4
27717:         #define _RXB1D3_RXB1D34_SIZE                                0x1
27718:         #define _RXB1D3_RXB1D34_LENGTH                              0x1
27719:         #define _RXB1D3_RXB1D34_MASK                                0x10
27720:         #define _RXB1D3_RXB1D35_POSN                                0x5
27721:         #define _RXB1D3_RXB1D35_POSITION                            0x5
27722:         #define _RXB1D3_RXB1D35_SIZE                                0x1
27723:         #define _RXB1D3_RXB1D35_LENGTH                              0x1
27724:         #define _RXB1D3_RXB1D35_MASK                                0x20
27725:         #define _RXB1D3_RXB1D36_POSN                                0x6
27726:         #define _RXB1D3_RXB1D36_POSITION                            0x6
27727:         #define _RXB1D3_RXB1D36_SIZE                                0x1
27728:         #define _RXB1D3_RXB1D36_LENGTH                              0x1
27729:         #define _RXB1D3_RXB1D36_MASK                                0x40
27730:         #define _RXB1D3_RXB1D37_POSN                                0x7
27731:         #define _RXB1D3_RXB1D37_POSITION                            0x7
27732:         #define _RXB1D3_RXB1D37_SIZE                                0x1
27733:         #define _RXB1D3_RXB1D37_LENGTH                              0x1
27734:         #define _RXB1D3_RXB1D37_MASK                                0x80
27735:         
27736:         // Register: RXB1D4
27737:         extern volatile unsigned char           RXB1D4              @ 0xF3A;
27738:         #ifndef _LIB_BUILD
27739:         asm("RXB1D4 equ 0F3Ah");
27740:         #endif
27741:         // bitfield definitions
27742:         typedef union {
27743:             struct {
27744:                 unsigned RXB1D4                 :8;
27745:             };
27746:             struct {
27747:                 unsigned RXB1D40                :1;
27748:                 unsigned RXB1D41                :1;
27749:                 unsigned RXB1D42                :1;
27750:                 unsigned RXB1D43                :1;
27751:                 unsigned RXB1D44                :1;
27752:                 unsigned RXB1D45                :1;
27753:                 unsigned RXB1D46                :1;
27754:                 unsigned RXB1D47                :1;
27755:             };
27756:         } RXB1D4bits_t;
27757:         extern volatile RXB1D4bits_t RXB1D4bits @ 0xF3A;
27758:         // bitfield macros
27759:         #define _RXB1D4_RXB1D4_POSN                                 0x0
27760:         #define _RXB1D4_RXB1D4_POSITION                             0x0
27761:         #define _RXB1D4_RXB1D4_SIZE                                 0x8
27762:         #define _RXB1D4_RXB1D4_LENGTH                               0x8
27763:         #define _RXB1D4_RXB1D4_MASK                                 0xFF
27764:         #define _RXB1D4_RXB1D40_POSN                                0x0
27765:         #define _RXB1D4_RXB1D40_POSITION                            0x0
27766:         #define _RXB1D4_RXB1D40_SIZE                                0x1
27767:         #define _RXB1D4_RXB1D40_LENGTH                              0x1
27768:         #define _RXB1D4_RXB1D40_MASK                                0x1
27769:         #define _RXB1D4_RXB1D41_POSN                                0x1
27770:         #define _RXB1D4_RXB1D41_POSITION                            0x1
27771:         #define _RXB1D4_RXB1D41_SIZE                                0x1
27772:         #define _RXB1D4_RXB1D41_LENGTH                              0x1
27773:         #define _RXB1D4_RXB1D41_MASK                                0x2
27774:         #define _RXB1D4_RXB1D42_POSN                                0x2
27775:         #define _RXB1D4_RXB1D42_POSITION                            0x2
27776:         #define _RXB1D4_RXB1D42_SIZE                                0x1
27777:         #define _RXB1D4_RXB1D42_LENGTH                              0x1
27778:         #define _RXB1D4_RXB1D42_MASK                                0x4
27779:         #define _RXB1D4_RXB1D43_POSN                                0x3
27780:         #define _RXB1D4_RXB1D43_POSITION                            0x3
27781:         #define _RXB1D4_RXB1D43_SIZE                                0x1
27782:         #define _RXB1D4_RXB1D43_LENGTH                              0x1
27783:         #define _RXB1D4_RXB1D43_MASK                                0x8
27784:         #define _RXB1D4_RXB1D44_POSN                                0x4
27785:         #define _RXB1D4_RXB1D44_POSITION                            0x4
27786:         #define _RXB1D4_RXB1D44_SIZE                                0x1
27787:         #define _RXB1D4_RXB1D44_LENGTH                              0x1
27788:         #define _RXB1D4_RXB1D44_MASK                                0x10
27789:         #define _RXB1D4_RXB1D45_POSN                                0x5
27790:         #define _RXB1D4_RXB1D45_POSITION                            0x5
27791:         #define _RXB1D4_RXB1D45_SIZE                                0x1
27792:         #define _RXB1D4_RXB1D45_LENGTH                              0x1
27793:         #define _RXB1D4_RXB1D45_MASK                                0x20
27794:         #define _RXB1D4_RXB1D46_POSN                                0x6
27795:         #define _RXB1D4_RXB1D46_POSITION                            0x6
27796:         #define _RXB1D4_RXB1D46_SIZE                                0x1
27797:         #define _RXB1D4_RXB1D46_LENGTH                              0x1
27798:         #define _RXB1D4_RXB1D46_MASK                                0x40
27799:         #define _RXB1D4_RXB1D47_POSN                                0x7
27800:         #define _RXB1D4_RXB1D47_POSITION                            0x7
27801:         #define _RXB1D4_RXB1D47_SIZE                                0x1
27802:         #define _RXB1D4_RXB1D47_LENGTH                              0x1
27803:         #define _RXB1D4_RXB1D47_MASK                                0x80
27804:         
27805:         // Register: RXB1D5
27806:         extern volatile unsigned char           RXB1D5              @ 0xF3B;
27807:         #ifndef _LIB_BUILD
27808:         asm("RXB1D5 equ 0F3Bh");
27809:         #endif
27810:         // bitfield definitions
27811:         typedef union {
27812:             struct {
27813:                 unsigned RXB1D5                 :8;
27814:             };
27815:             struct {
27816:                 unsigned RXB1D50                :1;
27817:                 unsigned RXB1D51                :1;
27818:                 unsigned RXB1D52                :1;
27819:                 unsigned RXB1D53                :1;
27820:                 unsigned RXB1D54                :1;
27821:                 unsigned RXB1D55                :1;
27822:                 unsigned RXB1D56                :1;
27823:                 unsigned RXB1D57                :1;
27824:             };
27825:         } RXB1D5bits_t;
27826:         extern volatile RXB1D5bits_t RXB1D5bits @ 0xF3B;
27827:         // bitfield macros
27828:         #define _RXB1D5_RXB1D5_POSN                                 0x0
27829:         #define _RXB1D5_RXB1D5_POSITION                             0x0
27830:         #define _RXB1D5_RXB1D5_SIZE                                 0x8
27831:         #define _RXB1D5_RXB1D5_LENGTH                               0x8
27832:         #define _RXB1D5_RXB1D5_MASK                                 0xFF
27833:         #define _RXB1D5_RXB1D50_POSN                                0x0
27834:         #define _RXB1D5_RXB1D50_POSITION                            0x0
27835:         #define _RXB1D5_RXB1D50_SIZE                                0x1
27836:         #define _RXB1D5_RXB1D50_LENGTH                              0x1
27837:         #define _RXB1D5_RXB1D50_MASK                                0x1
27838:         #define _RXB1D5_RXB1D51_POSN                                0x1
27839:         #define _RXB1D5_RXB1D51_POSITION                            0x1
27840:         #define _RXB1D5_RXB1D51_SIZE                                0x1
27841:         #define _RXB1D5_RXB1D51_LENGTH                              0x1
27842:         #define _RXB1D5_RXB1D51_MASK                                0x2
27843:         #define _RXB1D5_RXB1D52_POSN                                0x2
27844:         #define _RXB1D5_RXB1D52_POSITION                            0x2
27845:         #define _RXB1D5_RXB1D52_SIZE                                0x1
27846:         #define _RXB1D5_RXB1D52_LENGTH                              0x1
27847:         #define _RXB1D5_RXB1D52_MASK                                0x4
27848:         #define _RXB1D5_RXB1D53_POSN                                0x3
27849:         #define _RXB1D5_RXB1D53_POSITION                            0x3
27850:         #define _RXB1D5_RXB1D53_SIZE                                0x1
27851:         #define _RXB1D5_RXB1D53_LENGTH                              0x1
27852:         #define _RXB1D5_RXB1D53_MASK                                0x8
27853:         #define _RXB1D5_RXB1D54_POSN                                0x4
27854:         #define _RXB1D5_RXB1D54_POSITION                            0x4
27855:         #define _RXB1D5_RXB1D54_SIZE                                0x1
27856:         #define _RXB1D5_RXB1D54_LENGTH                              0x1
27857:         #define _RXB1D5_RXB1D54_MASK                                0x10
27858:         #define _RXB1D5_RXB1D55_POSN                                0x5
27859:         #define _RXB1D5_RXB1D55_POSITION                            0x5
27860:         #define _RXB1D5_RXB1D55_SIZE                                0x1
27861:         #define _RXB1D5_RXB1D55_LENGTH                              0x1
27862:         #define _RXB1D5_RXB1D55_MASK                                0x20
27863:         #define _RXB1D5_RXB1D56_POSN                                0x6
27864:         #define _RXB1D5_RXB1D56_POSITION                            0x6
27865:         #define _RXB1D5_RXB1D56_SIZE                                0x1
27866:         #define _RXB1D5_RXB1D56_LENGTH                              0x1
27867:         #define _RXB1D5_RXB1D56_MASK                                0x40
27868:         #define _RXB1D5_RXB1D57_POSN                                0x7
27869:         #define _RXB1D5_RXB1D57_POSITION                            0x7
27870:         #define _RXB1D5_RXB1D57_SIZE                                0x1
27871:         #define _RXB1D5_RXB1D57_LENGTH                              0x1
27872:         #define _RXB1D5_RXB1D57_MASK                                0x80
27873:         
27874:         // Register: RXB1D6
27875:         extern volatile unsigned char           RXB1D6              @ 0xF3C;
27876:         #ifndef _LIB_BUILD
27877:         asm("RXB1D6 equ 0F3Ch");
27878:         #endif
27879:         // bitfield definitions
27880:         typedef union {
27881:             struct {
27882:                 unsigned RXB1D6                 :8;
27883:             };
27884:             struct {
27885:                 unsigned RXB1D60                :1;
27886:                 unsigned RXB1D61                :1;
27887:                 unsigned RXB1D62                :1;
27888:                 unsigned RXB1D63                :1;
27889:                 unsigned RXB1D64                :1;
27890:                 unsigned RXB1D65                :1;
27891:                 unsigned RXB1D66                :1;
27892:                 unsigned RXB1D67                :1;
27893:             };
27894:         } RXB1D6bits_t;
27895:         extern volatile RXB1D6bits_t RXB1D6bits @ 0xF3C;
27896:         // bitfield macros
27897:         #define _RXB1D6_RXB1D6_POSN                                 0x0
27898:         #define _RXB1D6_RXB1D6_POSITION                             0x0
27899:         #define _RXB1D6_RXB1D6_SIZE                                 0x8
27900:         #define _RXB1D6_RXB1D6_LENGTH                               0x8
27901:         #define _RXB1D6_RXB1D6_MASK                                 0xFF
27902:         #define _RXB1D6_RXB1D60_POSN                                0x0
27903:         #define _RXB1D6_RXB1D60_POSITION                            0x0
27904:         #define _RXB1D6_RXB1D60_SIZE                                0x1
27905:         #define _RXB1D6_RXB1D60_LENGTH                              0x1
27906:         #define _RXB1D6_RXB1D60_MASK                                0x1
27907:         #define _RXB1D6_RXB1D61_POSN                                0x1
27908:         #define _RXB1D6_RXB1D61_POSITION                            0x1
27909:         #define _RXB1D6_RXB1D61_SIZE                                0x1
27910:         #define _RXB1D6_RXB1D61_LENGTH                              0x1
27911:         #define _RXB1D6_RXB1D61_MASK                                0x2
27912:         #define _RXB1D6_RXB1D62_POSN                                0x2
27913:         #define _RXB1D6_RXB1D62_POSITION                            0x2
27914:         #define _RXB1D6_RXB1D62_SIZE                                0x1
27915:         #define _RXB1D6_RXB1D62_LENGTH                              0x1
27916:         #define _RXB1D6_RXB1D62_MASK                                0x4
27917:         #define _RXB1D6_RXB1D63_POSN                                0x3
27918:         #define _RXB1D6_RXB1D63_POSITION                            0x3
27919:         #define _RXB1D6_RXB1D63_SIZE                                0x1
27920:         #define _RXB1D6_RXB1D63_LENGTH                              0x1
27921:         #define _RXB1D6_RXB1D63_MASK                                0x8
27922:         #define _RXB1D6_RXB1D64_POSN                                0x4
27923:         #define _RXB1D6_RXB1D64_POSITION                            0x4
27924:         #define _RXB1D6_RXB1D64_SIZE                                0x1
27925:         #define _RXB1D6_RXB1D64_LENGTH                              0x1
27926:         #define _RXB1D6_RXB1D64_MASK                                0x10
27927:         #define _RXB1D6_RXB1D65_POSN                                0x5
27928:         #define _RXB1D6_RXB1D65_POSITION                            0x5
27929:         #define _RXB1D6_RXB1D65_SIZE                                0x1
27930:         #define _RXB1D6_RXB1D65_LENGTH                              0x1
27931:         #define _RXB1D6_RXB1D65_MASK                                0x20
27932:         #define _RXB1D6_RXB1D66_POSN                                0x6
27933:         #define _RXB1D6_RXB1D66_POSITION                            0x6
27934:         #define _RXB1D6_RXB1D66_SIZE                                0x1
27935:         #define _RXB1D6_RXB1D66_LENGTH                              0x1
27936:         #define _RXB1D6_RXB1D66_MASK                                0x40
27937:         #define _RXB1D6_RXB1D67_POSN                                0x7
27938:         #define _RXB1D6_RXB1D67_POSITION                            0x7
27939:         #define _RXB1D6_RXB1D67_SIZE                                0x1
27940:         #define _RXB1D6_RXB1D67_LENGTH                              0x1
27941:         #define _RXB1D6_RXB1D67_MASK                                0x80
27942:         
27943:         // Register: RXB1D7
27944:         extern volatile unsigned char           RXB1D7              @ 0xF3D;
27945:         #ifndef _LIB_BUILD
27946:         asm("RXB1D7 equ 0F3Dh");
27947:         #endif
27948:         // bitfield definitions
27949:         typedef union {
27950:             struct {
27951:                 unsigned RXB1D7                 :8;
27952:             };
27953:             struct {
27954:                 unsigned RXB1D70                :1;
27955:                 unsigned RXB1D71                :1;
27956:                 unsigned RXB1D72                :1;
27957:                 unsigned RXB1D73                :1;
27958:                 unsigned RXB1D74                :1;
27959:                 unsigned RXB1D75                :1;
27960:                 unsigned RXB1D76                :1;
27961:                 unsigned RXB1D77                :1;
27962:             };
27963:         } RXB1D7bits_t;
27964:         extern volatile RXB1D7bits_t RXB1D7bits @ 0xF3D;
27965:         // bitfield macros
27966:         #define _RXB1D7_RXB1D7_POSN                                 0x0
27967:         #define _RXB1D7_RXB1D7_POSITION                             0x0
27968:         #define _RXB1D7_RXB1D7_SIZE                                 0x8
27969:         #define _RXB1D7_RXB1D7_LENGTH                               0x8
27970:         #define _RXB1D7_RXB1D7_MASK                                 0xFF
27971:         #define _RXB1D7_RXB1D70_POSN                                0x0
27972:         #define _RXB1D7_RXB1D70_POSITION                            0x0
27973:         #define _RXB1D7_RXB1D70_SIZE                                0x1
27974:         #define _RXB1D7_RXB1D70_LENGTH                              0x1
27975:         #define _RXB1D7_RXB1D70_MASK                                0x1
27976:         #define _RXB1D7_RXB1D71_POSN                                0x1
27977:         #define _RXB1D7_RXB1D71_POSITION                            0x1
27978:         #define _RXB1D7_RXB1D71_SIZE                                0x1
27979:         #define _RXB1D7_RXB1D71_LENGTH                              0x1
27980:         #define _RXB1D7_RXB1D71_MASK                                0x2
27981:         #define _RXB1D7_RXB1D72_POSN                                0x2
27982:         #define _RXB1D7_RXB1D72_POSITION                            0x2
27983:         #define _RXB1D7_RXB1D72_SIZE                                0x1
27984:         #define _RXB1D7_RXB1D72_LENGTH                              0x1
27985:         #define _RXB1D7_RXB1D72_MASK                                0x4
27986:         #define _RXB1D7_RXB1D73_POSN                                0x3
27987:         #define _RXB1D7_RXB1D73_POSITION                            0x3
27988:         #define _RXB1D7_RXB1D73_SIZE                                0x1
27989:         #define _RXB1D7_RXB1D73_LENGTH                              0x1
27990:         #define _RXB1D7_RXB1D73_MASK                                0x8
27991:         #define _RXB1D7_RXB1D74_POSN                                0x4
27992:         #define _RXB1D7_RXB1D74_POSITION                            0x4
27993:         #define _RXB1D7_RXB1D74_SIZE                                0x1
27994:         #define _RXB1D7_RXB1D74_LENGTH                              0x1
27995:         #define _RXB1D7_RXB1D74_MASK                                0x10
27996:         #define _RXB1D7_RXB1D75_POSN                                0x5
27997:         #define _RXB1D7_RXB1D75_POSITION                            0x5
27998:         #define _RXB1D7_RXB1D75_SIZE                                0x1
27999:         #define _RXB1D7_RXB1D75_LENGTH                              0x1
28000:         #define _RXB1D7_RXB1D75_MASK                                0x20
28001:         #define _RXB1D7_RXB1D76_POSN                                0x6
28002:         #define _RXB1D7_RXB1D76_POSITION                            0x6
28003:         #define _RXB1D7_RXB1D76_SIZE                                0x1
28004:         #define _RXB1D7_RXB1D76_LENGTH                              0x1
28005:         #define _RXB1D7_RXB1D76_MASK                                0x40
28006:         #define _RXB1D7_RXB1D77_POSN                                0x7
28007:         #define _RXB1D7_RXB1D77_POSITION                            0x7
28008:         #define _RXB1D7_RXB1D77_SIZE                                0x1
28009:         #define _RXB1D7_RXB1D77_LENGTH                              0x1
28010:         #define _RXB1D7_RXB1D77_MASK                                0x80
28011:         
28012:         // Register: CANSTAT_RO0
28013:         extern volatile unsigned char           CANSTAT_RO0         @ 0xF3E;
28014:         #ifndef _LIB_BUILD
28015:         asm("CANSTAT_RO0 equ 0F3Eh");
28016:         #endif
28017:         // bitfield definitions
28018:         typedef union {
28019:             struct {
28020:                 unsigned EICODE0                :1;
28021:                 unsigned EICODE1_ICODE0         :1;
28022:                 unsigned EICODE2_ICODE1         :1;
28023:                 unsigned EICODE3_ICODE2         :1;
28024:                 unsigned EICODE4                :1;
28025:                 unsigned OPMODE                 :3;
28026:             };
28027:             struct {
28028:                 unsigned                        :1;
28029:                 unsigned EICODE1                :1;
28030:                 unsigned EICODE2                :1;
28031:                 unsigned EICODE3                :1;
28032:                 unsigned                        :1;
28033:                 unsigned OPMODE0                :1;
28034:                 unsigned OPMODE1                :1;
28035:                 unsigned OPMODE2                :1;
28036:             };
28037:             struct {
28038:                 unsigned                        :1;
28039:                 unsigned ICODE0                 :1;
28040:                 unsigned ICODE1                 :1;
28041:                 unsigned ICODE2                 :1;
28042:             };
28043:         } CANSTAT_RO0bits_t;
28044:         extern volatile CANSTAT_RO0bits_t CANSTAT_RO0bits @ 0xF3E;
28045:         // bitfield macros
28046:         #define _CANSTAT_RO0_EICODE0_POSN                           0x0
28047:         #define _CANSTAT_RO0_EICODE0_POSITION                       0x0
28048:         #define _CANSTAT_RO0_EICODE0_SIZE                           0x1
28049:         #define _CANSTAT_RO0_EICODE0_LENGTH                         0x1
28050:         #define _CANSTAT_RO0_EICODE0_MASK                           0x1
28051:         #define _CANSTAT_RO0_EICODE1_ICODE0_POSN                    0x1
28052:         #define _CANSTAT_RO0_EICODE1_ICODE0_POSITION                0x1
28053:         #define _CANSTAT_RO0_EICODE1_ICODE0_SIZE                    0x1
28054:         #define _CANSTAT_RO0_EICODE1_ICODE0_LENGTH                  0x1
28055:         #define _CANSTAT_RO0_EICODE1_ICODE0_MASK                    0x2
28056:         #define _CANSTAT_RO0_EICODE2_ICODE1_POSN                    0x2
28057:         #define _CANSTAT_RO0_EICODE2_ICODE1_POSITION                0x2
28058:         #define _CANSTAT_RO0_EICODE2_ICODE1_SIZE                    0x1
28059:         #define _CANSTAT_RO0_EICODE2_ICODE1_LENGTH                  0x1
28060:         #define _CANSTAT_RO0_EICODE2_ICODE1_MASK                    0x4
28061:         #define _CANSTAT_RO0_EICODE3_ICODE2_POSN                    0x3
28062:         #define _CANSTAT_RO0_EICODE3_ICODE2_POSITION                0x3
28063:         #define _CANSTAT_RO0_EICODE3_ICODE2_SIZE                    0x1
28064:         #define _CANSTAT_RO0_EICODE3_ICODE2_LENGTH                  0x1
28065:         #define _CANSTAT_RO0_EICODE3_ICODE2_MASK                    0x8
28066:         #define _CANSTAT_RO0_EICODE4_POSN                           0x4
28067:         #define _CANSTAT_RO0_EICODE4_POSITION                       0x4
28068:         #define _CANSTAT_RO0_EICODE4_SIZE                           0x1
28069:         #define _CANSTAT_RO0_EICODE4_LENGTH                         0x1
28070:         #define _CANSTAT_RO0_EICODE4_MASK                           0x10
28071:         #define _CANSTAT_RO0_OPMODE_POSN                            0x5
28072:         #define _CANSTAT_RO0_OPMODE_POSITION                        0x5
28073:         #define _CANSTAT_RO0_OPMODE_SIZE                            0x3
28074:         #define _CANSTAT_RO0_OPMODE_LENGTH                          0x3
28075:         #define _CANSTAT_RO0_OPMODE_MASK                            0xE0
28076:         #define _CANSTAT_RO0_EICODE1_POSN                           0x1
28077:         #define _CANSTAT_RO0_EICODE1_POSITION                       0x1
28078:         #define _CANSTAT_RO0_EICODE1_SIZE                           0x1
28079:         #define _CANSTAT_RO0_EICODE1_LENGTH                         0x1
28080:         #define _CANSTAT_RO0_EICODE1_MASK                           0x2
28081:         #define _CANSTAT_RO0_EICODE2_POSN                           0x2
28082:         #define _CANSTAT_RO0_EICODE2_POSITION                       0x2
28083:         #define _CANSTAT_RO0_EICODE2_SIZE                           0x1
28084:         #define _CANSTAT_RO0_EICODE2_LENGTH                         0x1
28085:         #define _CANSTAT_RO0_EICODE2_MASK                           0x4
28086:         #define _CANSTAT_RO0_EICODE3_POSN                           0x3
28087:         #define _CANSTAT_RO0_EICODE3_POSITION                       0x3
28088:         #define _CANSTAT_RO0_EICODE3_SIZE                           0x1
28089:         #define _CANSTAT_RO0_EICODE3_LENGTH                         0x1
28090:         #define _CANSTAT_RO0_EICODE3_MASK                           0x8
28091:         #define _CANSTAT_RO0_OPMODE0_POSN                           0x5
28092:         #define _CANSTAT_RO0_OPMODE0_POSITION                       0x5
28093:         #define _CANSTAT_RO0_OPMODE0_SIZE                           0x1
28094:         #define _CANSTAT_RO0_OPMODE0_LENGTH                         0x1
28095:         #define _CANSTAT_RO0_OPMODE0_MASK                           0x20
28096:         #define _CANSTAT_RO0_OPMODE1_POSN                           0x6
28097:         #define _CANSTAT_RO0_OPMODE1_POSITION                       0x6
28098:         #define _CANSTAT_RO0_OPMODE1_SIZE                           0x1
28099:         #define _CANSTAT_RO0_OPMODE1_LENGTH                         0x1
28100:         #define _CANSTAT_RO0_OPMODE1_MASK                           0x40
28101:         #define _CANSTAT_RO0_OPMODE2_POSN                           0x7
28102:         #define _CANSTAT_RO0_OPMODE2_POSITION                       0x7
28103:         #define _CANSTAT_RO0_OPMODE2_SIZE                           0x1
28104:         #define _CANSTAT_RO0_OPMODE2_LENGTH                         0x1
28105:         #define _CANSTAT_RO0_OPMODE2_MASK                           0x80
28106:         #define _CANSTAT_RO0_ICODE0_POSN                            0x1
28107:         #define _CANSTAT_RO0_ICODE0_POSITION                        0x1
28108:         #define _CANSTAT_RO0_ICODE0_SIZE                            0x1
28109:         #define _CANSTAT_RO0_ICODE0_LENGTH                          0x1
28110:         #define _CANSTAT_RO0_ICODE0_MASK                            0x2
28111:         #define _CANSTAT_RO0_ICODE1_POSN                            0x2
28112:         #define _CANSTAT_RO0_ICODE1_POSITION                        0x2
28113:         #define _CANSTAT_RO0_ICODE1_SIZE                            0x1
28114:         #define _CANSTAT_RO0_ICODE1_LENGTH                          0x1
28115:         #define _CANSTAT_RO0_ICODE1_MASK                            0x4
28116:         #define _CANSTAT_RO0_ICODE2_POSN                            0x3
28117:         #define _CANSTAT_RO0_ICODE2_POSITION                        0x3
28118:         #define _CANSTAT_RO0_ICODE2_SIZE                            0x1
28119:         #define _CANSTAT_RO0_ICODE2_LENGTH                          0x1
28120:         #define _CANSTAT_RO0_ICODE2_MASK                            0x8
28121:         
28122:         // Register: CANCON_RO0
28123:         extern volatile unsigned char           CANCON_RO0          @ 0xF3F;
28124:         #ifndef _LIB_BUILD
28125:         asm("CANCON_RO0 equ 0F3Fh");
28126:         #endif
28127:         // bitfield definitions
28128:         typedef union {
28129:             struct {
28130:                 unsigned FP0                    :1;
28131:                 unsigned WIN0_FP1               :1;
28132:                 unsigned WIN1_FP2               :1;
28133:                 unsigned WIN2_FP3               :1;
28134:                 unsigned ABAT                   :1;
28135:                 unsigned REQOP                  :3;
28136:             };
28137:             struct {
28138:                 unsigned                        :1;
28139:                 unsigned WIN0                   :1;
28140:                 unsigned WIN1                   :1;
28141:                 unsigned WIN2                   :1;
28142:             };
28143:             struct {
28144:                 unsigned                        :1;
28145:                 unsigned FP1                    :1;
28146:                 unsigned FP2                    :1;
28147:                 unsigned FP3                    :1;
28148:             };
28149:         } CANCON_RO0bits_t;
28150:         extern volatile CANCON_RO0bits_t CANCON_RO0bits @ 0xF3F;
28151:         // bitfield macros
28152:         #define _CANCON_RO0_FP0_POSN                                0x0
28153:         #define _CANCON_RO0_FP0_POSITION                            0x0
28154:         #define _CANCON_RO0_FP0_SIZE                                0x1
28155:         #define _CANCON_RO0_FP0_LENGTH                              0x1
28156:         #define _CANCON_RO0_FP0_MASK                                0x1
28157:         #define _CANCON_RO0_WIN0_FP1_POSN                           0x1
28158:         #define _CANCON_RO0_WIN0_FP1_POSITION                       0x1
28159:         #define _CANCON_RO0_WIN0_FP1_SIZE                           0x1
28160:         #define _CANCON_RO0_WIN0_FP1_LENGTH                         0x1
28161:         #define _CANCON_RO0_WIN0_FP1_MASK                           0x2
28162:         #define _CANCON_RO0_WIN1_FP2_POSN                           0x2
28163:         #define _CANCON_RO0_WIN1_FP2_POSITION                       0x2
28164:         #define _CANCON_RO0_WIN1_FP2_SIZE                           0x1
28165:         #define _CANCON_RO0_WIN1_FP2_LENGTH                         0x1
28166:         #define _CANCON_RO0_WIN1_FP2_MASK                           0x4
28167:         #define _CANCON_RO0_WIN2_FP3_POSN                           0x3
28168:         #define _CANCON_RO0_WIN2_FP3_POSITION                       0x3
28169:         #define _CANCON_RO0_WIN2_FP3_SIZE                           0x1
28170:         #define _CANCON_RO0_WIN2_FP3_LENGTH                         0x1
28171:         #define _CANCON_RO0_WIN2_FP3_MASK                           0x8
28172:         #define _CANCON_RO0_ABAT_POSN                               0x4
28173:         #define _CANCON_RO0_ABAT_POSITION                           0x4
28174:         #define _CANCON_RO0_ABAT_SIZE                               0x1
28175:         #define _CANCON_RO0_ABAT_LENGTH                             0x1
28176:         #define _CANCON_RO0_ABAT_MASK                               0x10
28177:         #define _CANCON_RO0_REQOP_POSN                              0x5
28178:         #define _CANCON_RO0_REQOP_POSITION                          0x5
28179:         #define _CANCON_RO0_REQOP_SIZE                              0x3
28180:         #define _CANCON_RO0_REQOP_LENGTH                            0x3
28181:         #define _CANCON_RO0_REQOP_MASK                              0xE0
28182:         #define _CANCON_RO0_WIN0_POSN                               0x1
28183:         #define _CANCON_RO0_WIN0_POSITION                           0x1
28184:         #define _CANCON_RO0_WIN0_SIZE                               0x1
28185:         #define _CANCON_RO0_WIN0_LENGTH                             0x1
28186:         #define _CANCON_RO0_WIN0_MASK                               0x2
28187:         #define _CANCON_RO0_WIN1_POSN                               0x2
28188:         #define _CANCON_RO0_WIN1_POSITION                           0x2
28189:         #define _CANCON_RO0_WIN1_SIZE                               0x1
28190:         #define _CANCON_RO0_WIN1_LENGTH                             0x1
28191:         #define _CANCON_RO0_WIN1_MASK                               0x4
28192:         #define _CANCON_RO0_WIN2_POSN                               0x3
28193:         #define _CANCON_RO0_WIN2_POSITION                           0x3
28194:         #define _CANCON_RO0_WIN2_SIZE                               0x1
28195:         #define _CANCON_RO0_WIN2_LENGTH                             0x1
28196:         #define _CANCON_RO0_WIN2_MASK                               0x8
28197:         #define _CANCON_RO0_FP1_POSN                                0x1
28198:         #define _CANCON_RO0_FP1_POSITION                            0x1
28199:         #define _CANCON_RO0_FP1_SIZE                                0x1
28200:         #define _CANCON_RO0_FP1_LENGTH                              0x1
28201:         #define _CANCON_RO0_FP1_MASK                                0x2
28202:         #define _CANCON_RO0_FP2_POSN                                0x2
28203:         #define _CANCON_RO0_FP2_POSITION                            0x2
28204:         #define _CANCON_RO0_FP2_SIZE                                0x1
28205:         #define _CANCON_RO0_FP2_LENGTH                              0x1
28206:         #define _CANCON_RO0_FP2_MASK                                0x4
28207:         #define _CANCON_RO0_FP3_POSN                                0x3
28208:         #define _CANCON_RO0_FP3_POSITION                            0x3
28209:         #define _CANCON_RO0_FP3_SIZE                                0x1
28210:         #define _CANCON_RO0_FP3_LENGTH                              0x1
28211:         #define _CANCON_RO0_FP3_MASK                                0x8
28212:         
28213:         // Register: CCP5CON
28214:         extern volatile unsigned char           CCP5CON             @ 0xF47;
28215:         #ifndef _LIB_BUILD
28216:         asm("CCP5CON equ 0F47h");
28217:         #endif
28218:         // bitfield definitions
28219:         typedef union {
28220:             struct {
28221:                 unsigned CCP5M                  :4;
28222:                 unsigned DC5B                   :2;
28223:             };
28224:             struct {
28225:                 unsigned CCP5M0                 :1;
28226:                 unsigned CCP5M1                 :1;
28227:                 unsigned CCP5M2                 :1;
28228:                 unsigned CCP5M3                 :1;
28229:                 unsigned DC5B0                  :1;
28230:                 unsigned DC5B1                  :1;
28231:             };
28232:             struct {
28233:                 unsigned                        :4;
28234:                 unsigned CCP5Y                  :1;
28235:                 unsigned CCP5X                  :1;
28236:             };
28237:         } CCP5CONbits_t;
28238:         extern volatile CCP5CONbits_t CCP5CONbits @ 0xF47;
28239:         // bitfield macros
28240:         #define _CCP5CON_CCP5M_POSN                                 0x0
28241:         #define _CCP5CON_CCP5M_POSITION                             0x0
28242:         #define _CCP5CON_CCP5M_SIZE                                 0x4
28243:         #define _CCP5CON_CCP5M_LENGTH                               0x4
28244:         #define _CCP5CON_CCP5M_MASK                                 0xF
28245:         #define _CCP5CON_DC5B_POSN                                  0x4
28246:         #define _CCP5CON_DC5B_POSITION                              0x4
28247:         #define _CCP5CON_DC5B_SIZE                                  0x2
28248:         #define _CCP5CON_DC5B_LENGTH                                0x2
28249:         #define _CCP5CON_DC5B_MASK                                  0x30
28250:         #define _CCP5CON_CCP5M0_POSN                                0x0
28251:         #define _CCP5CON_CCP5M0_POSITION                            0x0
28252:         #define _CCP5CON_CCP5M0_SIZE                                0x1
28253:         #define _CCP5CON_CCP5M0_LENGTH                              0x1
28254:         #define _CCP5CON_CCP5M0_MASK                                0x1
28255:         #define _CCP5CON_CCP5M1_POSN                                0x1
28256:         #define _CCP5CON_CCP5M1_POSITION                            0x1
28257:         #define _CCP5CON_CCP5M1_SIZE                                0x1
28258:         #define _CCP5CON_CCP5M1_LENGTH                              0x1
28259:         #define _CCP5CON_CCP5M1_MASK                                0x2
28260:         #define _CCP5CON_CCP5M2_POSN                                0x2
28261:         #define _CCP5CON_CCP5M2_POSITION                            0x2
28262:         #define _CCP5CON_CCP5M2_SIZE                                0x1
28263:         #define _CCP5CON_CCP5M2_LENGTH                              0x1
28264:         #define _CCP5CON_CCP5M2_MASK                                0x4
28265:         #define _CCP5CON_CCP5M3_POSN                                0x3
28266:         #define _CCP5CON_CCP5M3_POSITION                            0x3
28267:         #define _CCP5CON_CCP5M3_SIZE                                0x1
28268:         #define _CCP5CON_CCP5M3_LENGTH                              0x1
28269:         #define _CCP5CON_CCP5M3_MASK                                0x8
28270:         #define _CCP5CON_DC5B0_POSN                                 0x4
28271:         #define _CCP5CON_DC5B0_POSITION                             0x4
28272:         #define _CCP5CON_DC5B0_SIZE                                 0x1
28273:         #define _CCP5CON_DC5B0_LENGTH                               0x1
28274:         #define _CCP5CON_DC5B0_MASK                                 0x10
28275:         #define _CCP5CON_DC5B1_POSN                                 0x5
28276:         #define _CCP5CON_DC5B1_POSITION                             0x5
28277:         #define _CCP5CON_DC5B1_SIZE                                 0x1
28278:         #define _CCP5CON_DC5B1_LENGTH                               0x1
28279:         #define _CCP5CON_DC5B1_MASK                                 0x20
28280:         #define _CCP5CON_CCP5Y_POSN                                 0x4
28281:         #define _CCP5CON_CCP5Y_POSITION                             0x4
28282:         #define _CCP5CON_CCP5Y_SIZE                                 0x1
28283:         #define _CCP5CON_CCP5Y_LENGTH                               0x1
28284:         #define _CCP5CON_CCP5Y_MASK                                 0x10
28285:         #define _CCP5CON_CCP5X_POSN                                 0x5
28286:         #define _CCP5CON_CCP5X_POSITION                             0x5
28287:         #define _CCP5CON_CCP5X_SIZE                                 0x1
28288:         #define _CCP5CON_CCP5X_LENGTH                               0x1
28289:         #define _CCP5CON_CCP5X_MASK                                 0x20
28290:         
28291:         // Register: CCPR5
28292:         extern volatile unsigned short          CCPR5               @ 0xF48;
28293:         #ifndef _LIB_BUILD
28294:         asm("CCPR5 equ 0F48h");
28295:         #endif
28296:         
28297:         // Register: CCPR5L
28298:         extern volatile unsigned char           CCPR5L              @ 0xF48;
28299:         #ifndef _LIB_BUILD
28300:         asm("CCPR5L equ 0F48h");
28301:         #endif
28302:         // bitfield definitions
28303:         typedef union {
28304:             struct {
28305:                 unsigned CCPR5L                 :8;
28306:             };
28307:         } CCPR5Lbits_t;
28308:         extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF48;
28309:         // bitfield macros
28310:         #define _CCPR5L_CCPR5L_POSN                                 0x0
28311:         #define _CCPR5L_CCPR5L_POSITION                             0x0
28312:         #define _CCPR5L_CCPR5L_SIZE                                 0x8
28313:         #define _CCPR5L_CCPR5L_LENGTH                               0x8
28314:         #define _CCPR5L_CCPR5L_MASK                                 0xFF
28315:         
28316:         // Register: CCPR5H
28317:         extern volatile unsigned char           CCPR5H              @ 0xF49;
28318:         #ifndef _LIB_BUILD
28319:         asm("CCPR5H equ 0F49h");
28320:         #endif
28321:         // bitfield definitions
28322:         typedef union {
28323:             struct {
28324:                 unsigned CCPR5H                 :8;
28325:             };
28326:         } CCPR5Hbits_t;
28327:         extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF49;
28328:         // bitfield macros
28329:         #define _CCPR5H_CCPR5H_POSN                                 0x0
28330:         #define _CCPR5H_CCPR5H_POSITION                             0x0
28331:         #define _CCPR5H_CCPR5H_SIZE                                 0x8
28332:         #define _CCPR5H_CCPR5H_LENGTH                               0x8
28333:         #define _CCPR5H_CCPR5H_MASK                                 0xFF
28334:         
28335:         // Register: CCP4CON
28336:         extern volatile unsigned char           CCP4CON             @ 0xF4A;
28337:         #ifndef _LIB_BUILD
28338:         asm("CCP4CON equ 0F4Ah");
28339:         #endif
28340:         // bitfield definitions
28341:         typedef union {
28342:             struct {
28343:                 unsigned CCP4M                  :4;
28344:                 unsigned DC4B                   :2;
28345:             };
28346:             struct {
28347:                 unsigned CCP4M0                 :1;
28348:                 unsigned CCP4M1                 :1;
28349:                 unsigned CCP4M2                 :1;
28350:                 unsigned CCP4M3                 :1;
28351:                 unsigned DC4B0                  :1;
28352:                 unsigned DC4B1                  :1;
28353:             };
28354:             struct {
28355:                 unsigned                        :4;
28356:                 unsigned CCP4Y                  :1;
28357:                 unsigned CCP4X                  :1;
28358:             };
28359:         } CCP4CONbits_t;
28360:         extern volatile CCP4CONbits_t CCP4CONbits @ 0xF4A;
28361:         // bitfield macros
28362:         #define _CCP4CON_CCP4M_POSN                                 0x0
28363:         #define _CCP4CON_CCP4M_POSITION                             0x0
28364:         #define _CCP4CON_CCP4M_SIZE                                 0x4
28365:         #define _CCP4CON_CCP4M_LENGTH                               0x4
28366:         #define _CCP4CON_CCP4M_MASK                                 0xF
28367:         #define _CCP4CON_DC4B_POSN                                  0x4
28368:         #define _CCP4CON_DC4B_POSITION                              0x4
28369:         #define _CCP4CON_DC4B_SIZE                                  0x2
28370:         #define _CCP4CON_DC4B_LENGTH                                0x2
28371:         #define _CCP4CON_DC4B_MASK                                  0x30
28372:         #define _CCP4CON_CCP4M0_POSN                                0x0
28373:         #define _CCP4CON_CCP4M0_POSITION                            0x0
28374:         #define _CCP4CON_CCP4M0_SIZE                                0x1
28375:         #define _CCP4CON_CCP4M0_LENGTH                              0x1
28376:         #define _CCP4CON_CCP4M0_MASK                                0x1
28377:         #define _CCP4CON_CCP4M1_POSN                                0x1
28378:         #define _CCP4CON_CCP4M1_POSITION                            0x1
28379:         #define _CCP4CON_CCP4M1_SIZE                                0x1
28380:         #define _CCP4CON_CCP4M1_LENGTH                              0x1
28381:         #define _CCP4CON_CCP4M1_MASK                                0x2
28382:         #define _CCP4CON_CCP4M2_POSN                                0x2
28383:         #define _CCP4CON_CCP4M2_POSITION                            0x2
28384:         #define _CCP4CON_CCP4M2_SIZE                                0x1
28385:         #define _CCP4CON_CCP4M2_LENGTH                              0x1
28386:         #define _CCP4CON_CCP4M2_MASK                                0x4
28387:         #define _CCP4CON_CCP4M3_POSN                                0x3
28388:         #define _CCP4CON_CCP4M3_POSITION                            0x3
28389:         #define _CCP4CON_CCP4M3_SIZE                                0x1
28390:         #define _CCP4CON_CCP4M3_LENGTH                              0x1
28391:         #define _CCP4CON_CCP4M3_MASK                                0x8
28392:         #define _CCP4CON_DC4B0_POSN                                 0x4
28393:         #define _CCP4CON_DC4B0_POSITION                             0x4
28394:         #define _CCP4CON_DC4B0_SIZE                                 0x1
28395:         #define _CCP4CON_DC4B0_LENGTH                               0x1
28396:         #define _CCP4CON_DC4B0_MASK                                 0x10
28397:         #define _CCP4CON_DC4B1_POSN                                 0x5
28398:         #define _CCP4CON_DC4B1_POSITION                             0x5
28399:         #define _CCP4CON_DC4B1_SIZE                                 0x1
28400:         #define _CCP4CON_DC4B1_LENGTH                               0x1
28401:         #define _CCP4CON_DC4B1_MASK                                 0x20
28402:         #define _CCP4CON_CCP4Y_POSN                                 0x4
28403:         #define _CCP4CON_CCP4Y_POSITION                             0x4
28404:         #define _CCP4CON_CCP4Y_SIZE                                 0x1
28405:         #define _CCP4CON_CCP4Y_LENGTH                               0x1
28406:         #define _CCP4CON_CCP4Y_MASK                                 0x10
28407:         #define _CCP4CON_CCP4X_POSN                                 0x5
28408:         #define _CCP4CON_CCP4X_POSITION                             0x5
28409:         #define _CCP4CON_CCP4X_SIZE                                 0x1
28410:         #define _CCP4CON_CCP4X_LENGTH                               0x1
28411:         #define _CCP4CON_CCP4X_MASK                                 0x20
28412:         
28413:         // Register: CCPR4
28414:         extern volatile unsigned short          CCPR4               @ 0xF4B;
28415:         #ifndef _LIB_BUILD
28416:         asm("CCPR4 equ 0F4Bh");
28417:         #endif
28418:         
28419:         // Register: CCPR4L
28420:         extern volatile unsigned char           CCPR4L              @ 0xF4B;
28421:         #ifndef _LIB_BUILD
28422:         asm("CCPR4L equ 0F4Bh");
28423:         #endif
28424:         // bitfield definitions
28425:         typedef union {
28426:             struct {
28427:                 unsigned CCPR4L                 :8;
28428:             };
28429:         } CCPR4Lbits_t;
28430:         extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF4B;
28431:         // bitfield macros
28432:         #define _CCPR4L_CCPR4L_POSN                                 0x0
28433:         #define _CCPR4L_CCPR4L_POSITION                             0x0
28434:         #define _CCPR4L_CCPR4L_SIZE                                 0x8
28435:         #define _CCPR4L_CCPR4L_LENGTH                               0x8
28436:         #define _CCPR4L_CCPR4L_MASK                                 0xFF
28437:         
28438:         // Register: CCPR4H
28439:         extern volatile unsigned char           CCPR4H              @ 0xF4C;
28440:         #ifndef _LIB_BUILD
28441:         asm("CCPR4H equ 0F4Ch");
28442:         #endif
28443:         // bitfield definitions
28444:         typedef union {
28445:             struct {
28446:                 unsigned CCPR4H                 :8;
28447:             };
28448:         } CCPR4Hbits_t;
28449:         extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF4C;
28450:         // bitfield macros
28451:         #define _CCPR4H_CCPR4H_POSN                                 0x0
28452:         #define _CCPR4H_CCPR4H_POSITION                             0x0
28453:         #define _CCPR4H_CCPR4H_SIZE                                 0x8
28454:         #define _CCPR4H_CCPR4H_LENGTH                               0x8
28455:         #define _CCPR4H_CCPR4H_MASK                                 0xFF
28456:         
28457:         // Register: CCP3CON
28458:         extern volatile unsigned char           CCP3CON             @ 0xF4D;
28459:         #ifndef _LIB_BUILD
28460:         asm("CCP3CON equ 0F4Dh");
28461:         #endif
28462:         // bitfield definitions
28463:         typedef union {
28464:             struct {
28465:                 unsigned CCP3M                  :4;
28466:                 unsigned DC3B                   :2;
28467:             };
28468:             struct {
28469:                 unsigned CCP3M0                 :1;
28470:                 unsigned CCP3M1                 :1;
28471:                 unsigned CCP3M2                 :1;
28472:                 unsigned CCP3M3                 :1;
28473:                 unsigned DC3B0                  :1;
28474:                 unsigned DC3B1                  :1;
28475:             };
28476:             struct {
28477:                 unsigned                        :4;
28478:                 unsigned CCP3Y                  :1;
28479:                 unsigned CCP3X                  :1;
28480:             };
28481:         } CCP3CONbits_t;
28482:         extern volatile CCP3CONbits_t CCP3CONbits @ 0xF4D;
28483:         // bitfield macros
28484:         #define _CCP3CON_CCP3M_POSN                                 0x0
28485:         #define _CCP3CON_CCP3M_POSITION                             0x0
28486:         #define _CCP3CON_CCP3M_SIZE                                 0x4
28487:         #define _CCP3CON_CCP3M_LENGTH                               0x4
28488:         #define _CCP3CON_CCP3M_MASK                                 0xF
28489:         #define _CCP3CON_DC3B_POSN                                  0x4
28490:         #define _CCP3CON_DC3B_POSITION                              0x4
28491:         #define _CCP3CON_DC3B_SIZE                                  0x2
28492:         #define _CCP3CON_DC3B_LENGTH                                0x2
28493:         #define _CCP3CON_DC3B_MASK                                  0x30
28494:         #define _CCP3CON_CCP3M0_POSN                                0x0
28495:         #define _CCP3CON_CCP3M0_POSITION                            0x0
28496:         #define _CCP3CON_CCP3M0_SIZE                                0x1
28497:         #define _CCP3CON_CCP3M0_LENGTH                              0x1
28498:         #define _CCP3CON_CCP3M0_MASK                                0x1
28499:         #define _CCP3CON_CCP3M1_POSN                                0x1
28500:         #define _CCP3CON_CCP3M1_POSITION                            0x1
28501:         #define _CCP3CON_CCP3M1_SIZE                                0x1
28502:         #define _CCP3CON_CCP3M1_LENGTH                              0x1
28503:         #define _CCP3CON_CCP3M1_MASK                                0x2
28504:         #define _CCP3CON_CCP3M2_POSN                                0x2
28505:         #define _CCP3CON_CCP3M2_POSITION                            0x2
28506:         #define _CCP3CON_CCP3M2_SIZE                                0x1
28507:         #define _CCP3CON_CCP3M2_LENGTH                              0x1
28508:         #define _CCP3CON_CCP3M2_MASK                                0x4
28509:         #define _CCP3CON_CCP3M3_POSN                                0x3
28510:         #define _CCP3CON_CCP3M3_POSITION                            0x3
28511:         #define _CCP3CON_CCP3M3_SIZE                                0x1
28512:         #define _CCP3CON_CCP3M3_LENGTH                              0x1
28513:         #define _CCP3CON_CCP3M3_MASK                                0x8
28514:         #define _CCP3CON_DC3B0_POSN                                 0x4
28515:         #define _CCP3CON_DC3B0_POSITION                             0x4
28516:         #define _CCP3CON_DC3B0_SIZE                                 0x1
28517:         #define _CCP3CON_DC3B0_LENGTH                               0x1
28518:         #define _CCP3CON_DC3B0_MASK                                 0x10
28519:         #define _CCP3CON_DC3B1_POSN                                 0x5
28520:         #define _CCP3CON_DC3B1_POSITION                             0x5
28521:         #define _CCP3CON_DC3B1_SIZE                                 0x1
28522:         #define _CCP3CON_DC3B1_LENGTH                               0x1
28523:         #define _CCP3CON_DC3B1_MASK                                 0x20
28524:         #define _CCP3CON_CCP3Y_POSN                                 0x4
28525:         #define _CCP3CON_CCP3Y_POSITION                             0x4
28526:         #define _CCP3CON_CCP3Y_SIZE                                 0x1
28527:         #define _CCP3CON_CCP3Y_LENGTH                               0x1
28528:         #define _CCP3CON_CCP3Y_MASK                                 0x10
28529:         #define _CCP3CON_CCP3X_POSN                                 0x5
28530:         #define _CCP3CON_CCP3X_POSITION                             0x5
28531:         #define _CCP3CON_CCP3X_SIZE                                 0x1
28532:         #define _CCP3CON_CCP3X_LENGTH                               0x1
28533:         #define _CCP3CON_CCP3X_MASK                                 0x20
28534:         
28535:         // Register: CCPR3
28536:         extern volatile unsigned short          CCPR3               @ 0xF4E;
28537:         #ifndef _LIB_BUILD
28538:         asm("CCPR3 equ 0F4Eh");
28539:         #endif
28540:         
28541:         // Register: CCPR3L
28542:         extern volatile unsigned char           CCPR3L              @ 0xF4E;
28543:         #ifndef _LIB_BUILD
28544:         asm("CCPR3L equ 0F4Eh");
28545:         #endif
28546:         // bitfield definitions
28547:         typedef union {
28548:             struct {
28549:                 unsigned CCPR3L                 :8;
28550:             };
28551:         } CCPR3Lbits_t;
28552:         extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF4E;
28553:         // bitfield macros
28554:         #define _CCPR3L_CCPR3L_POSN                                 0x0
28555:         #define _CCPR3L_CCPR3L_POSITION                             0x0
28556:         #define _CCPR3L_CCPR3L_SIZE                                 0x8
28557:         #define _CCPR3L_CCPR3L_LENGTH                               0x8
28558:         #define _CCPR3L_CCPR3L_MASK                                 0xFF
28559:         
28560:         // Register: CCPR3H
28561:         extern volatile unsigned char           CCPR3H              @ 0xF4F;
28562:         #ifndef _LIB_BUILD
28563:         asm("CCPR3H equ 0F4Fh");
28564:         #endif
28565:         // bitfield definitions
28566:         typedef union {
28567:             struct {
28568:                 unsigned CCPR3H                 :8;
28569:             };
28570:         } CCPR3Hbits_t;
28571:         extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF4F;
28572:         // bitfield macros
28573:         #define _CCPR3H_CCPR3H_POSN                                 0x0
28574:         #define _CCPR3H_CCPR3H_POSITION                             0x0
28575:         #define _CCPR3H_CCPR3H_SIZE                                 0x8
28576:         #define _CCPR3H_CCPR3H_LENGTH                               0x8
28577:         #define _CCPR3H_CCPR3H_MASK                                 0xFF
28578:         
28579:         // Register: CCP2CON
28580:         extern volatile unsigned char           CCP2CON             @ 0xF50;
28581:         #ifndef _LIB_BUILD
28582:         asm("CCP2CON equ 0F50h");
28583:         #endif
28584:         // aliases
28585:         extern volatile unsigned char           ECCP2CON            @ 0xF50;
28586:         #ifndef _LIB_BUILD
28587:         asm("ECCP2CON equ 0F50h");
28588:         #endif
28589:         // bitfield definitions
28590:         typedef union {
28591:             struct {
28592:                 unsigned CCP2M                  :4;
28593:                 unsigned DC2B                   :2;
28594:             };
28595:             struct {
28596:                 unsigned CCP2M0                 :1;
28597:                 unsigned CCP2M1                 :1;
28598:                 unsigned CCP2M2                 :1;
28599:                 unsigned CCP2M3                 :1;
28600:                 unsigned DC2B0                  :1;
28601:                 unsigned DC2B1                  :1;
28602:             };
28603:             struct {
28604:                 unsigned                        :4;
28605:                 unsigned CCP2Y                  :1;
28606:                 unsigned CCP2X                  :1;
28607:             };
28608:         } CCP2CONbits_t;
28609:         extern volatile CCP2CONbits_t CCP2CONbits @ 0xF50;
28610:         // bitfield macros
28611:         #define _CCP2CON_CCP2M_POSN                                 0x0
28612:         #define _CCP2CON_CCP2M_POSITION                             0x0
28613:         #define _CCP2CON_CCP2M_SIZE                                 0x4
28614:         #define _CCP2CON_CCP2M_LENGTH                               0x4
28615:         #define _CCP2CON_CCP2M_MASK                                 0xF
28616:         #define _CCP2CON_DC2B_POSN                                  0x4
28617:         #define _CCP2CON_DC2B_POSITION                              0x4
28618:         #define _CCP2CON_DC2B_SIZE                                  0x2
28619:         #define _CCP2CON_DC2B_LENGTH                                0x2
28620:         #define _CCP2CON_DC2B_MASK                                  0x30
28621:         #define _CCP2CON_CCP2M0_POSN                                0x0
28622:         #define _CCP2CON_CCP2M0_POSITION                            0x0
28623:         #define _CCP2CON_CCP2M0_SIZE                                0x1
28624:         #define _CCP2CON_CCP2M0_LENGTH                              0x1
28625:         #define _CCP2CON_CCP2M0_MASK                                0x1
28626:         #define _CCP2CON_CCP2M1_POSN                                0x1
28627:         #define _CCP2CON_CCP2M1_POSITION                            0x1
28628:         #define _CCP2CON_CCP2M1_SIZE                                0x1
28629:         #define _CCP2CON_CCP2M1_LENGTH                              0x1
28630:         #define _CCP2CON_CCP2M1_MASK                                0x2
28631:         #define _CCP2CON_CCP2M2_POSN                                0x2
28632:         #define _CCP2CON_CCP2M2_POSITION                            0x2
28633:         #define _CCP2CON_CCP2M2_SIZE                                0x1
28634:         #define _CCP2CON_CCP2M2_LENGTH                              0x1
28635:         #define _CCP2CON_CCP2M2_MASK                                0x4
28636:         #define _CCP2CON_CCP2M3_POSN                                0x3
28637:         #define _CCP2CON_CCP2M3_POSITION                            0x3
28638:         #define _CCP2CON_CCP2M3_SIZE                                0x1
28639:         #define _CCP2CON_CCP2M3_LENGTH                              0x1
28640:         #define _CCP2CON_CCP2M3_MASK                                0x8
28641:         #define _CCP2CON_DC2B0_POSN                                 0x4
28642:         #define _CCP2CON_DC2B0_POSITION                             0x4
28643:         #define _CCP2CON_DC2B0_SIZE                                 0x1
28644:         #define _CCP2CON_DC2B0_LENGTH                               0x1
28645:         #define _CCP2CON_DC2B0_MASK                                 0x10
28646:         #define _CCP2CON_DC2B1_POSN                                 0x5
28647:         #define _CCP2CON_DC2B1_POSITION                             0x5
28648:         #define _CCP2CON_DC2B1_SIZE                                 0x1
28649:         #define _CCP2CON_DC2B1_LENGTH                               0x1
28650:         #define _CCP2CON_DC2B1_MASK                                 0x20
28651:         #define _CCP2CON_CCP2Y_POSN                                 0x4
28652:         #define _CCP2CON_CCP2Y_POSITION                             0x4
28653:         #define _CCP2CON_CCP2Y_SIZE                                 0x1
28654:         #define _CCP2CON_CCP2Y_LENGTH                               0x1
28655:         #define _CCP2CON_CCP2Y_MASK                                 0x10
28656:         #define _CCP2CON_CCP2X_POSN                                 0x5
28657:         #define _CCP2CON_CCP2X_POSITION                             0x5
28658:         #define _CCP2CON_CCP2X_SIZE                                 0x1
28659:         #define _CCP2CON_CCP2X_LENGTH                               0x1
28660:         #define _CCP2CON_CCP2X_MASK                                 0x20
28661:         // alias bitfield definitions
28662:         typedef union {
28663:             struct {
28664:                 unsigned CCP2M                  :4;
28665:                 unsigned DC2B                   :2;
28666:             };
28667:             struct {
28668:                 unsigned CCP2M0                 :1;
28669:                 unsigned CCP2M1                 :1;
28670:                 unsigned CCP2M2                 :1;
28671:                 unsigned CCP2M3                 :1;
28672:                 unsigned DC2B0                  :1;
28673:                 unsigned DC2B1                  :1;
28674:             };
28675:             struct {
28676:                 unsigned                        :4;
28677:                 unsigned CCP2Y                  :1;
28678:                 unsigned CCP2X                  :1;
28679:             };
28680:         } ECCP2CONbits_t;
28681:         extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xF50;
28682:         // bitfield macros
28683:         #define _ECCP2CON_CCP2M_POSN                                0x0
28684:         #define _ECCP2CON_CCP2M_POSITION                            0x0
28685:         #define _ECCP2CON_CCP2M_SIZE                                0x4
28686:         #define _ECCP2CON_CCP2M_LENGTH                              0x4
28687:         #define _ECCP2CON_CCP2M_MASK                                0xF
28688:         #define _ECCP2CON_DC2B_POSN                                 0x4
28689:         #define _ECCP2CON_DC2B_POSITION                             0x4
28690:         #define _ECCP2CON_DC2B_SIZE                                 0x2
28691:         #define _ECCP2CON_DC2B_LENGTH                               0x2
28692:         #define _ECCP2CON_DC2B_MASK                                 0x30
28693:         #define _ECCP2CON_CCP2M0_POSN                               0x0
28694:         #define _ECCP2CON_CCP2M0_POSITION                           0x0
28695:         #define _ECCP2CON_CCP2M0_SIZE                               0x1
28696:         #define _ECCP2CON_CCP2M0_LENGTH                             0x1
28697:         #define _ECCP2CON_CCP2M0_MASK                               0x1
28698:         #define _ECCP2CON_CCP2M1_POSN                               0x1
28699:         #define _ECCP2CON_CCP2M1_POSITION                           0x1
28700:         #define _ECCP2CON_CCP2M1_SIZE                               0x1
28701:         #define _ECCP2CON_CCP2M1_LENGTH                             0x1
28702:         #define _ECCP2CON_CCP2M1_MASK                               0x2
28703:         #define _ECCP2CON_CCP2M2_POSN                               0x2
28704:         #define _ECCP2CON_CCP2M2_POSITION                           0x2
28705:         #define _ECCP2CON_CCP2M2_SIZE                               0x1
28706:         #define _ECCP2CON_CCP2M2_LENGTH                             0x1
28707:         #define _ECCP2CON_CCP2M2_MASK                               0x4
28708:         #define _ECCP2CON_CCP2M3_POSN                               0x3
28709:         #define _ECCP2CON_CCP2M3_POSITION                           0x3
28710:         #define _ECCP2CON_CCP2M3_SIZE                               0x1
28711:         #define _ECCP2CON_CCP2M3_LENGTH                             0x1
28712:         #define _ECCP2CON_CCP2M3_MASK                               0x8
28713:         #define _ECCP2CON_DC2B0_POSN                                0x4
28714:         #define _ECCP2CON_DC2B0_POSITION                            0x4
28715:         #define _ECCP2CON_DC2B0_SIZE                                0x1
28716:         #define _ECCP2CON_DC2B0_LENGTH                              0x1
28717:         #define _ECCP2CON_DC2B0_MASK                                0x10
28718:         #define _ECCP2CON_DC2B1_POSN                                0x5
28719:         #define _ECCP2CON_DC2B1_POSITION                            0x5
28720:         #define _ECCP2CON_DC2B1_SIZE                                0x1
28721:         #define _ECCP2CON_DC2B1_LENGTH                              0x1
28722:         #define _ECCP2CON_DC2B1_MASK                                0x20
28723:         #define _ECCP2CON_CCP2Y_POSN                                0x4
28724:         #define _ECCP2CON_CCP2Y_POSITION                            0x4
28725:         #define _ECCP2CON_CCP2Y_SIZE                                0x1
28726:         #define _ECCP2CON_CCP2Y_LENGTH                              0x1
28727:         #define _ECCP2CON_CCP2Y_MASK                                0x10
28728:         #define _ECCP2CON_CCP2X_POSN                                0x5
28729:         #define _ECCP2CON_CCP2X_POSITION                            0x5
28730:         #define _ECCP2CON_CCP2X_SIZE                                0x1
28731:         #define _ECCP2CON_CCP2X_LENGTH                              0x1
28732:         #define _ECCP2CON_CCP2X_MASK                                0x20
28733:         
28734:         // Register: CCPR2
28735:         extern volatile unsigned short          CCPR2               @ 0xF51;
28736:         #ifndef _LIB_BUILD
28737:         asm("CCPR2 equ 0F51h");
28738:         #endif
28739:         
28740:         // Register: CCPR2L
28741:         extern volatile unsigned char           CCPR2L              @ 0xF51;
28742:         #ifndef _LIB_BUILD
28743:         asm("CCPR2L equ 0F51h");
28744:         #endif
28745:         // bitfield definitions
28746:         typedef union {
28747:             struct {
28748:                 unsigned CCPR2L                 :8;
28749:             };
28750:         } CCPR2Lbits_t;
28751:         extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF51;
28752:         // bitfield macros
28753:         #define _CCPR2L_CCPR2L_POSN                                 0x0
28754:         #define _CCPR2L_CCPR2L_POSITION                             0x0
28755:         #define _CCPR2L_CCPR2L_SIZE                                 0x8
28756:         #define _CCPR2L_CCPR2L_LENGTH                               0x8
28757:         #define _CCPR2L_CCPR2L_MASK                                 0xFF
28758:         
28759:         // Register: CCPR2H
28760:         extern volatile unsigned char           CCPR2H              @ 0xF52;
28761:         #ifndef _LIB_BUILD
28762:         asm("CCPR2H equ 0F52h");
28763:         #endif
28764:         // bitfield definitions
28765:         typedef union {
28766:             struct {
28767:                 unsigned CCPR2H                 :8;
28768:             };
28769:         } CCPR2Hbits_t;
28770:         extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF52;
28771:         // bitfield macros
28772:         #define _CCPR2H_CCPR2H_POSN                                 0x0
28773:         #define _CCPR2H_CCPR2H_POSITION                             0x0
28774:         #define _CCPR2H_CCPR2H_SIZE                                 0x8
28775:         #define _CCPR2H_CCPR2H_LENGTH                               0x8
28776:         #define _CCPR2H_CCPR2H_MASK                                 0xFF
28777:         
28778:         // Register: CTMUICON
28779:         extern volatile unsigned char           CTMUICON            @ 0xF53;
28780:         #ifndef _LIB_BUILD
28781:         asm("CTMUICON equ 0F53h");
28782:         #endif
28783:         // bitfield definitions
28784:         typedef union {
28785:             struct {
28786:                 unsigned IRNG                   :2;
28787:                 unsigned ITRIM                  :6;
28788:             };
28789:             struct {
28790:                 unsigned IRNG0                  :1;
28791:                 unsigned IRNG1                  :1;
28792:                 unsigned ITRIM0                 :1;
28793:                 unsigned ITRIM1                 :1;
28794:                 unsigned ITRIM2                 :1;
28795:                 unsigned ITRIM3                 :1;
28796:                 unsigned ITRIM4                 :1;
28797:                 unsigned ITRIM5                 :1;
28798:             };
28799:         } CTMUICONbits_t;
28800:         extern volatile CTMUICONbits_t CTMUICONbits @ 0xF53;
28801:         // bitfield macros
28802:         #define _CTMUICON_IRNG_POSN                                 0x0
28803:         #define _CTMUICON_IRNG_POSITION                             0x0
28804:         #define _CTMUICON_IRNG_SIZE                                 0x2
28805:         #define _CTMUICON_IRNG_LENGTH                               0x2
28806:         #define _CTMUICON_IRNG_MASK                                 0x3
28807:         #define _CTMUICON_ITRIM_POSN                                0x2
28808:         #define _CTMUICON_ITRIM_POSITION                            0x2
28809:         #define _CTMUICON_ITRIM_SIZE                                0x6
28810:         #define _CTMUICON_ITRIM_LENGTH                              0x6
28811:         #define _CTMUICON_ITRIM_MASK                                0xFC
28812:         #define _CTMUICON_IRNG0_POSN                                0x0
28813:         #define _CTMUICON_IRNG0_POSITION                            0x0
28814:         #define _CTMUICON_IRNG0_SIZE                                0x1
28815:         #define _CTMUICON_IRNG0_LENGTH                              0x1
28816:         #define _CTMUICON_IRNG0_MASK                                0x1
28817:         #define _CTMUICON_IRNG1_POSN                                0x1
28818:         #define _CTMUICON_IRNG1_POSITION                            0x1
28819:         #define _CTMUICON_IRNG1_SIZE                                0x1
28820:         #define _CTMUICON_IRNG1_LENGTH                              0x1
28821:         #define _CTMUICON_IRNG1_MASK                                0x2
28822:         #define _CTMUICON_ITRIM0_POSN                               0x2
28823:         #define _CTMUICON_ITRIM0_POSITION                           0x2
28824:         #define _CTMUICON_ITRIM0_SIZE                               0x1
28825:         #define _CTMUICON_ITRIM0_LENGTH                             0x1
28826:         #define _CTMUICON_ITRIM0_MASK                               0x4
28827:         #define _CTMUICON_ITRIM1_POSN                               0x3
28828:         #define _CTMUICON_ITRIM1_POSITION                           0x3
28829:         #define _CTMUICON_ITRIM1_SIZE                               0x1
28830:         #define _CTMUICON_ITRIM1_LENGTH                             0x1
28831:         #define _CTMUICON_ITRIM1_MASK                               0x8
28832:         #define _CTMUICON_ITRIM2_POSN                               0x4
28833:         #define _CTMUICON_ITRIM2_POSITION                           0x4
28834:         #define _CTMUICON_ITRIM2_SIZE                               0x1
28835:         #define _CTMUICON_ITRIM2_LENGTH                             0x1
28836:         #define _CTMUICON_ITRIM2_MASK                               0x10
28837:         #define _CTMUICON_ITRIM3_POSN                               0x5
28838:         #define _CTMUICON_ITRIM3_POSITION                           0x5
28839:         #define _CTMUICON_ITRIM3_SIZE                               0x1
28840:         #define _CTMUICON_ITRIM3_LENGTH                             0x1
28841:         #define _CTMUICON_ITRIM3_MASK                               0x20
28842:         #define _CTMUICON_ITRIM4_POSN                               0x6
28843:         #define _CTMUICON_ITRIM4_POSITION                           0x6
28844:         #define _CTMUICON_ITRIM4_SIZE                               0x1
28845:         #define _CTMUICON_ITRIM4_LENGTH                             0x1
28846:         #define _CTMUICON_ITRIM4_MASK                               0x40
28847:         #define _CTMUICON_ITRIM5_POSN                               0x7
28848:         #define _CTMUICON_ITRIM5_POSITION                           0x7
28849:         #define _CTMUICON_ITRIM5_SIZE                               0x1
28850:         #define _CTMUICON_ITRIM5_LENGTH                             0x1
28851:         #define _CTMUICON_ITRIM5_MASK                               0x80
28852:         
28853:         // Register: CTMUCONL
28854:         extern volatile unsigned char           CTMUCONL            @ 0xF54;
28855:         #ifndef _LIB_BUILD
28856:         asm("CTMUCONL equ 0F54h");
28857:         #endif
28858:         // bitfield definitions
28859:         typedef union {
28860:             struct {
28861:                 unsigned EDG1STAT               :1;
28862:                 unsigned EDG2STAT               :1;
28863:                 unsigned EDG1SEL                :2;
28864:                 unsigned EDG1POL                :1;
28865:                 unsigned EDG2SEL                :2;
28866:                 unsigned EDG2POL                :1;
28867:             };
28868:             struct {
28869:                 unsigned                        :2;
28870:                 unsigned EDG1SEL0               :1;
28871:                 unsigned EDG1SEL1               :1;
28872:                 unsigned                        :1;
28873:                 unsigned EDG2SEL0               :1;
28874:                 unsigned EDG2SEL1               :1;
28875:             };
28876:         } CTMUCONLbits_t;
28877:         extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF54;
28878:         // bitfield macros
28879:         #define _CTMUCONL_EDG1STAT_POSN                             0x0
28880:         #define _CTMUCONL_EDG1STAT_POSITION                         0x0
28881:         #define _CTMUCONL_EDG1STAT_SIZE                             0x1
28882:         #define _CTMUCONL_EDG1STAT_LENGTH                           0x1
28883:         #define _CTMUCONL_EDG1STAT_MASK                             0x1
28884:         #define _CTMUCONL_EDG2STAT_POSN                             0x1
28885:         #define _CTMUCONL_EDG2STAT_POSITION                         0x1
28886:         #define _CTMUCONL_EDG2STAT_SIZE                             0x1
28887:         #define _CTMUCONL_EDG2STAT_LENGTH                           0x1
28888:         #define _CTMUCONL_EDG2STAT_MASK                             0x2
28889:         #define _CTMUCONL_EDG1SEL_POSN                              0x2
28890:         #define _CTMUCONL_EDG1SEL_POSITION                          0x2
28891:         #define _CTMUCONL_EDG1SEL_SIZE                              0x2
28892:         #define _CTMUCONL_EDG1SEL_LENGTH                            0x2
28893:         #define _CTMUCONL_EDG1SEL_MASK                              0xC
28894:         #define _CTMUCONL_EDG1POL_POSN                              0x4
28895:         #define _CTMUCONL_EDG1POL_POSITION                          0x4
28896:         #define _CTMUCONL_EDG1POL_SIZE                              0x1
28897:         #define _CTMUCONL_EDG1POL_LENGTH                            0x1
28898:         #define _CTMUCONL_EDG1POL_MASK                              0x10
28899:         #define _CTMUCONL_EDG2SEL_POSN                              0x5
28900:         #define _CTMUCONL_EDG2SEL_POSITION                          0x5
28901:         #define _CTMUCONL_EDG2SEL_SIZE                              0x2
28902:         #define _CTMUCONL_EDG2SEL_LENGTH                            0x2
28903:         #define _CTMUCONL_EDG2SEL_MASK                              0x60
28904:         #define _CTMUCONL_EDG2POL_POSN                              0x7
28905:         #define _CTMUCONL_EDG2POL_POSITION                          0x7
28906:         #define _CTMUCONL_EDG2POL_SIZE                              0x1
28907:         #define _CTMUCONL_EDG2POL_LENGTH                            0x1
28908:         #define _CTMUCONL_EDG2POL_MASK                              0x80
28909:         #define _CTMUCONL_EDG1SEL0_POSN                             0x2
28910:         #define _CTMUCONL_EDG1SEL0_POSITION                         0x2
28911:         #define _CTMUCONL_EDG1SEL0_SIZE                             0x1
28912:         #define _CTMUCONL_EDG1SEL0_LENGTH                           0x1
28913:         #define _CTMUCONL_EDG1SEL0_MASK                             0x4
28914:         #define _CTMUCONL_EDG1SEL1_POSN                             0x3
28915:         #define _CTMUCONL_EDG1SEL1_POSITION                         0x3
28916:         #define _CTMUCONL_EDG1SEL1_SIZE                             0x1
28917:         #define _CTMUCONL_EDG1SEL1_LENGTH                           0x1
28918:         #define _CTMUCONL_EDG1SEL1_MASK                             0x8
28919:         #define _CTMUCONL_EDG2SEL0_POSN                             0x5
28920:         #define _CTMUCONL_EDG2SEL0_POSITION                         0x5
28921:         #define _CTMUCONL_EDG2SEL0_SIZE                             0x1
28922:         #define _CTMUCONL_EDG2SEL0_LENGTH                           0x1
28923:         #define _CTMUCONL_EDG2SEL0_MASK                             0x20
28924:         #define _CTMUCONL_EDG2SEL1_POSN                             0x6
28925:         #define _CTMUCONL_EDG2SEL1_POSITION                         0x6
28926:         #define _CTMUCONL_EDG2SEL1_SIZE                             0x1
28927:         #define _CTMUCONL_EDG2SEL1_LENGTH                           0x1
28928:         #define _CTMUCONL_EDG2SEL1_MASK                             0x40
28929:         
28930:         // Register: CTMUCONH
28931:         extern volatile unsigned char           CTMUCONH            @ 0xF55;
28932:         #ifndef _LIB_BUILD
28933:         asm("CTMUCONH equ 0F55h");
28934:         #endif
28935:         // bitfield definitions
28936:         typedef union {
28937:             struct {
28938:                 unsigned CTTRIG                 :1;
28939:                 unsigned IDISSEN                :1;
28940:                 unsigned EDGSEQEN               :1;
28941:                 unsigned EDGEN                  :1;
28942:                 unsigned TGEN                   :1;
28943:                 unsigned CTMUSIDL               :1;
28944:                 unsigned                        :1;
28945:                 unsigned CTMUEN                 :1;
28946:             };
28947:         } CTMUCONHbits_t;
28948:         extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF55;
28949:         // bitfield macros
28950:         #define _CTMUCONH_CTTRIG_POSN                               0x0
28951:         #define _CTMUCONH_CTTRIG_POSITION                           0x0
28952:         #define _CTMUCONH_CTTRIG_SIZE                               0x1
28953:         #define _CTMUCONH_CTTRIG_LENGTH                             0x1
28954:         #define _CTMUCONH_CTTRIG_MASK                               0x1
28955:         #define _CTMUCONH_IDISSEN_POSN                              0x1
28956:         #define _CTMUCONH_IDISSEN_POSITION                          0x1
28957:         #define _CTMUCONH_IDISSEN_SIZE                              0x1
28958:         #define _CTMUCONH_IDISSEN_LENGTH                            0x1
28959:         #define _CTMUCONH_IDISSEN_MASK                              0x2
28960:         #define _CTMUCONH_EDGSEQEN_POSN                             0x2
28961:         #define _CTMUCONH_EDGSEQEN_POSITION                         0x2
28962:         #define _CTMUCONH_EDGSEQEN_SIZE                             0x1
28963:         #define _CTMUCONH_EDGSEQEN_LENGTH                           0x1
28964:         #define _CTMUCONH_EDGSEQEN_MASK                             0x4
28965:         #define _CTMUCONH_EDGEN_POSN                                0x3
28966:         #define _CTMUCONH_EDGEN_POSITION                            0x3
28967:         #define _CTMUCONH_EDGEN_SIZE                                0x1
28968:         #define _CTMUCONH_EDGEN_LENGTH                              0x1
28969:         #define _CTMUCONH_EDGEN_MASK                                0x8
28970:         #define _CTMUCONH_TGEN_POSN                                 0x4
28971:         #define _CTMUCONH_TGEN_POSITION                             0x4
28972:         #define _CTMUCONH_TGEN_SIZE                                 0x1
28973:         #define _CTMUCONH_TGEN_LENGTH                               0x1
28974:         #define _CTMUCONH_TGEN_MASK                                 0x10
28975:         #define _CTMUCONH_CTMUSIDL_POSN                             0x5
28976:         #define _CTMUCONH_CTMUSIDL_POSITION                         0x5
28977:         #define _CTMUCONH_CTMUSIDL_SIZE                             0x1
28978:         #define _CTMUCONH_CTMUSIDL_LENGTH                           0x1
28979:         #define _CTMUCONH_CTMUSIDL_MASK                             0x20
28980:         #define _CTMUCONH_CTMUEN_POSN                               0x7
28981:         #define _CTMUCONH_CTMUEN_POSITION                           0x7
28982:         #define _CTMUCONH_CTMUEN_SIZE                               0x1
28983:         #define _CTMUCONH_CTMUEN_LENGTH                             0x1
28984:         #define _CTMUCONH_CTMUEN_MASK                               0x80
28985:         
28986:         // Register: PADCFG1
28987:         extern volatile unsigned char           PADCFG1             @ 0xF56;
28988:         #ifndef _LIB_BUILD
28989:         asm("PADCFG1 equ 0F56h");
28990:         #endif
28991:         // bitfield definitions
28992:         typedef union {
28993:             struct {
28994:                 unsigned CTMUDS                 :1;
28995:             };
28996:             struct {
28997:                 unsigned PMPTTL                 :1;
28998:             };
28999:         } PADCFG1bits_t;
29000:         extern volatile PADCFG1bits_t PADCFG1bits @ 0xF56;
29001:         // bitfield macros
29002:         #define _PADCFG1_CTMUDS_POSN                                0x0
29003:         #define _PADCFG1_CTMUDS_POSITION                            0x0
29004:         #define _PADCFG1_CTMUDS_SIZE                                0x1
29005:         #define _PADCFG1_CTMUDS_LENGTH                              0x1
29006:         #define _PADCFG1_CTMUDS_MASK                                0x1
29007:         #define _PADCFG1_PMPTTL_POSN                                0x0
29008:         #define _PADCFG1_PMPTTL_POSITION                            0x0
29009:         #define _PADCFG1_PMPTTL_SIZE                                0x1
29010:         #define _PADCFG1_PMPTTL_LENGTH                              0x1
29011:         #define _PADCFG1_PMPTTL_MASK                                0x1
29012:         
29013:         // Register: PMD2
29014:         extern volatile unsigned char           PMD2                @ 0xF57;
29015:         #ifndef _LIB_BUILD
29016:         asm("PMD2 equ 0F57h");
29017:         #endif
29018:         // bitfield definitions
29019:         typedef union {
29020:             struct {
29021:                 unsigned CMP1MD                 :1;
29022:                 unsigned CMP2MD                 :1;
29023:                 unsigned ECANMD                 :1;
29024:             };
29025:         } PMD2bits_t;
29026:         extern volatile PMD2bits_t PMD2bits @ 0xF57;
29027:         // bitfield macros
29028:         #define _PMD2_CMP1MD_POSN                                   0x0
29029:         #define _PMD2_CMP1MD_POSITION                               0x0
29030:         #define _PMD2_CMP1MD_SIZE                                   0x1
29031:         #define _PMD2_CMP1MD_LENGTH                                 0x1
29032:         #define _PMD2_CMP1MD_MASK                                   0x1
29033:         #define _PMD2_CMP2MD_POSN                                   0x1
29034:         #define _PMD2_CMP2MD_POSITION                               0x1
29035:         #define _PMD2_CMP2MD_SIZE                                   0x1
29036:         #define _PMD2_CMP2MD_LENGTH                                 0x1
29037:         #define _PMD2_CMP2MD_MASK                                   0x2
29038:         #define _PMD2_ECANMD_POSN                                   0x2
29039:         #define _PMD2_ECANMD_POSITION                               0x2
29040:         #define _PMD2_ECANMD_SIZE                                   0x1
29041:         #define _PMD2_ECANMD_LENGTH                                 0x1
29042:         #define _PMD2_ECANMD_MASK                                   0x4
29043:         
29044:         // Register: PMD1
29045:         extern volatile unsigned char           PMD1                @ 0xF58;
29046:         #ifndef _LIB_BUILD
29047:         asm("PMD1 equ 0F58h");
29048:         #endif
29049:         // bitfield definitions
29050:         typedef union {
29051:             struct {
29052:                 unsigned TMR0MD                 :1;
29053:                 unsigned TMR1MD                 :1;
29054:                 unsigned TMR2MD                 :1;
29055:                 unsigned TMR3MD                 :1;
29056:                 unsigned TMR4MD                 :1;
29057:                 unsigned ADCMD                  :1;
29058:                 unsigned CTMUMD                 :1;
29059:                 unsigned PSPMD                  :1;
29060:             };
29061:             struct {
29062:                 unsigned EMBMD                  :1;
29063:             };
29064:         } PMD1bits_t;
29065:         extern volatile PMD1bits_t PMD1bits @ 0xF58;
29066:         // bitfield macros
29067:         #define _PMD1_TMR0MD_POSN                                   0x0
29068:         #define _PMD1_TMR0MD_POSITION                               0x0
29069:         #define _PMD1_TMR0MD_SIZE                                   0x1
29070:         #define _PMD1_TMR0MD_LENGTH                                 0x1
29071:         #define _PMD1_TMR0MD_MASK                                   0x1
29072:         #define _PMD1_TMR1MD_POSN                                   0x1
29073:         #define _PMD1_TMR1MD_POSITION                               0x1
29074:         #define _PMD1_TMR1MD_SIZE                                   0x1
29075:         #define _PMD1_TMR1MD_LENGTH                                 0x1
29076:         #define _PMD1_TMR1MD_MASK                                   0x2
29077:         #define _PMD1_TMR2MD_POSN                                   0x2
29078:         #define _PMD1_TMR2MD_POSITION                               0x2
29079:         #define _PMD1_TMR2MD_SIZE                                   0x1
29080:         #define _PMD1_TMR2MD_LENGTH                                 0x1
29081:         #define _PMD1_TMR2MD_MASK                                   0x4
29082:         #define _PMD1_TMR3MD_POSN                                   0x3
29083:         #define _PMD1_TMR3MD_POSITION                               0x3
29084:         #define _PMD1_TMR3MD_SIZE                                   0x1
29085:         #define _PMD1_TMR3MD_LENGTH                                 0x1
29086:         #define _PMD1_TMR3MD_MASK                                   0x8
29087:         #define _PMD1_TMR4MD_POSN                                   0x4
29088:         #define _PMD1_TMR4MD_POSITION                               0x4
29089:         #define _PMD1_TMR4MD_SIZE                                   0x1
29090:         #define _PMD1_TMR4MD_LENGTH                                 0x1
29091:         #define _PMD1_TMR4MD_MASK                                   0x10
29092:         #define _PMD1_ADCMD_POSN                                    0x5
29093:         #define _PMD1_ADCMD_POSITION                                0x5
29094:         #define _PMD1_ADCMD_SIZE                                    0x1
29095:         #define _PMD1_ADCMD_LENGTH                                  0x1
29096:         #define _PMD1_ADCMD_MASK                                    0x20
29097:         #define _PMD1_CTMUMD_POSN                                   0x6
29098:         #define _PMD1_CTMUMD_POSITION                               0x6
29099:         #define _PMD1_CTMUMD_SIZE                                   0x1
29100:         #define _PMD1_CTMUMD_LENGTH                                 0x1
29101:         #define _PMD1_CTMUMD_MASK                                   0x40
29102:         #define _PMD1_PSPMD_POSN                                    0x7
29103:         #define _PMD1_PSPMD_POSITION                                0x7
29104:         #define _PMD1_PSPMD_SIZE                                    0x1
29105:         #define _PMD1_PSPMD_LENGTH                                  0x1
29106:         #define _PMD1_PSPMD_MASK                                    0x80
29107:         #define _PMD1_EMBMD_POSN                                    0x0
29108:         #define _PMD1_EMBMD_POSITION                                0x0
29109:         #define _PMD1_EMBMD_SIZE                                    0x1
29110:         #define _PMD1_EMBMD_LENGTH                                  0x1
29111:         #define _PMD1_EMBMD_MASK                                    0x1
29112:         
29113:         // Register: PMD0
29114:         extern volatile unsigned char           PMD0                @ 0xF59;
29115:         #ifndef _LIB_BUILD
29116:         asm("PMD0 equ 0F59h");
29117:         #endif
29118:         // bitfield definitions
29119:         typedef union {
29120:             struct {
29121:                 unsigned SSPMD                  :1;
29122:                 unsigned UART1MD                :1;
29123:                 unsigned UART2MD                :1;
29124:                 unsigned CCP1MD                 :1;
29125:                 unsigned CCP2MD                 :1;
29126:                 unsigned CCP3MD                 :1;
29127:                 unsigned CCP4MD                 :1;
29128:                 unsigned CCP5MD                 :1;
29129:             };
29130:             struct {
29131:                 unsigned                        :1;
29132:                 unsigned SPI1MD                 :1;
29133:             };
29134:             struct {
29135:                 unsigned                        :2;
29136:                 unsigned SPI2MD                 :1;
29137:             };
29138:         } PMD0bits_t;
29139:         extern volatile PMD0bits_t PMD0bits @ 0xF59;
29140:         // bitfield macros
29141:         #define _PMD0_SSPMD_POSN                                    0x0
29142:         #define _PMD0_SSPMD_POSITION                                0x0
29143:         #define _PMD0_SSPMD_SIZE                                    0x1
29144:         #define _PMD0_SSPMD_LENGTH                                  0x1
29145:         #define _PMD0_SSPMD_MASK                                    0x1
29146:         #define _PMD0_UART1MD_POSN                                  0x1
29147:         #define _PMD0_UART1MD_POSITION                              0x1
29148:         #define _PMD0_UART1MD_SIZE                                  0x1
29149:         #define _PMD0_UART1MD_LENGTH                                0x1
29150:         #define _PMD0_UART1MD_MASK                                  0x2
29151:         #define _PMD0_UART2MD_POSN                                  0x2
29152:         #define _PMD0_UART2MD_POSITION                              0x2
29153:         #define _PMD0_UART2MD_SIZE                                  0x1
29154:         #define _PMD0_UART2MD_LENGTH                                0x1
29155:         #define _PMD0_UART2MD_MASK                                  0x4
29156:         #define _PMD0_CCP1MD_POSN                                   0x3
29157:         #define _PMD0_CCP1MD_POSITION                               0x3
29158:         #define _PMD0_CCP1MD_SIZE                                   0x1
29159:         #define _PMD0_CCP1MD_LENGTH                                 0x1
29160:         #define _PMD0_CCP1MD_MASK                                   0x8
29161:         #define _PMD0_CCP2MD_POSN                                   0x4
29162:         #define _PMD0_CCP2MD_POSITION                               0x4
29163:         #define _PMD0_CCP2MD_SIZE                                   0x1
29164:         #define _PMD0_CCP2MD_LENGTH                                 0x1
29165:         #define _PMD0_CCP2MD_MASK                                   0x10
29166:         #define _PMD0_CCP3MD_POSN                                   0x5
29167:         #define _PMD0_CCP3MD_POSITION                               0x5
29168:         #define _PMD0_CCP3MD_SIZE                                   0x1
29169:         #define _PMD0_CCP3MD_LENGTH                                 0x1
29170:         #define _PMD0_CCP3MD_MASK                                   0x20
29171:         #define _PMD0_CCP4MD_POSN                                   0x6
29172:         #define _PMD0_CCP4MD_POSITION                               0x6
29173:         #define _PMD0_CCP4MD_SIZE                                   0x1
29174:         #define _PMD0_CCP4MD_LENGTH                                 0x1
29175:         #define _PMD0_CCP4MD_MASK                                   0x40
29176:         #define _PMD0_CCP5MD_POSN                                   0x7
29177:         #define _PMD0_CCP5MD_POSITION                               0x7
29178:         #define _PMD0_CCP5MD_SIZE                                   0x1
29179:         #define _PMD0_CCP5MD_LENGTH                                 0x1
29180:         #define _PMD0_CCP5MD_MASK                                   0x80
29181:         #define _PMD0_SPI1MD_POSN                                   0x1
29182:         #define _PMD0_SPI1MD_POSITION                               0x1
29183:         #define _PMD0_SPI1MD_SIZE                                   0x1
29184:         #define _PMD0_SPI1MD_LENGTH                                 0x1
29185:         #define _PMD0_SPI1MD_MASK                                   0x2
29186:         #define _PMD0_SPI2MD_POSN                                   0x2
29187:         #define _PMD0_SPI2MD_POSITION                               0x2
29188:         #define _PMD0_SPI2MD_SIZE                                   0x1
29189:         #define _PMD0_SPI2MD_LENGTH                                 0x1
29190:         #define _PMD0_SPI2MD_MASK                                   0x4
29191:         
29192:         // Register: IOCB
29193:         extern volatile unsigned char           IOCB                @ 0xF5A;
29194:         #ifndef _LIB_BUILD
29195:         asm("IOCB equ 0F5Ah");
29196:         #endif
29197:         // bitfield definitions
29198:         typedef union {
29199:             struct {
29200:                 unsigned                        :4;
29201:                 unsigned IOCB4                  :1;
29202:                 unsigned IOCB5                  :1;
29203:                 unsigned IOCB6                  :1;
29204:                 unsigned IOCB7                  :1;
29205:             };
29206:         } IOCBbits_t;
29207:         extern volatile IOCBbits_t IOCBbits @ 0xF5A;
29208:         // bitfield macros
29209:         #define _IOCB_IOCB4_POSN                                    0x4
29210:         #define _IOCB_IOCB4_POSITION                                0x4
29211:         #define _IOCB_IOCB4_SIZE                                    0x1
29212:         #define _IOCB_IOCB4_LENGTH                                  0x1
29213:         #define _IOCB_IOCB4_MASK                                    0x10
29214:         #define _IOCB_IOCB5_POSN                                    0x5
29215:         #define _IOCB_IOCB5_POSITION                                0x5
29216:         #define _IOCB_IOCB5_SIZE                                    0x1
29217:         #define _IOCB_IOCB5_LENGTH                                  0x1
29218:         #define _IOCB_IOCB5_MASK                                    0x20
29219:         #define _IOCB_IOCB6_POSN                                    0x6
29220:         #define _IOCB_IOCB6_POSITION                                0x6
29221:         #define _IOCB_IOCB6_SIZE                                    0x1
29222:         #define _IOCB_IOCB6_LENGTH                                  0x1
29223:         #define _IOCB_IOCB6_MASK                                    0x40
29224:         #define _IOCB_IOCB7_POSN                                    0x7
29225:         #define _IOCB_IOCB7_POSITION                                0x7
29226:         #define _IOCB_IOCB7_SIZE                                    0x1
29227:         #define _IOCB_IOCB7_LENGTH                                  0x1
29228:         #define _IOCB_IOCB7_MASK                                    0x80
29229:         
29230:         // Register: WPUB
29231:         extern volatile unsigned char           WPUB                @ 0xF5B;
29232:         #ifndef _LIB_BUILD
29233:         asm("WPUB equ 0F5Bh");
29234:         #endif
29235:         // bitfield definitions
29236:         typedef union {
29237:             struct {
29238:                 unsigned WPUB0                  :1;
29239:                 unsigned WPUB1                  :1;
29240:                 unsigned WPUB2                  :1;
29241:                 unsigned WPUB3                  :1;
29242:                 unsigned WPUB4                  :1;
29243:                 unsigned WPUB5                  :1;
29244:                 unsigned WPUB6                  :1;
29245:                 unsigned WPUB7                  :1;
29246:             };
29247:         } WPUBbits_t;
29248:         extern volatile WPUBbits_t WPUBbits @ 0xF5B;
29249:         // bitfield macros
29250:         #define _WPUB_WPUB0_POSN                                    0x0
29251:         #define _WPUB_WPUB0_POSITION                                0x0
29252:         #define _WPUB_WPUB0_SIZE                                    0x1
29253:         #define _WPUB_WPUB0_LENGTH                                  0x1
29254:         #define _WPUB_WPUB0_MASK                                    0x1
29255:         #define _WPUB_WPUB1_POSN                                    0x1
29256:         #define _WPUB_WPUB1_POSITION                                0x1
29257:         #define _WPUB_WPUB1_SIZE                                    0x1
29258:         #define _WPUB_WPUB1_LENGTH                                  0x1
29259:         #define _WPUB_WPUB1_MASK                                    0x2
29260:         #define _WPUB_WPUB2_POSN                                    0x2
29261:         #define _WPUB_WPUB2_POSITION                                0x2
29262:         #define _WPUB_WPUB2_SIZE                                    0x1
29263:         #define _WPUB_WPUB2_LENGTH                                  0x1
29264:         #define _WPUB_WPUB2_MASK                                    0x4
29265:         #define _WPUB_WPUB3_POSN                                    0x3
29266:         #define _WPUB_WPUB3_POSITION                                0x3
29267:         #define _WPUB_WPUB3_SIZE                                    0x1
29268:         #define _WPUB_WPUB3_LENGTH                                  0x1
29269:         #define _WPUB_WPUB3_MASK                                    0x8
29270:         #define _WPUB_WPUB4_POSN                                    0x4
29271:         #define _WPUB_WPUB4_POSITION                                0x4
29272:         #define _WPUB_WPUB4_SIZE                                    0x1
29273:         #define _WPUB_WPUB4_LENGTH                                  0x1
29274:         #define _WPUB_WPUB4_MASK                                    0x10
29275:         #define _WPUB_WPUB5_POSN                                    0x5
29276:         #define _WPUB_WPUB5_POSITION                                0x5
29277:         #define _WPUB_WPUB5_SIZE                                    0x1
29278:         #define _WPUB_WPUB5_LENGTH                                  0x1
29279:         #define _WPUB_WPUB5_MASK                                    0x20
29280:         #define _WPUB_WPUB6_POSN                                    0x6
29281:         #define _WPUB_WPUB6_POSITION                                0x6
29282:         #define _WPUB_WPUB6_SIZE                                    0x1
29283:         #define _WPUB_WPUB6_LENGTH                                  0x1
29284:         #define _WPUB_WPUB6_MASK                                    0x40
29285:         #define _WPUB_WPUB7_POSN                                    0x7
29286:         #define _WPUB_WPUB7_POSITION                                0x7
29287:         #define _WPUB_WPUB7_SIZE                                    0x1
29288:         #define _WPUB_WPUB7_LENGTH                                  0x1
29289:         #define _WPUB_WPUB7_MASK                                    0x80
29290:         
29291:         // Register: ANCON1
29292:         extern volatile unsigned char           ANCON1              @ 0xF5C;
29293:         #ifndef _LIB_BUILD
29294:         asm("ANCON1 equ 0F5Ch");
29295:         #endif
29296:         // bitfield definitions
29297:         typedef union {
29298:             struct {
29299:                 unsigned ANSEL8                 :1;
29300:                 unsigned ANSEL9                 :1;
29301:                 unsigned ANSEL10                :1;
29302:             };
29303:             struct {
29304:                 unsigned                        :2;
29305:                 unsigned PCFG10                 :1;
29306:             };
29307:             struct {
29308:                 unsigned PCFG8                  :1;
29309:             };
29310:             struct {
29311:                 unsigned                        :1;
29312:                 unsigned PCFG9                  :1;
29313:             };
29314:         } ANCON1bits_t;
29315:         extern volatile ANCON1bits_t ANCON1bits @ 0xF5C;
29316:         // bitfield macros
29317:         #define _ANCON1_ANSEL8_POSN                                 0x0
29318:         #define _ANCON1_ANSEL8_POSITION                             0x0
29319:         #define _ANCON1_ANSEL8_SIZE                                 0x1
29320:         #define _ANCON1_ANSEL8_LENGTH                               0x1
29321:         #define _ANCON1_ANSEL8_MASK                                 0x1
29322:         #define _ANCON1_ANSEL9_POSN                                 0x1
29323:         #define _ANCON1_ANSEL9_POSITION                             0x1
29324:         #define _ANCON1_ANSEL9_SIZE                                 0x1
29325:         #define _ANCON1_ANSEL9_LENGTH                               0x1
29326:         #define _ANCON1_ANSEL9_MASK                                 0x2
29327:         #define _ANCON1_ANSEL10_POSN                                0x2
29328:         #define _ANCON1_ANSEL10_POSITION                            0x2
29329:         #define _ANCON1_ANSEL10_SIZE                                0x1
29330:         #define _ANCON1_ANSEL10_LENGTH                              0x1
29331:         #define _ANCON1_ANSEL10_MASK                                0x4
29332:         #define _ANCON1_PCFG10_POSN                                 0x2
29333:         #define _ANCON1_PCFG10_POSITION                             0x2
29334:         #define _ANCON1_PCFG10_SIZE                                 0x1
29335:         #define _ANCON1_PCFG10_LENGTH                               0x1
29336:         #define _ANCON1_PCFG10_MASK                                 0x4
29337:         #define _ANCON1_PCFG8_POSN                                  0x0
29338:         #define _ANCON1_PCFG8_POSITION                              0x0
29339:         #define _ANCON1_PCFG8_SIZE                                  0x1
29340:         #define _ANCON1_PCFG8_LENGTH                                0x1
29341:         #define _ANCON1_PCFG8_MASK                                  0x1
29342:         #define _ANCON1_PCFG9_POSN                                  0x1
29343:         #define _ANCON1_PCFG9_POSITION                              0x1
29344:         #define _ANCON1_PCFG9_SIZE                                  0x1
29345:         #define _ANCON1_PCFG9_LENGTH                                0x1
29346:         #define _ANCON1_PCFG9_MASK                                  0x2
29347:         
29348:         // Register: ANCON0
29349:         extern volatile unsigned char           ANCON0              @ 0xF5D;
29350:         #ifndef _LIB_BUILD
29351:         asm("ANCON0 equ 0F5Dh");
29352:         #endif
29353:         // bitfield definitions
29354:         typedef union {
29355:             struct {
29356:                 unsigned ANSEL0                 :1;
29357:                 unsigned ANSEL1                 :1;
29358:                 unsigned ANSEL2                 :1;
29359:                 unsigned ANSEL3                 :1;
29360:                 unsigned ANSEL4                 :1;
29361:             };
29362:             struct {
29363:                 unsigned PCFG0                  :1;
29364:             };
29365:             struct {
29366:                 unsigned                        :1;
29367:                 unsigned PCFG1                  :1;
29368:             };
29369:             struct {
29370:                 unsigned                        :2;
29371:                 unsigned PCFG2                  :1;
29372:             };
29373:             struct {
29374:                 unsigned                        :3;
29375:                 unsigned PCFG3                  :1;
29376:             };
29377:             struct {
29378:                 unsigned                        :4;
29379:                 unsigned PCFG4                  :1;
29380:             };
29381:         } ANCON0bits_t;
29382:         extern volatile ANCON0bits_t ANCON0bits @ 0xF5D;
29383:         // bitfield macros
29384:         #define _ANCON0_ANSEL0_POSN                                 0x0
29385:         #define _ANCON0_ANSEL0_POSITION                             0x0
29386:         #define _ANCON0_ANSEL0_SIZE                                 0x1
29387:         #define _ANCON0_ANSEL0_LENGTH                               0x1
29388:         #define _ANCON0_ANSEL0_MASK                                 0x1
29389:         #define _ANCON0_ANSEL1_POSN                                 0x1
29390:         #define _ANCON0_ANSEL1_POSITION                             0x1
29391:         #define _ANCON0_ANSEL1_SIZE                                 0x1
29392:         #define _ANCON0_ANSEL1_LENGTH                               0x1
29393:         #define _ANCON0_ANSEL1_MASK                                 0x2
29394:         #define _ANCON0_ANSEL2_POSN                                 0x2
29395:         #define _ANCON0_ANSEL2_POSITION                             0x2
29396:         #define _ANCON0_ANSEL2_SIZE                                 0x1
29397:         #define _ANCON0_ANSEL2_LENGTH                               0x1
29398:         #define _ANCON0_ANSEL2_MASK                                 0x4
29399:         #define _ANCON0_ANSEL3_POSN                                 0x3
29400:         #define _ANCON0_ANSEL3_POSITION                             0x3
29401:         #define _ANCON0_ANSEL3_SIZE                                 0x1
29402:         #define _ANCON0_ANSEL3_LENGTH                               0x1
29403:         #define _ANCON0_ANSEL3_MASK                                 0x8
29404:         #define _ANCON0_ANSEL4_POSN                                 0x4
29405:         #define _ANCON0_ANSEL4_POSITION                             0x4
29406:         #define _ANCON0_ANSEL4_SIZE                                 0x1
29407:         #define _ANCON0_ANSEL4_LENGTH                               0x1
29408:         #define _ANCON0_ANSEL4_MASK                                 0x10
29409:         #define _ANCON0_PCFG0_POSN                                  0x0
29410:         #define _ANCON0_PCFG0_POSITION                              0x0
29411:         #define _ANCON0_PCFG0_SIZE                                  0x1
29412:         #define _ANCON0_PCFG0_LENGTH                                0x1
29413:         #define _ANCON0_PCFG0_MASK                                  0x1
29414:         #define _ANCON0_PCFG1_POSN                                  0x1
29415:         #define _ANCON0_PCFG1_POSITION                              0x1
29416:         #define _ANCON0_PCFG1_SIZE                                  0x1
29417:         #define _ANCON0_PCFG1_LENGTH                                0x1
29418:         #define _ANCON0_PCFG1_MASK                                  0x2
29419:         #define _ANCON0_PCFG2_POSN                                  0x2
29420:         #define _ANCON0_PCFG2_POSITION                              0x2
29421:         #define _ANCON0_PCFG2_SIZE                                  0x1
29422:         #define _ANCON0_PCFG2_LENGTH                                0x1
29423:         #define _ANCON0_PCFG2_MASK                                  0x4
29424:         #define _ANCON0_PCFG3_POSN                                  0x3
29425:         #define _ANCON0_PCFG3_POSITION                              0x3
29426:         #define _ANCON0_PCFG3_SIZE                                  0x1
29427:         #define _ANCON0_PCFG3_LENGTH                                0x1
29428:         #define _ANCON0_PCFG3_MASK                                  0x8
29429:         #define _ANCON0_PCFG4_POSN                                  0x4
29430:         #define _ANCON0_PCFG4_POSITION                              0x4
29431:         #define _ANCON0_PCFG4_SIZE                                  0x1
29432:         #define _ANCON0_PCFG4_LENGTH                                0x1
29433:         #define _ANCON0_PCFG4_MASK                                  0x10
29434:         
29435:         // Register: CM2CON
29436:         extern volatile unsigned char           CM2CON              @ 0xF5E;
29437:         #ifndef _LIB_BUILD
29438:         asm("CM2CON equ 0F5Eh");
29439:         #endif
29440:         // aliases
29441:         extern volatile unsigned char           CM2CON1             @ 0xF5E;
29442:         #ifndef _LIB_BUILD
29443:         asm("CM2CON1 equ 0F5Eh");
29444:         #endif
29445:         // bitfield definitions
29446:         typedef union {
29447:             struct {
29448:                 unsigned CCH                    :2;
29449:                 unsigned CREF                   :1;
29450:                 unsigned EVPOL                  :2;
29451:                 unsigned CPOL                   :1;
29452:                 unsigned COE                    :1;
29453:                 unsigned CON                    :1;
29454:             };
29455:             struct {
29456:                 unsigned CCH0                   :1;
29457:                 unsigned CCH1                   :1;
29458:                 unsigned                        :1;
29459:                 unsigned EVPOL0                 :1;
29460:                 unsigned EVPOL1                 :1;
29461:             };
29462:             struct {
29463:                 unsigned CCH02                  :1;
29464:             };
29465:             struct {
29466:                 unsigned                        :1;
29467:                 unsigned CCH12                  :1;
29468:             };
29469:             struct {
29470:                 unsigned                        :6;
29471:                 unsigned COE2                   :1;
29472:             };
29473:             struct {
29474:                 unsigned                        :7;
29475:                 unsigned CON2                   :1;
29476:             };
29477:             struct {
29478:                 unsigned                        :5;
29479:                 unsigned CPOL2                  :1;
29480:             };
29481:             struct {
29482:                 unsigned                        :2;
29483:                 unsigned CREF2                  :1;
29484:             };
29485:             struct {
29486:                 unsigned                        :3;
29487:                 unsigned EVPOL02                :1;
29488:             };
29489:             struct {
29490:                 unsigned                        :4;
29491:                 unsigned EVPOL12                :1;
29492:             };
29493:         } CM2CONbits_t;
29494:         extern volatile CM2CONbits_t CM2CONbits @ 0xF5E;
29495:         // bitfield macros
29496:         #define _CM2CON_CCH_POSN                                    0x0
29497:         #define _CM2CON_CCH_POSITION                                0x0
29498:         #define _CM2CON_CCH_SIZE                                    0x2
29499:         #define _CM2CON_CCH_LENGTH                                  0x2
29500:         #define _CM2CON_CCH_MASK                                    0x3
29501:         #define _CM2CON_CREF_POSN                                   0x2
29502:         #define _CM2CON_CREF_POSITION                               0x2
29503:         #define _CM2CON_CREF_SIZE                                   0x1
29504:         #define _CM2CON_CREF_LENGTH                                 0x1
29505:         #define _CM2CON_CREF_MASK                                   0x4
29506:         #define _CM2CON_EVPOL_POSN                                  0x3
29507:         #define _CM2CON_EVPOL_POSITION                              0x3
29508:         #define _CM2CON_EVPOL_SIZE                                  0x2
29509:         #define _CM2CON_EVPOL_LENGTH                                0x2
29510:         #define _CM2CON_EVPOL_MASK                                  0x18
29511:         #define _CM2CON_CPOL_POSN                                   0x5
29512:         #define _CM2CON_CPOL_POSITION                               0x5
29513:         #define _CM2CON_CPOL_SIZE                                   0x1
29514:         #define _CM2CON_CPOL_LENGTH                                 0x1
29515:         #define _CM2CON_CPOL_MASK                                   0x20
29516:         #define _CM2CON_COE_POSN                                    0x6
29517:         #define _CM2CON_COE_POSITION                                0x6
29518:         #define _CM2CON_COE_SIZE                                    0x1
29519:         #define _CM2CON_COE_LENGTH                                  0x1
29520:         #define _CM2CON_COE_MASK                                    0x40
29521:         #define _CM2CON_CON_POSN                                    0x7
29522:         #define _CM2CON_CON_POSITION                                0x7
29523:         #define _CM2CON_CON_SIZE                                    0x1
29524:         #define _CM2CON_CON_LENGTH                                  0x1
29525:         #define _CM2CON_CON_MASK                                    0x80
29526:         #define _CM2CON_CCH0_POSN                                   0x0
29527:         #define _CM2CON_CCH0_POSITION                               0x0
29528:         #define _CM2CON_CCH0_SIZE                                   0x1
29529:         #define _CM2CON_CCH0_LENGTH                                 0x1
29530:         #define _CM2CON_CCH0_MASK                                   0x1
29531:         #define _CM2CON_CCH1_POSN                                   0x1
29532:         #define _CM2CON_CCH1_POSITION                               0x1
29533:         #define _CM2CON_CCH1_SIZE                                   0x1
29534:         #define _CM2CON_CCH1_LENGTH                                 0x1
29535:         #define _CM2CON_CCH1_MASK                                   0x2
29536:         #define _CM2CON_EVPOL0_POSN                                 0x3
29537:         #define _CM2CON_EVPOL0_POSITION                             0x3
29538:         #define _CM2CON_EVPOL0_SIZE                                 0x1
29539:         #define _CM2CON_EVPOL0_LENGTH                               0x1
29540:         #define _CM2CON_EVPOL0_MASK                                 0x8
29541:         #define _CM2CON_EVPOL1_POSN                                 0x4
29542:         #define _CM2CON_EVPOL1_POSITION                             0x4
29543:         #define _CM2CON_EVPOL1_SIZE                                 0x1
29544:         #define _CM2CON_EVPOL1_LENGTH                               0x1
29545:         #define _CM2CON_EVPOL1_MASK                                 0x10
29546:         #define _CM2CON_CCH02_POSN                                  0x0
29547:         #define _CM2CON_CCH02_POSITION                              0x0
29548:         #define _CM2CON_CCH02_SIZE                                  0x1
29549:         #define _CM2CON_CCH02_LENGTH                                0x1
29550:         #define _CM2CON_CCH02_MASK                                  0x1
29551:         #define _CM2CON_CCH12_POSN                                  0x1
29552:         #define _CM2CON_CCH12_POSITION                              0x1
29553:         #define _CM2CON_CCH12_SIZE                                  0x1
29554:         #define _CM2CON_CCH12_LENGTH                                0x1
29555:         #define _CM2CON_CCH12_MASK                                  0x2
29556:         #define _CM2CON_COE2_POSN                                   0x6
29557:         #define _CM2CON_COE2_POSITION                               0x6
29558:         #define _CM2CON_COE2_SIZE                                   0x1
29559:         #define _CM2CON_COE2_LENGTH                                 0x1
29560:         #define _CM2CON_COE2_MASK                                   0x40
29561:         #define _CM2CON_CON2_POSN                                   0x7
29562:         #define _CM2CON_CON2_POSITION                               0x7
29563:         #define _CM2CON_CON2_SIZE                                   0x1
29564:         #define _CM2CON_CON2_LENGTH                                 0x1
29565:         #define _CM2CON_CON2_MASK                                   0x80
29566:         #define _CM2CON_CPOL2_POSN                                  0x5
29567:         #define _CM2CON_CPOL2_POSITION                              0x5
29568:         #define _CM2CON_CPOL2_SIZE                                  0x1
29569:         #define _CM2CON_CPOL2_LENGTH                                0x1
29570:         #define _CM2CON_CPOL2_MASK                                  0x20
29571:         #define _CM2CON_CREF2_POSN                                  0x2
29572:         #define _CM2CON_CREF2_POSITION                              0x2
29573:         #define _CM2CON_CREF2_SIZE                                  0x1
29574:         #define _CM2CON_CREF2_LENGTH                                0x1
29575:         #define _CM2CON_CREF2_MASK                                  0x4
29576:         #define _CM2CON_EVPOL02_POSN                                0x3
29577:         #define _CM2CON_EVPOL02_POSITION                            0x3
29578:         #define _CM2CON_EVPOL02_SIZE                                0x1
29579:         #define _CM2CON_EVPOL02_LENGTH                              0x1
29580:         #define _CM2CON_EVPOL02_MASK                                0x8
29581:         #define _CM2CON_EVPOL12_POSN                                0x4
29582:         #define _CM2CON_EVPOL12_POSITION                            0x4
29583:         #define _CM2CON_EVPOL12_SIZE                                0x1
29584:         #define _CM2CON_EVPOL12_LENGTH                              0x1
29585:         #define _CM2CON_EVPOL12_MASK                                0x10
29586:         // alias bitfield definitions
29587:         typedef union {
29588:             struct {
29589:                 unsigned CCH                    :2;
29590:                 unsigned CREF                   :1;
29591:                 unsigned EVPOL                  :2;
29592:                 unsigned CPOL                   :1;
29593:                 unsigned COE                    :1;
29594:                 unsigned CON                    :1;
29595:             };
29596:             struct {
29597:                 unsigned CCH0                   :1;
29598:                 unsigned CCH1                   :1;
29599:                 unsigned                        :1;
29600:                 unsigned EVPOL0                 :1;
29601:                 unsigned EVPOL1                 :1;
29602:             };
29603:             struct {
29604:                 unsigned CCH02                  :1;
29605:             };
29606:             struct {
29607:                 unsigned                        :1;
29608:                 unsigned CCH12                  :1;
29609:             };
29610:             struct {
29611:                 unsigned                        :6;
29612:                 unsigned COE2                   :1;
29613:             };
29614:             struct {
29615:                 unsigned                        :7;
29616:                 unsigned CON2                   :1;
29617:             };
29618:             struct {
29619:                 unsigned                        :5;
29620:                 unsigned CPOL2                  :1;
29621:             };
29622:             struct {
29623:                 unsigned                        :2;
29624:                 unsigned CREF2                  :1;
29625:             };
29626:             struct {
29627:                 unsigned                        :3;
29628:                 unsigned EVPOL02                :1;
29629:             };
29630:             struct {
29631:                 unsigned                        :4;
29632:                 unsigned EVPOL12                :1;
29633:             };
29634:         } CM2CON1bits_t;
29635:         extern volatile CM2CON1bits_t CM2CON1bits @ 0xF5E;
29636:         // bitfield macros
29637:         #define _CM2CON1_CCH_POSN                                   0x0
29638:         #define _CM2CON1_CCH_POSITION                               0x0
29639:         #define _CM2CON1_CCH_SIZE                                   0x2
29640:         #define _CM2CON1_CCH_LENGTH                                 0x2
29641:         #define _CM2CON1_CCH_MASK                                   0x3
29642:         #define _CM2CON1_CREF_POSN                                  0x2
29643:         #define _CM2CON1_CREF_POSITION                              0x2
29644:         #define _CM2CON1_CREF_SIZE                                  0x1
29645:         #define _CM2CON1_CREF_LENGTH                                0x1
29646:         #define _CM2CON1_CREF_MASK                                  0x4
29647:         #define _CM2CON1_EVPOL_POSN                                 0x3
29648:         #define _CM2CON1_EVPOL_POSITION                             0x3
29649:         #define _CM2CON1_EVPOL_SIZE                                 0x2
29650:         #define _CM2CON1_EVPOL_LENGTH                               0x2
29651:         #define _CM2CON1_EVPOL_MASK                                 0x18
29652:         #define _CM2CON1_CPOL_POSN                                  0x5
29653:         #define _CM2CON1_CPOL_POSITION                              0x5
29654:         #define _CM2CON1_CPOL_SIZE                                  0x1
29655:         #define _CM2CON1_CPOL_LENGTH                                0x1
29656:         #define _CM2CON1_CPOL_MASK                                  0x20
29657:         #define _CM2CON1_COE_POSN                                   0x6
29658:         #define _CM2CON1_COE_POSITION                               0x6
29659:         #define _CM2CON1_COE_SIZE                                   0x1
29660:         #define _CM2CON1_COE_LENGTH                                 0x1
29661:         #define _CM2CON1_COE_MASK                                   0x40
29662:         #define _CM2CON1_CON_POSN                                   0x7
29663:         #define _CM2CON1_CON_POSITION                               0x7
29664:         #define _CM2CON1_CON_SIZE                                   0x1
29665:         #define _CM2CON1_CON_LENGTH                                 0x1
29666:         #define _CM2CON1_CON_MASK                                   0x80
29667:         #define _CM2CON1_CCH0_POSN                                  0x0
29668:         #define _CM2CON1_CCH0_POSITION                              0x0
29669:         #define _CM2CON1_CCH0_SIZE                                  0x1
29670:         #define _CM2CON1_CCH0_LENGTH                                0x1
29671:         #define _CM2CON1_CCH0_MASK                                  0x1
29672:         #define _CM2CON1_CCH1_POSN                                  0x1
29673:         #define _CM2CON1_CCH1_POSITION                              0x1
29674:         #define _CM2CON1_CCH1_SIZE                                  0x1
29675:         #define _CM2CON1_CCH1_LENGTH                                0x1
29676:         #define _CM2CON1_CCH1_MASK                                  0x2
29677:         #define _CM2CON1_EVPOL0_POSN                                0x3
29678:         #define _CM2CON1_EVPOL0_POSITION                            0x3
29679:         #define _CM2CON1_EVPOL0_SIZE                                0x1
29680:         #define _CM2CON1_EVPOL0_LENGTH                              0x1
29681:         #define _CM2CON1_EVPOL0_MASK                                0x8
29682:         #define _CM2CON1_EVPOL1_POSN                                0x4
29683:         #define _CM2CON1_EVPOL1_POSITION                            0x4
29684:         #define _CM2CON1_EVPOL1_SIZE                                0x1
29685:         #define _CM2CON1_EVPOL1_LENGTH                              0x1
29686:         #define _CM2CON1_EVPOL1_MASK                                0x10
29687:         #define _CM2CON1_CCH02_POSN                                 0x0
29688:         #define _CM2CON1_CCH02_POSITION                             0x0
29689:         #define _CM2CON1_CCH02_SIZE                                 0x1
29690:         #define _CM2CON1_CCH02_LENGTH                               0x1
29691:         #define _CM2CON1_CCH02_MASK                                 0x1
29692:         #define _CM2CON1_CCH12_POSN                                 0x1
29693:         #define _CM2CON1_CCH12_POSITION                             0x1
29694:         #define _CM2CON1_CCH12_SIZE                                 0x1
29695:         #define _CM2CON1_CCH12_LENGTH                               0x1
29696:         #define _CM2CON1_CCH12_MASK                                 0x2
29697:         #define _CM2CON1_COE2_POSN                                  0x6
29698:         #define _CM2CON1_COE2_POSITION                              0x6
29699:         #define _CM2CON1_COE2_SIZE                                  0x1
29700:         #define _CM2CON1_COE2_LENGTH                                0x1
29701:         #define _CM2CON1_COE2_MASK                                  0x40
29702:         #define _CM2CON1_CON2_POSN                                  0x7
29703:         #define _CM2CON1_CON2_POSITION                              0x7
29704:         #define _CM2CON1_CON2_SIZE                                  0x1
29705:         #define _CM2CON1_CON2_LENGTH                                0x1
29706:         #define _CM2CON1_CON2_MASK                                  0x80
29707:         #define _CM2CON1_CPOL2_POSN                                 0x5
29708:         #define _CM2CON1_CPOL2_POSITION                             0x5
29709:         #define _CM2CON1_CPOL2_SIZE                                 0x1
29710:         #define _CM2CON1_CPOL2_LENGTH                               0x1
29711:         #define _CM2CON1_CPOL2_MASK                                 0x20
29712:         #define _CM2CON1_CREF2_POSN                                 0x2
29713:         #define _CM2CON1_CREF2_POSITION                             0x2
29714:         #define _CM2CON1_CREF2_SIZE                                 0x1
29715:         #define _CM2CON1_CREF2_LENGTH                               0x1
29716:         #define _CM2CON1_CREF2_MASK                                 0x4
29717:         #define _CM2CON1_EVPOL02_POSN                               0x3
29718:         #define _CM2CON1_EVPOL02_POSITION                           0x3
29719:         #define _CM2CON1_EVPOL02_SIZE                               0x1
29720:         #define _CM2CON1_EVPOL02_LENGTH                             0x1
29721:         #define _CM2CON1_EVPOL02_MASK                               0x8
29722:         #define _CM2CON1_EVPOL12_POSN                               0x4
29723:         #define _CM2CON1_EVPOL12_POSITION                           0x4
29724:         #define _CM2CON1_EVPOL12_SIZE                               0x1
29725:         #define _CM2CON1_EVPOL12_LENGTH                             0x1
29726:         #define _CM2CON1_EVPOL12_MASK                               0x10
29727:         
29728:         // Register: CM1CON
29729:         extern volatile unsigned char           CM1CON              @ 0xF5F;
29730:         #ifndef _LIB_BUILD
29731:         asm("CM1CON equ 0F5Fh");
29732:         #endif
29733:         // aliases
29734:         extern volatile unsigned char           CM1CON1             @ 0xF5F;
29735:         #ifndef _LIB_BUILD
29736:         asm("CM1CON1 equ 0F5Fh");
29737:         #endif
29738:         // bitfield definitions
29739:         typedef union {
29740:             struct {
29741:                 unsigned CCH                    :2;
29742:                 unsigned CREF                   :1;
29743:                 unsigned EVPOL                  :2;
29744:                 unsigned CPOL                   :1;
29745:                 unsigned COE                    :1;
29746:                 unsigned CON                    :1;
29747:             };
29748:             struct {
29749:                 unsigned CCH0                   :1;
29750:                 unsigned CCH1                   :1;
29751:                 unsigned                        :1;
29752:                 unsigned EVPOL0                 :1;
29753:                 unsigned EVPOL1                 :1;
29754:             };
29755:             struct {
29756:                 unsigned C1CH0                  :1;
29757:             };
29758:             struct {
29759:                 unsigned                        :1;
29760:                 unsigned C1CH1                  :1;
29761:             };
29762:             struct {
29763:                 unsigned CCH01                  :1;
29764:             };
29765:             struct {
29766:                 unsigned                        :1;
29767:                 unsigned CCH11                  :1;
29768:             };
29769:             struct {
29770:                 unsigned                        :6;
29771:                 unsigned COE1                   :1;
29772:             };
29773:             struct {
29774:                 unsigned                        :7;
29775:                 unsigned CON1                   :1;
29776:             };
29777:             struct {
29778:                 unsigned                        :5;
29779:                 unsigned CPOL1                  :1;
29780:             };
29781:             struct {
29782:                 unsigned                        :2;
29783:                 unsigned CREF1                  :1;
29784:             };
29785:             struct {
29786:                 unsigned                        :3;
29787:                 unsigned EVPOL01                :1;
29788:             };
29789:             struct {
29790:                 unsigned                        :4;
29791:                 unsigned EVPOL11                :1;
29792:             };
29793:         } CM1CONbits_t;
29794:         extern volatile CM1CONbits_t CM1CONbits @ 0xF5F;
29795:         // bitfield macros
29796:         #define _CM1CON_CCH_POSN                                    0x0
29797:         #define _CM1CON_CCH_POSITION                                0x0
29798:         #define _CM1CON_CCH_SIZE                                    0x2
29799:         #define _CM1CON_CCH_LENGTH                                  0x2
29800:         #define _CM1CON_CCH_MASK                                    0x3
29801:         #define _CM1CON_CREF_POSN                                   0x2
29802:         #define _CM1CON_CREF_POSITION                               0x2
29803:         #define _CM1CON_CREF_SIZE                                   0x1
29804:         #define _CM1CON_CREF_LENGTH                                 0x1
29805:         #define _CM1CON_CREF_MASK                                   0x4
29806:         #define _CM1CON_EVPOL_POSN                                  0x3
29807:         #define _CM1CON_EVPOL_POSITION                              0x3
29808:         #define _CM1CON_EVPOL_SIZE                                  0x2
29809:         #define _CM1CON_EVPOL_LENGTH                                0x2
29810:         #define _CM1CON_EVPOL_MASK                                  0x18
29811:         #define _CM1CON_CPOL_POSN                                   0x5
29812:         #define _CM1CON_CPOL_POSITION                               0x5
29813:         #define _CM1CON_CPOL_SIZE                                   0x1
29814:         #define _CM1CON_CPOL_LENGTH                                 0x1
29815:         #define _CM1CON_CPOL_MASK                                   0x20
29816:         #define _CM1CON_COE_POSN                                    0x6
29817:         #define _CM1CON_COE_POSITION                                0x6
29818:         #define _CM1CON_COE_SIZE                                    0x1
29819:         #define _CM1CON_COE_LENGTH                                  0x1
29820:         #define _CM1CON_COE_MASK                                    0x40
29821:         #define _CM1CON_CON_POSN                                    0x7
29822:         #define _CM1CON_CON_POSITION                                0x7
29823:         #define _CM1CON_CON_SIZE                                    0x1
29824:         #define _CM1CON_CON_LENGTH                                  0x1
29825:         #define _CM1CON_CON_MASK                                    0x80
29826:         #define _CM1CON_CCH0_POSN                                   0x0
29827:         #define _CM1CON_CCH0_POSITION                               0x0
29828:         #define _CM1CON_CCH0_SIZE                                   0x1
29829:         #define _CM1CON_CCH0_LENGTH                                 0x1
29830:         #define _CM1CON_CCH0_MASK                                   0x1
29831:         #define _CM1CON_CCH1_POSN                                   0x1
29832:         #define _CM1CON_CCH1_POSITION                               0x1
29833:         #define _CM1CON_CCH1_SIZE                                   0x1
29834:         #define _CM1CON_CCH1_LENGTH                                 0x1
29835:         #define _CM1CON_CCH1_MASK                                   0x2
29836:         #define _CM1CON_EVPOL0_POSN                                 0x3
29837:         #define _CM1CON_EVPOL0_POSITION                             0x3
29838:         #define _CM1CON_EVPOL0_SIZE                                 0x1
29839:         #define _CM1CON_EVPOL0_LENGTH                               0x1
29840:         #define _CM1CON_EVPOL0_MASK                                 0x8
29841:         #define _CM1CON_EVPOL1_POSN                                 0x4
29842:         #define _CM1CON_EVPOL1_POSITION                             0x4
29843:         #define _CM1CON_EVPOL1_SIZE                                 0x1
29844:         #define _CM1CON_EVPOL1_LENGTH                               0x1
29845:         #define _CM1CON_EVPOL1_MASK                                 0x10
29846:         #define _CM1CON_C1CH0_POSN                                  0x0
29847:         #define _CM1CON_C1CH0_POSITION                              0x0
29848:         #define _CM1CON_C1CH0_SIZE                                  0x1
29849:         #define _CM1CON_C1CH0_LENGTH                                0x1
29850:         #define _CM1CON_C1CH0_MASK                                  0x1
29851:         #define _CM1CON_C1CH1_POSN                                  0x1
29852:         #define _CM1CON_C1CH1_POSITION                              0x1
29853:         #define _CM1CON_C1CH1_SIZE                                  0x1
29854:         #define _CM1CON_C1CH1_LENGTH                                0x1
29855:         #define _CM1CON_C1CH1_MASK                                  0x2
29856:         #define _CM1CON_CCH01_POSN                                  0x0
29857:         #define _CM1CON_CCH01_POSITION                              0x0
29858:         #define _CM1CON_CCH01_SIZE                                  0x1
29859:         #define _CM1CON_CCH01_LENGTH                                0x1
29860:         #define _CM1CON_CCH01_MASK                                  0x1
29861:         #define _CM1CON_CCH11_POSN                                  0x1
29862:         #define _CM1CON_CCH11_POSITION                              0x1
29863:         #define _CM1CON_CCH11_SIZE                                  0x1
29864:         #define _CM1CON_CCH11_LENGTH                                0x1
29865:         #define _CM1CON_CCH11_MASK                                  0x2
29866:         #define _CM1CON_COE1_POSN                                   0x6
29867:         #define _CM1CON_COE1_POSITION                               0x6
29868:         #define _CM1CON_COE1_SIZE                                   0x1
29869:         #define _CM1CON_COE1_LENGTH                                 0x1
29870:         #define _CM1CON_COE1_MASK                                   0x40
29871:         #define _CM1CON_CON1_POSN                                   0x7
29872:         #define _CM1CON_CON1_POSITION                               0x7
29873:         #define _CM1CON_CON1_SIZE                                   0x1
29874:         #define _CM1CON_CON1_LENGTH                                 0x1
29875:         #define _CM1CON_CON1_MASK                                   0x80
29876:         #define _CM1CON_CPOL1_POSN                                  0x5
29877:         #define _CM1CON_CPOL1_POSITION                              0x5
29878:         #define _CM1CON_CPOL1_SIZE                                  0x1
29879:         #define _CM1CON_CPOL1_LENGTH                                0x1
29880:         #define _CM1CON_CPOL1_MASK                                  0x20
29881:         #define _CM1CON_CREF1_POSN                                  0x2
29882:         #define _CM1CON_CREF1_POSITION                              0x2
29883:         #define _CM1CON_CREF1_SIZE                                  0x1
29884:         #define _CM1CON_CREF1_LENGTH                                0x1
29885:         #define _CM1CON_CREF1_MASK                                  0x4
29886:         #define _CM1CON_EVPOL01_POSN                                0x3
29887:         #define _CM1CON_EVPOL01_POSITION                            0x3
29888:         #define _CM1CON_EVPOL01_SIZE                                0x1
29889:         #define _CM1CON_EVPOL01_LENGTH                              0x1
29890:         #define _CM1CON_EVPOL01_MASK                                0x8
29891:         #define _CM1CON_EVPOL11_POSN                                0x4
29892:         #define _CM1CON_EVPOL11_POSITION                            0x4
29893:         #define _CM1CON_EVPOL11_SIZE                                0x1
29894:         #define _CM1CON_EVPOL11_LENGTH                              0x1
29895:         #define _CM1CON_EVPOL11_MASK                                0x10
29896:         // alias bitfield definitions
29897:         typedef union {
29898:             struct {
29899:                 unsigned CCH                    :2;
29900:                 unsigned CREF                   :1;
29901:                 unsigned EVPOL                  :2;
29902:                 unsigned CPOL                   :1;
29903:                 unsigned COE                    :1;
29904:                 unsigned CON                    :1;
29905:             };
29906:             struct {
29907:                 unsigned CCH0                   :1;
29908:                 unsigned CCH1                   :1;
29909:                 unsigned                        :1;
29910:                 unsigned EVPOL0                 :1;
29911:                 unsigned EVPOL1                 :1;
29912:             };
29913:             struct {
29914:                 unsigned C1CH0                  :1;
29915:             };
29916:             struct {
29917:                 unsigned                        :1;
29918:                 unsigned C1CH1                  :1;
29919:             };
29920:             struct {
29921:                 unsigned CCH01                  :1;
29922:             };
29923:             struct {
29924:                 unsigned                        :1;
29925:                 unsigned CCH11                  :1;
29926:             };
29927:             struct {
29928:                 unsigned                        :6;
29929:                 unsigned COE1                   :1;
29930:             };
29931:             struct {
29932:                 unsigned                        :7;
29933:                 unsigned CON1                   :1;
29934:             };
29935:             struct {
29936:                 unsigned                        :5;
29937:                 unsigned CPOL1                  :1;
29938:             };
29939:             struct {
29940:                 unsigned                        :2;
29941:                 unsigned CREF1                  :1;
29942:             };
29943:             struct {
29944:                 unsigned                        :3;
29945:                 unsigned EVPOL01                :1;
29946:             };
29947:             struct {
29948:                 unsigned                        :4;
29949:                 unsigned EVPOL11                :1;
29950:             };
29951:         } CM1CON1bits_t;
29952:         extern volatile CM1CON1bits_t CM1CON1bits @ 0xF5F;
29953:         // bitfield macros
29954:         #define _CM1CON1_CCH_POSN                                   0x0
29955:         #define _CM1CON1_CCH_POSITION                               0x0
29956:         #define _CM1CON1_CCH_SIZE                                   0x2
29957:         #define _CM1CON1_CCH_LENGTH                                 0x2
29958:         #define _CM1CON1_CCH_MASK                                   0x3
29959:         #define _CM1CON1_CREF_POSN                                  0x2
29960:         #define _CM1CON1_CREF_POSITION                              0x2
29961:         #define _CM1CON1_CREF_SIZE                                  0x1
29962:         #define _CM1CON1_CREF_LENGTH                                0x1
29963:         #define _CM1CON1_CREF_MASK                                  0x4
29964:         #define _CM1CON1_EVPOL_POSN                                 0x3
29965:         #define _CM1CON1_EVPOL_POSITION                             0x3
29966:         #define _CM1CON1_EVPOL_SIZE                                 0x2
29967:         #define _CM1CON1_EVPOL_LENGTH                               0x2
29968:         #define _CM1CON1_EVPOL_MASK                                 0x18
29969:         #define _CM1CON1_CPOL_POSN                                  0x5
29970:         #define _CM1CON1_CPOL_POSITION                              0x5
29971:         #define _CM1CON1_CPOL_SIZE                                  0x1
29972:         #define _CM1CON1_CPOL_LENGTH                                0x1
29973:         #define _CM1CON1_CPOL_MASK                                  0x20
29974:         #define _CM1CON1_COE_POSN                                   0x6
29975:         #define _CM1CON1_COE_POSITION                               0x6
29976:         #define _CM1CON1_COE_SIZE                                   0x1
29977:         #define _CM1CON1_COE_LENGTH                                 0x1
29978:         #define _CM1CON1_COE_MASK                                   0x40
29979:         #define _CM1CON1_CON_POSN                                   0x7
29980:         #define _CM1CON1_CON_POSITION                               0x7
29981:         #define _CM1CON1_CON_SIZE                                   0x1
29982:         #define _CM1CON1_CON_LENGTH                                 0x1
29983:         #define _CM1CON1_CON_MASK                                   0x80
29984:         #define _CM1CON1_CCH0_POSN                                  0x0
29985:         #define _CM1CON1_CCH0_POSITION                              0x0
29986:         #define _CM1CON1_CCH0_SIZE                                  0x1
29987:         #define _CM1CON1_CCH0_LENGTH                                0x1
29988:         #define _CM1CON1_CCH0_MASK                                  0x1
29989:         #define _CM1CON1_CCH1_POSN                                  0x1
29990:         #define _CM1CON1_CCH1_POSITION                              0x1
29991:         #define _CM1CON1_CCH1_SIZE                                  0x1
29992:         #define _CM1CON1_CCH1_LENGTH                                0x1
29993:         #define _CM1CON1_CCH1_MASK                                  0x2
29994:         #define _CM1CON1_EVPOL0_POSN                                0x3
29995:         #define _CM1CON1_EVPOL0_POSITION                            0x3
29996:         #define _CM1CON1_EVPOL0_SIZE                                0x1
29997:         #define _CM1CON1_EVPOL0_LENGTH                              0x1
29998:         #define _CM1CON1_EVPOL0_MASK                                0x8
29999:         #define _CM1CON1_EVPOL1_POSN                                0x4
30000:         #define _CM1CON1_EVPOL1_POSITION                            0x4
30001:         #define _CM1CON1_EVPOL1_SIZE                                0x1
30002:         #define _CM1CON1_EVPOL1_LENGTH                              0x1
30003:         #define _CM1CON1_EVPOL1_MASK                                0x10
30004:         #define _CM1CON1_C1CH0_POSN                                 0x0
30005:         #define _CM1CON1_C1CH0_POSITION                             0x0
30006:         #define _CM1CON1_C1CH0_SIZE                                 0x1
30007:         #define _CM1CON1_C1CH0_LENGTH                               0x1
30008:         #define _CM1CON1_C1CH0_MASK                                 0x1
30009:         #define _CM1CON1_C1CH1_POSN                                 0x1
30010:         #define _CM1CON1_C1CH1_POSITION                             0x1
30011:         #define _CM1CON1_C1CH1_SIZE                                 0x1
30012:         #define _CM1CON1_C1CH1_LENGTH                               0x1
30013:         #define _CM1CON1_C1CH1_MASK                                 0x2
30014:         #define _CM1CON1_CCH01_POSN                                 0x0
30015:         #define _CM1CON1_CCH01_POSITION                             0x0
30016:         #define _CM1CON1_CCH01_SIZE                                 0x1
30017:         #define _CM1CON1_CCH01_LENGTH                               0x1
30018:         #define _CM1CON1_CCH01_MASK                                 0x1
30019:         #define _CM1CON1_CCH11_POSN                                 0x1
30020:         #define _CM1CON1_CCH11_POSITION                             0x1
30021:         #define _CM1CON1_CCH11_SIZE                                 0x1
30022:         #define _CM1CON1_CCH11_LENGTH                               0x1
30023:         #define _CM1CON1_CCH11_MASK                                 0x2
30024:         #define _CM1CON1_COE1_POSN                                  0x6
30025:         #define _CM1CON1_COE1_POSITION                              0x6
30026:         #define _CM1CON1_COE1_SIZE                                  0x1
30027:         #define _CM1CON1_COE1_LENGTH                                0x1
30028:         #define _CM1CON1_COE1_MASK                                  0x40
30029:         #define _CM1CON1_CON1_POSN                                  0x7
30030:         #define _CM1CON1_CON1_POSITION                              0x7
30031:         #define _CM1CON1_CON1_SIZE                                  0x1
30032:         #define _CM1CON1_CON1_LENGTH                                0x1
30033:         #define _CM1CON1_CON1_MASK                                  0x80
30034:         #define _CM1CON1_CPOL1_POSN                                 0x5
30035:         #define _CM1CON1_CPOL1_POSITION                             0x5
30036:         #define _CM1CON1_CPOL1_SIZE                                 0x1
30037:         #define _CM1CON1_CPOL1_LENGTH                               0x1
30038:         #define _CM1CON1_CPOL1_MASK                                 0x20
30039:         #define _CM1CON1_CREF1_POSN                                 0x2
30040:         #define _CM1CON1_CREF1_POSITION                             0x2
30041:         #define _CM1CON1_CREF1_SIZE                                 0x1
30042:         #define _CM1CON1_CREF1_LENGTH                               0x1
30043:         #define _CM1CON1_CREF1_MASK                                 0x4
30044:         #define _CM1CON1_EVPOL01_POSN                               0x3
30045:         #define _CM1CON1_EVPOL01_POSITION                           0x3
30046:         #define _CM1CON1_EVPOL01_SIZE                               0x1
30047:         #define _CM1CON1_EVPOL01_LENGTH                             0x1
30048:         #define _CM1CON1_EVPOL01_MASK                               0x8
30049:         #define _CM1CON1_EVPOL11_POSN                               0x4
30050:         #define _CM1CON1_EVPOL11_POSITION                           0x4
30051:         #define _CM1CON1_EVPOL11_SIZE                               0x1
30052:         #define _CM1CON1_EVPOL11_LENGTH                             0x1
30053:         #define _CM1CON1_EVPOL11_MASK                               0x10
30054:         
30055:         // Register: RXB0CON
30056:         extern volatile unsigned char           RXB0CON             @ 0xF60;
30057:         #ifndef _LIB_BUILD
30058:         asm("RXB0CON equ 0F60h");
30059:         #endif
30060:         // bitfield definitions
30061:         typedef union {
30062:             struct {
30063:                 unsigned FILHIT0                :1;
30064:                 unsigned JTOFF_FILHIT1          :1;
30065:                 unsigned RB0DBEN_FILHIT2        :1;
30066:                 unsigned RXRTRRO_FILHIT3        :1;
30067:                 unsigned FILHIT4                :1;
30068:                 unsigned RXM0_RTRRO             :1;
30069:                 unsigned RXM1                   :1;
30070:                 unsigned RXFUL                  :1;
30071:             };
30072:             struct {
30073:                 unsigned                        :1;
30074:                 unsigned JTOFF                  :1;
30075:                 unsigned RB0DBEN                :1;
30076:                 unsigned RXRTRRO                :1;
30077:                 unsigned                        :1;
30078:                 unsigned RTRRO                  :1;
30079:             };
30080:             struct {
30081:                 unsigned                        :1;
30082:                 unsigned FILHIT1                :1;
30083:                 unsigned FILHIT2                :1;
30084:                 unsigned FILHIT3                :1;
30085:                 unsigned                        :1;
30086:                 unsigned RXM0                   :1;
30087:             };
30088:             struct {
30089:                 unsigned RXB0FILHIT0            :1;
30090:             };
30091:             struct {
30092:                 unsigned                        :1;
30093:                 unsigned RXB0FILHIT1            :1;
30094:             };
30095:             struct {
30096:                 unsigned                        :2;
30097:                 unsigned RXB0FILHIT2            :1;
30098:             };
30099:             struct {
30100:                 unsigned                        :3;
30101:                 unsigned RXB0FILHIT3            :1;
30102:             };
30103:             struct {
30104:                 unsigned                        :4;
30105:                 unsigned RXB0FILHIT4            :1;
30106:             };
30107:             struct {
30108:                 unsigned                        :7;
30109:                 unsigned RXB0FUL                :1;
30110:             };
30111:             struct {
30112:                 unsigned                        :5;
30113:                 unsigned RXB0M0                 :1;
30114:             };
30115:             struct {
30116:                 unsigned                        :6;
30117:                 unsigned RXB0M1                 :1;
30118:             };
30119:             struct {
30120:                 unsigned                        :3;
30121:                 unsigned RXB0RTRR0              :1;
30122:             };
30123:             struct {
30124:                 unsigned                        :5;
30125:                 unsigned RXB0RTRRO              :1;
30126:             };
30127:         } RXB0CONbits_t;
30128:         extern volatile RXB0CONbits_t RXB0CONbits @ 0xF60;
30129:         // bitfield macros
30130:         #define _RXB0CON_FILHIT0_POSN                               0x0
30131:         #define _RXB0CON_FILHIT0_POSITION                           0x0
30132:         #define _RXB0CON_FILHIT0_SIZE                               0x1
30133:         #define _RXB0CON_FILHIT0_LENGTH                             0x1
30134:         #define _RXB0CON_FILHIT0_MASK                               0x1
30135:         #define _RXB0CON_JTOFF_FILHIT1_POSN                         0x1
30136:         #define _RXB0CON_JTOFF_FILHIT1_POSITION                     0x1
30137:         #define _RXB0CON_JTOFF_FILHIT1_SIZE                         0x1
30138:         #define _RXB0CON_JTOFF_FILHIT1_LENGTH                       0x1
30139:         #define _RXB0CON_JTOFF_FILHIT1_MASK                         0x2
30140:         #define _RXB0CON_RB0DBEN_FILHIT2_POSN                       0x2
30141:         #define _RXB0CON_RB0DBEN_FILHIT2_POSITION                   0x2
30142:         #define _RXB0CON_RB0DBEN_FILHIT2_SIZE                       0x1
30143:         #define _RXB0CON_RB0DBEN_FILHIT2_LENGTH                     0x1
30144:         #define _RXB0CON_RB0DBEN_FILHIT2_MASK                       0x4
30145:         #define _RXB0CON_RXRTRRO_FILHIT3_POSN                       0x3
30146:         #define _RXB0CON_RXRTRRO_FILHIT3_POSITION                   0x3
30147:         #define _RXB0CON_RXRTRRO_FILHIT3_SIZE                       0x1
30148:         #define _RXB0CON_RXRTRRO_FILHIT3_LENGTH                     0x1
30149:         #define _RXB0CON_RXRTRRO_FILHIT3_MASK                       0x8
30150:         #define _RXB0CON_FILHIT4_POSN                               0x4
30151:         #define _RXB0CON_FILHIT4_POSITION                           0x4
30152:         #define _RXB0CON_FILHIT4_SIZE                               0x1
30153:         #define _RXB0CON_FILHIT4_LENGTH                             0x1
30154:         #define _RXB0CON_FILHIT4_MASK                               0x10
30155:         #define _RXB0CON_RXM0_RTRRO_POSN                            0x5
30156:         #define _RXB0CON_RXM0_RTRRO_POSITION                        0x5
30157:         #define _RXB0CON_RXM0_RTRRO_SIZE                            0x1
30158:         #define _RXB0CON_RXM0_RTRRO_LENGTH                          0x1
30159:         #define _RXB0CON_RXM0_RTRRO_MASK                            0x20
30160:         #define _RXB0CON_RXM1_POSN                                  0x6
30161:         #define _RXB0CON_RXM1_POSITION                              0x6
30162:         #define _RXB0CON_RXM1_SIZE                                  0x1
30163:         #define _RXB0CON_RXM1_LENGTH                                0x1
30164:         #define _RXB0CON_RXM1_MASK                                  0x40
30165:         #define _RXB0CON_RXFUL_POSN                                 0x7
30166:         #define _RXB0CON_RXFUL_POSITION                             0x7
30167:         #define _RXB0CON_RXFUL_SIZE                                 0x1
30168:         #define _RXB0CON_RXFUL_LENGTH                               0x1
30169:         #define _RXB0CON_RXFUL_MASK                                 0x80
30170:         #define _RXB0CON_JTOFF_POSN                                 0x1
30171:         #define _RXB0CON_JTOFF_POSITION                             0x1
30172:         #define _RXB0CON_JTOFF_SIZE                                 0x1
30173:         #define _RXB0CON_JTOFF_LENGTH                               0x1
30174:         #define _RXB0CON_JTOFF_MASK                                 0x2
30175:         #define _RXB0CON_RB0DBEN_POSN                               0x2
30176:         #define _RXB0CON_RB0DBEN_POSITION                           0x2
30177:         #define _RXB0CON_RB0DBEN_SIZE                               0x1
30178:         #define _RXB0CON_RB0DBEN_LENGTH                             0x1
30179:         #define _RXB0CON_RB0DBEN_MASK                               0x4
30180:         #define _RXB0CON_RXRTRRO_POSN                               0x3
30181:         #define _RXB0CON_RXRTRRO_POSITION                           0x3
30182:         #define _RXB0CON_RXRTRRO_SIZE                               0x1
30183:         #define _RXB0CON_RXRTRRO_LENGTH                             0x1
30184:         #define _RXB0CON_RXRTRRO_MASK                               0x8
30185:         #define _RXB0CON_RTRRO_POSN                                 0x5
30186:         #define _RXB0CON_RTRRO_POSITION                             0x5
30187:         #define _RXB0CON_RTRRO_SIZE                                 0x1
30188:         #define _RXB0CON_RTRRO_LENGTH                               0x1
30189:         #define _RXB0CON_RTRRO_MASK                                 0x20
30190:         #define _RXB0CON_FILHIT1_POSN                               0x1
30191:         #define _RXB0CON_FILHIT1_POSITION                           0x1
30192:         #define _RXB0CON_FILHIT1_SIZE                               0x1
30193:         #define _RXB0CON_FILHIT1_LENGTH                             0x1
30194:         #define _RXB0CON_FILHIT1_MASK                               0x2
30195:         #define _RXB0CON_FILHIT2_POSN                               0x2
30196:         #define _RXB0CON_FILHIT2_POSITION                           0x2
30197:         #define _RXB0CON_FILHIT2_SIZE                               0x1
30198:         #define _RXB0CON_FILHIT2_LENGTH                             0x1
30199:         #define _RXB0CON_FILHIT2_MASK                               0x4
30200:         #define _RXB0CON_FILHIT3_POSN                               0x3
30201:         #define _RXB0CON_FILHIT3_POSITION                           0x3
30202:         #define _RXB0CON_FILHIT3_SIZE                               0x1
30203:         #define _RXB0CON_FILHIT3_LENGTH                             0x1
30204:         #define _RXB0CON_FILHIT3_MASK                               0x8
30205:         #define _RXB0CON_RXM0_POSN                                  0x5
30206:         #define _RXB0CON_RXM0_POSITION                              0x5
30207:         #define _RXB0CON_RXM0_SIZE                                  0x1
30208:         #define _RXB0CON_RXM0_LENGTH                                0x1
30209:         #define _RXB0CON_RXM0_MASK                                  0x20
30210:         #define _RXB0CON_RXB0FILHIT0_POSN                           0x0
30211:         #define _RXB0CON_RXB0FILHIT0_POSITION                       0x0
30212:         #define _RXB0CON_RXB0FILHIT0_SIZE                           0x1
30213:         #define _RXB0CON_RXB0FILHIT0_LENGTH                         0x1
30214:         #define _RXB0CON_RXB0FILHIT0_MASK                           0x1
30215:         #define _RXB0CON_RXB0FILHIT1_POSN                           0x1
30216:         #define _RXB0CON_RXB0FILHIT1_POSITION                       0x1
30217:         #define _RXB0CON_RXB0FILHIT1_SIZE                           0x1
30218:         #define _RXB0CON_RXB0FILHIT1_LENGTH                         0x1
30219:         #define _RXB0CON_RXB0FILHIT1_MASK                           0x2
30220:         #define _RXB0CON_RXB0FILHIT2_POSN                           0x2
30221:         #define _RXB0CON_RXB0FILHIT2_POSITION                       0x2
30222:         #define _RXB0CON_RXB0FILHIT2_SIZE                           0x1
30223:         #define _RXB0CON_RXB0FILHIT2_LENGTH                         0x1
30224:         #define _RXB0CON_RXB0FILHIT2_MASK                           0x4
30225:         #define _RXB0CON_RXB0FILHIT3_POSN                           0x3
30226:         #define _RXB0CON_RXB0FILHIT3_POSITION                       0x3
30227:         #define _RXB0CON_RXB0FILHIT3_SIZE                           0x1
30228:         #define _RXB0CON_RXB0FILHIT3_LENGTH                         0x1
30229:         #define _RXB0CON_RXB0FILHIT3_MASK                           0x8
30230:         #define _RXB0CON_RXB0FILHIT4_POSN                           0x4
30231:         #define _RXB0CON_RXB0FILHIT4_POSITION                       0x4
30232:         #define _RXB0CON_RXB0FILHIT4_SIZE                           0x1
30233:         #define _RXB0CON_RXB0FILHIT4_LENGTH                         0x1
30234:         #define _RXB0CON_RXB0FILHIT4_MASK                           0x10
30235:         #define _RXB0CON_RXB0FUL_POSN                               0x7
30236:         #define _RXB0CON_RXB0FUL_POSITION                           0x7
30237:         #define _RXB0CON_RXB0FUL_SIZE                               0x1
30238:         #define _RXB0CON_RXB0FUL_LENGTH                             0x1
30239:         #define _RXB0CON_RXB0FUL_MASK                               0x80
30240:         #define _RXB0CON_RXB0M0_POSN                                0x5
30241:         #define _RXB0CON_RXB0M0_POSITION                            0x5
30242:         #define _RXB0CON_RXB0M0_SIZE                                0x1
30243:         #define _RXB0CON_RXB0M0_LENGTH                              0x1
30244:         #define _RXB0CON_RXB0M0_MASK                                0x20
30245:         #define _RXB0CON_RXB0M1_POSN                                0x6
30246:         #define _RXB0CON_RXB0M1_POSITION                            0x6
30247:         #define _RXB0CON_RXB0M1_SIZE                                0x1
30248:         #define _RXB0CON_RXB0M1_LENGTH                              0x1
30249:         #define _RXB0CON_RXB0M1_MASK                                0x40
30250:         #define _RXB0CON_RXB0RTRR0_POSN                             0x3
30251:         #define _RXB0CON_RXB0RTRR0_POSITION                         0x3
30252:         #define _RXB0CON_RXB0RTRR0_SIZE                             0x1
30253:         #define _RXB0CON_RXB0RTRR0_LENGTH                           0x1
30254:         #define _RXB0CON_RXB0RTRR0_MASK                             0x8
30255:         #define _RXB0CON_RXB0RTRRO_POSN                             0x5
30256:         #define _RXB0CON_RXB0RTRRO_POSITION                         0x5
30257:         #define _RXB0CON_RXB0RTRRO_SIZE                             0x1
30258:         #define _RXB0CON_RXB0RTRRO_LENGTH                           0x1
30259:         #define _RXB0CON_RXB0RTRRO_MASK                             0x20
30260:         
30261:         // Register: RXB0SIDH
30262:         extern volatile unsigned char           RXB0SIDH            @ 0xF61;
30263:         #ifndef _LIB_BUILD
30264:         asm("RXB0SIDH equ 0F61h");
30265:         #endif
30266:         // bitfield definitions
30267:         typedef union {
30268:             struct {
30269:                 unsigned SID                    :8;
30270:             };
30271:             struct {
30272:                 unsigned SID3                   :1;
30273:                 unsigned SID4                   :1;
30274:                 unsigned SID5                   :1;
30275:                 unsigned SID6                   :1;
30276:                 unsigned SID7                   :1;
30277:                 unsigned SID8                   :1;
30278:                 unsigned SID9                   :1;
30279:                 unsigned SID10                  :1;
30280:             };
30281:             struct {
30282:                 unsigned                        :7;
30283:                 unsigned RXB0SID10              :1;
30284:             };
30285:             struct {
30286:                 unsigned RXB0SID3               :1;
30287:             };
30288:             struct {
30289:                 unsigned                        :1;
30290:                 unsigned RXB0SID4               :1;
30291:             };
30292:             struct {
30293:                 unsigned                        :2;
30294:                 unsigned RXB0SID5               :1;
30295:             };
30296:             struct {
30297:                 unsigned                        :3;
30298:                 unsigned RXB0SID6               :1;
30299:             };
30300:             struct {
30301:                 unsigned                        :4;
30302:                 unsigned RXB0SID7               :1;
30303:             };
30304:             struct {
30305:                 unsigned                        :5;
30306:                 unsigned RXB0SID8               :1;
30307:             };
30308:             struct {
30309:                 unsigned                        :6;
30310:                 unsigned RXB0SID9               :1;
30311:             };
30312:         } RXB0SIDHbits_t;
30313:         extern volatile RXB0SIDHbits_t RXB0SIDHbits @ 0xF61;
30314:         // bitfield macros
30315:         #define _RXB0SIDH_SID_POSN                                  0x0
30316:         #define _RXB0SIDH_SID_POSITION                              0x0
30317:         #define _RXB0SIDH_SID_SIZE                                  0x8
30318:         #define _RXB0SIDH_SID_LENGTH                                0x8
30319:         #define _RXB0SIDH_SID_MASK                                  0xFF
30320:         #define _RXB0SIDH_SID3_POSN                                 0x0
30321:         #define _RXB0SIDH_SID3_POSITION                             0x0
30322:         #define _RXB0SIDH_SID3_SIZE                                 0x1
30323:         #define _RXB0SIDH_SID3_LENGTH                               0x1
30324:         #define _RXB0SIDH_SID3_MASK                                 0x1
30325:         #define _RXB0SIDH_SID4_POSN                                 0x1
30326:         #define _RXB0SIDH_SID4_POSITION                             0x1
30327:         #define _RXB0SIDH_SID4_SIZE                                 0x1
30328:         #define _RXB0SIDH_SID4_LENGTH                               0x1
30329:         #define _RXB0SIDH_SID4_MASK                                 0x2
30330:         #define _RXB0SIDH_SID5_POSN                                 0x2
30331:         #define _RXB0SIDH_SID5_POSITION                             0x2
30332:         #define _RXB0SIDH_SID5_SIZE                                 0x1
30333:         #define _RXB0SIDH_SID5_LENGTH                               0x1
30334:         #define _RXB0SIDH_SID5_MASK                                 0x4
30335:         #define _RXB0SIDH_SID6_POSN                                 0x3
30336:         #define _RXB0SIDH_SID6_POSITION                             0x3
30337:         #define _RXB0SIDH_SID6_SIZE                                 0x1
30338:         #define _RXB0SIDH_SID6_LENGTH                               0x1
30339:         #define _RXB0SIDH_SID6_MASK                                 0x8
30340:         #define _RXB0SIDH_SID7_POSN                                 0x4
30341:         #define _RXB0SIDH_SID7_POSITION                             0x4
30342:         #define _RXB0SIDH_SID7_SIZE                                 0x1
30343:         #define _RXB0SIDH_SID7_LENGTH                               0x1
30344:         #define _RXB0SIDH_SID7_MASK                                 0x10
30345:         #define _RXB0SIDH_SID8_POSN                                 0x5
30346:         #define _RXB0SIDH_SID8_POSITION                             0x5
30347:         #define _RXB0SIDH_SID8_SIZE                                 0x1
30348:         #define _RXB0SIDH_SID8_LENGTH                               0x1
30349:         #define _RXB0SIDH_SID8_MASK                                 0x20
30350:         #define _RXB0SIDH_SID9_POSN                                 0x6
30351:         #define _RXB0SIDH_SID9_POSITION                             0x6
30352:         #define _RXB0SIDH_SID9_SIZE                                 0x1
30353:         #define _RXB0SIDH_SID9_LENGTH                               0x1
30354:         #define _RXB0SIDH_SID9_MASK                                 0x40
30355:         #define _RXB0SIDH_SID10_POSN                                0x7
30356:         #define _RXB0SIDH_SID10_POSITION                            0x7
30357:         #define _RXB0SIDH_SID10_SIZE                                0x1
30358:         #define _RXB0SIDH_SID10_LENGTH                              0x1
30359:         #define _RXB0SIDH_SID10_MASK                                0x80
30360:         #define _RXB0SIDH_RXB0SID10_POSN                            0x7
30361:         #define _RXB0SIDH_RXB0SID10_POSITION                        0x7
30362:         #define _RXB0SIDH_RXB0SID10_SIZE                            0x1
30363:         #define _RXB0SIDH_RXB0SID10_LENGTH                          0x1
30364:         #define _RXB0SIDH_RXB0SID10_MASK                            0x80
30365:         #define _RXB0SIDH_RXB0SID3_POSN                             0x0
30366:         #define _RXB0SIDH_RXB0SID3_POSITION                         0x0
30367:         #define _RXB0SIDH_RXB0SID3_SIZE                             0x1
30368:         #define _RXB0SIDH_RXB0SID3_LENGTH                           0x1
30369:         #define _RXB0SIDH_RXB0SID3_MASK                             0x1
30370:         #define _RXB0SIDH_RXB0SID4_POSN                             0x1
30371:         #define _RXB0SIDH_RXB0SID4_POSITION                         0x1
30372:         #define _RXB0SIDH_RXB0SID4_SIZE                             0x1
30373:         #define _RXB0SIDH_RXB0SID4_LENGTH                           0x1
30374:         #define _RXB0SIDH_RXB0SID4_MASK                             0x2
30375:         #define _RXB0SIDH_RXB0SID5_POSN                             0x2
30376:         #define _RXB0SIDH_RXB0SID5_POSITION                         0x2
30377:         #define _RXB0SIDH_RXB0SID5_SIZE                             0x1
30378:         #define _RXB0SIDH_RXB0SID5_LENGTH                           0x1
30379:         #define _RXB0SIDH_RXB0SID5_MASK                             0x4
30380:         #define _RXB0SIDH_RXB0SID6_POSN                             0x3
30381:         #define _RXB0SIDH_RXB0SID6_POSITION                         0x3
30382:         #define _RXB0SIDH_RXB0SID6_SIZE                             0x1
30383:         #define _RXB0SIDH_RXB0SID6_LENGTH                           0x1
30384:         #define _RXB0SIDH_RXB0SID6_MASK                             0x8
30385:         #define _RXB0SIDH_RXB0SID7_POSN                             0x4
30386:         #define _RXB0SIDH_RXB0SID7_POSITION                         0x4
30387:         #define _RXB0SIDH_RXB0SID7_SIZE                             0x1
30388:         #define _RXB0SIDH_RXB0SID7_LENGTH                           0x1
30389:         #define _RXB0SIDH_RXB0SID7_MASK                             0x10
30390:         #define _RXB0SIDH_RXB0SID8_POSN                             0x5
30391:         #define _RXB0SIDH_RXB0SID8_POSITION                         0x5
30392:         #define _RXB0SIDH_RXB0SID8_SIZE                             0x1
30393:         #define _RXB0SIDH_RXB0SID8_LENGTH                           0x1
30394:         #define _RXB0SIDH_RXB0SID8_MASK                             0x20
30395:         #define _RXB0SIDH_RXB0SID9_POSN                             0x6
30396:         #define _RXB0SIDH_RXB0SID9_POSITION                         0x6
30397:         #define _RXB0SIDH_RXB0SID9_SIZE                             0x1
30398:         #define _RXB0SIDH_RXB0SID9_LENGTH                           0x1
30399:         #define _RXB0SIDH_RXB0SID9_MASK                             0x40
30400:         
30401:         // Register: RXB0SIDL
30402:         extern volatile unsigned char           RXB0SIDL            @ 0xF62;
30403:         #ifndef _LIB_BUILD
30404:         asm("RXB0SIDL equ 0F62h");
30405:         #endif
30406:         // bitfield definitions
30407:         typedef union {
30408:             struct {
30409:                 unsigned EID                    :2;
30410:                 unsigned                        :1;
30411:                 unsigned EXID                   :1;
30412:                 unsigned SRR                    :1;
30413:                 unsigned SID                    :3;
30414:             };
30415:             struct {
30416:                 unsigned EID16                  :1;
30417:                 unsigned EID17                  :1;
30418:                 unsigned                        :3;
30419:                 unsigned SID0                   :1;
30420:                 unsigned SID1                   :1;
30421:                 unsigned SID2                   :1;
30422:             };
30423:             struct {
30424:                 unsigned RXB0EID16              :1;
30425:             };
30426:             struct {
30427:                 unsigned                        :1;
30428:                 unsigned RXB0EID17              :1;
30429:             };
30430:             struct {
30431:                 unsigned                        :3;
30432:                 unsigned RXB0EXID               :1;
30433:             };
30434:             struct {
30435:                 unsigned                        :5;
30436:                 unsigned RXB0SID0               :1;
30437:             };
30438:             struct {
30439:                 unsigned                        :6;
30440:                 unsigned RXB0SID1               :1;
30441:             };
30442:             struct {
30443:                 unsigned                        :7;
30444:                 unsigned RXB0SID2               :1;
30445:             };
30446:             struct {
30447:                 unsigned                        :4;
30448:                 unsigned RXB0SRR                :1;
30449:             };
30450:         } RXB0SIDLbits_t;
30451:         extern volatile RXB0SIDLbits_t RXB0SIDLbits @ 0xF62;
30452:         // bitfield macros
30453:         #define _RXB0SIDL_EID_POSN                                  0x0
30454:         #define _RXB0SIDL_EID_POSITION                              0x0
30455:         #define _RXB0SIDL_EID_SIZE                                  0x2
30456:         #define _RXB0SIDL_EID_LENGTH                                0x2
30457:         #define _RXB0SIDL_EID_MASK                                  0x3
30458:         #define _RXB0SIDL_EXID_POSN                                 0x3
30459:         #define _RXB0SIDL_EXID_POSITION                             0x3
30460:         #define _RXB0SIDL_EXID_SIZE                                 0x1
30461:         #define _RXB0SIDL_EXID_LENGTH                               0x1
30462:         #define _RXB0SIDL_EXID_MASK                                 0x8
30463:         #define _RXB0SIDL_SRR_POSN                                  0x4
30464:         #define _RXB0SIDL_SRR_POSITION                              0x4
30465:         #define _RXB0SIDL_SRR_SIZE                                  0x1
30466:         #define _RXB0SIDL_SRR_LENGTH                                0x1
30467:         #define _RXB0SIDL_SRR_MASK                                  0x10
30468:         #define _RXB0SIDL_SID_POSN                                  0x5
30469:         #define _RXB0SIDL_SID_POSITION                              0x5
30470:         #define _RXB0SIDL_SID_SIZE                                  0x3
30471:         #define _RXB0SIDL_SID_LENGTH                                0x3
30472:         #define _RXB0SIDL_SID_MASK                                  0xE0
30473:         #define _RXB0SIDL_EID16_POSN                                0x0
30474:         #define _RXB0SIDL_EID16_POSITION                            0x0
30475:         #define _RXB0SIDL_EID16_SIZE                                0x1
30476:         #define _RXB0SIDL_EID16_LENGTH                              0x1
30477:         #define _RXB0SIDL_EID16_MASK                                0x1
30478:         #define _RXB0SIDL_EID17_POSN                                0x1
30479:         #define _RXB0SIDL_EID17_POSITION                            0x1
30480:         #define _RXB0SIDL_EID17_SIZE                                0x1
30481:         #define _RXB0SIDL_EID17_LENGTH                              0x1
30482:         #define _RXB0SIDL_EID17_MASK                                0x2
30483:         #define _RXB0SIDL_SID0_POSN                                 0x5
30484:         #define _RXB0SIDL_SID0_POSITION                             0x5
30485:         #define _RXB0SIDL_SID0_SIZE                                 0x1
30486:         #define _RXB0SIDL_SID0_LENGTH                               0x1
30487:         #define _RXB0SIDL_SID0_MASK                                 0x20
30488:         #define _RXB0SIDL_SID1_POSN                                 0x6
30489:         #define _RXB0SIDL_SID1_POSITION                             0x6
30490:         #define _RXB0SIDL_SID1_SIZE                                 0x1
30491:         #define _RXB0SIDL_SID1_LENGTH                               0x1
30492:         #define _RXB0SIDL_SID1_MASK                                 0x40
30493:         #define _RXB0SIDL_SID2_POSN                                 0x7
30494:         #define _RXB0SIDL_SID2_POSITION                             0x7
30495:         #define _RXB0SIDL_SID2_SIZE                                 0x1
30496:         #define _RXB0SIDL_SID2_LENGTH                               0x1
30497:         #define _RXB0SIDL_SID2_MASK                                 0x80
30498:         #define _RXB0SIDL_RXB0EID16_POSN                            0x0
30499:         #define _RXB0SIDL_RXB0EID16_POSITION                        0x0
30500:         #define _RXB0SIDL_RXB0EID16_SIZE                            0x1
30501:         #define _RXB0SIDL_RXB0EID16_LENGTH                          0x1
30502:         #define _RXB0SIDL_RXB0EID16_MASK                            0x1
30503:         #define _RXB0SIDL_RXB0EID17_POSN                            0x1
30504:         #define _RXB0SIDL_RXB0EID17_POSITION                        0x1
30505:         #define _RXB0SIDL_RXB0EID17_SIZE                            0x1
30506:         #define _RXB0SIDL_RXB0EID17_LENGTH                          0x1
30507:         #define _RXB0SIDL_RXB0EID17_MASK                            0x2
30508:         #define _RXB0SIDL_RXB0EXID_POSN                             0x3
30509:         #define _RXB0SIDL_RXB0EXID_POSITION                         0x3
30510:         #define _RXB0SIDL_RXB0EXID_SIZE                             0x1
30511:         #define _RXB0SIDL_RXB0EXID_LENGTH                           0x1
30512:         #define _RXB0SIDL_RXB0EXID_MASK                             0x8
30513:         #define _RXB0SIDL_RXB0SID0_POSN                             0x5
30514:         #define _RXB0SIDL_RXB0SID0_POSITION                         0x5
30515:         #define _RXB0SIDL_RXB0SID0_SIZE                             0x1
30516:         #define _RXB0SIDL_RXB0SID0_LENGTH                           0x1
30517:         #define _RXB0SIDL_RXB0SID0_MASK                             0x20
30518:         #define _RXB0SIDL_RXB0SID1_POSN                             0x6
30519:         #define _RXB0SIDL_RXB0SID1_POSITION                         0x6
30520:         #define _RXB0SIDL_RXB0SID1_SIZE                             0x1
30521:         #define _RXB0SIDL_RXB0SID1_LENGTH                           0x1
30522:         #define _RXB0SIDL_RXB0SID1_MASK                             0x40
30523:         #define _RXB0SIDL_RXB0SID2_POSN                             0x7
30524:         #define _RXB0SIDL_RXB0SID2_POSITION                         0x7
30525:         #define _RXB0SIDL_RXB0SID2_SIZE                             0x1
30526:         #define _RXB0SIDL_RXB0SID2_LENGTH                           0x1
30527:         #define _RXB0SIDL_RXB0SID2_MASK                             0x80
30528:         #define _RXB0SIDL_RXB0SRR_POSN                              0x4
30529:         #define _RXB0SIDL_RXB0SRR_POSITION                          0x4
30530:         #define _RXB0SIDL_RXB0SRR_SIZE                              0x1
30531:         #define _RXB0SIDL_RXB0SRR_LENGTH                            0x1
30532:         #define _RXB0SIDL_RXB0SRR_MASK                              0x10
30533:         
30534:         // Register: RXB0EIDH
30535:         extern volatile unsigned char           RXB0EIDH            @ 0xF63;
30536:         #ifndef _LIB_BUILD
30537:         asm("RXB0EIDH equ 0F63h");
30538:         #endif
30539:         // bitfield definitions
30540:         typedef union {
30541:             struct {
30542:                 unsigned EID                    :8;
30543:             };
30544:             struct {
30545:                 unsigned EID8                   :1;
30546:                 unsigned EID9                   :1;
30547:                 unsigned EID10                  :1;
30548:                 unsigned EID11                  :1;
30549:                 unsigned EID12                  :1;
30550:                 unsigned EID13                  :1;
30551:                 unsigned EID14                  :1;
30552:                 unsigned EID15                  :1;
30553:             };
30554:             struct {
30555:                 unsigned                        :2;
30556:                 unsigned RXB0EID10              :1;
30557:             };
30558:             struct {
30559:                 unsigned                        :3;
30560:                 unsigned RXB0EID11              :1;
30561:             };
30562:             struct {
30563:                 unsigned                        :4;
30564:                 unsigned RXB0EID12              :1;
30565:             };
30566:             struct {
30567:                 unsigned                        :5;
30568:                 unsigned RXB0EID13              :1;
30569:             };
30570:             struct {
30571:                 unsigned                        :6;
30572:                 unsigned RXB0EID14              :1;
30573:             };
30574:             struct {
30575:                 unsigned                        :7;
30576:                 unsigned RXB0EID15              :1;
30577:             };
30578:             struct {
30579:                 unsigned RXB0EID8               :1;
30580:             };
30581:             struct {
30582:                 unsigned                        :1;
30583:                 unsigned RXB0EID9               :1;
30584:             };
30585:         } RXB0EIDHbits_t;
30586:         extern volatile RXB0EIDHbits_t RXB0EIDHbits @ 0xF63;
30587:         // bitfield macros
30588:         #define _RXB0EIDH_EID_POSN                                  0x0
30589:         #define _RXB0EIDH_EID_POSITION                              0x0
30590:         #define _RXB0EIDH_EID_SIZE                                  0x8
30591:         #define _RXB0EIDH_EID_LENGTH                                0x8
30592:         #define _RXB0EIDH_EID_MASK                                  0xFF
30593:         #define _RXB0EIDH_EID8_POSN                                 0x0
30594:         #define _RXB0EIDH_EID8_POSITION                             0x0
30595:         #define _RXB0EIDH_EID8_SIZE                                 0x1
30596:         #define _RXB0EIDH_EID8_LENGTH                               0x1
30597:         #define _RXB0EIDH_EID8_MASK                                 0x1
30598:         #define _RXB0EIDH_EID9_POSN                                 0x1
30599:         #define _RXB0EIDH_EID9_POSITION                             0x1
30600:         #define _RXB0EIDH_EID9_SIZE                                 0x1
30601:         #define _RXB0EIDH_EID9_LENGTH                               0x1
30602:         #define _RXB0EIDH_EID9_MASK                                 0x2
30603:         #define _RXB0EIDH_EID10_POSN                                0x2
30604:         #define _RXB0EIDH_EID10_POSITION                            0x2
30605:         #define _RXB0EIDH_EID10_SIZE                                0x1
30606:         #define _RXB0EIDH_EID10_LENGTH                              0x1
30607:         #define _RXB0EIDH_EID10_MASK                                0x4
30608:         #define _RXB0EIDH_EID11_POSN                                0x3
30609:         #define _RXB0EIDH_EID11_POSITION                            0x3
30610:         #define _RXB0EIDH_EID11_SIZE                                0x1
30611:         #define _RXB0EIDH_EID11_LENGTH                              0x1
30612:         #define _RXB0EIDH_EID11_MASK                                0x8
30613:         #define _RXB0EIDH_EID12_POSN                                0x4
30614:         #define _RXB0EIDH_EID12_POSITION                            0x4
30615:         #define _RXB0EIDH_EID12_SIZE                                0x1
30616:         #define _RXB0EIDH_EID12_LENGTH                              0x1
30617:         #define _RXB0EIDH_EID12_MASK                                0x10
30618:         #define _RXB0EIDH_EID13_POSN                                0x5
30619:         #define _RXB0EIDH_EID13_POSITION                            0x5
30620:         #define _RXB0EIDH_EID13_SIZE                                0x1
30621:         #define _RXB0EIDH_EID13_LENGTH                              0x1
30622:         #define _RXB0EIDH_EID13_MASK                                0x20
30623:         #define _RXB0EIDH_EID14_POSN                                0x6
30624:         #define _RXB0EIDH_EID14_POSITION                            0x6
30625:         #define _RXB0EIDH_EID14_SIZE                                0x1
30626:         #define _RXB0EIDH_EID14_LENGTH                              0x1
30627:         #define _RXB0EIDH_EID14_MASK                                0x40
30628:         #define _RXB0EIDH_EID15_POSN                                0x7
30629:         #define _RXB0EIDH_EID15_POSITION                            0x7
30630:         #define _RXB0EIDH_EID15_SIZE                                0x1
30631:         #define _RXB0EIDH_EID15_LENGTH                              0x1
30632:         #define _RXB0EIDH_EID15_MASK                                0x80
30633:         #define _RXB0EIDH_RXB0EID10_POSN                            0x2
30634:         #define _RXB0EIDH_RXB0EID10_POSITION                        0x2
30635:         #define _RXB0EIDH_RXB0EID10_SIZE                            0x1
30636:         #define _RXB0EIDH_RXB0EID10_LENGTH                          0x1
30637:         #define _RXB0EIDH_RXB0EID10_MASK                            0x4
30638:         #define _RXB0EIDH_RXB0EID11_POSN                            0x3
30639:         #define _RXB0EIDH_RXB0EID11_POSITION                        0x3
30640:         #define _RXB0EIDH_RXB0EID11_SIZE                            0x1
30641:         #define _RXB0EIDH_RXB0EID11_LENGTH                          0x1
30642:         #define _RXB0EIDH_RXB0EID11_MASK                            0x8
30643:         #define _RXB0EIDH_RXB0EID12_POSN                            0x4
30644:         #define _RXB0EIDH_RXB0EID12_POSITION                        0x4
30645:         #define _RXB0EIDH_RXB0EID12_SIZE                            0x1
30646:         #define _RXB0EIDH_RXB0EID12_LENGTH                          0x1
30647:         #define _RXB0EIDH_RXB0EID12_MASK                            0x10
30648:         #define _RXB0EIDH_RXB0EID13_POSN                            0x5
30649:         #define _RXB0EIDH_RXB0EID13_POSITION                        0x5
30650:         #define _RXB0EIDH_RXB0EID13_SIZE                            0x1
30651:         #define _RXB0EIDH_RXB0EID13_LENGTH                          0x1
30652:         #define _RXB0EIDH_RXB0EID13_MASK                            0x20
30653:         #define _RXB0EIDH_RXB0EID14_POSN                            0x6
30654:         #define _RXB0EIDH_RXB0EID14_POSITION                        0x6
30655:         #define _RXB0EIDH_RXB0EID14_SIZE                            0x1
30656:         #define _RXB0EIDH_RXB0EID14_LENGTH                          0x1
30657:         #define _RXB0EIDH_RXB0EID14_MASK                            0x40
30658:         #define _RXB0EIDH_RXB0EID15_POSN                            0x7
30659:         #define _RXB0EIDH_RXB0EID15_POSITION                        0x7
30660:         #define _RXB0EIDH_RXB0EID15_SIZE                            0x1
30661:         #define _RXB0EIDH_RXB0EID15_LENGTH                          0x1
30662:         #define _RXB0EIDH_RXB0EID15_MASK                            0x80
30663:         #define _RXB0EIDH_RXB0EID8_POSN                             0x0
30664:         #define _RXB0EIDH_RXB0EID8_POSITION                         0x0
30665:         #define _RXB0EIDH_RXB0EID8_SIZE                             0x1
30666:         #define _RXB0EIDH_RXB0EID8_LENGTH                           0x1
30667:         #define _RXB0EIDH_RXB0EID8_MASK                             0x1
30668:         #define _RXB0EIDH_RXB0EID9_POSN                             0x1
30669:         #define _RXB0EIDH_RXB0EID9_POSITION                         0x1
30670:         #define _RXB0EIDH_RXB0EID9_SIZE                             0x1
30671:         #define _RXB0EIDH_RXB0EID9_LENGTH                           0x1
30672:         #define _RXB0EIDH_RXB0EID9_MASK                             0x2
30673:         
30674:         // Register: RXB0EIDL
30675:         extern volatile unsigned char           RXB0EIDL            @ 0xF64;
30676:         #ifndef _LIB_BUILD
30677:         asm("RXB0EIDL equ 0F64h");
30678:         #endif
30679:         // bitfield definitions
30680:         typedef union {
30681:             struct {
30682:                 unsigned EID                    :8;
30683:             };
30684:             struct {
30685:                 unsigned EID0                   :1;
30686:                 unsigned EID1                   :1;
30687:                 unsigned EID2                   :1;
30688:                 unsigned EID3                   :1;
30689:                 unsigned EID4                   :1;
30690:                 unsigned EID5                   :1;
30691:                 unsigned EID6                   :1;
30692:                 unsigned EID7                   :1;
30693:             };
30694:             struct {
30695:                 unsigned RXB0EID0               :1;
30696:             };
30697:             struct {
30698:                 unsigned                        :1;
30699:                 unsigned RXB0EID1               :1;
30700:             };
30701:             struct {
30702:                 unsigned                        :2;
30703:                 unsigned RXB0EID2               :1;
30704:             };
30705:             struct {
30706:                 unsigned                        :3;
30707:                 unsigned RXB0EID3               :1;
30708:             };
30709:             struct {
30710:                 unsigned                        :4;
30711:                 unsigned RXB0EID4               :1;
30712:             };
30713:             struct {
30714:                 unsigned                        :5;
30715:                 unsigned RXB0EID5               :1;
30716:             };
30717:             struct {
30718:                 unsigned                        :6;
30719:                 unsigned RXB0EID6               :1;
30720:             };
30721:             struct {
30722:                 unsigned                        :7;
30723:                 unsigned RXB0EID7               :1;
30724:             };
30725:         } RXB0EIDLbits_t;
30726:         extern volatile RXB0EIDLbits_t RXB0EIDLbits @ 0xF64;
30727:         // bitfield macros
30728:         #define _RXB0EIDL_EID_POSN                                  0x0
30729:         #define _RXB0EIDL_EID_POSITION                              0x0
30730:         #define _RXB0EIDL_EID_SIZE                                  0x8
30731:         #define _RXB0EIDL_EID_LENGTH                                0x8
30732:         #define _RXB0EIDL_EID_MASK                                  0xFF
30733:         #define _RXB0EIDL_EID0_POSN                                 0x0
30734:         #define _RXB0EIDL_EID0_POSITION                             0x0
30735:         #define _RXB0EIDL_EID0_SIZE                                 0x1
30736:         #define _RXB0EIDL_EID0_LENGTH                               0x1
30737:         #define _RXB0EIDL_EID0_MASK                                 0x1
30738:         #define _RXB0EIDL_EID1_POSN                                 0x1
30739:         #define _RXB0EIDL_EID1_POSITION                             0x1
30740:         #define _RXB0EIDL_EID1_SIZE                                 0x1
30741:         #define _RXB0EIDL_EID1_LENGTH                               0x1
30742:         #define _RXB0EIDL_EID1_MASK                                 0x2
30743:         #define _RXB0EIDL_EID2_POSN                                 0x2
30744:         #define _RXB0EIDL_EID2_POSITION                             0x2
30745:         #define _RXB0EIDL_EID2_SIZE                                 0x1
30746:         #define _RXB0EIDL_EID2_LENGTH                               0x1
30747:         #define _RXB0EIDL_EID2_MASK                                 0x4
30748:         #define _RXB0EIDL_EID3_POSN                                 0x3
30749:         #define _RXB0EIDL_EID3_POSITION                             0x3
30750:         #define _RXB0EIDL_EID3_SIZE                                 0x1
30751:         #define _RXB0EIDL_EID3_LENGTH                               0x1
30752:         #define _RXB0EIDL_EID3_MASK                                 0x8
30753:         #define _RXB0EIDL_EID4_POSN                                 0x4
30754:         #define _RXB0EIDL_EID4_POSITION                             0x4
30755:         #define _RXB0EIDL_EID4_SIZE                                 0x1
30756:         #define _RXB0EIDL_EID4_LENGTH                               0x1
30757:         #define _RXB0EIDL_EID4_MASK                                 0x10
30758:         #define _RXB0EIDL_EID5_POSN                                 0x5
30759:         #define _RXB0EIDL_EID5_POSITION                             0x5
30760:         #define _RXB0EIDL_EID5_SIZE                                 0x1
30761:         #define _RXB0EIDL_EID5_LENGTH                               0x1
30762:         #define _RXB0EIDL_EID5_MASK                                 0x20
30763:         #define _RXB0EIDL_EID6_POSN                                 0x6
30764:         #define _RXB0EIDL_EID6_POSITION                             0x6
30765:         #define _RXB0EIDL_EID6_SIZE                                 0x1
30766:         #define _RXB0EIDL_EID6_LENGTH                               0x1
30767:         #define _RXB0EIDL_EID6_MASK                                 0x40
30768:         #define _RXB0EIDL_EID7_POSN                                 0x7
30769:         #define _RXB0EIDL_EID7_POSITION                             0x7
30770:         #define _RXB0EIDL_EID7_SIZE                                 0x1
30771:         #define _RXB0EIDL_EID7_LENGTH                               0x1
30772:         #define _RXB0EIDL_EID7_MASK                                 0x80
30773:         #define _RXB0EIDL_RXB0EID0_POSN                             0x0
30774:         #define _RXB0EIDL_RXB0EID0_POSITION                         0x0
30775:         #define _RXB0EIDL_RXB0EID0_SIZE                             0x1
30776:         #define _RXB0EIDL_RXB0EID0_LENGTH                           0x1
30777:         #define _RXB0EIDL_RXB0EID0_MASK                             0x1
30778:         #define _RXB0EIDL_RXB0EID1_POSN                             0x1
30779:         #define _RXB0EIDL_RXB0EID1_POSITION                         0x1
30780:         #define _RXB0EIDL_RXB0EID1_SIZE                             0x1
30781:         #define _RXB0EIDL_RXB0EID1_LENGTH                           0x1
30782:         #define _RXB0EIDL_RXB0EID1_MASK                             0x2
30783:         #define _RXB0EIDL_RXB0EID2_POSN                             0x2
30784:         #define _RXB0EIDL_RXB0EID2_POSITION                         0x2
30785:         #define _RXB0EIDL_RXB0EID2_SIZE                             0x1
30786:         #define _RXB0EIDL_RXB0EID2_LENGTH                           0x1
30787:         #define _RXB0EIDL_RXB0EID2_MASK                             0x4
30788:         #define _RXB0EIDL_RXB0EID3_POSN                             0x3
30789:         #define _RXB0EIDL_RXB0EID3_POSITION                         0x3
30790:         #define _RXB0EIDL_RXB0EID3_SIZE                             0x1
30791:         #define _RXB0EIDL_RXB0EID3_LENGTH                           0x1
30792:         #define _RXB0EIDL_RXB0EID3_MASK                             0x8
30793:         #define _RXB0EIDL_RXB0EID4_POSN                             0x4
30794:         #define _RXB0EIDL_RXB0EID4_POSITION                         0x4
30795:         #define _RXB0EIDL_RXB0EID4_SIZE                             0x1
30796:         #define _RXB0EIDL_RXB0EID4_LENGTH                           0x1
30797:         #define _RXB0EIDL_RXB0EID4_MASK                             0x10
30798:         #define _RXB0EIDL_RXB0EID5_POSN                             0x5
30799:         #define _RXB0EIDL_RXB0EID5_POSITION                         0x5
30800:         #define _RXB0EIDL_RXB0EID5_SIZE                             0x1
30801:         #define _RXB0EIDL_RXB0EID5_LENGTH                           0x1
30802:         #define _RXB0EIDL_RXB0EID5_MASK                             0x20
30803:         #define _RXB0EIDL_RXB0EID6_POSN                             0x6
30804:         #define _RXB0EIDL_RXB0EID6_POSITION                         0x6
30805:         #define _RXB0EIDL_RXB0EID6_SIZE                             0x1
30806:         #define _RXB0EIDL_RXB0EID6_LENGTH                           0x1
30807:         #define _RXB0EIDL_RXB0EID6_MASK                             0x40
30808:         #define _RXB0EIDL_RXB0EID7_POSN                             0x7
30809:         #define _RXB0EIDL_RXB0EID7_POSITION                         0x7
30810:         #define _RXB0EIDL_RXB0EID7_SIZE                             0x1
30811:         #define _RXB0EIDL_RXB0EID7_LENGTH                           0x1
30812:         #define _RXB0EIDL_RXB0EID7_MASK                             0x80
30813:         
30814:         // Register: RXB0DLC
30815:         extern volatile unsigned char           RXB0DLC             @ 0xF65;
30816:         #ifndef _LIB_BUILD
30817:         asm("RXB0DLC equ 0F65h");
30818:         #endif
30819:         // bitfield definitions
30820:         typedef union {
30821:             struct {
30822:                 unsigned DLC                    :4;
30823:                 unsigned RB                     :2;
30824:                 unsigned RXRTR                  :1;
30825:             };
30826:             struct {
30827:                 unsigned DLC0                   :1;
30828:                 unsigned DLC1                   :1;
30829:                 unsigned DLC2                   :1;
30830:                 unsigned DLC3                   :1;
30831:                 unsigned RB0                    :1;
30832:                 unsigned RB1                    :1;
30833:             };
30834:             struct {
30835:                 unsigned RXB0DLC0               :1;
30836:             };
30837:             struct {
30838:                 unsigned                        :1;
30839:                 unsigned RXB0DLC1               :1;
30840:             };
30841:             struct {
30842:                 unsigned                        :2;
30843:                 unsigned RXB0DLC2               :1;
30844:             };
30845:             struct {
30846:                 unsigned                        :3;
30847:                 unsigned RXB0DLC3               :1;
30848:             };
30849:             struct {
30850:                 unsigned                        :4;
30851:                 unsigned RXB0RB0                :1;
30852:             };
30853:             struct {
30854:                 unsigned                        :5;
30855:                 unsigned RXB0RB1                :1;
30856:             };
30857:             struct {
30858:                 unsigned                        :6;
30859:                 unsigned RXB0RTR                :1;
30860:             };
30861:         } RXB0DLCbits_t;
30862:         extern volatile RXB0DLCbits_t RXB0DLCbits @ 0xF65;
30863:         // bitfield macros
30864:         #define _RXB0DLC_DLC_POSN                                   0x0
30865:         #define _RXB0DLC_DLC_POSITION                               0x0
30866:         #define _RXB0DLC_DLC_SIZE                                   0x4
30867:         #define _RXB0DLC_DLC_LENGTH                                 0x4
30868:         #define _RXB0DLC_DLC_MASK                                   0xF
30869:         #define _RXB0DLC_RB_POSN                                    0x4
30870:         #define _RXB0DLC_RB_POSITION                                0x4
30871:         #define _RXB0DLC_RB_SIZE                                    0x2
30872:         #define _RXB0DLC_RB_LENGTH                                  0x2
30873:         #define _RXB0DLC_RB_MASK                                    0x30
30874:         #define _RXB0DLC_RXRTR_POSN                                 0x6
30875:         #define _RXB0DLC_RXRTR_POSITION                             0x6
30876:         #define _RXB0DLC_RXRTR_SIZE                                 0x1
30877:         #define _RXB0DLC_RXRTR_LENGTH                               0x1
30878:         #define _RXB0DLC_RXRTR_MASK                                 0x40
30879:         #define _RXB0DLC_DLC0_POSN                                  0x0
30880:         #define _RXB0DLC_DLC0_POSITION                              0x0
30881:         #define _RXB0DLC_DLC0_SIZE                                  0x1
30882:         #define _RXB0DLC_DLC0_LENGTH                                0x1
30883:         #define _RXB0DLC_DLC0_MASK                                  0x1
30884:         #define _RXB0DLC_DLC1_POSN                                  0x1
30885:         #define _RXB0DLC_DLC1_POSITION                              0x1
30886:         #define _RXB0DLC_DLC1_SIZE                                  0x1
30887:         #define _RXB0DLC_DLC1_LENGTH                                0x1
30888:         #define _RXB0DLC_DLC1_MASK                                  0x2
30889:         #define _RXB0DLC_DLC2_POSN                                  0x2
30890:         #define _RXB0DLC_DLC2_POSITION                              0x2
30891:         #define _RXB0DLC_DLC2_SIZE                                  0x1
30892:         #define _RXB0DLC_DLC2_LENGTH                                0x1
30893:         #define _RXB0DLC_DLC2_MASK                                  0x4
30894:         #define _RXB0DLC_DLC3_POSN                                  0x3
30895:         #define _RXB0DLC_DLC3_POSITION                              0x3
30896:         #define _RXB0DLC_DLC3_SIZE                                  0x1
30897:         #define _RXB0DLC_DLC3_LENGTH                                0x1
30898:         #define _RXB0DLC_DLC3_MASK                                  0x8
30899:         #define _RXB0DLC_RB0_POSN                                   0x4
30900:         #define _RXB0DLC_RB0_POSITION                               0x4
30901:         #define _RXB0DLC_RB0_SIZE                                   0x1
30902:         #define _RXB0DLC_RB0_LENGTH                                 0x1
30903:         #define _RXB0DLC_RB0_MASK                                   0x10
30904:         #define _RXB0DLC_RB1_POSN                                   0x5
30905:         #define _RXB0DLC_RB1_POSITION                               0x5
30906:         #define _RXB0DLC_RB1_SIZE                                   0x1
30907:         #define _RXB0DLC_RB1_LENGTH                                 0x1
30908:         #define _RXB0DLC_RB1_MASK                                   0x20
30909:         #define _RXB0DLC_RXB0DLC0_POSN                              0x0
30910:         #define _RXB0DLC_RXB0DLC0_POSITION                          0x0
30911:         #define _RXB0DLC_RXB0DLC0_SIZE                              0x1
30912:         #define _RXB0DLC_RXB0DLC0_LENGTH                            0x1
30913:         #define _RXB0DLC_RXB0DLC0_MASK                              0x1
30914:         #define _RXB0DLC_RXB0DLC1_POSN                              0x1
30915:         #define _RXB0DLC_RXB0DLC1_POSITION                          0x1
30916:         #define _RXB0DLC_RXB0DLC1_SIZE                              0x1
30917:         #define _RXB0DLC_RXB0DLC1_LENGTH                            0x1
30918:         #define _RXB0DLC_RXB0DLC1_MASK                              0x2
30919:         #define _RXB0DLC_RXB0DLC2_POSN                              0x2
30920:         #define _RXB0DLC_RXB0DLC2_POSITION                          0x2
30921:         #define _RXB0DLC_RXB0DLC2_SIZE                              0x1
30922:         #define _RXB0DLC_RXB0DLC2_LENGTH                            0x1
30923:         #define _RXB0DLC_RXB0DLC2_MASK                              0x4
30924:         #define _RXB0DLC_RXB0DLC3_POSN                              0x3
30925:         #define _RXB0DLC_RXB0DLC3_POSITION                          0x3
30926:         #define _RXB0DLC_RXB0DLC3_SIZE                              0x1
30927:         #define _RXB0DLC_RXB0DLC3_LENGTH                            0x1
30928:         #define _RXB0DLC_RXB0DLC3_MASK                              0x8
30929:         #define _RXB0DLC_RXB0RB0_POSN                               0x4
30930:         #define _RXB0DLC_RXB0RB0_POSITION                           0x4
30931:         #define _RXB0DLC_RXB0RB0_SIZE                               0x1
30932:         #define _RXB0DLC_RXB0RB0_LENGTH                             0x1
30933:         #define _RXB0DLC_RXB0RB0_MASK                               0x10
30934:         #define _RXB0DLC_RXB0RB1_POSN                               0x5
30935:         #define _RXB0DLC_RXB0RB1_POSITION                           0x5
30936:         #define _RXB0DLC_RXB0RB1_SIZE                               0x1
30937:         #define _RXB0DLC_RXB0RB1_LENGTH                             0x1
30938:         #define _RXB0DLC_RXB0RB1_MASK                               0x20
30939:         #define _RXB0DLC_RXB0RTR_POSN                               0x6
30940:         #define _RXB0DLC_RXB0RTR_POSITION                           0x6
30941:         #define _RXB0DLC_RXB0RTR_SIZE                               0x1
30942:         #define _RXB0DLC_RXB0RTR_LENGTH                             0x1
30943:         #define _RXB0DLC_RXB0RTR_MASK                               0x40
30944:         
30945:         // Register: RXB0D0
30946:         extern volatile unsigned char           RXB0D0              @ 0xF66;
30947:         #ifndef _LIB_BUILD
30948:         asm("RXB0D0 equ 0F66h");
30949:         #endif
30950:         // bitfield definitions
30951:         typedef union {
30952:             struct {
30953:                 unsigned RXB0D0                 :8;
30954:             };
30955:             struct {
30956:                 unsigned RXB0D00                :1;
30957:                 unsigned RXB0D01                :1;
30958:                 unsigned RXB0D02                :1;
30959:                 unsigned RXB0D03                :1;
30960:                 unsigned RXB0D04                :1;
30961:                 unsigned RXB0D05                :1;
30962:                 unsigned RXB0D06                :1;
30963:                 unsigned RXB0D07                :1;
30964:             };
30965:         } RXB0D0bits_t;
30966:         extern volatile RXB0D0bits_t RXB0D0bits @ 0xF66;
30967:         // bitfield macros
30968:         #define _RXB0D0_RXB0D0_POSN                                 0x0
30969:         #define _RXB0D0_RXB0D0_POSITION                             0x0
30970:         #define _RXB0D0_RXB0D0_SIZE                                 0x8
30971:         #define _RXB0D0_RXB0D0_LENGTH                               0x8
30972:         #define _RXB0D0_RXB0D0_MASK                                 0xFF
30973:         #define _RXB0D0_RXB0D00_POSN                                0x0
30974:         #define _RXB0D0_RXB0D00_POSITION                            0x0
30975:         #define _RXB0D0_RXB0D00_SIZE                                0x1
30976:         #define _RXB0D0_RXB0D00_LENGTH                              0x1
30977:         #define _RXB0D0_RXB0D00_MASK                                0x1
30978:         #define _RXB0D0_RXB0D01_POSN                                0x1
30979:         #define _RXB0D0_RXB0D01_POSITION                            0x1
30980:         #define _RXB0D0_RXB0D01_SIZE                                0x1
30981:         #define _RXB0D0_RXB0D01_LENGTH                              0x1
30982:         #define _RXB0D0_RXB0D01_MASK                                0x2
30983:         #define _RXB0D0_RXB0D02_POSN                                0x2
30984:         #define _RXB0D0_RXB0D02_POSITION                            0x2
30985:         #define _RXB0D0_RXB0D02_SIZE                                0x1
30986:         #define _RXB0D0_RXB0D02_LENGTH                              0x1
30987:         #define _RXB0D0_RXB0D02_MASK                                0x4
30988:         #define _RXB0D0_RXB0D03_POSN                                0x3
30989:         #define _RXB0D0_RXB0D03_POSITION                            0x3
30990:         #define _RXB0D0_RXB0D03_SIZE                                0x1
30991:         #define _RXB0D0_RXB0D03_LENGTH                              0x1
30992:         #define _RXB0D0_RXB0D03_MASK                                0x8
30993:         #define _RXB0D0_RXB0D04_POSN                                0x4
30994:         #define _RXB0D0_RXB0D04_POSITION                            0x4
30995:         #define _RXB0D0_RXB0D04_SIZE                                0x1
30996:         #define _RXB0D0_RXB0D04_LENGTH                              0x1
30997:         #define _RXB0D0_RXB0D04_MASK                                0x10
30998:         #define _RXB0D0_RXB0D05_POSN                                0x5
30999:         #define _RXB0D0_RXB0D05_POSITION                            0x5
31000:         #define _RXB0D0_RXB0D05_SIZE                                0x1
31001:         #define _RXB0D0_RXB0D05_LENGTH                              0x1
31002:         #define _RXB0D0_RXB0D05_MASK                                0x20
31003:         #define _RXB0D0_RXB0D06_POSN                                0x6
31004:         #define _RXB0D0_RXB0D06_POSITION                            0x6
31005:         #define _RXB0D0_RXB0D06_SIZE                                0x1
31006:         #define _RXB0D0_RXB0D06_LENGTH                              0x1
31007:         #define _RXB0D0_RXB0D06_MASK                                0x40
31008:         #define _RXB0D0_RXB0D07_POSN                                0x7
31009:         #define _RXB0D0_RXB0D07_POSITION                            0x7
31010:         #define _RXB0D0_RXB0D07_SIZE                                0x1
31011:         #define _RXB0D0_RXB0D07_LENGTH                              0x1
31012:         #define _RXB0D0_RXB0D07_MASK                                0x80
31013:         
31014:         // Register: RXB0D1
31015:         extern volatile unsigned char           RXB0D1              @ 0xF67;
31016:         #ifndef _LIB_BUILD
31017:         asm("RXB0D1 equ 0F67h");
31018:         #endif
31019:         // bitfield definitions
31020:         typedef union {
31021:             struct {
31022:                 unsigned RXB0D1                 :8;
31023:             };
31024:             struct {
31025:                 unsigned RXB0D10                :1;
31026:                 unsigned RXB0D11                :1;
31027:                 unsigned RXB0D12                :1;
31028:                 unsigned RXB0D13                :1;
31029:                 unsigned RXB0D14                :1;
31030:                 unsigned RXB0D15                :1;
31031:                 unsigned RXB0D16                :1;
31032:                 unsigned RXB0D17                :1;
31033:             };
31034:         } RXB0D1bits_t;
31035:         extern volatile RXB0D1bits_t RXB0D1bits @ 0xF67;
31036:         // bitfield macros
31037:         #define _RXB0D1_RXB0D1_POSN                                 0x0
31038:         #define _RXB0D1_RXB0D1_POSITION                             0x0
31039:         #define _RXB0D1_RXB0D1_SIZE                                 0x8
31040:         #define _RXB0D1_RXB0D1_LENGTH                               0x8
31041:         #define _RXB0D1_RXB0D1_MASK                                 0xFF
31042:         #define _RXB0D1_RXB0D10_POSN                                0x0
31043:         #define _RXB0D1_RXB0D10_POSITION                            0x0
31044:         #define _RXB0D1_RXB0D10_SIZE                                0x1
31045:         #define _RXB0D1_RXB0D10_LENGTH                              0x1
31046:         #define _RXB0D1_RXB0D10_MASK                                0x1
31047:         #define _RXB0D1_RXB0D11_POSN                                0x1
31048:         #define _RXB0D1_RXB0D11_POSITION                            0x1
31049:         #define _RXB0D1_RXB0D11_SIZE                                0x1
31050:         #define _RXB0D1_RXB0D11_LENGTH                              0x1
31051:         #define _RXB0D1_RXB0D11_MASK                                0x2
31052:         #define _RXB0D1_RXB0D12_POSN                                0x2
31053:         #define _RXB0D1_RXB0D12_POSITION                            0x2
31054:         #define _RXB0D1_RXB0D12_SIZE                                0x1
31055:         #define _RXB0D1_RXB0D12_LENGTH                              0x1
31056:         #define _RXB0D1_RXB0D12_MASK                                0x4
31057:         #define _RXB0D1_RXB0D13_POSN                                0x3
31058:         #define _RXB0D1_RXB0D13_POSITION                            0x3
31059:         #define _RXB0D1_RXB0D13_SIZE                                0x1
31060:         #define _RXB0D1_RXB0D13_LENGTH                              0x1
31061:         #define _RXB0D1_RXB0D13_MASK                                0x8
31062:         #define _RXB0D1_RXB0D14_POSN                                0x4
31063:         #define _RXB0D1_RXB0D14_POSITION                            0x4
31064:         #define _RXB0D1_RXB0D14_SIZE                                0x1
31065:         #define _RXB0D1_RXB0D14_LENGTH                              0x1
31066:         #define _RXB0D1_RXB0D14_MASK                                0x10
31067:         #define _RXB0D1_RXB0D15_POSN                                0x5
31068:         #define _RXB0D1_RXB0D15_POSITION                            0x5
31069:         #define _RXB0D1_RXB0D15_SIZE                                0x1
31070:         #define _RXB0D1_RXB0D15_LENGTH                              0x1
31071:         #define _RXB0D1_RXB0D15_MASK                                0x20
31072:         #define _RXB0D1_RXB0D16_POSN                                0x6
31073:         #define _RXB0D1_RXB0D16_POSITION                            0x6
31074:         #define _RXB0D1_RXB0D16_SIZE                                0x1
31075:         #define _RXB0D1_RXB0D16_LENGTH                              0x1
31076:         #define _RXB0D1_RXB0D16_MASK                                0x40
31077:         #define _RXB0D1_RXB0D17_POSN                                0x7
31078:         #define _RXB0D1_RXB0D17_POSITION                            0x7
31079:         #define _RXB0D1_RXB0D17_SIZE                                0x1
31080:         #define _RXB0D1_RXB0D17_LENGTH                              0x1
31081:         #define _RXB0D1_RXB0D17_MASK                                0x80
31082:         
31083:         // Register: RXB0D2
31084:         extern volatile unsigned char           RXB0D2              @ 0xF68;
31085:         #ifndef _LIB_BUILD
31086:         asm("RXB0D2 equ 0F68h");
31087:         #endif
31088:         // bitfield definitions
31089:         typedef union {
31090:             struct {
31091:                 unsigned RXB0D2                 :8;
31092:             };
31093:             struct {
31094:                 unsigned RXB0D20                :1;
31095:                 unsigned RXB0D21                :1;
31096:                 unsigned RXB0D22                :1;
31097:                 unsigned RXB0D23                :1;
31098:                 unsigned RXB0D24                :1;
31099:                 unsigned RXB0D25                :1;
31100:                 unsigned RXB0D26                :1;
31101:                 unsigned RXB0D27                :1;
31102:             };
31103:         } RXB0D2bits_t;
31104:         extern volatile RXB0D2bits_t RXB0D2bits @ 0xF68;
31105:         // bitfield macros
31106:         #define _RXB0D2_RXB0D2_POSN                                 0x0
31107:         #define _RXB0D2_RXB0D2_POSITION                             0x0
31108:         #define _RXB0D2_RXB0D2_SIZE                                 0x8
31109:         #define _RXB0D2_RXB0D2_LENGTH                               0x8
31110:         #define _RXB0D2_RXB0D2_MASK                                 0xFF
31111:         #define _RXB0D2_RXB0D20_POSN                                0x0
31112:         #define _RXB0D2_RXB0D20_POSITION                            0x0
31113:         #define _RXB0D2_RXB0D20_SIZE                                0x1
31114:         #define _RXB0D2_RXB0D20_LENGTH                              0x1
31115:         #define _RXB0D2_RXB0D20_MASK                                0x1
31116:         #define _RXB0D2_RXB0D21_POSN                                0x1
31117:         #define _RXB0D2_RXB0D21_POSITION                            0x1
31118:         #define _RXB0D2_RXB0D21_SIZE                                0x1
31119:         #define _RXB0D2_RXB0D21_LENGTH                              0x1
31120:         #define _RXB0D2_RXB0D21_MASK                                0x2
31121:         #define _RXB0D2_RXB0D22_POSN                                0x2
31122:         #define _RXB0D2_RXB0D22_POSITION                            0x2
31123:         #define _RXB0D2_RXB0D22_SIZE                                0x1
31124:         #define _RXB0D2_RXB0D22_LENGTH                              0x1
31125:         #define _RXB0D2_RXB0D22_MASK                                0x4
31126:         #define _RXB0D2_RXB0D23_POSN                                0x3
31127:         #define _RXB0D2_RXB0D23_POSITION                            0x3
31128:         #define _RXB0D2_RXB0D23_SIZE                                0x1
31129:         #define _RXB0D2_RXB0D23_LENGTH                              0x1
31130:         #define _RXB0D2_RXB0D23_MASK                                0x8
31131:         #define _RXB0D2_RXB0D24_POSN                                0x4
31132:         #define _RXB0D2_RXB0D24_POSITION                            0x4
31133:         #define _RXB0D2_RXB0D24_SIZE                                0x1
31134:         #define _RXB0D2_RXB0D24_LENGTH                              0x1
31135:         #define _RXB0D2_RXB0D24_MASK                                0x10
31136:         #define _RXB0D2_RXB0D25_POSN                                0x5
31137:         #define _RXB0D2_RXB0D25_POSITION                            0x5
31138:         #define _RXB0D2_RXB0D25_SIZE                                0x1
31139:         #define _RXB0D2_RXB0D25_LENGTH                              0x1
31140:         #define _RXB0D2_RXB0D25_MASK                                0x20
31141:         #define _RXB0D2_RXB0D26_POSN                                0x6
31142:         #define _RXB0D2_RXB0D26_POSITION                            0x6
31143:         #define _RXB0D2_RXB0D26_SIZE                                0x1
31144:         #define _RXB0D2_RXB0D26_LENGTH                              0x1
31145:         #define _RXB0D2_RXB0D26_MASK                                0x40
31146:         #define _RXB0D2_RXB0D27_POSN                                0x7
31147:         #define _RXB0D2_RXB0D27_POSITION                            0x7
31148:         #define _RXB0D2_RXB0D27_SIZE                                0x1
31149:         #define _RXB0D2_RXB0D27_LENGTH                              0x1
31150:         #define _RXB0D2_RXB0D27_MASK                                0x80
31151:         
31152:         // Register: RXB0D3
31153:         extern volatile unsigned char           RXB0D3              @ 0xF69;
31154:         #ifndef _LIB_BUILD
31155:         asm("RXB0D3 equ 0F69h");
31156:         #endif
31157:         // bitfield definitions
31158:         typedef union {
31159:             struct {
31160:                 unsigned RXB0D3                 :8;
31161:             };
31162:             struct {
31163:                 unsigned RXB0D30                :1;
31164:                 unsigned RXB0D31                :1;
31165:                 unsigned RXB0D32                :1;
31166:                 unsigned RXB0D33                :1;
31167:                 unsigned RXB0D34                :1;
31168:                 unsigned RXB0D35                :1;
31169:                 unsigned RXB0D36                :1;
31170:                 unsigned RXB0D37                :1;
31171:             };
31172:         } RXB0D3bits_t;
31173:         extern volatile RXB0D3bits_t RXB0D3bits @ 0xF69;
31174:         // bitfield macros
31175:         #define _RXB0D3_RXB0D3_POSN                                 0x0
31176:         #define _RXB0D3_RXB0D3_POSITION                             0x0
31177:         #define _RXB0D3_RXB0D3_SIZE                                 0x8
31178:         #define _RXB0D3_RXB0D3_LENGTH                               0x8
31179:         #define _RXB0D3_RXB0D3_MASK                                 0xFF
31180:         #define _RXB0D3_RXB0D30_POSN                                0x0
31181:         #define _RXB0D3_RXB0D30_POSITION                            0x0
31182:         #define _RXB0D3_RXB0D30_SIZE                                0x1
31183:         #define _RXB0D3_RXB0D30_LENGTH                              0x1
31184:         #define _RXB0D3_RXB0D30_MASK                                0x1
31185:         #define _RXB0D3_RXB0D31_POSN                                0x1
31186:         #define _RXB0D3_RXB0D31_POSITION                            0x1
31187:         #define _RXB0D3_RXB0D31_SIZE                                0x1
31188:         #define _RXB0D3_RXB0D31_LENGTH                              0x1
31189:         #define _RXB0D3_RXB0D31_MASK                                0x2
31190:         #define _RXB0D3_RXB0D32_POSN                                0x2
31191:         #define _RXB0D3_RXB0D32_POSITION                            0x2
31192:         #define _RXB0D3_RXB0D32_SIZE                                0x1
31193:         #define _RXB0D3_RXB0D32_LENGTH                              0x1
31194:         #define _RXB0D3_RXB0D32_MASK                                0x4
31195:         #define _RXB0D3_RXB0D33_POSN                                0x3
31196:         #define _RXB0D3_RXB0D33_POSITION                            0x3
31197:         #define _RXB0D3_RXB0D33_SIZE                                0x1
31198:         #define _RXB0D3_RXB0D33_LENGTH                              0x1
31199:         #define _RXB0D3_RXB0D33_MASK                                0x8
31200:         #define _RXB0D3_RXB0D34_POSN                                0x4
31201:         #define _RXB0D3_RXB0D34_POSITION                            0x4
31202:         #define _RXB0D3_RXB0D34_SIZE                                0x1
31203:         #define _RXB0D3_RXB0D34_LENGTH                              0x1
31204:         #define _RXB0D3_RXB0D34_MASK                                0x10
31205:         #define _RXB0D3_RXB0D35_POSN                                0x5
31206:         #define _RXB0D3_RXB0D35_POSITION                            0x5
31207:         #define _RXB0D3_RXB0D35_SIZE                                0x1
31208:         #define _RXB0D3_RXB0D35_LENGTH                              0x1
31209:         #define _RXB0D3_RXB0D35_MASK                                0x20
31210:         #define _RXB0D3_RXB0D36_POSN                                0x6
31211:         #define _RXB0D3_RXB0D36_POSITION                            0x6
31212:         #define _RXB0D3_RXB0D36_SIZE                                0x1
31213:         #define _RXB0D3_RXB0D36_LENGTH                              0x1
31214:         #define _RXB0D3_RXB0D36_MASK                                0x40
31215:         #define _RXB0D3_RXB0D37_POSN                                0x7
31216:         #define _RXB0D3_RXB0D37_POSITION                            0x7
31217:         #define _RXB0D3_RXB0D37_SIZE                                0x1
31218:         #define _RXB0D3_RXB0D37_LENGTH                              0x1
31219:         #define _RXB0D3_RXB0D37_MASK                                0x80
31220:         
31221:         // Register: RXB0D4
31222:         extern volatile unsigned char           RXB0D4              @ 0xF6A;
31223:         #ifndef _LIB_BUILD
31224:         asm("RXB0D4 equ 0F6Ah");
31225:         #endif
31226:         // bitfield definitions
31227:         typedef union {
31228:             struct {
31229:                 unsigned RXB0D4                 :8;
31230:             };
31231:             struct {
31232:                 unsigned RXB0D40                :1;
31233:                 unsigned RXB0D41                :1;
31234:                 unsigned RXB0D42                :1;
31235:                 unsigned RXB0D43                :1;
31236:                 unsigned RXB0D44                :1;
31237:                 unsigned RXB0D45                :1;
31238:                 unsigned RXB0D46                :1;
31239:                 unsigned RXB0D47                :1;
31240:             };
31241:         } RXB0D4bits_t;
31242:         extern volatile RXB0D4bits_t RXB0D4bits @ 0xF6A;
31243:         // bitfield macros
31244:         #define _RXB0D4_RXB0D4_POSN                                 0x0
31245:         #define _RXB0D4_RXB0D4_POSITION                             0x0
31246:         #define _RXB0D4_RXB0D4_SIZE                                 0x8
31247:         #define _RXB0D4_RXB0D4_LENGTH                               0x8
31248:         #define _RXB0D4_RXB0D4_MASK                                 0xFF
31249:         #define _RXB0D4_RXB0D40_POSN                                0x0
31250:         #define _RXB0D4_RXB0D40_POSITION                            0x0
31251:         #define _RXB0D4_RXB0D40_SIZE                                0x1
31252:         #define _RXB0D4_RXB0D40_LENGTH                              0x1
31253:         #define _RXB0D4_RXB0D40_MASK                                0x1
31254:         #define _RXB0D4_RXB0D41_POSN                                0x1
31255:         #define _RXB0D4_RXB0D41_POSITION                            0x1
31256:         #define _RXB0D4_RXB0D41_SIZE                                0x1
31257:         #define _RXB0D4_RXB0D41_LENGTH                              0x1
31258:         #define _RXB0D4_RXB0D41_MASK                                0x2
31259:         #define _RXB0D4_RXB0D42_POSN                                0x2
31260:         #define _RXB0D4_RXB0D42_POSITION                            0x2
31261:         #define _RXB0D4_RXB0D42_SIZE                                0x1
31262:         #define _RXB0D4_RXB0D42_LENGTH                              0x1
31263:         #define _RXB0D4_RXB0D42_MASK                                0x4
31264:         #define _RXB0D4_RXB0D43_POSN                                0x3
31265:         #define _RXB0D4_RXB0D43_POSITION                            0x3
31266:         #define _RXB0D4_RXB0D43_SIZE                                0x1
31267:         #define _RXB0D4_RXB0D43_LENGTH                              0x1
31268:         #define _RXB0D4_RXB0D43_MASK                                0x8
31269:         #define _RXB0D4_RXB0D44_POSN                                0x4
31270:         #define _RXB0D4_RXB0D44_POSITION                            0x4
31271:         #define _RXB0D4_RXB0D44_SIZE                                0x1
31272:         #define _RXB0D4_RXB0D44_LENGTH                              0x1
31273:         #define _RXB0D4_RXB0D44_MASK                                0x10
31274:         #define _RXB0D4_RXB0D45_POSN                                0x5
31275:         #define _RXB0D4_RXB0D45_POSITION                            0x5
31276:         #define _RXB0D4_RXB0D45_SIZE                                0x1
31277:         #define _RXB0D4_RXB0D45_LENGTH                              0x1
31278:         #define _RXB0D4_RXB0D45_MASK                                0x20
31279:         #define _RXB0D4_RXB0D46_POSN                                0x6
31280:         #define _RXB0D4_RXB0D46_POSITION                            0x6
31281:         #define _RXB0D4_RXB0D46_SIZE                                0x1
31282:         #define _RXB0D4_RXB0D46_LENGTH                              0x1
31283:         #define _RXB0D4_RXB0D46_MASK                                0x40
31284:         #define _RXB0D4_RXB0D47_POSN                                0x7
31285:         #define _RXB0D4_RXB0D47_POSITION                            0x7
31286:         #define _RXB0D4_RXB0D47_SIZE                                0x1
31287:         #define _RXB0D4_RXB0D47_LENGTH                              0x1
31288:         #define _RXB0D4_RXB0D47_MASK                                0x80
31289:         
31290:         // Register: RXB0D5
31291:         extern volatile unsigned char           RXB0D5              @ 0xF6B;
31292:         #ifndef _LIB_BUILD
31293:         asm("RXB0D5 equ 0F6Bh");
31294:         #endif
31295:         // bitfield definitions
31296:         typedef union {
31297:             struct {
31298:                 unsigned RXB0D5                 :8;
31299:             };
31300:             struct {
31301:                 unsigned RXB0D50                :1;
31302:                 unsigned RXB0D51                :1;
31303:                 unsigned RXB0D52                :1;
31304:                 unsigned RXB0D53                :1;
31305:                 unsigned RXB0D54                :1;
31306:                 unsigned RXB0D55                :1;
31307:                 unsigned RXB0D56                :1;
31308:                 unsigned RXB0D57                :1;
31309:             };
31310:         } RXB0D5bits_t;
31311:         extern volatile RXB0D5bits_t RXB0D5bits @ 0xF6B;
31312:         // bitfield macros
31313:         #define _RXB0D5_RXB0D5_POSN                                 0x0
31314:         #define _RXB0D5_RXB0D5_POSITION                             0x0
31315:         #define _RXB0D5_RXB0D5_SIZE                                 0x8
31316:         #define _RXB0D5_RXB0D5_LENGTH                               0x8
31317:         #define _RXB0D5_RXB0D5_MASK                                 0xFF
31318:         #define _RXB0D5_RXB0D50_POSN                                0x0
31319:         #define _RXB0D5_RXB0D50_POSITION                            0x0
31320:         #define _RXB0D5_RXB0D50_SIZE                                0x1
31321:         #define _RXB0D5_RXB0D50_LENGTH                              0x1
31322:         #define _RXB0D5_RXB0D50_MASK                                0x1
31323:         #define _RXB0D5_RXB0D51_POSN                                0x1
31324:         #define _RXB0D5_RXB0D51_POSITION                            0x1
31325:         #define _RXB0D5_RXB0D51_SIZE                                0x1
31326:         #define _RXB0D5_RXB0D51_LENGTH                              0x1
31327:         #define _RXB0D5_RXB0D51_MASK                                0x2
31328:         #define _RXB0D5_RXB0D52_POSN                                0x2
31329:         #define _RXB0D5_RXB0D52_POSITION                            0x2
31330:         #define _RXB0D5_RXB0D52_SIZE                                0x1
31331:         #define _RXB0D5_RXB0D52_LENGTH                              0x1
31332:         #define _RXB0D5_RXB0D52_MASK                                0x4
31333:         #define _RXB0D5_RXB0D53_POSN                                0x3
31334:         #define _RXB0D5_RXB0D53_POSITION                            0x3
31335:         #define _RXB0D5_RXB0D53_SIZE                                0x1
31336:         #define _RXB0D5_RXB0D53_LENGTH                              0x1
31337:         #define _RXB0D5_RXB0D53_MASK                                0x8
31338:         #define _RXB0D5_RXB0D54_POSN                                0x4
31339:         #define _RXB0D5_RXB0D54_POSITION                            0x4
31340:         #define _RXB0D5_RXB0D54_SIZE                                0x1
31341:         #define _RXB0D5_RXB0D54_LENGTH                              0x1
31342:         #define _RXB0D5_RXB0D54_MASK                                0x10
31343:         #define _RXB0D5_RXB0D55_POSN                                0x5
31344:         #define _RXB0D5_RXB0D55_POSITION                            0x5
31345:         #define _RXB0D5_RXB0D55_SIZE                                0x1
31346:         #define _RXB0D5_RXB0D55_LENGTH                              0x1
31347:         #define _RXB0D5_RXB0D55_MASK                                0x20
31348:         #define _RXB0D5_RXB0D56_POSN                                0x6
31349:         #define _RXB0D5_RXB0D56_POSITION                            0x6
31350:         #define _RXB0D5_RXB0D56_SIZE                                0x1
31351:         #define _RXB0D5_RXB0D56_LENGTH                              0x1
31352:         #define _RXB0D5_RXB0D56_MASK                                0x40
31353:         #define _RXB0D5_RXB0D57_POSN                                0x7
31354:         #define _RXB0D5_RXB0D57_POSITION                            0x7
31355:         #define _RXB0D5_RXB0D57_SIZE                                0x1
31356:         #define _RXB0D5_RXB0D57_LENGTH                              0x1
31357:         #define _RXB0D5_RXB0D57_MASK                                0x80
31358:         
31359:         // Register: RXB0D6
31360:         extern volatile unsigned char           RXB0D6              @ 0xF6C;
31361:         #ifndef _LIB_BUILD
31362:         asm("RXB0D6 equ 0F6Ch");
31363:         #endif
31364:         // bitfield definitions
31365:         typedef union {
31366:             struct {
31367:                 unsigned RXB0D6                 :8;
31368:             };
31369:             struct {
31370:                 unsigned RXB0D60                :1;
31371:                 unsigned RXB0D61                :1;
31372:                 unsigned RXB0D62                :1;
31373:                 unsigned RXB0D63                :1;
31374:                 unsigned RXB0D64                :1;
31375:                 unsigned RXB0D65                :1;
31376:                 unsigned RXB0D66                :1;
31377:                 unsigned RXB0D67                :1;
31378:             };
31379:         } RXB0D6bits_t;
31380:         extern volatile RXB0D6bits_t RXB0D6bits @ 0xF6C;
31381:         // bitfield macros
31382:         #define _RXB0D6_RXB0D6_POSN                                 0x0
31383:         #define _RXB0D6_RXB0D6_POSITION                             0x0
31384:         #define _RXB0D6_RXB0D6_SIZE                                 0x8
31385:         #define _RXB0D6_RXB0D6_LENGTH                               0x8
31386:         #define _RXB0D6_RXB0D6_MASK                                 0xFF
31387:         #define _RXB0D6_RXB0D60_POSN                                0x0
31388:         #define _RXB0D6_RXB0D60_POSITION                            0x0
31389:         #define _RXB0D6_RXB0D60_SIZE                                0x1
31390:         #define _RXB0D6_RXB0D60_LENGTH                              0x1
31391:         #define _RXB0D6_RXB0D60_MASK                                0x1
31392:         #define _RXB0D6_RXB0D61_POSN                                0x1
31393:         #define _RXB0D6_RXB0D61_POSITION                            0x1
31394:         #define _RXB0D6_RXB0D61_SIZE                                0x1
31395:         #define _RXB0D6_RXB0D61_LENGTH                              0x1
31396:         #define _RXB0D6_RXB0D61_MASK                                0x2
31397:         #define _RXB0D6_RXB0D62_POSN                                0x2
31398:         #define _RXB0D6_RXB0D62_POSITION                            0x2
31399:         #define _RXB0D6_RXB0D62_SIZE                                0x1
31400:         #define _RXB0D6_RXB0D62_LENGTH                              0x1
31401:         #define _RXB0D6_RXB0D62_MASK                                0x4
31402:         #define _RXB0D6_RXB0D63_POSN                                0x3
31403:         #define _RXB0D6_RXB0D63_POSITION                            0x3
31404:         #define _RXB0D6_RXB0D63_SIZE                                0x1
31405:         #define _RXB0D6_RXB0D63_LENGTH                              0x1
31406:         #define _RXB0D6_RXB0D63_MASK                                0x8
31407:         #define _RXB0D6_RXB0D64_POSN                                0x4
31408:         #define _RXB0D6_RXB0D64_POSITION                            0x4
31409:         #define _RXB0D6_RXB0D64_SIZE                                0x1
31410:         #define _RXB0D6_RXB0D64_LENGTH                              0x1
31411:         #define _RXB0D6_RXB0D64_MASK                                0x10
31412:         #define _RXB0D6_RXB0D65_POSN                                0x5
31413:         #define _RXB0D6_RXB0D65_POSITION                            0x5
31414:         #define _RXB0D6_RXB0D65_SIZE                                0x1
31415:         #define _RXB0D6_RXB0D65_LENGTH                              0x1
31416:         #define _RXB0D6_RXB0D65_MASK                                0x20
31417:         #define _RXB0D6_RXB0D66_POSN                                0x6
31418:         #define _RXB0D6_RXB0D66_POSITION                            0x6
31419:         #define _RXB0D6_RXB0D66_SIZE                                0x1
31420:         #define _RXB0D6_RXB0D66_LENGTH                              0x1
31421:         #define _RXB0D6_RXB0D66_MASK                                0x40
31422:         #define _RXB0D6_RXB0D67_POSN                                0x7
31423:         #define _RXB0D6_RXB0D67_POSITION                            0x7
31424:         #define _RXB0D6_RXB0D67_SIZE                                0x1
31425:         #define _RXB0D6_RXB0D67_LENGTH                              0x1
31426:         #define _RXB0D6_RXB0D67_MASK                                0x80
31427:         
31428:         // Register: RXB0D7
31429:         extern volatile unsigned char           RXB0D7              @ 0xF6D;
31430:         #ifndef _LIB_BUILD
31431:         asm("RXB0D7 equ 0F6Dh");
31432:         #endif
31433:         // bitfield definitions
31434:         typedef union {
31435:             struct {
31436:                 unsigned RXB0D7                 :8;
31437:             };
31438:             struct {
31439:                 unsigned RXB0D70                :1;
31440:                 unsigned RXB0D71                :1;
31441:                 unsigned RXB0D72                :1;
31442:                 unsigned RXB0D73                :1;
31443:                 unsigned RXB0D74                :1;
31444:                 unsigned RXB0D75                :1;
31445:                 unsigned RXB0D76                :1;
31446:                 unsigned RXB0D77                :1;
31447:             };
31448:         } RXB0D7bits_t;
31449:         extern volatile RXB0D7bits_t RXB0D7bits @ 0xF6D;
31450:         // bitfield macros
31451:         #define _RXB0D7_RXB0D7_POSN                                 0x0
31452:         #define _RXB0D7_RXB0D7_POSITION                             0x0
31453:         #define _RXB0D7_RXB0D7_SIZE                                 0x8
31454:         #define _RXB0D7_RXB0D7_LENGTH                               0x8
31455:         #define _RXB0D7_RXB0D7_MASK                                 0xFF
31456:         #define _RXB0D7_RXB0D70_POSN                                0x0
31457:         #define _RXB0D7_RXB0D70_POSITION                            0x0
31458:         #define _RXB0D7_RXB0D70_SIZE                                0x1
31459:         #define _RXB0D7_RXB0D70_LENGTH                              0x1
31460:         #define _RXB0D7_RXB0D70_MASK                                0x1
31461:         #define _RXB0D7_RXB0D71_POSN                                0x1
31462:         #define _RXB0D7_RXB0D71_POSITION                            0x1
31463:         #define _RXB0D7_RXB0D71_SIZE                                0x1
31464:         #define _RXB0D7_RXB0D71_LENGTH                              0x1
31465:         #define _RXB0D7_RXB0D71_MASK                                0x2
31466:         #define _RXB0D7_RXB0D72_POSN                                0x2
31467:         #define _RXB0D7_RXB0D72_POSITION                            0x2
31468:         #define _RXB0D7_RXB0D72_SIZE                                0x1
31469:         #define _RXB0D7_RXB0D72_LENGTH                              0x1
31470:         #define _RXB0D7_RXB0D72_MASK                                0x4
31471:         #define _RXB0D7_RXB0D73_POSN                                0x3
31472:         #define _RXB0D7_RXB0D73_POSITION                            0x3
31473:         #define _RXB0D7_RXB0D73_SIZE                                0x1
31474:         #define _RXB0D7_RXB0D73_LENGTH                              0x1
31475:         #define _RXB0D7_RXB0D73_MASK                                0x8
31476:         #define _RXB0D7_RXB0D74_POSN                                0x4
31477:         #define _RXB0D7_RXB0D74_POSITION                            0x4
31478:         #define _RXB0D7_RXB0D74_SIZE                                0x1
31479:         #define _RXB0D7_RXB0D74_LENGTH                              0x1
31480:         #define _RXB0D7_RXB0D74_MASK                                0x10
31481:         #define _RXB0D7_RXB0D75_POSN                                0x5
31482:         #define _RXB0D7_RXB0D75_POSITION                            0x5
31483:         #define _RXB0D7_RXB0D75_SIZE                                0x1
31484:         #define _RXB0D7_RXB0D75_LENGTH                              0x1
31485:         #define _RXB0D7_RXB0D75_MASK                                0x20
31486:         #define _RXB0D7_RXB0D76_POSN                                0x6
31487:         #define _RXB0D7_RXB0D76_POSITION                            0x6
31488:         #define _RXB0D7_RXB0D76_SIZE                                0x1
31489:         #define _RXB0D7_RXB0D76_LENGTH                              0x1
31490:         #define _RXB0D7_RXB0D76_MASK                                0x40
31491:         #define _RXB0D7_RXB0D77_POSN                                0x7
31492:         #define _RXB0D7_RXB0D77_POSITION                            0x7
31493:         #define _RXB0D7_RXB0D77_SIZE                                0x1
31494:         #define _RXB0D7_RXB0D77_LENGTH                              0x1
31495:         #define _RXB0D7_RXB0D77_MASK                                0x80
31496:         
31497:         // Register: CANSTAT
31498:         extern volatile unsigned char           CANSTAT             @ 0xF6E;
31499:         #ifndef _LIB_BUILD
31500:         asm("CANSTAT equ 0F6Eh");
31501:         #endif
31502:         // bitfield definitions
31503:         typedef union {
31504:             struct {
31505:                 unsigned EICODE0                :1;
31506:                 unsigned EICODE1_ICODE0         :1;
31507:                 unsigned EICODE2_ICODE1         :1;
31508:                 unsigned EICODE3_ICODE2         :1;
31509:                 unsigned EICODE4                :1;
31510:                 unsigned OPMODE                 :3;
31511:             };
31512:             struct {
31513:                 unsigned                        :1;
31514:                 unsigned EICODE1                :1;
31515:                 unsigned EICODE2                :1;
31516:                 unsigned EICODE3                :1;
31517:                 unsigned                        :1;
31518:                 unsigned OPMODE0                :1;
31519:                 unsigned OPMODE1                :1;
31520:                 unsigned OPMODE2                :1;
31521:             };
31522:             struct {
31523:                 unsigned                        :1;
31524:                 unsigned ICODE0                 :1;
31525:                 unsigned ICODE1                 :1;
31526:                 unsigned ICODE2                 :1;
31527:             };
31528:         } CANSTATbits_t;
31529:         extern volatile CANSTATbits_t CANSTATbits @ 0xF6E;
31530:         // bitfield macros
31531:         #define _CANSTAT_EICODE0_POSN                               0x0
31532:         #define _CANSTAT_EICODE0_POSITION                           0x0
31533:         #define _CANSTAT_EICODE0_SIZE                               0x1
31534:         #define _CANSTAT_EICODE0_LENGTH                             0x1
31535:         #define _CANSTAT_EICODE0_MASK                               0x1
31536:         #define _CANSTAT_EICODE1_ICODE0_POSN                        0x1
31537:         #define _CANSTAT_EICODE1_ICODE0_POSITION                    0x1
31538:         #define _CANSTAT_EICODE1_ICODE0_SIZE                        0x1
31539:         #define _CANSTAT_EICODE1_ICODE0_LENGTH                      0x1
31540:         #define _CANSTAT_EICODE1_ICODE0_MASK                        0x2
31541:         #define _CANSTAT_EICODE2_ICODE1_POSN                        0x2
31542:         #define _CANSTAT_EICODE2_ICODE1_POSITION                    0x2
31543:         #define _CANSTAT_EICODE2_ICODE1_SIZE                        0x1
31544:         #define _CANSTAT_EICODE2_ICODE1_LENGTH                      0x1
31545:         #define _CANSTAT_EICODE2_ICODE1_MASK                        0x4
31546:         #define _CANSTAT_EICODE3_ICODE2_POSN                        0x3
31547:         #define _CANSTAT_EICODE3_ICODE2_POSITION                    0x3
31548:         #define _CANSTAT_EICODE3_ICODE2_SIZE                        0x1
31549:         #define _CANSTAT_EICODE3_ICODE2_LENGTH                      0x1
31550:         #define _CANSTAT_EICODE3_ICODE2_MASK                        0x8
31551:         #define _CANSTAT_EICODE4_POSN                               0x4
31552:         #define _CANSTAT_EICODE4_POSITION                           0x4
31553:         #define _CANSTAT_EICODE4_SIZE                               0x1
31554:         #define _CANSTAT_EICODE4_LENGTH                             0x1
31555:         #define _CANSTAT_EICODE4_MASK                               0x10
31556:         #define _CANSTAT_OPMODE_POSN                                0x5
31557:         #define _CANSTAT_OPMODE_POSITION                            0x5
31558:         #define _CANSTAT_OPMODE_SIZE                                0x3
31559:         #define _CANSTAT_OPMODE_LENGTH                              0x3
31560:         #define _CANSTAT_OPMODE_MASK                                0xE0
31561:         #define _CANSTAT_EICODE1_POSN                               0x1
31562:         #define _CANSTAT_EICODE1_POSITION                           0x1
31563:         #define _CANSTAT_EICODE1_SIZE                               0x1
31564:         #define _CANSTAT_EICODE1_LENGTH                             0x1
31565:         #define _CANSTAT_EICODE1_MASK                               0x2
31566:         #define _CANSTAT_EICODE2_POSN                               0x2
31567:         #define _CANSTAT_EICODE2_POSITION                           0x2
31568:         #define _CANSTAT_EICODE2_SIZE                               0x1
31569:         #define _CANSTAT_EICODE2_LENGTH                             0x1
31570:         #define _CANSTAT_EICODE2_MASK                               0x4
31571:         #define _CANSTAT_EICODE3_POSN                               0x3
31572:         #define _CANSTAT_EICODE3_POSITION                           0x3
31573:         #define _CANSTAT_EICODE3_SIZE                               0x1
31574:         #define _CANSTAT_EICODE3_LENGTH                             0x1
31575:         #define _CANSTAT_EICODE3_MASK                               0x8
31576:         #define _CANSTAT_OPMODE0_POSN                               0x5
31577:         #define _CANSTAT_OPMODE0_POSITION                           0x5
31578:         #define _CANSTAT_OPMODE0_SIZE                               0x1
31579:         #define _CANSTAT_OPMODE0_LENGTH                             0x1
31580:         #define _CANSTAT_OPMODE0_MASK                               0x20
31581:         #define _CANSTAT_OPMODE1_POSN                               0x6
31582:         #define _CANSTAT_OPMODE1_POSITION                           0x6
31583:         #define _CANSTAT_OPMODE1_SIZE                               0x1
31584:         #define _CANSTAT_OPMODE1_LENGTH                             0x1
31585:         #define _CANSTAT_OPMODE1_MASK                               0x40
31586:         #define _CANSTAT_OPMODE2_POSN                               0x7
31587:         #define _CANSTAT_OPMODE2_POSITION                           0x7
31588:         #define _CANSTAT_OPMODE2_SIZE                               0x1
31589:         #define _CANSTAT_OPMODE2_LENGTH                             0x1
31590:         #define _CANSTAT_OPMODE2_MASK                               0x80
31591:         #define _CANSTAT_ICODE0_POSN                                0x1
31592:         #define _CANSTAT_ICODE0_POSITION                            0x1
31593:         #define _CANSTAT_ICODE0_SIZE                                0x1
31594:         #define _CANSTAT_ICODE0_LENGTH                              0x1
31595:         #define _CANSTAT_ICODE0_MASK                                0x2
31596:         #define _CANSTAT_ICODE1_POSN                                0x2
31597:         #define _CANSTAT_ICODE1_POSITION                            0x2
31598:         #define _CANSTAT_ICODE1_SIZE                                0x1
31599:         #define _CANSTAT_ICODE1_LENGTH                              0x1
31600:         #define _CANSTAT_ICODE1_MASK                                0x4
31601:         #define _CANSTAT_ICODE2_POSN                                0x3
31602:         #define _CANSTAT_ICODE2_POSITION                            0x3
31603:         #define _CANSTAT_ICODE2_SIZE                                0x1
31604:         #define _CANSTAT_ICODE2_LENGTH                              0x1
31605:         #define _CANSTAT_ICODE2_MASK                                0x8
31606:         
31607:         // Register: CANCON
31608:         extern volatile unsigned char           CANCON              @ 0xF6F;
31609:         #ifndef _LIB_BUILD
31610:         asm("CANCON equ 0F6Fh");
31611:         #endif
31612:         // bitfield definitions
31613:         typedef union {
31614:             struct {
31615:                 unsigned FP0                    :1;
31616:                 unsigned WIN0_FP1               :1;
31617:                 unsigned WIN1_FP2               :1;
31618:                 unsigned WIN2_FP3               :1;
31619:                 unsigned ABAT                   :1;
31620:                 unsigned REQOP                  :3;
31621:             };
31622:             struct {
31623:                 unsigned                        :1;
31624:                 unsigned WIN0                   :1;
31625:                 unsigned WIN1                   :1;
31626:                 unsigned WIN2                   :1;
31627:             };
31628:             struct {
31629:                 unsigned                        :1;
31630:                 unsigned FP1                    :1;
31631:                 unsigned FP2                    :1;
31632:                 unsigned FP3                    :1;
31633:             };
31634:         } CANCONbits_t;
31635:         extern volatile CANCONbits_t CANCONbits @ 0xF6F;
31636:         // bitfield macros
31637:         #define _CANCON_FP0_POSN                                    0x0
31638:         #define _CANCON_FP0_POSITION                                0x0
31639:         #define _CANCON_FP0_SIZE                                    0x1
31640:         #define _CANCON_FP0_LENGTH                                  0x1
31641:         #define _CANCON_FP0_MASK                                    0x1
31642:         #define _CANCON_WIN0_FP1_POSN                               0x1
31643:         #define _CANCON_WIN0_FP1_POSITION                           0x1
31644:         #define _CANCON_WIN0_FP1_SIZE                               0x1
31645:         #define _CANCON_WIN0_FP1_LENGTH                             0x1
31646:         #define _CANCON_WIN0_FP1_MASK                               0x2
31647:         #define _CANCON_WIN1_FP2_POSN                               0x2
31648:         #define _CANCON_WIN1_FP2_POSITION                           0x2
31649:         #define _CANCON_WIN1_FP2_SIZE                               0x1
31650:         #define _CANCON_WIN1_FP2_LENGTH                             0x1
31651:         #define _CANCON_WIN1_FP2_MASK                               0x4
31652:         #define _CANCON_WIN2_FP3_POSN                               0x3
31653:         #define _CANCON_WIN2_FP3_POSITION                           0x3
31654:         #define _CANCON_WIN2_FP3_SIZE                               0x1
31655:         #define _CANCON_WIN2_FP3_LENGTH                             0x1
31656:         #define _CANCON_WIN2_FP3_MASK                               0x8
31657:         #define _CANCON_ABAT_POSN                                   0x4
31658:         #define _CANCON_ABAT_POSITION                               0x4
31659:         #define _CANCON_ABAT_SIZE                                   0x1
31660:         #define _CANCON_ABAT_LENGTH                                 0x1
31661:         #define _CANCON_ABAT_MASK                                   0x10
31662:         #define _CANCON_REQOP_POSN                                  0x5
31663:         #define _CANCON_REQOP_POSITION                              0x5
31664:         #define _CANCON_REQOP_SIZE                                  0x3
31665:         #define _CANCON_REQOP_LENGTH                                0x3
31666:         #define _CANCON_REQOP_MASK                                  0xE0
31667:         #define _CANCON_WIN0_POSN                                   0x1
31668:         #define _CANCON_WIN0_POSITION                               0x1
31669:         #define _CANCON_WIN0_SIZE                                   0x1
31670:         #define _CANCON_WIN0_LENGTH                                 0x1
31671:         #define _CANCON_WIN0_MASK                                   0x2
31672:         #define _CANCON_WIN1_POSN                                   0x2
31673:         #define _CANCON_WIN1_POSITION                               0x2
31674:         #define _CANCON_WIN1_SIZE                                   0x1
31675:         #define _CANCON_WIN1_LENGTH                                 0x1
31676:         #define _CANCON_WIN1_MASK                                   0x4
31677:         #define _CANCON_WIN2_POSN                                   0x3
31678:         #define _CANCON_WIN2_POSITION                               0x3
31679:         #define _CANCON_WIN2_SIZE                                   0x1
31680:         #define _CANCON_WIN2_LENGTH                                 0x1
31681:         #define _CANCON_WIN2_MASK                                   0x8
31682:         #define _CANCON_FP1_POSN                                    0x1
31683:         #define _CANCON_FP1_POSITION                                0x1
31684:         #define _CANCON_FP1_SIZE                                    0x1
31685:         #define _CANCON_FP1_LENGTH                                  0x1
31686:         #define _CANCON_FP1_MASK                                    0x2
31687:         #define _CANCON_FP2_POSN                                    0x2
31688:         #define _CANCON_FP2_POSITION                                0x2
31689:         #define _CANCON_FP2_SIZE                                    0x1
31690:         #define _CANCON_FP2_LENGTH                                  0x1
31691:         #define _CANCON_FP2_MASK                                    0x4
31692:         #define _CANCON_FP3_POSN                                    0x3
31693:         #define _CANCON_FP3_POSITION                                0x3
31694:         #define _CANCON_FP3_SIZE                                    0x1
31695:         #define _CANCON_FP3_LENGTH                                  0x1
31696:         #define _CANCON_FP3_MASK                                    0x8
31697:         
31698:         // Register: CIOCON
31699:         extern volatile unsigned char           CIOCON              @ 0xF70;
31700:         #ifndef _LIB_BUILD
31701:         asm("CIOCON equ 0F70h");
31702:         #endif
31703:         // bitfield definitions
31704:         typedef union {
31705:             struct {
31706:                 unsigned CLKSEL                 :1;
31707:                 unsigned                        :3;
31708:                 unsigned CANCAP                 :1;
31709:                 unsigned ENDRHI                 :1;
31710:                 unsigned TX2EN                  :1;
31711:                 unsigned TX2SRC                 :1;
31712:             };
31713:         } CIOCONbits_t;
31714:         extern volatile CIOCONbits_t CIOCONbits @ 0xF70;
31715:         // bitfield macros
31716:         #define _CIOCON_CLKSEL_POSN                                 0x0
31717:         #define _CIOCON_CLKSEL_POSITION                             0x0
31718:         #define _CIOCON_CLKSEL_SIZE                                 0x1
31719:         #define _CIOCON_CLKSEL_LENGTH                               0x1
31720:         #define _CIOCON_CLKSEL_MASK                                 0x1
31721:         #define _CIOCON_CANCAP_POSN                                 0x4
31722:         #define _CIOCON_CANCAP_POSITION                             0x4
31723:         #define _CIOCON_CANCAP_SIZE                                 0x1
31724:         #define _CIOCON_CANCAP_LENGTH                               0x1
31725:         #define _CIOCON_CANCAP_MASK                                 0x10
31726:         #define _CIOCON_ENDRHI_POSN                                 0x5
31727:         #define _CIOCON_ENDRHI_POSITION                             0x5
31728:         #define _CIOCON_ENDRHI_SIZE                                 0x1
31729:         #define _CIOCON_ENDRHI_LENGTH                               0x1
31730:         #define _CIOCON_ENDRHI_MASK                                 0x20
31731:         #define _CIOCON_TX2EN_POSN                                  0x6
31732:         #define _CIOCON_TX2EN_POSITION                              0x6
31733:         #define _CIOCON_TX2EN_SIZE                                  0x1
31734:         #define _CIOCON_TX2EN_LENGTH                                0x1
31735:         #define _CIOCON_TX2EN_MASK                                  0x40
31736:         #define _CIOCON_TX2SRC_POSN                                 0x7
31737:         #define _CIOCON_TX2SRC_POSITION                             0x7
31738:         #define _CIOCON_TX2SRC_SIZE                                 0x1
31739:         #define _CIOCON_TX2SRC_LENGTH                               0x1
31740:         #define _CIOCON_TX2SRC_MASK                                 0x80
31741:         
31742:         // Register: COMSTAT
31743:         extern volatile unsigned char           COMSTAT             @ 0xF71;
31744:         #ifndef _LIB_BUILD
31745:         asm("COMSTAT equ 0F71h");
31746:         #endif
31747:         // bitfield definitions
31748:         typedef union {
31749:             struct {
31750:                 unsigned EWARN                  :1;
31751:                 unsigned RXWARN                 :1;
31752:                 unsigned TXWARN                 :1;
31753:                 unsigned RXBP                   :1;
31754:                 unsigned TXBP                   :1;
31755:                 unsigned TXBO                   :1;
31756:                 unsigned RXB1OVFL               :1;
31757:                 unsigned RXB0OVFL               :1;
31758:             };
31759:             struct {
31760:                 unsigned                        :7;
31761:                 unsigned RXB0OVFL_NOT_FIFOEMPTY :1;
31762:             };
31763:             struct {
31764:                 unsigned                        :7;
31765:                 unsigned NOT_FIFOEMPTY          :1;
31766:             };
31767:             struct {
31768:                 unsigned                        :7;
31769:                 unsigned nFIFOEMPTY             :1;
31770:             };
31771:             struct {
31772:                 unsigned                        :7;
31773:                 unsigned FIFOEMPTY              :1;
31774:             };
31775:             struct {
31776:                 unsigned                        :6;
31777:                 unsigned RXBNOVFL               :1;
31778:             };
31779:         } COMSTATbits_t;
31780:         extern volatile COMSTATbits_t COMSTATbits @ 0xF71;
31781:         // bitfield macros
31782:         #define _COMSTAT_EWARN_POSN                                 0x0
31783:         #define _COMSTAT_EWARN_POSITION                             0x0
31784:         #define _COMSTAT_EWARN_SIZE                                 0x1
31785:         #define _COMSTAT_EWARN_LENGTH                               0x1
31786:         #define _COMSTAT_EWARN_MASK                                 0x1
31787:         #define _COMSTAT_RXWARN_POSN                                0x1
31788:         #define _COMSTAT_RXWARN_POSITION                            0x1
31789:         #define _COMSTAT_RXWARN_SIZE                                0x1
31790:         #define _COMSTAT_RXWARN_LENGTH                              0x1
31791:         #define _COMSTAT_RXWARN_MASK                                0x2
31792:         #define _COMSTAT_TXWARN_POSN                                0x2
31793:         #define _COMSTAT_TXWARN_POSITION                            0x2
31794:         #define _COMSTAT_TXWARN_SIZE                                0x1
31795:         #define _COMSTAT_TXWARN_LENGTH                              0x1
31796:         #define _COMSTAT_TXWARN_MASK                                0x4
31797:         #define _COMSTAT_RXBP_POSN                                  0x3
31798:         #define _COMSTAT_RXBP_POSITION                              0x3
31799:         #define _COMSTAT_RXBP_SIZE                                  0x1
31800:         #define _COMSTAT_RXBP_LENGTH                                0x1
31801:         #define _COMSTAT_RXBP_MASK                                  0x8
31802:         #define _COMSTAT_TXBP_POSN                                  0x4
31803:         #define _COMSTAT_TXBP_POSITION                              0x4
31804:         #define _COMSTAT_TXBP_SIZE                                  0x1
31805:         #define _COMSTAT_TXBP_LENGTH                                0x1
31806:         #define _COMSTAT_TXBP_MASK                                  0x10
31807:         #define _COMSTAT_TXBO_POSN                                  0x5
31808:         #define _COMSTAT_TXBO_POSITION                              0x5
31809:         #define _COMSTAT_TXBO_SIZE                                  0x1
31810:         #define _COMSTAT_TXBO_LENGTH                                0x1
31811:         #define _COMSTAT_TXBO_MASK                                  0x20
31812:         #define _COMSTAT_RXB1OVFL_POSN                              0x6
31813:         #define _COMSTAT_RXB1OVFL_POSITION                          0x6
31814:         #define _COMSTAT_RXB1OVFL_SIZE                              0x1
31815:         #define _COMSTAT_RXB1OVFL_LENGTH                            0x1
31816:         #define _COMSTAT_RXB1OVFL_MASK                              0x40
31817:         #define _COMSTAT_RXB0OVFL_POSN                              0x7
31818:         #define _COMSTAT_RXB0OVFL_POSITION                          0x7
31819:         #define _COMSTAT_RXB0OVFL_SIZE                              0x1
31820:         #define _COMSTAT_RXB0OVFL_LENGTH                            0x1
31821:         #define _COMSTAT_RXB0OVFL_MASK                              0x80
31822:         #define _COMSTAT_RXB0OVFL_NOT_FIFOEMPTY_POSN                0x7
31823:         #define _COMSTAT_RXB0OVFL_NOT_FIFOEMPTY_POSITION            0x7
31824:         #define _COMSTAT_RXB0OVFL_NOT_FIFOEMPTY_SIZE                0x1
31825:         #define _COMSTAT_RXB0OVFL_NOT_FIFOEMPTY_LENGTH              0x1
31826:         #define _COMSTAT_RXB0OVFL_NOT_FIFOEMPTY_MASK                0x80
31827:         #define _COMSTAT_NOT_FIFOEMPTY_POSN                         0x7
31828:         #define _COMSTAT_NOT_FIFOEMPTY_POSITION                     0x7
31829:         #define _COMSTAT_NOT_FIFOEMPTY_SIZE                         0x1
31830:         #define _COMSTAT_NOT_FIFOEMPTY_LENGTH                       0x1
31831:         #define _COMSTAT_NOT_FIFOEMPTY_MASK                         0x80
31832:         #define _COMSTAT_nFIFOEMPTY_POSN                            0x7
31833:         #define _COMSTAT_nFIFOEMPTY_POSITION                        0x7
31834:         #define _COMSTAT_nFIFOEMPTY_SIZE                            0x1
31835:         #define _COMSTAT_nFIFOEMPTY_LENGTH                          0x1
31836:         #define _COMSTAT_nFIFOEMPTY_MASK                            0x80
31837:         #define _COMSTAT_FIFOEMPTY_POSN                             0x7
31838:         #define _COMSTAT_FIFOEMPTY_POSITION                         0x7
31839:         #define _COMSTAT_FIFOEMPTY_SIZE                             0x1
31840:         #define _COMSTAT_FIFOEMPTY_LENGTH                           0x1
31841:         #define _COMSTAT_FIFOEMPTY_MASK                             0x80
31842:         #define _COMSTAT_RXBNOVFL_POSN                              0x6
31843:         #define _COMSTAT_RXBNOVFL_POSITION                          0x6
31844:         #define _COMSTAT_RXBNOVFL_SIZE                              0x1
31845:         #define _COMSTAT_RXBNOVFL_LENGTH                            0x1
31846:         #define _COMSTAT_RXBNOVFL_MASK                              0x40
31847:         
31848:         // Register: ECANCON
31849:         extern volatile unsigned char           ECANCON             @ 0xF72;
31850:         #ifndef _LIB_BUILD
31851:         asm("ECANCON equ 0F72h");
31852:         #endif
31853:         // bitfield definitions
31854:         typedef union {
31855:             struct {
31856:                 unsigned EWIN                   :5;
31857:                 unsigned FIFOWM                 :1;
31858:                 unsigned MDSEL                  :2;
31859:             };
31860:             struct {
31861:                 unsigned EWIN0                  :1;
31862:                 unsigned EWIN1                  :1;
31863:                 unsigned EWIN2                  :1;
31864:                 unsigned EWIN3                  :1;
31865:                 unsigned EWIN4                  :1;
31866:                 unsigned                        :1;
31867:                 unsigned MDSEL0                 :1;
31868:                 unsigned MDSEL1                 :1;
31869:             };
31870:         } ECANCONbits_t;
31871:         extern volatile ECANCONbits_t ECANCONbits @ 0xF72;
31872:         // bitfield macros
31873:         #define _ECANCON_EWIN_POSN                                  0x0
31874:         #define _ECANCON_EWIN_POSITION                              0x0
31875:         #define _ECANCON_EWIN_SIZE                                  0x5
31876:         #define _ECANCON_EWIN_LENGTH                                0x5
31877:         #define _ECANCON_EWIN_MASK                                  0x1F
31878:         #define _ECANCON_FIFOWM_POSN                                0x5
31879:         #define _ECANCON_FIFOWM_POSITION                            0x5
31880:         #define _ECANCON_FIFOWM_SIZE                                0x1
31881:         #define _ECANCON_FIFOWM_LENGTH                              0x1
31882:         #define _ECANCON_FIFOWM_MASK                                0x20
31883:         #define _ECANCON_MDSEL_POSN                                 0x6
31884:         #define _ECANCON_MDSEL_POSITION                             0x6
31885:         #define _ECANCON_MDSEL_SIZE                                 0x2
31886:         #define _ECANCON_MDSEL_LENGTH                               0x2
31887:         #define _ECANCON_MDSEL_MASK                                 0xC0
31888:         #define _ECANCON_EWIN0_POSN                                 0x0
31889:         #define _ECANCON_EWIN0_POSITION                             0x0
31890:         #define _ECANCON_EWIN0_SIZE                                 0x1
31891:         #define _ECANCON_EWIN0_LENGTH                               0x1
31892:         #define _ECANCON_EWIN0_MASK                                 0x1
31893:         #define _ECANCON_EWIN1_POSN                                 0x1
31894:         #define _ECANCON_EWIN1_POSITION                             0x1
31895:         #define _ECANCON_EWIN1_SIZE                                 0x1
31896:         #define _ECANCON_EWIN1_LENGTH                               0x1
31897:         #define _ECANCON_EWIN1_MASK                                 0x2
31898:         #define _ECANCON_EWIN2_POSN                                 0x2
31899:         #define _ECANCON_EWIN2_POSITION                             0x2
31900:         #define _ECANCON_EWIN2_SIZE                                 0x1
31901:         #define _ECANCON_EWIN2_LENGTH                               0x1
31902:         #define _ECANCON_EWIN2_MASK                                 0x4
31903:         #define _ECANCON_EWIN3_POSN                                 0x3
31904:         #define _ECANCON_EWIN3_POSITION                             0x3
31905:         #define _ECANCON_EWIN3_SIZE                                 0x1
31906:         #define _ECANCON_EWIN3_LENGTH                               0x1
31907:         #define _ECANCON_EWIN3_MASK                                 0x8
31908:         #define _ECANCON_EWIN4_POSN                                 0x4
31909:         #define _ECANCON_EWIN4_POSITION                             0x4
31910:         #define _ECANCON_EWIN4_SIZE                                 0x1
31911:         #define _ECANCON_EWIN4_LENGTH                               0x1
31912:         #define _ECANCON_EWIN4_MASK                                 0x10
31913:         #define _ECANCON_MDSEL0_POSN                                0x6
31914:         #define _ECANCON_MDSEL0_POSITION                            0x6
31915:         #define _ECANCON_MDSEL0_SIZE                                0x1
31916:         #define _ECANCON_MDSEL0_LENGTH                              0x1
31917:         #define _ECANCON_MDSEL0_MASK                                0x40
31918:         #define _ECANCON_MDSEL1_POSN                                0x7
31919:         #define _ECANCON_MDSEL1_POSITION                            0x7
31920:         #define _ECANCON_MDSEL1_SIZE                                0x1
31921:         #define _ECANCON_MDSEL1_LENGTH                              0x1
31922:         #define _ECANCON_MDSEL1_MASK                                0x80
31923:         
31924:         // Register: EEDATA
31925:         extern volatile unsigned char           EEDATA              @ 0xF73;
31926:         #ifndef _LIB_BUILD
31927:         asm("EEDATA equ 0F73h");
31928:         #endif
31929:         // bitfield definitions
31930:         typedef union {
31931:             struct {
31932:                 unsigned EEDATA                 :8;
31933:             };
31934:         } EEDATAbits_t;
31935:         extern volatile EEDATAbits_t EEDATAbits @ 0xF73;
31936:         // bitfield macros
31937:         #define _EEDATA_EEDATA_POSN                                 0x0
31938:         #define _EEDATA_EEDATA_POSITION                             0x0
31939:         #define _EEDATA_EEDATA_SIZE                                 0x8
31940:         #define _EEDATA_EEDATA_LENGTH                               0x8
31941:         #define _EEDATA_EEDATA_MASK                                 0xFF
31942:         
31943:         // Register: EEADR
31944:         extern volatile unsigned char           EEADR               @ 0xF74;
31945:         #ifndef _LIB_BUILD
31946:         asm("EEADR equ 0F74h");
31947:         #endif
31948:         // bitfield definitions
31949:         typedef union {
31950:             struct {
31951:                 unsigned EEADR                  :8;
31952:             };
31953:         } EEADRbits_t;
31954:         extern volatile EEADRbits_t EEADRbits @ 0xF74;
31955:         // bitfield macros
31956:         #define _EEADR_EEADR_POSN                                   0x0
31957:         #define _EEADR_EEADR_POSITION                               0x0
31958:         #define _EEADR_EEADR_SIZE                                   0x8
31959:         #define _EEADR_EEADR_LENGTH                                 0x8
31960:         #define _EEADR_EEADR_MASK                                   0xFF
31961:         
31962:         // Register: EEADRH
31963:         extern volatile unsigned char           EEADRH              @ 0xF75;
31964:         #ifndef _LIB_BUILD
31965:         asm("EEADRH equ 0F75h");
31966:         #endif
31967:         // bitfield definitions
31968:         typedef union {
31969:             struct {
31970:                 unsigned EEADRH                 :8;
31971:             };
31972:         } EEADRHbits_t;
31973:         extern volatile EEADRHbits_t EEADRHbits @ 0xF75;
31974:         // bitfield macros
31975:         #define _EEADRH_EEADRH_POSN                                 0x0
31976:         #define _EEADRH_EEADRH_POSITION                             0x0
31977:         #define _EEADRH_EEADRH_SIZE                                 0x8
31978:         #define _EEADRH_EEADRH_LENGTH                               0x8
31979:         #define _EEADRH_EEADRH_MASK                                 0xFF
31980:         
31981:         // Register: PIE5
31982:         extern volatile unsigned char           PIE5                @ 0xF76;
31983:         #ifndef _LIB_BUILD
31984:         asm("PIE5 equ 0F76h");
31985:         #endif
31986:         // bitfield definitions
31987:         typedef union {
31988:             struct {
31989:                 unsigned RXB0IE                 :1;
31990:                 unsigned RXB1IE                 :1;
31991:                 unsigned TXB0IE                 :1;
31992:                 unsigned TXB1IE                 :1;
31993:                 unsigned TXB2IE                 :1;
31994:                 unsigned ERRIE                  :1;
31995:                 unsigned WAKIE                  :1;
31996:                 unsigned IRXIE                  :1;
31997:             };
31998:             struct {
31999:                 unsigned FIFOWMIE               :1;
32000:                 unsigned RXBnIE                 :1;
32001:                 unsigned                        :2;
32002:                 unsigned TXBnIE                 :1;
32003:             };
32004:         } PIE5bits_t;
32005:         extern volatile PIE5bits_t PIE5bits @ 0xF76;
32006:         // bitfield macros
32007:         #define _PIE5_RXB0IE_POSN                                   0x0
32008:         #define _PIE5_RXB0IE_POSITION                               0x0
32009:         #define _PIE5_RXB0IE_SIZE                                   0x1
32010:         #define _PIE5_RXB0IE_LENGTH                                 0x1
32011:         #define _PIE5_RXB0IE_MASK                                   0x1
32012:         #define _PIE5_RXB1IE_POSN                                   0x1
32013:         #define _PIE5_RXB1IE_POSITION                               0x1
32014:         #define _PIE5_RXB1IE_SIZE                                   0x1
32015:         #define _PIE5_RXB1IE_LENGTH                                 0x1
32016:         #define _PIE5_RXB1IE_MASK                                   0x2
32017:         #define _PIE5_TXB0IE_POSN                                   0x2
32018:         #define _PIE5_TXB0IE_POSITION                               0x2
32019:         #define _PIE5_TXB0IE_SIZE                                   0x1
32020:         #define _PIE5_TXB0IE_LENGTH                                 0x1
32021:         #define _PIE5_TXB0IE_MASK                                   0x4
32022:         #define _PIE5_TXB1IE_POSN                                   0x3
32023:         #define _PIE5_TXB1IE_POSITION                               0x3
32024:         #define _PIE5_TXB1IE_SIZE                                   0x1
32025:         #define _PIE5_TXB1IE_LENGTH                                 0x1
32026:         #define _PIE5_TXB1IE_MASK                                   0x8
32027:         #define _PIE5_TXB2IE_POSN                                   0x4
32028:         #define _PIE5_TXB2IE_POSITION                               0x4
32029:         #define _PIE5_TXB2IE_SIZE                                   0x1
32030:         #define _PIE5_TXB2IE_LENGTH                                 0x1
32031:         #define _PIE5_TXB2IE_MASK                                   0x10
32032:         #define _PIE5_ERRIE_POSN                                    0x5
32033:         #define _PIE5_ERRIE_POSITION                                0x5
32034:         #define _PIE5_ERRIE_SIZE                                    0x1
32035:         #define _PIE5_ERRIE_LENGTH                                  0x1
32036:         #define _PIE5_ERRIE_MASK                                    0x20
32037:         #define _PIE5_WAKIE_POSN                                    0x6
32038:         #define _PIE5_WAKIE_POSITION                                0x6
32039:         #define _PIE5_WAKIE_SIZE                                    0x1
32040:         #define _PIE5_WAKIE_LENGTH                                  0x1
32041:         #define _PIE5_WAKIE_MASK                                    0x40
32042:         #define _PIE5_IRXIE_POSN                                    0x7
32043:         #define _PIE5_IRXIE_POSITION                                0x7
32044:         #define _PIE5_IRXIE_SIZE                                    0x1
32045:         #define _PIE5_IRXIE_LENGTH                                  0x1
32046:         #define _PIE5_IRXIE_MASK                                    0x80
32047:         #define _PIE5_FIFOWMIE_POSN                                 0x0
32048:         #define _PIE5_FIFOWMIE_POSITION                             0x0
32049:         #define _PIE5_FIFOWMIE_SIZE                                 0x1
32050:         #define _PIE5_FIFOWMIE_LENGTH                               0x1
32051:         #define _PIE5_FIFOWMIE_MASK                                 0x1
32052:         #define _PIE5_RXBnIE_POSN                                   0x1
32053:         #define _PIE5_RXBnIE_POSITION                               0x1
32054:         #define _PIE5_RXBnIE_SIZE                                   0x1
32055:         #define _PIE5_RXBnIE_LENGTH                                 0x1
32056:         #define _PIE5_RXBnIE_MASK                                   0x2
32057:         #define _PIE5_TXBnIE_POSN                                   0x4
32058:         #define _PIE5_TXBnIE_POSITION                               0x4
32059:         #define _PIE5_TXBnIE_SIZE                                   0x1
32060:         #define _PIE5_TXBnIE_LENGTH                                 0x1
32061:         #define _PIE5_TXBnIE_MASK                                   0x10
32062:         
32063:         // Register: PIR5
32064:         extern volatile unsigned char           PIR5                @ 0xF77;
32065:         #ifndef _LIB_BUILD
32066:         asm("PIR5 equ 0F77h");
32067:         #endif
32068:         // bitfield definitions
32069:         typedef union {
32070:             struct {
32071:                 unsigned RXB0IF                 :1;
32072:                 unsigned RXB1IF                 :1;
32073:                 unsigned TXB0IF                 :1;
32074:                 unsigned TXB1IF                 :1;
32075:                 unsigned TXB2IF                 :1;
32076:                 unsigned ERRIF                  :1;
32077:                 unsigned WAKIF                  :1;
32078:                 unsigned IRXIF                  :1;
32079:             };
32080:             struct {
32081:                 unsigned FIFOWMIF               :1;
32082:                 unsigned RXBnIF                 :1;
32083:                 unsigned                        :2;
32084:                 unsigned TXBnIF                 :1;
32085:             };
32086:         } PIR5bits_t;
32087:         extern volatile PIR5bits_t PIR5bits @ 0xF77;
32088:         // bitfield macros
32089:         #define _PIR5_RXB0IF_POSN                                   0x0
32090:         #define _PIR5_RXB0IF_POSITION                               0x0
32091:         #define _PIR5_RXB0IF_SIZE                                   0x1
32092:         #define _PIR5_RXB0IF_LENGTH                                 0x1
32093:         #define _PIR5_RXB0IF_MASK                                   0x1
32094:         #define _PIR5_RXB1IF_POSN                                   0x1
32095:         #define _PIR5_RXB1IF_POSITION                               0x1
32096:         #define _PIR5_RXB1IF_SIZE                                   0x1
32097:         #define _PIR5_RXB1IF_LENGTH                                 0x1
32098:         #define _PIR5_RXB1IF_MASK                                   0x2
32099:         #define _PIR5_TXB0IF_POSN                                   0x2
32100:         #define _PIR5_TXB0IF_POSITION                               0x2
32101:         #define _PIR5_TXB0IF_SIZE                                   0x1
32102:         #define _PIR5_TXB0IF_LENGTH                                 0x1
32103:         #define _PIR5_TXB0IF_MASK                                   0x4
32104:         #define _PIR5_TXB1IF_POSN                                   0x3
32105:         #define _PIR5_TXB1IF_POSITION                               0x3
32106:         #define _PIR5_TXB1IF_SIZE                                   0x1
32107:         #define _PIR5_TXB1IF_LENGTH                                 0x1
32108:         #define _PIR5_TXB1IF_MASK                                   0x8
32109:         #define _PIR5_TXB2IF_POSN                                   0x4
32110:         #define _PIR5_TXB2IF_POSITION                               0x4
32111:         #define _PIR5_TXB2IF_SIZE                                   0x1
32112:         #define _PIR5_TXB2IF_LENGTH                                 0x1
32113:         #define _PIR5_TXB2IF_MASK                                   0x10
32114:         #define _PIR5_ERRIF_POSN                                    0x5
32115:         #define _PIR5_ERRIF_POSITION                                0x5
32116:         #define _PIR5_ERRIF_SIZE                                    0x1
32117:         #define _PIR5_ERRIF_LENGTH                                  0x1
32118:         #define _PIR5_ERRIF_MASK                                    0x20
32119:         #define _PIR5_WAKIF_POSN                                    0x6
32120:         #define _PIR5_WAKIF_POSITION                                0x6
32121:         #define _PIR5_WAKIF_SIZE                                    0x1
32122:         #define _PIR5_WAKIF_LENGTH                                  0x1
32123:         #define _PIR5_WAKIF_MASK                                    0x40
32124:         #define _PIR5_IRXIF_POSN                                    0x7
32125:         #define _PIR5_IRXIF_POSITION                                0x7
32126:         #define _PIR5_IRXIF_SIZE                                    0x1
32127:         #define _PIR5_IRXIF_LENGTH                                  0x1
32128:         #define _PIR5_IRXIF_MASK                                    0x80
32129:         #define _PIR5_FIFOWMIF_POSN                                 0x0
32130:         #define _PIR5_FIFOWMIF_POSITION                             0x0
32131:         #define _PIR5_FIFOWMIF_SIZE                                 0x1
32132:         #define _PIR5_FIFOWMIF_LENGTH                               0x1
32133:         #define _PIR5_FIFOWMIF_MASK                                 0x1
32134:         #define _PIR5_RXBnIF_POSN                                   0x1
32135:         #define _PIR5_RXBnIF_POSITION                               0x1
32136:         #define _PIR5_RXBnIF_SIZE                                   0x1
32137:         #define _PIR5_RXBnIF_LENGTH                                 0x1
32138:         #define _PIR5_RXBnIF_MASK                                   0x2
32139:         #define _PIR5_TXBnIF_POSN                                   0x4
32140:         #define _PIR5_TXBnIF_POSITION                               0x4
32141:         #define _PIR5_TXBnIF_SIZE                                   0x1
32142:         #define _PIR5_TXBnIF_LENGTH                                 0x1
32143:         #define _PIR5_TXBnIF_MASK                                   0x10
32144:         
32145:         // Register: IPR5
32146:         extern volatile unsigned char           IPR5                @ 0xF78;
32147:         #ifndef _LIB_BUILD
32148:         asm("IPR5 equ 0F78h");
32149:         #endif
32150:         // bitfield definitions
32151:         typedef union {
32152:             struct {
32153:                 unsigned RXB0IP                 :1;
32154:                 unsigned RXB1IP                 :1;
32155:                 unsigned TXB0IP                 :1;
32156:                 unsigned TXB1IP                 :1;
32157:                 unsigned TXB2IP                 :1;
32158:                 unsigned ERRIP                  :1;
32159:                 unsigned WAKIP                  :1;
32160:                 unsigned IRXIP                  :1;
32161:             };
32162:             struct {
32163:                 unsigned FIFOWMIP               :1;
32164:                 unsigned RXBnIP                 :1;
32165:                 unsigned                        :2;
32166:                 unsigned TXBnIP                 :1;
32167:             };
32168:             struct {
32169:                 unsigned CCH05                  :1;
32170:             };
32171:             struct {
32172:                 unsigned                        :1;
32173:                 unsigned CCH15                  :1;
32174:             };
32175:             struct {
32176:                 unsigned                        :3;
32177:                 unsigned EVPOL05                :1;
32178:             };
32179:             struct {
32180:                 unsigned                        :4;
32181:                 unsigned EVPOL15                :1;
32182:             };
32183:         } IPR5bits_t;
32184:         extern volatile IPR5bits_t IPR5bits @ 0xF78;
32185:         // bitfield macros
32186:         #define _IPR5_RXB0IP_POSN                                   0x0
32187:         #define _IPR5_RXB0IP_POSITION                               0x0
32188:         #define _IPR5_RXB0IP_SIZE                                   0x1
32189:         #define _IPR5_RXB0IP_LENGTH                                 0x1
32190:         #define _IPR5_RXB0IP_MASK                                   0x1
32191:         #define _IPR5_RXB1IP_POSN                                   0x1
32192:         #define _IPR5_RXB1IP_POSITION                               0x1
32193:         #define _IPR5_RXB1IP_SIZE                                   0x1
32194:         #define _IPR5_RXB1IP_LENGTH                                 0x1
32195:         #define _IPR5_RXB1IP_MASK                                   0x2
32196:         #define _IPR5_TXB0IP_POSN                                   0x2
32197:         #define _IPR5_TXB0IP_POSITION                               0x2
32198:         #define _IPR5_TXB0IP_SIZE                                   0x1
32199:         #define _IPR5_TXB0IP_LENGTH                                 0x1
32200:         #define _IPR5_TXB0IP_MASK                                   0x4
32201:         #define _IPR5_TXB1IP_POSN                                   0x3
32202:         #define _IPR5_TXB1IP_POSITION                               0x3
32203:         #define _IPR5_TXB1IP_SIZE                                   0x1
32204:         #define _IPR5_TXB1IP_LENGTH                                 0x1
32205:         #define _IPR5_TXB1IP_MASK                                   0x8
32206:         #define _IPR5_TXB2IP_POSN                                   0x4
32207:         #define _IPR5_TXB2IP_POSITION                               0x4
32208:         #define _IPR5_TXB2IP_SIZE                                   0x1
32209:         #define _IPR5_TXB2IP_LENGTH                                 0x1
32210:         #define _IPR5_TXB2IP_MASK                                   0x10
32211:         #define _IPR5_ERRIP_POSN                                    0x5
32212:         #define _IPR5_ERRIP_POSITION                                0x5
32213:         #define _IPR5_ERRIP_SIZE                                    0x1
32214:         #define _IPR5_ERRIP_LENGTH                                  0x1
32215:         #define _IPR5_ERRIP_MASK                                    0x20
32216:         #define _IPR5_WAKIP_POSN                                    0x6
32217:         #define _IPR5_WAKIP_POSITION                                0x6
32218:         #define _IPR5_WAKIP_SIZE                                    0x1
32219:         #define _IPR5_WAKIP_LENGTH                                  0x1
32220:         #define _IPR5_WAKIP_MASK                                    0x40
32221:         #define _IPR5_IRXIP_POSN                                    0x7
32222:         #define _IPR5_IRXIP_POSITION                                0x7
32223:         #define _IPR5_IRXIP_SIZE                                    0x1
32224:         #define _IPR5_IRXIP_LENGTH                                  0x1
32225:         #define _IPR5_IRXIP_MASK                                    0x80
32226:         #define _IPR5_FIFOWMIP_POSN                                 0x0
32227:         #define _IPR5_FIFOWMIP_POSITION                             0x0
32228:         #define _IPR5_FIFOWMIP_SIZE                                 0x1
32229:         #define _IPR5_FIFOWMIP_LENGTH                               0x1
32230:         #define _IPR5_FIFOWMIP_MASK                                 0x1
32231:         #define _IPR5_RXBnIP_POSN                                   0x1
32232:         #define _IPR5_RXBnIP_POSITION                               0x1
32233:         #define _IPR5_RXBnIP_SIZE                                   0x1
32234:         #define _IPR5_RXBnIP_LENGTH                                 0x1
32235:         #define _IPR5_RXBnIP_MASK                                   0x2
32236:         #define _IPR5_TXBnIP_POSN                                   0x4
32237:         #define _IPR5_TXBnIP_POSITION                               0x4
32238:         #define _IPR5_TXBnIP_SIZE                                   0x1
32239:         #define _IPR5_TXBnIP_LENGTH                                 0x1
32240:         #define _IPR5_TXBnIP_MASK                                   0x10
32241:         #define _IPR5_CCH05_POSN                                    0x0
32242:         #define _IPR5_CCH05_POSITION                                0x0
32243:         #define _IPR5_CCH05_SIZE                                    0x1
32244:         #define _IPR5_CCH05_LENGTH                                  0x1
32245:         #define _IPR5_CCH05_MASK                                    0x1
32246:         #define _IPR5_CCH15_POSN                                    0x1
32247:         #define _IPR5_CCH15_POSITION                                0x1
32248:         #define _IPR5_CCH15_SIZE                                    0x1
32249:         #define _IPR5_CCH15_LENGTH                                  0x1
32250:         #define _IPR5_CCH15_MASK                                    0x2
32251:         #define _IPR5_EVPOL05_POSN                                  0x3
32252:         #define _IPR5_EVPOL05_POSITION                              0x3
32253:         #define _IPR5_EVPOL05_SIZE                                  0x1
32254:         #define _IPR5_EVPOL05_LENGTH                                0x1
32255:         #define _IPR5_EVPOL05_MASK                                  0x8
32256:         #define _IPR5_EVPOL15_POSN                                  0x4
32257:         #define _IPR5_EVPOL15_POSITION                              0x4
32258:         #define _IPR5_EVPOL15_SIZE                                  0x1
32259:         #define _IPR5_EVPOL15_LENGTH                                0x1
32260:         #define _IPR5_EVPOL15_MASK                                  0x10
32261:         
32262:         // Register: TXREG2
32263:         extern volatile unsigned char           TXREG2              @ 0xF79;
32264:         #ifndef _LIB_BUILD
32265:         asm("TXREG2 equ 0F79h");
32266:         #endif
32267:         // bitfield definitions
32268:         typedef union {
32269:             struct {
32270:                 unsigned TXREG2                 :8;
32271:             };
32272:         } TXREG2bits_t;
32273:         extern volatile TXREG2bits_t TXREG2bits @ 0xF79;
32274:         // bitfield macros
32275:         #define _TXREG2_TXREG2_POSN                                 0x0
32276:         #define _TXREG2_TXREG2_POSITION                             0x0
32277:         #define _TXREG2_TXREG2_SIZE                                 0x8
32278:         #define _TXREG2_TXREG2_LENGTH                               0x8
32279:         #define _TXREG2_TXREG2_MASK                                 0xFF
32280:         
32281:         // Register: RCREG2
32282:         extern volatile unsigned char           RCREG2              @ 0xF7A;
32283:         #ifndef _LIB_BUILD
32284:         asm("RCREG2 equ 0F7Ah");
32285:         #endif
32286:         // bitfield definitions
32287:         typedef union {
32288:             struct {
32289:                 unsigned RCREG2                 :8;
32290:             };
32291:         } RCREG2bits_t;
32292:         extern volatile RCREG2bits_t RCREG2bits @ 0xF7A;
32293:         // bitfield macros
32294:         #define _RCREG2_RCREG2_POSN                                 0x0
32295:         #define _RCREG2_RCREG2_POSITION                             0x0
32296:         #define _RCREG2_RCREG2_SIZE                                 0x8
32297:         #define _RCREG2_RCREG2_LENGTH                               0x8
32298:         #define _RCREG2_RCREG2_MASK                                 0xFF
32299:         
32300:         // Register: SPBRG2
32301:         extern volatile unsigned char           SPBRG2              @ 0xF7B;
32302:         #ifndef _LIB_BUILD
32303:         asm("SPBRG2 equ 0F7Bh");
32304:         #endif
32305:         // bitfield definitions
32306:         typedef union {
32307:             struct {
32308:                 unsigned SPBRG2                 :8;
32309:             };
32310:         } SPBRG2bits_t;
32311:         extern volatile SPBRG2bits_t SPBRG2bits @ 0xF7B;
32312:         // bitfield macros
32313:         #define _SPBRG2_SPBRG2_POSN                                 0x0
32314:         #define _SPBRG2_SPBRG2_POSITION                             0x0
32315:         #define _SPBRG2_SPBRG2_SIZE                                 0x8
32316:         #define _SPBRG2_SPBRG2_LENGTH                               0x8
32317:         #define _SPBRG2_SPBRG2_MASK                                 0xFF
32318:         
32319:         // Register: SPBRGH2
32320:         extern volatile unsigned char           SPBRGH2             @ 0xF7C;
32321:         #ifndef _LIB_BUILD
32322:         asm("SPBRGH2 equ 0F7Ch");
32323:         #endif
32324:         // bitfield definitions
32325:         typedef union {
32326:             struct {
32327:                 unsigned SPBRGH2                :8;
32328:             };
32329:         } SPBRGH2bits_t;
32330:         extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7C;
32331:         // bitfield macros
32332:         #define _SPBRGH2_SPBRGH2_POSN                               0x0
32333:         #define _SPBRGH2_SPBRGH2_POSITION                           0x0
32334:         #define _SPBRGH2_SPBRGH2_SIZE                               0x8
32335:         #define _SPBRGH2_SPBRGH2_LENGTH                             0x8
32336:         #define _SPBRGH2_SPBRGH2_MASK                               0xFF
32337:         
32338:         // Register: SPBRGH1
32339:         extern volatile unsigned char           SPBRGH1             @ 0xF7D;
32340:         #ifndef _LIB_BUILD
32341:         asm("SPBRGH1 equ 0F7Dh");
32342:         #endif
32343:         // bitfield definitions
32344:         typedef union {
32345:             struct {
32346:                 unsigned SPBRGH1                :8;
32347:             };
32348:         } SPBRGH1bits_t;
32349:         extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7D;
32350:         // bitfield macros
32351:         #define _SPBRGH1_SPBRGH1_POSN                               0x0
32352:         #define _SPBRGH1_SPBRGH1_POSITION                           0x0
32353:         #define _SPBRGH1_SPBRGH1_SIZE                               0x8
32354:         #define _SPBRGH1_SPBRGH1_LENGTH                             0x8
32355:         #define _SPBRGH1_SPBRGH1_MASK                               0xFF
32356:         
32357:         // Register: EECON2
32358:         extern volatile unsigned char           EECON2              @ 0xF7E;
32359:         #ifndef _LIB_BUILD
32360:         asm("EECON2 equ 0F7Eh");
32361:         #endif
32362:         // bitfield definitions
32363:         typedef union {
32364:             struct {
32365:                 unsigned EECON2                 :8;
32366:             };
32367:         } EECON2bits_t;
32368:         extern volatile EECON2bits_t EECON2bits @ 0xF7E;
32369:         // bitfield macros
32370:         #define _EECON2_EECON2_POSN                                 0x0
32371:         #define _EECON2_EECON2_POSITION                             0x0
32372:         #define _EECON2_EECON2_SIZE                                 0x8
32373:         #define _EECON2_EECON2_LENGTH                               0x8
32374:         #define _EECON2_EECON2_MASK                                 0xFF
32375:         
32376:         // Register: EECON1
32377:         extern volatile unsigned char           EECON1              @ 0xF7F;
32378:         #ifndef _LIB_BUILD
32379:         asm("EECON1 equ 0F7Fh");
32380:         #endif
32381:         // bitfield definitions
32382:         typedef union {
32383:             struct {
32384:                 unsigned RD                     :1;
32385:                 unsigned WR                     :1;
32386:                 unsigned WREN                   :1;
32387:                 unsigned WRERR                  :1;
32388:                 unsigned FREE                   :1;
32389:                 unsigned                        :1;
32390:                 unsigned CFGS                   :1;
32391:                 unsigned EEPGD                  :1;
32392:             };
32393:             struct {
32394:                 unsigned                        :6;
32395:                 unsigned EEFS                   :1;
32396:             };
32397:         } EECON1bits_t;
32398:         extern volatile EECON1bits_t EECON1bits @ 0xF7F;
32399:         // bitfield macros
32400:         #define _EECON1_RD_POSN                                     0x0
32401:         #define _EECON1_RD_POSITION                                 0x0
32402:         #define _EECON1_RD_SIZE                                     0x1
32403:         #define _EECON1_RD_LENGTH                                   0x1
32404:         #define _EECON1_RD_MASK                                     0x1
32405:         #define _EECON1_WR_POSN                                     0x1
32406:         #define _EECON1_WR_POSITION                                 0x1
32407:         #define _EECON1_WR_SIZE                                     0x1
32408:         #define _EECON1_WR_LENGTH                                   0x1
32409:         #define _EECON1_WR_MASK                                     0x2
32410:         #define _EECON1_WREN_POSN                                   0x2
32411:         #define _EECON1_WREN_POSITION                               0x2
32412:         #define _EECON1_WREN_SIZE                                   0x1
32413:         #define _EECON1_WREN_LENGTH                                 0x1
32414:         #define _EECON1_WREN_MASK                                   0x4
32415:         #define _EECON1_WRERR_POSN                                  0x3
32416:         #define _EECON1_WRERR_POSITION                              0x3
32417:         #define _EECON1_WRERR_SIZE                                  0x1
32418:         #define _EECON1_WRERR_LENGTH                                0x1
32419:         #define _EECON1_WRERR_MASK                                  0x8
32420:         #define _EECON1_FREE_POSN                                   0x4
32421:         #define _EECON1_FREE_POSITION                               0x4
32422:         #define _EECON1_FREE_SIZE                                   0x1
32423:         #define _EECON1_FREE_LENGTH                                 0x1
32424:         #define _EECON1_FREE_MASK                                   0x10
32425:         #define _EECON1_CFGS_POSN                                   0x6
32426:         #define _EECON1_CFGS_POSITION                               0x6
32427:         #define _EECON1_CFGS_SIZE                                   0x1
32428:         #define _EECON1_CFGS_LENGTH                                 0x1
32429:         #define _EECON1_CFGS_MASK                                   0x40
32430:         #define _EECON1_EEPGD_POSN                                  0x7
32431:         #define _EECON1_EEPGD_POSITION                              0x7
32432:         #define _EECON1_EEPGD_SIZE                                  0x1
32433:         #define _EECON1_EEPGD_LENGTH                                0x1
32434:         #define _EECON1_EEPGD_MASK                                  0x80
32435:         #define _EECON1_EEFS_POSN                                   0x6
32436:         #define _EECON1_EEFS_POSITION                               0x6
32437:         #define _EECON1_EEFS_SIZE                                   0x1
32438:         #define _EECON1_EEFS_LENGTH                                 0x1
32439:         #define _EECON1_EEFS_MASK                                   0x40
32440:         
32441:         // Register: PORTA
32442:         extern volatile unsigned char           PORTA               @ 0xF80;
32443:         #ifndef _LIB_BUILD
32444:         asm("PORTA equ 0F80h");
32445:         #endif
32446:         // bitfield definitions
32447:         typedef union {
32448:             struct {
32449:                 unsigned RA0                    :1;
32450:                 unsigned RA1                    :1;
32451:                 unsigned RA2                    :1;
32452:                 unsigned RA3                    :1;
32453:                 unsigned                        :1;
32454:                 unsigned RA5                    :1;
32455:                 unsigned RA6                    :1;
32456:                 unsigned RA7                    :1;
32457:             };
32458:             struct {
32459:                 unsigned                        :5;
32460:                 unsigned LVDIN                  :1;
32461:             };
32462:             struct {
32463:                 unsigned                        :4;
32464:                 unsigned RA4                    :1;
32465:             };
32466:             struct {
32467:                 unsigned                        :7;
32468:                 unsigned RJPU                   :1;
32469:             };
32470:             struct {
32471:                 unsigned ULPWUIN                :1;
32472:             };
32473:         } PORTAbits_t;
32474:         extern volatile PORTAbits_t PORTAbits @ 0xF80;
32475:         // bitfield macros
32476:         #define _PORTA_RA0_POSN                                     0x0
32477:         #define _PORTA_RA0_POSITION                                 0x0
32478:         #define _PORTA_RA0_SIZE                                     0x1
32479:         #define _PORTA_RA0_LENGTH                                   0x1
32480:         #define _PORTA_RA0_MASK                                     0x1
32481:         #define _PORTA_RA1_POSN                                     0x1
32482:         #define _PORTA_RA1_POSITION                                 0x1
32483:         #define _PORTA_RA1_SIZE                                     0x1
32484:         #define _PORTA_RA1_LENGTH                                   0x1
32485:         #define _PORTA_RA1_MASK                                     0x2
32486:         #define _PORTA_RA2_POSN                                     0x2
32487:         #define _PORTA_RA2_POSITION                                 0x2
32488:         #define _PORTA_RA2_SIZE                                     0x1
32489:         #define _PORTA_RA2_LENGTH                                   0x1
32490:         #define _PORTA_RA2_MASK                                     0x4
32491:         #define _PORTA_RA3_POSN                                     0x3
32492:         #define _PORTA_RA3_POSITION                                 0x3
32493:         #define _PORTA_RA3_SIZE                                     0x1
32494:         #define _PORTA_RA3_LENGTH                                   0x1
32495:         #define _PORTA_RA3_MASK                                     0x8
32496:         #define _PORTA_RA5_POSN                                     0x5
32497:         #define _PORTA_RA5_POSITION                                 0x5
32498:         #define _PORTA_RA5_SIZE                                     0x1
32499:         #define _PORTA_RA5_LENGTH                                   0x1
32500:         #define _PORTA_RA5_MASK                                     0x20
32501:         #define _PORTA_RA6_POSN                                     0x6
32502:         #define _PORTA_RA6_POSITION                                 0x6
32503:         #define _PORTA_RA6_SIZE                                     0x1
32504:         #define _PORTA_RA6_LENGTH                                   0x1
32505:         #define _PORTA_RA6_MASK                                     0x40
32506:         #define _PORTA_RA7_POSN                                     0x7
32507:         #define _PORTA_RA7_POSITION                                 0x7
32508:         #define _PORTA_RA7_SIZE                                     0x1
32509:         #define _PORTA_RA7_LENGTH                                   0x1
32510:         #define _PORTA_RA7_MASK                                     0x80
32511:         #define _PORTA_LVDIN_POSN                                   0x5
32512:         #define _PORTA_LVDIN_POSITION                               0x5
32513:         #define _PORTA_LVDIN_SIZE                                   0x1
32514:         #define _PORTA_LVDIN_LENGTH                                 0x1
32515:         #define _PORTA_LVDIN_MASK                                   0x20
32516:         #define _PORTA_RA4_POSN                                     0x4
32517:         #define _PORTA_RA4_POSITION                                 0x4
32518:         #define _PORTA_RA4_SIZE                                     0x1
32519:         #define _PORTA_RA4_LENGTH                                   0x1
32520:         #define _PORTA_RA4_MASK                                     0x10
32521:         #define _PORTA_RJPU_POSN                                    0x7
32522:         #define _PORTA_RJPU_POSITION                                0x7
32523:         #define _PORTA_RJPU_SIZE                                    0x1
32524:         #define _PORTA_RJPU_LENGTH                                  0x1
32525:         #define _PORTA_RJPU_MASK                                    0x80
32526:         #define _PORTA_ULPWUIN_POSN                                 0x0
32527:         #define _PORTA_ULPWUIN_POSITION                             0x0
32528:         #define _PORTA_ULPWUIN_SIZE                                 0x1
32529:         #define _PORTA_ULPWUIN_LENGTH                               0x1
32530:         #define _PORTA_ULPWUIN_MASK                                 0x1
32531:         
32532:         // Register: PORTB
32533:         extern volatile unsigned char           PORTB               @ 0xF81;
32534:         #ifndef _LIB_BUILD
32535:         asm("PORTB equ 0F81h");
32536:         #endif
32537:         // bitfield definitions
32538:         typedef union {
32539:             struct {
32540:                 unsigned RB0                    :1;
32541:                 unsigned RB1                    :1;
32542:                 unsigned RB2                    :1;
32543:                 unsigned RB3                    :1;
32544:                 unsigned RB4                    :1;
32545:                 unsigned RB5                    :1;
32546:                 unsigned RB6                    :1;
32547:                 unsigned RB7                    :1;
32548:             };
32549:             struct {
32550:                 unsigned                        :3;
32551:                 unsigned CCP2_PA2               :1;
32552:             };
32553:         } PORTBbits_t;
32554:         extern volatile PORTBbits_t PORTBbits @ 0xF81;
32555:         // bitfield macros
32556:         #define _PORTB_RB0_POSN                                     0x0
32557:         #define _PORTB_RB0_POSITION                                 0x0
32558:         #define _PORTB_RB0_SIZE                                     0x1
32559:         #define _PORTB_RB0_LENGTH                                   0x1
32560:         #define _PORTB_RB0_MASK                                     0x1
32561:         #define _PORTB_RB1_POSN                                     0x1
32562:         #define _PORTB_RB1_POSITION                                 0x1
32563:         #define _PORTB_RB1_SIZE                                     0x1
32564:         #define _PORTB_RB1_LENGTH                                   0x1
32565:         #define _PORTB_RB1_MASK                                     0x2
32566:         #define _PORTB_RB2_POSN                                     0x2
32567:         #define _PORTB_RB2_POSITION                                 0x2
32568:         #define _PORTB_RB2_SIZE                                     0x1
32569:         #define _PORTB_RB2_LENGTH                                   0x1
32570:         #define _PORTB_RB2_MASK                                     0x4
32571:         #define _PORTB_RB3_POSN                                     0x3
32572:         #define _PORTB_RB3_POSITION                                 0x3
32573:         #define _PORTB_RB3_SIZE                                     0x1
32574:         #define _PORTB_RB3_LENGTH                                   0x1
32575:         #define _PORTB_RB3_MASK                                     0x8
32576:         #define _PORTB_RB4_POSN                                     0x4
32577:         #define _PORTB_RB4_POSITION                                 0x4
32578:         #define _PORTB_RB4_SIZE                                     0x1
32579:         #define _PORTB_RB4_LENGTH                                   0x1
32580:         #define _PORTB_RB4_MASK                                     0x10
32581:         #define _PORTB_RB5_POSN                                     0x5
32582:         #define _PORTB_RB5_POSITION                                 0x5
32583:         #define _PORTB_RB5_SIZE                                     0x1
32584:         #define _PORTB_RB5_LENGTH                                   0x1
32585:         #define _PORTB_RB5_MASK                                     0x20
32586:         #define _PORTB_RB6_POSN                                     0x6
32587:         #define _PORTB_RB6_POSITION                                 0x6
32588:         #define _PORTB_RB6_SIZE                                     0x1
32589:         #define _PORTB_RB6_LENGTH                                   0x1
32590:         #define _PORTB_RB6_MASK                                     0x40
32591:         #define _PORTB_RB7_POSN                                     0x7
32592:         #define _PORTB_RB7_POSITION                                 0x7
32593:         #define _PORTB_RB7_SIZE                                     0x1
32594:         #define _PORTB_RB7_LENGTH                                   0x1
32595:         #define _PORTB_RB7_MASK                                     0x80
32596:         #define _PORTB_CCP2_PA2_POSN                                0x3
32597:         #define _PORTB_CCP2_PA2_POSITION                            0x3
32598:         #define _PORTB_CCP2_PA2_SIZE                                0x1
32599:         #define _PORTB_CCP2_PA2_LENGTH                              0x1
32600:         #define _PORTB_CCP2_PA2_MASK                                0x8
32601:         
32602:         // Register: PORTC
32603:         extern volatile unsigned char           PORTC               @ 0xF82;
32604:         #ifndef _LIB_BUILD
32605:         asm("PORTC equ 0F82h");
32606:         #endif
32607:         // bitfield definitions
32608:         typedef union {
32609:             struct {
32610:                 unsigned RC0                    :1;
32611:                 unsigned RC1                    :1;
32612:                 unsigned RC2                    :1;
32613:                 unsigned RC3                    :1;
32614:                 unsigned RC4                    :1;
32615:                 unsigned RC5                    :1;
32616:                 unsigned RC6                    :1;
32617:                 unsigned RC7                    :1;
32618:             };
32619:             struct {
32620:                 unsigned                        :1;
32621:                 unsigned CCP2                   :1;
32622:             };
32623:             struct {
32624:                 unsigned                        :2;
32625:                 unsigned PA1                    :1;
32626:             };
32627:             struct {
32628:                 unsigned                        :1;
32629:                 unsigned PA2                    :1;
32630:             };
32631:         } PORTCbits_t;
32632:         extern volatile PORTCbits_t PORTCbits @ 0xF82;
32633:         // bitfield macros
32634:         #define _PORTC_RC0_POSN                                     0x0
32635:         #define _PORTC_RC0_POSITION                                 0x0
32636:         #define _PORTC_RC0_SIZE                                     0x1
32637:         #define _PORTC_RC0_LENGTH                                   0x1
32638:         #define _PORTC_RC0_MASK                                     0x1
32639:         #define _PORTC_RC1_POSN                                     0x1
32640:         #define _PORTC_RC1_POSITION                                 0x1
32641:         #define _PORTC_RC1_SIZE                                     0x1
32642:         #define _PORTC_RC1_LENGTH                                   0x1
32643:         #define _PORTC_RC1_MASK                                     0x2
32644:         #define _PORTC_RC2_POSN                                     0x2
32645:         #define _PORTC_RC2_POSITION                                 0x2
32646:         #define _PORTC_RC2_SIZE                                     0x1
32647:         #define _PORTC_RC2_LENGTH                                   0x1
32648:         #define _PORTC_RC2_MASK                                     0x4
32649:         #define _PORTC_RC3_POSN                                     0x3
32650:         #define _PORTC_RC3_POSITION                                 0x3
32651:         #define _PORTC_RC3_SIZE                                     0x1
32652:         #define _PORTC_RC3_LENGTH                                   0x1
32653:         #define _PORTC_RC3_MASK                                     0x8
32654:         #define _PORTC_RC4_POSN                                     0x4
32655:         #define _PORTC_RC4_POSITION                                 0x4
32656:         #define _PORTC_RC4_SIZE                                     0x1
32657:         #define _PORTC_RC4_LENGTH                                   0x1
32658:         #define _PORTC_RC4_MASK                                     0x10
32659:         #define _PORTC_RC5_POSN                                     0x5
32660:         #define _PORTC_RC5_POSITION                                 0x5
32661:         #define _PORTC_RC5_SIZE                                     0x1
32662:         #define _PORTC_RC5_LENGTH                                   0x1
32663:         #define _PORTC_RC5_MASK                                     0x20
32664:         #define _PORTC_RC6_POSN                                     0x6
32665:         #define _PORTC_RC6_POSITION                                 0x6
32666:         #define _PORTC_RC6_SIZE                                     0x1
32667:         #define _PORTC_RC6_LENGTH                                   0x1
32668:         #define _PORTC_RC6_MASK                                     0x40
32669:         #define _PORTC_RC7_POSN                                     0x7
32670:         #define _PORTC_RC7_POSITION                                 0x7
32671:         #define _PORTC_RC7_SIZE                                     0x1
32672:         #define _PORTC_RC7_LENGTH                                   0x1
32673:         #define _PORTC_RC7_MASK                                     0x80
32674:         #define _PORTC_CCP2_POSN                                    0x1
32675:         #define _PORTC_CCP2_POSITION                                0x1
32676:         #define _PORTC_CCP2_SIZE                                    0x1
32677:         #define _PORTC_CCP2_LENGTH                                  0x1
32678:         #define _PORTC_CCP2_MASK                                    0x2
32679:         #define _PORTC_PA1_POSN                                     0x2
32680:         #define _PORTC_PA1_POSITION                                 0x2
32681:         #define _PORTC_PA1_SIZE                                     0x1
32682:         #define _PORTC_PA1_LENGTH                                   0x1
32683:         #define _PORTC_PA1_MASK                                     0x4
32684:         #define _PORTC_PA2_POSN                                     0x1
32685:         #define _PORTC_PA2_POSITION                                 0x1
32686:         #define _PORTC_PA2_SIZE                                     0x1
32687:         #define _PORTC_PA2_LENGTH                                   0x1
32688:         #define _PORTC_PA2_MASK                                     0x2
32689:         
32690:         // Register: PORTE
32691:         extern volatile unsigned char           PORTE               @ 0xF84;
32692:         #ifndef _LIB_BUILD
32693:         asm("PORTE equ 0F84h");
32694:         #endif
32695:         // bitfield definitions
32696:         typedef union {
32697:             struct {
32698:                 unsigned                        :3;
32699:                 unsigned RE3                    :1;
32700:             };
32701:             struct {
32702:                 unsigned                        :2;
32703:                 unsigned CCP10                  :1;
32704:             };
32705:             struct {
32706:                 unsigned                        :7;
32707:                 unsigned CCP2E                  :1;
32708:             };
32709:             struct {
32710:                 unsigned                        :6;
32711:                 unsigned CCP6E                  :1;
32712:             };
32713:             struct {
32714:                 unsigned                        :5;
32715:                 unsigned CCP7E                  :1;
32716:             };
32717:             struct {
32718:                 unsigned                        :4;
32719:                 unsigned CCP8E                  :1;
32720:             };
32721:             struct {
32722:                 unsigned                        :3;
32723:                 unsigned CCP9E                  :1;
32724:             };
32725:             struct {
32726:                 unsigned                        :2;
32727:                 unsigned CS                     :1;
32728:             };
32729:             struct {
32730:                 unsigned                        :7;
32731:                 unsigned PA2E                   :1;
32732:             };
32733:             struct {
32734:                 unsigned                        :6;
32735:                 unsigned PB1E                   :1;
32736:             };
32737:             struct {
32738:                 unsigned                        :2;
32739:                 unsigned PB2                    :1;
32740:             };
32741:             struct {
32742:                 unsigned                        :4;
32743:                 unsigned PB3E                   :1;
32744:             };
32745:             struct {
32746:                 unsigned                        :5;
32747:                 unsigned PC1E                   :1;
32748:             };
32749:             struct {
32750:                 unsigned                        :1;
32751:                 unsigned PC2                    :1;
32752:             };
32753:             struct {
32754:                 unsigned                        :3;
32755:                 unsigned PC3E                   :1;
32756:             };
32757:             struct {
32758:                 unsigned PD2                    :1;
32759:             };
32760:             struct {
32761:                 unsigned RDE                    :1;
32762:             };
32763:             struct {
32764:                 unsigned RE0                    :1;
32765:             };
32766:             struct {
32767:                 unsigned                        :1;
32768:                 unsigned RE1                    :1;
32769:             };
32770:             struct {
32771:                 unsigned                        :2;
32772:                 unsigned RE2                    :1;
32773:             };
32774:             struct {
32775:                 unsigned                        :4;
32776:                 unsigned RE4                    :1;
32777:             };
32778:             struct {
32779:                 unsigned                        :5;
32780:                 unsigned RE5                    :1;
32781:             };
32782:             struct {
32783:                 unsigned                        :6;
32784:                 unsigned RE6                    :1;
32785:             };
32786:             struct {
32787:                 unsigned                        :7;
32788:                 unsigned RE7                    :1;
32789:             };
32790:             struct {
32791:                 unsigned                        :1;
32792:                 unsigned WRE                    :1;
32793:             };
32794:         } PORTEbits_t;
32795:         extern volatile PORTEbits_t PORTEbits @ 0xF84;
32796:         // bitfield macros
32797:         #define _PORTE_RE3_POSN                                     0x3
32798:         #define _PORTE_RE3_POSITION                                 0x3
32799:         #define _PORTE_RE3_SIZE                                     0x1
32800:         #define _PORTE_RE3_LENGTH                                   0x1
32801:         #define _PORTE_RE3_MASK                                     0x8
32802:         #define _PORTE_CCP10_POSN                                   0x2
32803:         #define _PORTE_CCP10_POSITION                               0x2
32804:         #define _PORTE_CCP10_SIZE                                   0x1
32805:         #define _PORTE_CCP10_LENGTH                                 0x1
32806:         #define _PORTE_CCP10_MASK                                   0x4
32807:         #define _PORTE_CCP2E_POSN                                   0x7
32808:         #define _PORTE_CCP2E_POSITION                               0x7
32809:         #define _PORTE_CCP2E_SIZE                                   0x1
32810:         #define _PORTE_CCP2E_LENGTH                                 0x1
32811:         #define _PORTE_CCP2E_MASK                                   0x80
32812:         #define _PORTE_CCP6E_POSN                                   0x6
32813:         #define _PORTE_CCP6E_POSITION                               0x6
32814:         #define _PORTE_CCP6E_SIZE                                   0x1
32815:         #define _PORTE_CCP6E_LENGTH                                 0x1
32816:         #define _PORTE_CCP6E_MASK                                   0x40
32817:         #define _PORTE_CCP7E_POSN                                   0x5
32818:         #define _PORTE_CCP7E_POSITION                               0x5
32819:         #define _PORTE_CCP7E_SIZE                                   0x1
32820:         #define _PORTE_CCP7E_LENGTH                                 0x1
32821:         #define _PORTE_CCP7E_MASK                                   0x20
32822:         #define _PORTE_CCP8E_POSN                                   0x4
32823:         #define _PORTE_CCP8E_POSITION                               0x4
32824:         #define _PORTE_CCP8E_SIZE                                   0x1
32825:         #define _PORTE_CCP8E_LENGTH                                 0x1
32826:         #define _PORTE_CCP8E_MASK                                   0x10
32827:         #define _PORTE_CCP9E_POSN                                   0x3
32828:         #define _PORTE_CCP9E_POSITION                               0x3
32829:         #define _PORTE_CCP9E_SIZE                                   0x1
32830:         #define _PORTE_CCP9E_LENGTH                                 0x1
32831:         #define _PORTE_CCP9E_MASK                                   0x8
32832:         #define _PORTE_CS_POSN                                      0x2
32833:         #define _PORTE_CS_POSITION                                  0x2
32834:         #define _PORTE_CS_SIZE                                      0x1
32835:         #define _PORTE_CS_LENGTH                                    0x1
32836:         #define _PORTE_CS_MASK                                      0x4
32837:         #define _PORTE_PA2E_POSN                                    0x7
32838:         #define _PORTE_PA2E_POSITION                                0x7
32839:         #define _PORTE_PA2E_SIZE                                    0x1
32840:         #define _PORTE_PA2E_LENGTH                                  0x1
32841:         #define _PORTE_PA2E_MASK                                    0x80
32842:         #define _PORTE_PB1E_POSN                                    0x6
32843:         #define _PORTE_PB1E_POSITION                                0x6
32844:         #define _PORTE_PB1E_SIZE                                    0x1
32845:         #define _PORTE_PB1E_LENGTH                                  0x1
32846:         #define _PORTE_PB1E_MASK                                    0x40
32847:         #define _PORTE_PB2_POSN                                     0x2
32848:         #define _PORTE_PB2_POSITION                                 0x2
32849:         #define _PORTE_PB2_SIZE                                     0x1
32850:         #define _PORTE_PB2_LENGTH                                   0x1
32851:         #define _PORTE_PB2_MASK                                     0x4
32852:         #define _PORTE_PB3E_POSN                                    0x4
32853:         #define _PORTE_PB3E_POSITION                                0x4
32854:         #define _PORTE_PB3E_SIZE                                    0x1
32855:         #define _PORTE_PB3E_LENGTH                                  0x1
32856:         #define _PORTE_PB3E_MASK                                    0x10
32857:         #define _PORTE_PC1E_POSN                                    0x5
32858:         #define _PORTE_PC1E_POSITION                                0x5
32859:         #define _PORTE_PC1E_SIZE                                    0x1
32860:         #define _PORTE_PC1E_LENGTH                                  0x1
32861:         #define _PORTE_PC1E_MASK                                    0x20
32862:         #define _PORTE_PC2_POSN                                     0x1
32863:         #define _PORTE_PC2_POSITION                                 0x1
32864:         #define _PORTE_PC2_SIZE                                     0x1
32865:         #define _PORTE_PC2_LENGTH                                   0x1
32866:         #define _PORTE_PC2_MASK                                     0x2
32867:         #define _PORTE_PC3E_POSN                                    0x3
32868:         #define _PORTE_PC3E_POSITION                                0x3
32869:         #define _PORTE_PC3E_SIZE                                    0x1
32870:         #define _PORTE_PC3E_LENGTH                                  0x1
32871:         #define _PORTE_PC3E_MASK                                    0x8
32872:         #define _PORTE_PD2_POSN                                     0x0
32873:         #define _PORTE_PD2_POSITION                                 0x0
32874:         #define _PORTE_PD2_SIZE                                     0x1
32875:         #define _PORTE_PD2_LENGTH                                   0x1
32876:         #define _PORTE_PD2_MASK                                     0x1
32877:         #define _PORTE_RDE_POSN                                     0x0
32878:         #define _PORTE_RDE_POSITION                                 0x0
32879:         #define _PORTE_RDE_SIZE                                     0x1
32880:         #define _PORTE_RDE_LENGTH                                   0x1
32881:         #define _PORTE_RDE_MASK                                     0x1
32882:         #define _PORTE_RE0_POSN                                     0x0
32883:         #define _PORTE_RE0_POSITION                                 0x0
32884:         #define _PORTE_RE0_SIZE                                     0x1
32885:         #define _PORTE_RE0_LENGTH                                   0x1
32886:         #define _PORTE_RE0_MASK                                     0x1
32887:         #define _PORTE_RE1_POSN                                     0x1
32888:         #define _PORTE_RE1_POSITION                                 0x1
32889:         #define _PORTE_RE1_SIZE                                     0x1
32890:         #define _PORTE_RE1_LENGTH                                   0x1
32891:         #define _PORTE_RE1_MASK                                     0x2
32892:         #define _PORTE_RE2_POSN                                     0x2
32893:         #define _PORTE_RE2_POSITION                                 0x2
32894:         #define _PORTE_RE2_SIZE                                     0x1
32895:         #define _PORTE_RE2_LENGTH                                   0x1
32896:         #define _PORTE_RE2_MASK                                     0x4
32897:         #define _PORTE_RE4_POSN                                     0x4
32898:         #define _PORTE_RE4_POSITION                                 0x4
32899:         #define _PORTE_RE4_SIZE                                     0x1
32900:         #define _PORTE_RE4_LENGTH                                   0x1
32901:         #define _PORTE_RE4_MASK                                     0x10
32902:         #define _PORTE_RE5_POSN                                     0x5
32903:         #define _PORTE_RE5_POSITION                                 0x5
32904:         #define _PORTE_RE5_SIZE                                     0x1
32905:         #define _PORTE_RE5_LENGTH                                   0x1
32906:         #define _PORTE_RE5_MASK                                     0x20
32907:         #define _PORTE_RE6_POSN                                     0x6
32908:         #define _PORTE_RE6_POSITION                                 0x6
32909:         #define _PORTE_RE6_SIZE                                     0x1
32910:         #define _PORTE_RE6_LENGTH                                   0x1
32911:         #define _PORTE_RE6_MASK                                     0x40
32912:         #define _PORTE_RE7_POSN                                     0x7
32913:         #define _PORTE_RE7_POSITION                                 0x7
32914:         #define _PORTE_RE7_SIZE                                     0x1
32915:         #define _PORTE_RE7_LENGTH                                   0x1
32916:         #define _PORTE_RE7_MASK                                     0x80
32917:         #define _PORTE_WRE_POSN                                     0x1
32918:         #define _PORTE_WRE_POSITION                                 0x1
32919:         #define _PORTE_WRE_SIZE                                     0x1
32920:         #define _PORTE_WRE_LENGTH                                   0x1
32921:         #define _PORTE_WRE_MASK                                     0x2
32922:         
32923:         // Register: TMR4
32924:         extern volatile unsigned char           TMR4                @ 0xF87;
32925:         #ifndef _LIB_BUILD
32926:         asm("TMR4 equ 0F87h");
32927:         #endif
32928:         // bitfield definitions
32929:         typedef union {
32930:             struct {
32931:                 unsigned TMR4                   :8;
32932:             };
32933:         } TMR4bits_t;
32934:         extern volatile TMR4bits_t TMR4bits @ 0xF87;
32935:         // bitfield macros
32936:         #define _TMR4_TMR4_POSN                                     0x0
32937:         #define _TMR4_TMR4_POSITION                                 0x0
32938:         #define _TMR4_TMR4_SIZE                                     0x8
32939:         #define _TMR4_TMR4_LENGTH                                   0x8
32940:         #define _TMR4_TMR4_MASK                                     0xFF
32941:         
32942:         // Register: T4CON
32943:         extern volatile unsigned char           T4CON               @ 0xF88;
32944:         #ifndef _LIB_BUILD
32945:         asm("T4CON equ 0F88h");
32946:         #endif
32947:         // bitfield definitions
32948:         typedef union {
32949:             struct {
32950:                 unsigned T4CKPS                 :2;
32951:                 unsigned TMR4ON                 :1;
32952:                 unsigned T4OUTPS                :4;
32953:             };
32954:             struct {
32955:                 unsigned T4CKPS0                :1;
32956:                 unsigned T4CKPS1                :1;
32957:                 unsigned                        :1;
32958:                 unsigned T4OUTPS0               :1;
32959:                 unsigned T4OUTPS1               :1;
32960:                 unsigned T4OUTPS2               :1;
32961:                 unsigned T4OUTPS3               :1;
32962:             };
32963:         } T4CONbits_t;
32964:         extern volatile T4CONbits_t T4CONbits @ 0xF88;
32965:         // bitfield macros
32966:         #define _T4CON_T4CKPS_POSN                                  0x0
32967:         #define _T4CON_T4CKPS_POSITION                              0x0
32968:         #define _T4CON_T4CKPS_SIZE                                  0x2
32969:         #define _T4CON_T4CKPS_LENGTH                                0x2
32970:         #define _T4CON_T4CKPS_MASK                                  0x3
32971:         #define _T4CON_TMR4ON_POSN                                  0x2
32972:         #define _T4CON_TMR4ON_POSITION                              0x2
32973:         #define _T4CON_TMR4ON_SIZE                                  0x1
32974:         #define _T4CON_TMR4ON_LENGTH                                0x1
32975:         #define _T4CON_TMR4ON_MASK                                  0x4
32976:         #define _T4CON_T4OUTPS_POSN                                 0x3
32977:         #define _T4CON_T4OUTPS_POSITION                             0x3
32978:         #define _T4CON_T4OUTPS_SIZE                                 0x4
32979:         #define _T4CON_T4OUTPS_LENGTH                               0x4
32980:         #define _T4CON_T4OUTPS_MASK                                 0x78
32981:         #define _T4CON_T4CKPS0_POSN                                 0x0
32982:         #define _T4CON_T4CKPS0_POSITION                             0x0
32983:         #define _T4CON_T4CKPS0_SIZE                                 0x1
32984:         #define _T4CON_T4CKPS0_LENGTH                               0x1
32985:         #define _T4CON_T4CKPS0_MASK                                 0x1
32986:         #define _T4CON_T4CKPS1_POSN                                 0x1
32987:         #define _T4CON_T4CKPS1_POSITION                             0x1
32988:         #define _T4CON_T4CKPS1_SIZE                                 0x1
32989:         #define _T4CON_T4CKPS1_LENGTH                               0x1
32990:         #define _T4CON_T4CKPS1_MASK                                 0x2
32991:         #define _T4CON_T4OUTPS0_POSN                                0x3
32992:         #define _T4CON_T4OUTPS0_POSITION                            0x3
32993:         #define _T4CON_T4OUTPS0_SIZE                                0x1
32994:         #define _T4CON_T4OUTPS0_LENGTH                              0x1
32995:         #define _T4CON_T4OUTPS0_MASK                                0x8
32996:         #define _T4CON_T4OUTPS1_POSN                                0x4
32997:         #define _T4CON_T4OUTPS1_POSITION                            0x4
32998:         #define _T4CON_T4OUTPS1_SIZE                                0x1
32999:         #define _T4CON_T4OUTPS1_LENGTH                              0x1
33000:         #define _T4CON_T4OUTPS1_MASK                                0x10
33001:         #define _T4CON_T4OUTPS2_POSN                                0x5
33002:         #define _T4CON_T4OUTPS2_POSITION                            0x5
33003:         #define _T4CON_T4OUTPS2_SIZE                                0x1
33004:         #define _T4CON_T4OUTPS2_LENGTH                              0x1
33005:         #define _T4CON_T4OUTPS2_MASK                                0x20
33006:         #define _T4CON_T4OUTPS3_POSN                                0x6
33007:         #define _T4CON_T4OUTPS3_POSITION                            0x6
33008:         #define _T4CON_T4OUTPS3_SIZE                                0x1
33009:         #define _T4CON_T4OUTPS3_LENGTH                              0x1
33010:         #define _T4CON_T4OUTPS3_MASK                                0x40
33011:         
33012:         // Register: LATA
33013:         extern volatile unsigned char           LATA                @ 0xF89;
33014:         #ifndef _LIB_BUILD
33015:         asm("LATA equ 0F89h");
33016:         #endif
33017:         // bitfield definitions
33018:         typedef union {
33019:             struct {
33020:                 unsigned LATA0                  :1;
33021:                 unsigned LATA1                  :1;
33022:                 unsigned LATA2                  :1;
33023:                 unsigned LATA3                  :1;
33024:                 unsigned                        :1;
33025:                 unsigned LATA5                  :1;
33026:                 unsigned LATA6                  :1;
33027:                 unsigned LATA7                  :1;
33028:             };
33029:             struct {
33030:                 unsigned LA0                    :1;
33031:             };
33032:             struct {
33033:                 unsigned                        :1;
33034:                 unsigned LA1                    :1;
33035:             };
33036:             struct {
33037:                 unsigned                        :2;
33038:                 unsigned LA2                    :1;
33039:             };
33040:             struct {
33041:                 unsigned                        :3;
33042:                 unsigned LA3                    :1;
33043:             };
33044:             struct {
33045:                 unsigned                        :4;
33046:                 unsigned LA4                    :1;
33047:             };
33048:             struct {
33049:                 unsigned                        :5;
33050:                 unsigned LA5                    :1;
33051:             };
33052:             struct {
33053:                 unsigned                        :6;
33054:                 unsigned LA6                    :1;
33055:             };
33056:             struct {
33057:                 unsigned                        :7;
33058:                 unsigned LA7                    :1;
33059:             };
33060:         } LATAbits_t;
33061:         extern volatile LATAbits_t LATAbits @ 0xF89;
33062:         // bitfield macros
33063:         #define _LATA_LATA0_POSN                                    0x0
33064:         #define _LATA_LATA0_POSITION                                0x0
33065:         #define _LATA_LATA0_SIZE                                    0x1
33066:         #define _LATA_LATA0_LENGTH                                  0x1
33067:         #define _LATA_LATA0_MASK                                    0x1
33068:         #define _LATA_LATA1_POSN                                    0x1
33069:         #define _LATA_LATA1_POSITION                                0x1
33070:         #define _LATA_LATA1_SIZE                                    0x1
33071:         #define _LATA_LATA1_LENGTH                                  0x1
33072:         #define _LATA_LATA1_MASK                                    0x2
33073:         #define _LATA_LATA2_POSN                                    0x2
33074:         #define _LATA_LATA2_POSITION                                0x2
33075:         #define _LATA_LATA2_SIZE                                    0x1
33076:         #define _LATA_LATA2_LENGTH                                  0x1
33077:         #define _LATA_LATA2_MASK                                    0x4
33078:         #define _LATA_LATA3_POSN                                    0x3
33079:         #define _LATA_LATA3_POSITION                                0x3
33080:         #define _LATA_LATA3_SIZE                                    0x1
33081:         #define _LATA_LATA3_LENGTH                                  0x1
33082:         #define _LATA_LATA3_MASK                                    0x8
33083:         #define _LATA_LATA5_POSN                                    0x5
33084:         #define _LATA_LATA5_POSITION                                0x5
33085:         #define _LATA_LATA5_SIZE                                    0x1
33086:         #define _LATA_LATA5_LENGTH                                  0x1
33087:         #define _LATA_LATA5_MASK                                    0x20
33088:         #define _LATA_LATA6_POSN                                    0x6
33089:         #define _LATA_LATA6_POSITION                                0x6
33090:         #define _LATA_LATA6_SIZE                                    0x1
33091:         #define _LATA_LATA6_LENGTH                                  0x1
33092:         #define _LATA_LATA6_MASK                                    0x40
33093:         #define _LATA_LATA7_POSN                                    0x7
33094:         #define _LATA_LATA7_POSITION                                0x7
33095:         #define _LATA_LATA7_SIZE                                    0x1
33096:         #define _LATA_LATA7_LENGTH                                  0x1
33097:         #define _LATA_LATA7_MASK                                    0x80
33098:         #define _LATA_LA0_POSN                                      0x0
33099:         #define _LATA_LA0_POSITION                                  0x0
33100:         #define _LATA_LA0_SIZE                                      0x1
33101:         #define _LATA_LA0_LENGTH                                    0x1
33102:         #define _LATA_LA0_MASK                                      0x1
33103:         #define _LATA_LA1_POSN                                      0x1
33104:         #define _LATA_LA1_POSITION                                  0x1
33105:         #define _LATA_LA1_SIZE                                      0x1
33106:         #define _LATA_LA1_LENGTH                                    0x1
33107:         #define _LATA_LA1_MASK                                      0x2
33108:         #define _LATA_LA2_POSN                                      0x2
33109:         #define _LATA_LA2_POSITION                                  0x2
33110:         #define _LATA_LA2_SIZE                                      0x1
33111:         #define _LATA_LA2_LENGTH                                    0x1
33112:         #define _LATA_LA2_MASK                                      0x4
33113:         #define _LATA_LA3_POSN                                      0x3
33114:         #define _LATA_LA3_POSITION                                  0x3
33115:         #define _LATA_LA3_SIZE                                      0x1
33116:         #define _LATA_LA3_LENGTH                                    0x1
33117:         #define _LATA_LA3_MASK                                      0x8
33118:         #define _LATA_LA4_POSN                                      0x4
33119:         #define _LATA_LA4_POSITION                                  0x4
33120:         #define _LATA_LA4_SIZE                                      0x1
33121:         #define _LATA_LA4_LENGTH                                    0x1
33122:         #define _LATA_LA4_MASK                                      0x10
33123:         #define _LATA_LA5_POSN                                      0x5
33124:         #define _LATA_LA5_POSITION                                  0x5
33125:         #define _LATA_LA5_SIZE                                      0x1
33126:         #define _LATA_LA5_LENGTH                                    0x1
33127:         #define _LATA_LA5_MASK                                      0x20
33128:         #define _LATA_LA6_POSN                                      0x6
33129:         #define _LATA_LA6_POSITION                                  0x6
33130:         #define _LATA_LA6_SIZE                                      0x1
33131:         #define _LATA_LA6_LENGTH                                    0x1
33132:         #define _LATA_LA6_MASK                                      0x40
33133:         #define _LATA_LA7_POSN                                      0x7
33134:         #define _LATA_LA7_POSITION                                  0x7
33135:         #define _LATA_LA7_SIZE                                      0x1
33136:         #define _LATA_LA7_LENGTH                                    0x1
33137:         #define _LATA_LA7_MASK                                      0x80
33138:         
33139:         // Register: LATB
33140:         extern volatile unsigned char           LATB                @ 0xF8A;
33141:         #ifndef _LIB_BUILD
33142:         asm("LATB equ 0F8Ah");
33143:         #endif
33144:         // bitfield definitions
33145:         typedef union {
33146:             struct {
33147:                 unsigned LATB0                  :1;
33148:                 unsigned LATB1                  :1;
33149:                 unsigned LATB2                  :1;
33150:                 unsigned LATB3                  :1;
33151:                 unsigned LATB4                  :1;
33152:                 unsigned LATB5                  :1;
33153:                 unsigned LATB6                  :1;
33154:                 unsigned LATB7                  :1;
33155:             };
33156:             struct {
33157:                 unsigned LB0                    :1;
33158:             };
33159:             struct {
33160:                 unsigned                        :1;
33161:                 unsigned LB1                    :1;
33162:             };
33163:             struct {
33164:                 unsigned                        :2;
33165:                 unsigned LB2                    :1;
33166:             };
33167:             struct {
33168:                 unsigned                        :3;
33169:                 unsigned LB3                    :1;
33170:             };
33171:             struct {
33172:                 unsigned                        :4;
33173:                 unsigned LB4                    :1;
33174:             };
33175:             struct {
33176:                 unsigned                        :5;
33177:                 unsigned LB5                    :1;
33178:             };
33179:             struct {
33180:                 unsigned                        :6;
33181:                 unsigned LB6                    :1;
33182:             };
33183:             struct {
33184:                 unsigned                        :7;
33185:                 unsigned LB7                    :1;
33186:             };
33187:         } LATBbits_t;
33188:         extern volatile LATBbits_t LATBbits @ 0xF8A;
33189:         // bitfield macros
33190:         #define _LATB_LATB0_POSN                                    0x0
33191:         #define _LATB_LATB0_POSITION                                0x0
33192:         #define _LATB_LATB0_SIZE                                    0x1
33193:         #define _LATB_LATB0_LENGTH                                  0x1
33194:         #define _LATB_LATB0_MASK                                    0x1
33195:         #define _LATB_LATB1_POSN                                    0x1
33196:         #define _LATB_LATB1_POSITION                                0x1
33197:         #define _LATB_LATB1_SIZE                                    0x1
33198:         #define _LATB_LATB1_LENGTH                                  0x1
33199:         #define _LATB_LATB1_MASK                                    0x2
33200:         #define _LATB_LATB2_POSN                                    0x2
33201:         #define _LATB_LATB2_POSITION                                0x2
33202:         #define _LATB_LATB2_SIZE                                    0x1
33203:         #define _LATB_LATB2_LENGTH                                  0x1
33204:         #define _LATB_LATB2_MASK                                    0x4
33205:         #define _LATB_LATB3_POSN                                    0x3
33206:         #define _LATB_LATB3_POSITION                                0x3
33207:         #define _LATB_LATB3_SIZE                                    0x1
33208:         #define _LATB_LATB3_LENGTH                                  0x1
33209:         #define _LATB_LATB3_MASK                                    0x8
33210:         #define _LATB_LATB4_POSN                                    0x4
33211:         #define _LATB_LATB4_POSITION                                0x4
33212:         #define _LATB_LATB4_SIZE                                    0x1
33213:         #define _LATB_LATB4_LENGTH                                  0x1
33214:         #define _LATB_LATB4_MASK                                    0x10
33215:         #define _LATB_LATB5_POSN                                    0x5
33216:         #define _LATB_LATB5_POSITION                                0x5
33217:         #define _LATB_LATB5_SIZE                                    0x1
33218:         #define _LATB_LATB5_LENGTH                                  0x1
33219:         #define _LATB_LATB5_MASK                                    0x20
33220:         #define _LATB_LATB6_POSN                                    0x6
33221:         #define _LATB_LATB6_POSITION                                0x6
33222:         #define _LATB_LATB6_SIZE                                    0x1
33223:         #define _LATB_LATB6_LENGTH                                  0x1
33224:         #define _LATB_LATB6_MASK                                    0x40
33225:         #define _LATB_LATB7_POSN                                    0x7
33226:         #define _LATB_LATB7_POSITION                                0x7
33227:         #define _LATB_LATB7_SIZE                                    0x1
33228:         #define _LATB_LATB7_LENGTH                                  0x1
33229:         #define _LATB_LATB7_MASK                                    0x80
33230:         #define _LATB_LB0_POSN                                      0x0
33231:         #define _LATB_LB0_POSITION                                  0x0
33232:         #define _LATB_LB0_SIZE                                      0x1
33233:         #define _LATB_LB0_LENGTH                                    0x1
33234:         #define _LATB_LB0_MASK                                      0x1
33235:         #define _LATB_LB1_POSN                                      0x1
33236:         #define _LATB_LB1_POSITION                                  0x1
33237:         #define _LATB_LB1_SIZE                                      0x1
33238:         #define _LATB_LB1_LENGTH                                    0x1
33239:         #define _LATB_LB1_MASK                                      0x2
33240:         #define _LATB_LB2_POSN                                      0x2
33241:         #define _LATB_LB2_POSITION                                  0x2
33242:         #define _LATB_LB2_SIZE                                      0x1
33243:         #define _LATB_LB2_LENGTH                                    0x1
33244:         #define _LATB_LB2_MASK                                      0x4
33245:         #define _LATB_LB3_POSN                                      0x3
33246:         #define _LATB_LB3_POSITION                                  0x3
33247:         #define _LATB_LB3_SIZE                                      0x1
33248:         #define _LATB_LB3_LENGTH                                    0x1
33249:         #define _LATB_LB3_MASK                                      0x8
33250:         #define _LATB_LB4_POSN                                      0x4
33251:         #define _LATB_LB4_POSITION                                  0x4
33252:         #define _LATB_LB4_SIZE                                      0x1
33253:         #define _LATB_LB4_LENGTH                                    0x1
33254:         #define _LATB_LB4_MASK                                      0x10
33255:         #define _LATB_LB5_POSN                                      0x5
33256:         #define _LATB_LB5_POSITION                                  0x5
33257:         #define _LATB_LB5_SIZE                                      0x1
33258:         #define _LATB_LB5_LENGTH                                    0x1
33259:         #define _LATB_LB5_MASK                                      0x20
33260:         #define _LATB_LB6_POSN                                      0x6
33261:         #define _LATB_LB6_POSITION                                  0x6
33262:         #define _LATB_LB6_SIZE                                      0x1
33263:         #define _LATB_LB6_LENGTH                                    0x1
33264:         #define _LATB_LB6_MASK                                      0x40
33265:         #define _LATB_LB7_POSN                                      0x7
33266:         #define _LATB_LB7_POSITION                                  0x7
33267:         #define _LATB_LB7_SIZE                                      0x1
33268:         #define _LATB_LB7_LENGTH                                    0x1
33269:         #define _LATB_LB7_MASK                                      0x80
33270:         
33271:         // Register: LATC
33272:         extern volatile unsigned char           LATC                @ 0xF8B;
33273:         #ifndef _LIB_BUILD
33274:         asm("LATC equ 0F8Bh");
33275:         #endif
33276:         // bitfield definitions
33277:         typedef union {
33278:             struct {
33279:                 unsigned LATC0                  :1;
33280:                 unsigned LATC1                  :1;
33281:                 unsigned LATC2                  :1;
33282:                 unsigned LATC3                  :1;
33283:                 unsigned LATC4                  :1;
33284:                 unsigned LATC5                  :1;
33285:                 unsigned LATC6                  :1;
33286:                 unsigned LATC7                  :1;
33287:             };
33288:             struct {
33289:                 unsigned LC0                    :1;
33290:             };
33291:             struct {
33292:                 unsigned                        :1;
33293:                 unsigned LC1                    :1;
33294:             };
33295:             struct {
33296:                 unsigned                        :2;
33297:                 unsigned LC2                    :1;
33298:             };
33299:             struct {
33300:                 unsigned                        :3;
33301:                 unsigned LC3                    :1;
33302:             };
33303:             struct {
33304:                 unsigned                        :4;
33305:                 unsigned LC4                    :1;
33306:             };
33307:             struct {
33308:                 unsigned                        :5;
33309:                 unsigned LC5                    :1;
33310:             };
33311:             struct {
33312:                 unsigned                        :6;
33313:                 unsigned LC6                    :1;
33314:             };
33315:             struct {
33316:                 unsigned                        :7;
33317:                 unsigned LC7                    :1;
33318:             };
33319:         } LATCbits_t;
33320:         extern volatile LATCbits_t LATCbits @ 0xF8B;
33321:         // bitfield macros
33322:         #define _LATC_LATC0_POSN                                    0x0
33323:         #define _LATC_LATC0_POSITION                                0x0
33324:         #define _LATC_LATC0_SIZE                                    0x1
33325:         #define _LATC_LATC0_LENGTH                                  0x1
33326:         #define _LATC_LATC0_MASK                                    0x1
33327:         #define _LATC_LATC1_POSN                                    0x1
33328:         #define _LATC_LATC1_POSITION                                0x1
33329:         #define _LATC_LATC1_SIZE                                    0x1
33330:         #define _LATC_LATC1_LENGTH                                  0x1
33331:         #define _LATC_LATC1_MASK                                    0x2
33332:         #define _LATC_LATC2_POSN                                    0x2
33333:         #define _LATC_LATC2_POSITION                                0x2
33334:         #define _LATC_LATC2_SIZE                                    0x1
33335:         #define _LATC_LATC2_LENGTH                                  0x1
33336:         #define _LATC_LATC2_MASK                                    0x4
33337:         #define _LATC_LATC3_POSN                                    0x3
33338:         #define _LATC_LATC3_POSITION                                0x3
33339:         #define _LATC_LATC3_SIZE                                    0x1
33340:         #define _LATC_LATC3_LENGTH                                  0x1
33341:         #define _LATC_LATC3_MASK                                    0x8
33342:         #define _LATC_LATC4_POSN                                    0x4
33343:         #define _LATC_LATC4_POSITION                                0x4
33344:         #define _LATC_LATC4_SIZE                                    0x1
33345:         #define _LATC_LATC4_LENGTH                                  0x1
33346:         #define _LATC_LATC4_MASK                                    0x10
33347:         #define _LATC_LATC5_POSN                                    0x5
33348:         #define _LATC_LATC5_POSITION                                0x5
33349:         #define _LATC_LATC5_SIZE                                    0x1
33350:         #define _LATC_LATC5_LENGTH                                  0x1
33351:         #define _LATC_LATC5_MASK                                    0x20
33352:         #define _LATC_LATC6_POSN                                    0x6
33353:         #define _LATC_LATC6_POSITION                                0x6
33354:         #define _LATC_LATC6_SIZE                                    0x1
33355:         #define _LATC_LATC6_LENGTH                                  0x1
33356:         #define _LATC_LATC6_MASK                                    0x40
33357:         #define _LATC_LATC7_POSN                                    0x7
33358:         #define _LATC_LATC7_POSITION                                0x7
33359:         #define _LATC_LATC7_SIZE                                    0x1
33360:         #define _LATC_LATC7_LENGTH                                  0x1
33361:         #define _LATC_LATC7_MASK                                    0x80
33362:         #define _LATC_LC0_POSN                                      0x0
33363:         #define _LATC_LC0_POSITION                                  0x0
33364:         #define _LATC_LC0_SIZE                                      0x1
33365:         #define _LATC_LC0_LENGTH                                    0x1
33366:         #define _LATC_LC0_MASK                                      0x1
33367:         #define _LATC_LC1_POSN                                      0x1
33368:         #define _LATC_LC1_POSITION                                  0x1
33369:         #define _LATC_LC1_SIZE                                      0x1
33370:         #define _LATC_LC1_LENGTH                                    0x1
33371:         #define _LATC_LC1_MASK                                      0x2
33372:         #define _LATC_LC2_POSN                                      0x2
33373:         #define _LATC_LC2_POSITION                                  0x2
33374:         #define _LATC_LC2_SIZE                                      0x1
33375:         #define _LATC_LC2_LENGTH                                    0x1
33376:         #define _LATC_LC2_MASK                                      0x4
33377:         #define _LATC_LC3_POSN                                      0x3
33378:         #define _LATC_LC3_POSITION                                  0x3
33379:         #define _LATC_LC3_SIZE                                      0x1
33380:         #define _LATC_LC3_LENGTH                                    0x1
33381:         #define _LATC_LC3_MASK                                      0x8
33382:         #define _LATC_LC4_POSN                                      0x4
33383:         #define _LATC_LC4_POSITION                                  0x4
33384:         #define _LATC_LC4_SIZE                                      0x1
33385:         #define _LATC_LC4_LENGTH                                    0x1
33386:         #define _LATC_LC4_MASK                                      0x10
33387:         #define _LATC_LC5_POSN                                      0x5
33388:         #define _LATC_LC5_POSITION                                  0x5
33389:         #define _LATC_LC5_SIZE                                      0x1
33390:         #define _LATC_LC5_LENGTH                                    0x1
33391:         #define _LATC_LC5_MASK                                      0x20
33392:         #define _LATC_LC6_POSN                                      0x6
33393:         #define _LATC_LC6_POSITION                                  0x6
33394:         #define _LATC_LC6_SIZE                                      0x1
33395:         #define _LATC_LC6_LENGTH                                    0x1
33396:         #define _LATC_LC6_MASK                                      0x40
33397:         #define _LATC_LC7_POSN                                      0x7
33398:         #define _LATC_LC7_POSITION                                  0x7
33399:         #define _LATC_LC7_SIZE                                      0x1
33400:         #define _LATC_LC7_LENGTH                                    0x1
33401:         #define _LATC_LC7_MASK                                      0x80
33402:         
33403:         // Register: SLRCON
33404:         extern volatile unsigned char           SLRCON              @ 0xF90;
33405:         #ifndef _LIB_BUILD
33406:         asm("SLRCON equ 0F90h");
33407:         #endif
33408:         // bitfield definitions
33409:         typedef union {
33410:             struct {
33411:                 unsigned SLRA                   :1;
33412:                 unsigned SLRB                   :1;
33413:                 unsigned SLRC                   :1;
33414:             };
33415:         } SLRCONbits_t;
33416:         extern volatile SLRCONbits_t SLRCONbits @ 0xF90;
33417:         // bitfield macros
33418:         #define _SLRCON_SLRA_POSN                                   0x0
33419:         #define _SLRCON_SLRA_POSITION                               0x0
33420:         #define _SLRCON_SLRA_SIZE                                   0x1
33421:         #define _SLRCON_SLRA_LENGTH                                 0x1
33422:         #define _SLRCON_SLRA_MASK                                   0x1
33423:         #define _SLRCON_SLRB_POSN                                   0x1
33424:         #define _SLRCON_SLRB_POSITION                               0x1
33425:         #define _SLRCON_SLRB_SIZE                                   0x1
33426:         #define _SLRCON_SLRB_LENGTH                                 0x1
33427:         #define _SLRCON_SLRB_MASK                                   0x2
33428:         #define _SLRCON_SLRC_POSN                                   0x2
33429:         #define _SLRCON_SLRC_POSITION                               0x2
33430:         #define _SLRCON_SLRC_SIZE                                   0x1
33431:         #define _SLRCON_SLRC_LENGTH                                 0x1
33432:         #define _SLRCON_SLRC_MASK                                   0x4
33433:         
33434:         // Register: ODCON
33435:         extern volatile unsigned char           ODCON               @ 0xF91;
33436:         #ifndef _LIB_BUILD
33437:         asm("ODCON equ 0F91h");
33438:         #endif
33439:         // bitfield definitions
33440:         typedef union {
33441:             struct {
33442:                 unsigned U1OD                   :1;
33443:                 unsigned U2OD                   :1;
33444:                 unsigned CCP1OD                 :1;
33445:                 unsigned CCP2OD                 :1;
33446:                 unsigned CCP3OD                 :1;
33447:                 unsigned CCP4OD                 :1;
33448:                 unsigned CCP5OD                 :1;
33449:                 unsigned SSPOD                  :1;
33450:             };
33451:         } ODCONbits_t;
33452:         extern volatile ODCONbits_t ODCONbits @ 0xF91;
33453:         // bitfield macros
33454:         #define _ODCON_U1OD_POSN                                    0x0
33455:         #define _ODCON_U1OD_POSITION                                0x0
33456:         #define _ODCON_U1OD_SIZE                                    0x1
33457:         #define _ODCON_U1OD_LENGTH                                  0x1
33458:         #define _ODCON_U1OD_MASK                                    0x1
33459:         #define _ODCON_U2OD_POSN                                    0x1
33460:         #define _ODCON_U2OD_POSITION                                0x1
33461:         #define _ODCON_U2OD_SIZE                                    0x1
33462:         #define _ODCON_U2OD_LENGTH                                  0x1
33463:         #define _ODCON_U2OD_MASK                                    0x2
33464:         #define _ODCON_CCP1OD_POSN                                  0x2
33465:         #define _ODCON_CCP1OD_POSITION                              0x2
33466:         #define _ODCON_CCP1OD_SIZE                                  0x1
33467:         #define _ODCON_CCP1OD_LENGTH                                0x1
33468:         #define _ODCON_CCP1OD_MASK                                  0x4
33469:         #define _ODCON_CCP2OD_POSN                                  0x3
33470:         #define _ODCON_CCP2OD_POSITION                              0x3
33471:         #define _ODCON_CCP2OD_SIZE                                  0x1
33472:         #define _ODCON_CCP2OD_LENGTH                                0x1
33473:         #define _ODCON_CCP2OD_MASK                                  0x8
33474:         #define _ODCON_CCP3OD_POSN                                  0x4
33475:         #define _ODCON_CCP3OD_POSITION                              0x4
33476:         #define _ODCON_CCP3OD_SIZE                                  0x1
33477:         #define _ODCON_CCP3OD_LENGTH                                0x1
33478:         #define _ODCON_CCP3OD_MASK                                  0x10
33479:         #define _ODCON_CCP4OD_POSN                                  0x5
33480:         #define _ODCON_CCP4OD_POSITION                              0x5
33481:         #define _ODCON_CCP4OD_SIZE                                  0x1
33482:         #define _ODCON_CCP4OD_LENGTH                                0x1
33483:         #define _ODCON_CCP4OD_MASK                                  0x20
33484:         #define _ODCON_CCP5OD_POSN                                  0x6
33485:         #define _ODCON_CCP5OD_POSITION                              0x6
33486:         #define _ODCON_CCP5OD_SIZE                                  0x1
33487:         #define _ODCON_CCP5OD_LENGTH                                0x1
33488:         #define _ODCON_CCP5OD_MASK                                  0x40
33489:         #define _ODCON_SSPOD_POSN                                   0x7
33490:         #define _ODCON_SSPOD_POSITION                               0x7
33491:         #define _ODCON_SSPOD_SIZE                                   0x1
33492:         #define _ODCON_SSPOD_LENGTH                                 0x1
33493:         #define _ODCON_SSPOD_MASK                                   0x80
33494:         
33495:         // Register: TRISA
33496:         extern volatile unsigned char           TRISA               @ 0xF92;
33497:         #ifndef _LIB_BUILD
33498:         asm("TRISA equ 0F92h");
33499:         #endif
33500:         // bitfield definitions
33501:         typedef union {
33502:             struct {
33503:                 unsigned TRISA0                 :1;
33504:                 unsigned TRISA1                 :1;
33505:                 unsigned TRISA2                 :1;
33506:                 unsigned TRISA3                 :1;
33507:                 unsigned                        :1;
33508:                 unsigned TRISA5                 :1;
33509:                 unsigned TRISA6                 :1;
33510:                 unsigned TRISA7                 :1;
33511:             };
33512:         } TRISAbits_t;
33513:         extern volatile TRISAbits_t TRISAbits @ 0xF92;
33514:         // bitfield macros
33515:         #define _TRISA_TRISA0_POSN                                  0x0
33516:         #define _TRISA_TRISA0_POSITION                              0x0
33517:         #define _TRISA_TRISA0_SIZE                                  0x1
33518:         #define _TRISA_TRISA0_LENGTH                                0x1
33519:         #define _TRISA_TRISA0_MASK                                  0x1
33520:         #define _TRISA_TRISA1_POSN                                  0x1
33521:         #define _TRISA_TRISA1_POSITION                              0x1
33522:         #define _TRISA_TRISA1_SIZE                                  0x1
33523:         #define _TRISA_TRISA1_LENGTH                                0x1
33524:         #define _TRISA_TRISA1_MASK                                  0x2
33525:         #define _TRISA_TRISA2_POSN                                  0x2
33526:         #define _TRISA_TRISA2_POSITION                              0x2
33527:         #define _TRISA_TRISA2_SIZE                                  0x1
33528:         #define _TRISA_TRISA2_LENGTH                                0x1
33529:         #define _TRISA_TRISA2_MASK                                  0x4
33530:         #define _TRISA_TRISA3_POSN                                  0x3
33531:         #define _TRISA_TRISA3_POSITION                              0x3
33532:         #define _TRISA_TRISA3_SIZE                                  0x1
33533:         #define _TRISA_TRISA3_LENGTH                                0x1
33534:         #define _TRISA_TRISA3_MASK                                  0x8
33535:         #define _TRISA_TRISA5_POSN                                  0x5
33536:         #define _TRISA_TRISA5_POSITION                              0x5
33537:         #define _TRISA_TRISA5_SIZE                                  0x1
33538:         #define _TRISA_TRISA5_LENGTH                                0x1
33539:         #define _TRISA_TRISA5_MASK                                  0x20
33540:         #define _TRISA_TRISA6_POSN                                  0x6
33541:         #define _TRISA_TRISA6_POSITION                              0x6
33542:         #define _TRISA_TRISA6_SIZE                                  0x1
33543:         #define _TRISA_TRISA6_LENGTH                                0x1
33544:         #define _TRISA_TRISA6_MASK                                  0x40
33545:         #define _TRISA_TRISA7_POSN                                  0x7
33546:         #define _TRISA_TRISA7_POSITION                              0x7
33547:         #define _TRISA_TRISA7_SIZE                                  0x1
33548:         #define _TRISA_TRISA7_LENGTH                                0x1
33549:         #define _TRISA_TRISA7_MASK                                  0x80
33550:         
33551:         // Register: TRISB
33552:         extern volatile unsigned char           TRISB               @ 0xF93;
33553:         #ifndef _LIB_BUILD
33554:         asm("TRISB equ 0F93h");
33555:         #endif
33556:         // bitfield definitions
33557:         typedef union {
33558:             struct {
33559:                 unsigned TRISB0                 :1;
33560:                 unsigned TRISB1                 :1;
33561:                 unsigned TRISB2                 :1;
33562:                 unsigned TRISB3                 :1;
33563:                 unsigned TRISB4                 :1;
33564:                 unsigned TRISB5                 :1;
33565:                 unsigned TRISB6                 :1;
33566:                 unsigned TRISB7                 :1;
33567:             };
33568:         } TRISBbits_t;
33569:         extern volatile TRISBbits_t TRISBbits @ 0xF93;
33570:         // bitfield macros
33571:         #define _TRISB_TRISB0_POSN                                  0x0
33572:         #define _TRISB_TRISB0_POSITION                              0x0
33573:         #define _TRISB_TRISB0_SIZE                                  0x1
33574:         #define _TRISB_TRISB0_LENGTH                                0x1
33575:         #define _TRISB_TRISB0_MASK                                  0x1
33576:         #define _TRISB_TRISB1_POSN                                  0x1
33577:         #define _TRISB_TRISB1_POSITION                              0x1
33578:         #define _TRISB_TRISB1_SIZE                                  0x1
33579:         #define _TRISB_TRISB1_LENGTH                                0x1
33580:         #define _TRISB_TRISB1_MASK                                  0x2
33581:         #define _TRISB_TRISB2_POSN                                  0x2
33582:         #define _TRISB_TRISB2_POSITION                              0x2
33583:         #define _TRISB_TRISB2_SIZE                                  0x1
33584:         #define _TRISB_TRISB2_LENGTH                                0x1
33585:         #define _TRISB_TRISB2_MASK                                  0x4
33586:         #define _TRISB_TRISB3_POSN                                  0x3
33587:         #define _TRISB_TRISB3_POSITION                              0x3
33588:         #define _TRISB_TRISB3_SIZE                                  0x1
33589:         #define _TRISB_TRISB3_LENGTH                                0x1
33590:         #define _TRISB_TRISB3_MASK                                  0x8
33591:         #define _TRISB_TRISB4_POSN                                  0x4
33592:         #define _TRISB_TRISB4_POSITION                              0x4
33593:         #define _TRISB_TRISB4_SIZE                                  0x1
33594:         #define _TRISB_TRISB4_LENGTH                                0x1
33595:         #define _TRISB_TRISB4_MASK                                  0x10
33596:         #define _TRISB_TRISB5_POSN                                  0x5
33597:         #define _TRISB_TRISB5_POSITION                              0x5
33598:         #define _TRISB_TRISB5_SIZE                                  0x1
33599:         #define _TRISB_TRISB5_LENGTH                                0x1
33600:         #define _TRISB_TRISB5_MASK                                  0x20
33601:         #define _TRISB_TRISB6_POSN                                  0x6
33602:         #define _TRISB_TRISB6_POSITION                              0x6
33603:         #define _TRISB_TRISB6_SIZE                                  0x1
33604:         #define _TRISB_TRISB6_LENGTH                                0x1
33605:         #define _TRISB_TRISB6_MASK                                  0x40
33606:         #define _TRISB_TRISB7_POSN                                  0x7
33607:         #define _TRISB_TRISB7_POSITION                              0x7
33608:         #define _TRISB_TRISB7_SIZE                                  0x1
33609:         #define _TRISB_TRISB7_LENGTH                                0x1
33610:         #define _TRISB_TRISB7_MASK                                  0x80
33611:         
33612:         // Register: TRISC
33613:         extern volatile unsigned char           TRISC               @ 0xF94;
33614:         #ifndef _LIB_BUILD
33615:         asm("TRISC equ 0F94h");
33616:         #endif
33617:         // bitfield definitions
33618:         typedef union {
33619:             struct {
33620:                 unsigned TRISC0                 :1;
33621:                 unsigned TRISC1                 :1;
33622:                 unsigned TRISC2                 :1;
33623:                 unsigned TRISC3                 :1;
33624:                 unsigned TRISC4                 :1;
33625:                 unsigned TRISC5                 :1;
33626:                 unsigned TRISC6                 :1;
33627:                 unsigned TRISC7                 :1;
33628:             };
33629:         } TRISCbits_t;
33630:         extern volatile TRISCbits_t TRISCbits @ 0xF94;
33631:         // bitfield macros
33632:         #define _TRISC_TRISC0_POSN                                  0x0
33633:         #define _TRISC_TRISC0_POSITION                              0x0
33634:         #define _TRISC_TRISC0_SIZE                                  0x1
33635:         #define _TRISC_TRISC0_LENGTH                                0x1
33636:         #define _TRISC_TRISC0_MASK                                  0x1
33637:         #define _TRISC_TRISC1_POSN                                  0x1
33638:         #define _TRISC_TRISC1_POSITION                              0x1
33639:         #define _TRISC_TRISC1_SIZE                                  0x1
33640:         #define _TRISC_TRISC1_LENGTH                                0x1
33641:         #define _TRISC_TRISC1_MASK                                  0x2
33642:         #define _TRISC_TRISC2_POSN                                  0x2
33643:         #define _TRISC_TRISC2_POSITION                              0x2
33644:         #define _TRISC_TRISC2_SIZE                                  0x1
33645:         #define _TRISC_TRISC2_LENGTH                                0x1
33646:         #define _TRISC_TRISC2_MASK                                  0x4
33647:         #define _TRISC_TRISC3_POSN                                  0x3
33648:         #define _TRISC_TRISC3_POSITION                              0x3
33649:         #define _TRISC_TRISC3_SIZE                                  0x1
33650:         #define _TRISC_TRISC3_LENGTH                                0x1
33651:         #define _TRISC_TRISC3_MASK                                  0x8
33652:         #define _TRISC_TRISC4_POSN                                  0x4
33653:         #define _TRISC_TRISC4_POSITION                              0x4
33654:         #define _TRISC_TRISC4_SIZE                                  0x1
33655:         #define _TRISC_TRISC4_LENGTH                                0x1
33656:         #define _TRISC_TRISC4_MASK                                  0x10
33657:         #define _TRISC_TRISC5_POSN                                  0x5
33658:         #define _TRISC_TRISC5_POSITION                              0x5
33659:         #define _TRISC_TRISC5_SIZE                                  0x1
33660:         #define _TRISC_TRISC5_LENGTH                                0x1
33661:         #define _TRISC_TRISC5_MASK                                  0x20
33662:         #define _TRISC_TRISC6_POSN                                  0x6
33663:         #define _TRISC_TRISC6_POSITION                              0x6
33664:         #define _TRISC_TRISC6_SIZE                                  0x1
33665:         #define _TRISC_TRISC6_LENGTH                                0x1
33666:         #define _TRISC_TRISC6_MASK                                  0x40
33667:         #define _TRISC_TRISC7_POSN                                  0x7
33668:         #define _TRISC_TRISC7_POSITION                              0x7
33669:         #define _TRISC_TRISC7_SIZE                                  0x1
33670:         #define _TRISC_TRISC7_LENGTH                                0x1
33671:         #define _TRISC_TRISC7_MASK                                  0x80
33672:         
33673:         // Register: CCPTMRS
33674:         extern volatile unsigned char           CCPTMRS             @ 0xF99;
33675:         #ifndef _LIB_BUILD
33676:         asm("CCPTMRS equ 0F99h");
33677:         #endif
33678:         // bitfield definitions
33679:         typedef union {
33680:             struct {
33681:                 unsigned C1TSEL                 :1;
33682:                 unsigned C2TSEL                 :1;
33683:                 unsigned C3TSEL                 :1;
33684:                 unsigned C4TSEL                 :1;
33685:                 unsigned C5TSEL                 :1;
33686:             };
33687:         } CCPTMRSbits_t;
33688:         extern volatile CCPTMRSbits_t CCPTMRSbits @ 0xF99;
33689:         // bitfield macros
33690:         #define _CCPTMRS_C1TSEL_POSN                                0x0
33691:         #define _CCPTMRS_C1TSEL_POSITION                            0x0
33692:         #define _CCPTMRS_C1TSEL_SIZE                                0x1
33693:         #define _CCPTMRS_C1TSEL_LENGTH                              0x1
33694:         #define _CCPTMRS_C1TSEL_MASK                                0x1
33695:         #define _CCPTMRS_C2TSEL_POSN                                0x1
33696:         #define _CCPTMRS_C2TSEL_POSITION                            0x1
33697:         #define _CCPTMRS_C2TSEL_SIZE                                0x1
33698:         #define _CCPTMRS_C2TSEL_LENGTH                              0x1
33699:         #define _CCPTMRS_C2TSEL_MASK                                0x2
33700:         #define _CCPTMRS_C3TSEL_POSN                                0x2
33701:         #define _CCPTMRS_C3TSEL_POSITION                            0x2
33702:         #define _CCPTMRS_C3TSEL_SIZE                                0x1
33703:         #define _CCPTMRS_C3TSEL_LENGTH                              0x1
33704:         #define _CCPTMRS_C3TSEL_MASK                                0x4
33705:         #define _CCPTMRS_C4TSEL_POSN                                0x3
33706:         #define _CCPTMRS_C4TSEL_POSITION                            0x3
33707:         #define _CCPTMRS_C4TSEL_SIZE                                0x1
33708:         #define _CCPTMRS_C4TSEL_LENGTH                              0x1
33709:         #define _CCPTMRS_C4TSEL_MASK                                0x8
33710:         #define _CCPTMRS_C5TSEL_POSN                                0x4
33711:         #define _CCPTMRS_C5TSEL_POSITION                            0x4
33712:         #define _CCPTMRS_C5TSEL_SIZE                                0x1
33713:         #define _CCPTMRS_C5TSEL_LENGTH                              0x1
33714:         #define _CCPTMRS_C5TSEL_MASK                                0x10
33715:         
33716:         // Register: REFOCON
33717:         extern volatile unsigned char           REFOCON             @ 0xF9A;
33718:         #ifndef _LIB_BUILD
33719:         asm("REFOCON equ 0F9Ah");
33720:         #endif
33721:         // bitfield definitions
33722:         typedef union {
33723:             struct {
33724:                 unsigned RODIV                  :4;
33725:                 unsigned ROSEL                  :1;
33726:                 unsigned ROSSLP                 :1;
33727:                 unsigned                        :1;
33728:                 unsigned ROON                   :1;
33729:             };
33730:             struct {
33731:                 unsigned RODIV0                 :1;
33732:                 unsigned RODIV1                 :1;
33733:                 unsigned RODIV2                 :1;
33734:                 unsigned RODIV3                 :1;
33735:             };
33736:         } REFOCONbits_t;
33737:         extern volatile REFOCONbits_t REFOCONbits @ 0xF9A;
33738:         // bitfield macros
33739:         #define _REFOCON_RODIV_POSN                                 0x0
33740:         #define _REFOCON_RODIV_POSITION                             0x0
33741:         #define _REFOCON_RODIV_SIZE                                 0x4
33742:         #define _REFOCON_RODIV_LENGTH                               0x4
33743:         #define _REFOCON_RODIV_MASK                                 0xF
33744:         #define _REFOCON_ROSEL_POSN                                 0x4
33745:         #define _REFOCON_ROSEL_POSITION                             0x4
33746:         #define _REFOCON_ROSEL_SIZE                                 0x1
33747:         #define _REFOCON_ROSEL_LENGTH                               0x1
33748:         #define _REFOCON_ROSEL_MASK                                 0x10
33749:         #define _REFOCON_ROSSLP_POSN                                0x5
33750:         #define _REFOCON_ROSSLP_POSITION                            0x5
33751:         #define _REFOCON_ROSSLP_SIZE                                0x1
33752:         #define _REFOCON_ROSSLP_LENGTH                              0x1
33753:         #define _REFOCON_ROSSLP_MASK                                0x20
33754:         #define _REFOCON_ROON_POSN                                  0x7
33755:         #define _REFOCON_ROON_POSITION                              0x7
33756:         #define _REFOCON_ROON_SIZE                                  0x1
33757:         #define _REFOCON_ROON_LENGTH                                0x1
33758:         #define _REFOCON_ROON_MASK                                  0x80
33759:         #define _REFOCON_RODIV0_POSN                                0x0
33760:         #define _REFOCON_RODIV0_POSITION                            0x0
33761:         #define _REFOCON_RODIV0_SIZE                                0x1
33762:         #define _REFOCON_RODIV0_LENGTH                              0x1
33763:         #define _REFOCON_RODIV0_MASK                                0x1
33764:         #define _REFOCON_RODIV1_POSN                                0x1
33765:         #define _REFOCON_RODIV1_POSITION                            0x1
33766:         #define _REFOCON_RODIV1_SIZE                                0x1
33767:         #define _REFOCON_RODIV1_LENGTH                              0x1
33768:         #define _REFOCON_RODIV1_MASK                                0x2
33769:         #define _REFOCON_RODIV2_POSN                                0x2
33770:         #define _REFOCON_RODIV2_POSITION                            0x2
33771:         #define _REFOCON_RODIV2_SIZE                                0x1
33772:         #define _REFOCON_RODIV2_LENGTH                              0x1
33773:         #define _REFOCON_RODIV2_MASK                                0x4
33774:         #define _REFOCON_RODIV3_POSN                                0x3
33775:         #define _REFOCON_RODIV3_POSITION                            0x3
33776:         #define _REFOCON_RODIV3_SIZE                                0x1
33777:         #define _REFOCON_RODIV3_LENGTH                              0x1
33778:         #define _REFOCON_RODIV3_MASK                                0x8
33779:         
33780:         // Register: OSCTUNE
33781:         extern volatile unsigned char           OSCTUNE             @ 0xF9B;
33782:         #ifndef _LIB_BUILD
33783:         asm("OSCTUNE equ 0F9Bh");
33784:         #endif
33785:         // bitfield definitions
33786:         typedef union {
33787:             struct {
33788:                 unsigned TUN                    :6;
33789:                 unsigned PLLEN                  :1;
33790:                 unsigned INTSRC                 :1;
33791:             };
33792:             struct {
33793:                 unsigned TUN0                   :1;
33794:                 unsigned TUN1                   :1;
33795:                 unsigned TUN2                   :1;
33796:                 unsigned TUN3                   :1;
33797:                 unsigned TUN4                   :1;
33798:                 unsigned TUN5                   :1;
33799:             };
33800:         } OSCTUNEbits_t;
33801:         extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
33802:         // bitfield macros
33803:         #define _OSCTUNE_TUN_POSN                                   0x0
33804:         #define _OSCTUNE_TUN_POSITION                               0x0
33805:         #define _OSCTUNE_TUN_SIZE                                   0x6
33806:         #define _OSCTUNE_TUN_LENGTH                                 0x6
33807:         #define _OSCTUNE_TUN_MASK                                   0x3F
33808:         #define _OSCTUNE_PLLEN_POSN                                 0x6
33809:         #define _OSCTUNE_PLLEN_POSITION                             0x6
33810:         #define _OSCTUNE_PLLEN_SIZE                                 0x1
33811:         #define _OSCTUNE_PLLEN_LENGTH                               0x1
33812:         #define _OSCTUNE_PLLEN_MASK                                 0x40
33813:         #define _OSCTUNE_INTSRC_POSN                                0x7
33814:         #define _OSCTUNE_INTSRC_POSITION                            0x7
33815:         #define _OSCTUNE_INTSRC_SIZE                                0x1
33816:         #define _OSCTUNE_INTSRC_LENGTH                              0x1
33817:         #define _OSCTUNE_INTSRC_MASK                                0x80
33818:         #define _OSCTUNE_TUN0_POSN                                  0x0
33819:         #define _OSCTUNE_TUN0_POSITION                              0x0
33820:         #define _OSCTUNE_TUN0_SIZE                                  0x1
33821:         #define _OSCTUNE_TUN0_LENGTH                                0x1
33822:         #define _OSCTUNE_TUN0_MASK                                  0x1
33823:         #define _OSCTUNE_TUN1_POSN                                  0x1
33824:         #define _OSCTUNE_TUN1_POSITION                              0x1
33825:         #define _OSCTUNE_TUN1_SIZE                                  0x1
33826:         #define _OSCTUNE_TUN1_LENGTH                                0x1
33827:         #define _OSCTUNE_TUN1_MASK                                  0x2
33828:         #define _OSCTUNE_TUN2_POSN                                  0x2
33829:         #define _OSCTUNE_TUN2_POSITION                              0x2
33830:         #define _OSCTUNE_TUN2_SIZE                                  0x1
33831:         #define _OSCTUNE_TUN2_LENGTH                                0x1
33832:         #define _OSCTUNE_TUN2_MASK                                  0x4
33833:         #define _OSCTUNE_TUN3_POSN                                  0x3
33834:         #define _OSCTUNE_TUN3_POSITION                              0x3
33835:         #define _OSCTUNE_TUN3_SIZE                                  0x1
33836:         #define _OSCTUNE_TUN3_LENGTH                                0x1
33837:         #define _OSCTUNE_TUN3_MASK                                  0x8
33838:         #define _OSCTUNE_TUN4_POSN                                  0x4
33839:         #define _OSCTUNE_TUN4_POSITION                              0x4
33840:         #define _OSCTUNE_TUN4_SIZE                                  0x1
33841:         #define _OSCTUNE_TUN4_LENGTH                                0x1
33842:         #define _OSCTUNE_TUN4_MASK                                  0x10
33843:         #define _OSCTUNE_TUN5_POSN                                  0x5
33844:         #define _OSCTUNE_TUN5_POSITION                              0x5
33845:         #define _OSCTUNE_TUN5_SIZE                                  0x1
33846:         #define _OSCTUNE_TUN5_LENGTH                                0x1
33847:         #define _OSCTUNE_TUN5_MASK                                  0x20
33848:         
33849:         // Register: PSTR1CON
33850:         extern volatile unsigned char           PSTR1CON            @ 0xF9C;
33851:         #ifndef _LIB_BUILD
33852:         asm("PSTR1CON equ 0F9Ch");
33853:         #endif
33854:         // bitfield definitions
33855:         typedef union {
33856:             struct {
33857:                 unsigned STRA                   :1;
33858:                 unsigned STRB                   :1;
33859:                 unsigned STRC                   :1;
33860:                 unsigned STRD                   :1;
33861:                 unsigned STRSYNC                :1;
33862:                 unsigned                        :1;
33863:                 unsigned CMPL                   :2;
33864:             };
33865:             struct {
33866:                 unsigned                        :6;
33867:                 unsigned CMPL0                  :1;
33868:                 unsigned CMPL1                  :1;
33869:             };
33870:         } PSTR1CONbits_t;
33871:         extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xF9C;
33872:         // bitfield macros
33873:         #define _PSTR1CON_STRA_POSN                                 0x0
33874:         #define _PSTR1CON_STRA_POSITION                             0x0
33875:         #define _PSTR1CON_STRA_SIZE                                 0x1
33876:         #define _PSTR1CON_STRA_LENGTH                               0x1
33877:         #define _PSTR1CON_STRA_MASK                                 0x1
33878:         #define _PSTR1CON_STRB_POSN                                 0x1
33879:         #define _PSTR1CON_STRB_POSITION                             0x1
33880:         #define _PSTR1CON_STRB_SIZE                                 0x1
33881:         #define _PSTR1CON_STRB_LENGTH                               0x1
33882:         #define _PSTR1CON_STRB_MASK                                 0x2
33883:         #define _PSTR1CON_STRC_POSN                                 0x2
33884:         #define _PSTR1CON_STRC_POSITION                             0x2
33885:         #define _PSTR1CON_STRC_SIZE                                 0x1
33886:         #define _PSTR1CON_STRC_LENGTH                               0x1
33887:         #define _PSTR1CON_STRC_MASK                                 0x4
33888:         #define _PSTR1CON_STRD_POSN                                 0x3
33889:         #define _PSTR1CON_STRD_POSITION                             0x3
33890:         #define _PSTR1CON_STRD_SIZE                                 0x1
33891:         #define _PSTR1CON_STRD_LENGTH                               0x1
33892:         #define _PSTR1CON_STRD_MASK                                 0x8
33893:         #define _PSTR1CON_STRSYNC_POSN                              0x4
33894:         #define _PSTR1CON_STRSYNC_POSITION                          0x4
33895:         #define _PSTR1CON_STRSYNC_SIZE                              0x1
33896:         #define _PSTR1CON_STRSYNC_LENGTH                            0x1
33897:         #define _PSTR1CON_STRSYNC_MASK                              0x10
33898:         #define _PSTR1CON_CMPL_POSN                                 0x6
33899:         #define _PSTR1CON_CMPL_POSITION                             0x6
33900:         #define _PSTR1CON_CMPL_SIZE                                 0x2
33901:         #define _PSTR1CON_CMPL_LENGTH                               0x2
33902:         #define _PSTR1CON_CMPL_MASK                                 0xC0
33903:         #define _PSTR1CON_CMPL0_POSN                                0x6
33904:         #define _PSTR1CON_CMPL0_POSITION                            0x6
33905:         #define _PSTR1CON_CMPL0_SIZE                                0x1
33906:         #define _PSTR1CON_CMPL0_LENGTH                              0x1
33907:         #define _PSTR1CON_CMPL0_MASK                                0x40
33908:         #define _PSTR1CON_CMPL1_POSN                                0x7
33909:         #define _PSTR1CON_CMPL1_POSITION                            0x7
33910:         #define _PSTR1CON_CMPL1_SIZE                                0x1
33911:         #define _PSTR1CON_CMPL1_LENGTH                              0x1
33912:         #define _PSTR1CON_CMPL1_MASK                                0x80
33913:         
33914:         // Register: PIE1
33915:         extern volatile unsigned char           PIE1                @ 0xF9D;
33916:         #ifndef _LIB_BUILD
33917:         asm("PIE1 equ 0F9Dh");
33918:         #endif
33919:         // bitfield definitions
33920:         typedef union {
33921:             struct {
33922:                 unsigned TMR1IE                 :1;
33923:                 unsigned TMR2IE                 :1;
33924:                 unsigned TMR1GIE                :1;
33925:                 unsigned SSPIE                  :1;
33926:                 unsigned TX1IE                  :1;
33927:                 unsigned RC1IE                  :1;
33928:                 unsigned ADIE                   :1;
33929:             };
33930:             struct {
33931:                 unsigned                        :4;
33932:                 unsigned TXIE                   :1;
33933:                 unsigned RCIE                   :1;
33934:             };
33935:         } PIE1bits_t;
33936:         extern volatile PIE1bits_t PIE1bits @ 0xF9D;
33937:         // bitfield macros
33938:         #define _PIE1_TMR1IE_POSN                                   0x0
33939:         #define _PIE1_TMR1IE_POSITION                               0x0
33940:         #define _PIE1_TMR1IE_SIZE                                   0x1
33941:         #define _PIE1_TMR1IE_LENGTH                                 0x1
33942:         #define _PIE1_TMR1IE_MASK                                   0x1
33943:         #define _PIE1_TMR2IE_POSN                                   0x1
33944:         #define _PIE1_TMR2IE_POSITION                               0x1
33945:         #define _PIE1_TMR2IE_SIZE                                   0x1
33946:         #define _PIE1_TMR2IE_LENGTH                                 0x1
33947:         #define _PIE1_TMR2IE_MASK                                   0x2
33948:         #define _PIE1_TMR1GIE_POSN                                  0x2
33949:         #define _PIE1_TMR1GIE_POSITION                              0x2
33950:         #define _PIE1_TMR1GIE_SIZE                                  0x1
33951:         #define _PIE1_TMR1GIE_LENGTH                                0x1
33952:         #define _PIE1_TMR1GIE_MASK                                  0x4
33953:         #define _PIE1_SSPIE_POSN                                    0x3
33954:         #define _PIE1_SSPIE_POSITION                                0x3
33955:         #define _PIE1_SSPIE_SIZE                                    0x1
33956:         #define _PIE1_SSPIE_LENGTH                                  0x1
33957:         #define _PIE1_SSPIE_MASK                                    0x8
33958:         #define _PIE1_TX1IE_POSN                                    0x4
33959:         #define _PIE1_TX1IE_POSITION                                0x4
33960:         #define _PIE1_TX1IE_SIZE                                    0x1
33961:         #define _PIE1_TX1IE_LENGTH                                  0x1
33962:         #define _PIE1_TX1IE_MASK                                    0x10
33963:         #define _PIE1_RC1IE_POSN                                    0x5
33964:         #define _PIE1_RC1IE_POSITION                                0x5
33965:         #define _PIE1_RC1IE_SIZE                                    0x1
33966:         #define _PIE1_RC1IE_LENGTH                                  0x1
33967:         #define _PIE1_RC1IE_MASK                                    0x20
33968:         #define _PIE1_ADIE_POSN                                     0x6
33969:         #define _PIE1_ADIE_POSITION                                 0x6
33970:         #define _PIE1_ADIE_SIZE                                     0x1
33971:         #define _PIE1_ADIE_LENGTH                                   0x1
33972:         #define _PIE1_ADIE_MASK                                     0x40
33973:         #define _PIE1_TXIE_POSN                                     0x4
33974:         #define _PIE1_TXIE_POSITION                                 0x4
33975:         #define _PIE1_TXIE_SIZE                                     0x1
33976:         #define _PIE1_TXIE_LENGTH                                   0x1
33977:         #define _PIE1_TXIE_MASK                                     0x10
33978:         #define _PIE1_RCIE_POSN                                     0x5
33979:         #define _PIE1_RCIE_POSITION                                 0x5
33980:         #define _PIE1_RCIE_SIZE                                     0x1
33981:         #define _PIE1_RCIE_LENGTH                                   0x1
33982:         #define _PIE1_RCIE_MASK                                     0x20
33983:         
33984:         // Register: PIR1
33985:         extern volatile unsigned char           PIR1                @ 0xF9E;
33986:         #ifndef _LIB_BUILD
33987:         asm("PIR1 equ 0F9Eh");
33988:         #endif
33989:         // bitfield definitions
33990:         typedef union {
33991:             struct {
33992:                 unsigned TMR1IF                 :1;
33993:                 unsigned TMR2IF                 :1;
33994:                 unsigned TMR1GIF                :1;
33995:                 unsigned SSPIF                  :1;
33996:                 unsigned TX1IF                  :1;
33997:                 unsigned RC1IF                  :1;
33998:                 unsigned ADIF                   :1;
33999:             };
34000:             struct {
34001:                 unsigned                        :4;
34002:                 unsigned TXIF                   :1;
34003:                 unsigned RCIF                   :1;
34004:             };
34005:         } PIR1bits_t;
34006:         extern volatile PIR1bits_t PIR1bits @ 0xF9E;
34007:         // bitfield macros
34008:         #define _PIR1_TMR1IF_POSN                                   0x0
34009:         #define _PIR1_TMR1IF_POSITION                               0x0
34010:         #define _PIR1_TMR1IF_SIZE                                   0x1
34011:         #define _PIR1_TMR1IF_LENGTH                                 0x1
34012:         #define _PIR1_TMR1IF_MASK                                   0x1
34013:         #define _PIR1_TMR2IF_POSN                                   0x1
34014:         #define _PIR1_TMR2IF_POSITION                               0x1
34015:         #define _PIR1_TMR2IF_SIZE                                   0x1
34016:         #define _PIR1_TMR2IF_LENGTH                                 0x1
34017:         #define _PIR1_TMR2IF_MASK                                   0x2
34018:         #define _PIR1_TMR1GIF_POSN                                  0x2
34019:         #define _PIR1_TMR1GIF_POSITION                              0x2
34020:         #define _PIR1_TMR1GIF_SIZE                                  0x1
34021:         #define _PIR1_TMR1GIF_LENGTH                                0x1
34022:         #define _PIR1_TMR1GIF_MASK                                  0x4
34023:         #define _PIR1_SSPIF_POSN                                    0x3
34024:         #define _PIR1_SSPIF_POSITION                                0x3
34025:         #define _PIR1_SSPIF_SIZE                                    0x1
34026:         #define _PIR1_SSPIF_LENGTH                                  0x1
34027:         #define _PIR1_SSPIF_MASK                                    0x8
34028:         #define _PIR1_TX1IF_POSN                                    0x4
34029:         #define _PIR1_TX1IF_POSITION                                0x4
34030:         #define _PIR1_TX1IF_SIZE                                    0x1
34031:         #define _PIR1_TX1IF_LENGTH                                  0x1
34032:         #define _PIR1_TX1IF_MASK                                    0x10
34033:         #define _PIR1_RC1IF_POSN                                    0x5
34034:         #define _PIR1_RC1IF_POSITION                                0x5
34035:         #define _PIR1_RC1IF_SIZE                                    0x1
34036:         #define _PIR1_RC1IF_LENGTH                                  0x1
34037:         #define _PIR1_RC1IF_MASK                                    0x20
34038:         #define _PIR1_ADIF_POSN                                     0x6
34039:         #define _PIR1_ADIF_POSITION                                 0x6
34040:         #define _PIR1_ADIF_SIZE                                     0x1
34041:         #define _PIR1_ADIF_LENGTH                                   0x1
34042:         #define _PIR1_ADIF_MASK                                     0x40
34043:         #define _PIR1_TXIF_POSN                                     0x4
34044:         #define _PIR1_TXIF_POSITION                                 0x4
34045:         #define _PIR1_TXIF_SIZE                                     0x1
34046:         #define _PIR1_TXIF_LENGTH                                   0x1
34047:         #define _PIR1_TXIF_MASK                                     0x10
34048:         #define _PIR1_RCIF_POSN                                     0x5
34049:         #define _PIR1_RCIF_POSITION                                 0x5
34050:         #define _PIR1_RCIF_SIZE                                     0x1
34051:         #define _PIR1_RCIF_LENGTH                                   0x1
34052:         #define _PIR1_RCIF_MASK                                     0x20
34053:         
34054:         // Register: IPR1
34055:         extern volatile unsigned char           IPR1                @ 0xF9F;
34056:         #ifndef _LIB_BUILD
34057:         asm("IPR1 equ 0F9Fh");
34058:         #endif
34059:         // bitfield definitions
34060:         typedef union {
34061:             struct {
34062:                 unsigned TMR1IP                 :1;
34063:                 unsigned TMR2IP                 :1;
34064:                 unsigned TMR1GIP                :1;
34065:                 unsigned SSPIP                  :1;
34066:                 unsigned TX1IP                  :1;
34067:                 unsigned RC1IP                  :1;
34068:                 unsigned ADIP                   :1;
34069:             };
34070:             struct {
34071:                 unsigned                        :4;
34072:                 unsigned TXIP                   :1;
34073:                 unsigned RCIP                   :1;
34074:             };
34075:         } IPR1bits_t;
34076:         extern volatile IPR1bits_t IPR1bits @ 0xF9F;
34077:         // bitfield macros
34078:         #define _IPR1_TMR1IP_POSN                                   0x0
34079:         #define _IPR1_TMR1IP_POSITION                               0x0
34080:         #define _IPR1_TMR1IP_SIZE                                   0x1
34081:         #define _IPR1_TMR1IP_LENGTH                                 0x1
34082:         #define _IPR1_TMR1IP_MASK                                   0x1
34083:         #define _IPR1_TMR2IP_POSN                                   0x1
34084:         #define _IPR1_TMR2IP_POSITION                               0x1
34085:         #define _IPR1_TMR2IP_SIZE                                   0x1
34086:         #define _IPR1_TMR2IP_LENGTH                                 0x1
34087:         #define _IPR1_TMR2IP_MASK                                   0x2
34088:         #define _IPR1_TMR1GIP_POSN                                  0x2
34089:         #define _IPR1_TMR1GIP_POSITION                              0x2
34090:         #define _IPR1_TMR1GIP_SIZE                                  0x1
34091:         #define _IPR1_TMR1GIP_LENGTH                                0x1
34092:         #define _IPR1_TMR1GIP_MASK                                  0x4
34093:         #define _IPR1_SSPIP_POSN                                    0x3
34094:         #define _IPR1_SSPIP_POSITION                                0x3
34095:         #define _IPR1_SSPIP_SIZE                                    0x1
34096:         #define _IPR1_SSPIP_LENGTH                                  0x1
34097:         #define _IPR1_SSPIP_MASK                                    0x8
34098:         #define _IPR1_TX1IP_POSN                                    0x4
34099:         #define _IPR1_TX1IP_POSITION                                0x4
34100:         #define _IPR1_TX1IP_SIZE                                    0x1
34101:         #define _IPR1_TX1IP_LENGTH                                  0x1
34102:         #define _IPR1_TX1IP_MASK                                    0x10
34103:         #define _IPR1_RC1IP_POSN                                    0x5
34104:         #define _IPR1_RC1IP_POSITION                                0x5
34105:         #define _IPR1_RC1IP_SIZE                                    0x1
34106:         #define _IPR1_RC1IP_LENGTH                                  0x1
34107:         #define _IPR1_RC1IP_MASK                                    0x20
34108:         #define _IPR1_ADIP_POSN                                     0x6
34109:         #define _IPR1_ADIP_POSITION                                 0x6
34110:         #define _IPR1_ADIP_SIZE                                     0x1
34111:         #define _IPR1_ADIP_LENGTH                                   0x1
34112:         #define _IPR1_ADIP_MASK                                     0x40
34113:         #define _IPR1_TXIP_POSN                                     0x4
34114:         #define _IPR1_TXIP_POSITION                                 0x4
34115:         #define _IPR1_TXIP_SIZE                                     0x1
34116:         #define _IPR1_TXIP_LENGTH                                   0x1
34117:         #define _IPR1_TXIP_MASK                                     0x10
34118:         #define _IPR1_RCIP_POSN                                     0x5
34119:         #define _IPR1_RCIP_POSITION                                 0x5
34120:         #define _IPR1_RCIP_SIZE                                     0x1
34121:         #define _IPR1_RCIP_LENGTH                                   0x1
34122:         #define _IPR1_RCIP_MASK                                     0x20
34123:         
34124:         // Register: PIE2
34125:         extern volatile unsigned char           PIE2                @ 0xFA0;
34126:         #ifndef _LIB_BUILD
34127:         asm("PIE2 equ 0FA0h");
34128:         #endif
34129:         // bitfield definitions
34130:         typedef union {
34131:             struct {
34132:                 unsigned TMR3GIE                :1;
34133:                 unsigned TMR3IE                 :1;
34134:                 unsigned HLVDIE                 :1;
34135:                 unsigned BCLIE                  :1;
34136:                 unsigned                        :3;
34137:                 unsigned OSCFIE                 :1;
34138:             };
34139:             struct {
34140:                 unsigned                        :2;
34141:                 unsigned LVDIE                  :1;
34142:             };
34143:         } PIE2bits_t;
34144:         extern volatile PIE2bits_t PIE2bits @ 0xFA0;
34145:         // bitfield macros
34146:         #define _PIE2_TMR3GIE_POSN                                  0x0
34147:         #define _PIE2_TMR3GIE_POSITION                              0x0
34148:         #define _PIE2_TMR3GIE_SIZE                                  0x1
34149:         #define _PIE2_TMR3GIE_LENGTH                                0x1
34150:         #define _PIE2_TMR3GIE_MASK                                  0x1
34151:         #define _PIE2_TMR3IE_POSN                                   0x1
34152:         #define _PIE2_TMR3IE_POSITION                               0x1
34153:         #define _PIE2_TMR3IE_SIZE                                   0x1
34154:         #define _PIE2_TMR3IE_LENGTH                                 0x1
34155:         #define _PIE2_TMR3IE_MASK                                   0x2
34156:         #define _PIE2_HLVDIE_POSN                                   0x2
34157:         #define _PIE2_HLVDIE_POSITION                               0x2
34158:         #define _PIE2_HLVDIE_SIZE                                   0x1
34159:         #define _PIE2_HLVDIE_LENGTH                                 0x1
34160:         #define _PIE2_HLVDIE_MASK                                   0x4
34161:         #define _PIE2_BCLIE_POSN                                    0x3
34162:         #define _PIE2_BCLIE_POSITION                                0x3
34163:         #define _PIE2_BCLIE_SIZE                                    0x1
34164:         #define _PIE2_BCLIE_LENGTH                                  0x1
34165:         #define _PIE2_BCLIE_MASK                                    0x8
34166:         #define _PIE2_OSCFIE_POSN                                   0x7
34167:         #define _PIE2_OSCFIE_POSITION                               0x7
34168:         #define _PIE2_OSCFIE_SIZE                                   0x1
34169:         #define _PIE2_OSCFIE_LENGTH                                 0x1
34170:         #define _PIE2_OSCFIE_MASK                                   0x80
34171:         #define _PIE2_LVDIE_POSN                                    0x2
34172:         #define _PIE2_LVDIE_POSITION                                0x2
34173:         #define _PIE2_LVDIE_SIZE                                    0x1
34174:         #define _PIE2_LVDIE_LENGTH                                  0x1
34175:         #define _PIE2_LVDIE_MASK                                    0x4
34176:         
34177:         // Register: PIR2
34178:         extern volatile unsigned char           PIR2                @ 0xFA1;
34179:         #ifndef _LIB_BUILD
34180:         asm("PIR2 equ 0FA1h");
34181:         #endif
34182:         // bitfield definitions
34183:         typedef union {
34184:             struct {
34185:                 unsigned TMR3GIF                :1;
34186:                 unsigned TMR3IF                 :1;
34187:                 unsigned HLVDIF                 :1;
34188:                 unsigned BCLIF                  :1;
34189:                 unsigned                        :3;
34190:                 unsigned OSCFIF                 :1;
34191:             };
34192:             struct {
34193:                 unsigned                        :2;
34194:                 unsigned LVDIF                  :1;
34195:             };
34196:         } PIR2bits_t;
34197:         extern volatile PIR2bits_t PIR2bits @ 0xFA1;
34198:         // bitfield macros
34199:         #define _PIR2_TMR3GIF_POSN                                  0x0
34200:         #define _PIR2_TMR3GIF_POSITION                              0x0
34201:         #define _PIR2_TMR3GIF_SIZE                                  0x1
34202:         #define _PIR2_TMR3GIF_LENGTH                                0x1
34203:         #define _PIR2_TMR3GIF_MASK                                  0x1
34204:         #define _PIR2_TMR3IF_POSN                                   0x1
34205:         #define _PIR2_TMR3IF_POSITION                               0x1
34206:         #define _PIR2_TMR3IF_SIZE                                   0x1
34207:         #define _PIR2_TMR3IF_LENGTH                                 0x1
34208:         #define _PIR2_TMR3IF_MASK                                   0x2
34209:         #define _PIR2_HLVDIF_POSN                                   0x2
34210:         #define _PIR2_HLVDIF_POSITION                               0x2
34211:         #define _PIR2_HLVDIF_SIZE                                   0x1
34212:         #define _PIR2_HLVDIF_LENGTH                                 0x1
34213:         #define _PIR2_HLVDIF_MASK                                   0x4
34214:         #define _PIR2_BCLIF_POSN                                    0x3
34215:         #define _PIR2_BCLIF_POSITION                                0x3
34216:         #define _PIR2_BCLIF_SIZE                                    0x1
34217:         #define _PIR2_BCLIF_LENGTH                                  0x1
34218:         #define _PIR2_BCLIF_MASK                                    0x8
34219:         #define _PIR2_OSCFIF_POSN                                   0x7
34220:         #define _PIR2_OSCFIF_POSITION                               0x7
34221:         #define _PIR2_OSCFIF_SIZE                                   0x1
34222:         #define _PIR2_OSCFIF_LENGTH                                 0x1
34223:         #define _PIR2_OSCFIF_MASK                                   0x80
34224:         #define _PIR2_LVDIF_POSN                                    0x2
34225:         #define _PIR2_LVDIF_POSITION                                0x2
34226:         #define _PIR2_LVDIF_SIZE                                    0x1
34227:         #define _PIR2_LVDIF_LENGTH                                  0x1
34228:         #define _PIR2_LVDIF_MASK                                    0x4
34229:         
34230:         // Register: IPR2
34231:         extern volatile unsigned char           IPR2                @ 0xFA2;
34232:         #ifndef _LIB_BUILD
34233:         asm("IPR2 equ 0FA2h");
34234:         #endif
34235:         // bitfield definitions
34236:         typedef union {
34237:             struct {
34238:                 unsigned TMR3GIP                :1;
34239:                 unsigned TMR3IP                 :1;
34240:                 unsigned HLVDIP                 :1;
34241:                 unsigned BCLIP                  :1;
34242:                 unsigned                        :3;
34243:                 unsigned OSCFIP                 :1;
34244:             };
34245:             struct {
34246:                 unsigned                        :2;
34247:                 unsigned LVDIP                  :1;
34248:             };
34249:         } IPR2bits_t;
34250:         extern volatile IPR2bits_t IPR2bits @ 0xFA2;
34251:         // bitfield macros
34252:         #define _IPR2_TMR3GIP_POSN                                  0x0
34253:         #define _IPR2_TMR3GIP_POSITION                              0x0
34254:         #define _IPR2_TMR3GIP_SIZE                                  0x1
34255:         #define _IPR2_TMR3GIP_LENGTH                                0x1
34256:         #define _IPR2_TMR3GIP_MASK                                  0x1
34257:         #define _IPR2_TMR3IP_POSN                                   0x1
34258:         #define _IPR2_TMR3IP_POSITION                               0x1
34259:         #define _IPR2_TMR3IP_SIZE                                   0x1
34260:         #define _IPR2_TMR3IP_LENGTH                                 0x1
34261:         #define _IPR2_TMR3IP_MASK                                   0x2
34262:         #define _IPR2_HLVDIP_POSN                                   0x2
34263:         #define _IPR2_HLVDIP_POSITION                               0x2
34264:         #define _IPR2_HLVDIP_SIZE                                   0x1
34265:         #define _IPR2_HLVDIP_LENGTH                                 0x1
34266:         #define _IPR2_HLVDIP_MASK                                   0x4
34267:         #define _IPR2_BCLIP_POSN                                    0x3
34268:         #define _IPR2_BCLIP_POSITION                                0x3
34269:         #define _IPR2_BCLIP_SIZE                                    0x1
34270:         #define _IPR2_BCLIP_LENGTH                                  0x1
34271:         #define _IPR2_BCLIP_MASK                                    0x8
34272:         #define _IPR2_OSCFIP_POSN                                   0x7
34273:         #define _IPR2_OSCFIP_POSITION                               0x7
34274:         #define _IPR2_OSCFIP_SIZE                                   0x1
34275:         #define _IPR2_OSCFIP_LENGTH                                 0x1
34276:         #define _IPR2_OSCFIP_MASK                                   0x80
34277:         #define _IPR2_LVDIP_POSN                                    0x2
34278:         #define _IPR2_LVDIP_POSITION                                0x2
34279:         #define _IPR2_LVDIP_SIZE                                    0x1
34280:         #define _IPR2_LVDIP_LENGTH                                  0x1
34281:         #define _IPR2_LVDIP_MASK                                    0x4
34282:         
34283:         // Register: PIE3
34284:         extern volatile unsigned char           PIE3                @ 0xFA3;
34285:         #ifndef _LIB_BUILD
34286:         asm("PIE3 equ 0FA3h");
34287:         #endif
34288:         // bitfield definitions
34289:         typedef union {
34290:             struct {
34291:                 unsigned                        :1;
34292:                 unsigned CCP1IE                 :1;
34293:                 unsigned CCP2IE                 :1;
34294:                 unsigned CTMUIE                 :1;
34295:                 unsigned TX2IE                  :1;
34296:                 unsigned RC2IE                  :1;
34297:             };
34298:             struct {
34299:                 unsigned                        :1;
34300:                 unsigned RXB1IE                 :1;
34301:             };
34302:             struct {
34303:                 unsigned                        :1;
34304:                 unsigned RXBNIE                 :1;
34305:             };
34306:             struct {
34307:                 unsigned                        :2;
34308:                 unsigned TXB0IE                 :1;
34309:             };
34310:             struct {
34311:                 unsigned                        :3;
34312:                 unsigned TXB1IE                 :1;
34313:             };
34314:             struct {
34315:                 unsigned                        :4;
34316:                 unsigned TXB2IE                 :1;
34317:             };
34318:             struct {
34319:                 unsigned                        :4;
34320:                 unsigned TXBNIE                 :1;
34321:             };
34322:         } PIE3bits_t;
34323:         extern volatile PIE3bits_t PIE3bits @ 0xFA3;
34324:         // bitfield macros
34325:         #define _PIE3_CCP1IE_POSN                                   0x1
34326:         #define _PIE3_CCP1IE_POSITION                               0x1
34327:         #define _PIE3_CCP1IE_SIZE                                   0x1
34328:         #define _PIE3_CCP1IE_LENGTH                                 0x1
34329:         #define _PIE3_CCP1IE_MASK                                   0x2
34330:         #define _PIE3_CCP2IE_POSN                                   0x2
34331:         #define _PIE3_CCP2IE_POSITION                               0x2
34332:         #define _PIE3_CCP2IE_SIZE                                   0x1
34333:         #define _PIE3_CCP2IE_LENGTH                                 0x1
34334:         #define _PIE3_CCP2IE_MASK                                   0x4
34335:         #define _PIE3_CTMUIE_POSN                                   0x3
34336:         #define _PIE3_CTMUIE_POSITION                               0x3
34337:         #define _PIE3_CTMUIE_SIZE                                   0x1
34338:         #define _PIE3_CTMUIE_LENGTH                                 0x1
34339:         #define _PIE3_CTMUIE_MASK                                   0x8
34340:         #define _PIE3_TX2IE_POSN                                    0x4
34341:         #define _PIE3_TX2IE_POSITION                                0x4
34342:         #define _PIE3_TX2IE_SIZE                                    0x1
34343:         #define _PIE3_TX2IE_LENGTH                                  0x1
34344:         #define _PIE3_TX2IE_MASK                                    0x10
34345:         #define _PIE3_RC2IE_POSN                                    0x5
34346:         #define _PIE3_RC2IE_POSITION                                0x5
34347:         #define _PIE3_RC2IE_SIZE                                    0x1
34348:         #define _PIE3_RC2IE_LENGTH                                  0x1
34349:         #define _PIE3_RC2IE_MASK                                    0x20
34350:         #define _PIE3_RXB1IE_POSN                                   0x1
34351:         #define _PIE3_RXB1IE_POSITION                               0x1
34352:         #define _PIE3_RXB1IE_SIZE                                   0x1
34353:         #define _PIE3_RXB1IE_LENGTH                                 0x1
34354:         #define _PIE3_RXB1IE_MASK                                   0x2
34355:         #define _PIE3_RXBNIE_POSN                                   0x1
34356:         #define _PIE3_RXBNIE_POSITION                               0x1
34357:         #define _PIE3_RXBNIE_SIZE                                   0x1
34358:         #define _PIE3_RXBNIE_LENGTH                                 0x1
34359:         #define _PIE3_RXBNIE_MASK                                   0x2
34360:         #define _PIE3_TXB0IE_POSN                                   0x2
34361:         #define _PIE3_TXB0IE_POSITION                               0x2
34362:         #define _PIE3_TXB0IE_SIZE                                   0x1
34363:         #define _PIE3_TXB0IE_LENGTH                                 0x1
34364:         #define _PIE3_TXB0IE_MASK                                   0x4
34365:         #define _PIE3_TXB1IE_POSN                                   0x3
34366:         #define _PIE3_TXB1IE_POSITION                               0x3
34367:         #define _PIE3_TXB1IE_SIZE                                   0x1
34368:         #define _PIE3_TXB1IE_LENGTH                                 0x1
34369:         #define _PIE3_TXB1IE_MASK                                   0x8
34370:         #define _PIE3_TXB2IE_POSN                                   0x4
34371:         #define _PIE3_TXB2IE_POSITION                               0x4
34372:         #define _PIE3_TXB2IE_SIZE                                   0x1
34373:         #define _PIE3_TXB2IE_LENGTH                                 0x1
34374:         #define _PIE3_TXB2IE_MASK                                   0x10
34375:         #define _PIE3_TXBNIE_POSN                                   0x4
34376:         #define _PIE3_TXBNIE_POSITION                               0x4
34377:         #define _PIE3_TXBNIE_SIZE                                   0x1
34378:         #define _PIE3_TXBNIE_LENGTH                                 0x1
34379:         #define _PIE3_TXBNIE_MASK                                   0x10
34380:         
34381:         // Register: PIR3
34382:         extern volatile unsigned char           PIR3                @ 0xFA4;
34383:         #ifndef _LIB_BUILD
34384:         asm("PIR3 equ 0FA4h");
34385:         #endif
34386:         // bitfield definitions
34387:         typedef union {
34388:             struct {
34389:                 unsigned                        :1;
34390:                 unsigned CCP1IF                 :1;
34391:                 unsigned CCP2IF                 :1;
34392:                 unsigned CTMUIF                 :1;
34393:                 unsigned TX2IF                  :1;
34394:                 unsigned RC2IF                  :1;
34395:             };
34396:             struct {
34397:                 unsigned                        :1;
34398:                 unsigned RXBNIF                 :1;
34399:             };
34400:             struct {
34401:                 unsigned                        :4;
34402:                 unsigned TXBNIF                 :1;
34403:             };
34404:         } PIR3bits_t;
34405:         extern volatile PIR3bits_t PIR3bits @ 0xFA4;
34406:         // bitfield macros
34407:         #define _PIR3_CCP1IF_POSN                                   0x1
34408:         #define _PIR3_CCP1IF_POSITION                               0x1
34409:         #define _PIR3_CCP1IF_SIZE                                   0x1
34410:         #define _PIR3_CCP1IF_LENGTH                                 0x1
34411:         #define _PIR3_CCP1IF_MASK                                   0x2
34412:         #define _PIR3_CCP2IF_POSN                                   0x2
34413:         #define _PIR3_CCP2IF_POSITION                               0x2
34414:         #define _PIR3_CCP2IF_SIZE                                   0x1
34415:         #define _PIR3_CCP2IF_LENGTH                                 0x1
34416:         #define _PIR3_CCP2IF_MASK                                   0x4
34417:         #define _PIR3_CTMUIF_POSN                                   0x3
34418:         #define _PIR3_CTMUIF_POSITION                               0x3
34419:         #define _PIR3_CTMUIF_SIZE                                   0x1
34420:         #define _PIR3_CTMUIF_LENGTH                                 0x1
34421:         #define _PIR3_CTMUIF_MASK                                   0x8
34422:         #define _PIR3_TX2IF_POSN                                    0x4
34423:         #define _PIR3_TX2IF_POSITION                                0x4
34424:         #define _PIR3_TX2IF_SIZE                                    0x1
34425:         #define _PIR3_TX2IF_LENGTH                                  0x1
34426:         #define _PIR3_TX2IF_MASK                                    0x10
34427:         #define _PIR3_RC2IF_POSN                                    0x5
34428:         #define _PIR3_RC2IF_POSITION                                0x5
34429:         #define _PIR3_RC2IF_SIZE                                    0x1
34430:         #define _PIR3_RC2IF_LENGTH                                  0x1
34431:         #define _PIR3_RC2IF_MASK                                    0x20
34432:         #define _PIR3_RXBNIF_POSN                                   0x1
34433:         #define _PIR3_RXBNIF_POSITION                               0x1
34434:         #define _PIR3_RXBNIF_SIZE                                   0x1
34435:         #define _PIR3_RXBNIF_LENGTH                                 0x1
34436:         #define _PIR3_RXBNIF_MASK                                   0x2
34437:         #define _PIR3_TXBNIF_POSN                                   0x4
34438:         #define _PIR3_TXBNIF_POSITION                               0x4
34439:         #define _PIR3_TXBNIF_SIZE                                   0x1
34440:         #define _PIR3_TXBNIF_LENGTH                                 0x1
34441:         #define _PIR3_TXBNIF_MASK                                   0x10
34442:         
34443:         // Register: IPR3
34444:         extern volatile unsigned char           IPR3                @ 0xFA5;
34445:         #ifndef _LIB_BUILD
34446:         asm("IPR3 equ 0FA5h");
34447:         #endif
34448:         // bitfield definitions
34449:         typedef union {
34450:             struct {
34451:                 unsigned                        :1;
34452:                 unsigned CCP1IP                 :1;
34453:                 unsigned CCP2IP                 :1;
34454:                 unsigned CTMUIP                 :1;
34455:                 unsigned TX2IP                  :1;
34456:                 unsigned RC2IP                  :1;
34457:             };
34458:             struct {
34459:                 unsigned                        :1;
34460:                 unsigned RXBNIP                 :1;
34461:             };
34462:             struct {
34463:                 unsigned                        :4;
34464:                 unsigned TXBNIP                 :1;
34465:             };
34466:         } IPR3bits_t;
34467:         extern volatile IPR3bits_t IPR3bits @ 0xFA5;
34468:         // bitfield macros
34469:         #define _IPR3_CCP1IP_POSN                                   0x1
34470:         #define _IPR3_CCP1IP_POSITION                               0x1
34471:         #define _IPR3_CCP1IP_SIZE                                   0x1
34472:         #define _IPR3_CCP1IP_LENGTH                                 0x1
34473:         #define _IPR3_CCP1IP_MASK                                   0x2
34474:         #define _IPR3_CCP2IP_POSN                                   0x2
34475:         #define _IPR3_CCP2IP_POSITION                               0x2
34476:         #define _IPR3_CCP2IP_SIZE                                   0x1
34477:         #define _IPR3_CCP2IP_LENGTH                                 0x1
34478:         #define _IPR3_CCP2IP_MASK                                   0x4
34479:         #define _IPR3_CTMUIP_POSN                                   0x3
34480:         #define _IPR3_CTMUIP_POSITION                               0x3
34481:         #define _IPR3_CTMUIP_SIZE                                   0x1
34482:         #define _IPR3_CTMUIP_LENGTH                                 0x1
34483:         #define _IPR3_CTMUIP_MASK                                   0x8
34484:         #define _IPR3_TX2IP_POSN                                    0x4
34485:         #define _IPR3_TX2IP_POSITION                                0x4
34486:         #define _IPR3_TX2IP_SIZE                                    0x1
34487:         #define _IPR3_TX2IP_LENGTH                                  0x1
34488:         #define _IPR3_TX2IP_MASK                                    0x10
34489:         #define _IPR3_RC2IP_POSN                                    0x5
34490:         #define _IPR3_RC2IP_POSITION                                0x5
34491:         #define _IPR3_RC2IP_SIZE                                    0x1
34492:         #define _IPR3_RC2IP_LENGTH                                  0x1
34493:         #define _IPR3_RC2IP_MASK                                    0x20
34494:         #define _IPR3_RXBNIP_POSN                                   0x1
34495:         #define _IPR3_RXBNIP_POSITION                               0x1
34496:         #define _IPR3_RXBNIP_SIZE                                   0x1
34497:         #define _IPR3_RXBNIP_LENGTH                                 0x1
34498:         #define _IPR3_RXBNIP_MASK                                   0x2
34499:         #define _IPR3_TXBNIP_POSN                                   0x4
34500:         #define _IPR3_TXBNIP_POSITION                               0x4
34501:         #define _IPR3_TXBNIP_SIZE                                   0x1
34502:         #define _IPR3_TXBNIP_LENGTH                                 0x1
34503:         #define _IPR3_TXBNIP_MASK                                   0x10
34504:         
34505:         // Register: RCSTA2
34506:         extern volatile unsigned char           RCSTA2              @ 0xFA6;
34507:         #ifndef _LIB_BUILD
34508:         asm("RCSTA2 equ 0FA6h");
34509:         #endif
34510:         // bitfield definitions
34511:         typedef union {
34512:             struct {
34513:                 unsigned RX9D                   :1;
34514:                 unsigned OERR                   :1;
34515:                 unsigned FERR                   :1;
34516:                 unsigned ADDEN                  :1;
34517:                 unsigned CREN                   :1;
34518:                 unsigned SREN                   :1;
34519:                 unsigned RX9                    :1;
34520:                 unsigned SPEN                   :1;
34521:             };
34522:             struct {
34523:                 unsigned RX9D2                  :1;
34524:                 unsigned OERR2                  :1;
34525:                 unsigned FERR2                  :1;
34526:                 unsigned ADDEN2                 :1;
34527:                 unsigned CREN2                  :1;
34528:                 unsigned SREN2                  :1;
34529:                 unsigned RX92                   :1;
34530:                 unsigned SPEN2                  :1;
34531:             };
34532:             struct {
34533:                 unsigned                        :6;
34534:                 unsigned RC8_92                 :1;
34535:             };
34536:             struct {
34537:                 unsigned                        :6;
34538:                 unsigned RC92                   :1;
34539:             };
34540:             struct {
34541:                 unsigned RCD82                  :1;
34542:             };
34543:         } RCSTA2bits_t;
34544:         extern volatile RCSTA2bits_t RCSTA2bits @ 0xFA6;
34545:         // bitfield macros
34546:         #define _RCSTA2_RX9D_POSN                                   0x0
34547:         #define _RCSTA2_RX9D_POSITION                               0x0
34548:         #define _RCSTA2_RX9D_SIZE                                   0x1
34549:         #define _RCSTA2_RX9D_LENGTH                                 0x1
34550:         #define _RCSTA2_RX9D_MASK                                   0x1
34551:         #define _RCSTA2_OERR_POSN                                   0x1
34552:         #define _RCSTA2_OERR_POSITION                               0x1
34553:         #define _RCSTA2_OERR_SIZE                                   0x1
34554:         #define _RCSTA2_OERR_LENGTH                                 0x1
34555:         #define _RCSTA2_OERR_MASK                                   0x2
34556:         #define _RCSTA2_FERR_POSN                                   0x2
34557:         #define _RCSTA2_FERR_POSITION                               0x2
34558:         #define _RCSTA2_FERR_SIZE                                   0x1
34559:         #define _RCSTA2_FERR_LENGTH                                 0x1
34560:         #define _RCSTA2_FERR_MASK                                   0x4
34561:         #define _RCSTA2_ADDEN_POSN                                  0x3
34562:         #define _RCSTA2_ADDEN_POSITION                              0x3
34563:         #define _RCSTA2_ADDEN_SIZE                                  0x1
34564:         #define _RCSTA2_ADDEN_LENGTH                                0x1
34565:         #define _RCSTA2_ADDEN_MASK                                  0x8
34566:         #define _RCSTA2_CREN_POSN                                   0x4
34567:         #define _RCSTA2_CREN_POSITION                               0x4
34568:         #define _RCSTA2_CREN_SIZE                                   0x1
34569:         #define _RCSTA2_CREN_LENGTH                                 0x1
34570:         #define _RCSTA2_CREN_MASK                                   0x10
34571:         #define _RCSTA2_SREN_POSN                                   0x5
34572:         #define _RCSTA2_SREN_POSITION                               0x5
34573:         #define _RCSTA2_SREN_SIZE                                   0x1
34574:         #define _RCSTA2_SREN_LENGTH                                 0x1
34575:         #define _RCSTA2_SREN_MASK                                   0x20
34576:         #define _RCSTA2_RX9_POSN                                    0x6
34577:         #define _RCSTA2_RX9_POSITION                                0x6
34578:         #define _RCSTA2_RX9_SIZE                                    0x1
34579:         #define _RCSTA2_RX9_LENGTH                                  0x1
34580:         #define _RCSTA2_RX9_MASK                                    0x40
34581:         #define _RCSTA2_SPEN_POSN                                   0x7
34582:         #define _RCSTA2_SPEN_POSITION                               0x7
34583:         #define _RCSTA2_SPEN_SIZE                                   0x1
34584:         #define _RCSTA2_SPEN_LENGTH                                 0x1
34585:         #define _RCSTA2_SPEN_MASK                                   0x80
34586:         #define _RCSTA2_RX9D2_POSN                                  0x0
34587:         #define _RCSTA2_RX9D2_POSITION                              0x0
34588:         #define _RCSTA2_RX9D2_SIZE                                  0x1
34589:         #define _RCSTA2_RX9D2_LENGTH                                0x1
34590:         #define _RCSTA2_RX9D2_MASK                                  0x1
34591:         #define _RCSTA2_OERR2_POSN                                  0x1
34592:         #define _RCSTA2_OERR2_POSITION                              0x1
34593:         #define _RCSTA2_OERR2_SIZE                                  0x1
34594:         #define _RCSTA2_OERR2_LENGTH                                0x1
34595:         #define _RCSTA2_OERR2_MASK                                  0x2
34596:         #define _RCSTA2_FERR2_POSN                                  0x2
34597:         #define _RCSTA2_FERR2_POSITION                              0x2
34598:         #define _RCSTA2_FERR2_SIZE                                  0x1
34599:         #define _RCSTA2_FERR2_LENGTH                                0x1
34600:         #define _RCSTA2_FERR2_MASK                                  0x4
34601:         #define _RCSTA2_ADDEN2_POSN                                 0x3
34602:         #define _RCSTA2_ADDEN2_POSITION                             0x3
34603:         #define _RCSTA2_ADDEN2_SIZE                                 0x1
34604:         #define _RCSTA2_ADDEN2_LENGTH                               0x1
34605:         #define _RCSTA2_ADDEN2_MASK                                 0x8
34606:         #define _RCSTA2_CREN2_POSN                                  0x4
34607:         #define _RCSTA2_CREN2_POSITION                              0x4
34608:         #define _RCSTA2_CREN2_SIZE                                  0x1
34609:         #define _RCSTA2_CREN2_LENGTH                                0x1
34610:         #define _RCSTA2_CREN2_MASK                                  0x10
34611:         #define _RCSTA2_SREN2_POSN                                  0x5
34612:         #define _RCSTA2_SREN2_POSITION                              0x5
34613:         #define _RCSTA2_SREN2_SIZE                                  0x1
34614:         #define _RCSTA2_SREN2_LENGTH                                0x1
34615:         #define _RCSTA2_SREN2_MASK                                  0x20
34616:         #define _RCSTA2_RX92_POSN                                   0x6
34617:         #define _RCSTA2_RX92_POSITION                               0x6
34618:         #define _RCSTA2_RX92_SIZE                                   0x1
34619:         #define _RCSTA2_RX92_LENGTH                                 0x1
34620:         #define _RCSTA2_RX92_MASK                                   0x40
34621:         #define _RCSTA2_SPEN2_POSN                                  0x7
34622:         #define _RCSTA2_SPEN2_POSITION                              0x7
34623:         #define _RCSTA2_SPEN2_SIZE                                  0x1
34624:         #define _RCSTA2_SPEN2_LENGTH                                0x1
34625:         #define _RCSTA2_SPEN2_MASK                                  0x80
34626:         #define _RCSTA2_RC8_92_POSN                                 0x6
34627:         #define _RCSTA2_RC8_92_POSITION                             0x6
34628:         #define _RCSTA2_RC8_92_SIZE                                 0x1
34629:         #define _RCSTA2_RC8_92_LENGTH                               0x1
34630:         #define _RCSTA2_RC8_92_MASK                                 0x40
34631:         #define _RCSTA2_RC92_POSN                                   0x6
34632:         #define _RCSTA2_RC92_POSITION                               0x6
34633:         #define _RCSTA2_RC92_SIZE                                   0x1
34634:         #define _RCSTA2_RC92_LENGTH                                 0x1
34635:         #define _RCSTA2_RC92_MASK                                   0x40
34636:         #define _RCSTA2_RCD82_POSN                                  0x0
34637:         #define _RCSTA2_RCD82_POSITION                              0x0
34638:         #define _RCSTA2_RCD82_SIZE                                  0x1
34639:         #define _RCSTA2_RCD82_LENGTH                                0x1
34640:         #define _RCSTA2_RCD82_MASK                                  0x1
34641:         
34642:         // Register: BAUDCON1
34643:         extern volatile unsigned char           BAUDCON1            @ 0xFA7;
34644:         #ifndef _LIB_BUILD
34645:         asm("BAUDCON1 equ 0FA7h");
34646:         #endif
34647:         // bitfield definitions
34648:         typedef union {
34649:             struct {
34650:                 unsigned ABDEN                  :1;
34651:                 unsigned WUE                    :1;
34652:                 unsigned                        :1;
34653:                 unsigned BRG16                  :1;
34654:                 unsigned TXCKP                  :1;
34655:                 unsigned RXDTP                  :1;
34656:                 unsigned RCIDL                  :1;
34657:                 unsigned ABDOVF                 :1;
34658:             };
34659:             struct {
34660:                 unsigned                        :6;
34661:                 unsigned RCMT                   :1;
34662:             };
34663:             struct {
34664:                 unsigned ABDEN1                 :1;
34665:             };
34666:             struct {
34667:                 unsigned                        :7;
34668:                 unsigned ABDOVF1                :1;
34669:             };
34670:             struct {
34671:                 unsigned                        :3;
34672:                 unsigned BRG161                 :1;
34673:             };
34674:             struct {
34675:                 unsigned                        :4;
34676:                 unsigned CKTXP                  :1;
34677:             };
34678:             struct {
34679:                 unsigned                        :5;
34680:                 unsigned DTRXP                  :1;
34681:             };
34682:             struct {
34683:                 unsigned                        :5;
34684:                 unsigned DTRXP1                 :1;
34685:             };
34686:             struct {
34687:                 unsigned                        :6;
34688:                 unsigned RCIDL1                 :1;
34689:             };
34690:             struct {
34691:                 unsigned                        :6;
34692:                 unsigned RCMT1                  :1;
34693:             };
34694:             struct {
34695:                 unsigned                        :5;
34696:                 unsigned RXDTP1                 :1;
34697:             };
34698:             struct {
34699:                 unsigned                        :4;
34700:                 unsigned SCKP                   :1;
34701:             };
34702:             struct {
34703:                 unsigned                        :4;
34704:                 unsigned SCKP1                  :1;
34705:             };
34706:             struct {
34707:                 unsigned                        :4;
34708:                 unsigned TXCKP1                 :1;
34709:             };
34710:             struct {
34711:                 unsigned                        :1;
34712:                 unsigned WUE1                   :1;
34713:             };
34714:         } BAUDCON1bits_t;
34715:         extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFA7;
34716:         // bitfield macros
34717:         #define _BAUDCON1_ABDEN_POSN                                0x0
34718:         #define _BAUDCON1_ABDEN_POSITION                            0x0
34719:         #define _BAUDCON1_ABDEN_SIZE                                0x1
34720:         #define _BAUDCON1_ABDEN_LENGTH                              0x1
34721:         #define _BAUDCON1_ABDEN_MASK                                0x1
34722:         #define _BAUDCON1_WUE_POSN                                  0x1
34723:         #define _BAUDCON1_WUE_POSITION                              0x1
34724:         #define _BAUDCON1_WUE_SIZE                                  0x1
34725:         #define _BAUDCON1_WUE_LENGTH                                0x1
34726:         #define _BAUDCON1_WUE_MASK                                  0x2
34727:         #define _BAUDCON1_BRG16_POSN                                0x3
34728:         #define _BAUDCON1_BRG16_POSITION                            0x3
34729:         #define _BAUDCON1_BRG16_SIZE                                0x1
34730:         #define _BAUDCON1_BRG16_LENGTH                              0x1
34731:         #define _BAUDCON1_BRG16_MASK                                0x8
34732:         #define _BAUDCON1_TXCKP_POSN                                0x4
34733:         #define _BAUDCON1_TXCKP_POSITION                            0x4
34734:         #define _BAUDCON1_TXCKP_SIZE                                0x1
34735:         #define _BAUDCON1_TXCKP_LENGTH                              0x1
34736:         #define _BAUDCON1_TXCKP_MASK                                0x10
34737:         #define _BAUDCON1_RXDTP_POSN                                0x5
34738:         #define _BAUDCON1_RXDTP_POSITION                            0x5
34739:         #define _BAUDCON1_RXDTP_SIZE                                0x1
34740:         #define _BAUDCON1_RXDTP_LENGTH                              0x1
34741:         #define _BAUDCON1_RXDTP_MASK                                0x20
34742:         #define _BAUDCON1_RCIDL_POSN                                0x6
34743:         #define _BAUDCON1_RCIDL_POSITION                            0x6
34744:         #define _BAUDCON1_RCIDL_SIZE                                0x1
34745:         #define _BAUDCON1_RCIDL_LENGTH                              0x1
34746:         #define _BAUDCON1_RCIDL_MASK                                0x40
34747:         #define _BAUDCON1_ABDOVF_POSN                               0x7
34748:         #define _BAUDCON1_ABDOVF_POSITION                           0x7
34749:         #define _BAUDCON1_ABDOVF_SIZE                               0x1
34750:         #define _BAUDCON1_ABDOVF_LENGTH                             0x1
34751:         #define _BAUDCON1_ABDOVF_MASK                               0x80
34752:         #define _BAUDCON1_RCMT_POSN                                 0x6
34753:         #define _BAUDCON1_RCMT_POSITION                             0x6
34754:         #define _BAUDCON1_RCMT_SIZE                                 0x1
34755:         #define _BAUDCON1_RCMT_LENGTH                               0x1
34756:         #define _BAUDCON1_RCMT_MASK                                 0x40
34757:         #define _BAUDCON1_ABDEN1_POSN                               0x0
34758:         #define _BAUDCON1_ABDEN1_POSITION                           0x0
34759:         #define _BAUDCON1_ABDEN1_SIZE                               0x1
34760:         #define _BAUDCON1_ABDEN1_LENGTH                             0x1
34761:         #define _BAUDCON1_ABDEN1_MASK                               0x1
34762:         #define _BAUDCON1_ABDOVF1_POSN                              0x7
34763:         #define _BAUDCON1_ABDOVF1_POSITION                          0x7
34764:         #define _BAUDCON1_ABDOVF1_SIZE                              0x1
34765:         #define _BAUDCON1_ABDOVF1_LENGTH                            0x1
34766:         #define _BAUDCON1_ABDOVF1_MASK                              0x80
34767:         #define _BAUDCON1_BRG161_POSN                               0x3
34768:         #define _BAUDCON1_BRG161_POSITION                           0x3
34769:         #define _BAUDCON1_BRG161_SIZE                               0x1
34770:         #define _BAUDCON1_BRG161_LENGTH                             0x1
34771:         #define _BAUDCON1_BRG161_MASK                               0x8
34772:         #define _BAUDCON1_CKTXP_POSN                                0x4
34773:         #define _BAUDCON1_CKTXP_POSITION                            0x4
34774:         #define _BAUDCON1_CKTXP_SIZE                                0x1
34775:         #define _BAUDCON1_CKTXP_LENGTH                              0x1
34776:         #define _BAUDCON1_CKTXP_MASK                                0x10
34777:         #define _BAUDCON1_DTRXP_POSN                                0x5
34778:         #define _BAUDCON1_DTRXP_POSITION                            0x5
34779:         #define _BAUDCON1_DTRXP_SIZE                                0x1
34780:         #define _BAUDCON1_DTRXP_LENGTH                              0x1
34781:         #define _BAUDCON1_DTRXP_MASK                                0x20
34782:         #define _BAUDCON1_DTRXP1_POSN                               0x5
34783:         #define _BAUDCON1_DTRXP1_POSITION                           0x5
34784:         #define _BAUDCON1_DTRXP1_SIZE                               0x1
34785:         #define _BAUDCON1_DTRXP1_LENGTH                             0x1
34786:         #define _BAUDCON1_DTRXP1_MASK                               0x20
34787:         #define _BAUDCON1_RCIDL1_POSN                               0x6
34788:         #define _BAUDCON1_RCIDL1_POSITION                           0x6
34789:         #define _BAUDCON1_RCIDL1_SIZE                               0x1
34790:         #define _BAUDCON1_RCIDL1_LENGTH                             0x1
34791:         #define _BAUDCON1_RCIDL1_MASK                               0x40
34792:         #define _BAUDCON1_RCMT1_POSN                                0x6
34793:         #define _BAUDCON1_RCMT1_POSITION                            0x6
34794:         #define _BAUDCON1_RCMT1_SIZE                                0x1
34795:         #define _BAUDCON1_RCMT1_LENGTH                              0x1
34796:         #define _BAUDCON1_RCMT1_MASK                                0x40
34797:         #define _BAUDCON1_RXDTP1_POSN                               0x5
34798:         #define _BAUDCON1_RXDTP1_POSITION                           0x5
34799:         #define _BAUDCON1_RXDTP1_SIZE                               0x1
34800:         #define _BAUDCON1_RXDTP1_LENGTH                             0x1
34801:         #define _BAUDCON1_RXDTP1_MASK                               0x20
34802:         #define _BAUDCON1_SCKP_POSN                                 0x4
34803:         #define _BAUDCON1_SCKP_POSITION                             0x4
34804:         #define _BAUDCON1_SCKP_SIZE                                 0x1
34805:         #define _BAUDCON1_SCKP_LENGTH                               0x1
34806:         #define _BAUDCON1_SCKP_MASK                                 0x10
34807:         #define _BAUDCON1_SCKP1_POSN                                0x4
34808:         #define _BAUDCON1_SCKP1_POSITION                            0x4
34809:         #define _BAUDCON1_SCKP1_SIZE                                0x1
34810:         #define _BAUDCON1_SCKP1_LENGTH                              0x1
34811:         #define _BAUDCON1_SCKP1_MASK                                0x10
34812:         #define _BAUDCON1_TXCKP1_POSN                               0x4
34813:         #define _BAUDCON1_TXCKP1_POSITION                           0x4
34814:         #define _BAUDCON1_TXCKP1_SIZE                               0x1
34815:         #define _BAUDCON1_TXCKP1_LENGTH                             0x1
34816:         #define _BAUDCON1_TXCKP1_MASK                               0x10
34817:         #define _BAUDCON1_WUE1_POSN                                 0x1
34818:         #define _BAUDCON1_WUE1_POSITION                             0x1
34819:         #define _BAUDCON1_WUE1_SIZE                                 0x1
34820:         #define _BAUDCON1_WUE1_LENGTH                               0x1
34821:         #define _BAUDCON1_WUE1_MASK                                 0x2
34822:         
34823:         // Register: HLVDCON
34824:         extern volatile unsigned char           HLVDCON             @ 0xFA8;
34825:         #ifndef _LIB_BUILD
34826:         asm("HLVDCON equ 0FA8h");
34827:         #endif
34828:         // bitfield definitions
34829:         typedef union {
34830:             struct {
34831:                 unsigned HLVDL                  :4;
34832:                 unsigned HLVDEN                 :1;
34833:                 unsigned IRVST                  :1;
34834:                 unsigned BGVST                  :1;
34835:                 unsigned VDIRMAG                :1;
34836:             };
34837:             struct {
34838:                 unsigned HLVDL0                 :1;
34839:                 unsigned HLVDL1                 :1;
34840:                 unsigned HLVDL2                 :1;
34841:                 unsigned HLVDL3                 :1;
34842:             };
34843:         } HLVDCONbits_t;
34844:         extern volatile HLVDCONbits_t HLVDCONbits @ 0xFA8;
34845:         // bitfield macros
34846:         #define _HLVDCON_HLVDL_POSN                                 0x0
34847:         #define _HLVDCON_HLVDL_POSITION                             0x0
34848:         #define _HLVDCON_HLVDL_SIZE                                 0x4
34849:         #define _HLVDCON_HLVDL_LENGTH                               0x4
34850:         #define _HLVDCON_HLVDL_MASK                                 0xF
34851:         #define _HLVDCON_HLVDEN_POSN                                0x4
34852:         #define _HLVDCON_HLVDEN_POSITION                            0x4
34853:         #define _HLVDCON_HLVDEN_SIZE                                0x1
34854:         #define _HLVDCON_HLVDEN_LENGTH                              0x1
34855:         #define _HLVDCON_HLVDEN_MASK                                0x10
34856:         #define _HLVDCON_IRVST_POSN                                 0x5
34857:         #define _HLVDCON_IRVST_POSITION                             0x5
34858:         #define _HLVDCON_IRVST_SIZE                                 0x1
34859:         #define _HLVDCON_IRVST_LENGTH                               0x1
34860:         #define _HLVDCON_IRVST_MASK                                 0x20
34861:         #define _HLVDCON_BGVST_POSN                                 0x6
34862:         #define _HLVDCON_BGVST_POSITION                             0x6
34863:         #define _HLVDCON_BGVST_SIZE                                 0x1
34864:         #define _HLVDCON_BGVST_LENGTH                               0x1
34865:         #define _HLVDCON_BGVST_MASK                                 0x40
34866:         #define _HLVDCON_VDIRMAG_POSN                               0x7
34867:         #define _HLVDCON_VDIRMAG_POSITION                           0x7
34868:         #define _HLVDCON_VDIRMAG_SIZE                               0x1
34869:         #define _HLVDCON_VDIRMAG_LENGTH                             0x1
34870:         #define _HLVDCON_VDIRMAG_MASK                               0x80
34871:         #define _HLVDCON_HLVDL0_POSN                                0x0
34872:         #define _HLVDCON_HLVDL0_POSITION                            0x0
34873:         #define _HLVDCON_HLVDL0_SIZE                                0x1
34874:         #define _HLVDCON_HLVDL0_LENGTH                              0x1
34875:         #define _HLVDCON_HLVDL0_MASK                                0x1
34876:         #define _HLVDCON_HLVDL1_POSN                                0x1
34877:         #define _HLVDCON_HLVDL1_POSITION                            0x1
34878:         #define _HLVDCON_HLVDL1_SIZE                                0x1
34879:         #define _HLVDCON_HLVDL1_LENGTH                              0x1
34880:         #define _HLVDCON_HLVDL1_MASK                                0x2
34881:         #define _HLVDCON_HLVDL2_POSN                                0x2
34882:         #define _HLVDCON_HLVDL2_POSITION                            0x2
34883:         #define _HLVDCON_HLVDL2_SIZE                                0x1
34884:         #define _HLVDCON_HLVDL2_LENGTH                              0x1
34885:         #define _HLVDCON_HLVDL2_MASK                                0x4
34886:         #define _HLVDCON_HLVDL3_POSN                                0x3
34887:         #define _HLVDCON_HLVDL3_POSITION                            0x3
34888:         #define _HLVDCON_HLVDL3_SIZE                                0x1
34889:         #define _HLVDCON_HLVDL3_LENGTH                              0x1
34890:         #define _HLVDCON_HLVDL3_MASK                                0x8
34891:         
34892:         // Register: PR4
34893:         extern volatile unsigned char           PR4                 @ 0xFA9;
34894:         #ifndef _LIB_BUILD
34895:         asm("PR4 equ 0FA9h");
34896:         #endif
34897:         // bitfield definitions
34898:         typedef union {
34899:             struct {
34900:                 unsigned PR4                    :8;
34901:             };
34902:         } PR4bits_t;
34903:         extern volatile PR4bits_t PR4bits @ 0xFA9;
34904:         // bitfield macros
34905:         #define _PR4_PR4_POSN                                       0x0
34906:         #define _PR4_PR4_POSITION                                   0x0
34907:         #define _PR4_PR4_SIZE                                       0x8
34908:         #define _PR4_PR4_LENGTH                                     0x8
34909:         #define _PR4_PR4_MASK                                       0xFF
34910:         
34911:         // Register: T1GCON
34912:         extern volatile unsigned char           T1GCON              @ 0xFAA;
34913:         #ifndef _LIB_BUILD
34914:         asm("T1GCON equ 0FAAh");
34915:         #endif
34916:         // bitfield definitions
34917:         typedef union {
34918:             struct {
34919:                 unsigned                        :3;
34920:                 unsigned T1GGO_NOT_T1DONE       :1;
34921:             };
34922:             struct {
34923:                 unsigned T1GSS                  :2;
34924:                 unsigned T1GVAL                 :1;
34925:                 unsigned T1GGO_nT1DONE          :1;
34926:                 unsigned T1GSPM                 :1;
34927:                 unsigned T1GTM                  :1;
34928:                 unsigned T1GPOL                 :1;
34929:                 unsigned TMR1GE                 :1;
34930:             };
34931:             struct {
34932:                 unsigned T1GSS0                 :1;
34933:                 unsigned T1GSS1                 :1;
34934:                 unsigned                        :1;
34935:                 unsigned T1GGO                  :1;
34936:             };
34937:             struct {
34938:                 unsigned                        :3;
34939:                 unsigned NOT_T1DONE             :1;
34940:             };
34941:             struct {
34942:                 unsigned                        :3;
34943:                 unsigned nT1DONE                :1;
34944:             };
34945:         } T1GCONbits_t;
34946:         extern volatile T1GCONbits_t T1GCONbits @ 0xFAA;
34947:         // bitfield macros
34948:         #define _T1GCON_T1GGO_NOT_T1DONE_POSN                       0x3
34949:         #define _T1GCON_T1GGO_NOT_T1DONE_POSITION                   0x3
34950:         #define _T1GCON_T1GGO_NOT_T1DONE_SIZE                       0x1
34951:         #define _T1GCON_T1GGO_NOT_T1DONE_LENGTH                     0x1
34952:         #define _T1GCON_T1GGO_NOT_T1DONE_MASK                       0x8
34953:         #define _T1GCON_T1GSS_POSN                                  0x0
34954:         #define _T1GCON_T1GSS_POSITION                              0x0
34955:         #define _T1GCON_T1GSS_SIZE                                  0x2
34956:         #define _T1GCON_T1GSS_LENGTH                                0x2
34957:         #define _T1GCON_T1GSS_MASK                                  0x3
34958:         #define _T1GCON_T1GVAL_POSN                                 0x2
34959:         #define _T1GCON_T1GVAL_POSITION                             0x2
34960:         #define _T1GCON_T1GVAL_SIZE                                 0x1
34961:         #define _T1GCON_T1GVAL_LENGTH                               0x1
34962:         #define _T1GCON_T1GVAL_MASK                                 0x4
34963:         #define _T1GCON_T1GGO_nT1DONE_POSN                          0x3
34964:         #define _T1GCON_T1GGO_nT1DONE_POSITION                      0x3
34965:         #define _T1GCON_T1GGO_nT1DONE_SIZE                          0x1
34966:         #define _T1GCON_T1GGO_nT1DONE_LENGTH                        0x1
34967:         #define _T1GCON_T1GGO_nT1DONE_MASK                          0x8
34968:         #define _T1GCON_T1GSPM_POSN                                 0x4
34969:         #define _T1GCON_T1GSPM_POSITION                             0x4
34970:         #define _T1GCON_T1GSPM_SIZE                                 0x1
34971:         #define _T1GCON_T1GSPM_LENGTH                               0x1
34972:         #define _T1GCON_T1GSPM_MASK                                 0x10
34973:         #define _T1GCON_T1GTM_POSN                                  0x5
34974:         #define _T1GCON_T1GTM_POSITION                              0x5
34975:         #define _T1GCON_T1GTM_SIZE                                  0x1
34976:         #define _T1GCON_T1GTM_LENGTH                                0x1
34977:         #define _T1GCON_T1GTM_MASK                                  0x20
34978:         #define _T1GCON_T1GPOL_POSN                                 0x6
34979:         #define _T1GCON_T1GPOL_POSITION                             0x6
34980:         #define _T1GCON_T1GPOL_SIZE                                 0x1
34981:         #define _T1GCON_T1GPOL_LENGTH                               0x1
34982:         #define _T1GCON_T1GPOL_MASK                                 0x40
34983:         #define _T1GCON_TMR1GE_POSN                                 0x7
34984:         #define _T1GCON_TMR1GE_POSITION                             0x7
34985:         #define _T1GCON_TMR1GE_SIZE                                 0x1
34986:         #define _T1GCON_TMR1GE_LENGTH                               0x1
34987:         #define _T1GCON_TMR1GE_MASK                                 0x80
34988:         #define _T1GCON_T1GSS0_POSN                                 0x0
34989:         #define _T1GCON_T1GSS0_POSITION                             0x0
34990:         #define _T1GCON_T1GSS0_SIZE                                 0x1
34991:         #define _T1GCON_T1GSS0_LENGTH                               0x1
34992:         #define _T1GCON_T1GSS0_MASK                                 0x1
34993:         #define _T1GCON_T1GSS1_POSN                                 0x1
34994:         #define _T1GCON_T1GSS1_POSITION                             0x1
34995:         #define _T1GCON_T1GSS1_SIZE                                 0x1
34996:         #define _T1GCON_T1GSS1_LENGTH                               0x1
34997:         #define _T1GCON_T1GSS1_MASK                                 0x2
34998:         #define _T1GCON_T1GGO_POSN                                  0x3
34999:         #define _T1GCON_T1GGO_POSITION                              0x3
35000:         #define _T1GCON_T1GGO_SIZE                                  0x1
35001:         #define _T1GCON_T1GGO_LENGTH                                0x1
35002:         #define _T1GCON_T1GGO_MASK                                  0x8
35003:         #define _T1GCON_NOT_T1DONE_POSN                             0x3
35004:         #define _T1GCON_NOT_T1DONE_POSITION                         0x3
35005:         #define _T1GCON_NOT_T1DONE_SIZE                             0x1
35006:         #define _T1GCON_NOT_T1DONE_LENGTH                           0x1
35007:         #define _T1GCON_NOT_T1DONE_MASK                             0x8
35008:         #define _T1GCON_nT1DONE_POSN                                0x3
35009:         #define _T1GCON_nT1DONE_POSITION                            0x3
35010:         #define _T1GCON_nT1DONE_SIZE                                0x1
35011:         #define _T1GCON_nT1DONE_LENGTH                              0x1
35012:         #define _T1GCON_nT1DONE_MASK                                0x8
35013:         
35014:         // Register: RCSTA1
35015:         extern volatile unsigned char           RCSTA1              @ 0xFAB;
35016:         #ifndef _LIB_BUILD
35017:         asm("RCSTA1 equ 0FABh");
35018:         #endif
35019:         // aliases
35020:         extern volatile unsigned char           RCSTA               @ 0xFAB;
35021:         #ifndef _LIB_BUILD
35022:         asm("RCSTA equ 0FABh");
35023:         #endif
35024:         // bitfield definitions
35025:         typedef union {
35026:             struct {
35027:                 unsigned RX9D                   :1;
35028:                 unsigned OERR                   :1;
35029:                 unsigned FERR                   :1;
35030:                 unsigned ADDEN                  :1;
35031:                 unsigned CREN                   :1;
35032:                 unsigned SREN                   :1;
35033:                 unsigned RX9                    :1;
35034:                 unsigned SPEN                   :1;
35035:             };
35036:             struct {
35037:                 unsigned RCD8                   :1;
35038:                 unsigned                        :2;
35039:                 unsigned ADEN                   :1;
35040:                 unsigned                        :2;
35041:                 unsigned RC9                    :1;
35042:             };
35043:             struct {
35044:                 unsigned                        :6;
35045:                 unsigned NOT_RC8                :1;
35046:             };
35047:             struct {
35048:                 unsigned                        :6;
35049:                 unsigned nRC8                   :1;
35050:             };
35051:             struct {
35052:                 unsigned                        :6;
35053:                 unsigned RC8_9                  :1;
35054:             };
35055:             struct {
35056:                 unsigned RX9D1                  :1;
35057:                 unsigned OERR1                  :1;
35058:                 unsigned FERR1                  :1;
35059:                 unsigned ADDEN1                 :1;
35060:                 unsigned CREN1                  :1;
35061:                 unsigned SREN1                  :1;
35062:                 unsigned RX91                   :1;
35063:                 unsigned SPEN1                  :1;
35064:             };
35065:             struct {
35066:                 unsigned                        :5;
35067:                 unsigned SRENA                  :1;
35068:             };
35069:         } RCSTA1bits_t;
35070:         extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
35071:         // bitfield macros
35072:         #define _RCSTA1_RX9D_POSN                                   0x0
35073:         #define _RCSTA1_RX9D_POSITION                               0x0
35074:         #define _RCSTA1_RX9D_SIZE                                   0x1
35075:         #define _RCSTA1_RX9D_LENGTH                                 0x1
35076:         #define _RCSTA1_RX9D_MASK                                   0x1
35077:         #define _RCSTA1_OERR_POSN                                   0x1
35078:         #define _RCSTA1_OERR_POSITION                               0x1
35079:         #define _RCSTA1_OERR_SIZE                                   0x1
35080:         #define _RCSTA1_OERR_LENGTH                                 0x1
35081:         #define _RCSTA1_OERR_MASK                                   0x2
35082:         #define _RCSTA1_FERR_POSN                                   0x2
35083:         #define _RCSTA1_FERR_POSITION                               0x2
35084:         #define _RCSTA1_FERR_SIZE                                   0x1
35085:         #define _RCSTA1_FERR_LENGTH                                 0x1
35086:         #define _RCSTA1_FERR_MASK                                   0x4
35087:         #define _RCSTA1_ADDEN_POSN                                  0x3
35088:         #define _RCSTA1_ADDEN_POSITION                              0x3
35089:         #define _RCSTA1_ADDEN_SIZE                                  0x1
35090:         #define _RCSTA1_ADDEN_LENGTH                                0x1
35091:         #define _RCSTA1_ADDEN_MASK                                  0x8
35092:         #define _RCSTA1_CREN_POSN                                   0x4
35093:         #define _RCSTA1_CREN_POSITION                               0x4
35094:         #define _RCSTA1_CREN_SIZE                                   0x1
35095:         #define _RCSTA1_CREN_LENGTH                                 0x1
35096:         #define _RCSTA1_CREN_MASK                                   0x10
35097:         #define _RCSTA1_SREN_POSN                                   0x5
35098:         #define _RCSTA1_SREN_POSITION                               0x5
35099:         #define _RCSTA1_SREN_SIZE                                   0x1
35100:         #define _RCSTA1_SREN_LENGTH                                 0x1
35101:         #define _RCSTA1_SREN_MASK                                   0x20
35102:         #define _RCSTA1_RX9_POSN                                    0x6
35103:         #define _RCSTA1_RX9_POSITION                                0x6
35104:         #define _RCSTA1_RX9_SIZE                                    0x1
35105:         #define _RCSTA1_RX9_LENGTH                                  0x1
35106:         #define _RCSTA1_RX9_MASK                                    0x40
35107:         #define _RCSTA1_SPEN_POSN                                   0x7
35108:         #define _RCSTA1_SPEN_POSITION                               0x7
35109:         #define _RCSTA1_SPEN_SIZE                                   0x1
35110:         #define _RCSTA1_SPEN_LENGTH                                 0x1
35111:         #define _RCSTA1_SPEN_MASK                                   0x80
35112:         #define _RCSTA1_RCD8_POSN                                   0x0
35113:         #define _RCSTA1_RCD8_POSITION                               0x0
35114:         #define _RCSTA1_RCD8_SIZE                                   0x1
35115:         #define _RCSTA1_RCD8_LENGTH                                 0x1
35116:         #define _RCSTA1_RCD8_MASK                                   0x1
35117:         #define _RCSTA1_ADEN_POSN                                   0x3
35118:         #define _RCSTA1_ADEN_POSITION                               0x3
35119:         #define _RCSTA1_ADEN_SIZE                                   0x1
35120:         #define _RCSTA1_ADEN_LENGTH                                 0x1
35121:         #define _RCSTA1_ADEN_MASK                                   0x8
35122:         #define _RCSTA1_RC9_POSN                                    0x6
35123:         #define _RCSTA1_RC9_POSITION                                0x6
35124:         #define _RCSTA1_RC9_SIZE                                    0x1
35125:         #define _RCSTA1_RC9_LENGTH                                  0x1
35126:         #define _RCSTA1_RC9_MASK                                    0x40
35127:         #define _RCSTA1_NOT_RC8_POSN                                0x6
35128:         #define _RCSTA1_NOT_RC8_POSITION                            0x6
35129:         #define _RCSTA1_NOT_RC8_SIZE                                0x1
35130:         #define _RCSTA1_NOT_RC8_LENGTH                              0x1
35131:         #define _RCSTA1_NOT_RC8_MASK                                0x40
35132:         #define _RCSTA1_nRC8_POSN                                   0x6
35133:         #define _RCSTA1_nRC8_POSITION                               0x6
35134:         #define _RCSTA1_nRC8_SIZE                                   0x1
35135:         #define _RCSTA1_nRC8_LENGTH                                 0x1
35136:         #define _RCSTA1_nRC8_MASK                                   0x40
35137:         #define _RCSTA1_RC8_9_POSN                                  0x6
35138:         #define _RCSTA1_RC8_9_POSITION                              0x6
35139:         #define _RCSTA1_RC8_9_SIZE                                  0x1
35140:         #define _RCSTA1_RC8_9_LENGTH                                0x1
35141:         #define _RCSTA1_RC8_9_MASK                                  0x40
35142:         #define _RCSTA1_RX9D1_POSN                                  0x0
35143:         #define _RCSTA1_RX9D1_POSITION                              0x0
35144:         #define _RCSTA1_RX9D1_SIZE                                  0x1
35145:         #define _RCSTA1_RX9D1_LENGTH                                0x1
35146:         #define _RCSTA1_RX9D1_MASK                                  0x1
35147:         #define _RCSTA1_OERR1_POSN                                  0x1
35148:         #define _RCSTA1_OERR1_POSITION                              0x1
35149:         #define _RCSTA1_OERR1_SIZE                                  0x1
35150:         #define _RCSTA1_OERR1_LENGTH                                0x1
35151:         #define _RCSTA1_OERR1_MASK                                  0x2
35152:         #define _RCSTA1_FERR1_POSN                                  0x2
35153:         #define _RCSTA1_FERR1_POSITION                              0x2
35154:         #define _RCSTA1_FERR1_SIZE                                  0x1
35155:         #define _RCSTA1_FERR1_LENGTH                                0x1
35156:         #define _RCSTA1_FERR1_MASK                                  0x4
35157:         #define _RCSTA1_ADDEN1_POSN                                 0x3
35158:         #define _RCSTA1_ADDEN1_POSITION                             0x3
35159:         #define _RCSTA1_ADDEN1_SIZE                                 0x1
35160:         #define _RCSTA1_ADDEN1_LENGTH                               0x1
35161:         #define _RCSTA1_ADDEN1_MASK                                 0x8
35162:         #define _RCSTA1_CREN1_POSN                                  0x4
35163:         #define _RCSTA1_CREN1_POSITION                              0x4
35164:         #define _RCSTA1_CREN1_SIZE                                  0x1
35165:         #define _RCSTA1_CREN1_LENGTH                                0x1
35166:         #define _RCSTA1_CREN1_MASK                                  0x10
35167:         #define _RCSTA1_SREN1_POSN                                  0x5
35168:         #define _RCSTA1_SREN1_POSITION                              0x5
35169:         #define _RCSTA1_SREN1_SIZE                                  0x1
35170:         #define _RCSTA1_SREN1_LENGTH                                0x1
35171:         #define _RCSTA1_SREN1_MASK                                  0x20
35172:         #define _RCSTA1_RX91_POSN                                   0x6
35173:         #define _RCSTA1_RX91_POSITION                               0x6
35174:         #define _RCSTA1_RX91_SIZE                                   0x1
35175:         #define _RCSTA1_RX91_LENGTH                                 0x1
35176:         #define _RCSTA1_RX91_MASK                                   0x40
35177:         #define _RCSTA1_SPEN1_POSN                                  0x7
35178:         #define _RCSTA1_SPEN1_POSITION                              0x7
35179:         #define _RCSTA1_SPEN1_SIZE                                  0x1
35180:         #define _RCSTA1_SPEN1_LENGTH                                0x1
35181:         #define _RCSTA1_SPEN1_MASK                                  0x80
35182:         #define _RCSTA1_SRENA_POSN                                  0x5
35183:         #define _RCSTA1_SRENA_POSITION                              0x5
35184:         #define _RCSTA1_SRENA_SIZE                                  0x1
35185:         #define _RCSTA1_SRENA_LENGTH                                0x1
35186:         #define _RCSTA1_SRENA_MASK                                  0x20
35187:         // alias bitfield definitions
35188:         typedef union {
35189:             struct {
35190:                 unsigned RX9D                   :1;
35191:                 unsigned OERR                   :1;
35192:                 unsigned FERR                   :1;
35193:                 unsigned ADDEN                  :1;
35194:                 unsigned CREN                   :1;
35195:                 unsigned SREN                   :1;
35196:                 unsigned RX9                    :1;
35197:                 unsigned SPEN                   :1;
35198:             };
35199:             struct {
35200:                 unsigned RCD8                   :1;
35201:                 unsigned                        :2;
35202:                 unsigned ADEN                   :1;
35203:                 unsigned                        :2;
35204:                 unsigned RC9                    :1;
35205:             };
35206:             struct {
35207:                 unsigned                        :6;
35208:                 unsigned NOT_RC8                :1;
35209:             };
35210:             struct {
35211:                 unsigned                        :6;
35212:                 unsigned nRC8                   :1;
35213:             };
35214:             struct {
35215:                 unsigned                        :6;
35216:                 unsigned RC8_9                  :1;
35217:             };
35218:             struct {
35219:                 unsigned RX9D1                  :1;
35220:                 unsigned OERR1                  :1;
35221:                 unsigned FERR1                  :1;
35222:                 unsigned ADDEN1                 :1;
35223:                 unsigned CREN1                  :1;
35224:                 unsigned SREN1                  :1;
35225:                 unsigned RX91                   :1;
35226:                 unsigned SPEN1                  :1;
35227:             };
35228:             struct {
35229:                 unsigned                        :5;
35230:                 unsigned SRENA                  :1;
35231:             };
35232:         } RCSTAbits_t;
35233:         extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
35234:         // bitfield macros
35235:         #define _RCSTA_RX9D_POSN                                    0x0
35236:         #define _RCSTA_RX9D_POSITION                                0x0
35237:         #define _RCSTA_RX9D_SIZE                                    0x1
35238:         #define _RCSTA_RX9D_LENGTH                                  0x1
35239:         #define _RCSTA_RX9D_MASK                                    0x1
35240:         #define _RCSTA_OERR_POSN                                    0x1
35241:         #define _RCSTA_OERR_POSITION                                0x1
35242:         #define _RCSTA_OERR_SIZE                                    0x1
35243:         #define _RCSTA_OERR_LENGTH                                  0x1
35244:         #define _RCSTA_OERR_MASK                                    0x2
35245:         #define _RCSTA_FERR_POSN                                    0x2
35246:         #define _RCSTA_FERR_POSITION                                0x2
35247:         #define _RCSTA_FERR_SIZE                                    0x1
35248:         #define _RCSTA_FERR_LENGTH                                  0x1
35249:         #define _RCSTA_FERR_MASK                                    0x4
35250:         #define _RCSTA_ADDEN_POSN                                   0x3
35251:         #define _RCSTA_ADDEN_POSITION                               0x3
35252:         #define _RCSTA_ADDEN_SIZE                                   0x1
35253:         #define _RCSTA_ADDEN_LENGTH                                 0x1
35254:         #define _RCSTA_ADDEN_MASK                                   0x8
35255:         #define _RCSTA_CREN_POSN                                    0x4
35256:         #define _RCSTA_CREN_POSITION                                0x4
35257:         #define _RCSTA_CREN_SIZE                                    0x1
35258:         #define _RCSTA_CREN_LENGTH                                  0x1
35259:         #define _RCSTA_CREN_MASK                                    0x10
35260:         #define _RCSTA_SREN_POSN                                    0x5
35261:         #define _RCSTA_SREN_POSITION                                0x5
35262:         #define _RCSTA_SREN_SIZE                                    0x1
35263:         #define _RCSTA_SREN_LENGTH                                  0x1
35264:         #define _RCSTA_SREN_MASK                                    0x20
35265:         #define _RCSTA_RX9_POSN                                     0x6
35266:         #define _RCSTA_RX9_POSITION                                 0x6
35267:         #define _RCSTA_RX9_SIZE                                     0x1
35268:         #define _RCSTA_RX9_LENGTH                                   0x1
35269:         #define _RCSTA_RX9_MASK                                     0x40
35270:         #define _RCSTA_SPEN_POSN                                    0x7
35271:         #define _RCSTA_SPEN_POSITION                                0x7
35272:         #define _RCSTA_SPEN_SIZE                                    0x1
35273:         #define _RCSTA_SPEN_LENGTH                                  0x1
35274:         #define _RCSTA_SPEN_MASK                                    0x80
35275:         #define _RCSTA_RCD8_POSN                                    0x0
35276:         #define _RCSTA_RCD8_POSITION                                0x0
35277:         #define _RCSTA_RCD8_SIZE                                    0x1
35278:         #define _RCSTA_RCD8_LENGTH                                  0x1
35279:         #define _RCSTA_RCD8_MASK                                    0x1
35280:         #define _RCSTA_ADEN_POSN                                    0x3
35281:         #define _RCSTA_ADEN_POSITION                                0x3
35282:         #define _RCSTA_ADEN_SIZE                                    0x1
35283:         #define _RCSTA_ADEN_LENGTH                                  0x1
35284:         #define _RCSTA_ADEN_MASK                                    0x8
35285:         #define _RCSTA_RC9_POSN                                     0x6
35286:         #define _RCSTA_RC9_POSITION                                 0x6
35287:         #define _RCSTA_RC9_SIZE                                     0x1
35288:         #define _RCSTA_RC9_LENGTH                                   0x1
35289:         #define _RCSTA_RC9_MASK                                     0x40
35290:         #define _RCSTA_NOT_RC8_POSN                                 0x6
35291:         #define _RCSTA_NOT_RC8_POSITION                             0x6
35292:         #define _RCSTA_NOT_RC8_SIZE                                 0x1
35293:         #define _RCSTA_NOT_RC8_LENGTH                               0x1
35294:         #define _RCSTA_NOT_RC8_MASK                                 0x40
35295:         #define _RCSTA_nRC8_POSN                                    0x6
35296:         #define _RCSTA_nRC8_POSITION                                0x6
35297:         #define _RCSTA_nRC8_SIZE                                    0x1
35298:         #define _RCSTA_nRC8_LENGTH                                  0x1
35299:         #define _RCSTA_nRC8_MASK                                    0x40
35300:         #define _RCSTA_RC8_9_POSN                                   0x6
35301:         #define _RCSTA_RC8_9_POSITION                               0x6
35302:         #define _RCSTA_RC8_9_SIZE                                   0x1
35303:         #define _RCSTA_RC8_9_LENGTH                                 0x1
35304:         #define _RCSTA_RC8_9_MASK                                   0x40
35305:         #define _RCSTA_RX9D1_POSN                                   0x0
35306:         #define _RCSTA_RX9D1_POSITION                               0x0
35307:         #define _RCSTA_RX9D1_SIZE                                   0x1
35308:         #define _RCSTA_RX9D1_LENGTH                                 0x1
35309:         #define _RCSTA_RX9D1_MASK                                   0x1
35310:         #define _RCSTA_OERR1_POSN                                   0x1
35311:         #define _RCSTA_OERR1_POSITION                               0x1
35312:         #define _RCSTA_OERR1_SIZE                                   0x1
35313:         #define _RCSTA_OERR1_LENGTH                                 0x1
35314:         #define _RCSTA_OERR1_MASK                                   0x2
35315:         #define _RCSTA_FERR1_POSN                                   0x2
35316:         #define _RCSTA_FERR1_POSITION                               0x2
35317:         #define _RCSTA_FERR1_SIZE                                   0x1
35318:         #define _RCSTA_FERR1_LENGTH                                 0x1
35319:         #define _RCSTA_FERR1_MASK                                   0x4
35320:         #define _RCSTA_ADDEN1_POSN                                  0x3
35321:         #define _RCSTA_ADDEN1_POSITION                              0x3
35322:         #define _RCSTA_ADDEN1_SIZE                                  0x1
35323:         #define _RCSTA_ADDEN1_LENGTH                                0x1
35324:         #define _RCSTA_ADDEN1_MASK                                  0x8
35325:         #define _RCSTA_CREN1_POSN                                   0x4
35326:         #define _RCSTA_CREN1_POSITION                               0x4
35327:         #define _RCSTA_CREN1_SIZE                                   0x1
35328:         #define _RCSTA_CREN1_LENGTH                                 0x1
35329:         #define _RCSTA_CREN1_MASK                                   0x10
35330:         #define _RCSTA_SREN1_POSN                                   0x5
35331:         #define _RCSTA_SREN1_POSITION                               0x5
35332:         #define _RCSTA_SREN1_SIZE                                   0x1
35333:         #define _RCSTA_SREN1_LENGTH                                 0x1
35334:         #define _RCSTA_SREN1_MASK                                   0x20
35335:         #define _RCSTA_RX91_POSN                                    0x6
35336:         #define _RCSTA_RX91_POSITION                                0x6
35337:         #define _RCSTA_RX91_SIZE                                    0x1
35338:         #define _RCSTA_RX91_LENGTH                                  0x1
35339:         #define _RCSTA_RX91_MASK                                    0x40
35340:         #define _RCSTA_SPEN1_POSN                                   0x7
35341:         #define _RCSTA_SPEN1_POSITION                               0x7
35342:         #define _RCSTA_SPEN1_SIZE                                   0x1
35343:         #define _RCSTA_SPEN1_LENGTH                                 0x1
35344:         #define _RCSTA_SPEN1_MASK                                   0x80
35345:         #define _RCSTA_SRENA_POSN                                   0x5
35346:         #define _RCSTA_SRENA_POSITION                               0x5
35347:         #define _RCSTA_SRENA_SIZE                                   0x1
35348:         #define _RCSTA_SRENA_LENGTH                                 0x1
35349:         #define _RCSTA_SRENA_MASK                                   0x20
35350:         
35351:         // Register: TXSTA1
35352:         extern volatile unsigned char           TXSTA1              @ 0xFAC;
35353:         #ifndef _LIB_BUILD
35354:         asm("TXSTA1 equ 0FACh");
35355:         #endif
35356:         // aliases
35357:         extern volatile unsigned char           TXSTA               @ 0xFAC;
35358:         #ifndef _LIB_BUILD
35359:         asm("TXSTA equ 0FACh");
35360:         #endif
35361:         // bitfield definitions
35362:         typedef union {
35363:             struct {
35364:                 unsigned TX9D                   :1;
35365:                 unsigned TRMT                   :1;
35366:                 unsigned BRGH                   :1;
35367:                 unsigned SENDB                  :1;
35368:                 unsigned SYNC                   :1;
35369:                 unsigned TXEN                   :1;
35370:                 unsigned TX9                    :1;
35371:                 unsigned CSRC                   :1;
35372:             };
35373:             struct {
35374:                 unsigned TXD8                   :1;
35375:                 unsigned                        :5;
35376:                 unsigned TX8_9                  :1;
35377:             };
35378:             struct {
35379:                 unsigned                        :6;
35380:                 unsigned NOT_TX8                :1;
35381:             };
35382:             struct {
35383:                 unsigned                        :6;
35384:                 unsigned nTX8                   :1;
35385:             };
35386:             struct {
35387:                 unsigned TX9D1                  :1;
35388:                 unsigned TRMT1                  :1;
35389:                 unsigned BRGH1                  :1;
35390:                 unsigned SENDB1                 :1;
35391:                 unsigned SYNC1                  :1;
35392:                 unsigned TXEN1                  :1;
35393:                 unsigned TX91                   :1;
35394:                 unsigned CSRC1                  :1;
35395:             };
35396:         } TXSTA1bits_t;
35397:         extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
35398:         // bitfield macros
35399:         #define _TXSTA1_TX9D_POSN                                   0x0
35400:         #define _TXSTA1_TX9D_POSITION                               0x0
35401:         #define _TXSTA1_TX9D_SIZE                                   0x1
35402:         #define _TXSTA1_TX9D_LENGTH                                 0x1
35403:         #define _TXSTA1_TX9D_MASK                                   0x1
35404:         #define _TXSTA1_TRMT_POSN                                   0x1
35405:         #define _TXSTA1_TRMT_POSITION                               0x1
35406:         #define _TXSTA1_TRMT_SIZE                                   0x1
35407:         #define _TXSTA1_TRMT_LENGTH                                 0x1
35408:         #define _TXSTA1_TRMT_MASK                                   0x2
35409:         #define _TXSTA1_BRGH_POSN                                   0x2
35410:         #define _TXSTA1_BRGH_POSITION                               0x2
35411:         #define _TXSTA1_BRGH_SIZE                                   0x1
35412:         #define _TXSTA1_BRGH_LENGTH                                 0x1
35413:         #define _TXSTA1_BRGH_MASK                                   0x4
35414:         #define _TXSTA1_SENDB_POSN                                  0x3
35415:         #define _TXSTA1_SENDB_POSITION                              0x3
35416:         #define _TXSTA1_SENDB_SIZE                                  0x1
35417:         #define _TXSTA1_SENDB_LENGTH                                0x1
35418:         #define _TXSTA1_SENDB_MASK                                  0x8
35419:         #define _TXSTA1_SYNC_POSN                                   0x4
35420:         #define _TXSTA1_SYNC_POSITION                               0x4
35421:         #define _TXSTA1_SYNC_SIZE                                   0x1
35422:         #define _TXSTA1_SYNC_LENGTH                                 0x1
35423:         #define _TXSTA1_SYNC_MASK                                   0x10
35424:         #define _TXSTA1_TXEN_POSN                                   0x5
35425:         #define _TXSTA1_TXEN_POSITION                               0x5
35426:         #define _TXSTA1_TXEN_SIZE                                   0x1
35427:         #define _TXSTA1_TXEN_LENGTH                                 0x1
35428:         #define _TXSTA1_TXEN_MASK                                   0x20
35429:         #define _TXSTA1_TX9_POSN                                    0x6
35430:         #define _TXSTA1_TX9_POSITION                                0x6
35431:         #define _TXSTA1_TX9_SIZE                                    0x1
35432:         #define _TXSTA1_TX9_LENGTH                                  0x1
35433:         #define _TXSTA1_TX9_MASK                                    0x40
35434:         #define _TXSTA1_CSRC_POSN                                   0x7
35435:         #define _TXSTA1_CSRC_POSITION                               0x7
35436:         #define _TXSTA1_CSRC_SIZE                                   0x1
35437:         #define _TXSTA1_CSRC_LENGTH                                 0x1
35438:         #define _TXSTA1_CSRC_MASK                                   0x80
35439:         #define _TXSTA1_TXD8_POSN                                   0x0
35440:         #define _TXSTA1_TXD8_POSITION                               0x0
35441:         #define _TXSTA1_TXD8_SIZE                                   0x1
35442:         #define _TXSTA1_TXD8_LENGTH                                 0x1
35443:         #define _TXSTA1_TXD8_MASK                                   0x1
35444:         #define _TXSTA1_TX8_9_POSN                                  0x6
35445:         #define _TXSTA1_TX8_9_POSITION                              0x6
35446:         #define _TXSTA1_TX8_9_SIZE                                  0x1
35447:         #define _TXSTA1_TX8_9_LENGTH                                0x1
35448:         #define _TXSTA1_TX8_9_MASK                                  0x40
35449:         #define _TXSTA1_NOT_TX8_POSN                                0x6
35450:         #define _TXSTA1_NOT_TX8_POSITION                            0x6
35451:         #define _TXSTA1_NOT_TX8_SIZE                                0x1
35452:         #define _TXSTA1_NOT_TX8_LENGTH                              0x1
35453:         #define _TXSTA1_NOT_TX8_MASK                                0x40
35454:         #define _TXSTA1_nTX8_POSN                                   0x6
35455:         #define _TXSTA1_nTX8_POSITION                               0x6
35456:         #define _TXSTA1_nTX8_SIZE                                   0x1
35457:         #define _TXSTA1_nTX8_LENGTH                                 0x1
35458:         #define _TXSTA1_nTX8_MASK                                   0x40
35459:         #define _TXSTA1_TX9D1_POSN                                  0x0
35460:         #define _TXSTA1_TX9D1_POSITION                              0x0
35461:         #define _TXSTA1_TX9D1_SIZE                                  0x1
35462:         #define _TXSTA1_TX9D1_LENGTH                                0x1
35463:         #define _TXSTA1_TX9D1_MASK                                  0x1
35464:         #define _TXSTA1_TRMT1_POSN                                  0x1
35465:         #define _TXSTA1_TRMT1_POSITION                              0x1
35466:         #define _TXSTA1_TRMT1_SIZE                                  0x1
35467:         #define _TXSTA1_TRMT1_LENGTH                                0x1
35468:         #define _TXSTA1_TRMT1_MASK                                  0x2
35469:         #define _TXSTA1_BRGH1_POSN                                  0x2
35470:         #define _TXSTA1_BRGH1_POSITION                              0x2
35471:         #define _TXSTA1_BRGH1_SIZE                                  0x1
35472:         #define _TXSTA1_BRGH1_LENGTH                                0x1
35473:         #define _TXSTA1_BRGH1_MASK                                  0x4
35474:         #define _TXSTA1_SENDB1_POSN                                 0x3
35475:         #define _TXSTA1_SENDB1_POSITION                             0x3
35476:         #define _TXSTA1_SENDB1_SIZE                                 0x1
35477:         #define _TXSTA1_SENDB1_LENGTH                               0x1
35478:         #define _TXSTA1_SENDB1_MASK                                 0x8
35479:         #define _TXSTA1_SYNC1_POSN                                  0x4
35480:         #define _TXSTA1_SYNC1_POSITION                              0x4
35481:         #define _TXSTA1_SYNC1_SIZE                                  0x1
35482:         #define _TXSTA1_SYNC1_LENGTH                                0x1
35483:         #define _TXSTA1_SYNC1_MASK                                  0x10
35484:         #define _TXSTA1_TXEN1_POSN                                  0x5
35485:         #define _TXSTA1_TXEN1_POSITION                              0x5
35486:         #define _TXSTA1_TXEN1_SIZE                                  0x1
35487:         #define _TXSTA1_TXEN1_LENGTH                                0x1
35488:         #define _TXSTA1_TXEN1_MASK                                  0x20
35489:         #define _TXSTA1_TX91_POSN                                   0x6
35490:         #define _TXSTA1_TX91_POSITION                               0x6
35491:         #define _TXSTA1_TX91_SIZE                                   0x1
35492:         #define _TXSTA1_TX91_LENGTH                                 0x1
35493:         #define _TXSTA1_TX91_MASK                                   0x40
35494:         #define _TXSTA1_CSRC1_POSN                                  0x7
35495:         #define _TXSTA1_CSRC1_POSITION                              0x7
35496:         #define _TXSTA1_CSRC1_SIZE                                  0x1
35497:         #define _TXSTA1_CSRC1_LENGTH                                0x1
35498:         #define _TXSTA1_CSRC1_MASK                                  0x80
35499:         // alias bitfield definitions
35500:         typedef union {
35501:             struct {
35502:                 unsigned TX9D                   :1;
35503:                 unsigned TRMT                   :1;
35504:                 unsigned BRGH                   :1;
35505:                 unsigned SENDB                  :1;
35506:                 unsigned SYNC                   :1;
35507:                 unsigned TXEN                   :1;
35508:                 unsigned TX9                    :1;
35509:                 unsigned CSRC                   :1;
35510:             };
35511:             struct {
35512:                 unsigned TXD8                   :1;
35513:                 unsigned                        :5;
35514:                 unsigned TX8_9                  :1;
35515:             };
35516:             struct {
35517:                 unsigned                        :6;
35518:                 unsigned NOT_TX8                :1;
35519:             };
35520:             struct {
35521:                 unsigned                        :6;
35522:                 unsigned nTX8                   :1;
35523:             };
35524:             struct {
35525:                 unsigned TX9D1                  :1;
35526:                 unsigned TRMT1                  :1;
35527:                 unsigned BRGH1                  :1;
35528:                 unsigned SENDB1                 :1;
35529:                 unsigned SYNC1                  :1;
35530:                 unsigned TXEN1                  :1;
35531:                 unsigned TX91                   :1;
35532:                 unsigned CSRC1                  :1;
35533:             };
35534:         } TXSTAbits_t;
35535:         extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
35536:         // bitfield macros
35537:         #define _TXSTA_TX9D_POSN                                    0x0
35538:         #define _TXSTA_TX9D_POSITION                                0x0
35539:         #define _TXSTA_TX9D_SIZE                                    0x1
35540:         #define _TXSTA_TX9D_LENGTH                                  0x1
35541:         #define _TXSTA_TX9D_MASK                                    0x1
35542:         #define _TXSTA_TRMT_POSN                                    0x1
35543:         #define _TXSTA_TRMT_POSITION                                0x1
35544:         #define _TXSTA_TRMT_SIZE                                    0x1
35545:         #define _TXSTA_TRMT_LENGTH                                  0x1
35546:         #define _TXSTA_TRMT_MASK                                    0x2
35547:         #define _TXSTA_BRGH_POSN                                    0x2
35548:         #define _TXSTA_BRGH_POSITION                                0x2
35549:         #define _TXSTA_BRGH_SIZE                                    0x1
35550:         #define _TXSTA_BRGH_LENGTH                                  0x1
35551:         #define _TXSTA_BRGH_MASK                                    0x4
35552:         #define _TXSTA_SENDB_POSN                                   0x3
35553:         #define _TXSTA_SENDB_POSITION                               0x3
35554:         #define _TXSTA_SENDB_SIZE                                   0x1
35555:         #define _TXSTA_SENDB_LENGTH                                 0x1
35556:         #define _TXSTA_SENDB_MASK                                   0x8
35557:         #define _TXSTA_SYNC_POSN                                    0x4
35558:         #define _TXSTA_SYNC_POSITION                                0x4
35559:         #define _TXSTA_SYNC_SIZE                                    0x1
35560:         #define _TXSTA_SYNC_LENGTH                                  0x1
35561:         #define _TXSTA_SYNC_MASK                                    0x10
35562:         #define _TXSTA_TXEN_POSN                                    0x5
35563:         #define _TXSTA_TXEN_POSITION                                0x5
35564:         #define _TXSTA_TXEN_SIZE                                    0x1
35565:         #define _TXSTA_TXEN_LENGTH                                  0x1
35566:         #define _TXSTA_TXEN_MASK                                    0x20
35567:         #define _TXSTA_TX9_POSN                                     0x6
35568:         #define _TXSTA_TX9_POSITION                                 0x6
35569:         #define _TXSTA_TX9_SIZE                                     0x1
35570:         #define _TXSTA_TX9_LENGTH                                   0x1
35571:         #define _TXSTA_TX9_MASK                                     0x40
35572:         #define _TXSTA_CSRC_POSN                                    0x7
35573:         #define _TXSTA_CSRC_POSITION                                0x7
35574:         #define _TXSTA_CSRC_SIZE                                    0x1
35575:         #define _TXSTA_CSRC_LENGTH                                  0x1
35576:         #define _TXSTA_CSRC_MASK                                    0x80
35577:         #define _TXSTA_TXD8_POSN                                    0x0
35578:         #define _TXSTA_TXD8_POSITION                                0x0
35579:         #define _TXSTA_TXD8_SIZE                                    0x1
35580:         #define _TXSTA_TXD8_LENGTH                                  0x1
35581:         #define _TXSTA_TXD8_MASK                                    0x1
35582:         #define _TXSTA_TX8_9_POSN                                   0x6
35583:         #define _TXSTA_TX8_9_POSITION                               0x6
35584:         #define _TXSTA_TX8_9_SIZE                                   0x1
35585:         #define _TXSTA_TX8_9_LENGTH                                 0x1
35586:         #define _TXSTA_TX8_9_MASK                                   0x40
35587:         #define _TXSTA_NOT_TX8_POSN                                 0x6
35588:         #define _TXSTA_NOT_TX8_POSITION                             0x6
35589:         #define _TXSTA_NOT_TX8_SIZE                                 0x1
35590:         #define _TXSTA_NOT_TX8_LENGTH                               0x1
35591:         #define _TXSTA_NOT_TX8_MASK                                 0x40
35592:         #define _TXSTA_nTX8_POSN                                    0x6
35593:         #define _TXSTA_nTX8_POSITION                                0x6
35594:         #define _TXSTA_nTX8_SIZE                                    0x1
35595:         #define _TXSTA_nTX8_LENGTH                                  0x1
35596:         #define _TXSTA_nTX8_MASK                                    0x40
35597:         #define _TXSTA_TX9D1_POSN                                   0x0
35598:         #define _TXSTA_TX9D1_POSITION                               0x0
35599:         #define _TXSTA_TX9D1_SIZE                                   0x1
35600:         #define _TXSTA_TX9D1_LENGTH                                 0x1
35601:         #define _TXSTA_TX9D1_MASK                                   0x1
35602:         #define _TXSTA_TRMT1_POSN                                   0x1
35603:         #define _TXSTA_TRMT1_POSITION                               0x1
35604:         #define _TXSTA_TRMT1_SIZE                                   0x1
35605:         #define _TXSTA_TRMT1_LENGTH                                 0x1
35606:         #define _TXSTA_TRMT1_MASK                                   0x2
35607:         #define _TXSTA_BRGH1_POSN                                   0x2
35608:         #define _TXSTA_BRGH1_POSITION                               0x2
35609:         #define _TXSTA_BRGH1_SIZE                                   0x1
35610:         #define _TXSTA_BRGH1_LENGTH                                 0x1
35611:         #define _TXSTA_BRGH1_MASK                                   0x4
35612:         #define _TXSTA_SENDB1_POSN                                  0x3
35613:         #define _TXSTA_SENDB1_POSITION                              0x3
35614:         #define _TXSTA_SENDB1_SIZE                                  0x1
35615:         #define _TXSTA_SENDB1_LENGTH                                0x1
35616:         #define _TXSTA_SENDB1_MASK                                  0x8
35617:         #define _TXSTA_SYNC1_POSN                                   0x4
35618:         #define _TXSTA_SYNC1_POSITION                               0x4
35619:         #define _TXSTA_SYNC1_SIZE                                   0x1
35620:         #define _TXSTA_SYNC1_LENGTH                                 0x1
35621:         #define _TXSTA_SYNC1_MASK                                   0x10
35622:         #define _TXSTA_TXEN1_POSN                                   0x5
35623:         #define _TXSTA_TXEN1_POSITION                               0x5
35624:         #define _TXSTA_TXEN1_SIZE                                   0x1
35625:         #define _TXSTA_TXEN1_LENGTH                                 0x1
35626:         #define _TXSTA_TXEN1_MASK                                   0x20
35627:         #define _TXSTA_TX91_POSN                                    0x6
35628:         #define _TXSTA_TX91_POSITION                                0x6
35629:         #define _TXSTA_TX91_SIZE                                    0x1
35630:         #define _TXSTA_TX91_LENGTH                                  0x1
35631:         #define _TXSTA_TX91_MASK                                    0x40
35632:         #define _TXSTA_CSRC1_POSN                                   0x7
35633:         #define _TXSTA_CSRC1_POSITION                               0x7
35634:         #define _TXSTA_CSRC1_SIZE                                   0x1
35635:         #define _TXSTA_CSRC1_LENGTH                                 0x1
35636:         #define _TXSTA_CSRC1_MASK                                   0x80
35637:         
35638:         // Register: TXREG1
35639:         extern volatile unsigned char           TXREG1              @ 0xFAD;
35640:         #ifndef _LIB_BUILD
35641:         asm("TXREG1 equ 0FADh");
35642:         #endif
35643:         // aliases
35644:         extern volatile unsigned char           TXREG               @ 0xFAD;
35645:         #ifndef _LIB_BUILD
35646:         asm("TXREG equ 0FADh");
35647:         #endif
35648:         // bitfield definitions
35649:         typedef union {
35650:             struct {
35651:                 unsigned TXREG1                 :8;
35652:             };
35653:         } TXREG1bits_t;
35654:         extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
35655:         // bitfield macros
35656:         #define _TXREG1_TXREG1_POSN                                 0x0
35657:         #define _TXREG1_TXREG1_POSITION                             0x0
35658:         #define _TXREG1_TXREG1_SIZE                                 0x8
35659:         #define _TXREG1_TXREG1_LENGTH                               0x8
35660:         #define _TXREG1_TXREG1_MASK                                 0xFF
35661:         // alias bitfield definitions
35662:         typedef union {
35663:             struct {
35664:                 unsigned TXREG1                 :8;
35665:             };
35666:         } TXREGbits_t;
35667:         extern volatile TXREGbits_t TXREGbits @ 0xFAD;
35668:         // bitfield macros
35669:         #define _TXREG_TXREG1_POSN                                  0x0
35670:         #define _TXREG_TXREG1_POSITION                              0x0
35671:         #define _TXREG_TXREG1_SIZE                                  0x8
35672:         #define _TXREG_TXREG1_LENGTH                                0x8
35673:         #define _TXREG_TXREG1_MASK                                  0xFF
35674:         
35675:         // Register: RCREG1
35676:         extern volatile unsigned char           RCREG1              @ 0xFAE;
35677:         #ifndef _LIB_BUILD
35678:         asm("RCREG1 equ 0FAEh");
35679:         #endif
35680:         // aliases
35681:         extern volatile unsigned char           RCREG               @ 0xFAE;
35682:         #ifndef _LIB_BUILD
35683:         asm("RCREG equ 0FAEh");
35684:         #endif
35685:         // bitfield definitions
35686:         typedef union {
35687:             struct {
35688:                 unsigned RCREG1                 :8;
35689:             };
35690:         } RCREG1bits_t;
35691:         extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
35692:         // bitfield macros
35693:         #define _RCREG1_RCREG1_POSN                                 0x0
35694:         #define _RCREG1_RCREG1_POSITION                             0x0
35695:         #define _RCREG1_RCREG1_SIZE                                 0x8
35696:         #define _RCREG1_RCREG1_LENGTH                               0x8
35697:         #define _RCREG1_RCREG1_MASK                                 0xFF
35698:         // alias bitfield definitions
35699:         typedef union {
35700:             struct {
35701:                 unsigned RCREG1                 :8;
35702:             };
35703:         } RCREGbits_t;
35704:         extern volatile RCREGbits_t RCREGbits @ 0xFAE;
35705:         // bitfield macros
35706:         #define _RCREG_RCREG1_POSN                                  0x0
35707:         #define _RCREG_RCREG1_POSITION                              0x0
35708:         #define _RCREG_RCREG1_SIZE                                  0x8
35709:         #define _RCREG_RCREG1_LENGTH                                0x8
35710:         #define _RCREG_RCREG1_MASK                                  0xFF
35711:         
35712:         // Register: SPBRG1
35713:         extern volatile unsigned char           SPBRG1              @ 0xFAF;
35714:         #ifndef _LIB_BUILD
35715:         asm("SPBRG1 equ 0FAFh");
35716:         #endif
35717:         // aliases
35718:         extern volatile unsigned char           SPBRG               @ 0xFAF;
35719:         #ifndef _LIB_BUILD
35720:         asm("SPBRG equ 0FAFh");
35721:         #endif
35722:         // bitfield definitions
35723:         typedef union {
35724:             struct {
35725:                 unsigned SPBRG1                 :8;
35726:             };
35727:         } SPBRG1bits_t;
35728:         extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
35729:         // bitfield macros
35730:         #define _SPBRG1_SPBRG1_POSN                                 0x0
35731:         #define _SPBRG1_SPBRG1_POSITION                             0x0
35732:         #define _SPBRG1_SPBRG1_SIZE                                 0x8
35733:         #define _SPBRG1_SPBRG1_LENGTH                               0x8
35734:         #define _SPBRG1_SPBRG1_MASK                                 0xFF
35735:         // alias bitfield definitions
35736:         typedef union {
35737:             struct {
35738:                 unsigned SPBRG1                 :8;
35739:             };
35740:         } SPBRGbits_t;
35741:         extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
35742:         // bitfield macros
35743:         #define _SPBRG_SPBRG1_POSN                                  0x0
35744:         #define _SPBRG_SPBRG1_POSITION                              0x0
35745:         #define _SPBRG_SPBRG1_SIZE                                  0x8
35746:         #define _SPBRG_SPBRG1_LENGTH                                0x8
35747:         #define _SPBRG_SPBRG1_MASK                                  0xFF
35748:         
35749:         // Register: T3GCON
35750:         extern volatile unsigned char           T3GCON              @ 0xFB0;
35751:         #ifndef _LIB_BUILD
35752:         asm("T3GCON equ 0FB0h");
35753:         #endif
35754:         // bitfield definitions
35755:         typedef union {
35756:             struct {
35757:                 unsigned                        :3;
35758:                 unsigned T3GGO_NOT_T3DONE       :1;
35759:             };
35760:             struct {
35761:                 unsigned T3GSS                  :2;
35762:                 unsigned T3GVAL                 :1;
35763:                 unsigned T3GGO_nT3DONE          :1;
35764:                 unsigned T3GSPM                 :1;
35765:                 unsigned T3GTM                  :1;
35766:                 unsigned T3GPOL                 :1;
35767:                 unsigned TMR3GE                 :1;
35768:             };
35769:             struct {
35770:                 unsigned T3GSS0                 :1;
35771:                 unsigned T3GSS1                 :1;
35772:                 unsigned                        :1;
35773:                 unsigned T3GGO                  :1;
35774:             };
35775:             struct {
35776:                 unsigned                        :3;
35777:                 unsigned NOT_T3DONE             :1;
35778:             };
35779:             struct {
35780:                 unsigned                        :3;
35781:                 unsigned nT3DONE                :1;
35782:             };
35783:         } T3GCONbits_t;
35784:         extern volatile T3GCONbits_t T3GCONbits @ 0xFB0;
35785:         // bitfield macros
35786:         #define _T3GCON_T3GGO_NOT_T3DONE_POSN                       0x3
35787:         #define _T3GCON_T3GGO_NOT_T3DONE_POSITION                   0x3
35788:         #define _T3GCON_T3GGO_NOT_T3DONE_SIZE                       0x1
35789:         #define _T3GCON_T3GGO_NOT_T3DONE_LENGTH                     0x1
35790:         #define _T3GCON_T3GGO_NOT_T3DONE_MASK                       0x8
35791:         #define _T3GCON_T3GSS_POSN                                  0x0
35792:         #define _T3GCON_T3GSS_POSITION                              0x0
35793:         #define _T3GCON_T3GSS_SIZE                                  0x2
35794:         #define _T3GCON_T3GSS_LENGTH                                0x2
35795:         #define _T3GCON_T3GSS_MASK                                  0x3
35796:         #define _T3GCON_T3GVAL_POSN                                 0x2
35797:         #define _T3GCON_T3GVAL_POSITION                             0x2
35798:         #define _T3GCON_T3GVAL_SIZE                                 0x1
35799:         #define _T3GCON_T3GVAL_LENGTH                               0x1
35800:         #define _T3GCON_T3GVAL_MASK                                 0x4
35801:         #define _T3GCON_T3GGO_nT3DONE_POSN                          0x3
35802:         #define _T3GCON_T3GGO_nT3DONE_POSITION                      0x3
35803:         #define _T3GCON_T3GGO_nT3DONE_SIZE                          0x1
35804:         #define _T3GCON_T3GGO_nT3DONE_LENGTH                        0x1
35805:         #define _T3GCON_T3GGO_nT3DONE_MASK                          0x8
35806:         #define _T3GCON_T3GSPM_POSN                                 0x4
35807:         #define _T3GCON_T3GSPM_POSITION                             0x4
35808:         #define _T3GCON_T3GSPM_SIZE                                 0x1
35809:         #define _T3GCON_T3GSPM_LENGTH                               0x1
35810:         #define _T3GCON_T3GSPM_MASK                                 0x10
35811:         #define _T3GCON_T3GTM_POSN                                  0x5
35812:         #define _T3GCON_T3GTM_POSITION                              0x5
35813:         #define _T3GCON_T3GTM_SIZE                                  0x1
35814:         #define _T3GCON_T3GTM_LENGTH                                0x1
35815:         #define _T3GCON_T3GTM_MASK                                  0x20
35816:         #define _T3GCON_T3GPOL_POSN                                 0x6
35817:         #define _T3GCON_T3GPOL_POSITION                             0x6
35818:         #define _T3GCON_T3GPOL_SIZE                                 0x1
35819:         #define _T3GCON_T3GPOL_LENGTH                               0x1
35820:         #define _T3GCON_T3GPOL_MASK                                 0x40
35821:         #define _T3GCON_TMR3GE_POSN                                 0x7
35822:         #define _T3GCON_TMR3GE_POSITION                             0x7
35823:         #define _T3GCON_TMR3GE_SIZE                                 0x1
35824:         #define _T3GCON_TMR3GE_LENGTH                               0x1
35825:         #define _T3GCON_TMR3GE_MASK                                 0x80
35826:         #define _T3GCON_T3GSS0_POSN                                 0x0
35827:         #define _T3GCON_T3GSS0_POSITION                             0x0
35828:         #define _T3GCON_T3GSS0_SIZE                                 0x1
35829:         #define _T3GCON_T3GSS0_LENGTH                               0x1
35830:         #define _T3GCON_T3GSS0_MASK                                 0x1
35831:         #define _T3GCON_T3GSS1_POSN                                 0x1
35832:         #define _T3GCON_T3GSS1_POSITION                             0x1
35833:         #define _T3GCON_T3GSS1_SIZE                                 0x1
35834:         #define _T3GCON_T3GSS1_LENGTH                               0x1
35835:         #define _T3GCON_T3GSS1_MASK                                 0x2
35836:         #define _T3GCON_T3GGO_POSN                                  0x3
35837:         #define _T3GCON_T3GGO_POSITION                              0x3
35838:         #define _T3GCON_T3GGO_SIZE                                  0x1
35839:         #define _T3GCON_T3GGO_LENGTH                                0x1
35840:         #define _T3GCON_T3GGO_MASK                                  0x8
35841:         #define _T3GCON_NOT_T3DONE_POSN                             0x3
35842:         #define _T3GCON_NOT_T3DONE_POSITION                         0x3
35843:         #define _T3GCON_NOT_T3DONE_SIZE                             0x1
35844:         #define _T3GCON_NOT_T3DONE_LENGTH                           0x1
35845:         #define _T3GCON_NOT_T3DONE_MASK                             0x8
35846:         #define _T3GCON_nT3DONE_POSN                                0x3
35847:         #define _T3GCON_nT3DONE_POSITION                            0x3
35848:         #define _T3GCON_nT3DONE_SIZE                                0x1
35849:         #define _T3GCON_nT3DONE_LENGTH                              0x1
35850:         #define _T3GCON_nT3DONE_MASK                                0x8
35851:         
35852:         // Register: T3CON
35853:         extern volatile unsigned char           T3CON               @ 0xFB1;
35854:         #ifndef _LIB_BUILD
35855:         asm("T3CON equ 0FB1h");
35856:         #endif
35857:         // bitfield definitions
35858:         typedef union {
35859:             struct {
35860:                 unsigned                        :2;
35861:                 unsigned NOT_T3SYNC             :1;
35862:             };
35863:             struct {
35864:                 unsigned TMR3ON                 :1;
35865:                 unsigned RD16                   :1;
35866:                 unsigned nT3SYNC                :1;
35867:                 unsigned SOSCEN                 :1;
35868:                 unsigned T3CKPS                 :2;
35869:                 unsigned TMR3CS                 :2;
35870:             };
35871:             struct {
35872:                 unsigned                        :4;
35873:                 unsigned T3CKPS0                :1;
35874:                 unsigned T3CKPS1                :1;
35875:                 unsigned TMR3CS0                :1;
35876:                 unsigned TMR3CS1                :1;
35877:             };
35878:             struct {
35879:                 unsigned                        :7;
35880:                 unsigned RD163                  :1;
35881:             };
35882:             struct {
35883:                 unsigned                        :3;
35884:                 unsigned SOSCEN3                :1;
35885:             };
35886:             struct {
35887:                 unsigned                        :7;
35888:                 unsigned T3RD16                 :1;
35889:             };
35890:         } T3CONbits_t;
35891:         extern volatile T3CONbits_t T3CONbits @ 0xFB1;
35892:         // bitfield macros
35893:         #define _T3CON_NOT_T3SYNC_POSN                              0x2
35894:         #define _T3CON_NOT_T3SYNC_POSITION                          0x2
35895:         #define _T3CON_NOT_T3SYNC_SIZE                              0x1
35896:         #define _T3CON_NOT_T3SYNC_LENGTH                            0x1
35897:         #define _T3CON_NOT_T3SYNC_MASK                              0x4
35898:         #define _T3CON_TMR3ON_POSN                                  0x0
35899:         #define _T3CON_TMR3ON_POSITION                              0x0
35900:         #define _T3CON_TMR3ON_SIZE                                  0x1
35901:         #define _T3CON_TMR3ON_LENGTH                                0x1
35902:         #define _T3CON_TMR3ON_MASK                                  0x1
35903:         #define _T3CON_RD16_POSN                                    0x1
35904:         #define _T3CON_RD16_POSITION                                0x1
35905:         #define _T3CON_RD16_SIZE                                    0x1
35906:         #define _T3CON_RD16_LENGTH                                  0x1
35907:         #define _T3CON_RD16_MASK                                    0x2
35908:         #define _T3CON_nT3SYNC_POSN                                 0x2
35909:         #define _T3CON_nT3SYNC_POSITION                             0x2
35910:         #define _T3CON_nT3SYNC_SIZE                                 0x1
35911:         #define _T3CON_nT3SYNC_LENGTH                               0x1
35912:         #define _T3CON_nT3SYNC_MASK                                 0x4
35913:         #define _T3CON_SOSCEN_POSN                                  0x3
35914:         #define _T3CON_SOSCEN_POSITION                              0x3
35915:         #define _T3CON_SOSCEN_SIZE                                  0x1
35916:         #define _T3CON_SOSCEN_LENGTH                                0x1
35917:         #define _T3CON_SOSCEN_MASK                                  0x8
35918:         #define _T3CON_T3CKPS_POSN                                  0x4
35919:         #define _T3CON_T3CKPS_POSITION                              0x4
35920:         #define _T3CON_T3CKPS_SIZE                                  0x2
35921:         #define _T3CON_T3CKPS_LENGTH                                0x2
35922:         #define _T3CON_T3CKPS_MASK                                  0x30
35923:         #define _T3CON_TMR3CS_POSN                                  0x6
35924:         #define _T3CON_TMR3CS_POSITION                              0x6
35925:         #define _T3CON_TMR3CS_SIZE                                  0x2
35926:         #define _T3CON_TMR3CS_LENGTH                                0x2
35927:         #define _T3CON_TMR3CS_MASK                                  0xC0
35928:         #define _T3CON_T3CKPS0_POSN                                 0x4
35929:         #define _T3CON_T3CKPS0_POSITION                             0x4
35930:         #define _T3CON_T3CKPS0_SIZE                                 0x1
35931:         #define _T3CON_T3CKPS0_LENGTH                               0x1
35932:         #define _T3CON_T3CKPS0_MASK                                 0x10
35933:         #define _T3CON_T3CKPS1_POSN                                 0x5
35934:         #define _T3CON_T3CKPS1_POSITION                             0x5
35935:         #define _T3CON_T3CKPS1_SIZE                                 0x1
35936:         #define _T3CON_T3CKPS1_LENGTH                               0x1
35937:         #define _T3CON_T3CKPS1_MASK                                 0x20
35938:         #define _T3CON_TMR3CS0_POSN                                 0x6
35939:         #define _T3CON_TMR3CS0_POSITION                             0x6
35940:         #define _T3CON_TMR3CS0_SIZE                                 0x1
35941:         #define _T3CON_TMR3CS0_LENGTH                               0x1
35942:         #define _T3CON_TMR3CS0_MASK                                 0x40
35943:         #define _T3CON_TMR3CS1_POSN                                 0x7
35944:         #define _T3CON_TMR3CS1_POSITION                             0x7
35945:         #define _T3CON_TMR3CS1_SIZE                                 0x1
35946:         #define _T3CON_TMR3CS1_LENGTH                               0x1
35947:         #define _T3CON_TMR3CS1_MASK                                 0x80
35948:         #define _T3CON_RD163_POSN                                   0x7
35949:         #define _T3CON_RD163_POSITION                               0x7
35950:         #define _T3CON_RD163_SIZE                                   0x1
35951:         #define _T3CON_RD163_LENGTH                                 0x1
35952:         #define _T3CON_RD163_MASK                                   0x80
35953:         #define _T3CON_SOSCEN3_POSN                                 0x3
35954:         #define _T3CON_SOSCEN3_POSITION                             0x3
35955:         #define _T3CON_SOSCEN3_SIZE                                 0x1
35956:         #define _T3CON_SOSCEN3_LENGTH                               0x1
35957:         #define _T3CON_SOSCEN3_MASK                                 0x8
35958:         #define _T3CON_T3RD16_POSN                                  0x7
35959:         #define _T3CON_T3RD16_POSITION                              0x7
35960:         #define _T3CON_T3RD16_SIZE                                  0x1
35961:         #define _T3CON_T3RD16_LENGTH                                0x1
35962:         #define _T3CON_T3RD16_MASK                                  0x80
35963:         
35964:         // Register: TMR3
35965:         extern volatile unsigned short          TMR3                @ 0xFB2;
35966:         #ifndef _LIB_BUILD
35967:         asm("TMR3 equ 0FB2h");
35968:         #endif
35969:         
35970:         // Register: TMR3L
35971:         extern volatile unsigned char           TMR3L               @ 0xFB2;
35972:         #ifndef _LIB_BUILD
35973:         asm("TMR3L equ 0FB2h");
35974:         #endif
35975:         // bitfield definitions
35976:         typedef union {
35977:             struct {
35978:                 unsigned TMR3L                  :8;
35979:             };
35980:         } TMR3Lbits_t;
35981:         extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
35982:         // bitfield macros
35983:         #define _TMR3L_TMR3L_POSN                                   0x0
35984:         #define _TMR3L_TMR3L_POSITION                               0x0
35985:         #define _TMR3L_TMR3L_SIZE                                   0x8
35986:         #define _TMR3L_TMR3L_LENGTH                                 0x8
35987:         #define _TMR3L_TMR3L_MASK                                   0xFF
35988:         
35989:         // Register: TMR3H
35990:         extern volatile unsigned char           TMR3H               @ 0xFB3;
35991:         #ifndef _LIB_BUILD
35992:         asm("TMR3H equ 0FB3h");
35993:         #endif
35994:         // bitfield definitions
35995:         typedef union {
35996:             struct {
35997:                 unsigned TMR3H                  :8;
35998:             };
35999:         } TMR3Hbits_t;
36000:         extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
36001:         // bitfield macros
36002:         #define _TMR3H_TMR3H_POSN                                   0x0
36003:         #define _TMR3H_TMR3H_POSITION                               0x0
36004:         #define _TMR3H_TMR3H_SIZE                                   0x8
36005:         #define _TMR3H_TMR3H_LENGTH                                 0x8
36006:         #define _TMR3H_TMR3H_MASK                                   0xFF
36007:         
36008:         // Register: CMSTAT
36009:         extern volatile unsigned char           CMSTAT              @ 0xFB4;
36010:         #ifndef _LIB_BUILD
36011:         asm("CMSTAT equ 0FB4h");
36012:         #endif
36013:         // aliases
36014:         extern volatile unsigned char           CMSTATUS            @ 0xFB4;
36015:         #ifndef _LIB_BUILD
36016:         asm("CMSTATUS equ 0FB4h");
36017:         #endif
36018:         // bitfield definitions
36019:         typedef union {
36020:             struct {
36021:                 unsigned                        :6;
36022:                 unsigned CMP1OUT                :1;
36023:                 unsigned CMP2OUT                :1;
36024:             };
36025:             struct {
36026:                 unsigned                        :6;
36027:                 unsigned C2OUT                  :1;
36028:             };
36029:             struct {
36030:                 unsigned                        :7;
36031:                 unsigned C3OUT                  :1;
36032:             };
36033:         } CMSTATbits_t;
36034:         extern volatile CMSTATbits_t CMSTATbits @ 0xFB4;
36035:         // bitfield macros
36036:         #define _CMSTAT_CMP1OUT_POSN                                0x6
36037:         #define _CMSTAT_CMP1OUT_POSITION                            0x6
36038:         #define _CMSTAT_CMP1OUT_SIZE                                0x1
36039:         #define _CMSTAT_CMP1OUT_LENGTH                              0x1
36040:         #define _CMSTAT_CMP1OUT_MASK                                0x40
36041:         #define _CMSTAT_CMP2OUT_POSN                                0x7
36042:         #define _CMSTAT_CMP2OUT_POSITION                            0x7
36043:         #define _CMSTAT_CMP2OUT_SIZE                                0x1
36044:         #define _CMSTAT_CMP2OUT_LENGTH                              0x1
36045:         #define _CMSTAT_CMP2OUT_MASK                                0x80
36046:         #define _CMSTAT_C2OUT_POSN                                  0x6
36047:         #define _CMSTAT_C2OUT_POSITION                              0x6
36048:         #define _CMSTAT_C2OUT_SIZE                                  0x1
36049:         #define _CMSTAT_C2OUT_LENGTH                                0x1
36050:         #define _CMSTAT_C2OUT_MASK                                  0x40
36051:         #define _CMSTAT_C3OUT_POSN                                  0x7
36052:         #define _CMSTAT_C3OUT_POSITION                              0x7
36053:         #define _CMSTAT_C3OUT_SIZE                                  0x1
36054:         #define _CMSTAT_C3OUT_LENGTH                                0x1
36055:         #define _CMSTAT_C3OUT_MASK                                  0x80
36056:         // alias bitfield definitions
36057:         typedef union {
36058:             struct {
36059:                 unsigned                        :6;
36060:                 unsigned CMP1OUT                :1;
36061:                 unsigned CMP2OUT                :1;
36062:             };
36063:             struct {
36064:                 unsigned                        :6;
36065:                 unsigned C2OUT                  :1;
36066:             };
36067:             struct {
36068:                 unsigned                        :7;
36069:                 unsigned C3OUT                  :1;
36070:             };
36071:         } CMSTATUSbits_t;
36072:         extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xFB4;
36073:         // bitfield macros
36074:         #define _CMSTATUS_CMP1OUT_POSN                              0x6
36075:         #define _CMSTATUS_CMP1OUT_POSITION                          0x6
36076:         #define _CMSTATUS_CMP1OUT_SIZE                              0x1
36077:         #define _CMSTATUS_CMP1OUT_LENGTH                            0x1
36078:         #define _CMSTATUS_CMP1OUT_MASK                              0x40
36079:         #define _CMSTATUS_CMP2OUT_POSN                              0x7
36080:         #define _CMSTATUS_CMP2OUT_POSITION                          0x7
36081:         #define _CMSTATUS_CMP2OUT_SIZE                              0x1
36082:         #define _CMSTATUS_CMP2OUT_LENGTH                            0x1
36083:         #define _CMSTATUS_CMP2OUT_MASK                              0x80
36084:         #define _CMSTATUS_C2OUT_POSN                                0x6
36085:         #define _CMSTATUS_C2OUT_POSITION                            0x6
36086:         #define _CMSTATUS_C2OUT_SIZE                                0x1
36087:         #define _CMSTATUS_C2OUT_LENGTH                              0x1
36088:         #define _CMSTATUS_C2OUT_MASK                                0x40
36089:         #define _CMSTATUS_C3OUT_POSN                                0x7
36090:         #define _CMSTATUS_C3OUT_POSITION                            0x7
36091:         #define _CMSTATUS_C3OUT_SIZE                                0x1
36092:         #define _CMSTATUS_C3OUT_LENGTH                              0x1
36093:         #define _CMSTATUS_C3OUT_MASK                                0x80
36094:         
36095:         // Register: CVRCON
36096:         extern volatile unsigned char           CVRCON              @ 0xFB5;
36097:         #ifndef _LIB_BUILD
36098:         asm("CVRCON equ 0FB5h");
36099:         #endif
36100:         // bitfield definitions
36101:         typedef union {
36102:             struct {
36103:                 unsigned CVR                    :5;
36104:                 unsigned CVRSS                  :1;
36105:                 unsigned CVROE                  :1;
36106:                 unsigned CVREN                  :1;
36107:             };
36108:             struct {
36109:                 unsigned CVR0                   :1;
36110:                 unsigned CVR1                   :1;
36111:                 unsigned CVR2                   :1;
36112:                 unsigned CVR3                   :1;
36113:                 unsigned CVR4                   :1;
36114:             };
36115:             struct {
36116:                 unsigned                        :6;
36117:                 unsigned CVROEN                 :1;
36118:             };
36119:             struct {
36120:                 unsigned                        :5;
36121:                 unsigned CVRR                   :1;
36122:             };
36123:         } CVRCONbits_t;
36124:         extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
36125:         // bitfield macros
36126:         #define _CVRCON_CVR_POSN                                    0x0
36127:         #define _CVRCON_CVR_POSITION                                0x0
36128:         #define _CVRCON_CVR_SIZE                                    0x5
36129:         #define _CVRCON_CVR_LENGTH                                  0x5
36130:         #define _CVRCON_CVR_MASK                                    0x1F
36131:         #define _CVRCON_CVRSS_POSN                                  0x5
36132:         #define _CVRCON_CVRSS_POSITION                              0x5
36133:         #define _CVRCON_CVRSS_SIZE                                  0x1
36134:         #define _CVRCON_CVRSS_LENGTH                                0x1
36135:         #define _CVRCON_CVRSS_MASK                                  0x20
36136:         #define _CVRCON_CVROE_POSN                                  0x6
36137:         #define _CVRCON_CVROE_POSITION                              0x6
36138:         #define _CVRCON_CVROE_SIZE                                  0x1
36139:         #define _CVRCON_CVROE_LENGTH                                0x1
36140:         #define _CVRCON_CVROE_MASK                                  0x40
36141:         #define _CVRCON_CVREN_POSN                                  0x7
36142:         #define _CVRCON_CVREN_POSITION                              0x7
36143:         #define _CVRCON_CVREN_SIZE                                  0x1
36144:         #define _CVRCON_CVREN_LENGTH                                0x1
36145:         #define _CVRCON_CVREN_MASK                                  0x80
36146:         #define _CVRCON_CVR0_POSN                                   0x0
36147:         #define _CVRCON_CVR0_POSITION                               0x0
36148:         #define _CVRCON_CVR0_SIZE                                   0x1
36149:         #define _CVRCON_CVR0_LENGTH                                 0x1
36150:         #define _CVRCON_CVR0_MASK                                   0x1
36151:         #define _CVRCON_CVR1_POSN                                   0x1
36152:         #define _CVRCON_CVR1_POSITION                               0x1
36153:         #define _CVRCON_CVR1_SIZE                                   0x1
36154:         #define _CVRCON_CVR1_LENGTH                                 0x1
36155:         #define _CVRCON_CVR1_MASK                                   0x2
36156:         #define _CVRCON_CVR2_POSN                                   0x2
36157:         #define _CVRCON_CVR2_POSITION                               0x2
36158:         #define _CVRCON_CVR2_SIZE                                   0x1
36159:         #define _CVRCON_CVR2_LENGTH                                 0x1
36160:         #define _CVRCON_CVR2_MASK                                   0x4
36161:         #define _CVRCON_CVR3_POSN                                   0x3
36162:         #define _CVRCON_CVR3_POSITION                               0x3
36163:         #define _CVRCON_CVR3_SIZE                                   0x1
36164:         #define _CVRCON_CVR3_LENGTH                                 0x1
36165:         #define _CVRCON_CVR3_MASK                                   0x8
36166:         #define _CVRCON_CVR4_POSN                                   0x4
36167:         #define _CVRCON_CVR4_POSITION                               0x4
36168:         #define _CVRCON_CVR4_SIZE                                   0x1
36169:         #define _CVRCON_CVR4_LENGTH                                 0x1
36170:         #define _CVRCON_CVR4_MASK                                   0x10
36171:         #define _CVRCON_CVROEN_POSN                                 0x6
36172:         #define _CVRCON_CVROEN_POSITION                             0x6
36173:         #define _CVRCON_CVROEN_SIZE                                 0x1
36174:         #define _CVRCON_CVROEN_LENGTH                               0x1
36175:         #define _CVRCON_CVROEN_MASK                                 0x40
36176:         #define _CVRCON_CVRR_POSN                                   0x5
36177:         #define _CVRCON_CVRR_POSITION                               0x5
36178:         #define _CVRCON_CVRR_SIZE                                   0x1
36179:         #define _CVRCON_CVRR_LENGTH                                 0x1
36180:         #define _CVRCON_CVRR_MASK                                   0x20
36181:         
36182:         // Register: PIE4
36183:         extern volatile unsigned char           PIE4                @ 0xFB6;
36184:         #ifndef _LIB_BUILD
36185:         asm("PIE4 equ 0FB6h");
36186:         #endif
36187:         // bitfield definitions
36188:         typedef union {
36189:             struct {
36190:                 unsigned CCP3IE                 :1;
36191:                 unsigned CCP4IE                 :1;
36192:                 unsigned CCP5IE                 :1;
36193:                 unsigned                        :1;
36194:                 unsigned CMP1IE                 :1;
36195:                 unsigned CMP2IE                 :1;
36196:                 unsigned EEIE                   :1;
36197:                 unsigned TMR4IE                 :1;
36198:             };
36199:         } PIE4bits_t;
36200:         extern volatile PIE4bits_t PIE4bits @ 0xFB6;
36201:         // bitfield macros
36202:         #define _PIE4_CCP3IE_POSN                                   0x0
36203:         #define _PIE4_CCP3IE_POSITION                               0x0
36204:         #define _PIE4_CCP3IE_SIZE                                   0x1
36205:         #define _PIE4_CCP3IE_LENGTH                                 0x1
36206:         #define _PIE4_CCP3IE_MASK                                   0x1
36207:         #define _PIE4_CCP4IE_POSN                                   0x1
36208:         #define _PIE4_CCP4IE_POSITION                               0x1
36209:         #define _PIE4_CCP4IE_SIZE                                   0x1
36210:         #define _PIE4_CCP4IE_LENGTH                                 0x1
36211:         #define _PIE4_CCP4IE_MASK                                   0x2
36212:         #define _PIE4_CCP5IE_POSN                                   0x2
36213:         #define _PIE4_CCP5IE_POSITION                               0x2
36214:         #define _PIE4_CCP5IE_SIZE                                   0x1
36215:         #define _PIE4_CCP5IE_LENGTH                                 0x1
36216:         #define _PIE4_CCP5IE_MASK                                   0x4
36217:         #define _PIE4_CMP1IE_POSN                                   0x4
36218:         #define _PIE4_CMP1IE_POSITION                               0x4
36219:         #define _PIE4_CMP1IE_SIZE                                   0x1
36220:         #define _PIE4_CMP1IE_LENGTH                                 0x1
36221:         #define _PIE4_CMP1IE_MASK                                   0x10
36222:         #define _PIE4_CMP2IE_POSN                                   0x5
36223:         #define _PIE4_CMP2IE_POSITION                               0x5
36224:         #define _PIE4_CMP2IE_SIZE                                   0x1
36225:         #define _PIE4_CMP2IE_LENGTH                                 0x1
36226:         #define _PIE4_CMP2IE_MASK                                   0x20
36227:         #define _PIE4_EEIE_POSN                                     0x6
36228:         #define _PIE4_EEIE_POSITION                                 0x6
36229:         #define _PIE4_EEIE_SIZE                                     0x1
36230:         #define _PIE4_EEIE_LENGTH                                   0x1
36231:         #define _PIE4_EEIE_MASK                                     0x40
36232:         #define _PIE4_TMR4IE_POSN                                   0x7
36233:         #define _PIE4_TMR4IE_POSITION                               0x7
36234:         #define _PIE4_TMR4IE_SIZE                                   0x1
36235:         #define _PIE4_TMR4IE_LENGTH                                 0x1
36236:         #define _PIE4_TMR4IE_MASK                                   0x80
36237:         
36238:         // Register: PIR4
36239:         extern volatile unsigned char           PIR4                @ 0xFB7;
36240:         #ifndef _LIB_BUILD
36241:         asm("PIR4 equ 0FB7h");
36242:         #endif
36243:         // bitfield definitions
36244:         typedef union {
36245:             struct {
36246:                 unsigned CCP3IF                 :1;
36247:                 unsigned CCP4IF                 :1;
36248:                 unsigned CCP5IF                 :1;
36249:                 unsigned                        :1;
36250:                 unsigned CMP1IF                 :1;
36251:                 unsigned CMP2IF                 :1;
36252:                 unsigned EEIF                   :1;
36253:                 unsigned TMR4IF                 :1;
36254:             };
36255:         } PIR4bits_t;
36256:         extern volatile PIR4bits_t PIR4bits @ 0xFB7;
36257:         // bitfield macros
36258:         #define _PIR4_CCP3IF_POSN                                   0x0
36259:         #define _PIR4_CCP3IF_POSITION                               0x0
36260:         #define _PIR4_CCP3IF_SIZE                                   0x1
36261:         #define _PIR4_CCP3IF_LENGTH                                 0x1
36262:         #define _PIR4_CCP3IF_MASK                                   0x1
36263:         #define _PIR4_CCP4IF_POSN                                   0x1
36264:         #define _PIR4_CCP4IF_POSITION                               0x1
36265:         #define _PIR4_CCP4IF_SIZE                                   0x1
36266:         #define _PIR4_CCP4IF_LENGTH                                 0x1
36267:         #define _PIR4_CCP4IF_MASK                                   0x2
36268:         #define _PIR4_CCP5IF_POSN                                   0x2
36269:         #define _PIR4_CCP5IF_POSITION                               0x2
36270:         #define _PIR4_CCP5IF_SIZE                                   0x1
36271:         #define _PIR4_CCP5IF_LENGTH                                 0x1
36272:         #define _PIR4_CCP5IF_MASK                                   0x4
36273:         #define _PIR4_CMP1IF_POSN                                   0x4
36274:         #define _PIR4_CMP1IF_POSITION                               0x4
36275:         #define _PIR4_CMP1IF_SIZE                                   0x1
36276:         #define _PIR4_CMP1IF_LENGTH                                 0x1
36277:         #define _PIR4_CMP1IF_MASK                                   0x10
36278:         #define _PIR4_CMP2IF_POSN                                   0x5
36279:         #define _PIR4_CMP2IF_POSITION                               0x5
36280:         #define _PIR4_CMP2IF_SIZE                                   0x1
36281:         #define _PIR4_CMP2IF_LENGTH                                 0x1
36282:         #define _PIR4_CMP2IF_MASK                                   0x20
36283:         #define _PIR4_EEIF_POSN                                     0x6
36284:         #define _PIR4_EEIF_POSITION                                 0x6
36285:         #define _PIR4_EEIF_SIZE                                     0x1
36286:         #define _PIR4_EEIF_LENGTH                                   0x1
36287:         #define _PIR4_EEIF_MASK                                     0x40
36288:         #define _PIR4_TMR4IF_POSN                                   0x7
36289:         #define _PIR4_TMR4IF_POSITION                               0x7
36290:         #define _PIR4_TMR4IF_SIZE                                   0x1
36291:         #define _PIR4_TMR4IF_LENGTH                                 0x1
36292:         #define _PIR4_TMR4IF_MASK                                   0x80
36293:         
36294:         // Register: IPR4
36295:         extern volatile unsigned char           IPR4                @ 0xFB8;
36296:         #ifndef _LIB_BUILD
36297:         asm("IPR4 equ 0FB8h");
36298:         #endif
36299:         // bitfield definitions
36300:         typedef union {
36301:             struct {
36302:                 unsigned CCP3IP                 :1;
36303:                 unsigned CCP4IP                 :1;
36304:                 unsigned CCP5IP                 :1;
36305:                 unsigned                        :1;
36306:                 unsigned CMP1IP                 :1;
36307:                 unsigned CMP2IP                 :1;
36308:                 unsigned EEIP                   :1;
36309:                 unsigned TMR4IP                 :1;
36310:             };
36311:             struct {
36312:                 unsigned CCIP3IP                :1;
36313:             };
36314:         } IPR4bits_t;
36315:         extern volatile IPR4bits_t IPR4bits @ 0xFB8;
36316:         // bitfield macros
36317:         #define _IPR4_CCP3IP_POSN                                   0x0
36318:         #define _IPR4_CCP3IP_POSITION                               0x0
36319:         #define _IPR4_CCP3IP_SIZE                                   0x1
36320:         #define _IPR4_CCP3IP_LENGTH                                 0x1
36321:         #define _IPR4_CCP3IP_MASK                                   0x1
36322:         #define _IPR4_CCP4IP_POSN                                   0x1
36323:         #define _IPR4_CCP4IP_POSITION                               0x1
36324:         #define _IPR4_CCP4IP_SIZE                                   0x1
36325:         #define _IPR4_CCP4IP_LENGTH                                 0x1
36326:         #define _IPR4_CCP4IP_MASK                                   0x2
36327:         #define _IPR4_CCP5IP_POSN                                   0x2
36328:         #define _IPR4_CCP5IP_POSITION                               0x2
36329:         #define _IPR4_CCP5IP_SIZE                                   0x1
36330:         #define _IPR4_CCP5IP_LENGTH                                 0x1
36331:         #define _IPR4_CCP5IP_MASK                                   0x4
36332:         #define _IPR4_CMP1IP_POSN                                   0x4
36333:         #define _IPR4_CMP1IP_POSITION                               0x4
36334:         #define _IPR4_CMP1IP_SIZE                                   0x1
36335:         #define _IPR4_CMP1IP_LENGTH                                 0x1
36336:         #define _IPR4_CMP1IP_MASK                                   0x10
36337:         #define _IPR4_CMP2IP_POSN                                   0x5
36338:         #define _IPR4_CMP2IP_POSITION                               0x5
36339:         #define _IPR4_CMP2IP_SIZE                                   0x1
36340:         #define _IPR4_CMP2IP_LENGTH                                 0x1
36341:         #define _IPR4_CMP2IP_MASK                                   0x20
36342:         #define _IPR4_EEIP_POSN                                     0x6
36343:         #define _IPR4_EEIP_POSITION                                 0x6
36344:         #define _IPR4_EEIP_SIZE                                     0x1
36345:         #define _IPR4_EEIP_LENGTH                                   0x1
36346:         #define _IPR4_EEIP_MASK                                     0x40
36347:         #define _IPR4_TMR4IP_POSN                                   0x7
36348:         #define _IPR4_TMR4IP_POSITION                               0x7
36349:         #define _IPR4_TMR4IP_SIZE                                   0x1
36350:         #define _IPR4_TMR4IP_LENGTH                                 0x1
36351:         #define _IPR4_TMR4IP_MASK                                   0x80
36352:         #define _IPR4_CCIP3IP_POSN                                  0x0
36353:         #define _IPR4_CCIP3IP_POSITION                              0x0
36354:         #define _IPR4_CCIP3IP_SIZE                                  0x1
36355:         #define _IPR4_CCIP3IP_LENGTH                                0x1
36356:         #define _IPR4_CCIP3IP_MASK                                  0x1
36357:         
36358:         // Register: BAUDCON2
36359:         extern volatile unsigned char           BAUDCON2            @ 0xFB9;
36360:         #ifndef _LIB_BUILD
36361:         asm("BAUDCON2 equ 0FB9h");
36362:         #endif
36363:         // bitfield definitions
36364:         typedef union {
36365:             struct {
36366:                 unsigned ABDEN                  :1;
36367:                 unsigned WUE                    :1;
36368:                 unsigned                        :1;
36369:                 unsigned BRG16                  :1;
36370:                 unsigned TXCKP                  :1;
36371:                 unsigned RXDTP                  :1;
36372:                 unsigned RCIDL                  :1;
36373:                 unsigned ABDOVF                 :1;
36374:             };
36375:             struct {
36376:                 unsigned                        :6;
36377:                 unsigned RCMT                   :1;
36378:             };
36379:             struct {
36380:                 unsigned ABDEN2                 :1;
36381:             };
36382:             struct {
36383:                 unsigned                        :7;
36384:                 unsigned ABDOVF2                :1;
36385:             };
36386:             struct {
36387:                 unsigned                        :3;
36388:                 unsigned BRG162                 :1;
36389:             };
36390:             struct {
36391:                 unsigned                        :5;
36392:                 unsigned DTRXP2                 :1;
36393:             };
36394:             struct {
36395:                 unsigned                        :6;
36396:                 unsigned RCIDL2                 :1;
36397:             };
36398:             struct {
36399:                 unsigned                        :6;
36400:                 unsigned RCMT2                  :1;
36401:             };
36402:             struct {
36403:                 unsigned                        :5;
36404:                 unsigned RXDTP2                 :1;
36405:             };
36406:             struct {
36407:                 unsigned                        :4;
36408:                 unsigned SCKP2                  :1;
36409:             };
36410:             struct {
36411:                 unsigned                        :4;
36412:                 unsigned TXCKP2                 :1;
36413:             };
36414:             struct {
36415:                 unsigned                        :1;
36416:                 unsigned WUE2                   :1;
36417:             };
36418:         } BAUDCON2bits_t;
36419:         extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xFB9;
36420:         // bitfield macros
36421:         #define _BAUDCON2_ABDEN_POSN                                0x0
36422:         #define _BAUDCON2_ABDEN_POSITION                            0x0
36423:         #define _BAUDCON2_ABDEN_SIZE                                0x1
36424:         #define _BAUDCON2_ABDEN_LENGTH                              0x1
36425:         #define _BAUDCON2_ABDEN_MASK                                0x1
36426:         #define _BAUDCON2_WUE_POSN                                  0x1
36427:         #define _BAUDCON2_WUE_POSITION                              0x1
36428:         #define _BAUDCON2_WUE_SIZE                                  0x1
36429:         #define _BAUDCON2_WUE_LENGTH                                0x1
36430:         #define _BAUDCON2_WUE_MASK                                  0x2
36431:         #define _BAUDCON2_BRG16_POSN                                0x3
36432:         #define _BAUDCON2_BRG16_POSITION                            0x3
36433:         #define _BAUDCON2_BRG16_SIZE                                0x1
36434:         #define _BAUDCON2_BRG16_LENGTH                              0x1
36435:         #define _BAUDCON2_BRG16_MASK                                0x8
36436:         #define _BAUDCON2_TXCKP_POSN                                0x4
36437:         #define _BAUDCON2_TXCKP_POSITION                            0x4
36438:         #define _BAUDCON2_TXCKP_SIZE                                0x1
36439:         #define _BAUDCON2_TXCKP_LENGTH                              0x1
36440:         #define _BAUDCON2_TXCKP_MASK                                0x10
36441:         #define _BAUDCON2_RXDTP_POSN                                0x5
36442:         #define _BAUDCON2_RXDTP_POSITION                            0x5
36443:         #define _BAUDCON2_RXDTP_SIZE                                0x1
36444:         #define _BAUDCON2_RXDTP_LENGTH                              0x1
36445:         #define _BAUDCON2_RXDTP_MASK                                0x20
36446:         #define _BAUDCON2_RCIDL_POSN                                0x6
36447:         #define _BAUDCON2_RCIDL_POSITION                            0x6
36448:         #define _BAUDCON2_RCIDL_SIZE                                0x1
36449:         #define _BAUDCON2_RCIDL_LENGTH                              0x1
36450:         #define _BAUDCON2_RCIDL_MASK                                0x40
36451:         #define _BAUDCON2_ABDOVF_POSN                               0x7
36452:         #define _BAUDCON2_ABDOVF_POSITION                           0x7
36453:         #define _BAUDCON2_ABDOVF_SIZE                               0x1
36454:         #define _BAUDCON2_ABDOVF_LENGTH                             0x1
36455:         #define _BAUDCON2_ABDOVF_MASK                               0x80
36456:         #define _BAUDCON2_RCMT_POSN                                 0x6
36457:         #define _BAUDCON2_RCMT_POSITION                             0x6
36458:         #define _BAUDCON2_RCMT_SIZE                                 0x1
36459:         #define _BAUDCON2_RCMT_LENGTH                               0x1
36460:         #define _BAUDCON2_RCMT_MASK                                 0x40
36461:         #define _BAUDCON2_ABDEN2_POSN                               0x0
36462:         #define _BAUDCON2_ABDEN2_POSITION                           0x0
36463:         #define _BAUDCON2_ABDEN2_SIZE                               0x1
36464:         #define _BAUDCON2_ABDEN2_LENGTH                             0x1
36465:         #define _BAUDCON2_ABDEN2_MASK                               0x1
36466:         #define _BAUDCON2_ABDOVF2_POSN                              0x7
36467:         #define _BAUDCON2_ABDOVF2_POSITION                          0x7
36468:         #define _BAUDCON2_ABDOVF2_SIZE                              0x1
36469:         #define _BAUDCON2_ABDOVF2_LENGTH                            0x1
36470:         #define _BAUDCON2_ABDOVF2_MASK                              0x80
36471:         #define _BAUDCON2_BRG162_POSN                               0x3
36472:         #define _BAUDCON2_BRG162_POSITION                           0x3
36473:         #define _BAUDCON2_BRG162_SIZE                               0x1
36474:         #define _BAUDCON2_BRG162_LENGTH                             0x1
36475:         #define _BAUDCON2_BRG162_MASK                               0x8
36476:         #define _BAUDCON2_DTRXP2_POSN                               0x5
36477:         #define _BAUDCON2_DTRXP2_POSITION                           0x5
36478:         #define _BAUDCON2_DTRXP2_SIZE                               0x1
36479:         #define _BAUDCON2_DTRXP2_LENGTH                             0x1
36480:         #define _BAUDCON2_DTRXP2_MASK                               0x20
36481:         #define _BAUDCON2_RCIDL2_POSN                               0x6
36482:         #define _BAUDCON2_RCIDL2_POSITION                           0x6
36483:         #define _BAUDCON2_RCIDL2_SIZE                               0x1
36484:         #define _BAUDCON2_RCIDL2_LENGTH                             0x1
36485:         #define _BAUDCON2_RCIDL2_MASK                               0x40
36486:         #define _BAUDCON2_RCMT2_POSN                                0x6
36487:         #define _BAUDCON2_RCMT2_POSITION                            0x6
36488:         #define _BAUDCON2_RCMT2_SIZE                                0x1
36489:         #define _BAUDCON2_RCMT2_LENGTH                              0x1
36490:         #define _BAUDCON2_RCMT2_MASK                                0x40
36491:         #define _BAUDCON2_RXDTP2_POSN                               0x5
36492:         #define _BAUDCON2_RXDTP2_POSITION                           0x5
36493:         #define _BAUDCON2_RXDTP2_SIZE                               0x1
36494:         #define _BAUDCON2_RXDTP2_LENGTH                             0x1
36495:         #define _BAUDCON2_RXDTP2_MASK                               0x20
36496:         #define _BAUDCON2_SCKP2_POSN                                0x4
36497:         #define _BAUDCON2_SCKP2_POSITION                            0x4
36498:         #define _BAUDCON2_SCKP2_SIZE                                0x1
36499:         #define _BAUDCON2_SCKP2_LENGTH                              0x1
36500:         #define _BAUDCON2_SCKP2_MASK                                0x10
36501:         #define _BAUDCON2_TXCKP2_POSN                               0x4
36502:         #define _BAUDCON2_TXCKP2_POSITION                           0x4
36503:         #define _BAUDCON2_TXCKP2_SIZE                               0x1
36504:         #define _BAUDCON2_TXCKP2_LENGTH                             0x1
36505:         #define _BAUDCON2_TXCKP2_MASK                               0x10
36506:         #define _BAUDCON2_WUE2_POSN                                 0x1
36507:         #define _BAUDCON2_WUE2_POSITION                             0x1
36508:         #define _BAUDCON2_WUE2_SIZE                                 0x1
36509:         #define _BAUDCON2_WUE2_LENGTH                               0x1
36510:         #define _BAUDCON2_WUE2_MASK                                 0x2
36511:         
36512:         // Register: TXSTA2
36513:         extern volatile unsigned char           TXSTA2              @ 0xFBA;
36514:         #ifndef _LIB_BUILD
36515:         asm("TXSTA2 equ 0FBAh");
36516:         #endif
36517:         // bitfield definitions
36518:         typedef union {
36519:             struct {
36520:                 unsigned TX9D                   :1;
36521:                 unsigned TRMT                   :1;
36522:                 unsigned BRGH                   :1;
36523:                 unsigned SENDB                  :1;
36524:                 unsigned SYNC                   :1;
36525:                 unsigned TXEN                   :1;
36526:                 unsigned TX9                    :1;
36527:                 unsigned CSRC                   :1;
36528:             };
36529:             struct {
36530:                 unsigned TX9D2                  :1;
36531:                 unsigned TRMT2                  :1;
36532:                 unsigned BRGH2                  :1;
36533:                 unsigned SENDB2                 :1;
36534:                 unsigned SYNC2                  :1;
36535:                 unsigned TXEN2                  :1;
36536:                 unsigned TX92                   :1;
36537:                 unsigned CSRC2                  :1;
36538:             };
36539:             struct {
36540:                 unsigned                        :6;
36541:                 unsigned TX8_92                 :1;
36542:             };
36543:             struct {
36544:                 unsigned TXD82                  :1;
36545:             };
36546:         } TXSTA2bits_t;
36547:         extern volatile TXSTA2bits_t TXSTA2bits @ 0xFBA;
36548:         // bitfield macros
36549:         #define _TXSTA2_TX9D_POSN                                   0x0
36550:         #define _TXSTA2_TX9D_POSITION                               0x0
36551:         #define _TXSTA2_TX9D_SIZE                                   0x1
36552:         #define _TXSTA2_TX9D_LENGTH                                 0x1
36553:         #define _TXSTA2_TX9D_MASK                                   0x1
36554:         #define _TXSTA2_TRMT_POSN                                   0x1
36555:         #define _TXSTA2_TRMT_POSITION                               0x1
36556:         #define _TXSTA2_TRMT_SIZE                                   0x1
36557:         #define _TXSTA2_TRMT_LENGTH                                 0x1
36558:         #define _TXSTA2_TRMT_MASK                                   0x2
36559:         #define _TXSTA2_BRGH_POSN                                   0x2
36560:         #define _TXSTA2_BRGH_POSITION                               0x2
36561:         #define _TXSTA2_BRGH_SIZE                                   0x1
36562:         #define _TXSTA2_BRGH_LENGTH                                 0x1
36563:         #define _TXSTA2_BRGH_MASK                                   0x4
36564:         #define _TXSTA2_SENDB_POSN                                  0x3
36565:         #define _TXSTA2_SENDB_POSITION                              0x3
36566:         #define _TXSTA2_SENDB_SIZE                                  0x1
36567:         #define _TXSTA2_SENDB_LENGTH                                0x1
36568:         #define _TXSTA2_SENDB_MASK                                  0x8
36569:         #define _TXSTA2_SYNC_POSN                                   0x4
36570:         #define _TXSTA2_SYNC_POSITION                               0x4
36571:         #define _TXSTA2_SYNC_SIZE                                   0x1
36572:         #define _TXSTA2_SYNC_LENGTH                                 0x1
36573:         #define _TXSTA2_SYNC_MASK                                   0x10
36574:         #define _TXSTA2_TXEN_POSN                                   0x5
36575:         #define _TXSTA2_TXEN_POSITION                               0x5
36576:         #define _TXSTA2_TXEN_SIZE                                   0x1
36577:         #define _TXSTA2_TXEN_LENGTH                                 0x1
36578:         #define _TXSTA2_TXEN_MASK                                   0x20
36579:         #define _TXSTA2_TX9_POSN                                    0x6
36580:         #define _TXSTA2_TX9_POSITION                                0x6
36581:         #define _TXSTA2_TX9_SIZE                                    0x1
36582:         #define _TXSTA2_TX9_LENGTH                                  0x1
36583:         #define _TXSTA2_TX9_MASK                                    0x40
36584:         #define _TXSTA2_CSRC_POSN                                   0x7
36585:         #define _TXSTA2_CSRC_POSITION                               0x7
36586:         #define _TXSTA2_CSRC_SIZE                                   0x1
36587:         #define _TXSTA2_CSRC_LENGTH                                 0x1
36588:         #define _TXSTA2_CSRC_MASK                                   0x80
36589:         #define _TXSTA2_TX9D2_POSN                                  0x0
36590:         #define _TXSTA2_TX9D2_POSITION                              0x0
36591:         #define _TXSTA2_TX9D2_SIZE                                  0x1
36592:         #define _TXSTA2_TX9D2_LENGTH                                0x1
36593:         #define _TXSTA2_TX9D2_MASK                                  0x1
36594:         #define _TXSTA2_TRMT2_POSN                                  0x1
36595:         #define _TXSTA2_TRMT2_POSITION                              0x1
36596:         #define _TXSTA2_TRMT2_SIZE                                  0x1
36597:         #define _TXSTA2_TRMT2_LENGTH                                0x1
36598:         #define _TXSTA2_TRMT2_MASK                                  0x2
36599:         #define _TXSTA2_BRGH2_POSN                                  0x2
36600:         #define _TXSTA2_BRGH2_POSITION                              0x2
36601:         #define _TXSTA2_BRGH2_SIZE                                  0x1
36602:         #define _TXSTA2_BRGH2_LENGTH                                0x1
36603:         #define _TXSTA2_BRGH2_MASK                                  0x4
36604:         #define _TXSTA2_SENDB2_POSN                                 0x3
36605:         #define _TXSTA2_SENDB2_POSITION                             0x3
36606:         #define _TXSTA2_SENDB2_SIZE                                 0x1
36607:         #define _TXSTA2_SENDB2_LENGTH                               0x1
36608:         #define _TXSTA2_SENDB2_MASK                                 0x8
36609:         #define _TXSTA2_SYNC2_POSN                                  0x4
36610:         #define _TXSTA2_SYNC2_POSITION                              0x4
36611:         #define _TXSTA2_SYNC2_SIZE                                  0x1
36612:         #define _TXSTA2_SYNC2_LENGTH                                0x1
36613:         #define _TXSTA2_SYNC2_MASK                                  0x10
36614:         #define _TXSTA2_TXEN2_POSN                                  0x5
36615:         #define _TXSTA2_TXEN2_POSITION                              0x5
36616:         #define _TXSTA2_TXEN2_SIZE                                  0x1
36617:         #define _TXSTA2_TXEN2_LENGTH                                0x1
36618:         #define _TXSTA2_TXEN2_MASK                                  0x20
36619:         #define _TXSTA2_TX92_POSN                                   0x6
36620:         #define _TXSTA2_TX92_POSITION                               0x6
36621:         #define _TXSTA2_TX92_SIZE                                   0x1
36622:         #define _TXSTA2_TX92_LENGTH                                 0x1
36623:         #define _TXSTA2_TX92_MASK                                   0x40
36624:         #define _TXSTA2_CSRC2_POSN                                  0x7
36625:         #define _TXSTA2_CSRC2_POSITION                              0x7
36626:         #define _TXSTA2_CSRC2_SIZE                                  0x1
36627:         #define _TXSTA2_CSRC2_LENGTH                                0x1
36628:         #define _TXSTA2_CSRC2_MASK                                  0x80
36629:         #define _TXSTA2_TX8_92_POSN                                 0x6
36630:         #define _TXSTA2_TX8_92_POSITION                             0x6
36631:         #define _TXSTA2_TX8_92_SIZE                                 0x1
36632:         #define _TXSTA2_TX8_92_LENGTH                               0x1
36633:         #define _TXSTA2_TX8_92_MASK                                 0x40
36634:         #define _TXSTA2_TXD82_POSN                                  0x0
36635:         #define _TXSTA2_TXD82_POSITION                              0x0
36636:         #define _TXSTA2_TXD82_SIZE                                  0x1
36637:         #define _TXSTA2_TXD82_LENGTH                                0x1
36638:         #define _TXSTA2_TXD82_MASK                                  0x1
36639:         
36640:         // Register: CCP1CON
36641:         extern volatile unsigned char           CCP1CON             @ 0xFBB;
36642:         #ifndef _LIB_BUILD
36643:         asm("CCP1CON equ 0FBBh");
36644:         #endif
36645:         // aliases
36646:         extern volatile unsigned char           ECCP1CON            @ 0xFBB;
36647:         #ifndef _LIB_BUILD
36648:         asm("ECCP1CON equ 0FBBh");
36649:         #endif
36650:         // bitfield definitions
36651:         typedef union {
36652:             struct {
36653:                 unsigned CCP1M                  :4;
36654:                 unsigned DC1B                   :2;
36655:                 unsigned P1M                    :2;
36656:             };
36657:             struct {
36658:                 unsigned CCP1M0                 :1;
36659:                 unsigned CCP1M1                 :1;
36660:                 unsigned CCP1M2                 :1;
36661:                 unsigned CCP1M3                 :1;
36662:                 unsigned DC1B0                  :1;
36663:                 unsigned DC1B1                  :1;
36664:                 unsigned P1M0                   :1;
36665:                 unsigned P1M1                   :1;
36666:             };
36667:             struct {
36668:                 unsigned                        :4;
36669:                 unsigned CCP1Y                  :1;
36670:                 unsigned CCP1X                  :1;
36671:             };
36672:         } CCP1CONbits_t;
36673:         extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBB;
36674:         // bitfield macros
36675:         #define _CCP1CON_CCP1M_POSN                                 0x0
36676:         #define _CCP1CON_CCP1M_POSITION                             0x0
36677:         #define _CCP1CON_CCP1M_SIZE                                 0x4
36678:         #define _CCP1CON_CCP1M_LENGTH                               0x4
36679:         #define _CCP1CON_CCP1M_MASK                                 0xF
36680:         #define _CCP1CON_DC1B_POSN                                  0x4
36681:         #define _CCP1CON_DC1B_POSITION                              0x4
36682:         #define _CCP1CON_DC1B_SIZE                                  0x2
36683:         #define _CCP1CON_DC1B_LENGTH                                0x2
36684:         #define _CCP1CON_DC1B_MASK                                  0x30
36685:         #define _CCP1CON_P1M_POSN                                   0x6
36686:         #define _CCP1CON_P1M_POSITION                               0x6
36687:         #define _CCP1CON_P1M_SIZE                                   0x2
36688:         #define _CCP1CON_P1M_LENGTH                                 0x2
36689:         #define _CCP1CON_P1M_MASK                                   0xC0
36690:         #define _CCP1CON_CCP1M0_POSN                                0x0
36691:         #define _CCP1CON_CCP1M0_POSITION                            0x0
36692:         #define _CCP1CON_CCP1M0_SIZE                                0x1
36693:         #define _CCP1CON_CCP1M0_LENGTH                              0x1
36694:         #define _CCP1CON_CCP1M0_MASK                                0x1
36695:         #define _CCP1CON_CCP1M1_POSN                                0x1
36696:         #define _CCP1CON_CCP1M1_POSITION                            0x1
36697:         #define _CCP1CON_CCP1M1_SIZE                                0x1
36698:         #define _CCP1CON_CCP1M1_LENGTH                              0x1
36699:         #define _CCP1CON_CCP1M1_MASK                                0x2
36700:         #define _CCP1CON_CCP1M2_POSN                                0x2
36701:         #define _CCP1CON_CCP1M2_POSITION                            0x2
36702:         #define _CCP1CON_CCP1M2_SIZE                                0x1
36703:         #define _CCP1CON_CCP1M2_LENGTH                              0x1
36704:         #define _CCP1CON_CCP1M2_MASK                                0x4
36705:         #define _CCP1CON_CCP1M3_POSN                                0x3
36706:         #define _CCP1CON_CCP1M3_POSITION                            0x3
36707:         #define _CCP1CON_CCP1M3_SIZE                                0x1
36708:         #define _CCP1CON_CCP1M3_LENGTH                              0x1
36709:         #define _CCP1CON_CCP1M3_MASK                                0x8
36710:         #define _CCP1CON_DC1B0_POSN                                 0x4
36711:         #define _CCP1CON_DC1B0_POSITION                             0x4
36712:         #define _CCP1CON_DC1B0_SIZE                                 0x1
36713:         #define _CCP1CON_DC1B0_LENGTH                               0x1
36714:         #define _CCP1CON_DC1B0_MASK                                 0x10
36715:         #define _CCP1CON_DC1B1_POSN                                 0x5
36716:         #define _CCP1CON_DC1B1_POSITION                             0x5
36717:         #define _CCP1CON_DC1B1_SIZE                                 0x1
36718:         #define _CCP1CON_DC1B1_LENGTH                               0x1
36719:         #define _CCP1CON_DC1B1_MASK                                 0x20
36720:         #define _CCP1CON_P1M0_POSN                                  0x6
36721:         #define _CCP1CON_P1M0_POSITION                              0x6
36722:         #define _CCP1CON_P1M0_SIZE                                  0x1
36723:         #define _CCP1CON_P1M0_LENGTH                                0x1
36724:         #define _CCP1CON_P1M0_MASK                                  0x40
36725:         #define _CCP1CON_P1M1_POSN                                  0x7
36726:         #define _CCP1CON_P1M1_POSITION                              0x7
36727:         #define _CCP1CON_P1M1_SIZE                                  0x1
36728:         #define _CCP1CON_P1M1_LENGTH                                0x1
36729:         #define _CCP1CON_P1M1_MASK                                  0x80
36730:         #define _CCP1CON_CCP1Y_POSN                                 0x4
36731:         #define _CCP1CON_CCP1Y_POSITION                             0x4
36732:         #define _CCP1CON_CCP1Y_SIZE                                 0x1
36733:         #define _CCP1CON_CCP1Y_LENGTH                               0x1
36734:         #define _CCP1CON_CCP1Y_MASK                                 0x10
36735:         #define _CCP1CON_CCP1X_POSN                                 0x5
36736:         #define _CCP1CON_CCP1X_POSITION                             0x5
36737:         #define _CCP1CON_CCP1X_SIZE                                 0x1
36738:         #define _CCP1CON_CCP1X_LENGTH                               0x1
36739:         #define _CCP1CON_CCP1X_MASK                                 0x20
36740:         // alias bitfield definitions
36741:         typedef union {
36742:             struct {
36743:                 unsigned CCP1M                  :4;
36744:                 unsigned DC1B                   :2;
36745:                 unsigned P1M                    :2;
36746:             };
36747:             struct {
36748:                 unsigned CCP1M0                 :1;
36749:                 unsigned CCP1M1                 :1;
36750:                 unsigned CCP1M2                 :1;
36751:                 unsigned CCP1M3                 :1;
36752:                 unsigned DC1B0                  :1;
36753:                 unsigned DC1B1                  :1;
36754:                 unsigned P1M0                   :1;
36755:                 unsigned P1M1                   :1;
36756:             };
36757:             struct {
36758:                 unsigned                        :4;
36759:                 unsigned CCP1Y                  :1;
36760:                 unsigned CCP1X                  :1;
36761:             };
36762:         } ECCP1CONbits_t;
36763:         extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBB;
36764:         // bitfield macros
36765:         #define _ECCP1CON_CCP1M_POSN                                0x0
36766:         #define _ECCP1CON_CCP1M_POSITION                            0x0
36767:         #define _ECCP1CON_CCP1M_SIZE                                0x4
36768:         #define _ECCP1CON_CCP1M_LENGTH                              0x4
36769:         #define _ECCP1CON_CCP1M_MASK                                0xF
36770:         #define _ECCP1CON_DC1B_POSN                                 0x4
36771:         #define _ECCP1CON_DC1B_POSITION                             0x4
36772:         #define _ECCP1CON_DC1B_SIZE                                 0x2
36773:         #define _ECCP1CON_DC1B_LENGTH                               0x2
36774:         #define _ECCP1CON_DC1B_MASK                                 0x30
36775:         #define _ECCP1CON_P1M_POSN                                  0x6
36776:         #define _ECCP1CON_P1M_POSITION                              0x6
36777:         #define _ECCP1CON_P1M_SIZE                                  0x2
36778:         #define _ECCP1CON_P1M_LENGTH                                0x2
36779:         #define _ECCP1CON_P1M_MASK                                  0xC0
36780:         #define _ECCP1CON_CCP1M0_POSN                               0x0
36781:         #define _ECCP1CON_CCP1M0_POSITION                           0x0
36782:         #define _ECCP1CON_CCP1M0_SIZE                               0x1
36783:         #define _ECCP1CON_CCP1M0_LENGTH                             0x1
36784:         #define _ECCP1CON_CCP1M0_MASK                               0x1
36785:         #define _ECCP1CON_CCP1M1_POSN                               0x1
36786:         #define _ECCP1CON_CCP1M1_POSITION                           0x1
36787:         #define _ECCP1CON_CCP1M1_SIZE                               0x1
36788:         #define _ECCP1CON_CCP1M1_LENGTH                             0x1
36789:         #define _ECCP1CON_CCP1M1_MASK                               0x2
36790:         #define _ECCP1CON_CCP1M2_POSN                               0x2
36791:         #define _ECCP1CON_CCP1M2_POSITION                           0x2
36792:         #define _ECCP1CON_CCP1M2_SIZE                               0x1
36793:         #define _ECCP1CON_CCP1M2_LENGTH                             0x1
36794:         #define _ECCP1CON_CCP1M2_MASK                               0x4
36795:         #define _ECCP1CON_CCP1M3_POSN                               0x3
36796:         #define _ECCP1CON_CCP1M3_POSITION                           0x3
36797:         #define _ECCP1CON_CCP1M3_SIZE                               0x1
36798:         #define _ECCP1CON_CCP1M3_LENGTH                             0x1
36799:         #define _ECCP1CON_CCP1M3_MASK                               0x8
36800:         #define _ECCP1CON_DC1B0_POSN                                0x4
36801:         #define _ECCP1CON_DC1B0_POSITION                            0x4
36802:         #define _ECCP1CON_DC1B0_SIZE                                0x1
36803:         #define _ECCP1CON_DC1B0_LENGTH                              0x1
36804:         #define _ECCP1CON_DC1B0_MASK                                0x10
36805:         #define _ECCP1CON_DC1B1_POSN                                0x5
36806:         #define _ECCP1CON_DC1B1_POSITION                            0x5
36807:         #define _ECCP1CON_DC1B1_SIZE                                0x1
36808:         #define _ECCP1CON_DC1B1_LENGTH                              0x1
36809:         #define _ECCP1CON_DC1B1_MASK                                0x20
36810:         #define _ECCP1CON_P1M0_POSN                                 0x6
36811:         #define _ECCP1CON_P1M0_POSITION                             0x6
36812:         #define _ECCP1CON_P1M0_SIZE                                 0x1
36813:         #define _ECCP1CON_P1M0_LENGTH                               0x1
36814:         #define _ECCP1CON_P1M0_MASK                                 0x40
36815:         #define _ECCP1CON_P1M1_POSN                                 0x7
36816:         #define _ECCP1CON_P1M1_POSITION                             0x7
36817:         #define _ECCP1CON_P1M1_SIZE                                 0x1
36818:         #define _ECCP1CON_P1M1_LENGTH                               0x1
36819:         #define _ECCP1CON_P1M1_MASK                                 0x80
36820:         #define _ECCP1CON_CCP1Y_POSN                                0x4
36821:         #define _ECCP1CON_CCP1Y_POSITION                            0x4
36822:         #define _ECCP1CON_CCP1Y_SIZE                                0x1
36823:         #define _ECCP1CON_CCP1Y_LENGTH                              0x1
36824:         #define _ECCP1CON_CCP1Y_MASK                                0x10
36825:         #define _ECCP1CON_CCP1X_POSN                                0x5
36826:         #define _ECCP1CON_CCP1X_POSITION                            0x5
36827:         #define _ECCP1CON_CCP1X_SIZE                                0x1
36828:         #define _ECCP1CON_CCP1X_LENGTH                              0x1
36829:         #define _ECCP1CON_CCP1X_MASK                                0x20
36830:         
36831:         // Register: CCPR1
36832:         extern volatile unsigned short          CCPR1               @ 0xFBC;
36833:         #ifndef _LIB_BUILD
36834:         asm("CCPR1 equ 0FBCh");
36835:         #endif
36836:         
36837:         // Register: CCPR1L
36838:         extern volatile unsigned char           CCPR1L              @ 0xFBC;
36839:         #ifndef _LIB_BUILD
36840:         asm("CCPR1L equ 0FBCh");
36841:         #endif
36842:         // bitfield definitions
36843:         typedef union {
36844:             struct {
36845:                 unsigned CCPR1L                 :8;
36846:             };
36847:         } CCPR1Lbits_t;
36848:         extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBC;
36849:         // bitfield macros
36850:         #define _CCPR1L_CCPR1L_POSN                                 0x0
36851:         #define _CCPR1L_CCPR1L_POSITION                             0x0
36852:         #define _CCPR1L_CCPR1L_SIZE                                 0x8
36853:         #define _CCPR1L_CCPR1L_LENGTH                               0x8
36854:         #define _CCPR1L_CCPR1L_MASK                                 0xFF
36855:         
36856:         // Register: CCPR1H
36857:         extern volatile unsigned char           CCPR1H              @ 0xFBD;
36858:         #ifndef _LIB_BUILD
36859:         asm("CCPR1H equ 0FBDh");
36860:         #endif
36861:         // bitfield definitions
36862:         typedef union {
36863:             struct {
36864:                 unsigned CCPR1H                 :8;
36865:             };
36866:         } CCPR1Hbits_t;
36867:         extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBD;
36868:         // bitfield macros
36869:         #define _CCPR1H_CCPR1H_POSN                                 0x0
36870:         #define _CCPR1H_CCPR1H_POSITION                             0x0
36871:         #define _CCPR1H_CCPR1H_SIZE                                 0x8
36872:         #define _CCPR1H_CCPR1H_LENGTH                               0x8
36873:         #define _CCPR1H_CCPR1H_MASK                                 0xFF
36874:         
36875:         // Register: ECCP1DEL
36876:         extern volatile unsigned char           ECCP1DEL            @ 0xFBE;
36877:         #ifndef _LIB_BUILD
36878:         asm("ECCP1DEL equ 0FBEh");
36879:         #endif
36880:         // aliases
36881:         extern volatile unsigned char           PWM1CON             @ 0xFBE;
36882:         #ifndef _LIB_BUILD
36883:         asm("PWM1CON equ 0FBEh");
36884:         #endif
36885:         // bitfield definitions
36886:         typedef union {
36887:             struct {
36888:                 unsigned P1DC                   :7;
36889:                 unsigned P1RSEN                 :1;
36890:             };
36891:             struct {
36892:                 unsigned P1DC0                  :1;
36893:                 unsigned P1DC1                  :1;
36894:                 unsigned P1DC2                  :1;
36895:                 unsigned P1DC3                  :1;
36896:                 unsigned P1DC4                  :1;
36897:                 unsigned P1DC5                  :1;
36898:                 unsigned P1DC6                  :1;
36899:             };
36900:         } ECCP1DELbits_t;
36901:         extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBE;
36902:         // bitfield macros
36903:         #define _ECCP1DEL_P1DC_POSN                                 0x0
36904:         #define _ECCP1DEL_P1DC_POSITION                             0x0
36905:         #define _ECCP1DEL_P1DC_SIZE                                 0x7
36906:         #define _ECCP1DEL_P1DC_LENGTH                               0x7
36907:         #define _ECCP1DEL_P1DC_MASK                                 0x7F
36908:         #define _ECCP1DEL_P1RSEN_POSN                               0x7
36909:         #define _ECCP1DEL_P1RSEN_POSITION                           0x7
36910:         #define _ECCP1DEL_P1RSEN_SIZE                               0x1
36911:         #define _ECCP1DEL_P1RSEN_LENGTH                             0x1
36912:         #define _ECCP1DEL_P1RSEN_MASK                               0x80
36913:         #define _ECCP1DEL_P1DC0_POSN                                0x0
36914:         #define _ECCP1DEL_P1DC0_POSITION                            0x0
36915:         #define _ECCP1DEL_P1DC0_SIZE                                0x1
36916:         #define _ECCP1DEL_P1DC0_LENGTH                              0x1
36917:         #define _ECCP1DEL_P1DC0_MASK                                0x1
36918:         #define _ECCP1DEL_P1DC1_POSN                                0x1
36919:         #define _ECCP1DEL_P1DC1_POSITION                            0x1
36920:         #define _ECCP1DEL_P1DC1_SIZE                                0x1
36921:         #define _ECCP1DEL_P1DC1_LENGTH                              0x1
36922:         #define _ECCP1DEL_P1DC1_MASK                                0x2
36923:         #define _ECCP1DEL_P1DC2_POSN                                0x2
36924:         #define _ECCP1DEL_P1DC2_POSITION                            0x2
36925:         #define _ECCP1DEL_P1DC2_SIZE                                0x1
36926:         #define _ECCP1DEL_P1DC2_LENGTH                              0x1
36927:         #define _ECCP1DEL_P1DC2_MASK                                0x4
36928:         #define _ECCP1DEL_P1DC3_POSN                                0x3
36929:         #define _ECCP1DEL_P1DC3_POSITION                            0x3
36930:         #define _ECCP1DEL_P1DC3_SIZE                                0x1
36931:         #define _ECCP1DEL_P1DC3_LENGTH                              0x1
36932:         #define _ECCP1DEL_P1DC3_MASK                                0x8
36933:         #define _ECCP1DEL_P1DC4_POSN                                0x4
36934:         #define _ECCP1DEL_P1DC4_POSITION                            0x4
36935:         #define _ECCP1DEL_P1DC4_SIZE                                0x1
36936:         #define _ECCP1DEL_P1DC4_LENGTH                              0x1
36937:         #define _ECCP1DEL_P1DC4_MASK                                0x10
36938:         #define _ECCP1DEL_P1DC5_POSN                                0x5
36939:         #define _ECCP1DEL_P1DC5_POSITION                            0x5
36940:         #define _ECCP1DEL_P1DC5_SIZE                                0x1
36941:         #define _ECCP1DEL_P1DC5_LENGTH                              0x1
36942:         #define _ECCP1DEL_P1DC5_MASK                                0x20
36943:         #define _ECCP1DEL_P1DC6_POSN                                0x6
36944:         #define _ECCP1DEL_P1DC6_POSITION                            0x6
36945:         #define _ECCP1DEL_P1DC6_SIZE                                0x1
36946:         #define _ECCP1DEL_P1DC6_LENGTH                              0x1
36947:         #define _ECCP1DEL_P1DC6_MASK                                0x40
36948:         // alias bitfield definitions
36949:         typedef union {
36950:             struct {
36951:                 unsigned P1DC                   :7;
36952:                 unsigned P1RSEN                 :1;
36953:             };
36954:             struct {
36955:                 unsigned P1DC0                  :1;
36956:                 unsigned P1DC1                  :1;
36957:                 unsigned P1DC2                  :1;
36958:                 unsigned P1DC3                  :1;
36959:                 unsigned P1DC4                  :1;
36960:                 unsigned P1DC5                  :1;
36961:                 unsigned P1DC6                  :1;
36962:             };
36963:         } PWM1CONbits_t;
36964:         extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBE;
36965:         // bitfield macros
36966:         #define _PWM1CON_P1DC_POSN                                  0x0
36967:         #define _PWM1CON_P1DC_POSITION                              0x0
36968:         #define _PWM1CON_P1DC_SIZE                                  0x7
36969:         #define _PWM1CON_P1DC_LENGTH                                0x7
36970:         #define _PWM1CON_P1DC_MASK                                  0x7F
36971:         #define _PWM1CON_P1RSEN_POSN                                0x7
36972:         #define _PWM1CON_P1RSEN_POSITION                            0x7
36973:         #define _PWM1CON_P1RSEN_SIZE                                0x1
36974:         #define _PWM1CON_P1RSEN_LENGTH                              0x1
36975:         #define _PWM1CON_P1RSEN_MASK                                0x80
36976:         #define _PWM1CON_P1DC0_POSN                                 0x0
36977:         #define _PWM1CON_P1DC0_POSITION                             0x0
36978:         #define _PWM1CON_P1DC0_SIZE                                 0x1
36979:         #define _PWM1CON_P1DC0_LENGTH                               0x1
36980:         #define _PWM1CON_P1DC0_MASK                                 0x1
36981:         #define _PWM1CON_P1DC1_POSN                                 0x1
36982:         #define _PWM1CON_P1DC1_POSITION                             0x1
36983:         #define _PWM1CON_P1DC1_SIZE                                 0x1
36984:         #define _PWM1CON_P1DC1_LENGTH                               0x1
36985:         #define _PWM1CON_P1DC1_MASK                                 0x2
36986:         #define _PWM1CON_P1DC2_POSN                                 0x2
36987:         #define _PWM1CON_P1DC2_POSITION                             0x2
36988:         #define _PWM1CON_P1DC2_SIZE                                 0x1
36989:         #define _PWM1CON_P1DC2_LENGTH                               0x1
36990:         #define _PWM1CON_P1DC2_MASK                                 0x4
36991:         #define _PWM1CON_P1DC3_POSN                                 0x3
36992:         #define _PWM1CON_P1DC3_POSITION                             0x3
36993:         #define _PWM1CON_P1DC3_SIZE                                 0x1
36994:         #define _PWM1CON_P1DC3_LENGTH                               0x1
36995:         #define _PWM1CON_P1DC3_MASK                                 0x8
36996:         #define _PWM1CON_P1DC4_POSN                                 0x4
36997:         #define _PWM1CON_P1DC4_POSITION                             0x4
36998:         #define _PWM1CON_P1DC4_SIZE                                 0x1
36999:         #define _PWM1CON_P1DC4_LENGTH                               0x1
37000:         #define _PWM1CON_P1DC4_MASK                                 0x10
37001:         #define _PWM1CON_P1DC5_POSN                                 0x5
37002:         #define _PWM1CON_P1DC5_POSITION                             0x5
37003:         #define _PWM1CON_P1DC5_SIZE                                 0x1
37004:         #define _PWM1CON_P1DC5_LENGTH                               0x1
37005:         #define _PWM1CON_P1DC5_MASK                                 0x20
37006:         #define _PWM1CON_P1DC6_POSN                                 0x6
37007:         #define _PWM1CON_P1DC6_POSITION                             0x6
37008:         #define _PWM1CON_P1DC6_SIZE                                 0x1
37009:         #define _PWM1CON_P1DC6_LENGTH                               0x1
37010:         #define _PWM1CON_P1DC6_MASK                                 0x40
37011:         
37012:         // Register: ECCP1AS
37013:         extern volatile unsigned char           ECCP1AS             @ 0xFBF;
37014:         #ifndef _LIB_BUILD
37015:         asm("ECCP1AS equ 0FBFh");
37016:         #endif
37017:         // bitfield definitions
37018:         typedef union {
37019:             struct {
37020:                 unsigned PSS1BD                 :2;
37021:                 unsigned PSS1AC                 :2;
37022:                 unsigned ECCP1AS                :3;
37023:                 unsigned ECCP1ASE               :1;
37024:             };
37025:             struct {
37026:                 unsigned PSS1BD0                :1;
37027:                 unsigned PSS1BD1                :1;
37028:                 unsigned PSS1AC0                :1;
37029:                 unsigned PSS1AC1                :1;
37030:                 unsigned ECCP1AS0               :1;
37031:                 unsigned ECCP1AS1               :1;
37032:                 unsigned ECCP1AS2               :1;
37033:             };
37034:         } ECCP1ASbits_t;
37035:         extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBF;
37036:         // bitfield macros
37037:         #define _ECCP1AS_PSS1BD_POSN                                0x0
37038:         #define _ECCP1AS_PSS1BD_POSITION                            0x0
37039:         #define _ECCP1AS_PSS1BD_SIZE                                0x2
37040:         #define _ECCP1AS_PSS1BD_LENGTH                              0x2
37041:         #define _ECCP1AS_PSS1BD_MASK                                0x3
37042:         #define _ECCP1AS_PSS1AC_POSN                                0x2
37043:         #define _ECCP1AS_PSS1AC_POSITION                            0x2
37044:         #define _ECCP1AS_PSS1AC_SIZE                                0x2
37045:         #define _ECCP1AS_PSS1AC_LENGTH                              0x2
37046:         #define _ECCP1AS_PSS1AC_MASK                                0xC
37047:         #define _ECCP1AS_ECCP1AS_POSN                               0x4
37048:         #define _ECCP1AS_ECCP1AS_POSITION                           0x4
37049:         #define _ECCP1AS_ECCP1AS_SIZE                               0x3
37050:         #define _ECCP1AS_ECCP1AS_LENGTH                             0x3
37051:         #define _ECCP1AS_ECCP1AS_MASK                               0x70
37052:         #define _ECCP1AS_ECCP1ASE_POSN                              0x7
37053:         #define _ECCP1AS_ECCP1ASE_POSITION                          0x7
37054:         #define _ECCP1AS_ECCP1ASE_SIZE                              0x1
37055:         #define _ECCP1AS_ECCP1ASE_LENGTH                            0x1
37056:         #define _ECCP1AS_ECCP1ASE_MASK                              0x80
37057:         #define _ECCP1AS_PSS1BD0_POSN                               0x0
37058:         #define _ECCP1AS_PSS1BD0_POSITION                           0x0
37059:         #define _ECCP1AS_PSS1BD0_SIZE                               0x1
37060:         #define _ECCP1AS_PSS1BD0_LENGTH                             0x1
37061:         #define _ECCP1AS_PSS1BD0_MASK                               0x1
37062:         #define _ECCP1AS_PSS1BD1_POSN                               0x1
37063:         #define _ECCP1AS_PSS1BD1_POSITION                           0x1
37064:         #define _ECCP1AS_PSS1BD1_SIZE                               0x1
37065:         #define _ECCP1AS_PSS1BD1_LENGTH                             0x1
37066:         #define _ECCP1AS_PSS1BD1_MASK                               0x2
37067:         #define _ECCP1AS_PSS1AC0_POSN                               0x2
37068:         #define _ECCP1AS_PSS1AC0_POSITION                           0x2
37069:         #define _ECCP1AS_PSS1AC0_SIZE                               0x1
37070:         #define _ECCP1AS_PSS1AC0_LENGTH                             0x1
37071:         #define _ECCP1AS_PSS1AC0_MASK                               0x4
37072:         #define _ECCP1AS_PSS1AC1_POSN                               0x3
37073:         #define _ECCP1AS_PSS1AC1_POSITION                           0x3
37074:         #define _ECCP1AS_PSS1AC1_SIZE                               0x1
37075:         #define _ECCP1AS_PSS1AC1_LENGTH                             0x1
37076:         #define _ECCP1AS_PSS1AC1_MASK                               0x8
37077:         #define _ECCP1AS_ECCP1AS0_POSN                              0x4
37078:         #define _ECCP1AS_ECCP1AS0_POSITION                          0x4
37079:         #define _ECCP1AS_ECCP1AS0_SIZE                              0x1
37080:         #define _ECCP1AS_ECCP1AS0_LENGTH                            0x1
37081:         #define _ECCP1AS_ECCP1AS0_MASK                              0x10
37082:         #define _ECCP1AS_ECCP1AS1_POSN                              0x5
37083:         #define _ECCP1AS_ECCP1AS1_POSITION                          0x5
37084:         #define _ECCP1AS_ECCP1AS1_SIZE                              0x1
37085:         #define _ECCP1AS_ECCP1AS1_LENGTH                            0x1
37086:         #define _ECCP1AS_ECCP1AS1_MASK                              0x20
37087:         #define _ECCP1AS_ECCP1AS2_POSN                              0x6
37088:         #define _ECCP1AS_ECCP1AS2_POSITION                          0x6
37089:         #define _ECCP1AS_ECCP1AS2_SIZE                              0x1
37090:         #define _ECCP1AS_ECCP1AS2_LENGTH                            0x1
37091:         #define _ECCP1AS_ECCP1AS2_MASK                              0x40
37092:         
37093:         // Register: ADCON2
37094:         extern volatile unsigned char           ADCON2              @ 0xFC0;
37095:         #ifndef _LIB_BUILD
37096:         asm("ADCON2 equ 0FC0h");
37097:         #endif
37098:         // bitfield definitions
37099:         typedef union {
37100:             struct {
37101:                 unsigned ADCS                   :3;
37102:                 unsigned ACQT                   :3;
37103:                 unsigned                        :1;
37104:                 unsigned ADFM                   :1;
37105:             };
37106:             struct {
37107:                 unsigned ADCS0                  :1;
37108:                 unsigned ADCS1                  :1;
37109:                 unsigned ADCS2                  :1;
37110:                 unsigned ACQT0                  :1;
37111:                 unsigned ACQT1                  :1;
37112:                 unsigned ACQT2                  :1;
37113:             };
37114:         } ADCON2bits_t;
37115:         extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
37116:         // bitfield macros
37117:         #define _ADCON2_ADCS_POSN                                   0x0
37118:         #define _ADCON2_ADCS_POSITION                               0x0
37119:         #define _ADCON2_ADCS_SIZE                                   0x3
37120:         #define _ADCON2_ADCS_LENGTH                                 0x3
37121:         #define _ADCON2_ADCS_MASK                                   0x7
37122:         #define _ADCON2_ACQT_POSN                                   0x3
37123:         #define _ADCON2_ACQT_POSITION                               0x3
37124:         #define _ADCON2_ACQT_SIZE                                   0x3
37125:         #define _ADCON2_ACQT_LENGTH                                 0x3
37126:         #define _ADCON2_ACQT_MASK                                   0x38
37127:         #define _ADCON2_ADFM_POSN                                   0x7
37128:         #define _ADCON2_ADFM_POSITION                               0x7
37129:         #define _ADCON2_ADFM_SIZE                                   0x1
37130:         #define _ADCON2_ADFM_LENGTH                                 0x1
37131:         #define _ADCON2_ADFM_MASK                                   0x80
37132:         #define _ADCON2_ADCS0_POSN                                  0x0
37133:         #define _ADCON2_ADCS0_POSITION                              0x0
37134:         #define _ADCON2_ADCS0_SIZE                                  0x1
37135:         #define _ADCON2_ADCS0_LENGTH                                0x1
37136:         #define _ADCON2_ADCS0_MASK                                  0x1
37137:         #define _ADCON2_ADCS1_POSN                                  0x1
37138:         #define _ADCON2_ADCS1_POSITION                              0x1
37139:         #define _ADCON2_ADCS1_SIZE                                  0x1
37140:         #define _ADCON2_ADCS1_LENGTH                                0x1
37141:         #define _ADCON2_ADCS1_MASK                                  0x2
37142:         #define _ADCON2_ADCS2_POSN                                  0x2
37143:         #define _ADCON2_ADCS2_POSITION                              0x2
37144:         #define _ADCON2_ADCS2_SIZE                                  0x1
37145:         #define _ADCON2_ADCS2_LENGTH                                0x1
37146:         #define _ADCON2_ADCS2_MASK                                  0x4
37147:         #define _ADCON2_ACQT0_POSN                                  0x3
37148:         #define _ADCON2_ACQT0_POSITION                              0x3
37149:         #define _ADCON2_ACQT0_SIZE                                  0x1
37150:         #define _ADCON2_ACQT0_LENGTH                                0x1
37151:         #define _ADCON2_ACQT0_MASK                                  0x8
37152:         #define _ADCON2_ACQT1_POSN                                  0x4
37153:         #define _ADCON2_ACQT1_POSITION                              0x4
37154:         #define _ADCON2_ACQT1_SIZE                                  0x1
37155:         #define _ADCON2_ACQT1_LENGTH                                0x1
37156:         #define _ADCON2_ACQT1_MASK                                  0x10
37157:         #define _ADCON2_ACQT2_POSN                                  0x5
37158:         #define _ADCON2_ACQT2_POSITION                              0x5
37159:         #define _ADCON2_ACQT2_SIZE                                  0x1
37160:         #define _ADCON2_ACQT2_LENGTH                                0x1
37161:         #define _ADCON2_ACQT2_MASK                                  0x20
37162:         
37163:         // Register: ADCON1
37164:         extern volatile unsigned char           ADCON1              @ 0xFC1;
37165:         #ifndef _LIB_BUILD
37166:         asm("ADCON1 equ 0FC1h");
37167:         #endif
37168:         // bitfield definitions
37169:         typedef union {
37170:             struct {
37171:                 unsigned CHSN                   :3;
37172:                 unsigned VNCFG                  :1;
37173:                 unsigned VCFG                   :2;
37174:                 unsigned TRIGSEL                :2;
37175:             };
37176:             struct {
37177:                 unsigned CHSN0                  :1;
37178:                 unsigned CHSN1                  :1;
37179:                 unsigned CHSN2                  :1;
37180:                 unsigned                        :1;
37181:                 unsigned VCFG0                  :1;
37182:                 unsigned VCFG1                  :1;
37183:                 unsigned TRIGSEL0               :1;
37184:                 unsigned TRIGSEL1               :1;
37185:             };
37186:             struct {
37187:                 unsigned                        :3;
37188:                 unsigned CHSN3                  :1;
37189:             };
37190:             struct {
37191:                 unsigned                        :4;
37192:                 unsigned VCFG01                 :1;
37193:             };
37194:             struct {
37195:                 unsigned                        :5;
37196:                 unsigned VCFG11                 :1;
37197:             };
37198:         } ADCON1bits_t;
37199:         extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
37200:         // bitfield macros
37201:         #define _ADCON1_CHSN_POSN                                   0x0
37202:         #define _ADCON1_CHSN_POSITION                               0x0
37203:         #define _ADCON1_CHSN_SIZE                                   0x3
37204:         #define _ADCON1_CHSN_LENGTH                                 0x3
37205:         #define _ADCON1_CHSN_MASK                                   0x7
37206:         #define _ADCON1_VNCFG_POSN                                  0x3
37207:         #define _ADCON1_VNCFG_POSITION                              0x3
37208:         #define _ADCON1_VNCFG_SIZE                                  0x1
37209:         #define _ADCON1_VNCFG_LENGTH                                0x1
37210:         #define _ADCON1_VNCFG_MASK                                  0x8
37211:         #define _ADCON1_VCFG_POSN                                   0x4
37212:         #define _ADCON1_VCFG_POSITION                               0x4
37213:         #define _ADCON1_VCFG_SIZE                                   0x2
37214:         #define _ADCON1_VCFG_LENGTH                                 0x2
37215:         #define _ADCON1_VCFG_MASK                                   0x30
37216:         #define _ADCON1_TRIGSEL_POSN                                0x6
37217:         #define _ADCON1_TRIGSEL_POSITION                            0x6
37218:         #define _ADCON1_TRIGSEL_SIZE                                0x2
37219:         #define _ADCON1_TRIGSEL_LENGTH                              0x2
37220:         #define _ADCON1_TRIGSEL_MASK                                0xC0
37221:         #define _ADCON1_CHSN0_POSN                                  0x0
37222:         #define _ADCON1_CHSN0_POSITION                              0x0
37223:         #define _ADCON1_CHSN0_SIZE                                  0x1
37224:         #define _ADCON1_CHSN0_LENGTH                                0x1
37225:         #define _ADCON1_CHSN0_MASK                                  0x1
37226:         #define _ADCON1_CHSN1_POSN                                  0x1
37227:         #define _ADCON1_CHSN1_POSITION                              0x1
37228:         #define _ADCON1_CHSN1_SIZE                                  0x1
37229:         #define _ADCON1_CHSN1_LENGTH                                0x1
37230:         #define _ADCON1_CHSN1_MASK                                  0x2
37231:         #define _ADCON1_CHSN2_POSN                                  0x2
37232:         #define _ADCON1_CHSN2_POSITION                              0x2
37233:         #define _ADCON1_CHSN2_SIZE                                  0x1
37234:         #define _ADCON1_CHSN2_LENGTH                                0x1
37235:         #define _ADCON1_CHSN2_MASK                                  0x4
37236:         #define _ADCON1_VCFG0_POSN                                  0x4
37237:         #define _ADCON1_VCFG0_POSITION                              0x4
37238:         #define _ADCON1_VCFG0_SIZE                                  0x1
37239:         #define _ADCON1_VCFG0_LENGTH                                0x1
37240:         #define _ADCON1_VCFG0_MASK                                  0x10
37241:         #define _ADCON1_VCFG1_POSN                                  0x5
37242:         #define _ADCON1_VCFG1_POSITION                              0x5
37243:         #define _ADCON1_VCFG1_SIZE                                  0x1
37244:         #define _ADCON1_VCFG1_LENGTH                                0x1
37245:         #define _ADCON1_VCFG1_MASK                                  0x20
37246:         #define _ADCON1_TRIGSEL0_POSN                               0x6
37247:         #define _ADCON1_TRIGSEL0_POSITION                           0x6
37248:         #define _ADCON1_TRIGSEL0_SIZE                               0x1
37249:         #define _ADCON1_TRIGSEL0_LENGTH                             0x1
37250:         #define _ADCON1_TRIGSEL0_MASK                               0x40
37251:         #define _ADCON1_TRIGSEL1_POSN                               0x7
37252:         #define _ADCON1_TRIGSEL1_POSITION                           0x7
37253:         #define _ADCON1_TRIGSEL1_SIZE                               0x1
37254:         #define _ADCON1_TRIGSEL1_LENGTH                             0x1
37255:         #define _ADCON1_TRIGSEL1_MASK                               0x80
37256:         #define _ADCON1_CHSN3_POSN                                  0x3
37257:         #define _ADCON1_CHSN3_POSITION                              0x3
37258:         #define _ADCON1_CHSN3_SIZE                                  0x1
37259:         #define _ADCON1_CHSN3_LENGTH                                0x1
37260:         #define _ADCON1_CHSN3_MASK                                  0x8
37261:         #define _ADCON1_VCFG01_POSN                                 0x4
37262:         #define _ADCON1_VCFG01_POSITION                             0x4
37263:         #define _ADCON1_VCFG01_SIZE                                 0x1
37264:         #define _ADCON1_VCFG01_LENGTH                               0x1
37265:         #define _ADCON1_VCFG01_MASK                                 0x10
37266:         #define _ADCON1_VCFG11_POSN                                 0x5
37267:         #define _ADCON1_VCFG11_POSITION                             0x5
37268:         #define _ADCON1_VCFG11_SIZE                                 0x1
37269:         #define _ADCON1_VCFG11_LENGTH                               0x1
37270:         #define _ADCON1_VCFG11_MASK                                 0x20
37271:         
37272:         // Register: ADCON0
37273:         extern volatile unsigned char           ADCON0              @ 0xFC2;
37274:         #ifndef _LIB_BUILD
37275:         asm("ADCON0 equ 0FC2h");
37276:         #endif
37277:         // bitfield definitions
37278:         typedef union {
37279:             struct {
37280:                 unsigned                        :1;
37281:                 unsigned GO_NOT_DONE            :1;
37282:             };
37283:             struct {
37284:                 unsigned ADON                   :1;
37285:                 unsigned GO_nDONE               :1;
37286:                 unsigned CHS                    :5;
37287:             };
37288:             struct {
37289:                 unsigned                        :1;
37290:                 unsigned DONE                   :1;
37291:                 unsigned CHS0                   :1;
37292:                 unsigned CHS1                   :1;
37293:                 unsigned CHS2                   :1;
37294:                 unsigned CHS3                   :1;
37295:                 unsigned CHS4                   :1;
37296:             };
37297:             struct {
37298:                 unsigned                        :1;
37299:                 unsigned GO                     :1;
37300:             };
37301:             struct {
37302:                 unsigned                        :1;
37303:                 unsigned NOT_DONE               :1;
37304:             };
37305:             struct {
37306:                 unsigned                        :1;
37307:                 unsigned nDONE                  :1;
37308:             };
37309:             struct {
37310:                 unsigned                        :1;
37311:                 unsigned GODONE                 :1;
37312:             };
37313:             struct {
37314:                 unsigned                        :1;
37315:                 unsigned GO_DONE                :1;
37316:             };
37317:         } ADCON0bits_t;
37318:         extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
37319:         // bitfield macros
37320:         #define _ADCON0_GO_NOT_DONE_POSN                            0x1
37321:         #define _ADCON0_GO_NOT_DONE_POSITION                        0x1
37322:         #define _ADCON0_GO_NOT_DONE_SIZE                            0x1
37323:         #define _ADCON0_GO_NOT_DONE_LENGTH                          0x1
37324:         #define _ADCON0_GO_NOT_DONE_MASK                            0x2
37325:         #define _ADCON0_ADON_POSN                                   0x0
37326:         #define _ADCON0_ADON_POSITION                               0x0
37327:         #define _ADCON0_ADON_SIZE                                   0x1
37328:         #define _ADCON0_ADON_LENGTH                                 0x1
37329:         #define _ADCON0_ADON_MASK                                   0x1
37330:         #define _ADCON0_GO_nDONE_POSN                               0x1
37331:         #define _ADCON0_GO_nDONE_POSITION                           0x1
37332:         #define _ADCON0_GO_nDONE_SIZE                               0x1
37333:         #define _ADCON0_GO_nDONE_LENGTH                             0x1
37334:         #define _ADCON0_GO_nDONE_MASK                               0x2
37335:         #define _ADCON0_CHS_POSN                                    0x2
37336:         #define _ADCON0_CHS_POSITION                                0x2
37337:         #define _ADCON0_CHS_SIZE                                    0x5
37338:         #define _ADCON0_CHS_LENGTH                                  0x5
37339:         #define _ADCON0_CHS_MASK                                    0x7C
37340:         #define _ADCON0_DONE_POSN                                   0x1
37341:         #define _ADCON0_DONE_POSITION                               0x1
37342:         #define _ADCON0_DONE_SIZE                                   0x1
37343:         #define _ADCON0_DONE_LENGTH                                 0x1
37344:         #define _ADCON0_DONE_MASK                                   0x2
37345:         #define _ADCON0_CHS0_POSN                                   0x2
37346:         #define _ADCON0_CHS0_POSITION                               0x2
37347:         #define _ADCON0_CHS0_SIZE                                   0x1
37348:         #define _ADCON0_CHS0_LENGTH                                 0x1
37349:         #define _ADCON0_CHS0_MASK                                   0x4
37350:         #define _ADCON0_CHS1_POSN                                   0x3
37351:         #define _ADCON0_CHS1_POSITION                               0x3
37352:         #define _ADCON0_CHS1_SIZE                                   0x1
37353:         #define _ADCON0_CHS1_LENGTH                                 0x1
37354:         #define _ADCON0_CHS1_MASK                                   0x8
37355:         #define _ADCON0_CHS2_POSN                                   0x4
37356:         #define _ADCON0_CHS2_POSITION                               0x4
37357:         #define _ADCON0_CHS2_SIZE                                   0x1
37358:         #define _ADCON0_CHS2_LENGTH                                 0x1
37359:         #define _ADCON0_CHS2_MASK                                   0x10
37360:         #define _ADCON0_CHS3_POSN                                   0x5
37361:         #define _ADCON0_CHS3_POSITION                               0x5
37362:         #define _ADCON0_CHS3_SIZE                                   0x1
37363:         #define _ADCON0_CHS3_LENGTH                                 0x1
37364:         #define _ADCON0_CHS3_MASK                                   0x20
37365:         #define _ADCON0_CHS4_POSN                                   0x6
37366:         #define _ADCON0_CHS4_POSITION                               0x6
37367:         #define _ADCON0_CHS4_SIZE                                   0x1
37368:         #define _ADCON0_CHS4_LENGTH                                 0x1
37369:         #define _ADCON0_CHS4_MASK                                   0x40
37370:         #define _ADCON0_GO_POSN                                     0x1
37371:         #define _ADCON0_GO_POSITION                                 0x1
37372:         #define _ADCON0_GO_SIZE                                     0x1
37373:         #define _ADCON0_GO_LENGTH                                   0x1
37374:         #define _ADCON0_GO_MASK                                     0x2
37375:         #define _ADCON0_NOT_DONE_POSN                               0x1
37376:         #define _ADCON0_NOT_DONE_POSITION                           0x1
37377:         #define _ADCON0_NOT_DONE_SIZE                               0x1
37378:         #define _ADCON0_NOT_DONE_LENGTH                             0x1
37379:         #define _ADCON0_NOT_DONE_MASK                               0x2
37380:         #define _ADCON0_nDONE_POSN                                  0x1
37381:         #define _ADCON0_nDONE_POSITION                              0x1
37382:         #define _ADCON0_nDONE_SIZE                                  0x1
37383:         #define _ADCON0_nDONE_LENGTH                                0x1
37384:         #define _ADCON0_nDONE_MASK                                  0x2
37385:         #define _ADCON0_GODONE_POSN                                 0x1
37386:         #define _ADCON0_GODONE_POSITION                             0x1
37387:         #define _ADCON0_GODONE_SIZE                                 0x1
37388:         #define _ADCON0_GODONE_LENGTH                               0x1
37389:         #define _ADCON0_GODONE_MASK                                 0x2
37390:         #define _ADCON0_GO_DONE_POSN                                0x1
37391:         #define _ADCON0_GO_DONE_POSITION                            0x1
37392:         #define _ADCON0_GO_DONE_SIZE                                0x1
37393:         #define _ADCON0_GO_DONE_LENGTH                              0x1
37394:         #define _ADCON0_GO_DONE_MASK                                0x2
37395:         
37396:         // Register: ADRES
37397:         extern volatile unsigned short          ADRES               @ 0xFC3;
37398:         #ifndef _LIB_BUILD
37399:         asm("ADRES equ 0FC3h");
37400:         #endif
37401:         
37402:         // Register: ADRESL
37403:         extern volatile unsigned char           ADRESL              @ 0xFC3;
37404:         #ifndef _LIB_BUILD
37405:         asm("ADRESL equ 0FC3h");
37406:         #endif
37407:         // bitfield definitions
37408:         typedef union {
37409:             struct {
37410:                 unsigned ADRESL                 :8;
37411:             };
37412:         } ADRESLbits_t;
37413:         extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
37414:         // bitfield macros
37415:         #define _ADRESL_ADRESL_POSN                                 0x0
37416:         #define _ADRESL_ADRESL_POSITION                             0x0
37417:         #define _ADRESL_ADRESL_SIZE                                 0x8
37418:         #define _ADRESL_ADRESL_LENGTH                               0x8
37419:         #define _ADRESL_ADRESL_MASK                                 0xFF
37420:         
37421:         // Register: ADRESH
37422:         extern volatile unsigned char           ADRESH              @ 0xFC4;
37423:         #ifndef _LIB_BUILD
37424:         asm("ADRESH equ 0FC4h");
37425:         #endif
37426:         // bitfield definitions
37427:         typedef union {
37428:             struct {
37429:                 unsigned ADRESH                 :8;
37430:             };
37431:         } ADRESHbits_t;
37432:         extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
37433:         // bitfield macros
37434:         #define _ADRESH_ADRESH_POSN                                 0x0
37435:         #define _ADRESH_ADRESH_POSITION                             0x0
37436:         #define _ADRESH_ADRESH_SIZE                                 0x8
37437:         #define _ADRESH_ADRESH_LENGTH                               0x8
37438:         #define _ADRESH_ADRESH_MASK                                 0xFF
37439:         
37440:         // Register: SSPCON2
37441:         extern volatile unsigned char           SSPCON2             @ 0xFC5;
37442:         #ifndef _LIB_BUILD
37443:         asm("SSPCON2 equ 0FC5h");
37444:         #endif
37445:         // bitfield definitions
37446:         typedef union {
37447:             struct {
37448:                 unsigned SEN                    :1;
37449:                 unsigned RSEN                   :1;
37450:                 unsigned PEN                    :1;
37451:                 unsigned RCEN                   :1;
37452:                 unsigned ACKEN                  :1;
37453:                 unsigned ACKDT                  :1;
37454:                 unsigned ACKSTAT                :1;
37455:                 unsigned GCEN                   :1;
37456:             };
37457:             struct {
37458:                 unsigned                        :1;
37459:                 unsigned ADMSK1                 :1;
37460:                 unsigned ADMSK2                 :1;
37461:                 unsigned ADMSK3                 :1;
37462:                 unsigned ADMSK4                 :1;
37463:                 unsigned ADMSK5                 :1;
37464:             };
37465:         } SSPCON2bits_t;
37466:         extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
37467:         // bitfield macros
37468:         #define _SSPCON2_SEN_POSN                                   0x0
37469:         #define _SSPCON2_SEN_POSITION                               0x0
37470:         #define _SSPCON2_SEN_SIZE                                   0x1
37471:         #define _SSPCON2_SEN_LENGTH                                 0x1
37472:         #define _SSPCON2_SEN_MASK                                   0x1
37473:         #define _SSPCON2_RSEN_POSN                                  0x1
37474:         #define _SSPCON2_RSEN_POSITION                              0x1
37475:         #define _SSPCON2_RSEN_SIZE                                  0x1
37476:         #define _SSPCON2_RSEN_LENGTH                                0x1
37477:         #define _SSPCON2_RSEN_MASK                                  0x2
37478:         #define _SSPCON2_PEN_POSN                                   0x2
37479:         #define _SSPCON2_PEN_POSITION                               0x2
37480:         #define _SSPCON2_PEN_SIZE                                   0x1
37481:         #define _SSPCON2_PEN_LENGTH                                 0x1
37482:         #define _SSPCON2_PEN_MASK                                   0x4
37483:         #define _SSPCON2_RCEN_POSN                                  0x3
37484:         #define _SSPCON2_RCEN_POSITION                              0x3
37485:         #define _SSPCON2_RCEN_SIZE                                  0x1
37486:         #define _SSPCON2_RCEN_LENGTH                                0x1
37487:         #define _SSPCON2_RCEN_MASK                                  0x8
37488:         #define _SSPCON2_ACKEN_POSN                                 0x4
37489:         #define _SSPCON2_ACKEN_POSITION                             0x4
37490:         #define _SSPCON2_ACKEN_SIZE                                 0x1
37491:         #define _SSPCON2_ACKEN_LENGTH                               0x1
37492:         #define _SSPCON2_ACKEN_MASK                                 0x10
37493:         #define _SSPCON2_ACKDT_POSN                                 0x5
37494:         #define _SSPCON2_ACKDT_POSITION                             0x5
37495:         #define _SSPCON2_ACKDT_SIZE                                 0x1
37496:         #define _SSPCON2_ACKDT_LENGTH                               0x1
37497:         #define _SSPCON2_ACKDT_MASK                                 0x20
37498:         #define _SSPCON2_ACKSTAT_POSN                               0x6
37499:         #define _SSPCON2_ACKSTAT_POSITION                           0x6
37500:         #define _SSPCON2_ACKSTAT_SIZE                               0x1
37501:         #define _SSPCON2_ACKSTAT_LENGTH                             0x1
37502:         #define _SSPCON2_ACKSTAT_MASK                               0x40
37503:         #define _SSPCON2_GCEN_POSN                                  0x7
37504:         #define _SSPCON2_GCEN_POSITION                              0x7
37505:         #define _SSPCON2_GCEN_SIZE                                  0x1
37506:         #define _SSPCON2_GCEN_LENGTH                                0x1
37507:         #define _SSPCON2_GCEN_MASK                                  0x80
37508:         #define _SSPCON2_ADMSK1_POSN                                0x1
37509:         #define _SSPCON2_ADMSK1_POSITION                            0x1
37510:         #define _SSPCON2_ADMSK1_SIZE                                0x1
37511:         #define _SSPCON2_ADMSK1_LENGTH                              0x1
37512:         #define _SSPCON2_ADMSK1_MASK                                0x2
37513:         #define _SSPCON2_ADMSK2_POSN                                0x2
37514:         #define _SSPCON2_ADMSK2_POSITION                            0x2
37515:         #define _SSPCON2_ADMSK2_SIZE                                0x1
37516:         #define _SSPCON2_ADMSK2_LENGTH                              0x1
37517:         #define _SSPCON2_ADMSK2_MASK                                0x4
37518:         #define _SSPCON2_ADMSK3_POSN                                0x3
37519:         #define _SSPCON2_ADMSK3_POSITION                            0x3
37520:         #define _SSPCON2_ADMSK3_SIZE                                0x1
37521:         #define _SSPCON2_ADMSK3_LENGTH                              0x1
37522:         #define _SSPCON2_ADMSK3_MASK                                0x8
37523:         #define _SSPCON2_ADMSK4_POSN                                0x4
37524:         #define _SSPCON2_ADMSK4_POSITION                            0x4
37525:         #define _SSPCON2_ADMSK4_SIZE                                0x1
37526:         #define _SSPCON2_ADMSK4_LENGTH                              0x1
37527:         #define _SSPCON2_ADMSK4_MASK                                0x10
37528:         #define _SSPCON2_ADMSK5_POSN                                0x5
37529:         #define _SSPCON2_ADMSK5_POSITION                            0x5
37530:         #define _SSPCON2_ADMSK5_SIZE                                0x1
37531:         #define _SSPCON2_ADMSK5_LENGTH                              0x1
37532:         #define _SSPCON2_ADMSK5_MASK                                0x20
37533:         
37534:         // Register: SSPCON1
37535:         extern volatile unsigned char           SSPCON1             @ 0xFC6;
37536:         #ifndef _LIB_BUILD
37537:         asm("SSPCON1 equ 0FC6h");
37538:         #endif
37539:         // bitfield definitions
37540:         typedef union {
37541:             struct {
37542:                 unsigned SSPM                   :4;
37543:                 unsigned CKP                    :1;
37544:                 unsigned SSPEN                  :1;
37545:                 unsigned SSPOV                  :1;
37546:                 unsigned WCOL                   :1;
37547:             };
37548:             struct {
37549:                 unsigned SSPM0                  :1;
37550:                 unsigned SSPM1                  :1;
37551:                 unsigned SSPM2                  :1;
37552:                 unsigned SSPM3                  :1;
37553:             };
37554:         } SSPCON1bits_t;
37555:         extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
37556:         // bitfield macros
37557:         #define _SSPCON1_SSPM_POSN                                  0x0
37558:         #define _SSPCON1_SSPM_POSITION                              0x0
37559:         #define _SSPCON1_SSPM_SIZE                                  0x4
37560:         #define _SSPCON1_SSPM_LENGTH                                0x4
37561:         #define _SSPCON1_SSPM_MASK                                  0xF
37562:         #define _SSPCON1_CKP_POSN                                   0x4
37563:         #define _SSPCON1_CKP_POSITION                               0x4
37564:         #define _SSPCON1_CKP_SIZE                                   0x1
37565:         #define _SSPCON1_CKP_LENGTH                                 0x1
37566:         #define _SSPCON1_CKP_MASK                                   0x10
37567:         #define _SSPCON1_SSPEN_POSN                                 0x5
37568:         #define _SSPCON1_SSPEN_POSITION                             0x5
37569:         #define _SSPCON1_SSPEN_SIZE                                 0x1
37570:         #define _SSPCON1_SSPEN_LENGTH                               0x1
37571:         #define _SSPCON1_SSPEN_MASK                                 0x20
37572:         #define _SSPCON1_SSPOV_POSN                                 0x6
37573:         #define _SSPCON1_SSPOV_POSITION                             0x6
37574:         #define _SSPCON1_SSPOV_SIZE                                 0x1
37575:         #define _SSPCON1_SSPOV_LENGTH                               0x1
37576:         #define _SSPCON1_SSPOV_MASK                                 0x40
37577:         #define _SSPCON1_WCOL_POSN                                  0x7
37578:         #define _SSPCON1_WCOL_POSITION                              0x7
37579:         #define _SSPCON1_WCOL_SIZE                                  0x1
37580:         #define _SSPCON1_WCOL_LENGTH                                0x1
37581:         #define _SSPCON1_WCOL_MASK                                  0x80
37582:         #define _SSPCON1_SSPM0_POSN                                 0x0
37583:         #define _SSPCON1_SSPM0_POSITION                             0x0
37584:         #define _SSPCON1_SSPM0_SIZE                                 0x1
37585:         #define _SSPCON1_SSPM0_LENGTH                               0x1
37586:         #define _SSPCON1_SSPM0_MASK                                 0x1
37587:         #define _SSPCON1_SSPM1_POSN                                 0x1
37588:         #define _SSPCON1_SSPM1_POSITION                             0x1
37589:         #define _SSPCON1_SSPM1_SIZE                                 0x1
37590:         #define _SSPCON1_SSPM1_LENGTH                               0x1
37591:         #define _SSPCON1_SSPM1_MASK                                 0x2
37592:         #define _SSPCON1_SSPM2_POSN                                 0x2
37593:         #define _SSPCON1_SSPM2_POSITION                             0x2
37594:         #define _SSPCON1_SSPM2_SIZE                                 0x1
37595:         #define _SSPCON1_SSPM2_LENGTH                               0x1
37596:         #define _SSPCON1_SSPM2_MASK                                 0x4
37597:         #define _SSPCON1_SSPM3_POSN                                 0x3
37598:         #define _SSPCON1_SSPM3_POSITION                             0x3
37599:         #define _SSPCON1_SSPM3_SIZE                                 0x1
37600:         #define _SSPCON1_SSPM3_LENGTH                               0x1
37601:         #define _SSPCON1_SSPM3_MASK                                 0x8
37602:         
37603:         // Register: SSPSTAT
37604:         extern volatile unsigned char           SSPSTAT             @ 0xFC7;
37605:         #ifndef _LIB_BUILD
37606:         asm("SSPSTAT equ 0FC7h");
37607:         #endif
37608:         // bitfield definitions
37609:         typedef union {
37610:             struct {
37611:                 unsigned                        :2;
37612:                 unsigned R_NOT_W                :1;
37613:             };
37614:             struct {
37615:                 unsigned                        :5;
37616:                 unsigned D_NOT_A                :1;
37617:             };
37618:             struct {
37619:                 unsigned BF                     :1;
37620:                 unsigned UA                     :1;
37621:                 unsigned R_nW                   :1;
37622:                 unsigned S                      :1;
37623:                 unsigned P                      :1;
37624:                 unsigned D_nA                   :1;
37625:                 unsigned CKE                    :1;
37626:                 unsigned SMP                    :1;
37627:             };
37628:             struct {
37629:                 unsigned                        :2;
37630:                 unsigned R_W                    :1;
37631:                 unsigned                        :2;
37632:                 unsigned D_A                    :1;
37633:             };
37634:             struct {
37635:                 unsigned                        :2;
37636:                 unsigned nW                     :1;
37637:                 unsigned                        :2;
37638:                 unsigned nA                     :1;
37639:             };
37640:             struct {
37641:                 unsigned                        :2;
37642:                 unsigned NOT_WRITE              :1;
37643:             };
37644:             struct {
37645:                 unsigned                        :5;
37646:                 unsigned NOT_ADDRESS            :1;
37647:             };
37648:             struct {
37649:                 unsigned                        :2;
37650:                 unsigned nWRITE                 :1;
37651:                 unsigned                        :2;
37652:                 unsigned nADDRESS               :1;
37653:             };
37654:             struct {
37655:                 unsigned                        :2;
37656:                 unsigned READ_WRITE             :1;
37657:                 unsigned                        :2;
37658:                 unsigned DATA_ADDRESS           :1;
37659:             };
37660:             struct {
37661:                 unsigned                        :2;
37662:                 unsigned I2C_READ               :1;
37663:                 unsigned I2C_START              :1;
37664:                 unsigned I2C_STOP               :1;
37665:                 unsigned I2C_DAT                :1;
37666:             };
37667:             struct {
37668:                 unsigned                        :5;
37669:                 unsigned DA                     :1;
37670:             };
37671:             struct {
37672:                 unsigned                        :2;
37673:                 unsigned RW                     :1;
37674:             };
37675:             struct {
37676:                 unsigned                        :3;
37677:                 unsigned START                  :1;
37678:             };
37679:             struct {
37680:                 unsigned                        :4;
37681:                 unsigned STOP                   :1;
37682:             };
37683:             struct {
37684:                 unsigned                        :2;
37685:                 unsigned NOT_W                  :1;
37686:             };
37687:             struct {
37688:                 unsigned                        :5;
37689:                 unsigned NOT_A                  :1;
37690:             };
37691:         } SSPSTATbits_t;
37692:         extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
37693:         // bitfield macros
37694:         #define _SSPSTAT_R_NOT_W_POSN                               0x2
37695:         #define _SSPSTAT_R_NOT_W_POSITION                           0x2
37696:         #define _SSPSTAT_R_NOT_W_SIZE                               0x1
37697:         #define _SSPSTAT_R_NOT_W_LENGTH                             0x1
37698:         #define _SSPSTAT_R_NOT_W_MASK                               0x4
37699:         #define _SSPSTAT_D_NOT_A_POSN                               0x5
37700:         #define _SSPSTAT_D_NOT_A_POSITION                           0x5
37701:         #define _SSPSTAT_D_NOT_A_SIZE                               0x1
37702:         #define _SSPSTAT_D_NOT_A_LENGTH                             0x1
37703:         #define _SSPSTAT_D_NOT_A_MASK                               0x20
37704:         #define _SSPSTAT_BF_POSN                                    0x0
37705:         #define _SSPSTAT_BF_POSITION                                0x0
37706:         #define _SSPSTAT_BF_SIZE                                    0x1
37707:         #define _SSPSTAT_BF_LENGTH                                  0x1
37708:         #define _SSPSTAT_BF_MASK                                    0x1
37709:         #define _SSPSTAT_UA_POSN                                    0x1
37710:         #define _SSPSTAT_UA_POSITION                                0x1
37711:         #define _SSPSTAT_UA_SIZE                                    0x1
37712:         #define _SSPSTAT_UA_LENGTH                                  0x1
37713:         #define _SSPSTAT_UA_MASK                                    0x2
37714:         #define _SSPSTAT_R_nW_POSN                                  0x2
37715:         #define _SSPSTAT_R_nW_POSITION                              0x2
37716:         #define _SSPSTAT_R_nW_SIZE                                  0x1
37717:         #define _SSPSTAT_R_nW_LENGTH                                0x1
37718:         #define _SSPSTAT_R_nW_MASK                                  0x4
37719:         #define _SSPSTAT_S_POSN                                     0x3
37720:         #define _SSPSTAT_S_POSITION                                 0x3
37721:         #define _SSPSTAT_S_SIZE                                     0x1
37722:         #define _SSPSTAT_S_LENGTH                                   0x1
37723:         #define _SSPSTAT_S_MASK                                     0x8
37724:         #define _SSPSTAT_P_POSN                                     0x4
37725:         #define _SSPSTAT_P_POSITION                                 0x4
37726:         #define _SSPSTAT_P_SIZE                                     0x1
37727:         #define _SSPSTAT_P_LENGTH                                   0x1
37728:         #define _SSPSTAT_P_MASK                                     0x10
37729:         #define _SSPSTAT_D_nA_POSN                                  0x5
37730:         #define _SSPSTAT_D_nA_POSITION                              0x5
37731:         #define _SSPSTAT_D_nA_SIZE                                  0x1
37732:         #define _SSPSTAT_D_nA_LENGTH                                0x1
37733:         #define _SSPSTAT_D_nA_MASK                                  0x20
37734:         #define _SSPSTAT_CKE_POSN                                   0x6
37735:         #define _SSPSTAT_CKE_POSITION                               0x6
37736:         #define _SSPSTAT_CKE_SIZE                                   0x1
37737:         #define _SSPSTAT_CKE_LENGTH                                 0x1
37738:         #define _SSPSTAT_CKE_MASK                                   0x40
37739:         #define _SSPSTAT_SMP_POSN                                   0x7
37740:         #define _SSPSTAT_SMP_POSITION                               0x7
37741:         #define _SSPSTAT_SMP_SIZE                                   0x1
37742:         #define _SSPSTAT_SMP_LENGTH                                 0x1
37743:         #define _SSPSTAT_SMP_MASK                                   0x80
37744:         #define _SSPSTAT_R_W_POSN                                   0x2
37745:         #define _SSPSTAT_R_W_POSITION                               0x2
37746:         #define _SSPSTAT_R_W_SIZE                                   0x1
37747:         #define _SSPSTAT_R_W_LENGTH                                 0x1
37748:         #define _SSPSTAT_R_W_MASK                                   0x4
37749:         #define _SSPSTAT_D_A_POSN                                   0x5
37750:         #define _SSPSTAT_D_A_POSITION                               0x5
37751:         #define _SSPSTAT_D_A_SIZE                                   0x1
37752:         #define _SSPSTAT_D_A_LENGTH                                 0x1
37753:         #define _SSPSTAT_D_A_MASK                                   0x20
37754:         #define _SSPSTAT_nW_POSN                                    0x2
37755:         #define _SSPSTAT_nW_POSITION                                0x2
37756:         #define _SSPSTAT_nW_SIZE                                    0x1
37757:         #define _SSPSTAT_nW_LENGTH                                  0x1
37758:         #define _SSPSTAT_nW_MASK                                    0x4
37759:         #define _SSPSTAT_nA_POSN                                    0x5
37760:         #define _SSPSTAT_nA_POSITION                                0x5
37761:         #define _SSPSTAT_nA_SIZE                                    0x1
37762:         #define _SSPSTAT_nA_LENGTH                                  0x1
37763:         #define _SSPSTAT_nA_MASK                                    0x20
37764:         #define _SSPSTAT_NOT_WRITE_POSN                             0x2
37765:         #define _SSPSTAT_NOT_WRITE_POSITION                         0x2
37766:         #define _SSPSTAT_NOT_WRITE_SIZE                             0x1
37767:         #define _SSPSTAT_NOT_WRITE_LENGTH                           0x1
37768:         #define _SSPSTAT_NOT_WRITE_MASK                             0x4
37769:         #define _SSPSTAT_NOT_ADDRESS_POSN                           0x5
37770:         #define _SSPSTAT_NOT_ADDRESS_POSITION                       0x5
37771:         #define _SSPSTAT_NOT_ADDRESS_SIZE                           0x1
37772:         #define _SSPSTAT_NOT_ADDRESS_LENGTH                         0x1
37773:         #define _SSPSTAT_NOT_ADDRESS_MASK                           0x20
37774:         #define _SSPSTAT_nWRITE_POSN                                0x2
37775:         #define _SSPSTAT_nWRITE_POSITION                            0x2
37776:         #define _SSPSTAT_nWRITE_SIZE                                0x1
37777:         #define _SSPSTAT_nWRITE_LENGTH                              0x1
37778:         #define _SSPSTAT_nWRITE_MASK                                0x4
37779:         #define _SSPSTAT_nADDRESS_POSN                              0x5
37780:         #define _SSPSTAT_nADDRESS_POSITION                          0x5
37781:         #define _SSPSTAT_nADDRESS_SIZE                              0x1
37782:         #define _SSPSTAT_nADDRESS_LENGTH                            0x1
37783:         #define _SSPSTAT_nADDRESS_MASK                              0x20
37784:         #define _SSPSTAT_READ_WRITE_POSN                            0x2
37785:         #define _SSPSTAT_READ_WRITE_POSITION                        0x2
37786:         #define _SSPSTAT_READ_WRITE_SIZE                            0x1
37787:         #define _SSPSTAT_READ_WRITE_LENGTH                          0x1
37788:         #define _SSPSTAT_READ_WRITE_MASK                            0x4
37789:         #define _SSPSTAT_DATA_ADDRESS_POSN                          0x5
37790:         #define _SSPSTAT_DATA_ADDRESS_POSITION                      0x5
37791:         #define _SSPSTAT_DATA_ADDRESS_SIZE                          0x1
37792:         #define _SSPSTAT_DATA_ADDRESS_LENGTH                        0x1
37793:         #define _SSPSTAT_DATA_ADDRESS_MASK                          0x20
37794:         #define _SSPSTAT_I2C_READ_POSN                              0x2
37795:         #define _SSPSTAT_I2C_READ_POSITION                          0x2
37796:         #define _SSPSTAT_I2C_READ_SIZE                              0x1
37797:         #define _SSPSTAT_I2C_READ_LENGTH                            0x1
37798:         #define _SSPSTAT_I2C_READ_MASK                              0x4
37799:         #define _SSPSTAT_I2C_START_POSN                             0x3
37800:         #define _SSPSTAT_I2C_START_POSITION                         0x3
37801:         #define _SSPSTAT_I2C_START_SIZE                             0x1
37802:         #define _SSPSTAT_I2C_START_LENGTH                           0x1
37803:         #define _SSPSTAT_I2C_START_MASK                             0x8
37804:         #define _SSPSTAT_I2C_STOP_POSN                              0x4
37805:         #define _SSPSTAT_I2C_STOP_POSITION                          0x4
37806:         #define _SSPSTAT_I2C_STOP_SIZE                              0x1
37807:         #define _SSPSTAT_I2C_STOP_LENGTH                            0x1
37808:         #define _SSPSTAT_I2C_STOP_MASK                              0x10
37809:         #define _SSPSTAT_I2C_DAT_POSN                               0x5
37810:         #define _SSPSTAT_I2C_DAT_POSITION                           0x5
37811:         #define _SSPSTAT_I2C_DAT_SIZE                               0x1
37812:         #define _SSPSTAT_I2C_DAT_LENGTH                             0x1
37813:         #define _SSPSTAT_I2C_DAT_MASK                               0x20
37814:         #define _SSPSTAT_DA_POSN                                    0x5
37815:         #define _SSPSTAT_DA_POSITION                                0x5
37816:         #define _SSPSTAT_DA_SIZE                                    0x1
37817:         #define _SSPSTAT_DA_LENGTH                                  0x1
37818:         #define _SSPSTAT_DA_MASK                                    0x20
37819:         #define _SSPSTAT_RW_POSN                                    0x2
37820:         #define _SSPSTAT_RW_POSITION                                0x2
37821:         #define _SSPSTAT_RW_SIZE                                    0x1
37822:         #define _SSPSTAT_RW_LENGTH                                  0x1
37823:         #define _SSPSTAT_RW_MASK                                    0x4
37824:         #define _SSPSTAT_START_POSN                                 0x3
37825:         #define _SSPSTAT_START_POSITION                             0x3
37826:         #define _SSPSTAT_START_SIZE                                 0x1
37827:         #define _SSPSTAT_START_LENGTH                               0x1
37828:         #define _SSPSTAT_START_MASK                                 0x8
37829:         #define _SSPSTAT_STOP_POSN                                  0x4
37830:         #define _SSPSTAT_STOP_POSITION                              0x4
37831:         #define _SSPSTAT_STOP_SIZE                                  0x1
37832:         #define _SSPSTAT_STOP_LENGTH                                0x1
37833:         #define _SSPSTAT_STOP_MASK                                  0x10
37834:         #define _SSPSTAT_NOT_W_POSN                                 0x2
37835:         #define _SSPSTAT_NOT_W_POSITION                             0x2
37836:         #define _SSPSTAT_NOT_W_SIZE                                 0x1
37837:         #define _SSPSTAT_NOT_W_LENGTH                               0x1
37838:         #define _SSPSTAT_NOT_W_MASK                                 0x4
37839:         #define _SSPSTAT_NOT_A_POSN                                 0x5
37840:         #define _SSPSTAT_NOT_A_POSITION                             0x5
37841:         #define _SSPSTAT_NOT_A_SIZE                                 0x1
37842:         #define _SSPSTAT_NOT_A_LENGTH                               0x1
37843:         #define _SSPSTAT_NOT_A_MASK                                 0x20
37844:         
37845:         // Register: SSPADD
37846:         extern volatile unsigned char           SSPADD              @ 0xFC8;
37847:         #ifndef _LIB_BUILD
37848:         asm("SSPADD equ 0FC8h");
37849:         #endif
37850:         // bitfield definitions
37851:         typedef union {
37852:             struct {
37853:                 unsigned SSPADD                 :8;
37854:             };
37855:             struct {
37856:                 unsigned MSK0                   :1;
37857:                 unsigned MSK1                   :1;
37858:                 unsigned MSK2                   :1;
37859:                 unsigned MSK3                   :1;
37860:                 unsigned MSK4                   :1;
37861:                 unsigned MSK5                   :1;
37862:                 unsigned MSK6                   :1;
37863:                 unsigned MSK7                   :1;
37864:             };
37865:         } SSPADDbits_t;
37866:         extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
37867:         // bitfield macros
37868:         #define _SSPADD_SSPADD_POSN                                 0x0
37869:         #define _SSPADD_SSPADD_POSITION                             0x0
37870:         #define _SSPADD_SSPADD_SIZE                                 0x8
37871:         #define _SSPADD_SSPADD_LENGTH                               0x8
37872:         #define _SSPADD_SSPADD_MASK                                 0xFF
37873:         #define _SSPADD_MSK0_POSN                                   0x0
37874:         #define _SSPADD_MSK0_POSITION                               0x0
37875:         #define _SSPADD_MSK0_SIZE                                   0x1
37876:         #define _SSPADD_MSK0_LENGTH                                 0x1
37877:         #define _SSPADD_MSK0_MASK                                   0x1
37878:         #define _SSPADD_MSK1_POSN                                   0x1
37879:         #define _SSPADD_MSK1_POSITION                               0x1
37880:         #define _SSPADD_MSK1_SIZE                                   0x1
37881:         #define _SSPADD_MSK1_LENGTH                                 0x1
37882:         #define _SSPADD_MSK1_MASK                                   0x2
37883:         #define _SSPADD_MSK2_POSN                                   0x2
37884:         #define _SSPADD_MSK2_POSITION                               0x2
37885:         #define _SSPADD_MSK2_SIZE                                   0x1
37886:         #define _SSPADD_MSK2_LENGTH                                 0x1
37887:         #define _SSPADD_MSK2_MASK                                   0x4
37888:         #define _SSPADD_MSK3_POSN                                   0x3
37889:         #define _SSPADD_MSK3_POSITION                               0x3
37890:         #define _SSPADD_MSK3_SIZE                                   0x1
37891:         #define _SSPADD_MSK3_LENGTH                                 0x1
37892:         #define _SSPADD_MSK3_MASK                                   0x8
37893:         #define _SSPADD_MSK4_POSN                                   0x4
37894:         #define _SSPADD_MSK4_POSITION                               0x4
37895:         #define _SSPADD_MSK4_SIZE                                   0x1
37896:         #define _SSPADD_MSK4_LENGTH                                 0x1
37897:         #define _SSPADD_MSK4_MASK                                   0x10
37898:         #define _SSPADD_MSK5_POSN                                   0x5
37899:         #define _SSPADD_MSK5_POSITION                               0x5
37900:         #define _SSPADD_MSK5_SIZE                                   0x1
37901:         #define _SSPADD_MSK5_LENGTH                                 0x1
37902:         #define _SSPADD_MSK5_MASK                                   0x20
37903:         #define _SSPADD_MSK6_POSN                                   0x6
37904:         #define _SSPADD_MSK6_POSITION                               0x6
37905:         #define _SSPADD_MSK6_SIZE                                   0x1
37906:         #define _SSPADD_MSK6_LENGTH                                 0x1
37907:         #define _SSPADD_MSK6_MASK                                   0x40
37908:         #define _SSPADD_MSK7_POSN                                   0x7
37909:         #define _SSPADD_MSK7_POSITION                               0x7
37910:         #define _SSPADD_MSK7_SIZE                                   0x1
37911:         #define _SSPADD_MSK7_LENGTH                                 0x1
37912:         #define _SSPADD_MSK7_MASK                                   0x80
37913:         
37914:         // Register: SSPBUF
37915:         extern volatile unsigned char           SSPBUF              @ 0xFC9;
37916:         #ifndef _LIB_BUILD
37917:         asm("SSPBUF equ 0FC9h");
37918:         #endif
37919:         // bitfield definitions
37920:         typedef union {
37921:             struct {
37922:                 unsigned SSPBUF                 :8;
37923:             };
37924:         } SSPBUFbits_t;
37925:         extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
37926:         // bitfield macros
37927:         #define _SSPBUF_SSPBUF_POSN                                 0x0
37928:         #define _SSPBUF_SSPBUF_POSITION                             0x0
37929:         #define _SSPBUF_SSPBUF_SIZE                                 0x8
37930:         #define _SSPBUF_SSPBUF_LENGTH                               0x8
37931:         #define _SSPBUF_SSPBUF_MASK                                 0xFF
37932:         
37933:         // Register: T2CON
37934:         extern volatile unsigned char           T2CON               @ 0xFCA;
37935:         #ifndef _LIB_BUILD
37936:         asm("T2CON equ 0FCAh");
37937:         #endif
37938:         // bitfield definitions
37939:         typedef union {
37940:             struct {
37941:                 unsigned T2CKPS                 :2;
37942:                 unsigned TMR2ON                 :1;
37943:                 unsigned T2OUTPS                :4;
37944:             };
37945:             struct {
37946:                 unsigned T2CKPS0                :1;
37947:                 unsigned T2CKPS1                :1;
37948:                 unsigned                        :1;
37949:                 unsigned T2OUTPS0               :1;
37950:                 unsigned T2OUTPS1               :1;
37951:                 unsigned T2OUTPS2               :1;
37952:                 unsigned T2OUTPS3               :1;
37953:             };
37954:         } T2CONbits_t;
37955:         extern volatile T2CONbits_t T2CONbits @ 0xFCA;
37956:         // bitfield macros
37957:         #define _T2CON_T2CKPS_POSN                                  0x0
37958:         #define _T2CON_T2CKPS_POSITION                              0x0
37959:         #define _T2CON_T2CKPS_SIZE                                  0x2
37960:         #define _T2CON_T2CKPS_LENGTH                                0x2
37961:         #define _T2CON_T2CKPS_MASK                                  0x3
37962:         #define _T2CON_TMR2ON_POSN                                  0x2
37963:         #define _T2CON_TMR2ON_POSITION                              0x2
37964:         #define _T2CON_TMR2ON_SIZE                                  0x1
37965:         #define _T2CON_TMR2ON_LENGTH                                0x1
37966:         #define _T2CON_TMR2ON_MASK                                  0x4
37967:         #define _T2CON_T2OUTPS_POSN                                 0x3
37968:         #define _T2CON_T2OUTPS_POSITION                             0x3
37969:         #define _T2CON_T2OUTPS_SIZE                                 0x4
37970:         #define _T2CON_T2OUTPS_LENGTH                               0x4
37971:         #define _T2CON_T2OUTPS_MASK                                 0x78
37972:         #define _T2CON_T2CKPS0_POSN                                 0x0
37973:         #define _T2CON_T2CKPS0_POSITION                             0x0
37974:         #define _T2CON_T2CKPS0_SIZE                                 0x1
37975:         #define _T2CON_T2CKPS0_LENGTH                               0x1
37976:         #define _T2CON_T2CKPS0_MASK                                 0x1
37977:         #define _T2CON_T2CKPS1_POSN                                 0x1
37978:         #define _T2CON_T2CKPS1_POSITION                             0x1
37979:         #define _T2CON_T2CKPS1_SIZE                                 0x1
37980:         #define _T2CON_T2CKPS1_LENGTH                               0x1
37981:         #define _T2CON_T2CKPS1_MASK                                 0x2
37982:         #define _T2CON_T2OUTPS0_POSN                                0x3
37983:         #define _T2CON_T2OUTPS0_POSITION                            0x3
37984:         #define _T2CON_T2OUTPS0_SIZE                                0x1
37985:         #define _T2CON_T2OUTPS0_LENGTH                              0x1
37986:         #define _T2CON_T2OUTPS0_MASK                                0x8
37987:         #define _T2CON_T2OUTPS1_POSN                                0x4
37988:         #define _T2CON_T2OUTPS1_POSITION                            0x4
37989:         #define _T2CON_T2OUTPS1_SIZE                                0x1
37990:         #define _T2CON_T2OUTPS1_LENGTH                              0x1
37991:         #define _T2CON_T2OUTPS1_MASK                                0x10
37992:         #define _T2CON_T2OUTPS2_POSN                                0x5
37993:         #define _T2CON_T2OUTPS2_POSITION                            0x5
37994:         #define _T2CON_T2OUTPS2_SIZE                                0x1
37995:         #define _T2CON_T2OUTPS2_LENGTH                              0x1
37996:         #define _T2CON_T2OUTPS2_MASK                                0x20
37997:         #define _T2CON_T2OUTPS3_POSN                                0x6
37998:         #define _T2CON_T2OUTPS3_POSITION                            0x6
37999:         #define _T2CON_T2OUTPS3_SIZE                                0x1
38000:         #define _T2CON_T2OUTPS3_LENGTH                              0x1
38001:         #define _T2CON_T2OUTPS3_MASK                                0x40
38002:         
38003:         // Register: PR2
38004:         extern volatile unsigned char           PR2                 @ 0xFCB;
38005:         #ifndef _LIB_BUILD
38006:         asm("PR2 equ 0FCBh");
38007:         #endif
38008:         // aliases
38009:         extern volatile unsigned char           MEMCON              @ 0xFCB;
38010:         #ifndef _LIB_BUILD
38011:         asm("MEMCON equ 0FCBh");
38012:         #endif
38013:         // bitfield definitions
38014:         typedef union {
38015:             struct {
38016:                 unsigned PR2                    :8;
38017:             };
38018:             struct {
38019:                 unsigned                        :7;
38020:                 unsigned EBDIS                  :1;
38021:             };
38022:             struct {
38023:                 unsigned                        :4;
38024:                 unsigned WAIT0                  :1;
38025:             };
38026:             struct {
38027:                 unsigned                        :5;
38028:                 unsigned WAIT1                  :1;
38029:             };
38030:             struct {
38031:                 unsigned WM0                    :1;
38032:             };
38033:             struct {
38034:                 unsigned                        :1;
38035:                 unsigned WM1                    :1;
38036:             };
38037:         } PR2bits_t;
38038:         extern volatile PR2bits_t PR2bits @ 0xFCB;
38039:         // bitfield macros
38040:         #define _PR2_PR2_POSN                                       0x0
38041:         #define _PR2_PR2_POSITION                                   0x0
38042:         #define _PR2_PR2_SIZE                                       0x8
38043:         #define _PR2_PR2_LENGTH                                     0x8
38044:         #define _PR2_PR2_MASK                                       0xFF
38045:         #define _PR2_EBDIS_POSN                                     0x7
38046:         #define _PR2_EBDIS_POSITION                                 0x7
38047:         #define _PR2_EBDIS_SIZE                                     0x1
38048:         #define _PR2_EBDIS_LENGTH                                   0x1
38049:         #define _PR2_EBDIS_MASK                                     0x80
38050:         #define _PR2_WAIT0_POSN                                     0x4
38051:         #define _PR2_WAIT0_POSITION                                 0x4
38052:         #define _PR2_WAIT0_SIZE                                     0x1
38053:         #define _PR2_WAIT0_LENGTH                                   0x1
38054:         #define _PR2_WAIT0_MASK                                     0x10
38055:         #define _PR2_WAIT1_POSN                                     0x5
38056:         #define _PR2_WAIT1_POSITION                                 0x5
38057:         #define _PR2_WAIT1_SIZE                                     0x1
38058:         #define _PR2_WAIT1_LENGTH                                   0x1
38059:         #define _PR2_WAIT1_MASK                                     0x20
38060:         #define _PR2_WM0_POSN                                       0x0
38061:         #define _PR2_WM0_POSITION                                   0x0
38062:         #define _PR2_WM0_SIZE                                       0x1
38063:         #define _PR2_WM0_LENGTH                                     0x1
38064:         #define _PR2_WM0_MASK                                       0x1
38065:         #define _PR2_WM1_POSN                                       0x1
38066:         #define _PR2_WM1_POSITION                                   0x1
38067:         #define _PR2_WM1_SIZE                                       0x1
38068:         #define _PR2_WM1_LENGTH                                     0x1
38069:         #define _PR2_WM1_MASK                                       0x2
38070:         // alias bitfield definitions
38071:         typedef union {
38072:             struct {
38073:                 unsigned PR2                    :8;
38074:             };
38075:             struct {
38076:                 unsigned                        :7;
38077:                 unsigned EBDIS                  :1;
38078:             };
38079:             struct {
38080:                 unsigned                        :4;
38081:                 unsigned WAIT0                  :1;
38082:             };
38083:             struct {
38084:                 unsigned                        :5;
38085:                 unsigned WAIT1                  :1;
38086:             };
38087:             struct {
38088:                 unsigned WM0                    :1;
38089:             };
38090:             struct {
38091:                 unsigned                        :1;
38092:                 unsigned WM1                    :1;
38093:             };
38094:         } MEMCONbits_t;
38095:         extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
38096:         // bitfield macros
38097:         #define _MEMCON_PR2_POSN                                    0x0
38098:         #define _MEMCON_PR2_POSITION                                0x0
38099:         #define _MEMCON_PR2_SIZE                                    0x8
38100:         #define _MEMCON_PR2_LENGTH                                  0x8
38101:         #define _MEMCON_PR2_MASK                                    0xFF
38102:         #define _MEMCON_EBDIS_POSN                                  0x7
38103:         #define _MEMCON_EBDIS_POSITION                              0x7
38104:         #define _MEMCON_EBDIS_SIZE                                  0x1
38105:         #define _MEMCON_EBDIS_LENGTH                                0x1
38106:         #define _MEMCON_EBDIS_MASK                                  0x80
38107:         #define _MEMCON_WAIT0_POSN                                  0x4
38108:         #define _MEMCON_WAIT0_POSITION                              0x4
38109:         #define _MEMCON_WAIT0_SIZE                                  0x1
38110:         #define _MEMCON_WAIT0_LENGTH                                0x1
38111:         #define _MEMCON_WAIT0_MASK                                  0x10
38112:         #define _MEMCON_WAIT1_POSN                                  0x5
38113:         #define _MEMCON_WAIT1_POSITION                              0x5
38114:         #define _MEMCON_WAIT1_SIZE                                  0x1
38115:         #define _MEMCON_WAIT1_LENGTH                                0x1
38116:         #define _MEMCON_WAIT1_MASK                                  0x20
38117:         #define _MEMCON_WM0_POSN                                    0x0
38118:         #define _MEMCON_WM0_POSITION                                0x0
38119:         #define _MEMCON_WM0_SIZE                                    0x1
38120:         #define _MEMCON_WM0_LENGTH                                  0x1
38121:         #define _MEMCON_WM0_MASK                                    0x1
38122:         #define _MEMCON_WM1_POSN                                    0x1
38123:         #define _MEMCON_WM1_POSITION                                0x1
38124:         #define _MEMCON_WM1_SIZE                                    0x1
38125:         #define _MEMCON_WM1_LENGTH                                  0x1
38126:         #define _MEMCON_WM1_MASK                                    0x2
38127:         
38128:         // Register: TMR2
38129:         extern volatile unsigned char           TMR2                @ 0xFCC;
38130:         #ifndef _LIB_BUILD
38131:         asm("TMR2 equ 0FCCh");
38132:         #endif
38133:         // bitfield definitions
38134:         typedef union {
38135:             struct {
38136:                 unsigned TMR2                   :8;
38137:             };
38138:         } TMR2bits_t;
38139:         extern volatile TMR2bits_t TMR2bits @ 0xFCC;
38140:         // bitfield macros
38141:         #define _TMR2_TMR2_POSN                                     0x0
38142:         #define _TMR2_TMR2_POSITION                                 0x0
38143:         #define _TMR2_TMR2_SIZE                                     0x8
38144:         #define _TMR2_TMR2_LENGTH                                   0x8
38145:         #define _TMR2_TMR2_MASK                                     0xFF
38146:         
38147:         // Register: T1CON
38148:         extern volatile unsigned char           T1CON               @ 0xFCD;
38149:         #ifndef _LIB_BUILD
38150:         asm("T1CON equ 0FCDh");
38151:         #endif
38152:         // bitfield definitions
38153:         typedef union {
38154:             struct {
38155:                 unsigned                        :2;
38156:                 unsigned NOT_T1SYNC             :1;
38157:             };
38158:             struct {
38159:                 unsigned TMR1ON                 :1;
38160:                 unsigned RD16                   :1;
38161:                 unsigned nT1SYNC                :1;
38162:                 unsigned SOSCEN                 :1;
38163:                 unsigned T1CKPS                 :2;
38164:                 unsigned TMR1CS                 :2;
38165:             };
38166:             struct {
38167:                 unsigned                        :4;
38168:                 unsigned T1CKPS0                :1;
38169:                 unsigned T1CKPS1                :1;
38170:                 unsigned TMR1CS0                :1;
38171:                 unsigned TMR1CS1                :1;
38172:             };
38173:             struct {
38174:                 unsigned                        :3;
38175:                 unsigned T1OSCEN                :1;
38176:             };
38177:             struct {
38178:                 unsigned                        :7;
38179:                 unsigned T1RD16                 :1;
38180:             };
38181:         } T1CONbits_t;
38182:         extern volatile T1CONbits_t T1CONbits @ 0xFCD;
38183:         // bitfield macros
38184:         #define _T1CON_NOT_T1SYNC_POSN                              0x2
38185:         #define _T1CON_NOT_T1SYNC_POSITION                          0x2
38186:         #define _T1CON_NOT_T1SYNC_SIZE                              0x1
38187:         #define _T1CON_NOT_T1SYNC_LENGTH                            0x1
38188:         #define _T1CON_NOT_T1SYNC_MASK                              0x4
38189:         #define _T1CON_TMR1ON_POSN                                  0x0
38190:         #define _T1CON_TMR1ON_POSITION                              0x0
38191:         #define _T1CON_TMR1ON_SIZE                                  0x1
38192:         #define _T1CON_TMR1ON_LENGTH                                0x1
38193:         #define _T1CON_TMR1ON_MASK                                  0x1
38194:         #define _T1CON_RD16_POSN                                    0x1
38195:         #define _T1CON_RD16_POSITION                                0x1
38196:         #define _T1CON_RD16_SIZE                                    0x1
38197:         #define _T1CON_RD16_LENGTH                                  0x1
38198:         #define _T1CON_RD16_MASK                                    0x2
38199:         #define _T1CON_nT1SYNC_POSN                                 0x2
38200:         #define _T1CON_nT1SYNC_POSITION                             0x2
38201:         #define _T1CON_nT1SYNC_SIZE                                 0x1
38202:         #define _T1CON_nT1SYNC_LENGTH                               0x1
38203:         #define _T1CON_nT1SYNC_MASK                                 0x4
38204:         #define _T1CON_SOSCEN_POSN                                  0x3
38205:         #define _T1CON_SOSCEN_POSITION                              0x3
38206:         #define _T1CON_SOSCEN_SIZE                                  0x1
38207:         #define _T1CON_SOSCEN_LENGTH                                0x1
38208:         #define _T1CON_SOSCEN_MASK                                  0x8
38209:         #define _T1CON_T1CKPS_POSN                                  0x4
38210:         #define _T1CON_T1CKPS_POSITION                              0x4
38211:         #define _T1CON_T1CKPS_SIZE                                  0x2
38212:         #define _T1CON_T1CKPS_LENGTH                                0x2
38213:         #define _T1CON_T1CKPS_MASK                                  0x30
38214:         #define _T1CON_TMR1CS_POSN                                  0x6
38215:         #define _T1CON_TMR1CS_POSITION                              0x6
38216:         #define _T1CON_TMR1CS_SIZE                                  0x2
38217:         #define _T1CON_TMR1CS_LENGTH                                0x2
38218:         #define _T1CON_TMR1CS_MASK                                  0xC0
38219:         #define _T1CON_T1CKPS0_POSN                                 0x4
38220:         #define _T1CON_T1CKPS0_POSITION                             0x4
38221:         #define _T1CON_T1CKPS0_SIZE                                 0x1
38222:         #define _T1CON_T1CKPS0_LENGTH                               0x1
38223:         #define _T1CON_T1CKPS0_MASK                                 0x10
38224:         #define _T1CON_T1CKPS1_POSN                                 0x5
38225:         #define _T1CON_T1CKPS1_POSITION                             0x5
38226:         #define _T1CON_T1CKPS1_SIZE                                 0x1
38227:         #define _T1CON_T1CKPS1_LENGTH                               0x1
38228:         #define _T1CON_T1CKPS1_MASK                                 0x20
38229:         #define _T1CON_TMR1CS0_POSN                                 0x6
38230:         #define _T1CON_TMR1CS0_POSITION                             0x6
38231:         #define _T1CON_TMR1CS0_SIZE                                 0x1
38232:         #define _T1CON_TMR1CS0_LENGTH                               0x1
38233:         #define _T1CON_TMR1CS0_MASK                                 0x40
38234:         #define _T1CON_TMR1CS1_POSN                                 0x7
38235:         #define _T1CON_TMR1CS1_POSITION                             0x7
38236:         #define _T1CON_TMR1CS1_SIZE                                 0x1
38237:         #define _T1CON_TMR1CS1_LENGTH                               0x1
38238:         #define _T1CON_TMR1CS1_MASK                                 0x80
38239:         #define _T1CON_T1OSCEN_POSN                                 0x3
38240:         #define _T1CON_T1OSCEN_POSITION                             0x3
38241:         #define _T1CON_T1OSCEN_SIZE                                 0x1
38242:         #define _T1CON_T1OSCEN_LENGTH                               0x1
38243:         #define _T1CON_T1OSCEN_MASK                                 0x8
38244:         #define _T1CON_T1RD16_POSN                                  0x7
38245:         #define _T1CON_T1RD16_POSITION                              0x7
38246:         #define _T1CON_T1RD16_SIZE                                  0x1
38247:         #define _T1CON_T1RD16_LENGTH                                0x1
38248:         #define _T1CON_T1RD16_MASK                                  0x80
38249:         
38250:         // Register: TMR1
38251:         extern volatile unsigned short          TMR1                @ 0xFCE;
38252:         #ifndef _LIB_BUILD
38253:         asm("TMR1 equ 0FCEh");
38254:         #endif
38255:         
38256:         // Register: TMR1L
38257:         extern volatile unsigned char           TMR1L               @ 0xFCE;
38258:         #ifndef _LIB_BUILD
38259:         asm("TMR1L equ 0FCEh");
38260:         #endif
38261:         // bitfield definitions
38262:         typedef union {
38263:             struct {
38264:                 unsigned TMR1L                  :8;
38265:             };
38266:         } TMR1Lbits_t;
38267:         extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
38268:         // bitfield macros
38269:         #define _TMR1L_TMR1L_POSN                                   0x0
38270:         #define _TMR1L_TMR1L_POSITION                               0x0
38271:         #define _TMR1L_TMR1L_SIZE                                   0x8
38272:         #define _TMR1L_TMR1L_LENGTH                                 0x8
38273:         #define _TMR1L_TMR1L_MASK                                   0xFF
38274:         
38275:         // Register: TMR1H
38276:         extern volatile unsigned char           TMR1H               @ 0xFCF;
38277:         #ifndef _LIB_BUILD
38278:         asm("TMR1H equ 0FCFh");
38279:         #endif
38280:         // bitfield definitions
38281:         typedef union {
38282:             struct {
38283:                 unsigned TMR1H                  :8;
38284:             };
38285:         } TMR1Hbits_t;
38286:         extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
38287:         // bitfield macros
38288:         #define _TMR1H_TMR1H_POSN                                   0x0
38289:         #define _TMR1H_TMR1H_POSITION                               0x0
38290:         #define _TMR1H_TMR1H_SIZE                                   0x8
38291:         #define _TMR1H_TMR1H_LENGTH                                 0x8
38292:         #define _TMR1H_TMR1H_MASK                                   0xFF
38293:         
38294:         // Register: RCON
38295:         extern volatile unsigned char           RCON                @ 0xFD0;
38296:         #ifndef _LIB_BUILD
38297:         asm("RCON equ 0FD0h");
38298:         #endif
38299:         // bitfield definitions
38300:         typedef union {
38301:             struct {
38302:                 unsigned NOT_BOR                :1;
38303:             };
38304:             struct {
38305:                 unsigned                        :1;
38306:                 unsigned NOT_POR                :1;
38307:             };
38308:             struct {
38309:                 unsigned                        :2;
38310:                 unsigned NOT_PD                 :1;
38311:             };
38312:             struct {
38313:                 unsigned                        :3;
38314:                 unsigned NOT_TO                 :1;
38315:             };
38316:             struct {
38317:                 unsigned                        :4;
38318:                 unsigned NOT_RI                 :1;
38319:             };
38320:             struct {
38321:                 unsigned                        :5;
38322:                 unsigned NOT_CM                 :1;
38323:             };
38324:             struct {
38325:                 unsigned nBOR                   :1;
38326:                 unsigned nPOR                   :1;
38327:                 unsigned nPD                    :1;
38328:                 unsigned nTO                    :1;
38329:                 unsigned nRI                    :1;
38330:                 unsigned nCM                    :1;
38331:                 unsigned SBOREN                 :1;
38332:                 unsigned IPEN                   :1;
38333:             };
38334:             struct {
38335:                 unsigned BOR                    :1;
38336:                 unsigned POR                    :1;
38337:                 unsigned PD                     :1;
38338:                 unsigned TO                     :1;
38339:                 unsigned RI                     :1;
38340:                 unsigned CM                     :1;
38341:             };
38342:         } RCONbits_t;
38343:         extern volatile RCONbits_t RCONbits @ 0xFD0;
38344:         // bitfield macros
38345:         #define _RCON_NOT_BOR_POSN                                  0x0
38346:         #define _RCON_NOT_BOR_POSITION                              0x0
38347:         #define _RCON_NOT_BOR_SIZE                                  0x1
38348:         #define _RCON_NOT_BOR_LENGTH                                0x1
38349:         #define _RCON_NOT_BOR_MASK                                  0x1
38350:         #define _RCON_NOT_POR_POSN                                  0x1
38351:         #define _RCON_NOT_POR_POSITION                              0x1
38352:         #define _RCON_NOT_POR_SIZE                                  0x1
38353:         #define _RCON_NOT_POR_LENGTH                                0x1
38354:         #define _RCON_NOT_POR_MASK                                  0x2
38355:         #define _RCON_NOT_PD_POSN                                   0x2
38356:         #define _RCON_NOT_PD_POSITION                               0x2
38357:         #define _RCON_NOT_PD_SIZE                                   0x1
38358:         #define _RCON_NOT_PD_LENGTH                                 0x1
38359:         #define _RCON_NOT_PD_MASK                                   0x4
38360:         #define _RCON_NOT_TO_POSN                                   0x3
38361:         #define _RCON_NOT_TO_POSITION                               0x3
38362:         #define _RCON_NOT_TO_SIZE                                   0x1
38363:         #define _RCON_NOT_TO_LENGTH                                 0x1
38364:         #define _RCON_NOT_TO_MASK                                   0x8
38365:         #define _RCON_NOT_RI_POSN                                   0x4
38366:         #define _RCON_NOT_RI_POSITION                               0x4
38367:         #define _RCON_NOT_RI_SIZE                                   0x1
38368:         #define _RCON_NOT_RI_LENGTH                                 0x1
38369:         #define _RCON_NOT_RI_MASK                                   0x10
38370:         #define _RCON_NOT_CM_POSN                                   0x5
38371:         #define _RCON_NOT_CM_POSITION                               0x5
38372:         #define _RCON_NOT_CM_SIZE                                   0x1
38373:         #define _RCON_NOT_CM_LENGTH                                 0x1
38374:         #define _RCON_NOT_CM_MASK                                   0x20
38375:         #define _RCON_nBOR_POSN                                     0x0
38376:         #define _RCON_nBOR_POSITION                                 0x0
38377:         #define _RCON_nBOR_SIZE                                     0x1
38378:         #define _RCON_nBOR_LENGTH                                   0x1
38379:         #define _RCON_nBOR_MASK                                     0x1
38380:         #define _RCON_nPOR_POSN                                     0x1
38381:         #define _RCON_nPOR_POSITION                                 0x1
38382:         #define _RCON_nPOR_SIZE                                     0x1
38383:         #define _RCON_nPOR_LENGTH                                   0x1
38384:         #define _RCON_nPOR_MASK                                     0x2
38385:         #define _RCON_nPD_POSN                                      0x2
38386:         #define _RCON_nPD_POSITION                                  0x2
38387:         #define _RCON_nPD_SIZE                                      0x1
38388:         #define _RCON_nPD_LENGTH                                    0x1
38389:         #define _RCON_nPD_MASK                                      0x4
38390:         #define _RCON_nTO_POSN                                      0x3
38391:         #define _RCON_nTO_POSITION                                  0x3
38392:         #define _RCON_nTO_SIZE                                      0x1
38393:         #define _RCON_nTO_LENGTH                                    0x1
38394:         #define _RCON_nTO_MASK                                      0x8
38395:         #define _RCON_nRI_POSN                                      0x4
38396:         #define _RCON_nRI_POSITION                                  0x4
38397:         #define _RCON_nRI_SIZE                                      0x1
38398:         #define _RCON_nRI_LENGTH                                    0x1
38399:         #define _RCON_nRI_MASK                                      0x10
38400:         #define _RCON_nCM_POSN                                      0x5
38401:         #define _RCON_nCM_POSITION                                  0x5
38402:         #define _RCON_nCM_SIZE                                      0x1
38403:         #define _RCON_nCM_LENGTH                                    0x1
38404:         #define _RCON_nCM_MASK                                      0x20
38405:         #define _RCON_SBOREN_POSN                                   0x6
38406:         #define _RCON_SBOREN_POSITION                               0x6
38407:         #define _RCON_SBOREN_SIZE                                   0x1
38408:         #define _RCON_SBOREN_LENGTH                                 0x1
38409:         #define _RCON_SBOREN_MASK                                   0x40
38410:         #define _RCON_IPEN_POSN                                     0x7
38411:         #define _RCON_IPEN_POSITION                                 0x7
38412:         #define _RCON_IPEN_SIZE                                     0x1
38413:         #define _RCON_IPEN_LENGTH                                   0x1
38414:         #define _RCON_IPEN_MASK                                     0x80
38415:         #define _RCON_BOR_POSN                                      0x0
38416:         #define _RCON_BOR_POSITION                                  0x0
38417:         #define _RCON_BOR_SIZE                                      0x1
38418:         #define _RCON_BOR_LENGTH                                    0x1
38419:         #define _RCON_BOR_MASK                                      0x1
38420:         #define _RCON_POR_POSN                                      0x1
38421:         #define _RCON_POR_POSITION                                  0x1
38422:         #define _RCON_POR_SIZE                                      0x1
38423:         #define _RCON_POR_LENGTH                                    0x1
38424:         #define _RCON_POR_MASK                                      0x2
38425:         #define _RCON_PD_POSN                                       0x2
38426:         #define _RCON_PD_POSITION                                   0x2
38427:         #define _RCON_PD_SIZE                                       0x1
38428:         #define _RCON_PD_LENGTH                                     0x1
38429:         #define _RCON_PD_MASK                                       0x4
38430:         #define _RCON_TO_POSN                                       0x3
38431:         #define _RCON_TO_POSITION                                   0x3
38432:         #define _RCON_TO_SIZE                                       0x1
38433:         #define _RCON_TO_LENGTH                                     0x1
38434:         #define _RCON_TO_MASK                                       0x8
38435:         #define _RCON_RI_POSN                                       0x4
38436:         #define _RCON_RI_POSITION                                   0x4
38437:         #define _RCON_RI_SIZE                                       0x1
38438:         #define _RCON_RI_LENGTH                                     0x1
38439:         #define _RCON_RI_MASK                                       0x10
38440:         #define _RCON_CM_POSN                                       0x5
38441:         #define _RCON_CM_POSITION                                   0x5
38442:         #define _RCON_CM_SIZE                                       0x1
38443:         #define _RCON_CM_LENGTH                                     0x1
38444:         #define _RCON_CM_MASK                                       0x20
38445:         
38446:         // Register: WDTCON
38447:         extern volatile unsigned char           WDTCON              @ 0xFD1;
38448:         #ifndef _LIB_BUILD
38449:         asm("WDTCON equ 0FD1h");
38450:         #endif
38451:         // bitfield definitions
38452:         typedef union {
38453:             struct {
38454:                 unsigned SWDTEN                 :1;
38455:                 unsigned ULPSINK                :1;
38456:                 unsigned ULPEN                  :1;
38457:                 unsigned                        :1;
38458:                 unsigned SRETEN                 :1;
38459:                 unsigned ULPLVL                 :1;
38460:                 unsigned                        :1;
38461:                 unsigned REGSLP                 :1;
38462:             };
38463:             struct {
38464:                 unsigned SWDTE                  :1;
38465:             };
38466:         } WDTCONbits_t;
38467:         extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
38468:         // bitfield macros
38469:         #define _WDTCON_SWDTEN_POSN                                 0x0
38470:         #define _WDTCON_SWDTEN_POSITION                             0x0
38471:         #define _WDTCON_SWDTEN_SIZE                                 0x1
38472:         #define _WDTCON_SWDTEN_LENGTH                               0x1
38473:         #define _WDTCON_SWDTEN_MASK                                 0x1
38474:         #define _WDTCON_ULPSINK_POSN                                0x1
38475:         #define _WDTCON_ULPSINK_POSITION                            0x1
38476:         #define _WDTCON_ULPSINK_SIZE                                0x1
38477:         #define _WDTCON_ULPSINK_LENGTH                              0x1
38478:         #define _WDTCON_ULPSINK_MASK                                0x2
38479:         #define _WDTCON_ULPEN_POSN                                  0x2
38480:         #define _WDTCON_ULPEN_POSITION                              0x2
38481:         #define _WDTCON_ULPEN_SIZE                                  0x1
38482:         #define _WDTCON_ULPEN_LENGTH                                0x1
38483:         #define _WDTCON_ULPEN_MASK                                  0x4
38484:         #define _WDTCON_SRETEN_POSN                                 0x4
38485:         #define _WDTCON_SRETEN_POSITION                             0x4
38486:         #define _WDTCON_SRETEN_SIZE                                 0x1
38487:         #define _WDTCON_SRETEN_LENGTH                               0x1
38488:         #define _WDTCON_SRETEN_MASK                                 0x10
38489:         #define _WDTCON_ULPLVL_POSN                                 0x5
38490:         #define _WDTCON_ULPLVL_POSITION                             0x5
38491:         #define _WDTCON_ULPLVL_SIZE                                 0x1
38492:         #define _WDTCON_ULPLVL_LENGTH                               0x1
38493:         #define _WDTCON_ULPLVL_MASK                                 0x20
38494:         #define _WDTCON_REGSLP_POSN                                 0x7
38495:         #define _WDTCON_REGSLP_POSITION                             0x7
38496:         #define _WDTCON_REGSLP_SIZE                                 0x1
38497:         #define _WDTCON_REGSLP_LENGTH                               0x1
38498:         #define _WDTCON_REGSLP_MASK                                 0x80
38499:         #define _WDTCON_SWDTE_POSN                                  0x0
38500:         #define _WDTCON_SWDTE_POSITION                              0x0
38501:         #define _WDTCON_SWDTE_SIZE                                  0x1
38502:         #define _WDTCON_SWDTE_LENGTH                                0x1
38503:         #define _WDTCON_SWDTE_MASK                                  0x1
38504:         
38505:         // Register: OSCCON2
38506:         extern volatile unsigned char           OSCCON2             @ 0xFD2;
38507:         #ifndef _LIB_BUILD
38508:         asm("OSCCON2 equ 0FD2h");
38509:         #endif
38510:         // bitfield definitions
38511:         typedef union {
38512:             struct {
38513:                 unsigned MFIOSEL                :1;
38514:                 unsigned MFIOFS                 :1;
38515:                 unsigned                        :1;
38516:                 unsigned SOSCGO                 :1;
38517:                 unsigned SOSCDRV                :1;
38518:                 unsigned                        :1;
38519:                 unsigned SOSCRUN                :1;
38520:             };
38521:             struct {
38522:                 unsigned LVDL0                  :1;
38523:                 unsigned LVDL1                  :1;
38524:                 unsigned LVDL2                  :1;
38525:                 unsigned LVDL3                  :1;
38526:             };
38527:         } OSCCON2bits_t;
38528:         extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
38529:         // bitfield macros
38530:         #define _OSCCON2_MFIOSEL_POSN                               0x0
38531:         #define _OSCCON2_MFIOSEL_POSITION                           0x0
38532:         #define _OSCCON2_MFIOSEL_SIZE                               0x1
38533:         #define _OSCCON2_MFIOSEL_LENGTH                             0x1
38534:         #define _OSCCON2_MFIOSEL_MASK                               0x1
38535:         #define _OSCCON2_MFIOFS_POSN                                0x1
38536:         #define _OSCCON2_MFIOFS_POSITION                            0x1
38537:         #define _OSCCON2_MFIOFS_SIZE                                0x1
38538:         #define _OSCCON2_MFIOFS_LENGTH                              0x1
38539:         #define _OSCCON2_MFIOFS_MASK                                0x2
38540:         #define _OSCCON2_SOSCGO_POSN                                0x3
38541:         #define _OSCCON2_SOSCGO_POSITION                            0x3
38542:         #define _OSCCON2_SOSCGO_SIZE                                0x1
38543:         #define _OSCCON2_SOSCGO_LENGTH                              0x1
38544:         #define _OSCCON2_SOSCGO_MASK                                0x8
38545:         #define _OSCCON2_SOSCDRV_POSN                               0x4
38546:         #define _OSCCON2_SOSCDRV_POSITION                           0x4
38547:         #define _OSCCON2_SOSCDRV_SIZE                               0x1
38548:         #define _OSCCON2_SOSCDRV_LENGTH                             0x1
38549:         #define _OSCCON2_SOSCDRV_MASK                               0x10
38550:         #define _OSCCON2_SOSCRUN_POSN                               0x6
38551:         #define _OSCCON2_SOSCRUN_POSITION                           0x6
38552:         #define _OSCCON2_SOSCRUN_SIZE                               0x1
38553:         #define _OSCCON2_SOSCRUN_LENGTH                             0x1
38554:         #define _OSCCON2_SOSCRUN_MASK                               0x40
38555:         #define _OSCCON2_LVDL0_POSN                                 0x0
38556:         #define _OSCCON2_LVDL0_POSITION                             0x0
38557:         #define _OSCCON2_LVDL0_SIZE                                 0x1
38558:         #define _OSCCON2_LVDL0_LENGTH                               0x1
38559:         #define _OSCCON2_LVDL0_MASK                                 0x1
38560:         #define _OSCCON2_LVDL1_POSN                                 0x1
38561:         #define _OSCCON2_LVDL1_POSITION                             0x1
38562:         #define _OSCCON2_LVDL1_SIZE                                 0x1
38563:         #define _OSCCON2_LVDL1_LENGTH                               0x1
38564:         #define _OSCCON2_LVDL1_MASK                                 0x2
38565:         #define _OSCCON2_LVDL2_POSN                                 0x2
38566:         #define _OSCCON2_LVDL2_POSITION                             0x2
38567:         #define _OSCCON2_LVDL2_SIZE                                 0x1
38568:         #define _OSCCON2_LVDL2_LENGTH                               0x1
38569:         #define _OSCCON2_LVDL2_MASK                                 0x4
38570:         #define _OSCCON2_LVDL3_POSN                                 0x3
38571:         #define _OSCCON2_LVDL3_POSITION                             0x3
38572:         #define _OSCCON2_LVDL3_SIZE                                 0x1
38573:         #define _OSCCON2_LVDL3_LENGTH                               0x1
38574:         #define _OSCCON2_LVDL3_MASK                                 0x8
38575:         
38576:         // Register: OSCCON
38577:         extern volatile unsigned char           OSCCON              @ 0xFD3;
38578:         #ifndef _LIB_BUILD
38579:         asm("OSCCON equ 0FD3h");
38580:         #endif
38581:         // bitfield definitions
38582:         typedef union {
38583:             struct {
38584:                 unsigned SCS                    :2;
38585:                 unsigned HFIOFS                 :1;
38586:                 unsigned OSTS                   :1;
38587:                 unsigned IRCF                   :3;
38588:                 unsigned IDLEN                  :1;
38589:             };
38590:             struct {
38591:                 unsigned SCS0                   :1;
38592:                 unsigned SCS1                   :1;
38593:                 unsigned                        :2;
38594:                 unsigned IRCF0                  :1;
38595:                 unsigned IRCF1                  :1;
38596:                 unsigned IRCF2                  :1;
38597:             };
38598:         } OSCCONbits_t;
38599:         extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
38600:         // bitfield macros
38601:         #define _OSCCON_SCS_POSN                                    0x0
38602:         #define _OSCCON_SCS_POSITION                                0x0
38603:         #define _OSCCON_SCS_SIZE                                    0x2
38604:         #define _OSCCON_SCS_LENGTH                                  0x2
38605:         #define _OSCCON_SCS_MASK                                    0x3
38606:         #define _OSCCON_HFIOFS_POSN                                 0x2
38607:         #define _OSCCON_HFIOFS_POSITION                             0x2
38608:         #define _OSCCON_HFIOFS_SIZE                                 0x1
38609:         #define _OSCCON_HFIOFS_LENGTH                               0x1
38610:         #define _OSCCON_HFIOFS_MASK                                 0x4
38611:         #define _OSCCON_OSTS_POSN                                   0x3
38612:         #define _OSCCON_OSTS_POSITION                               0x3
38613:         #define _OSCCON_OSTS_SIZE                                   0x1
38614:         #define _OSCCON_OSTS_LENGTH                                 0x1
38615:         #define _OSCCON_OSTS_MASK                                   0x8
38616:         #define _OSCCON_IRCF_POSN                                   0x4
38617:         #define _OSCCON_IRCF_POSITION                               0x4
38618:         #define _OSCCON_IRCF_SIZE                                   0x3
38619:         #define _OSCCON_IRCF_LENGTH                                 0x3
38620:         #define _OSCCON_IRCF_MASK                                   0x70
38621:         #define _OSCCON_IDLEN_POSN                                  0x7
38622:         #define _OSCCON_IDLEN_POSITION                              0x7
38623:         #define _OSCCON_IDLEN_SIZE                                  0x1
38624:         #define _OSCCON_IDLEN_LENGTH                                0x1
38625:         #define _OSCCON_IDLEN_MASK                                  0x80
38626:         #define _OSCCON_SCS0_POSN                                   0x0
38627:         #define _OSCCON_SCS0_POSITION                               0x0
38628:         #define _OSCCON_SCS0_SIZE                                   0x1
38629:         #define _OSCCON_SCS0_LENGTH                                 0x1
38630:         #define _OSCCON_SCS0_MASK                                   0x1
38631:         #define _OSCCON_SCS1_POSN                                   0x1
38632:         #define _OSCCON_SCS1_POSITION                               0x1
38633:         #define _OSCCON_SCS1_SIZE                                   0x1
38634:         #define _OSCCON_SCS1_LENGTH                                 0x1
38635:         #define _OSCCON_SCS1_MASK                                   0x2
38636:         #define _OSCCON_IRCF0_POSN                                  0x4
38637:         #define _OSCCON_IRCF0_POSITION                              0x4
38638:         #define _OSCCON_IRCF0_SIZE                                  0x1
38639:         #define _OSCCON_IRCF0_LENGTH                                0x1
38640:         #define _OSCCON_IRCF0_MASK                                  0x10
38641:         #define _OSCCON_IRCF1_POSN                                  0x5
38642:         #define _OSCCON_IRCF1_POSITION                              0x5
38643:         #define _OSCCON_IRCF1_SIZE                                  0x1
38644:         #define _OSCCON_IRCF1_LENGTH                                0x1
38645:         #define _OSCCON_IRCF1_MASK                                  0x20
38646:         #define _OSCCON_IRCF2_POSN                                  0x6
38647:         #define _OSCCON_IRCF2_POSITION                              0x6
38648:         #define _OSCCON_IRCF2_SIZE                                  0x1
38649:         #define _OSCCON_IRCF2_LENGTH                                0x1
38650:         #define _OSCCON_IRCF2_MASK                                  0x40
38651:         
38652:         // Register: T0CON
38653:         extern volatile unsigned char           T0CON               @ 0xFD5;
38654:         #ifndef _LIB_BUILD
38655:         asm("T0CON equ 0FD5h");
38656:         #endif
38657:         // bitfield definitions
38658:         typedef union {
38659:             struct {
38660:                 unsigned T0PS                   :3;
38661:                 unsigned PSA                    :1;
38662:                 unsigned T0SE                   :1;
38663:                 unsigned T0CS                   :1;
38664:                 unsigned T08BIT                 :1;
38665:                 unsigned TMR0ON                 :1;
38666:             };
38667:             struct {
38668:                 unsigned T0PS0                  :1;
38669:                 unsigned T0PS1                  :1;
38670:                 unsigned T0PS2                  :1;
38671:             };
38672:         } T0CONbits_t;
38673:         extern volatile T0CONbits_t T0CONbits @ 0xFD5;
38674:         // bitfield macros
38675:         #define _T0CON_T0PS_POSN                                    0x0
38676:         #define _T0CON_T0PS_POSITION                                0x0
38677:         #define _T0CON_T0PS_SIZE                                    0x3
38678:         #define _T0CON_T0PS_LENGTH                                  0x3
38679:         #define _T0CON_T0PS_MASK                                    0x7
38680:         #define _T0CON_PSA_POSN                                     0x3
38681:         #define _T0CON_PSA_POSITION                                 0x3
38682:         #define _T0CON_PSA_SIZE                                     0x1
38683:         #define _T0CON_PSA_LENGTH                                   0x1
38684:         #define _T0CON_PSA_MASK                                     0x8
38685:         #define _T0CON_T0SE_POSN                                    0x4
38686:         #define _T0CON_T0SE_POSITION                                0x4
38687:         #define _T0CON_T0SE_SIZE                                    0x1
38688:         #define _T0CON_T0SE_LENGTH                                  0x1
38689:         #define _T0CON_T0SE_MASK                                    0x10
38690:         #define _T0CON_T0CS_POSN                                    0x5
38691:         #define _T0CON_T0CS_POSITION                                0x5
38692:         #define _T0CON_T0CS_SIZE                                    0x1
38693:         #define _T0CON_T0CS_LENGTH                                  0x1
38694:         #define _T0CON_T0CS_MASK                                    0x20
38695:         #define _T0CON_T08BIT_POSN                                  0x6
38696:         #define _T0CON_T08BIT_POSITION                              0x6
38697:         #define _T0CON_T08BIT_SIZE                                  0x1
38698:         #define _T0CON_T08BIT_LENGTH                                0x1
38699:         #define _T0CON_T08BIT_MASK                                  0x40
38700:         #define _T0CON_TMR0ON_POSN                                  0x7
38701:         #define _T0CON_TMR0ON_POSITION                              0x7
38702:         #define _T0CON_TMR0ON_SIZE                                  0x1
38703:         #define _T0CON_TMR0ON_LENGTH                                0x1
38704:         #define _T0CON_TMR0ON_MASK                                  0x80
38705:         #define _T0CON_T0PS0_POSN                                   0x0
38706:         #define _T0CON_T0PS0_POSITION                               0x0
38707:         #define _T0CON_T0PS0_SIZE                                   0x1
38708:         #define _T0CON_T0PS0_LENGTH                                 0x1
38709:         #define _T0CON_T0PS0_MASK                                   0x1
38710:         #define _T0CON_T0PS1_POSN                                   0x1
38711:         #define _T0CON_T0PS1_POSITION                               0x1
38712:         #define _T0CON_T0PS1_SIZE                                   0x1
38713:         #define _T0CON_T0PS1_LENGTH                                 0x1
38714:         #define _T0CON_T0PS1_MASK                                   0x2
38715:         #define _T0CON_T0PS2_POSN                                   0x2
38716:         #define _T0CON_T0PS2_POSITION                               0x2
38717:         #define _T0CON_T0PS2_SIZE                                   0x1
38718:         #define _T0CON_T0PS2_LENGTH                                 0x1
38719:         #define _T0CON_T0PS2_MASK                                   0x4
38720:         
38721:         // Register: TMR0
38722:         extern volatile unsigned short          TMR0                @ 0xFD6;
38723:         #ifndef _LIB_BUILD
38724:         asm("TMR0 equ 0FD6h");
38725:         #endif
38726:         
38727:         // Register: TMR0L
38728:         extern volatile unsigned char           TMR0L               @ 0xFD6;
38729:         #ifndef _LIB_BUILD
38730:         asm("TMR0L equ 0FD6h");
38731:         #endif
38732:         // bitfield definitions
38733:         typedef union {
38734:             struct {
38735:                 unsigned TMR0L                  :8;
38736:             };
38737:         } TMR0Lbits_t;
38738:         extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
38739:         // bitfield macros
38740:         #define _TMR0L_TMR0L_POSN                                   0x0
38741:         #define _TMR0L_TMR0L_POSITION                               0x0
38742:         #define _TMR0L_TMR0L_SIZE                                   0x8
38743:         #define _TMR0L_TMR0L_LENGTH                                 0x8
38744:         #define _TMR0L_TMR0L_MASK                                   0xFF
38745:         
38746:         // Register: TMR0H
38747:         extern volatile unsigned char           TMR0H               @ 0xFD7;
38748:         #ifndef _LIB_BUILD
38749:         asm("TMR0H equ 0FD7h");
38750:         #endif
38751:         // bitfield definitions
38752:         typedef union {
38753:             struct {
38754:                 unsigned TMR0H                  :8;
38755:             };
38756:         } TMR0Hbits_t;
38757:         extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
38758:         // bitfield macros
38759:         #define _TMR0H_TMR0H_POSN                                   0x0
38760:         #define _TMR0H_TMR0H_POSITION                               0x0
38761:         #define _TMR0H_TMR0H_SIZE                                   0x8
38762:         #define _TMR0H_TMR0H_LENGTH                                 0x8
38763:         #define _TMR0H_TMR0H_MASK                                   0xFF
38764:         
38765:         // Register: STATUS
38766:         extern volatile unsigned char           STATUS              @ 0xFD8;
38767:         #ifndef _LIB_BUILD
38768:         asm("STATUS equ 0FD8h");
38769:         #endif
38770:         // bitfield definitions
38771:         typedef union {
38772:             struct {
38773:                 unsigned C                      :1;
38774:                 unsigned DC                     :1;
38775:                 unsigned Z                      :1;
38776:                 unsigned OV                     :1;
38777:                 unsigned N                      :1;
38778:             };
38779:             struct {
38780:                 unsigned CARRY                  :1;
38781:             };
38782:             struct {
38783:                 unsigned                        :4;
38784:                 unsigned NEGATIVE               :1;
38785:             };
38786:             struct {
38787:                 unsigned                        :3;
38788:                 unsigned OVERFLOW               :1;
38789:             };
38790:             struct {
38791:                 unsigned                        :2;
38792:                 unsigned ZERO                   :1;
38793:             };
38794:         } STATUSbits_t;
38795:         extern volatile STATUSbits_t STATUSbits @ 0xFD8;
38796:         // bitfield macros
38797:         #define _STATUS_C_POSN                                      0x0
38798:         #define _STATUS_C_POSITION                                  0x0
38799:         #define _STATUS_C_SIZE                                      0x1
38800:         #define _STATUS_C_LENGTH                                    0x1
38801:         #define _STATUS_C_MASK                                      0x1
38802:         #define _STATUS_DC_POSN                                     0x1
38803:         #define _STATUS_DC_POSITION                                 0x1
38804:         #define _STATUS_DC_SIZE                                     0x1
38805:         #define _STATUS_DC_LENGTH                                   0x1
38806:         #define _STATUS_DC_MASK                                     0x2
38807:         #define _STATUS_Z_POSN                                      0x2
38808:         #define _STATUS_Z_POSITION                                  0x2
38809:         #define _STATUS_Z_SIZE                                      0x1
38810:         #define _STATUS_Z_LENGTH                                    0x1
38811:         #define _STATUS_Z_MASK                                      0x4
38812:         #define _STATUS_OV_POSN                                     0x3
38813:         #define _STATUS_OV_POSITION                                 0x3
38814:         #define _STATUS_OV_SIZE                                     0x1
38815:         #define _STATUS_OV_LENGTH                                   0x1
38816:         #define _STATUS_OV_MASK                                     0x8
38817:         #define _STATUS_N_POSN                                      0x4
38818:         #define _STATUS_N_POSITION                                  0x4
38819:         #define _STATUS_N_SIZE                                      0x1
38820:         #define _STATUS_N_LENGTH                                    0x1
38821:         #define _STATUS_N_MASK                                      0x10
38822:         #define _STATUS_CARRY_POSN                                  0x0
38823:         #define _STATUS_CARRY_POSITION                              0x0
38824:         #define _STATUS_CARRY_SIZE                                  0x1
38825:         #define _STATUS_CARRY_LENGTH                                0x1
38826:         #define _STATUS_CARRY_MASK                                  0x1
38827:         #define _STATUS_NEGATIVE_POSN                               0x4
38828:         #define _STATUS_NEGATIVE_POSITION                           0x4
38829:         #define _STATUS_NEGATIVE_SIZE                               0x1
38830:         #define _STATUS_NEGATIVE_LENGTH                             0x1
38831:         #define _STATUS_NEGATIVE_MASK                               0x10
38832:         #define _STATUS_OVERFLOW_POSN                               0x3
38833:         #define _STATUS_OVERFLOW_POSITION                           0x3
38834:         #define _STATUS_OVERFLOW_SIZE                               0x1
38835:         #define _STATUS_OVERFLOW_LENGTH                             0x1
38836:         #define _STATUS_OVERFLOW_MASK                               0x8
38837:         #define _STATUS_ZERO_POSN                                   0x2
38838:         #define _STATUS_ZERO_POSITION                               0x2
38839:         #define _STATUS_ZERO_SIZE                                   0x1
38840:         #define _STATUS_ZERO_LENGTH                                 0x1
38841:         #define _STATUS_ZERO_MASK                                   0x4
38842:         
38843:         // Register: FSR2
38844:         extern volatile unsigned short          FSR2                @ 0xFD9;
38845:         #ifndef _LIB_BUILD
38846:         asm("FSR2 equ 0FD9h");
38847:         #endif
38848:         
38849:         // Register: FSR2L
38850:         extern volatile unsigned char           FSR2L               @ 0xFD9;
38851:         #ifndef _LIB_BUILD
38852:         asm("FSR2L equ 0FD9h");
38853:         #endif
38854:         // bitfield definitions
38855:         typedef union {
38856:             struct {
38857:                 unsigned FSR2L                  :8;
38858:             };
38859:         } FSR2Lbits_t;
38860:         extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
38861:         // bitfield macros
38862:         #define _FSR2L_FSR2L_POSN                                   0x0
38863:         #define _FSR2L_FSR2L_POSITION                               0x0
38864:         #define _FSR2L_FSR2L_SIZE                                   0x8
38865:         #define _FSR2L_FSR2L_LENGTH                                 0x8
38866:         #define _FSR2L_FSR2L_MASK                                   0xFF
38867:         
38868:         // Register: FSR2H
38869:         extern volatile unsigned char           FSR2H               @ 0xFDA;
38870:         #ifndef _LIB_BUILD
38871:         asm("FSR2H equ 0FDAh");
38872:         #endif
38873:         // bitfield definitions
38874:         typedef union {
38875:             struct {
38876:                 unsigned FSR2H                  :4;
38877:             };
38878:         } FSR2Hbits_t;
38879:         extern volatile FSR2Hbits_t FSR2Hbits @ 0xFDA;
38880:         // bitfield macros
38881:         #define _FSR2H_FSR2H_POSN                                   0x0
38882:         #define _FSR2H_FSR2H_POSITION                               0x0
38883:         #define _FSR2H_FSR2H_SIZE                                   0x4
38884:         #define _FSR2H_FSR2H_LENGTH                                 0x4
38885:         #define _FSR2H_FSR2H_MASK                                   0xF
38886:         
38887:         // Register: PLUSW2
38888:         extern volatile unsigned char           PLUSW2              @ 0xFDB;
38889:         #ifndef _LIB_BUILD
38890:         asm("PLUSW2 equ 0FDBh");
38891:         #endif
38892:         // bitfield definitions
38893:         typedef union {
38894:             struct {
38895:                 unsigned PLUSW2                 :8;
38896:             };
38897:         } PLUSW2bits_t;
38898:         extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
38899:         // bitfield macros
38900:         #define _PLUSW2_PLUSW2_POSN                                 0x0
38901:         #define _PLUSW2_PLUSW2_POSITION                             0x0
38902:         #define _PLUSW2_PLUSW2_SIZE                                 0x8
38903:         #define _PLUSW2_PLUSW2_LENGTH                               0x8
38904:         #define _PLUSW2_PLUSW2_MASK                                 0xFF
38905:         
38906:         // Register: PREINC2
38907:         extern volatile unsigned char           PREINC2             @ 0xFDC;
38908:         #ifndef _LIB_BUILD
38909:         asm("PREINC2 equ 0FDCh");
38910:         #endif
38911:         // bitfield definitions
38912:         typedef union {
38913:             struct {
38914:                 unsigned PREINC2                :8;
38915:             };
38916:         } PREINC2bits_t;
38917:         extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
38918:         // bitfield macros
38919:         #define _PREINC2_PREINC2_POSN                               0x0
38920:         #define _PREINC2_PREINC2_POSITION                           0x0
38921:         #define _PREINC2_PREINC2_SIZE                               0x8
38922:         #define _PREINC2_PREINC2_LENGTH                             0x8
38923:         #define _PREINC2_PREINC2_MASK                               0xFF
38924:         
38925:         // Register: POSTDEC2
38926:         extern volatile unsigned char           POSTDEC2            @ 0xFDD;
38927:         #ifndef _LIB_BUILD
38928:         asm("POSTDEC2 equ 0FDDh");
38929:         #endif
38930:         // bitfield definitions
38931:         typedef union {
38932:             struct {
38933:                 unsigned POSTDEC2               :8;
38934:             };
38935:         } POSTDEC2bits_t;
38936:         extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
38937:         // bitfield macros
38938:         #define _POSTDEC2_POSTDEC2_POSN                             0x0
38939:         #define _POSTDEC2_POSTDEC2_POSITION                         0x0
38940:         #define _POSTDEC2_POSTDEC2_SIZE                             0x8
38941:         #define _POSTDEC2_POSTDEC2_LENGTH                           0x8
38942:         #define _POSTDEC2_POSTDEC2_MASK                             0xFF
38943:         
38944:         // Register: POSTINC2
38945:         extern volatile unsigned char           POSTINC2            @ 0xFDE;
38946:         #ifndef _LIB_BUILD
38947:         asm("POSTINC2 equ 0FDEh");
38948:         #endif
38949:         // bitfield definitions
38950:         typedef union {
38951:             struct {
38952:                 unsigned POSTINC2               :8;
38953:             };
38954:         } POSTINC2bits_t;
38955:         extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
38956:         // bitfield macros
38957:         #define _POSTINC2_POSTINC2_POSN                             0x0
38958:         #define _POSTINC2_POSTINC2_POSITION                         0x0
38959:         #define _POSTINC2_POSTINC2_SIZE                             0x8
38960:         #define _POSTINC2_POSTINC2_LENGTH                           0x8
38961:         #define _POSTINC2_POSTINC2_MASK                             0xFF
38962:         
38963:         // Register: INDF2
38964:         extern volatile unsigned char           INDF2               @ 0xFDF;
38965:         #ifndef _LIB_BUILD
38966:         asm("INDF2 equ 0FDFh");
38967:         #endif
38968:         // bitfield definitions
38969:         typedef union {
38970:             struct {
38971:                 unsigned INDF2                  :8;
38972:             };
38973:         } INDF2bits_t;
38974:         extern volatile INDF2bits_t INDF2bits @ 0xFDF;
38975:         // bitfield macros
38976:         #define _INDF2_INDF2_POSN                                   0x0
38977:         #define _INDF2_INDF2_POSITION                               0x0
38978:         #define _INDF2_INDF2_SIZE                                   0x8
38979:         #define _INDF2_INDF2_LENGTH                                 0x8
38980:         #define _INDF2_INDF2_MASK                                   0xFF
38981:         
38982:         // Register: BSR
38983:         extern volatile unsigned char           BSR                 @ 0xFE0;
38984:         #ifndef _LIB_BUILD
38985:         asm("BSR equ 0FE0h");
38986:         #endif
38987:         // bitfield definitions
38988:         typedef union {
38989:             struct {
38990:                 unsigned BSR                    :4;
38991:             };
38992:         } BSRbits_t;
38993:         extern volatile BSRbits_t BSRbits @ 0xFE0;
38994:         // bitfield macros
38995:         #define _BSR_BSR_POSN                                       0x0
38996:         #define _BSR_BSR_POSITION                                   0x0
38997:         #define _BSR_BSR_SIZE                                       0x4
38998:         #define _BSR_BSR_LENGTH                                     0x4
38999:         #define _BSR_BSR_MASK                                       0xF
39000:         
39001:         // Register: FSR1
39002:         extern volatile unsigned short          FSR1                @ 0xFE1;
39003:         #ifndef _LIB_BUILD
39004:         asm("FSR1 equ 0FE1h");
39005:         #endif
39006:         
39007:         // Register: FSR1L
39008:         extern volatile unsigned char           FSR1L               @ 0xFE1;
39009:         #ifndef _LIB_BUILD
39010:         asm("FSR1L equ 0FE1h");
39011:         #endif
39012:         // bitfield definitions
39013:         typedef union {
39014:             struct {
39015:                 unsigned FSR1L                  :8;
39016:             };
39017:         } FSR1Lbits_t;
39018:         extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
39019:         // bitfield macros
39020:         #define _FSR1L_FSR1L_POSN                                   0x0
39021:         #define _FSR1L_FSR1L_POSITION                               0x0
39022:         #define _FSR1L_FSR1L_SIZE                                   0x8
39023:         #define _FSR1L_FSR1L_LENGTH                                 0x8
39024:         #define _FSR1L_FSR1L_MASK                                   0xFF
39025:         
39026:         // Register: FSR1H
39027:         extern volatile unsigned char           FSR1H               @ 0xFE2;
39028:         #ifndef _LIB_BUILD
39029:         asm("FSR1H equ 0FE2h");
39030:         #endif
39031:         // bitfield definitions
39032:         typedef union {
39033:             struct {
39034:                 unsigned FSR1H                  :4;
39035:             };
39036:         } FSR1Hbits_t;
39037:         extern volatile FSR1Hbits_t FSR1Hbits @ 0xFE2;
39038:         // bitfield macros
39039:         #define _FSR1H_FSR1H_POSN                                   0x0
39040:         #define _FSR1H_FSR1H_POSITION                               0x0
39041:         #define _FSR1H_FSR1H_SIZE                                   0x4
39042:         #define _FSR1H_FSR1H_LENGTH                                 0x4
39043:         #define _FSR1H_FSR1H_MASK                                   0xF
39044:         
39045:         // Register: PLUSW1
39046:         extern volatile unsigned char           PLUSW1              @ 0xFE3;
39047:         #ifndef _LIB_BUILD
39048:         asm("PLUSW1 equ 0FE3h");
39049:         #endif
39050:         // bitfield definitions
39051:         typedef union {
39052:             struct {
39053:                 unsigned PLUSW1                 :8;
39054:             };
39055:         } PLUSW1bits_t;
39056:         extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
39057:         // bitfield macros
39058:         #define _PLUSW1_PLUSW1_POSN                                 0x0
39059:         #define _PLUSW1_PLUSW1_POSITION                             0x0
39060:         #define _PLUSW1_PLUSW1_SIZE                                 0x8
39061:         #define _PLUSW1_PLUSW1_LENGTH                               0x8
39062:         #define _PLUSW1_PLUSW1_MASK                                 0xFF
39063:         
39064:         // Register: PREINC1
39065:         extern volatile unsigned char           PREINC1             @ 0xFE4;
39066:         #ifndef _LIB_BUILD
39067:         asm("PREINC1 equ 0FE4h");
39068:         #endif
39069:         // bitfield definitions
39070:         typedef union {
39071:             struct {
39072:                 unsigned PREINC1                :8;
39073:             };
39074:         } PREINC1bits_t;
39075:         extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
39076:         // bitfield macros
39077:         #define _PREINC1_PREINC1_POSN                               0x0
39078:         #define _PREINC1_PREINC1_POSITION                           0x0
39079:         #define _PREINC1_PREINC1_SIZE                               0x8
39080:         #define _PREINC1_PREINC1_LENGTH                             0x8
39081:         #define _PREINC1_PREINC1_MASK                               0xFF
39082:         
39083:         // Register: POSTDEC1
39084:         extern volatile unsigned char           POSTDEC1            @ 0xFE5;
39085:         #ifndef _LIB_BUILD
39086:         asm("POSTDEC1 equ 0FE5h");
39087:         #endif
39088:         // bitfield definitions
39089:         typedef union {
39090:             struct {
39091:                 unsigned POSTDEC1               :8;
39092:             };
39093:         } POSTDEC1bits_t;
39094:         extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
39095:         // bitfield macros
39096:         #define _POSTDEC1_POSTDEC1_POSN                             0x0
39097:         #define _POSTDEC1_POSTDEC1_POSITION                         0x0
39098:         #define _POSTDEC1_POSTDEC1_SIZE                             0x8
39099:         #define _POSTDEC1_POSTDEC1_LENGTH                           0x8
39100:         #define _POSTDEC1_POSTDEC1_MASK                             0xFF
39101:         
39102:         // Register: POSTINC1
39103:         extern volatile unsigned char           POSTINC1            @ 0xFE6;
39104:         #ifndef _LIB_BUILD
39105:         asm("POSTINC1 equ 0FE6h");
39106:         #endif
39107:         // bitfield definitions
39108:         typedef union {
39109:             struct {
39110:                 unsigned POSTINC1               :8;
39111:             };
39112:         } POSTINC1bits_t;
39113:         extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
39114:         // bitfield macros
39115:         #define _POSTINC1_POSTINC1_POSN                             0x0
39116:         #define _POSTINC1_POSTINC1_POSITION                         0x0
39117:         #define _POSTINC1_POSTINC1_SIZE                             0x8
39118:         #define _POSTINC1_POSTINC1_LENGTH                           0x8
39119:         #define _POSTINC1_POSTINC1_MASK                             0xFF
39120:         
39121:         // Register: INDF1
39122:         extern volatile unsigned char           INDF1               @ 0xFE7;
39123:         #ifndef _LIB_BUILD
39124:         asm("INDF1 equ 0FE7h");
39125:         #endif
39126:         // bitfield definitions
39127:         typedef union {
39128:             struct {
39129:                 unsigned INDF1                  :8;
39130:             };
39131:         } INDF1bits_t;
39132:         extern volatile INDF1bits_t INDF1bits @ 0xFE7;
39133:         // bitfield macros
39134:         #define _INDF1_INDF1_POSN                                   0x0
39135:         #define _INDF1_INDF1_POSITION                               0x0
39136:         #define _INDF1_INDF1_SIZE                                   0x8
39137:         #define _INDF1_INDF1_LENGTH                                 0x8
39138:         #define _INDF1_INDF1_MASK                                   0xFF
39139:         
39140:         // Register: WREG
39141:         extern volatile unsigned char           WREG                @ 0xFE8;
39142:         #ifndef _LIB_BUILD
39143:         asm("WREG equ 0FE8h");
39144:         #endif
39145:         // bitfield definitions
39146:         typedef union {
39147:             struct {
39148:                 unsigned WREG                   :8;
39149:             };
39150:         } WREGbits_t;
39151:         extern volatile WREGbits_t WREGbits @ 0xFE8;
39152:         // bitfield macros
39153:         #define _WREG_WREG_POSN                                     0x0
39154:         #define _WREG_WREG_POSITION                                 0x0
39155:         #define _WREG_WREG_SIZE                                     0x8
39156:         #define _WREG_WREG_LENGTH                                   0x8
39157:         #define _WREG_WREG_MASK                                     0xFF
39158:         
39159:         // Register: FSR0
39160:         extern volatile unsigned short          FSR0                @ 0xFE9;
39161:         #ifndef _LIB_BUILD
39162:         asm("FSR0 equ 0FE9h");
39163:         #endif
39164:         
39165:         // Register: FSR0L
39166:         extern volatile unsigned char           FSR0L               @ 0xFE9;
39167:         #ifndef _LIB_BUILD
39168:         asm("FSR0L equ 0FE9h");
39169:         #endif
39170:         // bitfield definitions
39171:         typedef union {
39172:             struct {
39173:                 unsigned FSR0L                  :8;
39174:             };
39175:         } FSR0Lbits_t;
39176:         extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
39177:         // bitfield macros
39178:         #define _FSR0L_FSR0L_POSN                                   0x0
39179:         #define _FSR0L_FSR0L_POSITION                               0x0
39180:         #define _FSR0L_FSR0L_SIZE                                   0x8
39181:         #define _FSR0L_FSR0L_LENGTH                                 0x8
39182:         #define _FSR0L_FSR0L_MASK                                   0xFF
39183:         
39184:         // Register: FSR0H
39185:         extern volatile unsigned char           FSR0H               @ 0xFEA;
39186:         #ifndef _LIB_BUILD
39187:         asm("FSR0H equ 0FEAh");
39188:         #endif
39189:         // bitfield definitions
39190:         typedef union {
39191:             struct {
39192:                 unsigned FSR0H                  :4;
39193:             };
39194:         } FSR0Hbits_t;
39195:         extern volatile FSR0Hbits_t FSR0Hbits @ 0xFEA;
39196:         // bitfield macros
39197:         #define _FSR0H_FSR0H_POSN                                   0x0
39198:         #define _FSR0H_FSR0H_POSITION                               0x0
39199:         #define _FSR0H_FSR0H_SIZE                                   0x4
39200:         #define _FSR0H_FSR0H_LENGTH                                 0x4
39201:         #define _FSR0H_FSR0H_MASK                                   0xF
39202:         
39203:         // Register: PLUSW0
39204:         extern volatile unsigned char           PLUSW0              @ 0xFEB;
39205:         #ifndef _LIB_BUILD
39206:         asm("PLUSW0 equ 0FEBh");
39207:         #endif
39208:         // bitfield definitions
39209:         typedef union {
39210:             struct {
39211:                 unsigned PLUSW0                 :8;
39212:             };
39213:         } PLUSW0bits_t;
39214:         extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
39215:         // bitfield macros
39216:         #define _PLUSW0_PLUSW0_POSN                                 0x0
39217:         #define _PLUSW0_PLUSW0_POSITION                             0x0
39218:         #define _PLUSW0_PLUSW0_SIZE                                 0x8
39219:         #define _PLUSW0_PLUSW0_LENGTH                               0x8
39220:         #define _PLUSW0_PLUSW0_MASK                                 0xFF
39221:         
39222:         // Register: PREINC0
39223:         extern volatile unsigned char           PREINC0             @ 0xFEC;
39224:         #ifndef _LIB_BUILD
39225:         asm("PREINC0 equ 0FECh");
39226:         #endif
39227:         // bitfield definitions
39228:         typedef union {
39229:             struct {
39230:                 unsigned PREINC0                :8;
39231:             };
39232:         } PREINC0bits_t;
39233:         extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
39234:         // bitfield macros
39235:         #define _PREINC0_PREINC0_POSN                               0x0
39236:         #define _PREINC0_PREINC0_POSITION                           0x0
39237:         #define _PREINC0_PREINC0_SIZE                               0x8
39238:         #define _PREINC0_PREINC0_LENGTH                             0x8
39239:         #define _PREINC0_PREINC0_MASK                               0xFF
39240:         
39241:         // Register: POSTDEC0
39242:         extern volatile unsigned char           POSTDEC0            @ 0xFED;
39243:         #ifndef _LIB_BUILD
39244:         asm("POSTDEC0 equ 0FEDh");
39245:         #endif
39246:         // bitfield definitions
39247:         typedef union {
39248:             struct {
39249:                 unsigned POSTDEC0               :8;
39250:             };
39251:         } POSTDEC0bits_t;
39252:         extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
39253:         // bitfield macros
39254:         #define _POSTDEC0_POSTDEC0_POSN                             0x0
39255:         #define _POSTDEC0_POSTDEC0_POSITION                         0x0
39256:         #define _POSTDEC0_POSTDEC0_SIZE                             0x8
39257:         #define _POSTDEC0_POSTDEC0_LENGTH                           0x8
39258:         #define _POSTDEC0_POSTDEC0_MASK                             0xFF
39259:         
39260:         // Register: POSTINC0
39261:         extern volatile unsigned char           POSTINC0            @ 0xFEE;
39262:         #ifndef _LIB_BUILD
39263:         asm("POSTINC0 equ 0FEEh");
39264:         #endif
39265:         // bitfield definitions
39266:         typedef union {
39267:             struct {
39268:                 unsigned POSTINC0               :8;
39269:             };
39270:         } POSTINC0bits_t;
39271:         extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
39272:         // bitfield macros
39273:         #define _POSTINC0_POSTINC0_POSN                             0x0
39274:         #define _POSTINC0_POSTINC0_POSITION                         0x0
39275:         #define _POSTINC0_POSTINC0_SIZE                             0x8
39276:         #define _POSTINC0_POSTINC0_LENGTH                           0x8
39277:         #define _POSTINC0_POSTINC0_MASK                             0xFF
39278:         
39279:         // Register: INDF0
39280:         extern volatile unsigned char           INDF0               @ 0xFEF;
39281:         #ifndef _LIB_BUILD
39282:         asm("INDF0 equ 0FEFh");
39283:         #endif
39284:         // bitfield definitions
39285:         typedef union {
39286:             struct {
39287:                 unsigned INDF0                  :8;
39288:             };
39289:         } INDF0bits_t;
39290:         extern volatile INDF0bits_t INDF0bits @ 0xFEF;
39291:         // bitfield macros
39292:         #define _INDF0_INDF0_POSN                                   0x0
39293:         #define _INDF0_INDF0_POSITION                               0x0
39294:         #define _INDF0_INDF0_SIZE                                   0x8
39295:         #define _INDF0_INDF0_LENGTH                                 0x8
39296:         #define _INDF0_INDF0_MASK                                   0xFF
39297:         
39298:         // Register: INTCON3
39299:         extern volatile unsigned char           INTCON3             @ 0xFF0;
39300:         #ifndef _LIB_BUILD
39301:         asm("INTCON3 equ 0FF0h");
39302:         #endif
39303:         // bitfield definitions
39304:         typedef union {
39305:             struct {
39306:                 unsigned INT1IF                 :1;
39307:                 unsigned INT2IF                 :1;
39308:                 unsigned INT3IF                 :1;
39309:                 unsigned INT1IE                 :1;
39310:                 unsigned INT2IE                 :1;
39311:                 unsigned INT3IE                 :1;
39312:                 unsigned INT1IP                 :1;
39313:                 unsigned INT2IP                 :1;
39314:             };
39315:             struct {
39316:                 unsigned INT1F                  :1;
39317:                 unsigned INT2F                  :1;
39318:                 unsigned INT3F                  :1;
39319:                 unsigned INT1E                  :1;
39320:                 unsigned INT2E                  :1;
39321:                 unsigned INT3E                  :1;
39322:                 unsigned INT1P                  :1;
39323:                 unsigned INT2P                  :1;
39324:             };
39325:         } INTCON3bits_t;
39326:         extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
39327:         // bitfield macros
39328:         #define _INTCON3_INT1IF_POSN                                0x0
39329:         #define _INTCON3_INT1IF_POSITION                            0x0
39330:         #define _INTCON3_INT1IF_SIZE                                0x1
39331:         #define _INTCON3_INT1IF_LENGTH                              0x1
39332:         #define _INTCON3_INT1IF_MASK                                0x1
39333:         #define _INTCON3_INT2IF_POSN                                0x1
39334:         #define _INTCON3_INT2IF_POSITION                            0x1
39335:         #define _INTCON3_INT2IF_SIZE                                0x1
39336:         #define _INTCON3_INT2IF_LENGTH                              0x1
39337:         #define _INTCON3_INT2IF_MASK                                0x2
39338:         #define _INTCON3_INT3IF_POSN                                0x2
39339:         #define _INTCON3_INT3IF_POSITION                            0x2
39340:         #define _INTCON3_INT3IF_SIZE                                0x1
39341:         #define _INTCON3_INT3IF_LENGTH                              0x1
39342:         #define _INTCON3_INT3IF_MASK                                0x4
39343:         #define _INTCON3_INT1IE_POSN                                0x3
39344:         #define _INTCON3_INT1IE_POSITION                            0x3
39345:         #define _INTCON3_INT1IE_SIZE                                0x1
39346:         #define _INTCON3_INT1IE_LENGTH                              0x1
39347:         #define _INTCON3_INT1IE_MASK                                0x8
39348:         #define _INTCON3_INT2IE_POSN                                0x4
39349:         #define _INTCON3_INT2IE_POSITION                            0x4
39350:         #define _INTCON3_INT2IE_SIZE                                0x1
39351:         #define _INTCON3_INT2IE_LENGTH                              0x1
39352:         #define _INTCON3_INT2IE_MASK                                0x10
39353:         #define _INTCON3_INT3IE_POSN                                0x5
39354:         #define _INTCON3_INT3IE_POSITION                            0x5
39355:         #define _INTCON3_INT3IE_SIZE                                0x1
39356:         #define _INTCON3_INT3IE_LENGTH                              0x1
39357:         #define _INTCON3_INT3IE_MASK                                0x20
39358:         #define _INTCON3_INT1IP_POSN                                0x6
39359:         #define _INTCON3_INT1IP_POSITION                            0x6
39360:         #define _INTCON3_INT1IP_SIZE                                0x1
39361:         #define _INTCON3_INT1IP_LENGTH                              0x1
39362:         #define _INTCON3_INT1IP_MASK                                0x40
39363:         #define _INTCON3_INT2IP_POSN                                0x7
39364:         #define _INTCON3_INT2IP_POSITION                            0x7
39365:         #define _INTCON3_INT2IP_SIZE                                0x1
39366:         #define _INTCON3_INT2IP_LENGTH                              0x1
39367:         #define _INTCON3_INT2IP_MASK                                0x80
39368:         #define _INTCON3_INT1F_POSN                                 0x0
39369:         #define _INTCON3_INT1F_POSITION                             0x0
39370:         #define _INTCON3_INT1F_SIZE                                 0x1
39371:         #define _INTCON3_INT1F_LENGTH                               0x1
39372:         #define _INTCON3_INT1F_MASK                                 0x1
39373:         #define _INTCON3_INT2F_POSN                                 0x1
39374:         #define _INTCON3_INT2F_POSITION                             0x1
39375:         #define _INTCON3_INT2F_SIZE                                 0x1
39376:         #define _INTCON3_INT2F_LENGTH                               0x1
39377:         #define _INTCON3_INT2F_MASK                                 0x2
39378:         #define _INTCON3_INT3F_POSN                                 0x2
39379:         #define _INTCON3_INT3F_POSITION                             0x2
39380:         #define _INTCON3_INT3F_SIZE                                 0x1
39381:         #define _INTCON3_INT3F_LENGTH                               0x1
39382:         #define _INTCON3_INT3F_MASK                                 0x4
39383:         #define _INTCON3_INT1E_POSN                                 0x3
39384:         #define _INTCON3_INT1E_POSITION                             0x3
39385:         #define _INTCON3_INT1E_SIZE                                 0x1
39386:         #define _INTCON3_INT1E_LENGTH                               0x1
39387:         #define _INTCON3_INT1E_MASK                                 0x8
39388:         #define _INTCON3_INT2E_POSN                                 0x4
39389:         #define _INTCON3_INT2E_POSITION                             0x4
39390:         #define _INTCON3_INT2E_SIZE                                 0x1
39391:         #define _INTCON3_INT2E_LENGTH                               0x1
39392:         #define _INTCON3_INT2E_MASK                                 0x10
39393:         #define _INTCON3_INT3E_POSN                                 0x5
39394:         #define _INTCON3_INT3E_POSITION                             0x5
39395:         #define _INTCON3_INT3E_SIZE                                 0x1
39396:         #define _INTCON3_INT3E_LENGTH                               0x1
39397:         #define _INTCON3_INT3E_MASK                                 0x20
39398:         #define _INTCON3_INT1P_POSN                                 0x6
39399:         #define _INTCON3_INT1P_POSITION                             0x6
39400:         #define _INTCON3_INT1P_SIZE                                 0x1
39401:         #define _INTCON3_INT1P_LENGTH                               0x1
39402:         #define _INTCON3_INT1P_MASK                                 0x40
39403:         #define _INTCON3_INT2P_POSN                                 0x7
39404:         #define _INTCON3_INT2P_POSITION                             0x7
39405:         #define _INTCON3_INT2P_SIZE                                 0x1
39406:         #define _INTCON3_INT2P_LENGTH                               0x1
39407:         #define _INTCON3_INT2P_MASK                                 0x80
39408:         
39409:         // Register: INTCON2
39410:         extern volatile unsigned char           INTCON2             @ 0xFF1;
39411:         #ifndef _LIB_BUILD
39412:         asm("INTCON2 equ 0FF1h");
39413:         #endif
39414:         // bitfield definitions
39415:         typedef union {
39416:             struct {
39417:                 unsigned                        :7;
39418:                 unsigned NOT_RBPU               :1;
39419:             };
39420:             struct {
39421:                 unsigned RBIP                   :1;
39422:                 unsigned INT3IP                 :1;
39423:                 unsigned TMR0IP                 :1;
39424:                 unsigned INTEDG3                :1;
39425:                 unsigned INTEDG2                :1;
39426:                 unsigned INTEDG1                :1;
39427:                 unsigned INTEDG0                :1;
39428:                 unsigned nRBPU                  :1;
39429:             };
39430:             struct {
39431:                 unsigned                        :1;
39432:                 unsigned INT3P                  :1;
39433:                 unsigned T0IP                   :1;
39434:                 unsigned                        :4;
39435:                 unsigned RBPU                   :1;
39436:             };
39437:         } INTCON2bits_t;
39438:         extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
39439:         // bitfield macros
39440:         #define _INTCON2_NOT_RBPU_POSN                              0x7
39441:         #define _INTCON2_NOT_RBPU_POSITION                          0x7
39442:         #define _INTCON2_NOT_RBPU_SIZE                              0x1
39443:         #define _INTCON2_NOT_RBPU_LENGTH                            0x1
39444:         #define _INTCON2_NOT_RBPU_MASK                              0x80
39445:         #define _INTCON2_RBIP_POSN                                  0x0
39446:         #define _INTCON2_RBIP_POSITION                              0x0
39447:         #define _INTCON2_RBIP_SIZE                                  0x1
39448:         #define _INTCON2_RBIP_LENGTH                                0x1
39449:         #define _INTCON2_RBIP_MASK                                  0x1
39450:         #define _INTCON2_INT3IP_POSN                                0x1
39451:         #define _INTCON2_INT3IP_POSITION                            0x1
39452:         #define _INTCON2_INT3IP_SIZE                                0x1
39453:         #define _INTCON2_INT3IP_LENGTH                              0x1
39454:         #define _INTCON2_INT3IP_MASK                                0x2
39455:         #define _INTCON2_TMR0IP_POSN                                0x2
39456:         #define _INTCON2_TMR0IP_POSITION                            0x2
39457:         #define _INTCON2_TMR0IP_SIZE                                0x1
39458:         #define _INTCON2_TMR0IP_LENGTH                              0x1
39459:         #define _INTCON2_TMR0IP_MASK                                0x4
39460:         #define _INTCON2_INTEDG3_POSN                               0x3
39461:         #define _INTCON2_INTEDG3_POSITION                           0x3
39462:         #define _INTCON2_INTEDG3_SIZE                               0x1
39463:         #define _INTCON2_INTEDG3_LENGTH                             0x1
39464:         #define _INTCON2_INTEDG3_MASK                               0x8
39465:         #define _INTCON2_INTEDG2_POSN                               0x4
39466:         #define _INTCON2_INTEDG2_POSITION                           0x4
39467:         #define _INTCON2_INTEDG2_SIZE                               0x1
39468:         #define _INTCON2_INTEDG2_LENGTH                             0x1
39469:         #define _INTCON2_INTEDG2_MASK                               0x10
39470:         #define _INTCON2_INTEDG1_POSN                               0x5
39471:         #define _INTCON2_INTEDG1_POSITION                           0x5
39472:         #define _INTCON2_INTEDG1_SIZE                               0x1
39473:         #define _INTCON2_INTEDG1_LENGTH                             0x1
39474:         #define _INTCON2_INTEDG1_MASK                               0x20
39475:         #define _INTCON2_INTEDG0_POSN                               0x6
39476:         #define _INTCON2_INTEDG0_POSITION                           0x6
39477:         #define _INTCON2_INTEDG0_SIZE                               0x1
39478:         #define _INTCON2_INTEDG0_LENGTH                             0x1
39479:         #define _INTCON2_INTEDG0_MASK                               0x40
39480:         #define _INTCON2_nRBPU_POSN                                 0x7
39481:         #define _INTCON2_nRBPU_POSITION                             0x7
39482:         #define _INTCON2_nRBPU_SIZE                                 0x1
39483:         #define _INTCON2_nRBPU_LENGTH                               0x1
39484:         #define _INTCON2_nRBPU_MASK                                 0x80
39485:         #define _INTCON2_INT3P_POSN                                 0x1
39486:         #define _INTCON2_INT3P_POSITION                             0x1
39487:         #define _INTCON2_INT3P_SIZE                                 0x1
39488:         #define _INTCON2_INT3P_LENGTH                               0x1
39489:         #define _INTCON2_INT3P_MASK                                 0x2
39490:         #define _INTCON2_T0IP_POSN                                  0x2
39491:         #define _INTCON2_T0IP_POSITION                              0x2
39492:         #define _INTCON2_T0IP_SIZE                                  0x1
39493:         #define _INTCON2_T0IP_LENGTH                                0x1
39494:         #define _INTCON2_T0IP_MASK                                  0x4
39495:         #define _INTCON2_RBPU_POSN                                  0x7
39496:         #define _INTCON2_RBPU_POSITION                              0x7
39497:         #define _INTCON2_RBPU_SIZE                                  0x1
39498:         #define _INTCON2_RBPU_LENGTH                                0x1
39499:         #define _INTCON2_RBPU_MASK                                  0x80
39500:         
39501:         // Register: INTCON
39502:         extern volatile unsigned char           INTCON              @ 0xFF2;
39503:         #ifndef _LIB_BUILD
39504:         asm("INTCON equ 0FF2h");
39505:         #endif
39506:         // aliases
39507:         extern volatile unsigned char           INTCON1             @ 0xFF2;
39508:         #ifndef _LIB_BUILD
39509:         asm("INTCON1 equ 0FF2h");
39510:         #endif
39511:         // bitfield definitions
39512:         typedef union {
39513:             struct {
39514:                 unsigned RBIF                   :1;
39515:                 unsigned INT0IF                 :1;
39516:                 unsigned TMR0IF                 :1;
39517:                 unsigned RBIE                   :1;
39518:                 unsigned INT0IE                 :1;
39519:                 unsigned TMR0IE                 :1;
39520:                 unsigned PEIE_GIEL              :1;
39521:                 unsigned GIE_GIEH               :1;
39522:             };
39523:             struct {
39524:                 unsigned                        :1;
39525:                 unsigned INT0F                  :1;
39526:                 unsigned T0IF                   :1;
39527:                 unsigned                        :1;
39528:                 unsigned INT0E                  :1;
39529:                 unsigned T0IE                   :1;
39530:                 unsigned PEIE                   :1;
39531:                 unsigned GIE                    :1;
39532:             };
39533:             struct {
39534:                 unsigned                        :6;
39535:                 unsigned GIEL                   :1;
39536:                 unsigned GIEH                   :1;
39537:             };
39538:             struct {
39539:                 unsigned                        :1;
39540:                 unsigned INT0F                  :1;
39541:                 unsigned T0IF                   :1;
39542:                 unsigned                        :1;
39543:                 unsigned INT0E                  :1;
39544:                 unsigned T0IE                   :1;
39545:                 unsigned PEIE                   :1;
39546:                 unsigned GIE                    :1;
39547:             };
39548:             struct {
39549:                 unsigned                        :6;
39550:                 unsigned GIEL                   :1;
39551:                 unsigned GIEH                   :1;
39552:             };
39553:         } INTCONbits_t;
39554:         extern volatile INTCONbits_t INTCONbits @ 0xFF2;
39555:         // bitfield macros
39556:         #define _INTCON_RBIF_POSN                                   0x0
39557:         #define _INTCON_RBIF_POSITION                               0x0
39558:         #define _INTCON_RBIF_SIZE                                   0x1
39559:         #define _INTCON_RBIF_LENGTH                                 0x1
39560:         #define _INTCON_RBIF_MASK                                   0x1
39561:         #define _INTCON_INT0IF_POSN                                 0x1
39562:         #define _INTCON_INT0IF_POSITION                             0x1
39563:         #define _INTCON_INT0IF_SIZE                                 0x1
39564:         #define _INTCON_INT0IF_LENGTH                               0x1
39565:         #define _INTCON_INT0IF_MASK                                 0x2
39566:         #define _INTCON_TMR0IF_POSN                                 0x2
39567:         #define _INTCON_TMR0IF_POSITION                             0x2
39568:         #define _INTCON_TMR0IF_SIZE                                 0x1
39569:         #define _INTCON_TMR0IF_LENGTH                               0x1
39570:         #define _INTCON_TMR0IF_MASK                                 0x4
39571:         #define _INTCON_RBIE_POSN                                   0x3
39572:         #define _INTCON_RBIE_POSITION                               0x3
39573:         #define _INTCON_RBIE_SIZE                                   0x1
39574:         #define _INTCON_RBIE_LENGTH                                 0x1
39575:         #define _INTCON_RBIE_MASK                                   0x8
39576:         #define _INTCON_INT0IE_POSN                                 0x4
39577:         #define _INTCON_INT0IE_POSITION                             0x4
39578:         #define _INTCON_INT0IE_SIZE                                 0x1
39579:         #define _INTCON_INT0IE_LENGTH                               0x1
39580:         #define _INTCON_INT0IE_MASK                                 0x10
39581:         #define _INTCON_TMR0IE_POSN                                 0x5
39582:         #define _INTCON_TMR0IE_POSITION                             0x5
39583:         #define _INTCON_TMR0IE_SIZE                                 0x1
39584:         #define _INTCON_TMR0IE_LENGTH                               0x1
39585:         #define _INTCON_TMR0IE_MASK                                 0x20
39586:         #define _INTCON_PEIE_GIEL_POSN                              0x6
39587:         #define _INTCON_PEIE_GIEL_POSITION                          0x6
39588:         #define _INTCON_PEIE_GIEL_SIZE                              0x1
39589:         #define _INTCON_PEIE_GIEL_LENGTH                            0x1
39590:         #define _INTCON_PEIE_GIEL_MASK                              0x40
39591:         #define _INTCON_GIE_GIEH_POSN                               0x7
39592:         #define _INTCON_GIE_GIEH_POSITION                           0x7
39593:         #define _INTCON_GIE_GIEH_SIZE                               0x1
39594:         #define _INTCON_GIE_GIEH_LENGTH                             0x1
39595:         #define _INTCON_GIE_GIEH_MASK                               0x80
39596:         #define _INTCON_INT0F_POSN                                  0x1
39597:         #define _INTCON_INT0F_POSITION                              0x1
39598:         #define _INTCON_INT0F_SIZE                                  0x1
39599:         #define _INTCON_INT0F_LENGTH                                0x1
39600:         #define _INTCON_INT0F_MASK                                  0x2
39601:         #define _INTCON_T0IF_POSN                                   0x2
39602:         #define _INTCON_T0IF_POSITION                               0x2
39603:         #define _INTCON_T0IF_SIZE                                   0x1
39604:         #define _INTCON_T0IF_LENGTH                                 0x1
39605:         #define _INTCON_T0IF_MASK                                   0x4
39606:         #define _INTCON_INT0E_POSN                                  0x4
39607:         #define _INTCON_INT0E_POSITION                              0x4
39608:         #define _INTCON_INT0E_SIZE                                  0x1
39609:         #define _INTCON_INT0E_LENGTH                                0x1
39610:         #define _INTCON_INT0E_MASK                                  0x10
39611:         #define _INTCON_T0IE_POSN                                   0x5
39612:         #define _INTCON_T0IE_POSITION                               0x5
39613:         #define _INTCON_T0IE_SIZE                                   0x1
39614:         #define _INTCON_T0IE_LENGTH                                 0x1
39615:         #define _INTCON_T0IE_MASK                                   0x20
39616:         #define _INTCON_PEIE_POSN                                   0x6
39617:         #define _INTCON_PEIE_POSITION                               0x6
39618:         #define _INTCON_PEIE_SIZE                                   0x1
39619:         #define _INTCON_PEIE_LENGTH                                 0x1
39620:         #define _INTCON_PEIE_MASK                                   0x40
39621:         #define _INTCON_GIE_POSN                                    0x7
39622:         #define _INTCON_GIE_POSITION                                0x7
39623:         #define _INTCON_GIE_SIZE                                    0x1
39624:         #define _INTCON_GIE_LENGTH                                  0x1
39625:         #define _INTCON_GIE_MASK                                    0x80
39626:         #define _INTCON_GIEL_POSN                                   0x6
39627:         #define _INTCON_GIEL_POSITION                               0x6
39628:         #define _INTCON_GIEL_SIZE                                   0x1
39629:         #define _INTCON_GIEL_LENGTH                                 0x1
39630:         #define _INTCON_GIEL_MASK                                   0x40
39631:         #define _INTCON_GIEH_POSN                                   0x7
39632:         #define _INTCON_GIEH_POSITION                               0x7
39633:         #define _INTCON_GIEH_SIZE                                   0x1
39634:         #define _INTCON_GIEH_LENGTH                                 0x1
39635:         #define _INTCON_GIEH_MASK                                   0x80
39636:         // alias bitfield definitions
39637:         typedef union {
39638:             struct {
39639:                 unsigned RBIF                   :1;
39640:                 unsigned INT0IF                 :1;
39641:                 unsigned TMR0IF                 :1;
39642:                 unsigned RBIE                   :1;
39643:                 unsigned INT0IE                 :1;
39644:                 unsigned TMR0IE                 :1;
39645:                 unsigned PEIE_GIEL              :1;
39646:                 unsigned GIE_GIEH               :1;
39647:             };
39648:             struct {
39649:                 unsigned                        :1;
39650:                 unsigned INT0F                  :1;
39651:                 unsigned T0IF                   :1;
39652:                 unsigned                        :1;
39653:                 unsigned INT0E                  :1;
39654:                 unsigned T0IE                   :1;
39655:                 unsigned PEIE                   :1;
39656:                 unsigned GIE                    :1;
39657:             };
39658:             struct {
39659:                 unsigned                        :6;
39660:                 unsigned GIEL                   :1;
39661:                 unsigned GIEH                   :1;
39662:             };
39663:             struct {
39664:                 unsigned                        :1;
39665:                 unsigned INT0F                  :1;
39666:                 unsigned T0IF                   :1;
39667:                 unsigned                        :1;
39668:                 unsigned INT0E                  :1;
39669:                 unsigned T0IE                   :1;
39670:                 unsigned PEIE                   :1;
39671:                 unsigned GIE                    :1;
39672:             };
39673:             struct {
39674:                 unsigned                        :6;
39675:                 unsigned GIEL                   :1;
39676:                 unsigned GIEH                   :1;
39677:             };
39678:         } INTCON1bits_t;
39679:         extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
39680:         // bitfield macros
39681:         #define _INTCON1_RBIF_POSN                                  0x0
39682:         #define _INTCON1_RBIF_POSITION                              0x0
39683:         #define _INTCON1_RBIF_SIZE                                  0x1
39684:         #define _INTCON1_RBIF_LENGTH                                0x1
39685:         #define _INTCON1_RBIF_MASK                                  0x1
39686:         #define _INTCON1_INT0IF_POSN                                0x1
39687:         #define _INTCON1_INT0IF_POSITION                            0x1
39688:         #define _INTCON1_INT0IF_SIZE                                0x1
39689:         #define _INTCON1_INT0IF_LENGTH                              0x1
39690:         #define _INTCON1_INT0IF_MASK                                0x2
39691:         #define _INTCON1_TMR0IF_POSN                                0x2
39692:         #define _INTCON1_TMR0IF_POSITION                            0x2
39693:         #define _INTCON1_TMR0IF_SIZE                                0x1
39694:         #define _INTCON1_TMR0IF_LENGTH                              0x1
39695:         #define _INTCON1_TMR0IF_MASK                                0x4
39696:         #define _INTCON1_RBIE_POSN                                  0x3
39697:         #define _INTCON1_RBIE_POSITION                              0x3
39698:         #define _INTCON1_RBIE_SIZE                                  0x1
39699:         #define _INTCON1_RBIE_LENGTH                                0x1
39700:         #define _INTCON1_RBIE_MASK                                  0x8
39701:         #define _INTCON1_INT0IE_POSN                                0x4
39702:         #define _INTCON1_INT0IE_POSITION                            0x4
39703:         #define _INTCON1_INT0IE_SIZE                                0x1
39704:         #define _INTCON1_INT0IE_LENGTH                              0x1
39705:         #define _INTCON1_INT0IE_MASK                                0x10
39706:         #define _INTCON1_TMR0IE_POSN                                0x5
39707:         #define _INTCON1_TMR0IE_POSITION                            0x5
39708:         #define _INTCON1_TMR0IE_SIZE                                0x1
39709:         #define _INTCON1_TMR0IE_LENGTH                              0x1
39710:         #define _INTCON1_TMR0IE_MASK                                0x20
39711:         #define _INTCON1_PEIE_GIEL_POSN                             0x6
39712:         #define _INTCON1_PEIE_GIEL_POSITION                         0x6
39713:         #define _INTCON1_PEIE_GIEL_SIZE                             0x1
39714:         #define _INTCON1_PEIE_GIEL_LENGTH                           0x1
39715:         #define _INTCON1_PEIE_GIEL_MASK                             0x40
39716:         #define _INTCON1_GIE_GIEH_POSN                              0x7
39717:         #define _INTCON1_GIE_GIEH_POSITION                          0x7
39718:         #define _INTCON1_GIE_GIEH_SIZE                              0x1
39719:         #define _INTCON1_GIE_GIEH_LENGTH                            0x1
39720:         #define _INTCON1_GIE_GIEH_MASK                              0x80
39721:         #define _INTCON1_INT0F_POSN                                 0x1
39722:         #define _INTCON1_INT0F_POSITION                             0x1
39723:         #define _INTCON1_INT0F_SIZE                                 0x1
39724:         #define _INTCON1_INT0F_LENGTH                               0x1
39725:         #define _INTCON1_INT0F_MASK                                 0x2
39726:         #define _INTCON1_T0IF_POSN                                  0x2
39727:         #define _INTCON1_T0IF_POSITION                              0x2
39728:         #define _INTCON1_T0IF_SIZE                                  0x1
39729:         #define _INTCON1_T0IF_LENGTH                                0x1
39730:         #define _INTCON1_T0IF_MASK                                  0x4
39731:         #define _INTCON1_INT0E_POSN                                 0x4
39732:         #define _INTCON1_INT0E_POSITION                             0x4
39733:         #define _INTCON1_INT0E_SIZE                                 0x1
39734:         #define _INTCON1_INT0E_LENGTH                               0x1
39735:         #define _INTCON1_INT0E_MASK                                 0x10
39736:         #define _INTCON1_T0IE_POSN                                  0x5
39737:         #define _INTCON1_T0IE_POSITION                              0x5
39738:         #define _INTCON1_T0IE_SIZE                                  0x1
39739:         #define _INTCON1_T0IE_LENGTH                                0x1
39740:         #define _INTCON1_T0IE_MASK                                  0x20
39741:         #define _INTCON1_PEIE_POSN                                  0x6
39742:         #define _INTCON1_PEIE_POSITION                              0x6
39743:         #define _INTCON1_PEIE_SIZE                                  0x1
39744:         #define _INTCON1_PEIE_LENGTH                                0x1
39745:         #define _INTCON1_PEIE_MASK                                  0x40
39746:         #define _INTCON1_GIE_POSN                                   0x7
39747:         #define _INTCON1_GIE_POSITION                               0x7
39748:         #define _INTCON1_GIE_SIZE                                   0x1
39749:         #define _INTCON1_GIE_LENGTH                                 0x1
39750:         #define _INTCON1_GIE_MASK                                   0x80
39751:         #define _INTCON1_GIEL_POSN                                  0x6
39752:         #define _INTCON1_GIEL_POSITION                              0x6
39753:         #define _INTCON1_GIEL_SIZE                                  0x1
39754:         #define _INTCON1_GIEL_LENGTH                                0x1
39755:         #define _INTCON1_GIEL_MASK                                  0x40
39756:         #define _INTCON1_GIEH_POSN                                  0x7
39757:         #define _INTCON1_GIEH_POSITION                              0x7
39758:         #define _INTCON1_GIEH_SIZE                                  0x1
39759:         #define _INTCON1_GIEH_LENGTH                                0x1
39760:         #define _INTCON1_GIEH_MASK                                  0x80
39761:         
39762:         // Register: PROD
39763:         extern volatile unsigned short          PROD                @ 0xFF3;
39764:         #ifndef _LIB_BUILD
39765:         asm("PROD equ 0FF3h");
39766:         #endif
39767:         
39768:         // Register: PRODL
39769:         extern volatile unsigned char           PRODL               @ 0xFF3;
39770:         #ifndef _LIB_BUILD
39771:         asm("PRODL equ 0FF3h");
39772:         #endif
39773:         // bitfield definitions
39774:         typedef union {
39775:             struct {
39776:                 unsigned PRODL                  :8;
39777:             };
39778:         } PRODLbits_t;
39779:         extern volatile PRODLbits_t PRODLbits @ 0xFF3;
39780:         // bitfield macros
39781:         #define _PRODL_PRODL_POSN                                   0x0
39782:         #define _PRODL_PRODL_POSITION                               0x0
39783:         #define _PRODL_PRODL_SIZE                                   0x8
39784:         #define _PRODL_PRODL_LENGTH                                 0x8
39785:         #define _PRODL_PRODL_MASK                                   0xFF
39786:         
39787:         // Register: PRODH
39788:         extern volatile unsigned char           PRODH               @ 0xFF4;
39789:         #ifndef _LIB_BUILD
39790:         asm("PRODH equ 0FF4h");
39791:         #endif
39792:         // bitfield definitions
39793:         typedef union {
39794:             struct {
39795:                 unsigned PRODH                  :8;
39796:             };
39797:         } PRODHbits_t;
39798:         extern volatile PRODHbits_t PRODHbits @ 0xFF4;
39799:         // bitfield macros
39800:         #define _PRODH_PRODH_POSN                                   0x0
39801:         #define _PRODH_PRODH_POSITION                               0x0
39802:         #define _PRODH_PRODH_SIZE                                   0x8
39803:         #define _PRODH_PRODH_LENGTH                                 0x8
39804:         #define _PRODH_PRODH_MASK                                   0xFF
39805:         
39806:         // Register: TABLAT
39807:         extern volatile unsigned char           TABLAT              @ 0xFF5;
39808:         #ifndef _LIB_BUILD
39809:         asm("TABLAT equ 0FF5h");
39810:         #endif
39811:         // bitfield definitions
39812:         typedef union {
39813:             struct {
39814:                 unsigned TABLAT                 :8;
39815:             };
39816:         } TABLATbits_t;
39817:         extern volatile TABLATbits_t TABLATbits @ 0xFF5;
39818:         // bitfield macros
39819:         #define _TABLAT_TABLAT_POSN                                 0x0
39820:         #define _TABLAT_TABLAT_POSITION                             0x0
39821:         #define _TABLAT_TABLAT_SIZE                                 0x8
39822:         #define _TABLAT_TABLAT_LENGTH                               0x8
39823:         #define _TABLAT_TABLAT_MASK                                 0xFF
39824:         
39825:         // Register: TBLPTR
39826:         #ifndef __CCI__
39827:         extern volatile unsigned short long     TBLPTR              @ 0xFF6;
39828:         #endif
39829:         #ifndef _LIB_BUILD
39830:         asm("TBLPTR equ 0FF6h");
39831:         #endif
39832:         
39833:         // Register: TBLPTRL
39834:         extern volatile unsigned char           TBLPTRL             @ 0xFF6;
39835:         #ifndef _LIB_BUILD
39836:         asm("TBLPTRL equ 0FF6h");
39837:         #endif
39838:         // bitfield definitions
39839:         typedef union {
39840:             struct {
39841:                 unsigned TBLPTRL                :8;
39842:             };
39843:         } TBLPTRLbits_t;
39844:         extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
39845:         // bitfield macros
39846:         #define _TBLPTRL_TBLPTRL_POSN                               0x0
39847:         #define _TBLPTRL_TBLPTRL_POSITION                           0x0
39848:         #define _TBLPTRL_TBLPTRL_SIZE                               0x8
39849:         #define _TBLPTRL_TBLPTRL_LENGTH                             0x8
39850:         #define _TBLPTRL_TBLPTRL_MASK                               0xFF
39851:         
39852:         // Register: TBLPTRH
39853:         extern volatile unsigned char           TBLPTRH             @ 0xFF7;
39854:         #ifndef _LIB_BUILD
39855:         asm("TBLPTRH equ 0FF7h");
39856:         #endif
39857:         // bitfield definitions
39858:         typedef union {
39859:             struct {
39860:                 unsigned TBLPTRH                :8;
39861:             };
39862:         } TBLPTRHbits_t;
39863:         extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
39864:         // bitfield macros
39865:         #define _TBLPTRH_TBLPTRH_POSN                               0x0
39866:         #define _TBLPTRH_TBLPTRH_POSITION                           0x0
39867:         #define _TBLPTRH_TBLPTRH_SIZE                               0x8
39868:         #define _TBLPTRH_TBLPTRH_LENGTH                             0x8
39869:         #define _TBLPTRH_TBLPTRH_MASK                               0xFF
39870:         
39871:         // Register: TBLPTRU
39872:         extern volatile unsigned char           TBLPTRU             @ 0xFF8;
39873:         #ifndef _LIB_BUILD
39874:         asm("TBLPTRU equ 0FF8h");
39875:         #endif
39876:         // bitfield definitions
39877:         typedef union {
39878:             struct {
39879:                 unsigned TBLPTRU                :5;
39880:             };
39881:         } TBLPTRUbits_t;
39882:         extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
39883:         // bitfield macros
39884:         #define _TBLPTRU_TBLPTRU_POSN                               0x0
39885:         #define _TBLPTRU_TBLPTRU_POSITION                           0x0
39886:         #define _TBLPTRU_TBLPTRU_SIZE                               0x5
39887:         #define _TBLPTRU_TBLPTRU_LENGTH                             0x5
39888:         #define _TBLPTRU_TBLPTRU_MASK                               0x1F
39889:         
39890:         // Register: PCLAT
39891:         #ifndef __CCI__
39892:         extern volatile unsigned short long     PCLAT               @ 0xFF9;
39893:         #endif
39894:         #ifndef _LIB_BUILD
39895:         asm("PCLAT equ 0FF9h");
39896:         #endif
39897:         // aliases
39898:         #ifndef __CCI__
39899:         extern volatile unsigned short long     PC                  @ 0xFF9;
39900:         #endif
39901:         #ifndef _LIB_BUILD
39902:         asm("PC equ 0FF9h");
39903:         #endif
39904:         
39905:         // Register: PCL
39906:         extern volatile unsigned char           PCL                 @ 0xFF9;
39907:         #ifndef _LIB_BUILD
39908:         asm("PCL equ 0FF9h");
39909:         #endif
39910:         // bitfield definitions
39911:         typedef union {
39912:             struct {
39913:                 unsigned PCL                    :8;
39914:             };
39915:         } PCLbits_t;
39916:         extern volatile PCLbits_t PCLbits @ 0xFF9;
39917:         // bitfield macros
39918:         #define _PCL_PCL_POSN                                       0x0
39919:         #define _PCL_PCL_POSITION                                   0x0
39920:         #define _PCL_PCL_SIZE                                       0x8
39921:         #define _PCL_PCL_LENGTH                                     0x8
39922:         #define _PCL_PCL_MASK                                       0xFF
39923:         
39924:         // Register: PCLATH
39925:         extern volatile unsigned char           PCLATH              @ 0xFFA;
39926:         #ifndef _LIB_BUILD
39927:         asm("PCLATH equ 0FFAh");
39928:         #endif
39929:         // bitfield definitions
39930:         typedef union {
39931:             struct {
39932:                 unsigned PCH                    :8;
39933:             };
39934:         } PCLATHbits_t;
39935:         extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
39936:         // bitfield macros
39937:         #define _PCLATH_PCH_POSN                                    0x0
39938:         #define _PCLATH_PCH_POSITION                                0x0
39939:         #define _PCLATH_PCH_SIZE                                    0x8
39940:         #define _PCLATH_PCH_LENGTH                                  0x8
39941:         #define _PCLATH_PCH_MASK                                    0xFF
39942:         
39943:         // Register: PCLATU
39944:         extern volatile unsigned char           PCLATU              @ 0xFFB;
39945:         #ifndef _LIB_BUILD
39946:         asm("PCLATU equ 0FFBh");
39947:         #endif
39948:         // bitfield definitions
39949:         typedef union {
39950:             struct {
39951:                 unsigned PCU                    :5;
39952:             };
39953:         } PCLATUbits_t;
39954:         extern volatile PCLATUbits_t PCLATUbits @ 0xFFB;
39955:         // bitfield macros
39956:         #define _PCLATU_PCU_POSN                                    0x0
39957:         #define _PCLATU_PCU_POSITION                                0x0
39958:         #define _PCLATU_PCU_SIZE                                    0x5
39959:         #define _PCLATU_PCU_LENGTH                                  0x5
39960:         #define _PCLATU_PCU_MASK                                    0x1F
39961:         
39962:         // Register: STKPTR
39963:         extern volatile unsigned char           STKPTR              @ 0xFFC;
39964:         #ifndef _LIB_BUILD
39965:         asm("STKPTR equ 0FFCh");
39966:         #endif
39967:         // bitfield definitions
39968:         typedef union {
39969:             struct {
39970:                 unsigned STKPTR                 :5;
39971:                 unsigned                        :1;
39972:                 unsigned STKUNF                 :1;
39973:                 unsigned STKFUL                 :1;
39974:             };
39975:             struct {
39976:                 unsigned SP0                    :1;
39977:                 unsigned SP1                    :1;
39978:                 unsigned SP2                    :1;
39979:                 unsigned SP3                    :1;
39980:                 unsigned SP4                    :1;
39981:                 unsigned                        :2;
39982:                 unsigned STKOVF                 :1;
39983:             };
39984:         } STKPTRbits_t;
39985:         extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
39986:         // bitfield macros
39987:         #define _STKPTR_STKPTR_POSN                                 0x0
39988:         #define _STKPTR_STKPTR_POSITION                             0x0
39989:         #define _STKPTR_STKPTR_SIZE                                 0x5
39990:         #define _STKPTR_STKPTR_LENGTH                               0x5
39991:         #define _STKPTR_STKPTR_MASK                                 0x1F
39992:         #define _STKPTR_STKUNF_POSN                                 0x6
39993:         #define _STKPTR_STKUNF_POSITION                             0x6
39994:         #define _STKPTR_STKUNF_SIZE                                 0x1
39995:         #define _STKPTR_STKUNF_LENGTH                               0x1
39996:         #define _STKPTR_STKUNF_MASK                                 0x40
39997:         #define _STKPTR_STKFUL_POSN                                 0x7
39998:         #define _STKPTR_STKFUL_POSITION                             0x7
39999:         #define _STKPTR_STKFUL_SIZE                                 0x1
40000:         #define _STKPTR_STKFUL_LENGTH                               0x1
40001:         #define _STKPTR_STKFUL_MASK                                 0x80
40002:         #define _STKPTR_SP0_POSN                                    0x0
40003:         #define _STKPTR_SP0_POSITION                                0x0
40004:         #define _STKPTR_SP0_SIZE                                    0x1
40005:         #define _STKPTR_SP0_LENGTH                                  0x1
40006:         #define _STKPTR_SP0_MASK                                    0x1
40007:         #define _STKPTR_SP1_POSN                                    0x1
40008:         #define _STKPTR_SP1_POSITION                                0x1
40009:         #define _STKPTR_SP1_SIZE                                    0x1
40010:         #define _STKPTR_SP1_LENGTH                                  0x1
40011:         #define _STKPTR_SP1_MASK                                    0x2
40012:         #define _STKPTR_SP2_POSN                                    0x2
40013:         #define _STKPTR_SP2_POSITION                                0x2
40014:         #define _STKPTR_SP2_SIZE                                    0x1
40015:         #define _STKPTR_SP2_LENGTH                                  0x1
40016:         #define _STKPTR_SP2_MASK                                    0x4
40017:         #define _STKPTR_SP3_POSN                                    0x3
40018:         #define _STKPTR_SP3_POSITION                                0x3
40019:         #define _STKPTR_SP3_SIZE                                    0x1
40020:         #define _STKPTR_SP3_LENGTH                                  0x1
40021:         #define _STKPTR_SP3_MASK                                    0x8
40022:         #define _STKPTR_SP4_POSN                                    0x4
40023:         #define _STKPTR_SP4_POSITION                                0x4
40024:         #define _STKPTR_SP4_SIZE                                    0x1
40025:         #define _STKPTR_SP4_LENGTH                                  0x1
40026:         #define _STKPTR_SP4_MASK                                    0x10
40027:         #define _STKPTR_STKOVF_POSN                                 0x7
40028:         #define _STKPTR_STKOVF_POSITION                             0x7
40029:         #define _STKPTR_STKOVF_SIZE                                 0x1
40030:         #define _STKPTR_STKOVF_LENGTH                               0x1
40031:         #define _STKPTR_STKOVF_MASK                                 0x80
40032:         
40033:         // Register: TOS
40034:         #ifndef __CCI__
40035:         extern volatile unsigned short long     TOS                 @ 0xFFD;
40036:         #endif
40037:         #ifndef _LIB_BUILD
40038:         asm("TOS equ 0FFDh");
40039:         #endif
40040:         
40041:         // Register: TOSL
40042:         extern volatile unsigned char           TOSL                @ 0xFFD;
40043:         #ifndef _LIB_BUILD
40044:         asm("TOSL equ 0FFDh");
40045:         #endif
40046:         // bitfield definitions
40047:         typedef union {
40048:             struct {
40049:                 unsigned TOSL                   :8;
40050:             };
40051:         } TOSLbits_t;
40052:         extern volatile TOSLbits_t TOSLbits @ 0xFFD;
40053:         // bitfield macros
40054:         #define _TOSL_TOSL_POSN                                     0x0
40055:         #define _TOSL_TOSL_POSITION                                 0x0
40056:         #define _TOSL_TOSL_SIZE                                     0x8
40057:         #define _TOSL_TOSL_LENGTH                                   0x8
40058:         #define _TOSL_TOSL_MASK                                     0xFF
40059:         
40060:         // Register: TOSH
40061:         extern volatile unsigned char           TOSH                @ 0xFFE;
40062:         #ifndef _LIB_BUILD
40063:         asm("TOSH equ 0FFEh");
40064:         #endif
40065:         // bitfield definitions
40066:         typedef union {
40067:             struct {
40068:                 unsigned TOSH                   :8;
40069:             };
40070:         } TOSHbits_t;
40071:         extern volatile TOSHbits_t TOSHbits @ 0xFFE;
40072:         // bitfield macros
40073:         #define _TOSH_TOSH_POSN                                     0x0
40074:         #define _TOSH_TOSH_POSITION                                 0x0
40075:         #define _TOSH_TOSH_SIZE                                     0x8
40076:         #define _TOSH_TOSH_LENGTH                                   0x8
40077:         #define _TOSH_TOSH_MASK                                     0xFF
40078:         
40079:         // Register: TOSU
40080:         extern volatile unsigned char           TOSU                @ 0xFFF;
40081:         #ifndef _LIB_BUILD
40082:         asm("TOSU equ 0FFFh");
40083:         #endif
40084:         // bitfield definitions
40085:         typedef union {
40086:             struct {
40087:                 unsigned TOSU                   :5;
40088:             };
40089:         } TOSUbits_t;
40090:         extern volatile TOSUbits_t TOSUbits @ 0xFFF;
40091:         // bitfield macros
40092:         #define _TOSU_TOSU_POSN                                     0x0
40093:         #define _TOSU_TOSU_POSITION                                 0x0
40094:         #define _TOSU_TOSU_SIZE                                     0x5
40095:         #define _TOSU_TOSU_LENGTH                                   0x5
40096:         #define _TOSU_TOSU_MASK                                     0x1F
40097:         
40098:         /*
40099:          * Bit Definitions
40100:          *  */
40101:         #define _DEPRECATED __attribute__((__deprecated__))
40102:         #ifndef BANKMASK
40103:         #define BANKMASK(addr) ((addr)&0FFh)
40104:         #endif
40105:         extern volatile __bit                   ABDEN1              @ (((unsigned) &BAUDCON1)*8) + 0;
40106:         #define                                 ABDEN1_bit          BANKMASK(BAUDCON1), 0
40107:         extern volatile __bit                   ABDEN2              @ (((unsigned) &BAUDCON2)*8) + 0;
40108:         #define                                 ABDEN2_bit          BANKMASK(BAUDCON2), 0
40109:         extern volatile __bit                   ABDOVF1             @ (((unsigned) &BAUDCON1)*8) + 7;
40110:         #define                                 ABDOVF1_bit         BANKMASK(BAUDCON1), 7
40111:         extern volatile __bit                   ABDOVF2             @ (((unsigned) &BAUDCON2)*8) + 7;
40112:         #define                                 ABDOVF2_bit         BANKMASK(BAUDCON2), 7
40113:         extern volatile __bit                   ACKDT               @ (((unsigned) &SSPCON2)*8) + 5;
40114:         #define                                 ACKDT_bit           BANKMASK(SSPCON2), 5
40115:         extern volatile __bit                   ACKEN               @ (((unsigned) &SSPCON2)*8) + 4;
40116:         #define                                 ACKEN_bit           BANKMASK(SSPCON2), 4
40117:         extern volatile __bit                   ACKSTAT             @ (((unsigned) &SSPCON2)*8) + 6;
40118:         #define                                 ACKSTAT_bit         BANKMASK(SSPCON2), 6
40119:         extern volatile __bit                   ACQT0               @ (((unsigned) &ADCON2)*8) + 3;
40120:         #define                                 ACQT0_bit           BANKMASK(ADCON2), 3
40121:         extern volatile __bit                   ACQT1               @ (((unsigned) &ADCON2)*8) + 4;
40122:         #define                                 ACQT1_bit           BANKMASK(ADCON2), 4
40123:         extern volatile __bit                   ACQT2               @ (((unsigned) &ADCON2)*8) + 5;
40124:         #define                                 ACQT2_bit           BANKMASK(ADCON2), 5
40125:         extern volatile __bit                   ADCMD               @ (((unsigned) &PMD1)*8) + 5;
40126:         #define                                 ADCMD_bit           BANKMASK(PMD1), 5
40127:         extern volatile __bit                   ADCS0               @ (((unsigned) &ADCON2)*8) + 0;
40128:         #define                                 ADCS0_bit           BANKMASK(ADCON2), 0
40129:         extern volatile __bit                   ADCS1               @ (((unsigned) &ADCON2)*8) + 1;
40130:         #define                                 ADCS1_bit           BANKMASK(ADCON2), 1
40131:         extern volatile __bit                   ADCS2               @ (((unsigned) &ADCON2)*8) + 2;
40132:         #define                                 ADCS2_bit           BANKMASK(ADCON2), 2
40133:         extern volatile __bit                   ADDEN1              @ (((unsigned) &RCSTA1)*8) + 3;
40134:         #define                                 ADDEN1_bit          BANKMASK(RCSTA1), 3
40135:         extern volatile __bit                   ADDEN2              @ (((unsigned) &RCSTA2)*8) + 3;
40136:         #define                                 ADDEN2_bit          BANKMASK(RCSTA2), 3
40137:         extern volatile __bit                   ADEN                @ (((unsigned) &RCSTA1)*8) + 3;
40138:         #define                                 ADEN_bit            BANKMASK(RCSTA1), 3
40139:         extern volatile __bit                   ADFM                @ (((unsigned) &ADCON2)*8) + 7;
40140:         #define                                 ADFM_bit            BANKMASK(ADCON2), 7
40141:         extern volatile __bit                   ADIE                @ (((unsigned) &PIE1)*8) + 6;
40142:         #define                                 ADIE_bit            BANKMASK(PIE1), 6
40143:         extern volatile __bit                   ADIF                @ (((unsigned) &PIR1)*8) + 6;
40144:         #define                                 ADIF_bit            BANKMASK(PIR1), 6
40145:         extern volatile __bit                   ADIP                @ (((unsigned) &IPR1)*8) + 6;
40146:         #define                                 ADIP_bit            BANKMASK(IPR1), 6
40147:         extern volatile __bit                   ADMSK1              @ (((unsigned) &SSPCON2)*8) + 1;
40148:         #define                                 ADMSK1_bit          BANKMASK(SSPCON2), 1
40149:         extern volatile __bit                   ADMSK2              @ (((unsigned) &SSPCON2)*8) + 2;
40150:         #define                                 ADMSK2_bit          BANKMASK(SSPCON2), 2
40151:         extern volatile __bit                   ADMSK3              @ (((unsigned) &SSPCON2)*8) + 3;
40152:         #define                                 ADMSK3_bit          BANKMASK(SSPCON2), 3
40153:         extern volatile __bit                   ADMSK4              @ (((unsigned) &SSPCON2)*8) + 4;
40154:         #define                                 ADMSK4_bit          BANKMASK(SSPCON2), 4
40155:         extern volatile __bit                   ADMSK5              @ (((unsigned) &SSPCON2)*8) + 5;
40156:         #define                                 ADMSK5_bit          BANKMASK(SSPCON2), 5
40157:         extern volatile __bit                   ADON                @ (((unsigned) &ADCON0)*8) + 0;
40158:         #define                                 ADON_bit            BANKMASK(ADCON0), 0
40159:         extern volatile __bit                   ANSEL0              @ (((unsigned) &ANCON0)*8) + 0;
40160:         #define                                 ANSEL0_bit          BANKMASK(ANCON0), 0
40161:         extern volatile __bit                   ANSEL1              @ (((unsigned) &ANCON0)*8) + 1;
40162:         #define                                 ANSEL1_bit          BANKMASK(ANCON0), 1
40163:         extern volatile __bit                   ANSEL10             @ (((unsigned) &ANCON1)*8) + 2;
40164:         #define                                 ANSEL10_bit         BANKMASK(ANCON1), 2
40165:         extern volatile __bit                   ANSEL2              @ (((unsigned) &ANCON0)*8) + 2;
40166:         #define                                 ANSEL2_bit          BANKMASK(ANCON0), 2
40167:         extern volatile __bit                   ANSEL3              @ (((unsigned) &ANCON0)*8) + 3;
40168:         #define                                 ANSEL3_bit          BANKMASK(ANCON0), 3
40169:         extern volatile __bit                   ANSEL4              @ (((unsigned) &ANCON0)*8) + 4;
40170:         #define                                 ANSEL4_bit          BANKMASK(ANCON0), 4
40171:         extern volatile __bit                   ANSEL8              @ (((unsigned) &ANCON1)*8) + 0;
40172:         #define                                 ANSEL8_bit          BANKMASK(ANCON1), 0
40173:         extern volatile __bit                   ANSEL9              @ (((unsigned) &ANCON1)*8) + 1;
40174:         #define                                 ANSEL9_bit          BANKMASK(ANCON1), 1
40175:         extern volatile __bit                   B0D00               @ (((unsigned) &B0D0)*8) + 0;
40176:         #define                                 B0D00_bit           BANKMASK(B0D0), 0
40177:         extern volatile __bit                   B0D01               @ (((unsigned) &B0D0)*8) + 1;
40178:         #define                                 B0D01_bit           BANKMASK(B0D0), 1
40179:         extern volatile __bit                   B0D02               @ (((unsigned) &B0D0)*8) + 2;
40180:         #define                                 B0D02_bit           BANKMASK(B0D0), 2
40181:         extern volatile __bit                   B0D03               @ (((unsigned) &B0D0)*8) + 3;
40182:         #define                                 B0D03_bit           BANKMASK(B0D0), 3
40183:         extern volatile __bit                   B0D04               @ (((unsigned) &B0D0)*8) + 4;
40184:         #define                                 B0D04_bit           BANKMASK(B0D0), 4
40185:         extern volatile __bit                   B0D05               @ (((unsigned) &B0D0)*8) + 5;
40186:         #define                                 B0D05_bit           BANKMASK(B0D0), 5
40187:         extern volatile __bit                   B0D06               @ (((unsigned) &B0D0)*8) + 6;
40188:         #define                                 B0D06_bit           BANKMASK(B0D0), 6
40189:         extern volatile __bit                   B0D07               @ (((unsigned) &B0D0)*8) + 7;
40190:         #define                                 B0D07_bit           BANKMASK(B0D0), 7
40191:         extern volatile __bit                   B0D10               @ (((unsigned) &B0D1)*8) + 0;
40192:         #define                                 B0D10_bit           BANKMASK(B0D1), 0
40193:         extern volatile __bit                   B0D11               @ (((unsigned) &B0D1)*8) + 1;
40194:         #define                                 B0D11_bit           BANKMASK(B0D1), 1
40195:         extern volatile __bit                   B0D12               @ (((unsigned) &B0D1)*8) + 2;
40196:         #define                                 B0D12_bit           BANKMASK(B0D1), 2
40197:         extern volatile __bit                   B0D13               @ (((unsigned) &B0D1)*8) + 3;
40198:         #define                                 B0D13_bit           BANKMASK(B0D1), 3
40199:         extern volatile __bit                   B0D14               @ (((unsigned) &B0D1)*8) + 4;
40200:         #define                                 B0D14_bit           BANKMASK(B0D1), 4
40201:         extern volatile __bit                   B0D15               @ (((unsigned) &B0D1)*8) + 5;
40202:         #define                                 B0D15_bit           BANKMASK(B0D1), 5
40203:         extern volatile __bit                   B0D16               @ (((unsigned) &B0D1)*8) + 6;
40204:         #define                                 B0D16_bit           BANKMASK(B0D1), 6
40205:         extern volatile __bit                   B0D17               @ (((unsigned) &B0D1)*8) + 7;
40206:         #define                                 B0D17_bit           BANKMASK(B0D1), 7
40207:         extern volatile __bit                   B0D20               @ (((unsigned) &B0D2)*8) + 0;
40208:         #define                                 B0D20_bit           BANKMASK(B0D2), 0
40209:         extern volatile __bit                   B0D21               @ (((unsigned) &B0D2)*8) + 1;
40210:         #define                                 B0D21_bit           BANKMASK(B0D2), 1
40211:         extern volatile __bit                   B0D22               @ (((unsigned) &B0D2)*8) + 2;
40212:         #define                                 B0D22_bit           BANKMASK(B0D2), 2
40213:         extern volatile __bit                   B0D23               @ (((unsigned) &B0D2)*8) + 3;
40214:         #define                                 B0D23_bit           BANKMASK(B0D2), 3
40215:         extern volatile __bit                   B0D24               @ (((unsigned) &B0D2)*8) + 4;
40216:         #define                                 B0D24_bit           BANKMASK(B0D2), 4
40217:         extern volatile __bit                   B0D25               @ (((unsigned) &B0D2)*8) + 5;
40218:         #define                                 B0D25_bit           BANKMASK(B0D2), 5
40219:         extern volatile __bit                   B0D26               @ (((unsigned) &B0D2)*8) + 6;
40220:         #define                                 B0D26_bit           BANKMASK(B0D2), 6
40221:         extern volatile __bit                   B0D27               @ (((unsigned) &B0D2)*8) + 7;
40222:         #define                                 B0D27_bit           BANKMASK(B0D2), 7
40223:         extern volatile __bit                   B0D30               @ (((unsigned) &B0D3)*8) + 0;
40224:         #define                                 B0D30_bit           BANKMASK(B0D3), 0
40225:         extern volatile __bit                   B0D31               @ (((unsigned) &B0D3)*8) + 1;
40226:         #define                                 B0D31_bit           BANKMASK(B0D3), 1
40227:         extern volatile __bit                   B0D32               @ (((unsigned) &B0D3)*8) + 2;
40228:         #define                                 B0D32_bit           BANKMASK(B0D3), 2
40229:         extern volatile __bit                   B0D33               @ (((unsigned) &B0D3)*8) + 3;
40230:         #define                                 B0D33_bit           BANKMASK(B0D3), 3
40231:         extern volatile __bit                   B0D34               @ (((unsigned) &B0D3)*8) + 4;
40232:         #define                                 B0D34_bit           BANKMASK(B0D3), 4
40233:         extern volatile __bit                   B0D35               @ (((unsigned) &B0D3)*8) + 5;
40234:         #define                                 B0D35_bit           BANKMASK(B0D3), 5
40235:         extern volatile __bit                   B0D36               @ (((unsigned) &B0D3)*8) + 6;
40236:         #define                                 B0D36_bit           BANKMASK(B0D3), 6
40237:         extern volatile __bit                   B0D37               @ (((unsigned) &B0D3)*8) + 7;
40238:         #define                                 B0D37_bit           BANKMASK(B0D3), 7
40239:         extern volatile __bit                   B0D40               @ (((unsigned) &B0D4)*8) + 0;
40240:         #define                                 B0D40_bit           BANKMASK(B0D4), 0
40241:         extern volatile __bit                   B0D41               @ (((unsigned) &B0D4)*8) + 1;
40242:         #define                                 B0D41_bit           BANKMASK(B0D4), 1
40243:         extern volatile __bit                   B0D42               @ (((unsigned) &B0D4)*8) + 2;
40244:         #define                                 B0D42_bit           BANKMASK(B0D4), 2
40245:         extern volatile __bit                   B0D43               @ (((unsigned) &B0D4)*8) + 3;
40246:         #define                                 B0D43_bit           BANKMASK(B0D4), 3
40247:         extern volatile __bit                   B0D44               @ (((unsigned) &B0D4)*8) + 4;
40248:         #define                                 B0D44_bit           BANKMASK(B0D4), 4
40249:         extern volatile __bit                   B0D45               @ (((unsigned) &B0D4)*8) + 5;
40250:         #define                                 B0D45_bit           BANKMASK(B0D4), 5
40251:         extern volatile __bit                   B0D46               @ (((unsigned) &B0D4)*8) + 6;
40252:         #define                                 B0D46_bit           BANKMASK(B0D4), 6
40253:         extern volatile __bit                   B0D47               @ (((unsigned) &B0D4)*8) + 7;
40254:         #define                                 B0D47_bit           BANKMASK(B0D4), 7
40255:         extern volatile __bit                   B0D50               @ (((unsigned) &B0D5)*8) + 0;
40256:         #define                                 B0D50_bit           BANKMASK(B0D5), 0
40257:         extern volatile __bit                   B0D51               @ (((unsigned) &B0D5)*8) + 1;
40258:         #define                                 B0D51_bit           BANKMASK(B0D5), 1
40259:         extern volatile __bit                   B0D52               @ (((unsigned) &B0D5)*8) + 2;
40260:         #define                                 B0D52_bit           BANKMASK(B0D5), 2
40261:         extern volatile __bit                   B0D53               @ (((unsigned) &B0D5)*8) + 3;
40262:         #define                                 B0D53_bit           BANKMASK(B0D5), 3
40263:         extern volatile __bit                   B0D54               @ (((unsigned) &B0D5)*8) + 4;
40264:         #define                                 B0D54_bit           BANKMASK(B0D5), 4
40265:         extern volatile __bit                   B0D55               @ (((unsigned) &B0D5)*8) + 5;
40266:         #define                                 B0D55_bit           BANKMASK(B0D5), 5
40267:         extern volatile __bit                   B0D56               @ (((unsigned) &B0D5)*8) + 6;
40268:         #define                                 B0D56_bit           BANKMASK(B0D5), 6
40269:         extern volatile __bit                   B0D57               @ (((unsigned) &B0D5)*8) + 7;
40270:         #define                                 B0D57_bit           BANKMASK(B0D5), 7
40271:         extern volatile __bit                   B0D60               @ (((unsigned) &B0D6)*8) + 0;
40272:         #define                                 B0D60_bit           BANKMASK(B0D6), 0
40273:         extern volatile __bit                   B0D61               @ (((unsigned) &B0D6)*8) + 1;
40274:         #define                                 B0D61_bit           BANKMASK(B0D6), 1
40275:         extern volatile __bit                   B0D62               @ (((unsigned) &B0D6)*8) + 2;
40276:         #define                                 B0D62_bit           BANKMASK(B0D6), 2
40277:         extern volatile __bit                   B0D63               @ (((unsigned) &B0D6)*8) + 3;
40278:         #define                                 B0D63_bit           BANKMASK(B0D6), 3
40279:         extern volatile __bit                   B0D64               @ (((unsigned) &B0D6)*8) + 4;
40280:         #define                                 B0D64_bit           BANKMASK(B0D6), 4
40281:         extern volatile __bit                   B0D65               @ (((unsigned) &B0D6)*8) + 5;
40282:         #define                                 B0D65_bit           BANKMASK(B0D6), 5
40283:         extern volatile __bit                   B0D66               @ (((unsigned) &B0D6)*8) + 6;
40284:         #define                                 B0D66_bit           BANKMASK(B0D6), 6
40285:         extern volatile __bit                   B0D67               @ (((unsigned) &B0D6)*8) + 7;
40286:         #define                                 B0D67_bit           BANKMASK(B0D6), 7
40287:         extern volatile __bit                   B0D70               @ (((unsigned) &B0D7)*8) + 0;
40288:         #define                                 B0D70_bit           BANKMASK(B0D7), 0
40289:         extern volatile __bit                   B0D71               @ (((unsigned) &B0D7)*8) + 1;
40290:         #define                                 B0D71_bit           BANKMASK(B0D7), 1
40291:         extern volatile __bit                   B0D72               @ (((unsigned) &B0D7)*8) + 2;
40292:         #define                                 B0D72_bit           BANKMASK(B0D7), 2
40293:         extern volatile __bit                   B0D73               @ (((unsigned) &B0D7)*8) + 3;
40294:         #define                                 B0D73_bit           BANKMASK(B0D7), 3
40295:         extern volatile __bit                   B0D74               @ (((unsigned) &B0D7)*8) + 4;
40296:         #define                                 B0D74_bit           BANKMASK(B0D7), 4
40297:         extern volatile __bit                   B0D75               @ (((unsigned) &B0D7)*8) + 5;
40298:         #define                                 B0D75_bit           BANKMASK(B0D7), 5
40299:         extern volatile __bit                   B0D76               @ (((unsigned) &B0D7)*8) + 6;
40300:         #define                                 B0D76_bit           BANKMASK(B0D7), 6
40301:         extern volatile __bit                   B0D77               @ (((unsigned) &B0D7)*8) + 7;
40302:         #define                                 B0D77_bit           BANKMASK(B0D7), 7
40303:         extern volatile __bit                   B0DLC0              @ (((unsigned) &B0DLC)*8) + 0;
40304:         #define                                 B0DLC0_bit          BANKMASK(B0DLC), 0
40305:         extern volatile __bit                   B0DLC1              @ (((unsigned) &B0DLC)*8) + 1;
40306:         #define                                 B0DLC1_bit          BANKMASK(B0DLC), 1
40307:         extern volatile __bit                   B0DLC2              @ (((unsigned) &B0DLC)*8) + 2;
40308:         #define                                 B0DLC2_bit          BANKMASK(B0DLC), 2
40309:         extern volatile __bit                   B0DLC3              @ (((unsigned) &B0DLC)*8) + 3;
40310:         #define                                 B0DLC3_bit          BANKMASK(B0DLC), 3
40311:         extern volatile __bit                   B0EID0              @ (((unsigned) &B0EIDL)*8) + 0;
40312:         #define                                 B0EID0_bit          BANKMASK(B0EIDL), 0
40313:         extern volatile __bit                   B0EID1              @ (((unsigned) &B0EIDL)*8) + 1;
40314:         #define                                 B0EID1_bit          BANKMASK(B0EIDL), 1
40315:         extern volatile __bit                   B0EID10             @ (((unsigned) &B0EIDH)*8) + 2;
40316:         #define                                 B0EID10_bit         BANKMASK(B0EIDH), 2
40317:         extern volatile __bit                   B0EID11             @ (((unsigned) &B0EIDH)*8) + 3;
40318:         #define                                 B0EID11_bit         BANKMASK(B0EIDH), 3
40319:         extern volatile __bit                   B0EID12             @ (((unsigned) &B0EIDH)*8) + 4;
40320:         #define                                 B0EID12_bit         BANKMASK(B0EIDH), 4
40321:         extern volatile __bit                   B0EID13             @ (((unsigned) &B0EIDH)*8) + 5;
40322:         #define                                 B0EID13_bit         BANKMASK(B0EIDH), 5
40323:         extern volatile __bit                   B0EID14             @ (((unsigned) &B0EIDH)*8) + 6;
40324:         #define                                 B0EID14_bit         BANKMASK(B0EIDH), 6
40325:         extern volatile __bit                   B0EID15             @ (((unsigned) &B0EIDH)*8) + 7;
40326:         #define                                 B0EID15_bit         BANKMASK(B0EIDH), 7
40327:         extern volatile __bit                   B0EID16             @ (((unsigned) &B0SIDL)*8) + 0;
40328:         #define                                 B0EID16_bit         BANKMASK(B0SIDL), 0
40329:         extern volatile __bit                   B0EID17             @ (((unsigned) &B0SIDL)*8) + 1;
40330:         #define                                 B0EID17_bit         BANKMASK(B0SIDL), 1
40331:         extern volatile __bit                   B0EID2              @ (((unsigned) &B0EIDL)*8) + 2;
40332:         #define                                 B0EID2_bit          BANKMASK(B0EIDL), 2
40333:         extern volatile __bit                   B0EID3              @ (((unsigned) &B0EIDL)*8) + 3;
40334:         #define                                 B0EID3_bit          BANKMASK(B0EIDL), 3
40335:         extern volatile __bit                   B0EID4              @ (((unsigned) &B0EIDL)*8) + 4;
40336:         #define                                 B0EID4_bit          BANKMASK(B0EIDL), 4
40337:         extern volatile __bit                   B0EID5              @ (((unsigned) &B0EIDL)*8) + 5;
40338:         #define                                 B0EID5_bit          BANKMASK(B0EIDL), 5
40339:         extern volatile __bit                   B0EID6              @ (((unsigned) &B0EIDL)*8) + 6;
40340:         #define                                 B0EID6_bit          BANKMASK(B0EIDL), 6
40341:         extern volatile __bit                   B0EID7              @ (((unsigned) &B0EIDL)*8) + 7;
40342:         #define                                 B0EID7_bit          BANKMASK(B0EIDL), 7
40343:         extern volatile __bit                   B0EID8              @ (((unsigned) &B0EIDH)*8) + 0;
40344:         #define                                 B0EID8_bit          BANKMASK(B0EIDH), 0
40345:         extern volatile __bit                   B0EID9              @ (((unsigned) &B0EIDH)*8) + 1;
40346:         #define                                 B0EID9_bit          BANKMASK(B0EIDH), 1
40347:         extern volatile __bit                   B0EXID              @ (((unsigned) &B0SIDL)*8) + 3;
40348:         #define                                 B0EXID_bit          BANKMASK(B0SIDL), 3
40349:         extern volatile __bit                   B0FILHIT0           @ (((unsigned) &B0CON)*8) + 0;
40350:         #define                                 B0FILHIT0_bit       BANKMASK(B0CON), 0
40351:         extern volatile __bit                   B0FILHIT1           @ (((unsigned) &B0CON)*8) + 1;
40352:         #define                                 B0FILHIT1_bit       BANKMASK(B0CON), 1
40353:         extern volatile __bit                   B0FILHIT2           @ (((unsigned) &B0CON)*8) + 2;
40354:         #define                                 B0FILHIT2_bit       BANKMASK(B0CON), 2
40355:         extern volatile __bit                   B0FILHIT3           @ (((unsigned) &B0CON)*8) + 3;
40356:         #define                                 B0FILHIT3_bit       BANKMASK(B0CON), 3
40357:         extern volatile __bit                   B0FILHIT4           @ (((unsigned) &B0CON)*8) + 4;
40358:         #define                                 B0FILHIT4_bit       BANKMASK(B0CON), 4
40359:         extern volatile __bit                   B0IE                @ (((unsigned) &BIE0)*8) + 2;
40360:         #define                                 B0IE_bit            BANKMASK(BIE0), 2
40361:         extern volatile __bit                   B0RB0               @ (((unsigned) &B0DLC)*8) + 4;
40362:         #define                                 B0RB0_bit           BANKMASK(B0DLC), 4
40363:         extern volatile __bit                   B0RB1               @ (((unsigned) &B0DLC)*8) + 5;
40364:         #define                                 B0RB1_bit           BANKMASK(B0DLC), 5
40365:         extern volatile __bit                   B0RTREN             @ (((unsigned) &B0CON)*8) + 2;
40366:         #define                                 B0RTREN_bit         BANKMASK(B0CON), 2
40367:         extern volatile __bit                   B0RTRRO             @ (((unsigned) &B0CON)*8) + 5;
40368:         #define                                 B0RTRRO_bit         BANKMASK(B0CON), 5
40369:         extern volatile __bit                   B0RXFUL             @ (((unsigned) &B0CON)*8) + 7;
40370:         #define                                 B0RXFUL_bit         BANKMASK(B0CON), 7
40371:         extern volatile __bit                   B0RXM1              @ (((unsigned) &B0CON)*8) + 6;
40372:         #define                                 B0RXM1_bit          BANKMASK(B0CON), 6
40373:         extern volatile __bit                   B0RXRTR             @ (((unsigned) &B0DLC)*8) + 6;
40374:         #define                                 B0RXRTR_bit         BANKMASK(B0DLC), 6
40375:         extern volatile __bit                   B0SID0              @ (((unsigned) &B0SIDL)*8) + 5;
40376:         #define                                 B0SID0_bit          BANKMASK(B0SIDL), 5
40377:         extern volatile __bit                   B0SID1              @ (((unsigned) &B0SIDL)*8) + 6;
40378:         #define                                 B0SID1_bit          BANKMASK(B0SIDL), 6
40379:         extern volatile __bit                   B0SID10             @ (((unsigned) &B0SIDH)*8) + 7;
40380:         #define                                 B0SID10_bit         BANKMASK(B0SIDH), 7
40381:         extern volatile __bit                   B0SID2              @ (((unsigned) &B0SIDL)*8) + 7;
40382:         #define                                 B0SID2_bit          BANKMASK(B0SIDL), 7
40383:         extern volatile __bit                   B0SID3              @ (((unsigned) &B0SIDH)*8) + 0;
40384:         #define                                 B0SID3_bit          BANKMASK(B0SIDH), 0
40385:         extern volatile __bit                   B0SID4              @ (((unsigned) &B0SIDH)*8) + 1;
40386:         #define                                 B0SID4_bit          BANKMASK(B0SIDH), 1
40387:         extern volatile __bit                   B0SID5              @ (((unsigned) &B0SIDH)*8) + 2;
40388:         #define                                 B0SID5_bit          BANKMASK(B0SIDH), 2
40389:         extern volatile __bit                   B0SID6              @ (((unsigned) &B0SIDH)*8) + 3;
40390:         #define                                 B0SID6_bit          BANKMASK(B0SIDH), 3
40391:         extern volatile __bit                   B0SID7              @ (((unsigned) &B0SIDH)*8) + 4;
40392:         #define                                 B0SID7_bit          BANKMASK(B0SIDH), 4
40393:         extern volatile __bit                   B0SID8              @ (((unsigned) &B0SIDH)*8) + 5;
40394:         #define                                 B0SID8_bit          BANKMASK(B0SIDH), 5
40395:         extern volatile __bit                   B0SID9              @ (((unsigned) &B0SIDH)*8) + 6;
40396:         #define                                 B0SID9_bit          BANKMASK(B0SIDH), 6
40397:         extern volatile __bit                   B0SRR               @ (((unsigned) &B0SIDL)*8) + 4;
40398:         #define                                 B0SRR_bit           BANKMASK(B0SIDL), 4
40399:         extern volatile __bit                   B0TXABT             @ (((unsigned) &B0CON)*8) + 6;
40400:         #define                                 B0TXABT_bit         BANKMASK(B0CON), 6
40401:         extern volatile __bit                   B0TXB3IF            @ (((unsigned) &B0CON)*8) + 7;
40402:         #define                                 B0TXB3IF_bit        BANKMASK(B0CON), 7
40403:         extern volatile __bit                   B0TXEN              @ (((unsigned) &BSEL0)*8) + 2;
40404:         #define                                 B0TXEN_bit          BANKMASK(BSEL0), 2
40405:         extern volatile __bit                   B0TXERR             @ (((unsigned) &B0CON)*8) + 4;
40406:         #define                                 B0TXERR_bit         BANKMASK(B0CON), 4
40407:         extern volatile __bit                   B0TXLARB            @ (((unsigned) &B0CON)*8) + 5;
40408:         #define                                 B0TXLARB_bit        BANKMASK(B0CON), 5
40409:         extern volatile __bit                   B0TXPRI0            @ (((unsigned) &B0CON)*8) + 0;
40410:         #define                                 B0TXPRI0_bit        BANKMASK(B0CON), 0
40411:         extern volatile __bit                   B0TXPRI1            @ (((unsigned) &B0CON)*8) + 1;
40412:         #define                                 B0TXPRI1_bit        BANKMASK(B0CON), 1
40413:         extern volatile __bit                   B0TXREQ             @ (((unsigned) &B0CON)*8) + 3;
40414:         #define                                 B0TXREQ_bit         BANKMASK(B0CON), 3
40415:         extern volatile __bit                   B1D00               @ (((unsigned) &B1D0)*8) + 0;
40416:         #define                                 B1D00_bit           BANKMASK(B1D0), 0
40417:         extern volatile __bit                   B1D01               @ (((unsigned) &B1D0)*8) + 1;
40418:         #define                                 B1D01_bit           BANKMASK(B1D0), 1
40419:         extern volatile __bit                   B1D02               @ (((unsigned) &B1D0)*8) + 2;
40420:         #define                                 B1D02_bit           BANKMASK(B1D0), 2
40421:         extern volatile __bit                   B1D03               @ (((unsigned) &B1D0)*8) + 3;
40422:         #define                                 B1D03_bit           BANKMASK(B1D0), 3
40423:         extern volatile __bit                   B1D04               @ (((unsigned) &B1D0)*8) + 4;
40424:         #define                                 B1D04_bit           BANKMASK(B1D0), 4
40425:         extern volatile __bit                   B1D05               @ (((unsigned) &B1D0)*8) + 5;
40426:         #define                                 B1D05_bit           BANKMASK(B1D0), 5
40427:         extern volatile __bit                   B1D06               @ (((unsigned) &B1D0)*8) + 6;
40428:         #define                                 B1D06_bit           BANKMASK(B1D0), 6
40429:         extern volatile __bit                   B1D07               @ (((unsigned) &B1D0)*8) + 7;
40430:         #define                                 B1D07_bit           BANKMASK(B1D0), 7
40431:         extern volatile __bit                   B1D10               @ (((unsigned) &B1D1)*8) + 0;
40432:         #define                                 B1D10_bit           BANKMASK(B1D1), 0
40433:         extern volatile __bit                   B1D11               @ (((unsigned) &B1D1)*8) + 1;
40434:         #define                                 B1D11_bit           BANKMASK(B1D1), 1
40435:         extern volatile __bit                   B1D12               @ (((unsigned) &B1D1)*8) + 2;
40436:         #define                                 B1D12_bit           BANKMASK(B1D1), 2
40437:         extern volatile __bit                   B1D13               @ (((unsigned) &B1D1)*8) + 3;
40438:         #define                                 B1D13_bit           BANKMASK(B1D1), 3
40439:         extern volatile __bit                   B1D14               @ (((unsigned) &B1D1)*8) + 4;
40440:         #define                                 B1D14_bit           BANKMASK(B1D1), 4
40441:         extern volatile __bit                   B1D15               @ (((unsigned) &B1D1)*8) + 5;
40442:         #define                                 B1D15_bit           BANKMASK(B1D1), 5
40443:         extern volatile __bit                   B1D16               @ (((unsigned) &B1D1)*8) + 6;
40444:         #define                                 B1D16_bit           BANKMASK(B1D1), 6
40445:         extern volatile __bit                   B1D17               @ (((unsigned) &B1D1)*8) + 7;
40446:         #define                                 B1D17_bit           BANKMASK(B1D1), 7
40447:         extern volatile __bit                   B1D20               @ (((unsigned) &B1D2)*8) + 0;
40448:         #define                                 B1D20_bit           BANKMASK(B1D2), 0
40449:         extern volatile __bit                   B1D21               @ (((unsigned) &B1D2)*8) + 1;
40450:         #define                                 B1D21_bit           BANKMASK(B1D2), 1
40451:         extern volatile __bit                   B1D22               @ (((unsigned) &B1D2)*8) + 2;
40452:         #define                                 B1D22_bit           BANKMASK(B1D2), 2
40453:         extern volatile __bit                   B1D23               @ (((unsigned) &B1D2)*8) + 3;
40454:         #define                                 B1D23_bit           BANKMASK(B1D2), 3
40455:         extern volatile __bit                   B1D24               @ (((unsigned) &B1D2)*8) + 4;
40456:         #define                                 B1D24_bit           BANKMASK(B1D2), 4
40457:         extern volatile __bit                   B1D25               @ (((unsigned) &B1D2)*8) + 5;
40458:         #define                                 B1D25_bit           BANKMASK(B1D2), 5
40459:         extern volatile __bit                   B1D26               @ (((unsigned) &B1D2)*8) + 6;
40460:         #define                                 B1D26_bit           BANKMASK(B1D2), 6
40461:         extern volatile __bit                   B1D27               @ (((unsigned) &B1D2)*8) + 7;
40462:         #define                                 B1D27_bit           BANKMASK(B1D2), 7
40463:         extern volatile __bit                   B1D30               @ (((unsigned) &B1D3)*8) + 0;
40464:         #define                                 B1D30_bit           BANKMASK(B1D3), 0
40465:         extern volatile __bit                   B1D31               @ (((unsigned) &B1D3)*8) + 1;
40466:         #define                                 B1D31_bit           BANKMASK(B1D3), 1
40467:         extern volatile __bit                   B1D32               @ (((unsigned) &B1D3)*8) + 2;
40468:         #define                                 B1D32_bit           BANKMASK(B1D3), 2
40469:         extern volatile __bit                   B1D33               @ (((unsigned) &B1D3)*8) + 3;
40470:         #define                                 B1D33_bit           BANKMASK(B1D3), 3
40471:         extern volatile __bit                   B1D34               @ (((unsigned) &B1D3)*8) + 4;
40472:         #define                                 B1D34_bit           BANKMASK(B1D3), 4
40473:         extern volatile __bit                   B1D35               @ (((unsigned) &B1D3)*8) + 5;
40474:         #define                                 B1D35_bit           BANKMASK(B1D3), 5
40475:         extern volatile __bit                   B1D36               @ (((unsigned) &B1D3)*8) + 6;
40476:         #define                                 B1D36_bit           BANKMASK(B1D3), 6
40477:         extern volatile __bit                   B1D37               @ (((unsigned) &B1D3)*8) + 7;
40478:         #define                                 B1D37_bit           BANKMASK(B1D3), 7
40479:         extern volatile __bit                   B1D40               @ (((unsigned) &B1D4)*8) + 0;
40480:         #define                                 B1D40_bit           BANKMASK(B1D4), 0
40481:         extern volatile __bit                   B1D41               @ (((unsigned) &B1D4)*8) + 1;
40482:         #define                                 B1D41_bit           BANKMASK(B1D4), 1
40483:         extern volatile __bit                   B1D42               @ (((unsigned) &B1D4)*8) + 2;
40484:         #define                                 B1D42_bit           BANKMASK(B1D4), 2
40485:         extern volatile __bit                   B1D43               @ (((unsigned) &B1D4)*8) + 3;
40486:         #define                                 B1D43_bit           BANKMASK(B1D4), 3
40487:         extern volatile __bit                   B1D44               @ (((unsigned) &B1D4)*8) + 4;
40488:         #define                                 B1D44_bit           BANKMASK(B1D4), 4
40489:         extern volatile __bit                   B1D45               @ (((unsigned) &B1D4)*8) + 5;
40490:         #define                                 B1D45_bit           BANKMASK(B1D4), 5
40491:         extern volatile __bit                   B1D46               @ (((unsigned) &B1D4)*8) + 6;
40492:         #define                                 B1D46_bit           BANKMASK(B1D4), 6
40493:         extern volatile __bit                   B1D47               @ (((unsigned) &B1D4)*8) + 7;
40494:         #define                                 B1D47_bit           BANKMASK(B1D4), 7
40495:         extern volatile __bit                   B1D50               @ (((unsigned) &B1D5)*8) + 0;
40496:         #define                                 B1D50_bit           BANKMASK(B1D5), 0
40497:         extern volatile __bit                   B1D51               @ (((unsigned) &B1D5)*8) + 1;
40498:         #define                                 B1D51_bit           BANKMASK(B1D5), 1
40499:         extern volatile __bit                   B1D52               @ (((unsigned) &B1D5)*8) + 2;
40500:         #define                                 B1D52_bit           BANKMASK(B1D5), 2
40501:         extern volatile __bit                   B1D53               @ (((unsigned) &B1D5)*8) + 3;
40502:         #define                                 B1D53_bit           BANKMASK(B1D5), 3
40503:         extern volatile __bit                   B1D54               @ (((unsigned) &B1D5)*8) + 4;
40504:         #define                                 B1D54_bit           BANKMASK(B1D5), 4
40505:         extern volatile __bit                   B1D55               @ (((unsigned) &B1D5)*8) + 5;
40506:         #define                                 B1D55_bit           BANKMASK(B1D5), 5
40507:         extern volatile __bit                   B1D56               @ (((unsigned) &B1D5)*8) + 6;
40508:         #define                                 B1D56_bit           BANKMASK(B1D5), 6
40509:         extern volatile __bit                   B1D57               @ (((unsigned) &B1D5)*8) + 7;
40510:         #define                                 B1D57_bit           BANKMASK(B1D5), 7
40511:         extern volatile __bit                   B1D60               @ (((unsigned) &B1D6)*8) + 0;
40512:         #define                                 B1D60_bit           BANKMASK(B1D6), 0
40513:         extern volatile __bit                   B1D61               @ (((unsigned) &B1D6)*8) + 1;
40514:         #define                                 B1D61_bit           BANKMASK(B1D6), 1
40515:         extern volatile __bit                   B1D62               @ (((unsigned) &B1D6)*8) + 2;
40516:         #define                                 B1D62_bit           BANKMASK(B1D6), 2
40517:         extern volatile __bit                   B1D63               @ (((unsigned) &B1D6)*8) + 3;
40518:         #define                                 B1D63_bit           BANKMASK(B1D6), 3
40519:         extern volatile __bit                   B1D64               @ (((unsigned) &B1D6)*8) + 4;
40520:         #define                                 B1D64_bit           BANKMASK(B1D6), 4
40521:         extern volatile __bit                   B1D65               @ (((unsigned) &B1D6)*8) + 5;
40522:         #define                                 B1D65_bit           BANKMASK(B1D6), 5
40523:         extern volatile __bit                   B1D66               @ (((unsigned) &B1D6)*8) + 6;
40524:         #define                                 B1D66_bit           BANKMASK(B1D6), 6
40525:         extern volatile __bit                   B1D67               @ (((unsigned) &B1D6)*8) + 7;
40526:         #define                                 B1D67_bit           BANKMASK(B1D6), 7
40527:         extern volatile __bit                   B1D70               @ (((unsigned) &B1D7)*8) + 0;
40528:         #define                                 B1D70_bit           BANKMASK(B1D7), 0
40529:         extern volatile __bit                   B1D71               @ (((unsigned) &B1D7)*8) + 1;
40530:         #define                                 B1D71_bit           BANKMASK(B1D7), 1
40531:         extern volatile __bit                   B1D72               @ (((unsigned) &B1D7)*8) + 2;
40532:         #define                                 B1D72_bit           BANKMASK(B1D7), 2
40533:         extern volatile __bit                   B1D73               @ (((unsigned) &B1D7)*8) + 3;
40534:         #define                                 B1D73_bit           BANKMASK(B1D7), 3
40535:         extern volatile __bit                   B1D74               @ (((unsigned) &B1D7)*8) + 4;
40536:         #define                                 B1D74_bit           BANKMASK(B1D7), 4
40537:         extern volatile __bit                   B1D75               @ (((unsigned) &B1D7)*8) + 5;
40538:         #define                                 B1D75_bit           BANKMASK(B1D7), 5
40539:         extern volatile __bit                   B1D76               @ (((unsigned) &B1D7)*8) + 6;
40540:         #define                                 B1D76_bit           BANKMASK(B1D7), 6
40541:         extern volatile __bit                   B1D77               @ (((unsigned) &B1D7)*8) + 7;
40542:         #define                                 B1D77_bit           BANKMASK(B1D7), 7
40543:         extern volatile __bit                   B1DLC0              @ (((unsigned) &B1DLC)*8) + 0;
40544:         #define                                 B1DLC0_bit          BANKMASK(B1DLC), 0
40545:         extern volatile __bit                   B1DLC1              @ (((unsigned) &B1DLC)*8) + 1;
40546:         #define                                 B1DLC1_bit          BANKMASK(B1DLC), 1
40547:         extern volatile __bit                   B1DLC2              @ (((unsigned) &B1DLC)*8) + 2;
40548:         #define                                 B1DLC2_bit          BANKMASK(B1DLC), 2
40549:         extern volatile __bit                   B1DLC3              @ (((unsigned) &B1DLC)*8) + 3;
40550:         #define                                 B1DLC3_bit          BANKMASK(B1DLC), 3
40551:         extern volatile __bit                   B1EID0              @ (((unsigned) &B1EIDL)*8) + 0;
40552:         #define                                 B1EID0_bit          BANKMASK(B1EIDL), 0
40553:         extern volatile __bit                   B1EID1              @ (((unsigned) &B1EIDL)*8) + 1;
40554:         #define                                 B1EID1_bit          BANKMASK(B1EIDL), 1
40555:         extern volatile __bit                   B1EID10             @ (((unsigned) &B1EIDH)*8) + 2;
40556:         #define                                 B1EID10_bit         BANKMASK(B1EIDH), 2
40557:         extern volatile __bit                   B1EID11             @ (((unsigned) &B1EIDH)*8) + 3;
40558:         #define                                 B1EID11_bit         BANKMASK(B1EIDH), 3
40559:         extern volatile __bit                   B1EID12             @ (((unsigned) &B1EIDH)*8) + 4;
40560:         #define                                 B1EID12_bit         BANKMASK(B1EIDH), 4
40561:         extern volatile __bit                   B1EID13             @ (((unsigned) &B1EIDH)*8) + 5;
40562:         #define                                 B1EID13_bit         BANKMASK(B1EIDH), 5
40563:         extern volatile __bit                   B1EID14             @ (((unsigned) &B1EIDH)*8) + 6;
40564:         #define                                 B1EID14_bit         BANKMASK(B1EIDH), 6
40565:         extern volatile __bit                   B1EID15             @ (((unsigned) &B1EIDH)*8) + 7;
40566:         #define                                 B1EID15_bit         BANKMASK(B1EIDH), 7
40567:         extern volatile __bit                   B1EID16             @ (((unsigned) &B1SIDL)*8) + 0;
40568:         #define                                 B1EID16_bit         BANKMASK(B1SIDL), 0
40569:         extern volatile __bit                   B1EID17             @ (((unsigned) &B1SIDL)*8) + 1;
40570:         #define                                 B1EID17_bit         BANKMASK(B1SIDL), 1
40571:         extern volatile __bit                   B1EID2              @ (((unsigned) &B1EIDL)*8) + 2;
40572:         #define                                 B1EID2_bit          BANKMASK(B1EIDL), 2
40573:         extern volatile __bit                   B1EID3              @ (((unsigned) &B1EIDL)*8) + 3;
40574:         #define                                 B1EID3_bit          BANKMASK(B1EIDL), 3
40575:         extern volatile __bit                   B1EID4              @ (((unsigned) &B1EIDL)*8) + 4;
40576:         #define                                 B1EID4_bit          BANKMASK(B1EIDL), 4
40577:         extern volatile __bit                   B1EID5              @ (((unsigned) &B1EIDL)*8) + 5;
40578:         #define                                 B1EID5_bit          BANKMASK(B1EIDL), 5
40579:         extern volatile __bit                   B1EID6              @ (((unsigned) &B1EIDL)*8) + 6;
40580:         #define                                 B1EID6_bit          BANKMASK(B1EIDL), 6
40581:         extern volatile __bit                   B1EID7              @ (((unsigned) &B1EIDL)*8) + 7;
40582:         #define                                 B1EID7_bit          BANKMASK(B1EIDL), 7
40583:         extern volatile __bit                   B1EID8              @ (((unsigned) &B1EIDH)*8) + 0;
40584:         #define                                 B1EID8_bit          BANKMASK(B1EIDH), 0
40585:         extern volatile __bit                   B1EID9              @ (((unsigned) &B1EIDH)*8) + 1;
40586:         #define                                 B1EID9_bit          BANKMASK(B1EIDH), 1
40587:         extern volatile __bit                   B1EXID              @ (((unsigned) &B1SIDL)*8) + 3;
40588:         #define                                 B1EXID_bit          BANKMASK(B1SIDL), 3
40589:         extern volatile __bit                   B1FILHIT0           @ (((unsigned) &B1CON)*8) + 0;
40590:         #define                                 B1FILHIT0_bit       BANKMASK(B1CON), 0
40591:         extern volatile __bit                   B1FILHIT1           @ (((unsigned) &B1CON)*8) + 1;
40592:         #define                                 B1FILHIT1_bit       BANKMASK(B1CON), 1
40593:         extern volatile __bit                   B1FILHIT2           @ (((unsigned) &B1CON)*8) + 2;
40594:         #define                                 B1FILHIT2_bit       BANKMASK(B1CON), 2
40595:         extern volatile __bit                   B1FILHIT3           @ (((unsigned) &B1CON)*8) + 3;
40596:         #define                                 B1FILHIT3_bit       BANKMASK(B1CON), 3
40597:         extern volatile __bit                   B1FILHIT4           @ (((unsigned) &B1CON)*8) + 4;
40598:         #define                                 B1FILHIT4_bit       BANKMASK(B1CON), 4
40599:         extern volatile __bit                   B1IE                @ (((unsigned) &BIE0)*8) + 3;
40600:         #define                                 B1IE_bit            BANKMASK(BIE0), 3
40601:         extern volatile __bit                   B1RB0               @ (((unsigned) &B1DLC)*8) + 4;
40602:         #define                                 B1RB0_bit           BANKMASK(B1DLC), 4
40603:         extern volatile __bit                   B1RB1               @ (((unsigned) &B1DLC)*8) + 5;
40604:         #define                                 B1RB1_bit           BANKMASK(B1DLC), 5
40605:         extern volatile __bit                   B1RTREN             @ (((unsigned) &B1CON)*8) + 2;
40606:         #define                                 B1RTREN_bit         BANKMASK(B1CON), 2
40607:         extern volatile __bit                   B1RTRRO             @ (((unsigned) &B1CON)*8) + 5;
40608:         #define                                 B1RTRRO_bit         BANKMASK(B1CON), 5
40609:         extern volatile __bit                   B1RXFUL             @ (((unsigned) &B1CON)*8) + 7;
40610:         #define                                 B1RXFUL_bit         BANKMASK(B1CON), 7
40611:         extern volatile __bit                   B1RXM1              @ (((unsigned) &B1CON)*8) + 6;
40612:         #define                                 B1RXM1_bit          BANKMASK(B1CON), 6
40613:         extern volatile __bit                   B1RXRTR             @ (((unsigned) &B1DLC)*8) + 6;
40614:         #define                                 B1RXRTR_bit         BANKMASK(B1DLC), 6
40615:         extern volatile __bit                   B1SID0              @ (((unsigned) &B1SIDL)*8) + 5;
40616:         #define                                 B1SID0_bit          BANKMASK(B1SIDL), 5
40617:         extern volatile __bit                   B1SID1              @ (((unsigned) &B1SIDL)*8) + 6;
40618:         #define                                 B1SID1_bit          BANKMASK(B1SIDL), 6
40619:         extern volatile __bit                   B1SID10             @ (((unsigned) &B1SIDH)*8) + 7;
40620:         #define                                 B1SID10_bit         BANKMASK(B1SIDH), 7
40621:         extern volatile __bit                   B1SID2              @ (((unsigned) &B1SIDL)*8) + 7;
40622:         #define                                 B1SID2_bit          BANKMASK(B1SIDL), 7
40623:         extern volatile __bit                   B1SID3              @ (((unsigned) &B1SIDH)*8) + 0;
40624:         #define                                 B1SID3_bit          BANKMASK(B1SIDH), 0
40625:         extern volatile __bit                   B1SID4              @ (((unsigned) &B1SIDH)*8) + 1;
40626:         #define                                 B1SID4_bit          BANKMASK(B1SIDH), 1
40627:         extern volatile __bit                   B1SID5              @ (((unsigned) &B1SIDH)*8) + 2;
40628:         #define                                 B1SID5_bit          BANKMASK(B1SIDH), 2
40629:         extern volatile __bit                   B1SID6              @ (((unsigned) &B1SIDH)*8) + 3;
40630:         #define                                 B1SID6_bit          BANKMASK(B1SIDH), 3
40631:         extern volatile __bit                   B1SID7              @ (((unsigned) &B1SIDH)*8) + 4;
40632:         #define                                 B1SID7_bit          BANKMASK(B1SIDH), 4
40633:         extern volatile __bit                   B1SID8              @ (((unsigned) &B1SIDH)*8) + 5;
40634:         #define                                 B1SID8_bit          BANKMASK(B1SIDH), 5
40635:         extern volatile __bit                   B1SID9              @ (((unsigned) &B1SIDH)*8) + 6;
40636:         #define                                 B1SID9_bit          BANKMASK(B1SIDH), 6
40637:         extern volatile __bit                   B1SRR               @ (((unsigned) &B1SIDL)*8) + 4;
40638:         #define                                 B1SRR_bit           BANKMASK(B1SIDL), 4
40639:         extern volatile __bit                   B1TXABT             @ (((unsigned) &B1CON)*8) + 6;
40640:         #define                                 B1TXABT_bit         BANKMASK(B1CON), 6
40641:         extern volatile __bit                   B1TXB3IF            @ (((unsigned) &B1CON)*8) + 7;
40642:         #define                                 B1TXB3IF_bit        BANKMASK(B1CON), 7
40643:         extern volatile __bit                   B1TXEN              @ (((unsigned) &BSEL0)*8) + 3;
40644:         #define                                 B1TXEN_bit          BANKMASK(BSEL0), 3
40645:         extern volatile __bit                   B1TXERR             @ (((unsigned) &B1CON)*8) + 4;
40646:         #define                                 B1TXERR_bit         BANKMASK(B1CON), 4
40647:         extern volatile __bit                   B1TXLARB            @ (((unsigned) &B1CON)*8) + 5;
40648:         #define                                 B1TXLARB_bit        BANKMASK(B1CON), 5
40649:         extern volatile __bit                   B1TXPRI0            @ (((unsigned) &B1CON)*8) + 0;
40650:         #define                                 B1TXPRI0_bit        BANKMASK(B1CON), 0
40651:         extern volatile __bit                   B1TXPRI1            @ (((unsigned) &B1CON)*8) + 1;
40652:         #define                                 B1TXPRI1_bit        BANKMASK(B1CON), 1
40653:         extern volatile __bit                   B1TXREQ             @ (((unsigned) &B1CON)*8) + 3;
40654:         #define                                 B1TXREQ_bit         BANKMASK(B1CON), 3
40655:         extern volatile __bit                   B2D00               @ (((unsigned) &B2D0)*8) + 0;
40656:         #define                                 B2D00_bit           BANKMASK(B2D0), 0
40657:         extern volatile __bit                   B2D01               @ (((unsigned) &B2D0)*8) + 1;
40658:         #define                                 B2D01_bit           BANKMASK(B2D0), 1
40659:         extern volatile __bit                   B2D02               @ (((unsigned) &B2D0)*8) + 2;
40660:         #define                                 B2D02_bit           BANKMASK(B2D0), 2
40661:         extern volatile __bit                   B2D03               @ (((unsigned) &B2D0)*8) + 3;
40662:         #define                                 B2D03_bit           BANKMASK(B2D0), 3
40663:         extern volatile __bit                   B2D04               @ (((unsigned) &B2D0)*8) + 4;
40664:         #define                                 B2D04_bit           BANKMASK(B2D0), 4
40665:         extern volatile __bit                   B2D05               @ (((unsigned) &B2D0)*8) + 5;
40666:         #define                                 B2D05_bit           BANKMASK(B2D0), 5
40667:         extern volatile __bit                   B2D06               @ (((unsigned) &B2D0)*8) + 6;
40668:         #define                                 B2D06_bit           BANKMASK(B2D0), 6
40669:         extern volatile __bit                   B2D07               @ (((unsigned) &B2D0)*8) + 7;
40670:         #define                                 B2D07_bit           BANKMASK(B2D0), 7
40671:         extern volatile __bit                   B2D10               @ (((unsigned) &B2D1)*8) + 0;
40672:         #define                                 B2D10_bit           BANKMASK(B2D1), 0
40673:         extern volatile __bit                   B2D11               @ (((unsigned) &B2D1)*8) + 1;
40674:         #define                                 B2D11_bit           BANKMASK(B2D1), 1
40675:         extern volatile __bit                   B2D12               @ (((unsigned) &B2D1)*8) + 2;
40676:         #define                                 B2D12_bit           BANKMASK(B2D1), 2
40677:         extern volatile __bit                   B2D13               @ (((unsigned) &B2D1)*8) + 3;
40678:         #define                                 B2D13_bit           BANKMASK(B2D1), 3
40679:         extern volatile __bit                   B2D14               @ (((unsigned) &B2D1)*8) + 4;
40680:         #define                                 B2D14_bit           BANKMASK(B2D1), 4
40681:         extern volatile __bit                   B2D15               @ (((unsigned) &B2D1)*8) + 5;
40682:         #define                                 B2D15_bit           BANKMASK(B2D1), 5
40683:         extern volatile __bit                   B2D16               @ (((unsigned) &B2D1)*8) + 6;
40684:         #define                                 B2D16_bit           BANKMASK(B2D1), 6
40685:         extern volatile __bit                   B2D17               @ (((unsigned) &B2D1)*8) + 7;
40686:         #define                                 B2D17_bit           BANKMASK(B2D1), 7
40687:         extern volatile __bit                   B2D20               @ (((unsigned) &B2D2)*8) + 0;
40688:         #define                                 B2D20_bit           BANKMASK(B2D2), 0
40689:         extern volatile __bit                   B2D21               @ (((unsigned) &B2D2)*8) + 1;
40690:         #define                                 B2D21_bit           BANKMASK(B2D2), 1
40691:         extern volatile __bit                   B2D22               @ (((unsigned) &B2D2)*8) + 2;
40692:         #define                                 B2D22_bit           BANKMASK(B2D2), 2
40693:         extern volatile __bit                   B2D23               @ (((unsigned) &B2D2)*8) + 3;
40694:         #define                                 B2D23_bit           BANKMASK(B2D2), 3
40695:         extern volatile __bit                   B2D24               @ (((unsigned) &B2D2)*8) + 4;
40696:         #define                                 B2D24_bit           BANKMASK(B2D2), 4
40697:         extern volatile __bit                   B2D25               @ (((unsigned) &B2D2)*8) + 5;
40698:         #define                                 B2D25_bit           BANKMASK(B2D2), 5
40699:         extern volatile __bit                   B2D26               @ (((unsigned) &B2D2)*8) + 6;
40700:         #define                                 B2D26_bit           BANKMASK(B2D2), 6
40701:         extern volatile __bit                   B2D27               @ (((unsigned) &B2D2)*8) + 7;
40702:         #define                                 B2D27_bit           BANKMASK(B2D2), 7
40703:         extern volatile __bit                   B2D30               @ (((unsigned) &B2D3)*8) + 0;
40704:         #define                                 B2D30_bit           BANKMASK(B2D3), 0
40705:         extern volatile __bit                   B2D31               @ (((unsigned) &B2D3)*8) + 1;
40706:         #define                                 B2D31_bit           BANKMASK(B2D3), 1
40707:         extern volatile __bit                   B2D32               @ (((unsigned) &B2D3)*8) + 2;
40708:         #define                                 B2D32_bit           BANKMASK(B2D3), 2
40709:         extern volatile __bit                   B2D33               @ (((unsigned) &B2D3)*8) + 3;
40710:         #define                                 B2D33_bit           BANKMASK(B2D3), 3
40711:         extern volatile __bit                   B2D34               @ (((unsigned) &B2D3)*8) + 4;
40712:         #define                                 B2D34_bit           BANKMASK(B2D3), 4
40713:         extern volatile __bit                   B2D35               @ (((unsigned) &B2D3)*8) + 5;
40714:         #define                                 B2D35_bit           BANKMASK(B2D3), 5
40715:         extern volatile __bit                   B2D36               @ (((unsigned) &B2D3)*8) + 6;
40716:         #define                                 B2D36_bit           BANKMASK(B2D3), 6
40717:         extern volatile __bit                   B2D37               @ (((unsigned) &B2D3)*8) + 7;
40718:         #define                                 B2D37_bit           BANKMASK(B2D3), 7
40719:         extern volatile __bit                   B2D40               @ (((unsigned) &B2D4)*8) + 0;
40720:         #define                                 B2D40_bit           BANKMASK(B2D4), 0
40721:         extern volatile __bit                   B2D41               @ (((unsigned) &B2D4)*8) + 1;
40722:         #define                                 B2D41_bit           BANKMASK(B2D4), 1
40723:         extern volatile __bit                   B2D42               @ (((unsigned) &B2D4)*8) + 2;
40724:         #define                                 B2D42_bit           BANKMASK(B2D4), 2
40725:         extern volatile __bit                   B2D43               @ (((unsigned) &B2D4)*8) + 3;
40726:         #define                                 B2D43_bit           BANKMASK(B2D4), 3
40727:         extern volatile __bit                   B2D44               @ (((unsigned) &B2D4)*8) + 4;
40728:         #define                                 B2D44_bit           BANKMASK(B2D4), 4
40729:         extern volatile __bit                   B2D45               @ (((unsigned) &B2D4)*8) + 5;
40730:         #define                                 B2D45_bit           BANKMASK(B2D4), 5
40731:         extern volatile __bit                   B2D46               @ (((unsigned) &B2D4)*8) + 6;
40732:         #define                                 B2D46_bit           BANKMASK(B2D4), 6
40733:         extern volatile __bit                   B2D47               @ (((unsigned) &B2D4)*8) + 7;
40734:         #define                                 B2D47_bit           BANKMASK(B2D4), 7
40735:         extern volatile __bit                   B2D50               @ (((unsigned) &B2D5)*8) + 0;
40736:         #define                                 B2D50_bit           BANKMASK(B2D5), 0
40737:         extern volatile __bit                   B2D51               @ (((unsigned) &B2D5)*8) + 1;
40738:         #define                                 B2D51_bit           BANKMASK(B2D5), 1
40739:         extern volatile __bit                   B2D52               @ (((unsigned) &B2D5)*8) + 2;
40740:         #define                                 B2D52_bit           BANKMASK(B2D5), 2
40741:         extern volatile __bit                   B2D53               @ (((unsigned) &B2D5)*8) + 3;
40742:         #define                                 B2D53_bit           BANKMASK(B2D5), 3
40743:         extern volatile __bit                   B2D54               @ (((unsigned) &B2D5)*8) + 4;
40744:         #define                                 B2D54_bit           BANKMASK(B2D5), 4
40745:         extern volatile __bit                   B2D55               @ (((unsigned) &B2D5)*8) + 5;
40746:         #define                                 B2D55_bit           BANKMASK(B2D5), 5
40747:         extern volatile __bit                   B2D56               @ (((unsigned) &B2D5)*8) + 6;
40748:         #define                                 B2D56_bit           BANKMASK(B2D5), 6
40749:         extern volatile __bit                   B2D57               @ (((unsigned) &B2D5)*8) + 7;
40750:         #define                                 B2D57_bit           BANKMASK(B2D5), 7
40751:         extern volatile __bit                   B2D60               @ (((unsigned) &B2D6)*8) + 0;
40752:         #define                                 B2D60_bit           BANKMASK(B2D6), 0
40753:         extern volatile __bit                   B2D61               @ (((unsigned) &B2D6)*8) + 1;
40754:         #define                                 B2D61_bit           BANKMASK(B2D6), 1
40755:         extern volatile __bit                   B2D62               @ (((unsigned) &B2D6)*8) + 2;
40756:         #define                                 B2D62_bit           BANKMASK(B2D6), 2
40757:         extern volatile __bit                   B2D63               @ (((unsigned) &B2D6)*8) + 3;
40758:         #define                                 B2D63_bit           BANKMASK(B2D6), 3
40759:         extern volatile __bit                   B2D64               @ (((unsigned) &B2D6)*8) + 4;
40760:         #define                                 B2D64_bit           BANKMASK(B2D6), 4
40761:         extern volatile __bit                   B2D65               @ (((unsigned) &B2D6)*8) + 5;
40762:         #define                                 B2D65_bit           BANKMASK(B2D6), 5
40763:         extern volatile __bit                   B2D66               @ (((unsigned) &B2D6)*8) + 6;
40764:         #define                                 B2D66_bit           BANKMASK(B2D6), 6
40765:         extern volatile __bit                   B2D67               @ (((unsigned) &B2D6)*8) + 7;
40766:         #define                                 B2D67_bit           BANKMASK(B2D6), 7
40767:         extern volatile __bit                   B2D70               @ (((unsigned) &B2D7)*8) + 0;
40768:         #define                                 B2D70_bit           BANKMASK(B2D7), 0
40769:         extern volatile __bit                   B2D71               @ (((unsigned) &B2D7)*8) + 1;
40770:         #define                                 B2D71_bit           BANKMASK(B2D7), 1
40771:         extern volatile __bit                   B2D72               @ (((unsigned) &B2D7)*8) + 2;
40772:         #define                                 B2D72_bit           BANKMASK(B2D7), 2
40773:         extern volatile __bit                   B2D73               @ (((unsigned) &B2D7)*8) + 3;
40774:         #define                                 B2D73_bit           BANKMASK(B2D7), 3
40775:         extern volatile __bit                   B2D74               @ (((unsigned) &B2D7)*8) + 4;
40776:         #define                                 B2D74_bit           BANKMASK(B2D7), 4
40777:         extern volatile __bit                   B2D75               @ (((unsigned) &B2D7)*8) + 5;
40778:         #define                                 B2D75_bit           BANKMASK(B2D7), 5
40779:         extern volatile __bit                   B2D76               @ (((unsigned) &B2D7)*8) + 6;
40780:         #define                                 B2D76_bit           BANKMASK(B2D7), 6
40781:         extern volatile __bit                   B2D77               @ (((unsigned) &B2D7)*8) + 7;
40782:         #define                                 B2D77_bit           BANKMASK(B2D7), 7
40783:         extern volatile __bit                   B2DLC0              @ (((unsigned) &B2DLC)*8) + 0;
40784:         #define                                 B2DLC0_bit          BANKMASK(B2DLC), 0
40785:         extern volatile __bit                   B2DLC1              @ (((unsigned) &B2DLC)*8) + 1;
40786:         #define                                 B2DLC1_bit          BANKMASK(B2DLC), 1
40787:         extern volatile __bit                   B2DLC2              @ (((unsigned) &B2DLC)*8) + 2;
40788:         #define                                 B2DLC2_bit          BANKMASK(B2DLC), 2
40789:         extern volatile __bit                   B2DLC3              @ (((unsigned) &B2DLC)*8) + 3;
40790:         #define                                 B2DLC3_bit          BANKMASK(B2DLC), 3
40791:         extern volatile __bit                   B2EID0              @ (((unsigned) &B2EIDL)*8) + 0;
40792:         #define                                 B2EID0_bit          BANKMASK(B2EIDL), 0
40793:         extern volatile __bit                   B2EID1              @ (((unsigned) &B2EIDL)*8) + 1;
40794:         #define                                 B2EID1_bit          BANKMASK(B2EIDL), 1
40795:         extern volatile __bit                   B2EID10             @ (((unsigned) &B2EIDH)*8) + 2;
40796:         #define                                 B2EID10_bit         BANKMASK(B2EIDH), 2
40797:         extern volatile __bit                   B2EID11             @ (((unsigned) &B2EIDH)*8) + 3;
40798:         #define                                 B2EID11_bit         BANKMASK(B2EIDH), 3
40799:         extern volatile __bit                   B2EID12             @ (((unsigned) &B2EIDH)*8) + 4;
40800:         #define                                 B2EID12_bit         BANKMASK(B2EIDH), 4
40801:         extern volatile __bit                   B2EID13             @ (((unsigned) &B2EIDH)*8) + 5;
40802:         #define                                 B2EID13_bit         BANKMASK(B2EIDH), 5
40803:         extern volatile __bit                   B2EID14             @ (((unsigned) &B2EIDH)*8) + 6;
40804:         #define                                 B2EID14_bit         BANKMASK(B2EIDH), 6
40805:         extern volatile __bit                   B2EID15             @ (((unsigned) &B2EIDH)*8) + 7;
40806:         #define                                 B2EID15_bit         BANKMASK(B2EIDH), 7
40807:         extern volatile __bit                   B2EID16             @ (((unsigned) &B2SIDL)*8) + 0;
40808:         #define                                 B2EID16_bit         BANKMASK(B2SIDL), 0
40809:         extern volatile __bit                   B2EID17             @ (((unsigned) &B2SIDL)*8) + 1;
40810:         #define                                 B2EID17_bit         BANKMASK(B2SIDL), 1
40811:         extern volatile __bit                   B2EID2              @ (((unsigned) &B2EIDL)*8) + 2;
40812:         #define                                 B2EID2_bit          BANKMASK(B2EIDL), 2
40813:         extern volatile __bit                   B2EID3              @ (((unsigned) &B2EIDL)*8) + 3;
40814:         #define                                 B2EID3_bit          BANKMASK(B2EIDL), 3
40815:         extern volatile __bit                   B2EID4              @ (((unsigned) &B2EIDL)*8) + 4;
40816:         #define                                 B2EID4_bit          BANKMASK(B2EIDL), 4
40817:         extern volatile __bit                   B2EID5              @ (((unsigned) &B2EIDL)*8) + 5;
40818:         #define                                 B2EID5_bit          BANKMASK(B2EIDL), 5
40819:         extern volatile __bit                   B2EID6              @ (((unsigned) &B2EIDL)*8) + 6;
40820:         #define                                 B2EID6_bit          BANKMASK(B2EIDL), 6
40821:         extern volatile __bit                   B2EID7              @ (((unsigned) &B2EIDL)*8) + 7;
40822:         #define                                 B2EID7_bit          BANKMASK(B2EIDL), 7
40823:         extern volatile __bit                   B2EID8              @ (((unsigned) &B2EIDH)*8) + 0;
40824:         #define                                 B2EID8_bit          BANKMASK(B2EIDH), 0
40825:         extern volatile __bit                   B2EID9              @ (((unsigned) &B2EIDH)*8) + 1;
40826:         #define                                 B2EID9_bit          BANKMASK(B2EIDH), 1
40827:         extern volatile __bit                   B2EXID              @ (((unsigned) &B2SIDL)*8) + 3;
40828:         #define                                 B2EXID_bit          BANKMASK(B2SIDL), 3
40829:         extern volatile __bit                   B2EXIDE             @ (((unsigned) &B2SIDL)*8) + 3;
40830:         #define                                 B2EXIDE_bit         BANKMASK(B2SIDL), 3
40831:         extern volatile __bit                   B2FILHIT0           @ (((unsigned) &B2CON)*8) + 0;
40832:         #define                                 B2FILHIT0_bit       BANKMASK(B2CON), 0
40833:         extern volatile __bit                   B2FILHIT1           @ (((unsigned) &B2CON)*8) + 1;
40834:         #define                                 B2FILHIT1_bit       BANKMASK(B2CON), 1
40835:         extern volatile __bit                   B2FILHIT2           @ (((unsigned) &B2CON)*8) + 2;
40836:         #define                                 B2FILHIT2_bit       BANKMASK(B2CON), 2
40837:         extern volatile __bit                   B2FILHIT3           @ (((unsigned) &B2CON)*8) + 3;
40838:         #define                                 B2FILHIT3_bit       BANKMASK(B2CON), 3
40839:         extern volatile __bit                   B2FILHIT4           @ (((unsigned) &B2CON)*8) + 4;
40840:         #define                                 B2FILHIT4_bit       BANKMASK(B2CON), 4
40841:         extern volatile __bit                   B2IE                @ (((unsigned) &BIE0)*8) + 4;
40842:         #define                                 B2IE_bit            BANKMASK(BIE0), 4
40843:         extern volatile __bit                   B2RB0               @ (((unsigned) &B2DLC)*8) + 4;
40844:         #define                                 B2RB0_bit           BANKMASK(B2DLC), 4
40845:         extern volatile __bit                   B2RB1               @ (((unsigned) &B2DLC)*8) + 5;
40846:         #define                                 B2RB1_bit           BANKMASK(B2DLC), 5
40847:         extern volatile __bit                   B2RTREN             @ (((unsigned) &B2CON)*8) + 2;
40848:         #define                                 B2RTREN_bit         BANKMASK(B2CON), 2
40849:         extern volatile __bit                   B2RTRRO             @ (((unsigned) &B2CON)*8) + 5;
40850:         #define                                 B2RTRRO_bit         BANKMASK(B2CON), 5
40851:         extern volatile __bit                   B2RXFUL             @ (((unsigned) &B2CON)*8) + 7;
40852:         #define                                 B2RXFUL_bit         BANKMASK(B2CON), 7
40853:         extern volatile __bit                   B2RXM1              @ (((unsigned) &B2CON)*8) + 6;
40854:         #define                                 B2RXM1_bit          BANKMASK(B2CON), 6
40855:         extern volatile __bit                   B2RXRTR             @ (((unsigned) &B2DLC)*8) + 6;
40856:         #define                                 B2RXRTR_bit         BANKMASK(B2DLC), 6
40857:         extern volatile __bit                   B2SID0              @ (((unsigned) &B2SIDL)*8) + 5;
40858:         #define                                 B2SID0_bit          BANKMASK(B2SIDL), 5
40859:         extern volatile __bit                   B2SID1              @ (((unsigned) &B2SIDL)*8) + 6;
40860:         #define                                 B2SID1_bit          BANKMASK(B2SIDL), 6
40861:         extern volatile __bit                   B2SID10             @ (((unsigned) &B2SIDH)*8) + 7;
40862:         #define                                 B2SID10_bit         BANKMASK(B2SIDH), 7
40863:         extern volatile __bit                   B2SID2              @ (((unsigned) &B2SIDL)*8) + 7;
40864:         #define                                 B2SID2_bit          BANKMASK(B2SIDL), 7
40865:         extern volatile __bit                   B2SID3              @ (((unsigned) &B2SIDH)*8) + 0;
40866:         #define                                 B2SID3_bit          BANKMASK(B2SIDH), 0
40867:         extern volatile __bit                   B2SID4              @ (((unsigned) &B2SIDH)*8) + 1;
40868:         #define                                 B2SID4_bit          BANKMASK(B2SIDH), 1
40869:         extern volatile __bit                   B2SID5              @ (((unsigned) &B2SIDH)*8) + 2;
40870:         #define                                 B2SID5_bit          BANKMASK(B2SIDH), 2
40871:         extern volatile __bit                   B2SID6              @ (((unsigned) &B2SIDH)*8) + 3;
40872:         #define                                 B2SID6_bit          BANKMASK(B2SIDH), 3
40873:         extern volatile __bit                   B2SID7              @ (((unsigned) &B2SIDH)*8) + 4;
40874:         #define                                 B2SID7_bit          BANKMASK(B2SIDH), 4
40875:         extern volatile __bit                   B2SID8              @ (((unsigned) &B2SIDH)*8) + 5;
40876:         #define                                 B2SID8_bit          BANKMASK(B2SIDH), 5
40877:         extern volatile __bit                   B2SID9              @ (((unsigned) &B2SIDH)*8) + 6;
40878:         #define                                 B2SID9_bit          BANKMASK(B2SIDH), 6
40879:         extern volatile __bit                   B2SRR               @ (((unsigned) &B2SIDL)*8) + 4;
40880:         #define                                 B2SRR_bit           BANKMASK(B2SIDL), 4
40881:         extern volatile __bit                   B2TXABT             @ (((unsigned) &B2CON)*8) + 6;
40882:         #define                                 B2TXABT_bit         BANKMASK(B2CON), 6
40883:         extern volatile __bit                   B2TXB3IF            @ (((unsigned) &B2CON)*8) + 7;
40884:         #define                                 B2TXB3IF_bit        BANKMASK(B2CON), 7
40885:         extern volatile __bit                   B2TXEN              @ (((unsigned) &BSEL0)*8) + 4;
40886:         #define                                 B2TXEN_bit          BANKMASK(BSEL0), 4
40887:         extern volatile __bit                   B2TXERR             @ (((unsigned) &B2CON)*8) + 4;
40888:         #define                                 B2TXERR_bit         BANKMASK(B2CON), 4
40889:         extern volatile __bit                   B2TXLARB            @ (((unsigned) &B2CON)*8) + 5;
40890:         #define                                 B2TXLARB_bit        BANKMASK(B2CON), 5
40891:         extern volatile __bit                   B2TXPRI0            @ (((unsigned) &B2CON)*8) + 0;
40892:         #define                                 B2TXPRI0_bit        BANKMASK(B2CON), 0
40893:         extern volatile __bit                   B2TXPRI1            @ (((unsigned) &B2CON)*8) + 1;
40894:         #define                                 B2TXPRI1_bit        BANKMASK(B2CON), 1
40895:         extern volatile __bit                   B2TXREQ             @ (((unsigned) &B2CON)*8) + 3;
40896:         #define                                 B2TXREQ_bit         BANKMASK(B2CON), 3
40897:         extern volatile __bit                   B3D00               @ (((unsigned) &B3D0)*8) + 0;
40898:         #define                                 B3D00_bit           BANKMASK(B3D0), 0
40899:         extern volatile __bit                   B3D01               @ (((unsigned) &B3D0)*8) + 1;
40900:         #define                                 B3D01_bit           BANKMASK(B3D0), 1
40901:         extern volatile __bit                   B3D02               @ (((unsigned) &B3D0)*8) + 2;
40902:         #define                                 B3D02_bit           BANKMASK(B3D0), 2
40903:         extern volatile __bit                   B3D03               @ (((unsigned) &B3D0)*8) + 3;
40904:         #define                                 B3D03_bit           BANKMASK(B3D0), 3
40905:         extern volatile __bit                   B3D04               @ (((unsigned) &B3D0)*8) + 4;
40906:         #define                                 B3D04_bit           BANKMASK(B3D0), 4
40907:         extern volatile __bit                   B3D05               @ (((unsigned) &B3D0)*8) + 5;
40908:         #define                                 B3D05_bit           BANKMASK(B3D0), 5
40909:         extern volatile __bit                   B3D06               @ (((unsigned) &B3D0)*8) + 6;
40910:         #define                                 B3D06_bit           BANKMASK(B3D0), 6
40911:         extern volatile __bit                   B3D07               @ (((unsigned) &B3D0)*8) + 7;
40912:         #define                                 B3D07_bit           BANKMASK(B3D0), 7
40913:         extern volatile __bit                   B3D10               @ (((unsigned) &B3D1)*8) + 0;
40914:         #define                                 B3D10_bit           BANKMASK(B3D1), 0
40915:         extern volatile __bit                   B3D11               @ (((unsigned) &B3D1)*8) + 1;
40916:         #define                                 B3D11_bit           BANKMASK(B3D1), 1
40917:         extern volatile __bit                   B3D12               @ (((unsigned) &B3D1)*8) + 2;
40918:         #define                                 B3D12_bit           BANKMASK(B3D1), 2
40919:         extern volatile __bit                   B3D13               @ (((unsigned) &B3D1)*8) + 3;
40920:         #define                                 B3D13_bit           BANKMASK(B3D1), 3
40921:         extern volatile __bit                   B3D14               @ (((unsigned) &B3D1)*8) + 4;
40922:         #define                                 B3D14_bit           BANKMASK(B3D1), 4
40923:         extern volatile __bit                   B3D15               @ (((unsigned) &B3D1)*8) + 5;
40924:         #define                                 B3D15_bit           BANKMASK(B3D1), 5
40925:         extern volatile __bit                   B3D16               @ (((unsigned) &B3D1)*8) + 6;
40926:         #define                                 B3D16_bit           BANKMASK(B3D1), 6
40927:         extern volatile __bit                   B3D17               @ (((unsigned) &B3D1)*8) + 7;
40928:         #define                                 B3D17_bit           BANKMASK(B3D1), 7
40929:         extern volatile __bit                   B3D20               @ (((unsigned) &B3D2)*8) + 0;
40930:         #define                                 B3D20_bit           BANKMASK(B3D2), 0
40931:         extern volatile __bit                   B3D21               @ (((unsigned) &B3D2)*8) + 1;
40932:         #define                                 B3D21_bit           BANKMASK(B3D2), 1
40933:         extern volatile __bit                   B3D22               @ (((unsigned) &B3D2)*8) + 2;
40934:         #define                                 B3D22_bit           BANKMASK(B3D2), 2
40935:         extern volatile __bit                   B3D23               @ (((unsigned) &B3D2)*8) + 3;
40936:         #define                                 B3D23_bit           BANKMASK(B3D2), 3
40937:         extern volatile __bit                   B3D24               @ (((unsigned) &B3D2)*8) + 4;
40938:         #define                                 B3D24_bit           BANKMASK(B3D2), 4
40939:         extern volatile __bit                   B3D25               @ (((unsigned) &B3D2)*8) + 5;
40940:         #define                                 B3D25_bit           BANKMASK(B3D2), 5
40941:         extern volatile __bit                   B3D26               @ (((unsigned) &B3D2)*8) + 6;
40942:         #define                                 B3D26_bit           BANKMASK(B3D2), 6
40943:         extern volatile __bit                   B3D27               @ (((unsigned) &B3D2)*8) + 7;
40944:         #define                                 B3D27_bit           BANKMASK(B3D2), 7
40945:         extern volatile __bit                   B3D30               @ (((unsigned) &B3D3)*8) + 0;
40946:         #define                                 B3D30_bit           BANKMASK(B3D3), 0
40947:         extern volatile __bit                   B3D31               @ (((unsigned) &B3D3)*8) + 1;
40948:         #define                                 B3D31_bit           BANKMASK(B3D3), 1
40949:         extern volatile __bit                   B3D32               @ (((unsigned) &B3D3)*8) + 2;
40950:         #define                                 B3D32_bit           BANKMASK(B3D3), 2
40951:         extern volatile __bit                   B3D33               @ (((unsigned) &B3D3)*8) + 3;
40952:         #define                                 B3D33_bit           BANKMASK(B3D3), 3
40953:         extern volatile __bit                   B3D34               @ (((unsigned) &B3D3)*8) + 4;
40954:         #define                                 B3D34_bit           BANKMASK(B3D3), 4
40955:         extern volatile __bit                   B3D35               @ (((unsigned) &B3D3)*8) + 5;
40956:         #define                                 B3D35_bit           BANKMASK(B3D3), 5
40957:         extern volatile __bit                   B3D36               @ (((unsigned) &B3D3)*8) + 6;
40958:         #define                                 B3D36_bit           BANKMASK(B3D3), 6
40959:         extern volatile __bit                   B3D37               @ (((unsigned) &B3D3)*8) + 7;
40960:         #define                                 B3D37_bit           BANKMASK(B3D3), 7
40961:         extern volatile __bit                   B3D40               @ (((unsigned) &B3D4)*8) + 0;
40962:         #define                                 B3D40_bit           BANKMASK(B3D4), 0
40963:         extern volatile __bit                   B3D41               @ (((unsigned) &B3D4)*8) + 1;
40964:         #define                                 B3D41_bit           BANKMASK(B3D4), 1
40965:         extern volatile __bit                   B3D42               @ (((unsigned) &B3D4)*8) + 2;
40966:         #define                                 B3D42_bit           BANKMASK(B3D4), 2
40967:         extern volatile __bit                   B3D43               @ (((unsigned) &B3D4)*8) + 3;
40968:         #define                                 B3D43_bit           BANKMASK(B3D4), 3
40969:         extern volatile __bit                   B3D44               @ (((unsigned) &B3D4)*8) + 4;
40970:         #define                                 B3D44_bit           BANKMASK(B3D4), 4
40971:         extern volatile __bit                   B3D45               @ (((unsigned) &B3D4)*8) + 5;
40972:         #define                                 B3D45_bit           BANKMASK(B3D4), 5
40973:         extern volatile __bit                   B3D46               @ (((unsigned) &B3D4)*8) + 6;
40974:         #define                                 B3D46_bit           BANKMASK(B3D4), 6
40975:         extern volatile __bit                   B3D47               @ (((unsigned) &B3D4)*8) + 7;
40976:         #define                                 B3D47_bit           BANKMASK(B3D4), 7
40977:         extern volatile __bit                   B3D50               @ (((unsigned) &B3D5)*8) + 0;
40978:         #define                                 B3D50_bit           BANKMASK(B3D5), 0
40979:         extern volatile __bit                   B3D51               @ (((unsigned) &B3D5)*8) + 1;
40980:         #define                                 B3D51_bit           BANKMASK(B3D5), 1
40981:         extern volatile __bit                   B3D52               @ (((unsigned) &B3D5)*8) + 2;
40982:         #define                                 B3D52_bit           BANKMASK(B3D5), 2
40983:         extern volatile __bit                   B3D53               @ (((unsigned) &B3D5)*8) + 3;
40984:         #define                                 B3D53_bit           BANKMASK(B3D5), 3
40985:         extern volatile __bit                   B3D54               @ (((unsigned) &B3D5)*8) + 4;
40986:         #define                                 B3D54_bit           BANKMASK(B3D5), 4
40987:         extern volatile __bit                   B3D55               @ (((unsigned) &B3D5)*8) + 5;
40988:         #define                                 B3D55_bit           BANKMASK(B3D5), 5
40989:         extern volatile __bit                   B3D56               @ (((unsigned) &B3D5)*8) + 6;
40990:         #define                                 B3D56_bit           BANKMASK(B3D5), 6
40991:         extern volatile __bit                   B3D57               @ (((unsigned) &B3D5)*8) + 7;
40992:         #define                                 B3D57_bit           BANKMASK(B3D5), 7
40993:         extern volatile __bit                   B3D60               @ (((unsigned) &B3D6)*8) + 0;
40994:         #define                                 B3D60_bit           BANKMASK(B3D6), 0
40995:         extern volatile __bit                   B3D61               @ (((unsigned) &B3D6)*8) + 1;
40996:         #define                                 B3D61_bit           BANKMASK(B3D6), 1
40997:         extern volatile __bit                   B3D62               @ (((unsigned) &B3D6)*8) + 2;
40998:         #define                                 B3D62_bit           BANKMASK(B3D6), 2
40999:         extern volatile __bit                   B3D63               @ (((unsigned) &B3D6)*8) + 3;
41000:         #define                                 B3D63_bit           BANKMASK(B3D6), 3
41001:         extern volatile __bit                   B3D64               @ (((unsigned) &B3D6)*8) + 4;
41002:         #define                                 B3D64_bit           BANKMASK(B3D6), 4
41003:         extern volatile __bit                   B3D65               @ (((unsigned) &B3D6)*8) + 5;
41004:         #define                                 B3D65_bit           BANKMASK(B3D6), 5
41005:         extern volatile __bit                   B3D66               @ (((unsigned) &B3D6)*8) + 6;
41006:         #define                                 B3D66_bit           BANKMASK(B3D6), 6
41007:         extern volatile __bit                   B3D67               @ (((unsigned) &B3D6)*8) + 7;
41008:         #define                                 B3D67_bit           BANKMASK(B3D6), 7
41009:         extern volatile __bit                   B3D70               @ (((unsigned) &B3D7)*8) + 0;
41010:         #define                                 B3D70_bit           BANKMASK(B3D7), 0
41011:         extern volatile __bit                   B3D71               @ (((unsigned) &B3D7)*8) + 1;
41012:         #define                                 B3D71_bit           BANKMASK(B3D7), 1
41013:         extern volatile __bit                   B3D72               @ (((unsigned) &B3D7)*8) + 2;
41014:         #define                                 B3D72_bit           BANKMASK(B3D7), 2
41015:         extern volatile __bit                   B3D73               @ (((unsigned) &B3D7)*8) + 3;
41016:         #define                                 B3D73_bit           BANKMASK(B3D7), 3
41017:         extern volatile __bit                   B3D74               @ (((unsigned) &B3D7)*8) + 4;
41018:         #define                                 B3D74_bit           BANKMASK(B3D7), 4
41019:         extern volatile __bit                   B3D75               @ (((unsigned) &B3D7)*8) + 5;
41020:         #define                                 B3D75_bit           BANKMASK(B3D7), 5
41021:         extern volatile __bit                   B3D76               @ (((unsigned) &B3D7)*8) + 6;
41022:         #define                                 B3D76_bit           BANKMASK(B3D7), 6
41023:         extern volatile __bit                   B3D77               @ (((unsigned) &B3D7)*8) + 7;
41024:         #define                                 B3D77_bit           BANKMASK(B3D7), 7
41025:         extern volatile __bit                   B3DLC0              @ (((unsigned) &B3DLC)*8) + 0;
41026:         #define                                 B3DLC0_bit          BANKMASK(B3DLC), 0
41027:         extern volatile __bit                   B3DLC1              @ (((unsigned) &B3DLC)*8) + 1;
41028:         #define                                 B3DLC1_bit          BANKMASK(B3DLC), 1
41029:         extern volatile __bit                   B3DLC2              @ (((unsigned) &B3DLC)*8) + 2;
41030:         #define                                 B3DLC2_bit          BANKMASK(B3DLC), 2
41031:         extern volatile __bit                   B3DLC3              @ (((unsigned) &B3DLC)*8) + 3;
41032:         #define                                 B3DLC3_bit          BANKMASK(B3DLC), 3
41033:         extern volatile __bit                   B3EID0              @ (((unsigned) &B3EIDL)*8) + 0;
41034:         #define                                 B3EID0_bit          BANKMASK(B3EIDL), 0
41035:         extern volatile __bit                   B3EID1              @ (((unsigned) &B3EIDL)*8) + 1;
41036:         #define                                 B3EID1_bit          BANKMASK(B3EIDL), 1
41037:         extern volatile __bit                   B3EID10             @ (((unsigned) &B3EIDH)*8) + 2;
41038:         #define                                 B3EID10_bit         BANKMASK(B3EIDH), 2
41039:         extern volatile __bit                   B3EID11             @ (((unsigned) &B3EIDH)*8) + 3;
41040:         #define                                 B3EID11_bit         BANKMASK(B3EIDH), 3
41041:         extern volatile __bit                   B3EID12             @ (((unsigned) &B3EIDH)*8) + 4;
41042:         #define                                 B3EID12_bit         BANKMASK(B3EIDH), 4
41043:         extern volatile __bit                   B3EID13             @ (((unsigned) &B3EIDH)*8) + 5;
41044:         #define                                 B3EID13_bit         BANKMASK(B3EIDH), 5
41045:         extern volatile __bit                   B3EID14             @ (((unsigned) &B3EIDH)*8) + 6;
41046:         #define                                 B3EID14_bit         BANKMASK(B3EIDH), 6
41047:         extern volatile __bit                   B3EID15             @ (((unsigned) &B3EIDH)*8) + 7;
41048:         #define                                 B3EID15_bit         BANKMASK(B3EIDH), 7
41049:         extern volatile __bit                   B3EID16             @ (((unsigned) &B3SIDL)*8) + 0;
41050:         #define                                 B3EID16_bit         BANKMASK(B3SIDL), 0
41051:         extern volatile __bit                   B3EID17             @ (((unsigned) &B3SIDL)*8) + 1;
41052:         #define                                 B3EID17_bit         BANKMASK(B3SIDL), 1
41053:         extern volatile __bit                   B3EID2              @ (((unsigned) &B3EIDL)*8) + 2;
41054:         #define                                 B3EID2_bit          BANKMASK(B3EIDL), 2
41055:         extern volatile __bit                   B3EID3              @ (((unsigned) &B3EIDL)*8) + 3;
41056:         #define                                 B3EID3_bit          BANKMASK(B3EIDL), 3
41057:         extern volatile __bit                   B3EID4              @ (((unsigned) &B3EIDL)*8) + 4;
41058:         #define                                 B3EID4_bit          BANKMASK(B3EIDL), 4
41059:         extern volatile __bit                   B3EID5              @ (((unsigned) &B3EIDL)*8) + 5;
41060:         #define                                 B3EID5_bit          BANKMASK(B3EIDL), 5
41061:         extern volatile __bit                   B3EID6              @ (((unsigned) &B3EIDL)*8) + 6;
41062:         #define                                 B3EID6_bit          BANKMASK(B3EIDL), 6
41063:         extern volatile __bit                   B3EID7              @ (((unsigned) &B3EIDL)*8) + 7;
41064:         #define                                 B3EID7_bit          BANKMASK(B3EIDL), 7
41065:         extern volatile __bit                   B3EID8              @ (((unsigned) &B3EIDH)*8) + 0;
41066:         #define                                 B3EID8_bit          BANKMASK(B3EIDH), 0
41067:         extern volatile __bit                   B3EID9              @ (((unsigned) &B3EIDH)*8) + 1;
41068:         #define                                 B3EID9_bit          BANKMASK(B3EIDH), 1
41069:         extern volatile __bit                   B3EXID              @ (((unsigned) &B3SIDL)*8) + 3;
41070:         #define                                 B3EXID_bit          BANKMASK(B3SIDL), 3
41071:         extern volatile __bit                   B3EXIDE             @ (((unsigned) &B3SIDL)*8) + 3;
41072:         #define                                 B3EXIDE_bit         BANKMASK(B3SIDL), 3
41073:         extern volatile __bit                   B3FILHIT0           @ (((unsigned) &B3CON)*8) + 0;
41074:         #define                                 B3FILHIT0_bit       BANKMASK(B3CON), 0
41075:         extern volatile __bit                   B3FILHIT1           @ (((unsigned) &B3CON)*8) + 1;
41076:         #define                                 B3FILHIT1_bit       BANKMASK(B3CON), 1
41077:         extern volatile __bit                   B3FILHIT2           @ (((unsigned) &B3CON)*8) + 2;
41078:         #define                                 B3FILHIT2_bit       BANKMASK(B3CON), 2
41079:         extern volatile __bit                   B3FILHIT3           @ (((unsigned) &B3CON)*8) + 3;
41080:         #define                                 B3FILHIT3_bit       BANKMASK(B3CON), 3
41081:         extern volatile __bit                   B3FILHIT4           @ (((unsigned) &B3CON)*8) + 4;
41082:         #define                                 B3FILHIT4_bit       BANKMASK(B3CON), 4
41083:         extern volatile __bit                   B3IE                @ (((unsigned) &BIE0)*8) + 5;
41084:         #define                                 B3IE_bit            BANKMASK(BIE0), 5
41085:         extern volatile __bit                   B3RB0               @ (((unsigned) &B3DLC)*8) + 4;
41086:         #define                                 B3RB0_bit           BANKMASK(B3DLC), 4
41087:         extern volatile __bit                   B3RB1               @ (((unsigned) &B3DLC)*8) + 5;
41088:         #define                                 B3RB1_bit           BANKMASK(B3DLC), 5
41089:         extern volatile __bit                   B3RTREN             @ (((unsigned) &B3CON)*8) + 2;
41090:         #define                                 B3RTREN_bit         BANKMASK(B3CON), 2
41091:         extern volatile __bit                   B3RTRRO             @ (((unsigned) &B3CON)*8) + 5;
41092:         #define                                 B3RTRRO_bit         BANKMASK(B3CON), 5
41093:         extern volatile __bit                   B3RXFUL             @ (((unsigned) &B3CON)*8) + 7;
41094:         #define                                 B3RXFUL_bit         BANKMASK(B3CON), 7
41095:         extern volatile __bit                   B3RXM1              @ (((unsigned) &B3CON)*8) + 6;
41096:         #define                                 B3RXM1_bit          BANKMASK(B3CON), 6
41097:         extern volatile __bit                   B3RXRTR             @ (((unsigned) &B3DLC)*8) + 6;
41098:         #define                                 B3RXRTR_bit         BANKMASK(B3DLC), 6
41099:         extern volatile __bit                   B3SID0              @ (((unsigned) &B3SIDL)*8) + 5;
41100:         #define                                 B3SID0_bit          BANKMASK(B3SIDL), 5
41101:         extern volatile __bit                   B3SID1              @ (((unsigned) &B3SIDL)*8) + 6;
41102:         #define                                 B3SID1_bit          BANKMASK(B3SIDL), 6
41103:         extern volatile __bit                   B3SID10             @ (((unsigned) &B3SIDH)*8) + 7;
41104:         #define                                 B3SID10_bit         BANKMASK(B3SIDH), 7
41105:         extern volatile __bit                   B3SID2              @ (((unsigned) &B3SIDL)*8) + 7;
41106:         #define                                 B3SID2_bit          BANKMASK(B3SIDL), 7
41107:         extern volatile __bit                   B3SID3              @ (((unsigned) &B3SIDH)*8) + 0;
41108:         #define                                 B3SID3_bit          BANKMASK(B3SIDH), 0
41109:         extern volatile __bit                   B3SID4              @ (((unsigned) &B3SIDH)*8) + 1;
41110:         #define                                 B3SID4_bit          BANKMASK(B3SIDH), 1
41111:         extern volatile __bit                   B3SID5              @ (((unsigned) &B3SIDH)*8) + 2;
41112:         #define                                 B3SID5_bit          BANKMASK(B3SIDH), 2
41113:         extern volatile __bit                   B3SID6              @ (((unsigned) &B3SIDH)*8) + 3;
41114:         #define                                 B3SID6_bit          BANKMASK(B3SIDH), 3
41115:         extern volatile __bit                   B3SID7              @ (((unsigned) &B3SIDH)*8) + 4;
41116:         #define                                 B3SID7_bit          BANKMASK(B3SIDH), 4
41117:         extern volatile __bit                   B3SID8              @ (((unsigned) &B3SIDH)*8) + 5;
41118:         #define                                 B3SID8_bit          BANKMASK(B3SIDH), 5
41119:         extern volatile __bit                   B3SID9              @ (((unsigned) &B3SIDH)*8) + 6;
41120:         #define                                 B3SID9_bit          BANKMASK(B3SIDH), 6
41121:         extern volatile __bit                   B3SRR               @ (((unsigned) &B3SIDL)*8) + 4;
41122:         #define                                 B3SRR_bit           BANKMASK(B3SIDL), 4
41123:         extern volatile __bit                   B3TXABT             @ (((unsigned) &B3CON)*8) + 6;
41124:         #define                                 B3TXABT_bit         BANKMASK(B3CON), 6
41125:         extern volatile __bit                   B3TXB3IF            @ (((unsigned) &B3CON)*8) + 7;
41126:         #define                                 B3TXB3IF_bit        BANKMASK(B3CON), 7
41127:         extern volatile __bit                   B3TXEN              @ (((unsigned) &BSEL0)*8) + 5;
41128:         #define                                 B3TXEN_bit          BANKMASK(BSEL0), 5
41129:         extern volatile __bit                   B3TXERR             @ (((unsigned) &B3CON)*8) + 4;
41130:         #define                                 B3TXERR_bit         BANKMASK(B3CON), 4
41131:         extern volatile __bit                   B3TXLARB            @ (((unsigned) &B3CON)*8) + 5;
41132:         #define                                 B3TXLARB_bit        BANKMASK(B3CON), 5
41133:         extern volatile __bit                   B3TXPRI0            @ (((unsigned) &B3CON)*8) + 0;
41134:         #define                                 B3TXPRI0_bit        BANKMASK(B3CON), 0
41135:         extern volatile __bit                   B3TXPRI1            @ (((unsigned) &B3CON)*8) + 1;
41136:         #define                                 B3TXPRI1_bit        BANKMASK(B3CON), 1
41137:         extern volatile __bit                   B3TXREQ             @ (((unsigned) &B3CON)*8) + 3;
41138:         #define                                 B3TXREQ_bit         BANKMASK(B3CON), 3
41139:         extern volatile __bit                   B4D00               @ (((unsigned) &B4D0)*8) + 0;
41140:         #define                                 B4D00_bit           BANKMASK(B4D0), 0
41141:         extern volatile __bit                   B4D01               @ (((unsigned) &B4D0)*8) + 1;
41142:         #define                                 B4D01_bit           BANKMASK(B4D0), 1
41143:         extern volatile __bit                   B4D02               @ (((unsigned) &B4D0)*8) + 2;
41144:         #define                                 B4D02_bit           BANKMASK(B4D0), 2
41145:         extern volatile __bit                   B4D03               @ (((unsigned) &B4D0)*8) + 3;
41146:         #define                                 B4D03_bit           BANKMASK(B4D0), 3
41147:         extern volatile __bit                   B4D04               @ (((unsigned) &B4D0)*8) + 4;
41148:         #define                                 B4D04_bit           BANKMASK(B4D0), 4
41149:         extern volatile __bit                   B4D05               @ (((unsigned) &B4D0)*8) + 5;
41150:         #define                                 B4D05_bit           BANKMASK(B4D0), 5
41151:         extern volatile __bit                   B4D06               @ (((unsigned) &B4D0)*8) + 6;
41152:         #define                                 B4D06_bit           BANKMASK(B4D0), 6
41153:         extern volatile __bit                   B4D07               @ (((unsigned) &B4D0)*8) + 7;
41154:         #define                                 B4D07_bit           BANKMASK(B4D0), 7
41155:         extern volatile __bit                   B4D10               @ (((unsigned) &B4D1)*8) + 0;
41156:         #define                                 B4D10_bit           BANKMASK(B4D1), 0
41157:         extern volatile __bit                   B4D11               @ (((unsigned) &B4D1)*8) + 1;
41158:         #define                                 B4D11_bit           BANKMASK(B4D1), 1
41159:         extern volatile __bit                   B4D12               @ (((unsigned) &B4D1)*8) + 2;
41160:         #define                                 B4D12_bit           BANKMASK(B4D1), 2
41161:         extern volatile __bit                   B4D13               @ (((unsigned) &B4D1)*8) + 3;
41162:         #define                                 B4D13_bit           BANKMASK(B4D1), 3
41163:         extern volatile __bit                   B4D14               @ (((unsigned) &B4D1)*8) + 4;
41164:         #define                                 B4D14_bit           BANKMASK(B4D1), 4
41165:         extern volatile __bit                   B4D15               @ (((unsigned) &B4D1)*8) + 5;
41166:         #define                                 B4D15_bit           BANKMASK(B4D1), 5
41167:         extern volatile __bit                   B4D16               @ (((unsigned) &B4D1)*8) + 6;
41168:         #define                                 B4D16_bit           BANKMASK(B4D1), 6
41169:         extern volatile __bit                   B4D17               @ (((unsigned) &B4D1)*8) + 7;
41170:         #define                                 B4D17_bit           BANKMASK(B4D1), 7
41171:         extern volatile __bit                   B4D20               @ (((unsigned) &B4D2)*8) + 0;
41172:         #define                                 B4D20_bit           BANKMASK(B4D2), 0
41173:         extern volatile __bit                   B4D21               @ (((unsigned) &B4D2)*8) + 1;
41174:         #define                                 B4D21_bit           BANKMASK(B4D2), 1
41175:         extern volatile __bit                   B4D22               @ (((unsigned) &B4D2)*8) + 2;
41176:         #define                                 B4D22_bit           BANKMASK(B4D2), 2
41177:         extern volatile __bit                   B4D23               @ (((unsigned) &B4D2)*8) + 3;
41178:         #define                                 B4D23_bit           BANKMASK(B4D2), 3
41179:         extern volatile __bit                   B4D24               @ (((unsigned) &B4D2)*8) + 4;
41180:         #define                                 B4D24_bit           BANKMASK(B4D2), 4
41181:         extern volatile __bit                   B4D25               @ (((unsigned) &B4D2)*8) + 5;
41182:         #define                                 B4D25_bit           BANKMASK(B4D2), 5
41183:         extern volatile __bit                   B4D26               @ (((unsigned) &B4D2)*8) + 6;
41184:         #define                                 B4D26_bit           BANKMASK(B4D2), 6
41185:         extern volatile __bit                   B4D27               @ (((unsigned) &B4D2)*8) + 7;
41186:         #define                                 B4D27_bit           BANKMASK(B4D2), 7
41187:         extern volatile __bit                   B4D30               @ (((unsigned) &B4D3)*8) + 0;
41188:         #define                                 B4D30_bit           BANKMASK(B4D3), 0
41189:         extern volatile __bit                   B4D31               @ (((unsigned) &B4D3)*8) + 1;
41190:         #define                                 B4D31_bit           BANKMASK(B4D3), 1
41191:         extern volatile __bit                   B4D32               @ (((unsigned) &B4D3)*8) + 2;
41192:         #define                                 B4D32_bit           BANKMASK(B4D3), 2
41193:         extern volatile __bit                   B4D33               @ (((unsigned) &B4D3)*8) + 3;
41194:         #define                                 B4D33_bit           BANKMASK(B4D3), 3
41195:         extern volatile __bit                   B4D34               @ (((unsigned) &B4D3)*8) + 4;
41196:         #define                                 B4D34_bit           BANKMASK(B4D3), 4
41197:         extern volatile __bit                   B4D35               @ (((unsigned) &B4D3)*8) + 5;
41198:         #define                                 B4D35_bit           BANKMASK(B4D3), 5
41199:         extern volatile __bit                   B4D36               @ (((unsigned) &B4D3)*8) + 6;
41200:         #define                                 B4D36_bit           BANKMASK(B4D3), 6
41201:         extern volatile __bit                   B4D37               @ (((unsigned) &B4D3)*8) + 7;
41202:         #define                                 B4D37_bit           BANKMASK(B4D3), 7
41203:         extern volatile __bit                   B4D40               @ (((unsigned) &B4D4)*8) + 0;
41204:         #define                                 B4D40_bit           BANKMASK(B4D4), 0
41205:         extern volatile __bit                   B4D41               @ (((unsigned) &B4D4)*8) + 1;
41206:         #define                                 B4D41_bit           BANKMASK(B4D4), 1
41207:         extern volatile __bit                   B4D42               @ (((unsigned) &B4D4)*8) + 2;
41208:         #define                                 B4D42_bit           BANKMASK(B4D4), 2
41209:         extern volatile __bit                   B4D43               @ (((unsigned) &B4D4)*8) + 3;
41210:         #define                                 B4D43_bit           BANKMASK(B4D4), 3
41211:         extern volatile __bit                   B4D44               @ (((unsigned) &B4D4)*8) + 4;
41212:         #define                                 B4D44_bit           BANKMASK(B4D4), 4
41213:         extern volatile __bit                   B4D45               @ (((unsigned) &B4D4)*8) + 5;
41214:         #define                                 B4D45_bit           BANKMASK(B4D4), 5
41215:         extern volatile __bit                   B4D46               @ (((unsigned) &B4D4)*8) + 6;
41216:         #define                                 B4D46_bit           BANKMASK(B4D4), 6
41217:         extern volatile __bit                   B4D47               @ (((unsigned) &B4D4)*8) + 7;
41218:         #define                                 B4D47_bit           BANKMASK(B4D4), 7
41219:         extern volatile __bit                   B4D50               @ (((unsigned) &B4D5)*8) + 0;
41220:         #define                                 B4D50_bit           BANKMASK(B4D5), 0
41221:         extern volatile __bit                   B4D51               @ (((unsigned) &B4D5)*8) + 1;
41222:         #define                                 B4D51_bit           BANKMASK(B4D5), 1
41223:         extern volatile __bit                   B4D52               @ (((unsigned) &B4D5)*8) + 2;
41224:         #define                                 B4D52_bit           BANKMASK(B4D5), 2
41225:         extern volatile __bit                   B4D53               @ (((unsigned) &B4D5)*8) + 3;
41226:         #define                                 B4D53_bit           BANKMASK(B4D5), 3
41227:         extern volatile __bit                   B4D54               @ (((unsigned) &B4D5)*8) + 4;
41228:         #define                                 B4D54_bit           BANKMASK(B4D5), 4
41229:         extern volatile __bit                   B4D55               @ (((unsigned) &B4D5)*8) + 5;
41230:         #define                                 B4D55_bit           BANKMASK(B4D5), 5
41231:         extern volatile __bit                   B4D56               @ (((unsigned) &B4D5)*8) + 6;
41232:         #define                                 B4D56_bit           BANKMASK(B4D5), 6
41233:         extern volatile __bit                   B4D57               @ (((unsigned) &B4D5)*8) + 7;
41234:         #define                                 B4D57_bit           BANKMASK(B4D5), 7
41235:         extern volatile __bit                   B4D60               @ (((unsigned) &B4D6)*8) + 0;
41236:         #define                                 B4D60_bit           BANKMASK(B4D6), 0
41237:         extern volatile __bit                   B4D61               @ (((unsigned) &B4D6)*8) + 1;
41238:         #define                                 B4D61_bit           BANKMASK(B4D6), 1
41239:         extern volatile __bit                   B4D62               @ (((unsigned) &B4D6)*8) + 2;
41240:         #define                                 B4D62_bit           BANKMASK(B4D6), 2
41241:         extern volatile __bit                   B4D63               @ (((unsigned) &B4D6)*8) + 3;
41242:         #define                                 B4D63_bit           BANKMASK(B4D6), 3
41243:         extern volatile __bit                   B4D64               @ (((unsigned) &B4D6)*8) + 4;
41244:         #define                                 B4D64_bit           BANKMASK(B4D6), 4
41245:         extern volatile __bit                   B4D65               @ (((unsigned) &B4D6)*8) + 5;
41246:         #define                                 B4D65_bit           BANKMASK(B4D6), 5
41247:         extern volatile __bit                   B4D66               @ (((unsigned) &B4D6)*8) + 6;
41248:         #define                                 B4D66_bit           BANKMASK(B4D6), 6
41249:         extern volatile __bit                   B4D67               @ (((unsigned) &B4D6)*8) + 7;
41250:         #define                                 B4D67_bit           BANKMASK(B4D6), 7
41251:         extern volatile __bit                   B4D70               @ (((unsigned) &B4D7)*8) + 0;
41252:         #define                                 B4D70_bit           BANKMASK(B4D7), 0
41253:         extern volatile __bit                   B4D71               @ (((unsigned) &B4D7)*8) + 1;
41254:         #define                                 B4D71_bit           BANKMASK(B4D7), 1
41255:         extern volatile __bit                   B4D72               @ (((unsigned) &B4D7)*8) + 2;
41256:         #define                                 B4D72_bit           BANKMASK(B4D7), 2
41257:         extern volatile __bit                   B4D73               @ (((unsigned) &B4D7)*8) + 3;
41258:         #define                                 B4D73_bit           BANKMASK(B4D7), 3
41259:         extern volatile __bit                   B4D74               @ (((unsigned) &B4D7)*8) + 4;
41260:         #define                                 B4D74_bit           BANKMASK(B4D7), 4
41261:         extern volatile __bit                   B4D75               @ (((unsigned) &B4D7)*8) + 5;
41262:         #define                                 B4D75_bit           BANKMASK(B4D7), 5
41263:         extern volatile __bit                   B4D76               @ (((unsigned) &B4D7)*8) + 6;
41264:         #define                                 B4D76_bit           BANKMASK(B4D7), 6
41265:         extern volatile __bit                   B4D77               @ (((unsigned) &B4D7)*8) + 7;
41266:         #define                                 B4D77_bit           BANKMASK(B4D7), 7
41267:         extern volatile __bit                   B4DLC0              @ (((unsigned) &B4DLC)*8) + 0;
41268:         #define                                 B4DLC0_bit          BANKMASK(B4DLC), 0
41269:         extern volatile __bit                   B4DLC1              @ (((unsigned) &B4DLC)*8) + 1;
41270:         #define                                 B4DLC1_bit          BANKMASK(B4DLC), 1
41271:         extern volatile __bit                   B4DLC2              @ (((unsigned) &B4DLC)*8) + 2;
41272:         #define                                 B4DLC2_bit          BANKMASK(B4DLC), 2
41273:         extern volatile __bit                   B4DLC3              @ (((unsigned) &B4DLC)*8) + 3;
41274:         #define                                 B4DLC3_bit          BANKMASK(B4DLC), 3
41275:         extern volatile __bit                   B4EID0              @ (((unsigned) &B4EIDL)*8) + 0;
41276:         #define                                 B4EID0_bit          BANKMASK(B4EIDL), 0
41277:         extern volatile __bit                   B4EID1              @ (((unsigned) &B4EIDL)*8) + 1;
41278:         #define                                 B4EID1_bit          BANKMASK(B4EIDL), 1
41279:         extern volatile __bit                   B4EID10             @ (((unsigned) &B4EIDH)*8) + 2;
41280:         #define                                 B4EID10_bit         BANKMASK(B4EIDH), 2
41281:         extern volatile __bit                   B4EID11             @ (((unsigned) &B4EIDH)*8) + 3;
41282:         #define                                 B4EID11_bit         BANKMASK(B4EIDH), 3
41283:         extern volatile __bit                   B4EID12             @ (((unsigned) &B4EIDH)*8) + 4;
41284:         #define                                 B4EID12_bit         BANKMASK(B4EIDH), 4
41285:         extern volatile __bit                   B4EID13             @ (((unsigned) &B4EIDH)*8) + 5;
41286:         #define                                 B4EID13_bit         BANKMASK(B4EIDH), 5
41287:         extern volatile __bit                   B4EID14             @ (((unsigned) &B4EIDH)*8) + 6;
41288:         #define                                 B4EID14_bit         BANKMASK(B4EIDH), 6
41289:         extern volatile __bit                   B4EID15             @ (((unsigned) &B4EIDH)*8) + 7;
41290:         #define                                 B4EID15_bit         BANKMASK(B4EIDH), 7
41291:         extern volatile __bit                   B4EID16             @ (((unsigned) &B4SIDL)*8) + 0;
41292:         #define                                 B4EID16_bit         BANKMASK(B4SIDL), 0
41293:         extern volatile __bit                   B4EID17             @ (((unsigned) &B4SIDL)*8) + 1;
41294:         #define                                 B4EID17_bit         BANKMASK(B4SIDL), 1
41295:         extern volatile __bit                   B4EID2              @ (((unsigned) &B4EIDL)*8) + 2;
41296:         #define                                 B4EID2_bit          BANKMASK(B4EIDL), 2
41297:         extern volatile __bit                   B4EID3              @ (((unsigned) &B4EIDL)*8) + 3;
41298:         #define                                 B4EID3_bit          BANKMASK(B4EIDL), 3
41299:         extern volatile __bit                   B4EID4              @ (((unsigned) &B4EIDL)*8) + 4;
41300:         #define                                 B4EID4_bit          BANKMASK(B4EIDL), 4
41301:         extern volatile __bit                   B4EID5              @ (((unsigned) &B4EIDL)*8) + 5;
41302:         #define                                 B4EID5_bit          BANKMASK(B4EIDL), 5
41303:         extern volatile __bit                   B4EID6              @ (((unsigned) &B4EIDL)*8) + 6;
41304:         #define                                 B4EID6_bit          BANKMASK(B4EIDL), 6
41305:         extern volatile __bit                   B4EID7              @ (((unsigned) &B4EIDL)*8) + 7;
41306:         #define                                 B4EID7_bit          BANKMASK(B4EIDL), 7
41307:         extern volatile __bit                   B4EID8              @ (((unsigned) &B4EIDH)*8) + 0;
41308:         #define                                 B4EID8_bit          BANKMASK(B4EIDH), 0
41309:         extern volatile __bit                   B4EID9              @ (((unsigned) &B4EIDH)*8) + 1;
41310:         #define                                 B4EID9_bit          BANKMASK(B4EIDH), 1
41311:         extern volatile __bit                   B4EXID              @ (((unsigned) &B4SIDL)*8) + 3;
41312:         #define                                 B4EXID_bit          BANKMASK(B4SIDL), 3
41313:         extern volatile __bit                   B4EXIDE             @ (((unsigned) &B4SIDL)*8) + 3;
41314:         #define                                 B4EXIDE_bit         BANKMASK(B4SIDL), 3
41315:         extern volatile __bit                   B4FILHIT0           @ (((unsigned) &B4CON)*8) + 0;
41316:         #define                                 B4FILHIT0_bit       BANKMASK(B4CON), 0
41317:         extern volatile __bit                   B4FILHIT1           @ (((unsigned) &B4CON)*8) + 1;
41318:         #define                                 B4FILHIT1_bit       BANKMASK(B4CON), 1
41319:         extern volatile __bit                   B4FILHIT2           @ (((unsigned) &B4CON)*8) + 2;
41320:         #define                                 B4FILHIT2_bit       BANKMASK(B4CON), 2
41321:         extern volatile __bit                   B4FILHIT3           @ (((unsigned) &B4CON)*8) + 3;
41322:         #define                                 B4FILHIT3_bit       BANKMASK(B4CON), 3
41323:         extern volatile __bit                   B4FILHIT4           @ (((unsigned) &B4CON)*8) + 4;
41324:         #define                                 B4FILHIT4_bit       BANKMASK(B4CON), 4
41325:         extern volatile __bit                   B4IE                @ (((unsigned) &BIE0)*8) + 6;
41326:         #define                                 B4IE_bit            BANKMASK(BIE0), 6
41327:         extern volatile __bit                   B4RB0               @ (((unsigned) &B4DLC)*8) + 4;
41328:         #define                                 B4RB0_bit           BANKMASK(B4DLC), 4
41329:         extern volatile __bit                   B4RB1               @ (((unsigned) &B4DLC)*8) + 5;
41330:         #define                                 B4RB1_bit           BANKMASK(B4DLC), 5
41331:         extern volatile __bit                   B4RTREN             @ (((unsigned) &B4CON)*8) + 2;
41332:         #define                                 B4RTREN_bit         BANKMASK(B4CON), 2
41333:         extern volatile __bit                   B4RTRRO             @ (((unsigned) &B4CON)*8) + 5;
41334:         #define                                 B4RTRRO_bit         BANKMASK(B4CON), 5
41335:         extern volatile __bit                   B4RXFUL             @ (((unsigned) &B4CON)*8) + 7;
41336:         #define                                 B4RXFUL_bit         BANKMASK(B4CON), 7
41337:         extern volatile __bit                   B4RXM1              @ (((unsigned) &B4CON)*8) + 6;
41338:         #define                                 B4RXM1_bit          BANKMASK(B4CON), 6
41339:         extern volatile __bit                   B4RXRTR             @ (((unsigned) &B4DLC)*8) + 6;
41340:         #define                                 B4RXRTR_bit         BANKMASK(B4DLC), 6
41341:         extern volatile __bit                   B4SID0              @ (((unsigned) &B4SIDL)*8) + 5;
41342:         #define                                 B4SID0_bit          BANKMASK(B4SIDL), 5
41343:         extern volatile __bit                   B4SID1              @ (((unsigned) &B4SIDL)*8) + 6;
41344:         #define                                 B4SID1_bit          BANKMASK(B4SIDL), 6
41345:         extern volatile __bit                   B4SID10             @ (((unsigned) &B4SIDH)*8) + 7;
41346:         #define                                 B4SID10_bit         BANKMASK(B4SIDH), 7
41347:         extern volatile __bit                   B4SID2              @ (((unsigned) &B4SIDL)*8) + 7;
41348:         #define                                 B4SID2_bit          BANKMASK(B4SIDL), 7
41349:         extern volatile __bit                   B4SID3              @ (((unsigned) &B4SIDH)*8) + 0;
41350:         #define                                 B4SID3_bit          BANKMASK(B4SIDH), 0
41351:         extern volatile __bit                   B4SID4              @ (((unsigned) &B4SIDH)*8) + 1;
41352:         #define                                 B4SID4_bit          BANKMASK(B4SIDH), 1
41353:         extern volatile __bit                   B4SID5              @ (((unsigned) &B4SIDH)*8) + 2;
41354:         #define                                 B4SID5_bit          BANKMASK(B4SIDH), 2
41355:         extern volatile __bit                   B4SID6              @ (((unsigned) &B4SIDH)*8) + 3;
41356:         #define                                 B4SID6_bit          BANKMASK(B4SIDH), 3
41357:         extern volatile __bit                   B4SID7              @ (((unsigned) &B4SIDH)*8) + 4;
41358:         #define                                 B4SID7_bit          BANKMASK(B4SIDH), 4
41359:         extern volatile __bit                   B4SID8              @ (((unsigned) &B4SIDH)*8) + 5;
41360:         #define                                 B4SID8_bit          BANKMASK(B4SIDH), 5
41361:         extern volatile __bit                   B4SID9              @ (((unsigned) &B4SIDH)*8) + 6;
41362:         #define                                 B4SID9_bit          BANKMASK(B4SIDH), 6
41363:         extern volatile __bit                   B4SRR               @ (((unsigned) &B4SIDL)*8) + 4;
41364:         #define                                 B4SRR_bit           BANKMASK(B4SIDL), 4
41365:         extern volatile __bit                   B4TXABT             @ (((unsigned) &B4CON)*8) + 6;
41366:         #define                                 B4TXABT_bit         BANKMASK(B4CON), 6
41367:         extern volatile __bit                   B4TXB3IF            @ (((unsigned) &B4CON)*8) + 7;
41368:         #define                                 B4TXB3IF_bit        BANKMASK(B4CON), 7
41369:         extern volatile __bit                   B4TXEN              @ (((unsigned) &BSEL0)*8) + 6;
41370:         #define                                 B4TXEN_bit          BANKMASK(BSEL0), 6
41371:         extern volatile __bit                   B4TXERR             @ (((unsigned) &B4CON)*8) + 4;
41372:         #define                                 B4TXERR_bit         BANKMASK(B4CON), 4
41373:         extern volatile __bit                   B4TXLARB            @ (((unsigned) &B4CON)*8) + 5;
41374:         #define                                 B4TXLARB_bit        BANKMASK(B4CON), 5
41375:         extern volatile __bit                   B4TXPRI0            @ (((unsigned) &B4CON)*8) + 0;
41376:         #define                                 B4TXPRI0_bit        BANKMASK(B4CON), 0
41377:         extern volatile __bit                   B4TXPRI1            @ (((unsigned) &B4CON)*8) + 1;
41378:         #define                                 B4TXPRI1_bit        BANKMASK(B4CON), 1
41379:         extern volatile __bit                   B4TXREQ             @ (((unsigned) &B4CON)*8) + 3;
41380:         #define                                 B4TXREQ_bit         BANKMASK(B4CON), 3
41381:         extern volatile __bit                   B5D00               @ (((unsigned) &B5D0)*8) + 0;
41382:         #define                                 B5D00_bit           BANKMASK(B5D0), 0
41383:         extern volatile __bit                   B5D01               @ (((unsigned) &B5D0)*8) + 1;
41384:         #define                                 B5D01_bit           BANKMASK(B5D0), 1
41385:         extern volatile __bit                   B5D02               @ (((unsigned) &B5D0)*8) + 2;
41386:         #define                                 B5D02_bit           BANKMASK(B5D0), 2
41387:         extern volatile __bit                   B5D03               @ (((unsigned) &B5D0)*8) + 3;
41388:         #define                                 B5D03_bit           BANKMASK(B5D0), 3
41389:         extern volatile __bit                   B5D04               @ (((unsigned) &B5D0)*8) + 4;
41390:         #define                                 B5D04_bit           BANKMASK(B5D0), 4
41391:         extern volatile __bit                   B5D05               @ (((unsigned) &B5D0)*8) + 5;
41392:         #define                                 B5D05_bit           BANKMASK(B5D0), 5
41393:         extern volatile __bit                   B5D06               @ (((unsigned) &B5D0)*8) + 6;
41394:         #define                                 B5D06_bit           BANKMASK(B5D0), 6
41395:         extern volatile __bit                   B5D07               @ (((unsigned) &B5D0)*8) + 7;
41396:         #define                                 B5D07_bit           BANKMASK(B5D0), 7
41397:         extern volatile __bit                   B5D10               @ (((unsigned) &B5D1)*8) + 0;
41398:         #define                                 B5D10_bit           BANKMASK(B5D1), 0
41399:         extern volatile __bit                   B5D11               @ (((unsigned) &B5D1)*8) + 1;
41400:         #define                                 B5D11_bit           BANKMASK(B5D1), 1
41401:         extern volatile __bit                   B5D12               @ (((unsigned) &B5D1)*8) + 2;
41402:         #define                                 B5D12_bit           BANKMASK(B5D1), 2
41403:         extern volatile __bit                   B5D13               @ (((unsigned) &B5D1)*8) + 3;
41404:         #define                                 B5D13_bit           BANKMASK(B5D1), 3
41405:         extern volatile __bit                   B5D14               @ (((unsigned) &B5D1)*8) + 4;
41406:         #define                                 B5D14_bit           BANKMASK(B5D1), 4
41407:         extern volatile __bit                   B5D15               @ (((unsigned) &B5D1)*8) + 5;
41408:         #define                                 B5D15_bit           BANKMASK(B5D1), 5
41409:         extern volatile __bit                   B5D16               @ (((unsigned) &B5D1)*8) + 6;
41410:         #define                                 B5D16_bit           BANKMASK(B5D1), 6
41411:         extern volatile __bit                   B5D17               @ (((unsigned) &B5D1)*8) + 7;
41412:         #define                                 B5D17_bit           BANKMASK(B5D1), 7
41413:         extern volatile __bit                   B5D20               @ (((unsigned) &B5D2)*8) + 0;
41414:         #define                                 B5D20_bit           BANKMASK(B5D2), 0
41415:         extern volatile __bit                   B5D21               @ (((unsigned) &B5D2)*8) + 1;
41416:         #define                                 B5D21_bit           BANKMASK(B5D2), 1
41417:         extern volatile __bit                   B5D22               @ (((unsigned) &B5D2)*8) + 2;
41418:         #define                                 B5D22_bit           BANKMASK(B5D2), 2
41419:         extern volatile __bit                   B5D23               @ (((unsigned) &B5D2)*8) + 3;
41420:         #define                                 B5D23_bit           BANKMASK(B5D2), 3
41421:         extern volatile __bit                   B5D24               @ (((unsigned) &B5D2)*8) + 4;
41422:         #define                                 B5D24_bit           BANKMASK(B5D2), 4
41423:         extern volatile __bit                   B5D25               @ (((unsigned) &B5D2)*8) + 5;
41424:         #define                                 B5D25_bit           BANKMASK(B5D2), 5
41425:         extern volatile __bit                   B5D26               @ (((unsigned) &B5D2)*8) + 6;
41426:         #define                                 B5D26_bit           BANKMASK(B5D2), 6
41427:         extern volatile __bit                   B5D27               @ (((unsigned) &B5D2)*8) + 7;
41428:         #define                                 B5D27_bit           BANKMASK(B5D2), 7
41429:         extern volatile __bit                   B5D30               @ (((unsigned) &B5D3)*8) + 0;
41430:         #define                                 B5D30_bit           BANKMASK(B5D3), 0
41431:         extern volatile __bit                   B5D31               @ (((unsigned) &B5D3)*8) + 1;
41432:         #define                                 B5D31_bit           BANKMASK(B5D3), 1
41433:         extern volatile __bit                   B5D32               @ (((unsigned) &B5D3)*8) + 2;
41434:         #define                                 B5D32_bit           BANKMASK(B5D3), 2
41435:         extern volatile __bit                   B5D33               @ (((unsigned) &B5D3)*8) + 3;
41436:         #define                                 B5D33_bit           BANKMASK(B5D3), 3
41437:         extern volatile __bit                   B5D34               @ (((unsigned) &B5D3)*8) + 4;
41438:         #define                                 B5D34_bit           BANKMASK(B5D3), 4
41439:         extern volatile __bit                   B5D35               @ (((unsigned) &B5D3)*8) + 5;
41440:         #define                                 B5D35_bit           BANKMASK(B5D3), 5
41441:         extern volatile __bit                   B5D36               @ (((unsigned) &B5D3)*8) + 6;
41442:         #define                                 B5D36_bit           BANKMASK(B5D3), 6
41443:         extern volatile __bit                   B5D37               @ (((unsigned) &B5D3)*8) + 7;
41444:         #define                                 B5D37_bit           BANKMASK(B5D3), 7
41445:         extern volatile __bit                   B5D40               @ (((unsigned) &B5D4)*8) + 0;
41446:         #define                                 B5D40_bit           BANKMASK(B5D4), 0
41447:         extern volatile __bit                   B5D41               @ (((unsigned) &B5D4)*8) + 1;
41448:         #define                                 B5D41_bit           BANKMASK(B5D4), 1
41449:         extern volatile __bit                   B5D42               @ (((unsigned) &B5D4)*8) + 2;
41450:         #define                                 B5D42_bit           BANKMASK(B5D4), 2
41451:         extern volatile __bit                   B5D43               @ (((unsigned) &B5D4)*8) + 3;
41452:         #define                                 B5D43_bit           BANKMASK(B5D4), 3
41453:         extern volatile __bit                   B5D44               @ (((unsigned) &B5D4)*8) + 4;
41454:         #define                                 B5D44_bit           BANKMASK(B5D4), 4
41455:         extern volatile __bit                   B5D45               @ (((unsigned) &B5D4)*8) + 5;
41456:         #define                                 B5D45_bit           BANKMASK(B5D4), 5
41457:         extern volatile __bit                   B5D46               @ (((unsigned) &B5D4)*8) + 6;
41458:         #define                                 B5D46_bit           BANKMASK(B5D4), 6
41459:         extern volatile __bit                   B5D47               @ (((unsigned) &B5D4)*8) + 7;
41460:         #define                                 B5D47_bit           BANKMASK(B5D4), 7
41461:         extern volatile __bit                   B5D50               @ (((unsigned) &B5D5)*8) + 0;
41462:         #define                                 B5D50_bit           BANKMASK(B5D5), 0
41463:         extern volatile __bit                   B5D51               @ (((unsigned) &B5D5)*8) + 1;
41464:         #define                                 B5D51_bit           BANKMASK(B5D5), 1
41465:         extern volatile __bit                   B5D52               @ (((unsigned) &B5D5)*8) + 2;
41466:         #define                                 B5D52_bit           BANKMASK(B5D5), 2
41467:         extern volatile __bit                   B5D53               @ (((unsigned) &B5D5)*8) + 3;
41468:         #define                                 B5D53_bit           BANKMASK(B5D5), 3
41469:         extern volatile __bit                   B5D54               @ (((unsigned) &B5D5)*8) + 4;
41470:         #define                                 B5D54_bit           BANKMASK(B5D5), 4
41471:         extern volatile __bit                   B5D55               @ (((unsigned) &B5D5)*8) + 5;
41472:         #define                                 B5D55_bit           BANKMASK(B5D5), 5
41473:         extern volatile __bit                   B5D56               @ (((unsigned) &B5D5)*8) + 6;
41474:         #define                                 B5D56_bit           BANKMASK(B5D5), 6
41475:         extern volatile __bit                   B5D57               @ (((unsigned) &B5D5)*8) + 7;
41476:         #define                                 B5D57_bit           BANKMASK(B5D5), 7
41477:         extern volatile __bit                   B5D60               @ (((unsigned) &B5D6)*8) + 0;
41478:         #define                                 B5D60_bit           BANKMASK(B5D6), 0
41479:         extern volatile __bit                   B5D61               @ (((unsigned) &B5D6)*8) + 1;
41480:         #define                                 B5D61_bit           BANKMASK(B5D6), 1
41481:         extern volatile __bit                   B5D62               @ (((unsigned) &B5D6)*8) + 2;
41482:         #define                                 B5D62_bit           BANKMASK(B5D6), 2
41483:         extern volatile __bit                   B5D63               @ (((unsigned) &B5D6)*8) + 3;
41484:         #define                                 B5D63_bit           BANKMASK(B5D6), 3
41485:         extern volatile __bit                   B5D64               @ (((unsigned) &B5D6)*8) + 4;
41486:         #define                                 B5D64_bit           BANKMASK(B5D6), 4
41487:         extern volatile __bit                   B5D65               @ (((unsigned) &B5D6)*8) + 5;
41488:         #define                                 B5D65_bit           BANKMASK(B5D6), 5
41489:         extern volatile __bit                   B5D66               @ (((unsigned) &B5D6)*8) + 6;
41490:         #define                                 B5D66_bit           BANKMASK(B5D6), 6
41491:         extern volatile __bit                   B5D67               @ (((unsigned) &B5D6)*8) + 7;
41492:         #define                                 B5D67_bit           BANKMASK(B5D6), 7
41493:         extern volatile __bit                   B5D70               @ (((unsigned) &B5D7)*8) + 0;
41494:         #define                                 B5D70_bit           BANKMASK(B5D7), 0
41495:         extern volatile __bit                   B5D71               @ (((unsigned) &B5D7)*8) + 1;
41496:         #define                                 B5D71_bit           BANKMASK(B5D7), 1
41497:         extern volatile __bit                   B5D72               @ (((unsigned) &B5D7)*8) + 2;
41498:         #define                                 B5D72_bit           BANKMASK(B5D7), 2
41499:         extern volatile __bit                   B5D73               @ (((unsigned) &B5D7)*8) + 3;
41500:         #define                                 B5D73_bit           BANKMASK(B5D7), 3
41501:         extern volatile __bit                   B5D74               @ (((unsigned) &B5D7)*8) + 4;
41502:         #define                                 B5D74_bit           BANKMASK(B5D7), 4
41503:         extern volatile __bit                   B5D75               @ (((unsigned) &B5D7)*8) + 5;
41504:         #define                                 B5D75_bit           BANKMASK(B5D7), 5
41505:         extern volatile __bit                   B5D76               @ (((unsigned) &B5D7)*8) + 6;
41506:         #define                                 B5D76_bit           BANKMASK(B5D7), 6
41507:         extern volatile __bit                   B5D77               @ (((unsigned) &B5D7)*8) + 7;
41508:         #define                                 B5D77_bit           BANKMASK(B5D7), 7
41509:         extern volatile __bit                   B5DLC0              @ (((unsigned) &B5DLC)*8) + 0;
41510:         #define                                 B5DLC0_bit          BANKMASK(B5DLC), 0
41511:         extern volatile __bit                   B5DLC1              @ (((unsigned) &B5DLC)*8) + 1;
41512:         #define                                 B5DLC1_bit          BANKMASK(B5DLC), 1
41513:         extern volatile __bit                   B5DLC2              @ (((unsigned) &B5DLC)*8) + 2;
41514:         #define                                 B5DLC2_bit          BANKMASK(B5DLC), 2
41515:         extern volatile __bit                   B5DLC3              @ (((unsigned) &B5DLC)*8) + 3;
41516:         #define                                 B5DLC3_bit          BANKMASK(B5DLC), 3
41517:         extern volatile __bit                   B5EID0              @ (((unsigned) &B5EIDL)*8) + 0;
41518:         #define                                 B5EID0_bit          BANKMASK(B5EIDL), 0
41519:         extern volatile __bit                   B5EID1              @ (((unsigned) &B5EIDL)*8) + 1;
41520:         #define                                 B5EID1_bit          BANKMASK(B5EIDL), 1
41521:         extern volatile __bit                   B5EID10             @ (((unsigned) &B5EIDH)*8) + 2;
41522:         #define                                 B5EID10_bit         BANKMASK(B5EIDH), 2
41523:         extern volatile __bit                   B5EID11             @ (((unsigned) &B5EIDH)*8) + 3;
41524:         #define                                 B5EID11_bit         BANKMASK(B5EIDH), 3
41525:         extern volatile __bit                   B5EID12             @ (((unsigned) &B5EIDH)*8) + 4;
41526:         #define                                 B5EID12_bit         BANKMASK(B5EIDH), 4
41527:         extern volatile __bit                   B5EID13             @ (((unsigned) &B5EIDH)*8) + 5;
41528:         #define                                 B5EID13_bit         BANKMASK(B5EIDH), 5
41529:         extern volatile __bit                   B5EID14             @ (((unsigned) &B5EIDH)*8) + 6;
41530:         #define                                 B5EID14_bit         BANKMASK(B5EIDH), 6
41531:         extern volatile __bit                   B5EID15             @ (((unsigned) &B5EIDH)*8) + 7;
41532:         #define                                 B5EID15_bit         BANKMASK(B5EIDH), 7
41533:         extern volatile __bit                   B5EID16             @ (((unsigned) &B5SIDL)*8) + 0;
41534:         #define                                 B5EID16_bit         BANKMASK(B5SIDL), 0
41535:         extern volatile __bit                   B5EID17             @ (((unsigned) &B5SIDL)*8) + 1;
41536:         #define                                 B5EID17_bit         BANKMASK(B5SIDL), 1
41537:         extern volatile __bit                   B5EID2              @ (((unsigned) &B5EIDL)*8) + 2;
41538:         #define                                 B5EID2_bit          BANKMASK(B5EIDL), 2
41539:         extern volatile __bit                   B5EID3              @ (((unsigned) &B5EIDL)*8) + 3;
41540:         #define                                 B5EID3_bit          BANKMASK(B5EIDL), 3
41541:         extern volatile __bit                   B5EID4              @ (((unsigned) &B5EIDL)*8) + 4;
41542:         #define                                 B5EID4_bit          BANKMASK(B5EIDL), 4
41543:         extern volatile __bit                   B5EID5              @ (((unsigned) &B5EIDL)*8) + 5;
41544:         #define                                 B5EID5_bit          BANKMASK(B5EIDL), 5
41545:         extern volatile __bit                   B5EID6              @ (((unsigned) &B5EIDL)*8) + 6;
41546:         #define                                 B5EID6_bit          BANKMASK(B5EIDL), 6
41547:         extern volatile __bit                   B5EID7              @ (((unsigned) &B5EIDL)*8) + 7;
41548:         #define                                 B5EID7_bit          BANKMASK(B5EIDL), 7
41549:         extern volatile __bit                   B5EID8              @ (((unsigned) &B5EIDH)*8) + 0;
41550:         #define                                 B5EID8_bit          BANKMASK(B5EIDH), 0
41551:         extern volatile __bit                   B5EID9              @ (((unsigned) &B5EIDH)*8) + 1;
41552:         #define                                 B5EID9_bit          BANKMASK(B5EIDH), 1
41553:         extern volatile __bit                   B5EXID              @ (((unsigned) &B5SIDL)*8) + 3;
41554:         #define                                 B5EXID_bit          BANKMASK(B5SIDL), 3
41555:         extern volatile __bit                   B5EXIDE             @ (((unsigned) &B5SIDL)*8) + 3;
41556:         #define                                 B5EXIDE_bit         BANKMASK(B5SIDL), 3
41557:         extern volatile __bit                   B5FILHIT0           @ (((unsigned) &B5CON)*8) + 0;
41558:         #define                                 B5FILHIT0_bit       BANKMASK(B5CON), 0
41559:         extern volatile __bit                   B5FILHIT1           @ (((unsigned) &B5CON)*8) + 1;
41560:         #define                                 B5FILHIT1_bit       BANKMASK(B5CON), 1
41561:         extern volatile __bit                   B5FILHIT2           @ (((unsigned) &B5CON)*8) + 2;
41562:         #define                                 B5FILHIT2_bit       BANKMASK(B5CON), 2
41563:         extern volatile __bit                   B5FILHIT3           @ (((unsigned) &B5CON)*8) + 3;
41564:         #define                                 B5FILHIT3_bit       BANKMASK(B5CON), 3
41565:         extern volatile __bit                   B5FILHIT4           @ (((unsigned) &B5CON)*8) + 4;
41566:         #define                                 B5FILHIT4_bit       BANKMASK(B5CON), 4
41567:         extern volatile __bit                   B5IE                @ (((unsigned) &BIE0)*8) + 7;
41568:         #define                                 B5IE_bit            BANKMASK(BIE0), 7
41569:         extern volatile __bit                   B5RB0               @ (((unsigned) &B5DLC)*8) + 4;
41570:         #define                                 B5RB0_bit           BANKMASK(B5DLC), 4
41571:         extern volatile __bit                   B5RB1               @ (((unsigned) &B5DLC)*8) + 5;
41572:         #define                                 B5RB1_bit           BANKMASK(B5DLC), 5
41573:         extern volatile __bit                   B5RTREN             @ (((unsigned) &B5CON)*8) + 2;
41574:         #define                                 B5RTREN_bit         BANKMASK(B5CON), 2
41575:         extern volatile __bit                   B5RTRRO             @ (((unsigned) &B5CON)*8) + 5;
41576:         #define                                 B5RTRRO_bit         BANKMASK(B5CON), 5
41577:         extern volatile __bit                   B5RXFUL             @ (((unsigned) &B5CON)*8) + 7;
41578:         #define                                 B5RXFUL_bit         BANKMASK(B5CON), 7
41579:         extern volatile __bit                   B5RXM1              @ (((unsigned) &B5CON)*8) + 6;
41580:         #define                                 B5RXM1_bit          BANKMASK(B5CON), 6
41581:         extern volatile __bit                   B5RXRTR             @ (((unsigned) &B5DLC)*8) + 6;
41582:         #define                                 B5RXRTR_bit         BANKMASK(B5DLC), 6
41583:         extern volatile __bit                   B5SID0              @ (((unsigned) &B5SIDL)*8) + 5;
41584:         #define                                 B5SID0_bit          BANKMASK(B5SIDL), 5
41585:         extern volatile __bit                   B5SID1              @ (((unsigned) &B5SIDL)*8) + 6;
41586:         #define                                 B5SID1_bit          BANKMASK(B5SIDL), 6
41587:         extern volatile __bit                   B5SID10             @ (((unsigned) &B5SIDH)*8) + 7;
41588:         #define                                 B5SID10_bit         BANKMASK(B5SIDH), 7
41589:         extern volatile __bit                   B5SID2              @ (((unsigned) &B5SIDL)*8) + 7;
41590:         #define                                 B5SID2_bit          BANKMASK(B5SIDL), 7
41591:         extern volatile __bit                   B5SID3              @ (((unsigned) &B5SIDH)*8) + 0;
41592:         #define                                 B5SID3_bit          BANKMASK(B5SIDH), 0
41593:         extern volatile __bit                   B5SID4              @ (((unsigned) &B5SIDH)*8) + 1;
41594:         #define                                 B5SID4_bit          BANKMASK(B5SIDH), 1
41595:         extern volatile __bit                   B5SID5              @ (((unsigned) &B5SIDH)*8) + 2;
41596:         #define                                 B5SID5_bit          BANKMASK(B5SIDH), 2
41597:         extern volatile __bit                   B5SID6              @ (((unsigned) &B5SIDH)*8) + 3;
41598:         #define                                 B5SID6_bit          BANKMASK(B5SIDH), 3
41599:         extern volatile __bit                   B5SID7              @ (((unsigned) &B5SIDH)*8) + 4;
41600:         #define                                 B5SID7_bit          BANKMASK(B5SIDH), 4
41601:         extern volatile __bit                   B5SID8              @ (((unsigned) &B5SIDH)*8) + 5;
41602:         #define                                 B5SID8_bit          BANKMASK(B5SIDH), 5
41603:         extern volatile __bit                   B5SID9              @ (((unsigned) &B5SIDH)*8) + 6;
41604:         #define                                 B5SID9_bit          BANKMASK(B5SIDH), 6
41605:         extern volatile __bit                   B5SRR               @ (((unsigned) &B5SIDL)*8) + 4;
41606:         #define                                 B5SRR_bit           BANKMASK(B5SIDL), 4
41607:         extern volatile __bit                   B5TXABT             @ (((unsigned) &B5CON)*8) + 6;
41608:         #define                                 B5TXABT_bit         BANKMASK(B5CON), 6
41609:         extern volatile __bit                   B5TXBIF             @ (((unsigned) &B5CON)*8) + 7;
41610:         #define                                 B5TXBIF_bit         BANKMASK(B5CON), 7
41611:         extern volatile __bit                   B5TXEN              @ (((unsigned) &BSEL0)*8) + 7;
41612:         #define                                 B5TXEN_bit          BANKMASK(BSEL0), 7
41613:         extern volatile __bit                   B5TXERR             @ (((unsigned) &B5CON)*8) + 4;
41614:         #define                                 B5TXERR_bit         BANKMASK(B5CON), 4
41615:         extern volatile __bit                   B5TXLARB            @ (((unsigned) &B5CON)*8) + 5;
41616:         #define                                 B5TXLARB_bit        BANKMASK(B5CON), 5
41617:         extern volatile __bit                   B5TXPRI0            @ (((unsigned) &B5CON)*8) + 0;
41618:         #define                                 B5TXPRI0_bit        BANKMASK(B5CON), 0
41619:         extern volatile __bit                   B5TXPRI1            @ (((unsigned) &B5CON)*8) + 1;
41620:         #define                                 B5TXPRI1_bit        BANKMASK(B5CON), 1
41621:         extern volatile __bit                   B5TXREQ             @ (((unsigned) &B5CON)*8) + 3;
41622:         #define                                 B5TXREQ_bit         BANKMASK(B5CON), 3
41623:         extern volatile __bit                   BCLIE               @ (((unsigned) &PIE2)*8) + 3;
41624:         #define                                 BCLIE_bit           BANKMASK(PIE2), 3
41625:         extern volatile __bit                   BCLIF               @ (((unsigned) &PIR2)*8) + 3;
41626:         #define                                 BCLIF_bit           BANKMASK(PIR2), 3
41627:         extern volatile __bit                   BCLIP               @ (((unsigned) &IPR2)*8) + 3;
41628:         #define                                 BCLIP_bit           BANKMASK(IPR2), 3
41629:         extern volatile __bit                   BF                  @ (((unsigned) &SSPSTAT)*8) + 0;
41630:         #define                                 BF_bit              BANKMASK(SSPSTAT), 0
41631:         extern volatile __bit                   BGVST               @ (((unsigned) &HLVDCON)*8) + 6;
41632:         #define                                 BGVST_bit           BANKMASK(HLVDCON), 6
41633:         extern volatile __bit                   BOR                 @ (((unsigned) &RCON)*8) + 0;
41634:         #define                                 BOR_bit             BANKMASK(RCON), 0
41635:         extern volatile __bit                   BRG161              @ (((unsigned) &BAUDCON1)*8) + 3;
41636:         #define                                 BRG161_bit          BANKMASK(BAUDCON1), 3
41637:         extern volatile __bit                   BRG162              @ (((unsigned) &BAUDCON2)*8) + 3;
41638:         #define                                 BRG162_bit          BANKMASK(BAUDCON2), 3
41639:         extern volatile __bit                   BRGH1               @ (((unsigned) &TXSTA1)*8) + 2;
41640:         #define                                 BRGH1_bit           BANKMASK(TXSTA1), 2
41641:         extern volatile __bit                   BRGH2               @ (((unsigned) &TXSTA2)*8) + 2;
41642:         #define                                 BRGH2_bit           BANKMASK(TXSTA2), 2
41643:         extern volatile __bit                   BRP0                @ (((unsigned) &BRGCON1)*8) + 0;
41644:         #define                                 BRP0_bit            BANKMASK(BRGCON1), 0
41645:         extern volatile __bit                   BRP1                @ (((unsigned) &BRGCON1)*8) + 1;
41646:         #define                                 BRP1_bit            BANKMASK(BRGCON1), 1
41647:         extern volatile __bit                   BRP2                @ (((unsigned) &BRGCON1)*8) + 2;
41648:         #define                                 BRP2_bit            BANKMASK(BRGCON1), 2
41649:         extern volatile __bit                   BRP3                @ (((unsigned) &BRGCON1)*8) + 3;
41650:         #define                                 BRP3_bit            BANKMASK(BRGCON1), 3
41651:         extern volatile __bit                   BRP4                @ (((unsigned) &BRGCON1)*8) + 4;
41652:         #define                                 BRP4_bit            BANKMASK(BRGCON1), 4
41653:         extern volatile __bit                   BRP5                @ (((unsigned) &BRGCON1)*8) + 5;
41654:         #define                                 BRP5_bit            BANKMASK(BRGCON1), 5
41655:         extern volatile __bit                   C1CH0               @ (((unsigned) &CM1CON)*8) + 0;
41656:         #define                                 C1CH0_bit           BANKMASK(CM1CON), 0
41657:         extern volatile __bit                   C1CH1               @ (((unsigned) &CM1CON)*8) + 1;
41658:         #define                                 C1CH1_bit           BANKMASK(CM1CON), 1
41659:         extern volatile __bit                   C1TSEL              @ (((unsigned) &CCPTMRS)*8) + 0;
41660:         #define                                 C1TSEL_bit          BANKMASK(CCPTMRS), 0
41661:         extern volatile __bit                   C2OUT               @ (((unsigned) &CMSTAT)*8) + 6;
41662:         #define                                 C2OUT_bit           BANKMASK(CMSTAT), 6
41663:         extern volatile __bit                   C2TSEL              @ (((unsigned) &CCPTMRS)*8) + 1;
41664:         #define                                 C2TSEL_bit          BANKMASK(CCPTMRS), 1
41665:         extern volatile __bit                   C3OUT               @ (((unsigned) &CMSTAT)*8) + 7;
41666:         #define                                 C3OUT_bit           BANKMASK(CMSTAT), 7
41667:         extern volatile __bit                   C3TSEL              @ (((unsigned) &CCPTMRS)*8) + 2;
41668:         #define                                 C3TSEL_bit          BANKMASK(CCPTMRS), 2
41669:         extern volatile __bit                   C4TSEL              @ (((unsigned) &CCPTMRS)*8) + 3;
41670:         #define                                 C4TSEL_bit          BANKMASK(CCPTMRS), 3
41671:         extern volatile __bit                   C5TSEL              @ (((unsigned) &CCPTMRS)*8) + 4;
41672:         #define                                 C5TSEL_bit          BANKMASK(CCPTMRS), 4
41673:         extern volatile __bit                   CANCAP              @ (((unsigned) &CIOCON)*8) + 4;
41674:         #define                                 CANCAP_bit          BANKMASK(CIOCON), 4
41675:         extern volatile __bit                   CARRY               @ (((unsigned) &STATUS)*8) + 0;
41676:         #define                                 CARRY_bit           BANKMASK(STATUS), 0
41677:         extern volatile __bit                   CCH01               @ (((unsigned) &CM1CON)*8) + 0;
41678:         #define                                 CCH01_bit           BANKMASK(CM1CON), 0
41679:         extern volatile __bit                   CCH02               @ (((unsigned) &CM2CON)*8) + 0;
41680:         #define                                 CCH02_bit           BANKMASK(CM2CON), 0
41681:         extern volatile __bit                   CCH05               @ (((unsigned) &IPR5)*8) + 0;
41682:         #define                                 CCH05_bit           BANKMASK(IPR5), 0
41683:         extern volatile __bit                   CCH11               @ (((unsigned) &CM1CON)*8) + 1;
41684:         #define                                 CCH11_bit           BANKMASK(CM1CON), 1
41685:         extern volatile __bit                   CCH12               @ (((unsigned) &CM2CON)*8) + 1;
41686:         #define                                 CCH12_bit           BANKMASK(CM2CON), 1
41687:         extern volatile __bit                   CCH15               @ (((unsigned) &IPR5)*8) + 1;
41688:         #define                                 CCH15_bit           BANKMASK(IPR5), 1
41689:         extern volatile __bit                   CCIP3IP             @ (((unsigned) &IPR4)*8) + 0;
41690:         #define                                 CCIP3IP_bit         BANKMASK(IPR4), 0
41691:         extern volatile __bit                   CCP10               @ (((unsigned) &PORTE)*8) + 2;
41692:         #define                                 CCP10_bit           BANKMASK(PORTE), 2
41693:         extern volatile __bit                   CCP1IE              @ (((unsigned) &PIE3)*8) + 1;
41694:         #define                                 CCP1IE_bit          BANKMASK(PIE3), 1
41695:         extern volatile __bit                   CCP1IF              @ (((unsigned) &PIR3)*8) + 1;
41696:         #define                                 CCP1IF_bit          BANKMASK(PIR3), 1
41697:         extern volatile __bit                   CCP1IP              @ (((unsigned) &IPR3)*8) + 1;
41698:         #define                                 CCP1IP_bit          BANKMASK(IPR3), 1
41699:         extern volatile __bit                   CCP1M0              @ (((unsigned) &CCP1CON)*8) + 0;
41700:         #define                                 CCP1M0_bit          BANKMASK(CCP1CON), 0
41701:         extern volatile __bit                   CCP1M1              @ (((unsigned) &CCP1CON)*8) + 1;
41702:         #define                                 CCP1M1_bit          BANKMASK(CCP1CON), 1
41703:         extern volatile __bit                   CCP1M2              @ (((unsigned) &CCP1CON)*8) + 2;
41704:         #define                                 CCP1M2_bit          BANKMASK(CCP1CON), 2
41705:         extern volatile __bit                   CCP1M3              @ (((unsigned) &CCP1CON)*8) + 3;
41706:         #define                                 CCP1M3_bit          BANKMASK(CCP1CON), 3
41707:         extern volatile __bit                   CCP1MD              @ (((unsigned) &PMD0)*8) + 3;
41708:         #define                                 CCP1MD_bit          BANKMASK(PMD0), 3
41709:         extern volatile __bit                   CCP1OD              @ (((unsigned) &ODCON)*8) + 2;
41710:         #define                                 CCP1OD_bit          BANKMASK(ODCON), 2
41711:         extern volatile __bit                   CCP1X               @ (((unsigned) &CCP1CON)*8) + 5;
41712:         #define                                 CCP1X_bit           BANKMASK(CCP1CON), 5
41713:         extern volatile __bit                   CCP1Y               @ (((unsigned) &CCP1CON)*8) + 4;
41714:         #define                                 CCP1Y_bit           BANKMASK(CCP1CON), 4
41715:         extern volatile __bit                   CCP2                @ (((unsigned) &PORTC)*8) + 1;
41716:         #define                                 CCP2_bit            BANKMASK(PORTC), 1
41717:         extern volatile __bit                   CCP2E               @ (((unsigned) &PORTE)*8) + 7;
41718:         #define                                 CCP2E_bit           BANKMASK(PORTE), 7
41719:         extern volatile __bit                   CCP2IE              @ (((unsigned) &PIE3)*8) + 2;
41720:         #define                                 CCP2IE_bit          BANKMASK(PIE3), 2
41721:         extern volatile __bit                   CCP2IF              @ (((unsigned) &PIR3)*8) + 2;
41722:         #define                                 CCP2IF_bit          BANKMASK(PIR3), 2
41723:         extern volatile __bit                   CCP2IP              @ (((unsigned) &IPR3)*8) + 2;
41724:         #define                                 CCP2IP_bit          BANKMASK(IPR3), 2
41725:         extern volatile __bit                   CCP2M0              @ (((unsigned) &CCP2CON)*8) + 0;
41726:         #define                                 CCP2M0_bit          BANKMASK(CCP2CON), 0
41727:         extern volatile __bit                   CCP2M1              @ (((unsigned) &CCP2CON)*8) + 1;
41728:         #define                                 CCP2M1_bit          BANKMASK(CCP2CON), 1
41729:         extern volatile __bit                   CCP2M2              @ (((unsigned) &CCP2CON)*8) + 2;
41730:         #define                                 CCP2M2_bit          BANKMASK(CCP2CON), 2
41731:         extern volatile __bit                   CCP2M3              @ (((unsigned) &CCP2CON)*8) + 3;
41732:         #define                                 CCP2M3_bit          BANKMASK(CCP2CON), 3
41733:         extern volatile __bit                   CCP2MD              @ (((unsigned) &PMD0)*8) + 4;
41734:         #define                                 CCP2MD_bit          BANKMASK(PMD0), 4
41735:         extern volatile __bit                   CCP2OD              @ (((unsigned) &ODCON)*8) + 3;
41736:         #define                                 CCP2OD_bit          BANKMASK(ODCON), 3
41737:         extern volatile __bit                   CCP2X               @ (((unsigned) &CCP2CON)*8) + 5;
41738:         #define                                 CCP2X_bit           BANKMASK(CCP2CON), 5
41739:         extern volatile __bit                   CCP2Y               @ (((unsigned) &CCP2CON)*8) + 4;
41740:         #define                                 CCP2Y_bit           BANKMASK(CCP2CON), 4
41741:         extern volatile __bit                   CCP2_PA2            @ (((unsigned) &PORTB)*8) + 3;
41742:         #define                                 CCP2_PA2_bit        BANKMASK(PORTB), 3
41743:         extern volatile __bit                   CCP3IE              @ (((unsigned) &PIE4)*8) + 0;
41744:         #define                                 CCP3IE_bit          BANKMASK(PIE4), 0
41745:         extern volatile __bit                   CCP3IF              @ (((unsigned) &PIR4)*8) + 0;
41746:         #define                                 CCP3IF_bit          BANKMASK(PIR4), 0
41747:         extern volatile __bit                   CCP3IP              @ (((unsigned) &IPR4)*8) + 0;
41748:         #define                                 CCP3IP_bit          BANKMASK(IPR4), 0
41749:         extern volatile __bit                   CCP3M0              @ (((unsigned) &CCP3CON)*8) + 0;
41750:         #define                                 CCP3M0_bit          BANKMASK(CCP3CON), 0
41751:         extern volatile __bit                   CCP3M1              @ (((unsigned) &CCP3CON)*8) + 1;
41752:         #define                                 CCP3M1_bit          BANKMASK(CCP3CON), 1
41753:         extern volatile __bit                   CCP3M2              @ (((unsigned) &CCP3CON)*8) + 2;
41754:         #define                                 CCP3M2_bit          BANKMASK(CCP3CON), 2
41755:         extern volatile __bit                   CCP3M3              @ (((unsigned) &CCP3CON)*8) + 3;
41756:         #define                                 CCP3M3_bit          BANKMASK(CCP3CON), 3
41757:         extern volatile __bit                   CCP3MD              @ (((unsigned) &PMD0)*8) + 5;
41758:         #define                                 CCP3MD_bit          BANKMASK(PMD0), 5
41759:         extern volatile __bit                   CCP3OD              @ (((unsigned) &ODCON)*8) + 4;
41760:         #define                                 CCP3OD_bit          BANKMASK(ODCON), 4
41761:         extern volatile __bit                   CCP3X               @ (((unsigned) &CCP3CON)*8) + 5;
41762:         #define                                 CCP3X_bit           BANKMASK(CCP3CON), 5
41763:         extern volatile __bit                   CCP3Y               @ (((unsigned) &CCP3CON)*8) + 4;
41764:         #define                                 CCP3Y_bit           BANKMASK(CCP3CON), 4
41765:         extern volatile __bit                   CCP4IE              @ (((unsigned) &PIE4)*8) + 1;
41766:         #define                                 CCP4IE_bit          BANKMASK(PIE4), 1
41767:         extern volatile __bit                   CCP4IF              @ (((unsigned) &PIR4)*8) + 1;
41768:         #define                                 CCP4IF_bit          BANKMASK(PIR4), 1
41769:         extern volatile __bit                   CCP4IP              @ (((unsigned) &IPR4)*8) + 1;
41770:         #define                                 CCP4IP_bit          BANKMASK(IPR4), 1
41771:         extern volatile __bit                   CCP4M0              @ (((unsigned) &CCP4CON)*8) + 0;
41772:         #define                                 CCP4M0_bit          BANKMASK(CCP4CON), 0
41773:         extern volatile __bit                   CCP4M1              @ (((unsigned) &CCP4CON)*8) + 1;
41774:         #define                                 CCP4M1_bit          BANKMASK(CCP4CON), 1
41775:         extern volatile __bit                   CCP4M2              @ (((unsigned) &CCP4CON)*8) + 2;
41776:         #define                                 CCP4M2_bit          BANKMASK(CCP4CON), 2
41777:         extern volatile __bit                   CCP4M3              @ (((unsigned) &CCP4CON)*8) + 3;
41778:         #define                                 CCP4M3_bit          BANKMASK(CCP4CON), 3
41779:         extern volatile __bit                   CCP4MD              @ (((unsigned) &PMD0)*8) + 6;
41780:         #define                                 CCP4MD_bit          BANKMASK(PMD0), 6
41781:         extern volatile __bit                   CCP4OD              @ (((unsigned) &ODCON)*8) + 5;
41782:         #define                                 CCP4OD_bit          BANKMASK(ODCON), 5
41783:         extern volatile __bit                   CCP4X               @ (((unsigned) &CCP4CON)*8) + 5;
41784:         #define                                 CCP4X_bit           BANKMASK(CCP4CON), 5
41785:         extern volatile __bit                   CCP4Y               @ (((unsigned) &CCP4CON)*8) + 4;
41786:         #define                                 CCP4Y_bit           BANKMASK(CCP4CON), 4
41787:         extern volatile __bit                   CCP5IE              @ (((unsigned) &PIE4)*8) + 2;
41788:         #define                                 CCP5IE_bit          BANKMASK(PIE4), 2
41789:         extern volatile __bit                   CCP5IF              @ (((unsigned) &PIR4)*8) + 2;
41790:         #define                                 CCP5IF_bit          BANKMASK(PIR4), 2
41791:         extern volatile __bit                   CCP5IP              @ (((unsigned) &IPR4)*8) + 2;
41792:         #define                                 CCP5IP_bit          BANKMASK(IPR4), 2
41793:         extern volatile __bit                   CCP5M0              @ (((unsigned) &CCP5CON)*8) + 0;
41794:         #define                                 CCP5M0_bit          BANKMASK(CCP5CON), 0
41795:         extern volatile __bit                   CCP5M1              @ (((unsigned) &CCP5CON)*8) + 1;
41796:         #define                                 CCP5M1_bit          BANKMASK(CCP5CON), 1
41797:         extern volatile __bit                   CCP5M2              @ (((unsigned) &CCP5CON)*8) + 2;
41798:         #define                                 CCP5M2_bit          BANKMASK(CCP5CON), 2
41799:         extern volatile __bit                   CCP5M3              @ (((unsigned) &CCP5CON)*8) + 3;
41800:         #define                                 CCP5M3_bit          BANKMASK(CCP5CON), 3
41801:         extern volatile __bit                   CCP5MD              @ (((unsigned) &PMD0)*8) + 7;
41802:         #define                                 CCP5MD_bit          BANKMASK(PMD0), 7
41803:         extern volatile __bit                   CCP5OD              @ (((unsigned) &ODCON)*8) + 6;
41804:         #define                                 CCP5OD_bit          BANKMASK(ODCON), 6
41805:         extern volatile __bit                   CCP5X               @ (((unsigned) &CCP5CON)*8) + 5;
41806:         #define                                 CCP5X_bit           BANKMASK(CCP5CON), 5
41807:         extern volatile __bit                   CCP5Y               @ (((unsigned) &CCP5CON)*8) + 4;
41808:         #define                                 CCP5Y_bit           BANKMASK(CCP5CON), 4
41809:         extern volatile __bit                   CCP6E               @ (((unsigned) &PORTE)*8) + 6;
41810:         #define                                 CCP6E_bit           BANKMASK(PORTE), 6
41811:         extern volatile __bit                   CCP7E               @ (((unsigned) &PORTE)*8) + 5;
41812:         #define                                 CCP7E_bit           BANKMASK(PORTE), 5
41813:         extern volatile __bit                   CCP8E               @ (((unsigned) &PORTE)*8) + 4;
41814:         #define                                 CCP8E_bit           BANKMASK(PORTE), 4
41815:         extern volatile __bit                   CCP9E               @ (((unsigned) &PORTE)*8) + 3;
41816:         #define                                 CCP9E_bit           BANKMASK(PORTE), 3
41817:         extern volatile __bit                   CFGS                @ (((unsigned) &EECON1)*8) + 6;
41818:         #define                                 CFGS_bit            BANKMASK(EECON1), 6
41819:         extern volatile __bit                   CHS0                @ (((unsigned) &ADCON0)*8) + 2;
41820:         #define                                 CHS0_bit            BANKMASK(ADCON0), 2
41821:         extern volatile __bit                   CHS1                @ (((unsigned) &ADCON0)*8) + 3;
41822:         #define                                 CHS1_bit            BANKMASK(ADCON0), 3
41823:         extern volatile __bit                   CHS2                @ (((unsigned) &ADCON0)*8) + 4;
41824:         #define                                 CHS2_bit            BANKMASK(ADCON0), 4
41825:         extern volatile __bit                   CHS3                @ (((unsigned) &ADCON0)*8) + 5;
41826:         #define                                 CHS3_bit            BANKMASK(ADCON0), 5
41827:         extern volatile __bit                   CHS4                @ (((unsigned) &ADCON0)*8) + 6;
41828:         #define                                 CHS4_bit            BANKMASK(ADCON0), 6
41829:         extern volatile __bit                   CHSN0               @ (((unsigned) &ADCON1)*8) + 0;
41830:         #define                                 CHSN0_bit           BANKMASK(ADCON1), 0
41831:         extern volatile __bit                   CHSN1               @ (((unsigned) &ADCON1)*8) + 1;
41832:         #define                                 CHSN1_bit           BANKMASK(ADCON1), 1
41833:         extern volatile __bit                   CHSN2               @ (((unsigned) &ADCON1)*8) + 2;
41834:         #define                                 CHSN2_bit           BANKMASK(ADCON1), 2
41835:         extern volatile __bit                   CHSN3               @ (((unsigned) &ADCON1)*8) + 3;
41836:         #define                                 CHSN3_bit           BANKMASK(ADCON1), 3
41837:         extern volatile __bit                   CKE                 @ (((unsigned) &SSPSTAT)*8) + 6;
41838:         #define                                 CKE_bit             BANKMASK(SSPSTAT), 6
41839:         extern volatile __bit                   CKP                 @ (((unsigned) &SSPCON1)*8) + 4;
41840:         #define                                 CKP_bit             BANKMASK(SSPCON1), 4
41841:         extern volatile __bit                   CKTXP               @ (((unsigned) &BAUDCON1)*8) + 4;
41842:         #define                                 CKTXP_bit           BANKMASK(BAUDCON1), 4
41843:         extern volatile __bit                   CLKSEL              @ (((unsigned) &CIOCON)*8) + 0;
41844:         #define                                 CLKSEL_bit          BANKMASK(CIOCON), 0
41845:         extern volatile __bit                   CM                  @ (((unsigned) &RCON)*8) + 5;
41846:         #define                                 CM_bit              BANKMASK(RCON), 5
41847:         extern volatile __bit                   CMP1IE              @ (((unsigned) &PIE4)*8) + 4;
41848:         #define                                 CMP1IE_bit          BANKMASK(PIE4), 4
41849:         extern volatile __bit                   CMP1IF              @ (((unsigned) &PIR4)*8) + 4;
41850:         #define                                 CMP1IF_bit          BANKMASK(PIR4), 4
41851:         extern volatile __bit                   CMP1IP              @ (((unsigned) &IPR4)*8) + 4;
41852:         #define                                 CMP1IP_bit          BANKMASK(IPR4), 4
41853:         extern volatile __bit                   CMP1MD              @ (((unsigned) &PMD2)*8) + 0;
41854:         #define                                 CMP1MD_bit          BANKMASK(PMD2), 0
41855:         extern volatile __bit                   CMP1OUT             @ (((unsigned) &CMSTAT)*8) + 6;
41856:         #define                                 CMP1OUT_bit         BANKMASK(CMSTAT), 6
41857:         extern volatile __bit                   CMP2IE              @ (((unsigned) &PIE4)*8) + 5;
41858:         #define                                 CMP2IE_bit          BANKMASK(PIE4), 5
41859:         extern volatile __bit                   CMP2IF              @ (((unsigned) &PIR4)*8) + 5;
41860:         #define                                 CMP2IF_bit          BANKMASK(PIR4), 5
41861:         extern volatile __bit                   CMP2IP              @ (((unsigned) &IPR4)*8) + 5;
41862:         #define                                 CMP2IP_bit          BANKMASK(IPR4), 5
41863:         extern volatile __bit                   CMP2MD              @ (((unsigned) &PMD2)*8) + 1;
41864:         #define                                 CMP2MD_bit          BANKMASK(PMD2), 1
41865:         extern volatile __bit                   CMP2OUT             @ (((unsigned) &CMSTAT)*8) + 7;
41866:         #define                                 CMP2OUT_bit         BANKMASK(CMSTAT), 7
41867:         extern volatile __bit                   CMPL0               @ (((unsigned) &PSTR1CON)*8) + 6;
41868:         #define                                 CMPL0_bit           BANKMASK(PSTR1CON), 6
41869:         extern volatile __bit                   CMPL1               @ (((unsigned) &PSTR1CON)*8) + 7;
41870:         #define                                 CMPL1_bit           BANKMASK(PSTR1CON), 7
41871:         extern volatile __bit                   COE1                @ (((unsigned) &CM1CON)*8) + 6;
41872:         #define                                 COE1_bit            BANKMASK(CM1CON), 6
41873:         extern volatile __bit                   COE2                @ (((unsigned) &CM2CON)*8) + 6;
41874:         #define                                 COE2_bit            BANKMASK(CM2CON), 6
41875:         extern volatile __bit                   CON1                @ (((unsigned) &CM1CON)*8) + 7;
41876:         #define                                 CON1_bit            BANKMASK(CM1CON), 7
41877:         extern volatile __bit                   CON2                @ (((unsigned) &CM2CON)*8) + 7;
41878:         #define                                 CON2_bit            BANKMASK(CM2CON), 7
41879:         extern volatile __bit                   CPOL1               @ (((unsigned) &CM1CON)*8) + 5;
41880:         #define                                 CPOL1_bit           BANKMASK(CM1CON), 5
41881:         extern volatile __bit                   CPOL2               @ (((unsigned) &CM2CON)*8) + 5;
41882:         #define                                 CPOL2_bit           BANKMASK(CM2CON), 5
41883:         extern volatile __bit                   CREF1               @ (((unsigned) &CM1CON)*8) + 2;
41884:         #define                                 CREF1_bit           BANKMASK(CM1CON), 2
41885:         extern volatile __bit                   CREF2               @ (((unsigned) &CM2CON)*8) + 2;
41886:         #define                                 CREF2_bit           BANKMASK(CM2CON), 2
41887:         extern volatile __bit                   CREN1               @ (((unsigned) &RCSTA1)*8) + 4;
41888:         #define                                 CREN1_bit           BANKMASK(RCSTA1), 4
41889:         extern volatile __bit                   CREN2               @ (((unsigned) &RCSTA2)*8) + 4;
41890:         #define                                 CREN2_bit           BANKMASK(RCSTA2), 4
41891:         extern volatile __bit                   CS                  @ (((unsigned) &PORTE)*8) + 2;
41892:         #define                                 CS_bit              BANKMASK(PORTE), 2
41893:         extern volatile __bit                   CSRC1               @ (((unsigned) &TXSTA1)*8) + 7;
41894:         #define                                 CSRC1_bit           BANKMASK(TXSTA1), 7
41895:         extern volatile __bit                   CSRC2               @ (((unsigned) &TXSTA2)*8) + 7;
41896:         #define                                 CSRC2_bit           BANKMASK(TXSTA2), 7
41897:         extern volatile __bit                   CTMUDS              @ (((unsigned) &PADCFG1)*8) + 0;
41898:         #define                                 CTMUDS_bit          BANKMASK(PADCFG1), 0
41899:         extern volatile __bit                   CTMUEN              @ (((unsigned) &CTMUCONH)*8) + 7;
41900:         #define                                 CTMUEN_bit          BANKMASK(CTMUCONH), 7
41901:         extern volatile __bit                   CTMUIE              @ (((unsigned) &PIE3)*8) + 3;
41902:         #define                                 CTMUIE_bit          BANKMASK(PIE3), 3
41903:         extern volatile __bit                   CTMUIF              @ (((unsigned) &PIR3)*8) + 3;
41904:         #define                                 CTMUIF_bit          BANKMASK(PIR3), 3
41905:         extern volatile __bit                   CTMUIP              @ (((unsigned) &IPR3)*8) + 3;
41906:         #define                                 CTMUIP_bit          BANKMASK(IPR3), 3
41907:         extern volatile __bit                   CTMUMD              @ (((unsigned) &PMD1)*8) + 6;
41908:         #define                                 CTMUMD_bit          BANKMASK(PMD1), 6
41909:         extern volatile __bit                   CTMUSIDL            @ (((unsigned) &CTMUCONH)*8) + 5;
41910:         #define                                 CTMUSIDL_bit        BANKMASK(CTMUCONH), 5
41911:         extern volatile __bit                   CTTRIG              @ (((unsigned) &CTMUCONH)*8) + 0;
41912:         #define                                 CTTRIG_bit          BANKMASK(CTMUCONH), 0
41913:         extern volatile __bit                   CVR0                @ (((unsigned) &CVRCON)*8) + 0;
41914:         #define                                 CVR0_bit            BANKMASK(CVRCON), 0
41915:         extern volatile __bit                   CVR1                @ (((unsigned) &CVRCON)*8) + 1;
41916:         #define                                 CVR1_bit            BANKMASK(CVRCON), 1
41917:         extern volatile __bit                   CVR2                @ (((unsigned) &CVRCON)*8) + 2;
41918:         #define                                 CVR2_bit            BANKMASK(CVRCON), 2
41919:         extern volatile __bit                   CVR3                @ (((unsigned) &CVRCON)*8) + 3;
41920:         #define                                 CVR3_bit            BANKMASK(CVRCON), 3
41921:         extern volatile __bit                   CVR4                @ (((unsigned) &CVRCON)*8) + 4;
41922:         #define                                 CVR4_bit            BANKMASK(CVRCON), 4
41923:         extern volatile __bit                   CVREN               @ (((unsigned) &CVRCON)*8) + 7;
41924:         #define                                 CVREN_bit           BANKMASK(CVRCON), 7
41925:         extern volatile __bit                   CVROE               @ (((unsigned) &CVRCON)*8) + 6;
41926:         #define                                 CVROE_bit           BANKMASK(CVRCON), 6
41927:         extern volatile __bit                   CVROEN              @ (((unsigned) &CVRCON)*8) + 6;
41928:         #define                                 CVROEN_bit          BANKMASK(CVRCON), 6
41929:         extern volatile __bit                   CVRR                @ (((unsigned) &CVRCON)*8) + 5;
41930:         #define                                 CVRR_bit            BANKMASK(CVRCON), 5
41931:         extern volatile __bit                   CVRSS               @ (((unsigned) &CVRCON)*8) + 5;
41932:         #define                                 CVRSS_bit           BANKMASK(CVRCON), 5
41933:         extern volatile __bit                   DA                  @ (((unsigned) &SSPSTAT)*8) + 5;
41934:         #define                                 DA_bit              BANKMASK(SSPSTAT), 5
41935:         extern volatile __bit                   DATA_ADDRESS        @ (((unsigned) &SSPSTAT)*8) + 5;
41936:         #define                                 DATA_ADDRESS_bit    BANKMASK(SSPSTAT), 5
41937:         extern volatile __bit                   DC                  @ (((unsigned) &STATUS)*8) + 1;
41938:         #define                                 DC_bit              BANKMASK(STATUS), 1
41939:         extern volatile __bit                   DC1B0               @ (((unsigned) &CCP1CON)*8) + 4;
41940:         #define                                 DC1B0_bit           BANKMASK(CCP1CON), 4
41941:         extern volatile __bit                   DC1B1               @ (((unsigned) &CCP1CON)*8) + 5;
41942:         #define                                 DC1B1_bit           BANKMASK(CCP1CON), 5
41943:         extern volatile __bit                   DC2B0               @ (((unsigned) &CCP2CON)*8) + 4;
41944:         #define                                 DC2B0_bit           BANKMASK(CCP2CON), 4
41945:         extern volatile __bit                   DC2B1               @ (((unsigned) &CCP2CON)*8) + 5;
41946:         #define                                 DC2B1_bit           BANKMASK(CCP2CON), 5
41947:         extern volatile __bit                   DC3B0               @ (((unsigned) &CCP3CON)*8) + 4;
41948:         #define                                 DC3B0_bit           BANKMASK(CCP3CON), 4
41949:         extern volatile __bit                   DC3B1               @ (((unsigned) &CCP3CON)*8) + 5;
41950:         #define                                 DC3B1_bit           BANKMASK(CCP3CON), 5
41951:         extern volatile __bit                   DC4B0               @ (((unsigned) &CCP4CON)*8) + 4;
41952:         #define                                 DC4B0_bit           BANKMASK(CCP4CON), 4
41953:         extern volatile __bit                   DC4B1               @ (((unsigned) &CCP4CON)*8) + 5;
41954:         #define                                 DC4B1_bit           BANKMASK(CCP4CON), 5
41955:         extern volatile __bit                   DC5B0               @ (((unsigned) &CCP5CON)*8) + 4;
41956:         #define                                 DC5B0_bit           BANKMASK(CCP5CON), 4
41957:         extern volatile __bit                   DC5B1               @ (((unsigned) &CCP5CON)*8) + 5;
41958:         #define                                 DC5B1_bit           BANKMASK(CCP5CON), 5
41959:         extern volatile __bit                   DONE                @ (((unsigned) &ADCON0)*8) + 1;
41960:         #define                                 DONE_bit            BANKMASK(ADCON0), 1
41961:         extern volatile __bit                   DRXB0IE             @ (((unsigned) &BIE0)*8) + 0;
41962:         #define                                 DRXB0IE_bit         BANKMASK(BIE0), 0
41963:         extern volatile __bit                   DRXB1IE             @ (((unsigned) &BIE0)*8) + 1;
41964:         #define                                 DRXB1IE_bit         BANKMASK(BIE0), 1
41965:         extern volatile __bit                   DTRXP               @ (((unsigned) &BAUDCON1)*8) + 5;
41966:         #define                                 DTRXP_bit           BANKMASK(BAUDCON1), 5
41967:         extern volatile __bit                   DTRXP1              @ (((unsigned) &BAUDCON1)*8) + 5;
41968:         #define                                 DTRXP1_bit          BANKMASK(BAUDCON1), 5
41969:         extern volatile __bit                   DTRXP2              @ (((unsigned) &BAUDCON2)*8) + 5;
41970:         #define                                 DTRXP2_bit          BANKMASK(BAUDCON2), 5
41971:         extern volatile __bit                   D_A                 @ (((unsigned) &SSPSTAT)*8) + 5;
41972:         #define                                 D_A_bit             BANKMASK(SSPSTAT), 5
41973:         extern volatile __bit                   D_NOT_A             @ (((unsigned) &SSPSTAT)*8) + 5;
41974:         #define                                 D_NOT_A_bit         BANKMASK(SSPSTAT), 5
41975:         extern volatile __bit                   D_nA                @ (((unsigned) &SSPSTAT)*8) + 5;
41976:         #define                                 D_nA_bit            BANKMASK(SSPSTAT), 5
41977:         extern volatile __bit                   EBDIS               @ (((unsigned) &PR2)*8) + 7;
41978:         #define                                 EBDIS_bit           BANKMASK(PR2), 7
41979:         extern volatile __bit                   ECANMD              @ (((unsigned) &PMD2)*8) + 2;
41980:         #define                                 ECANMD_bit          BANKMASK(PMD2), 2
41981:         extern volatile __bit                   ECCP1AS0            @ (((unsigned) &ECCP1AS)*8) + 4;
41982:         #define                                 ECCP1AS0_bit        BANKMASK(ECCP1AS), 4
41983:         extern volatile __bit                   ECCP1AS1            @ (((unsigned) &ECCP1AS)*8) + 5;
41984:         #define                                 ECCP1AS1_bit        BANKMASK(ECCP1AS), 5
41985:         extern volatile __bit                   ECCP1AS2            @ (((unsigned) &ECCP1AS)*8) + 6;
41986:         #define                                 ECCP1AS2_bit        BANKMASK(ECCP1AS), 6
41987:         extern volatile __bit                   ECCP1ASE            @ (((unsigned) &ECCP1AS)*8) + 7;
41988:         #define                                 ECCP1ASE_bit        BANKMASK(ECCP1AS), 7
41989:         extern volatile __bit                   EDG1POL             @ (((unsigned) &CTMUCONL)*8) + 4;
41990:         #define                                 EDG1POL_bit         BANKMASK(CTMUCONL), 4
41991:         extern volatile __bit                   EDG1SEL0            @ (((unsigned) &CTMUCONL)*8) + 2;
41992:         #define                                 EDG1SEL0_bit        BANKMASK(CTMUCONL), 2
41993:         extern volatile __bit                   EDG1SEL1            @ (((unsigned) &CTMUCONL)*8) + 3;
41994:         #define                                 EDG1SEL1_bit        BANKMASK(CTMUCONL), 3
41995:         extern volatile __bit                   EDG1STAT            @ (((unsigned) &CTMUCONL)*8) + 0;
41996:         #define                                 EDG1STAT_bit        BANKMASK(CTMUCONL), 0
41997:         extern volatile __bit                   EDG2POL             @ (((unsigned) &CTMUCONL)*8) + 7;
41998:         #define                                 EDG2POL_bit         BANKMASK(CTMUCONL), 7
41999:         extern volatile __bit                   EDG2SEL0            @ (((unsigned) &CTMUCONL)*8) + 5;
42000:         #define                                 EDG2SEL0_bit        BANKMASK(CTMUCONL), 5
42001:         extern volatile __bit                   EDG2SEL1            @ (((unsigned) &CTMUCONL)*8) + 6;
42002:         #define                                 EDG2SEL1_bit        BANKMASK(CTMUCONL), 6
42003:         extern volatile __bit                   EDG2STAT            @ (((unsigned) &CTMUCONL)*8) + 1;
42004:         #define                                 EDG2STAT_bit        BANKMASK(CTMUCONL), 1
42005:         extern volatile __bit                   EDGEN               @ (((unsigned) &CTMUCONH)*8) + 3;
42006:         #define                                 EDGEN_bit           BANKMASK(CTMUCONH), 3
42007:         extern volatile __bit                   EDGSEQEN            @ (((unsigned) &CTMUCONH)*8) + 2;
42008:         #define                                 EDGSEQEN_bit        BANKMASK(CTMUCONH), 2
42009:         extern volatile __bit                   EDI16               @ (((unsigned) &RXB1SIDL)*8) + 0;
42010:         #define                                 EDI16_bit           BANKMASK(RXB1SIDL), 0
42011:         extern volatile __bit                   EDI17               @ (((unsigned) &RXB1SIDL)*8) + 1;
42012:         #define                                 EDI17_bit           BANKMASK(RXB1SIDL), 1
42013:         extern volatile __bit                   EEFS                @ (((unsigned) &EECON1)*8) + 6;
42014:         #define                                 EEFS_bit            BANKMASK(EECON1), 6
42015:         extern volatile __bit                   EEIE                @ (((unsigned) &PIE4)*8) + 6;
42016:         #define                                 EEIE_bit            BANKMASK(PIE4), 6
42017:         extern volatile __bit                   EEIF                @ (((unsigned) &PIR4)*8) + 6;
42018:         #define                                 EEIF_bit            BANKMASK(PIR4), 6
42019:         extern volatile __bit                   EEIP                @ (((unsigned) &IPR4)*8) + 6;
42020:         #define                                 EEIP_bit            BANKMASK(IPR4), 6
42021:         extern volatile __bit                   EEPGD               @ (((unsigned) &EECON1)*8) + 7;
42022:         #define                                 EEPGD_bit           BANKMASK(EECON1), 7
42023:         extern volatile __bit                   EMBMD               @ (((unsigned) &PMD1)*8) + 0;
42024:         #define                                 EMBMD_bit           BANKMASK(PMD1), 0
42025:         extern volatile __bit                   ENDRHI              @ (((unsigned) &CIOCON)*8) + 5;
42026:         #define                                 ENDRHI_bit          BANKMASK(CIOCON), 5
42027:         extern volatile __bit                   ERRIE               @ (((unsigned) &PIE5)*8) + 5;
42028:         #define                                 ERRIE_bit           BANKMASK(PIE5), 5
42029:         extern volatile __bit                   ERRIF               @ (((unsigned) &PIR5)*8) + 5;
42030:         #define                                 ERRIF_bit           BANKMASK(PIR5), 5
42031:         extern volatile __bit                   ERRIP               @ (((unsigned) &IPR5)*8) + 5;
42032:         #define                                 ERRIP_bit           BANKMASK(IPR5), 5
42033:         extern volatile __bit                   EVPOL01             @ (((unsigned) &CM1CON)*8) + 3;
42034:         #define                                 EVPOL01_bit         BANKMASK(CM1CON), 3
42035:         extern volatile __bit                   EVPOL02             @ (((unsigned) &CM2CON)*8) + 3;
42036:         #define                                 EVPOL02_bit         BANKMASK(CM2CON), 3
42037:         extern volatile __bit                   EVPOL05             @ (((unsigned) &IPR5)*8) + 3;
42038:         #define                                 EVPOL05_bit         BANKMASK(IPR5), 3
42039:         extern volatile __bit                   EVPOL11             @ (((unsigned) &CM1CON)*8) + 4;
42040:         #define                                 EVPOL11_bit         BANKMASK(CM1CON), 4
42041:         extern volatile __bit                   EVPOL12             @ (((unsigned) &CM2CON)*8) + 4;
42042:         #define                                 EVPOL12_bit         BANKMASK(CM2CON), 4
42043:         extern volatile __bit                   EVPOL15             @ (((unsigned) &IPR5)*8) + 4;
42044:         #define                                 EVPOL15_bit         BANKMASK(IPR5), 4
42045:         extern volatile __bit                   EWARN               @ (((unsigned) &COMSTAT)*8) + 0;
42046:         #define                                 EWARN_bit           BANKMASK(COMSTAT), 0
42047:         extern volatile __bit                   EWIN0               @ (((unsigned) &ECANCON)*8) + 0;
42048:         #define                                 EWIN0_bit           BANKMASK(ECANCON), 0
42049:         extern volatile __bit                   EWIN1               @ (((unsigned) &ECANCON)*8) + 1;
42050:         #define                                 EWIN1_bit           BANKMASK(ECANCON), 1
42051:         extern volatile __bit                   EWIN2               @ (((unsigned) &ECANCON)*8) + 2;
42052:         #define                                 EWIN2_bit           BANKMASK(ECANCON), 2
42053:         extern volatile __bit                   EWIN3               @ (((unsigned) &ECANCON)*8) + 3;
42054:         #define                                 EWIN3_bit           BANKMASK(ECANCON), 3
42055:         extern volatile __bit                   EWIN4               @ (((unsigned) &ECANCON)*8) + 4;
42056:         #define                                 EWIN4_bit           BANKMASK(ECANCON), 4
42057:         extern volatile __bit                   F0BP_0              @ (((unsigned) &RXFBCON0)*8) + 0;
42058:         #define                                 F0BP_0_bit          BANKMASK(RXFBCON0), 0
42059:         extern volatile __bit                   F0BP_01             @ (((unsigned) &RXFBCON0)*8) + 0;
42060:         #define                                 F0BP_01_bit         BANKMASK(RXFBCON0), 0
42061:         extern volatile __bit                   F0BP_1              @ (((unsigned) &RXFBCON0)*8) + 1;
42062:         #define                                 F0BP_1_bit          BANKMASK(RXFBCON0), 1
42063:         extern volatile __bit                   F0BP_2              @ (((unsigned) &RXFBCON0)*8) + 2;
42064:         #define                                 F0BP_2_bit          BANKMASK(RXFBCON0), 2
42065:         extern volatile __bit                   F0BP_3              @ (((unsigned) &RXFBCON0)*8) + 3;
42066:         #define                                 F0BP_3_bit          BANKMASK(RXFBCON0), 3
42067:         extern volatile __bit                   F10BP_0             @ (((unsigned) &RXFBCON5)*8) + 0;
42068:         #define                                 F10BP_0_bit         BANKMASK(RXFBCON5), 0
42069:         extern volatile __bit                   F10BP_01            @ (((unsigned) &RXFBCON5)*8) + 0;
42070:         #define                                 F10BP_01_bit        BANKMASK(RXFBCON5), 0
42071:         extern volatile __bit                   F10BP_1             @ (((unsigned) &RXFBCON5)*8) + 1;
42072:         #define                                 F10BP_1_bit         BANKMASK(RXFBCON5), 1
42073:         extern volatile __bit                   F10BP_2             @ (((unsigned) &RXFBCON5)*8) + 2;
42074:         #define                                 F10BP_2_bit         BANKMASK(RXFBCON5), 2
42075:         extern volatile __bit                   F10BP_3             @ (((unsigned) &RXFBCON5)*8) + 3;
42076:         #define                                 F10BP_3_bit         BANKMASK(RXFBCON5), 3
42077:         extern volatile __bit                   F11BP_0             @ (((unsigned) &RXFBCON5)*8) + 4;
42078:         #define                                 F11BP_0_bit         BANKMASK(RXFBCON5), 4
42079:         extern volatile __bit                   F11BP_1             @ (((unsigned) &RXFBCON5)*8) + 5;
42080:         #define                                 F11BP_1_bit         BANKMASK(RXFBCON5), 5
42081:         extern volatile __bit                   F11BP_2             @ (((unsigned) &RXFBCON5)*8) + 6;
42082:         #define                                 F11BP_2_bit         BANKMASK(RXFBCON5), 6
42083:         extern volatile __bit                   F11BP_3             @ (((unsigned) &RXFBCON5)*8) + 7;
42084:         #define                                 F11BP_3_bit         BANKMASK(RXFBCON5), 7
42085:         extern volatile __bit                   F12BP_0             @ (((unsigned) &RXFBCON6)*8) + 0;
42086:         #define                                 F12BP_0_bit         BANKMASK(RXFBCON6), 0
42087:         extern volatile __bit                   F12BP_01            @ (((unsigned) &RXFBCON6)*8) + 0;
42088:         #define                                 F12BP_01_bit        BANKMASK(RXFBCON6), 0
42089:         extern volatile __bit                   F12BP_1             @ (((unsigned) &RXFBCON6)*8) + 1;
42090:         #define                                 F12BP_1_bit         BANKMASK(RXFBCON6), 1
42091:         extern volatile __bit                   F12BP_2             @ (((unsigned) &RXFBCON6)*8) + 2;
42092:         #define                                 F12BP_2_bit         BANKMASK(RXFBCON6), 2
42093:         extern volatile __bit                   F12BP_3             @ (((unsigned) &RXFBCON6)*8) + 3;
42094:         #define                                 F12BP_3_bit         BANKMASK(RXFBCON6), 3
42095:         extern volatile __bit                   F13BP_0             @ (((unsigned) &RXFBCON6)*8) + 4;
42096:         #define                                 F13BP_0_bit         BANKMASK(RXFBCON6), 4
42097:         extern volatile __bit                   F13BP_1             @ (((unsigned) &RXFBCON6)*8) + 5;
42098:         #define                                 F13BP_1_bit         BANKMASK(RXFBCON6), 5
42099:         extern volatile __bit                   F13BP_2             @ (((unsigned) &RXFBCON6)*8) + 6;
42100:         #define                                 F13BP_2_bit         BANKMASK(RXFBCON6), 6
42101:         extern volatile __bit                   F13BP_3             @ (((unsigned) &RXFBCON6)*8) + 7;
42102:         #define                                 F13BP_3_bit         BANKMASK(RXFBCON6), 7
42103:         extern volatile __bit                   F14BP_0             @ (((unsigned) &RXFBCON7)*8) + 0;
42104:         #define                                 F14BP_0_bit         BANKMASK(RXFBCON7), 0
42105:         extern volatile __bit                   F14BP_01            @ (((unsigned) &RXFBCON7)*8) + 0;
42106:         #define                                 F14BP_01_bit        BANKMASK(RXFBCON7), 0
42107:         extern volatile __bit                   F14BP_1             @ (((unsigned) &RXFBCON7)*8) + 1;
42108:         #define                                 F14BP_1_bit         BANKMASK(RXFBCON7), 1
42109:         extern volatile __bit                   F14BP_2             @ (((unsigned) &RXFBCON7)*8) + 2;
42110:         #define                                 F14BP_2_bit         BANKMASK(RXFBCON7), 2
42111:         extern volatile __bit                   F14BP_3             @ (((unsigned) &RXFBCON7)*8) + 3;
42112:         #define                                 F14BP_3_bit         BANKMASK(RXFBCON7), 3
42113:         extern volatile __bit                   F15BP_0             @ (((unsigned) &RXFBCON7)*8) + 4;
42114:         #define                                 F15BP_0_bit         BANKMASK(RXFBCON7), 4
42115:         extern volatile __bit                   F15BP_1             @ (((unsigned) &RXFBCON7)*8) + 5;
42116:         #define                                 F15BP_1_bit         BANKMASK(RXFBCON7), 5
42117:         extern volatile __bit                   F15BP_2             @ (((unsigned) &RXFBCON7)*8) + 6;
42118:         #define                                 F15BP_2_bit         BANKMASK(RXFBCON7), 6
42119:         extern volatile __bit                   F15BP_3             @ (((unsigned) &RXFBCON7)*8) + 7;
42120:         #define                                 F15BP_3_bit         BANKMASK(RXFBCON7), 7
42121:         extern volatile __bit                   F1BP_0              @ (((unsigned) &RXFBCON0)*8) + 4;
42122:         #define                                 F1BP_0_bit          BANKMASK(RXFBCON0), 4
42123:         extern volatile __bit                   F1BP_1              @ (((unsigned) &RXFBCON0)*8) + 5;
42124:         #define                                 F1BP_1_bit          BANKMASK(RXFBCON0), 5
42125:         extern volatile __bit                   F1BP_2              @ (((unsigned) &RXFBCON0)*8) + 6;
42126:         #define                                 F1BP_2_bit          BANKMASK(RXFBCON0), 6
42127:         extern volatile __bit                   F1BP_3              @ (((unsigned) &RXFBCON0)*8) + 7;
42128:         #define                                 F1BP_3_bit          BANKMASK(RXFBCON0), 7
42129:         extern volatile __bit                   F2BP_0              @ (((unsigned) &RXFBCON1)*8) + 0;
42130:         #define                                 F2BP_0_bit          BANKMASK(RXFBCON1), 0
42131:         extern volatile __bit                   F2BP_01             @ (((unsigned) &RXFBCON1)*8) + 0;
42132:         #define                                 F2BP_01_bit         BANKMASK(RXFBCON1), 0
42133:         extern volatile __bit                   F2BP_1              @ (((unsigned) &RXFBCON1)*8) + 1;
42134:         #define                                 F2BP_1_bit          BANKMASK(RXFBCON1), 1
42135:         extern volatile __bit                   F2BP_2              @ (((unsigned) &RXFBCON1)*8) + 2;
42136:         #define                                 F2BP_2_bit          BANKMASK(RXFBCON1), 2
42137:         extern volatile __bit                   F2BP_3              @ (((unsigned) &RXFBCON1)*8) + 3;
42138:         #define                                 F2BP_3_bit          BANKMASK(RXFBCON1), 3
42139:         extern volatile __bit                   F3BP_0              @ (((unsigned) &RXFBCON1)*8) + 4;
42140:         #define                                 F3BP_0_bit          BANKMASK(RXFBCON1), 4
42141:         extern volatile __bit                   F3BP_1              @ (((unsigned) &RXFBCON1)*8) + 5;
42142:         #define                                 F3BP_1_bit          BANKMASK(RXFBCON1), 5
42143:         extern volatile __bit                   F3BP_2              @ (((unsigned) &RXFBCON1)*8) + 6;
42144:         #define                                 F3BP_2_bit          BANKMASK(RXFBCON1), 6
42145:         extern volatile __bit                   F3BP_3              @ (((unsigned) &RXFBCON1)*8) + 7;
42146:         #define                                 F3BP_3_bit          BANKMASK(RXFBCON1), 7
42147:         extern volatile __bit                   F4BP_0              @ (((unsigned) &RXFBCON2)*8) + 0;
42148:         #define                                 F4BP_0_bit          BANKMASK(RXFBCON2), 0
42149:         extern volatile __bit                   F4BP_01             @ (((unsigned) &RXFBCON2)*8) + 0;
42150:         #define                                 F4BP_01_bit         BANKMASK(RXFBCON2), 0
42151:         extern volatile __bit                   F4BP_1              @ (((unsigned) &RXFBCON2)*8) + 1;
42152:         #define                                 F4BP_1_bit          BANKMASK(RXFBCON2), 1
42153:         extern volatile __bit                   F4BP_2              @ (((unsigned) &RXFBCON2)*8) + 2;
42154:         #define                                 F4BP_2_bit          BANKMASK(RXFBCON2), 2
42155:         extern volatile __bit                   F4BP_3              @ (((unsigned) &RXFBCON2)*8) + 3;
42156:         #define                                 F4BP_3_bit          BANKMASK(RXFBCON2), 3
42157:         extern volatile __bit                   F5BP_0              @ (((unsigned) &RXFBCON2)*8) + 4;
42158:         #define                                 F5BP_0_bit          BANKMASK(RXFBCON2), 4
42159:         extern volatile __bit                   F5BP_1              @ (((unsigned) &RXFBCON2)*8) + 5;
42160:         #define                                 F5BP_1_bit          BANKMASK(RXFBCON2), 5
42161:         extern volatile __bit                   F5BP_2              @ (((unsigned) &RXFBCON2)*8) + 6;
42162:         #define                                 F5BP_2_bit          BANKMASK(RXFBCON2), 6
42163:         extern volatile __bit                   F5BP_3              @ (((unsigned) &RXFBCON2)*8) + 7;
42164:         #define                                 F5BP_3_bit          BANKMASK(RXFBCON2), 7
42165:         extern volatile __bit                   F6BP_0              @ (((unsigned) &RXFBCON3)*8) + 0;
42166:         #define                                 F6BP_0_bit          BANKMASK(RXFBCON3), 0
42167:         extern volatile __bit                   F6BP_01             @ (((unsigned) &RXFBCON3)*8) + 0;
42168:         #define                                 F6BP_01_bit         BANKMASK(RXFBCON3), 0
42169:         extern volatile __bit                   F6BP_1              @ (((unsigned) &RXFBCON3)*8) + 1;
42170:         #define                                 F6BP_1_bit          BANKMASK(RXFBCON3), 1
42171:         extern volatile __bit                   F6BP_2              @ (((unsigned) &RXFBCON3)*8) + 2;
42172:         #define                                 F6BP_2_bit          BANKMASK(RXFBCON3), 2
42173:         extern volatile __bit                   F6BP_3              @ (((unsigned) &RXFBCON3)*8) + 3;
42174:         #define                                 F6BP_3_bit          BANKMASK(RXFBCON3), 3
42175:         extern volatile __bit                   F7BP_0              @ (((unsigned) &RXFBCON3)*8) + 4;
42176:         #define                                 F7BP_0_bit          BANKMASK(RXFBCON3), 4
42177:         extern volatile __bit                   F7BP_1              @ (((unsigned) &RXFBCON3)*8) + 5;
42178:         #define                                 F7BP_1_bit          BANKMASK(RXFBCON3), 5
42179:         extern volatile __bit                   F7BP_2              @ (((unsigned) &RXFBCON3)*8) + 6;
42180:         #define                                 F7BP_2_bit          BANKMASK(RXFBCON3), 6
42181:         extern volatile __bit                   F7BP_3              @ (((unsigned) &RXFBCON3)*8) + 7;
42182:         #define                                 F7BP_3_bit          BANKMASK(RXFBCON3), 7
42183:         extern volatile __bit                   F8BP_0              @ (((unsigned) &RXFBCON4)*8) + 0;
42184:         #define                                 F8BP_0_bit          BANKMASK(RXFBCON4), 0
42185:         extern volatile __bit                   F8BP_01             @ (((unsigned) &RXFBCON4)*8) + 0;
42186:         #define                                 F8BP_01_bit         BANKMASK(RXFBCON4), 0
42187:         extern volatile __bit                   F8BP_1              @ (((unsigned) &RXFBCON4)*8) + 1;
42188:         #define                                 F8BP_1_bit          BANKMASK(RXFBCON4), 1
42189:         extern volatile __bit                   F8BP_2              @ (((unsigned) &RXFBCON4)*8) + 2;
42190:         #define                                 F8BP_2_bit          BANKMASK(RXFBCON4), 2
42191:         extern volatile __bit                   F8BP_3              @ (((unsigned) &RXFBCON4)*8) + 3;
42192:         #define                                 F8BP_3_bit          BANKMASK(RXFBCON4), 3
42193:         extern volatile __bit                   F9BP_0              @ (((unsigned) &RXFBCON4)*8) + 4;
42194:         #define                                 F9BP_0_bit          BANKMASK(RXFBCON4), 4
42195:         extern volatile __bit                   F9BP_1              @ (((unsigned) &RXFBCON4)*8) + 5;
42196:         #define                                 F9BP_1_bit          BANKMASK(RXFBCON4), 5
42197:         extern volatile __bit                   F9BP_2              @ (((unsigned) &RXFBCON4)*8) + 6;
42198:         #define                                 F9BP_2_bit          BANKMASK(RXFBCON4), 6
42199:         extern volatile __bit                   F9BP_3              @ (((unsigned) &RXFBCON4)*8) + 7;
42200:         #define                                 F9BP_3_bit          BANKMASK(RXFBCON4), 7
42201:         extern volatile __bit                   FERR1               @ (((unsigned) &RCSTA1)*8) + 2;
42202:         #define                                 FERR1_bit           BANKMASK(RCSTA1), 2
42203:         extern volatile __bit                   FERR2               @ (((unsigned) &RCSTA2)*8) + 2;
42204:         #define                                 FERR2_bit           BANKMASK(RCSTA2), 2
42205:         extern volatile __bit                   FIFOEMPTY           @ (((unsigned) &COMSTAT)*8) + 7;
42206:         #define                                 FIFOEMPTY_bit       BANKMASK(COMSTAT), 7
42207:         extern volatile __bit                   FIFOWM              @ (((unsigned) &ECANCON)*8) + 5;
42208:         #define                                 FIFOWM_bit          BANKMASK(ECANCON), 5
42209:         extern volatile __bit                   FIFOWMIE            @ (((unsigned) &PIE5)*8) + 0;
42210:         #define                                 FIFOWMIE_bit        BANKMASK(PIE5), 0
42211:         extern volatile __bit                   FIFOWMIF            @ (((unsigned) &PIR5)*8) + 0;
42212:         #define                                 FIFOWMIF_bit        BANKMASK(PIR5), 0
42213:         extern volatile __bit                   FIFOWMIP            @ (((unsigned) &IPR5)*8) + 0;
42214:         #define                                 FIFOWMIP_bit        BANKMASK(IPR5), 0
42215:         extern volatile __bit                   FIL0_0              @ (((unsigned) &MSEL0)*8) + 0;
42216:         #define                                 FIL0_0_bit          BANKMASK(MSEL0), 0
42217:         extern volatile __bit                   FIL0_1              @ (((unsigned) &MSEL0)*8) + 1;
42218:         #define                                 FIL0_1_bit          BANKMASK(MSEL0), 1
42219:         extern volatile __bit                   FIL10_0             @ (((unsigned) &MSEL2)*8) + 4;
42220:         #define                                 FIL10_0_bit         BANKMASK(MSEL2), 4
42221:         extern volatile __bit                   FIL10_1             @ (((unsigned) &MSEL2)*8) + 5;
42222:         #define                                 FIL10_1_bit         BANKMASK(MSEL2), 5
42223:         extern volatile __bit                   FIL11_0             @ (((unsigned) &MSEL2)*8) + 6;
42224:         #define                                 FIL11_0_bit         BANKMASK(MSEL2), 6
42225:         extern volatile __bit                   FIL11_1             @ (((unsigned) &MSEL2)*8) + 7;
42226:         #define                                 FIL11_1_bit         BANKMASK(MSEL2), 7
42227:         extern volatile __bit                   FIL12_0             @ (((unsigned) &MSEL3)*8) + 0;
42228:         #define                                 FIL12_0_bit         BANKMASK(MSEL3), 0
42229:         extern volatile __bit                   FIL12_1             @ (((unsigned) &MSEL3)*8) + 1;
42230:         #define                                 FIL12_1_bit         BANKMASK(MSEL3), 1
42231:         extern volatile __bit                   FIL13_0             @ (((unsigned) &MSEL3)*8) + 2;
42232:         #define                                 FIL13_0_bit         BANKMASK(MSEL3), 2
42233:         extern volatile __bit                   FIL13_1             @ (((unsigned) &MSEL3)*8) + 3;
42234:         #define                                 FIL13_1_bit         BANKMASK(MSEL3), 3
42235:         extern volatile __bit                   FIL14_0             @ (((unsigned) &MSEL3)*8) + 4;
42236:         #define                                 FIL14_0_bit         BANKMASK(MSEL3), 4
42237:         extern volatile __bit                   FIL14_1             @ (((unsigned) &MSEL3)*8) + 5;
42238:         #define                                 FIL14_1_bit         BANKMASK(MSEL3), 5
42239:         extern volatile __bit                   FIL15_0             @ (((unsigned) &MSEL3)*8) + 6;
42240:         #define                                 FIL15_0_bit         BANKMASK(MSEL3), 6
42241:         extern volatile __bit                   FIL15_1             @ (((unsigned) &MSEL3)*8) + 7;
42242:         #define                                 FIL15_1_bit         BANKMASK(MSEL3), 7
42243:         extern volatile __bit                   FIL1_0              @ (((unsigned) &MSEL0)*8) + 2;
42244:         #define                                 FIL1_0_bit          BANKMASK(MSEL0), 2
42245:         extern volatile __bit                   FIL1_1              @ (((unsigned) &MSEL0)*8) + 3;
42246:         #define                                 FIL1_1_bit          BANKMASK(MSEL0), 3
42247:         extern volatile __bit                   FIL2_0              @ (((unsigned) &MSEL0)*8) + 4;
42248:         #define                                 FIL2_0_bit          BANKMASK(MSEL0), 4
42249:         extern volatile __bit                   FIL2_1              @ (((unsigned) &MSEL0)*8) + 5;
42250:         #define                                 FIL2_1_bit          BANKMASK(MSEL0), 5
42251:         extern volatile __bit                   FIL3_0              @ (((unsigned) &MSEL0)*8) + 6;
42252:         #define                                 FIL3_0_bit          BANKMASK(MSEL0), 6
42253:         extern volatile __bit                   FIL3_1              @ (((unsigned) &MSEL0)*8) + 7;
42254:         #define                                 FIL3_1_bit          BANKMASK(MSEL0), 7
42255:         extern volatile __bit                   FIL4_0              @ (((unsigned) &MSEL1)*8) + 0;
42256:         #define                                 FIL4_0_bit          BANKMASK(MSEL1), 0
42257:         extern volatile __bit                   FIL4_1              @ (((unsigned) &MSEL1)*8) + 1;
42258:         #define                                 FIL4_1_bit          BANKMASK(MSEL1), 1
42259:         extern volatile __bit                   FIL5_0              @ (((unsigned) &MSEL1)*8) + 2;
42260:         #define                                 FIL5_0_bit          BANKMASK(MSEL1), 2
42261:         extern volatile __bit                   FIL5_1              @ (((unsigned) &MSEL1)*8) + 3;
42262:         #define                                 FIL5_1_bit          BANKMASK(MSEL1), 3
42263:         extern volatile __bit                   FIL6_0              @ (((unsigned) &MSEL1)*8) + 4;
42264:         #define                                 FIL6_0_bit          BANKMASK(MSEL1), 4
42265:         extern volatile __bit                   FIL6_1              @ (((unsigned) &MSEL1)*8) + 5;
42266:         #define                                 FIL6_1_bit          BANKMASK(MSEL1), 5
42267:         extern volatile __bit                   FIL7_0              @ (((unsigned) &MSEL1)*8) + 6;
42268:         #define                                 FIL7_0_bit          BANKMASK(MSEL1), 6
42269:         extern volatile __bit                   FIL7_1              @ (((unsigned) &MSEL1)*8) + 7;
42270:         #define                                 FIL7_1_bit          BANKMASK(MSEL1), 7
42271:         extern volatile __bit                   FIL8_0              @ (((unsigned) &MSEL2)*8) + 0;
42272:         #define                                 FIL8_0_bit          BANKMASK(MSEL2), 0
42273:         extern volatile __bit                   FIL8_1              @ (((unsigned) &MSEL2)*8) + 1;
42274:         #define                                 FIL8_1_bit          BANKMASK(MSEL2), 1
42275:         extern volatile __bit                   FIL9_0              @ (((unsigned) &MSEL2)*8) + 2;
42276:         #define                                 FIL9_0_bit          BANKMASK(MSEL2), 2
42277:         extern volatile __bit                   FIL9_1              @ (((unsigned) &MSEL2)*8) + 3;
42278:         #define                                 FIL9_1_bit          BANKMASK(MSEL2), 3
42279:         extern volatile __bit                   FLC0                @ (((unsigned) &SDFLC)*8) + 0;
42280:         #define                                 FLC0_bit            BANKMASK(SDFLC), 0
42281:         extern volatile __bit                   FLC1                @ (((unsigned) &SDFLC)*8) + 1;
42282:         #define                                 FLC1_bit            BANKMASK(SDFLC), 1
42283:         extern volatile __bit                   FLC2                @ (((unsigned) &SDFLC)*8) + 2;
42284:         #define                                 FLC2_bit            BANKMASK(SDFLC), 2
42285:         extern volatile __bit                   FLC3                @ (((unsigned) &SDFLC)*8) + 3;
42286:         #define                                 FLC3_bit            BANKMASK(SDFLC), 3
42287:         extern volatile __bit                   FLC4                @ (((unsigned) &SDFLC)*8) + 4;
42288:         #define                                 FLC4_bit            BANKMASK(SDFLC), 4
42289:         extern volatile __bit                   FREE                @ (((unsigned) &EECON1)*8) + 4;
42290:         #define                                 FREE_bit            BANKMASK(EECON1), 4
42291:         extern volatile __bit                   GCEN                @ (((unsigned) &SSPCON2)*8) + 7;
42292:         #define                                 GCEN_bit            BANKMASK(SSPCON2), 7
42293:         extern volatile __bit                   GIE                 @ (((unsigned) &INTCON)*8) + 7;
42294:         #define                                 GIE_bit             BANKMASK(INTCON), 7
42295:         extern volatile __bit                   GIEH                @ (((unsigned) &INTCON)*8) + 7;
42296:         #define                                 GIEH_bit            BANKMASK(INTCON), 7
42297:         extern volatile __bit                   GIEL                @ (((unsigned) &INTCON)*8) + 6;
42298:         #define                                 GIEL_bit            BANKMASK(INTCON), 6
42299:         extern volatile __bit                   GIE_GIEH            @ (((unsigned) &INTCON)*8) + 7;
42300:         #define                                 GIE_GIEH_bit        BANKMASK(INTCON), 7
42301:         extern volatile __bit                   GO                  @ (((unsigned) &ADCON0)*8) + 1;
42302:         #define                                 GO_bit              BANKMASK(ADCON0), 1
42303:         extern volatile __bit                   GODONE              @ (((unsigned) &ADCON0)*8) + 1;
42304:         #define                                 GODONE_bit          BANKMASK(ADCON0), 1
42305:         extern volatile __bit                   GO_DONE             @ (((unsigned) &ADCON0)*8) + 1;
42306:         #define                                 GO_DONE_bit         BANKMASK(ADCON0), 1
42307:         extern volatile __bit                   GO_NOT_DONE         @ (((unsigned) &ADCON0)*8) + 1;
42308:         #define                                 GO_NOT_DONE_bit     BANKMASK(ADCON0), 1
42309:         extern volatile __bit                   GO_nDONE            @ (((unsigned) &ADCON0)*8) + 1;
42310:         #define                                 GO_nDONE_bit        BANKMASK(ADCON0), 1
42311:         extern volatile __bit                   HFIOFS              @ (((unsigned) &OSCCON)*8) + 2;
42312:         #define                                 HFIOFS_bit          BANKMASK(OSCCON), 2
42313:         extern volatile __bit                   HLVDEN              @ (((unsigned) &HLVDCON)*8) + 4;
42314:         #define                                 HLVDEN_bit          BANKMASK(HLVDCON), 4
42315:         extern volatile __bit                   HLVDIE              @ (((unsigned) &PIE2)*8) + 2;
42316:         #define                                 HLVDIE_bit          BANKMASK(PIE2), 2
42317:         extern volatile __bit                   HLVDIF              @ (((unsigned) &PIR2)*8) + 2;
42318:         #define                                 HLVDIF_bit          BANKMASK(PIR2), 2
42319:         extern volatile __bit                   HLVDIP              @ (((unsigned) &IPR2)*8) + 2;
42320:         #define                                 HLVDIP_bit          BANKMASK(IPR2), 2
42321:         extern volatile __bit                   HLVDL0              @ (((unsigned) &HLVDCON)*8) + 0;
42322:         #define                                 HLVDL0_bit          BANKMASK(HLVDCON), 0
42323:         extern volatile __bit                   HLVDL1              @ (((unsigned) &HLVDCON)*8) + 1;
42324:         #define                                 HLVDL1_bit          BANKMASK(HLVDCON), 1
42325:         extern volatile __bit                   HLVDL2              @ (((unsigned) &HLVDCON)*8) + 2;
42326:         #define                                 HLVDL2_bit          BANKMASK(HLVDCON), 2
42327:         extern volatile __bit                   HLVDL3              @ (((unsigned) &HLVDCON)*8) + 3;
42328:         #define                                 HLVDL3_bit          BANKMASK(HLVDCON), 3
42329:         extern volatile __bit                   I2C_DAT             @ (((unsigned) &SSPSTAT)*8) + 5;
42330:         #define                                 I2C_DAT_bit         BANKMASK(SSPSTAT), 5
42331:         extern volatile __bit                   I2C_READ            @ (((unsigned) &SSPSTAT)*8) + 2;
42332:         #define                                 I2C_READ_bit        BANKMASK(SSPSTAT), 2
42333:         extern volatile __bit                   I2C_START           @ (((unsigned) &SSPSTAT)*8) + 3;
42334:         #define                                 I2C_START_bit       BANKMASK(SSPSTAT), 3
42335:         extern volatile __bit                   I2C_STOP            @ (((unsigned) &SSPSTAT)*8) + 4;
42336:         #define                                 I2C_STOP_bit        BANKMASK(SSPSTAT), 4
42337:         extern volatile __bit                   ICODE20             @ (((unsigned) &CANSTAT_RO2)*8) + 1;
42338:         #define                                 ICODE20_bit         BANKMASK(CANSTAT_RO2), 1
42339:         extern volatile __bit                   ICODE21             @ (((unsigned) &CANSTAT_RO2)*8) + 2;
42340:         #define                                 ICODE21_bit         BANKMASK(CANSTAT_RO2), 2
42341:         extern volatile __bit                   IDISSEN             @ (((unsigned) &CTMUCONH)*8) + 1;
42342:         #define                                 IDISSEN_bit         BANKMASK(CTMUCONH), 1
42343:         extern volatile __bit                   IDLEN               @ (((unsigned) &OSCCON)*8) + 7;
42344:         #define                                 IDLEN_bit           BANKMASK(OSCCON), 7
42345:         extern volatile __bit                   INT0E               @ (((unsigned) &INTCON)*8) + 4;
42346:         #define                                 INT0E_bit           BANKMASK(INTCON), 4
42347:         extern volatile __bit                   INT0F               @ (((unsigned) &INTCON)*8) + 1;
42348:         #define                                 INT0F_bit           BANKMASK(INTCON), 1
42349:         extern volatile __bit                   INT0IE              @ (((unsigned) &INTCON)*8) + 4;
42350:         #define                                 INT0IE_bit          BANKMASK(INTCON), 4
42351:         extern volatile __bit                   INT0IF              @ (((unsigned) &INTCON)*8) + 1;
42352:         #define                                 INT0IF_bit          BANKMASK(INTCON), 1
42353:         extern volatile __bit                   INT1E               @ (((unsigned) &INTCON3)*8) + 3;
42354:         #define                                 INT1E_bit           BANKMASK(INTCON3), 3
42355:         extern volatile __bit                   INT1F               @ (((unsigned) &INTCON3)*8) + 0;
42356:         #define                                 INT1F_bit           BANKMASK(INTCON3), 0
42357:         extern volatile __bit                   INT1IE              @ (((unsigned) &INTCON3)*8) + 3;
42358:         #define                                 INT1IE_bit          BANKMASK(INTCON3), 3
42359:         extern volatile __bit                   INT1IF              @ (((unsigned) &INTCON3)*8) + 0;
42360:         #define                                 INT1IF_bit          BANKMASK(INTCON3), 0
42361:         extern volatile __bit                   INT1IP              @ (((unsigned) &INTCON3)*8) + 6;
42362:         #define                                 INT1IP_bit          BANKMASK(INTCON3), 6
42363:         extern volatile __bit                   INT1P               @ (((unsigned) &INTCON3)*8) + 6;
42364:         #define                                 INT1P_bit           BANKMASK(INTCON3), 6
42365:         extern volatile __bit                   INT2E               @ (((unsigned) &INTCON3)*8) + 4;
42366:         #define                                 INT2E_bit           BANKMASK(INTCON3), 4
42367:         extern volatile __bit                   INT2F               @ (((unsigned) &INTCON3)*8) + 1;
42368:         #define                                 INT2F_bit           BANKMASK(INTCON3), 1
42369:         extern volatile __bit                   INT2IE              @ (((unsigned) &INTCON3)*8) + 4;
42370:         #define                                 INT2IE_bit          BANKMASK(INTCON3), 4
42371:         extern volatile __bit                   INT2IF              @ (((unsigned) &INTCON3)*8) + 1;
42372:         #define                                 INT2IF_bit          BANKMASK(INTCON3), 1
42373:         extern volatile __bit                   INT2IP              @ (((unsigned) &INTCON3)*8) + 7;
42374:         #define                                 INT2IP_bit          BANKMASK(INTCON3), 7
42375:         extern volatile __bit                   INT2P               @ (((unsigned) &INTCON3)*8) + 7;
42376:         #define                                 INT2P_bit           BANKMASK(INTCON3), 7
42377:         extern volatile __bit                   INT3E               @ (((unsigned) &INTCON3)*8) + 5;
42378:         #define                                 INT3E_bit           BANKMASK(INTCON3), 5
42379:         extern volatile __bit                   INT3F               @ (((unsigned) &INTCON3)*8) + 2;
42380:         #define                                 INT3F_bit           BANKMASK(INTCON3), 2
42381:         extern volatile __bit                   INT3IE              @ (((unsigned) &INTCON3)*8) + 5;
42382:         #define                                 INT3IE_bit          BANKMASK(INTCON3), 5
42383:         extern volatile __bit                   INT3IF              @ (((unsigned) &INTCON3)*8) + 2;
42384:         #define                                 INT3IF_bit          BANKMASK(INTCON3), 2
42385:         extern volatile __bit                   INT3IP              @ (((unsigned) &INTCON2)*8) + 1;
42386:         #define                                 INT3IP_bit          BANKMASK(INTCON2), 1
42387:         extern volatile __bit                   INT3P               @ (((unsigned) &INTCON2)*8) + 1;
42388:         #define                                 INT3P_bit           BANKMASK(INTCON2), 1
42389:         extern volatile __bit                   INTEDG0             @ (((unsigned) &INTCON2)*8) + 6;
42390:         #define                                 INTEDG0_bit         BANKMASK(INTCON2), 6
42391:         extern volatile __bit                   INTEDG1             @ (((unsigned) &INTCON2)*8) + 5;
42392:         #define                                 INTEDG1_bit         BANKMASK(INTCON2), 5
42393:         extern volatile __bit                   INTEDG2             @ (((unsigned) &INTCON2)*8) + 4;
42394:         #define                                 INTEDG2_bit         BANKMASK(INTCON2), 4
42395:         extern volatile __bit                   INTEDG3             @ (((unsigned) &INTCON2)*8) + 3;
42396:         #define                                 INTEDG3_bit         BANKMASK(INTCON2), 3
42397:         extern volatile __bit                   INTSRC              @ (((unsigned) &OSCTUNE)*8) + 7;
42398:         #define                                 INTSRC_bit          BANKMASK(OSCTUNE), 7
42399:         extern volatile __bit                   IOCB4               @ (((unsigned) &IOCB)*8) + 4;
42400:         #define                                 IOCB4_bit           BANKMASK(IOCB), 4
42401:         extern volatile __bit                   IOCB5               @ (((unsigned) &IOCB)*8) + 5;
42402:         #define                                 IOCB5_bit           BANKMASK(IOCB), 5
42403:         extern volatile __bit                   IOCB6               @ (((unsigned) &IOCB)*8) + 6;
42404:         #define                                 IOCB6_bit           BANKMASK(IOCB), 6
42405:         extern volatile __bit                   IOCB7               @ (((unsigned) &IOCB)*8) + 7;
42406:         #define                                 IOCB7_bit           BANKMASK(IOCB), 7
42407:         extern volatile __bit                   IPEN                @ (((unsigned) &RCON)*8) + 7;
42408:         #define                                 IPEN_bit            BANKMASK(RCON), 7
42409:         extern volatile __bit                   IRCF0               @ (((unsigned) &OSCCON)*8) + 4;
42410:         #define                                 IRCF0_bit           BANKMASK(OSCCON), 4
42411:         extern volatile __bit                   IRCF1               @ (((unsigned) &OSCCON)*8) + 5;
42412:         #define                                 IRCF1_bit           BANKMASK(OSCCON), 5
42413:         extern volatile __bit                   IRCF2               @ (((unsigned) &OSCCON)*8) + 6;
42414:         #define                                 IRCF2_bit           BANKMASK(OSCCON), 6
42415:         extern volatile __bit                   IRNG0               @ (((unsigned) &CTMUICON)*8) + 0;
42416:         #define                                 IRNG0_bit           BANKMASK(CTMUICON), 0
42417:         extern volatile __bit                   IRNG1               @ (((unsigned) &CTMUICON)*8) + 1;
42418:         #define                                 IRNG1_bit           BANKMASK(CTMUICON), 1
42419:         extern volatile __bit                   IRVST               @ (((unsigned) &HLVDCON)*8) + 5;
42420:         #define                                 IRVST_bit           BANKMASK(HLVDCON), 5
42421:         extern volatile __bit                   IRXIE               @ (((unsigned) &PIE5)*8) + 7;
42422:         #define                                 IRXIE_bit           BANKMASK(PIE5), 7
42423:         extern volatile __bit                   IRXIF               @ (((unsigned) &PIR5)*8) + 7;
42424:         #define                                 IRXIF_bit           BANKMASK(PIR5), 7
42425:         extern volatile __bit                   IRXIP               @ (((unsigned) &IPR5)*8) + 7;
42426:         #define                                 IRXIP_bit           BANKMASK(IPR5), 7
42427:         extern volatile __bit                   ITRIM0              @ (((unsigned) &CTMUICON)*8) + 2;
42428:         #define                                 ITRIM0_bit          BANKMASK(CTMUICON), 2
42429:         extern volatile __bit                   ITRIM1              @ (((unsigned) &CTMUICON)*8) + 3;
42430:         #define                                 ITRIM1_bit          BANKMASK(CTMUICON), 3
42431:         extern volatile __bit                   ITRIM2              @ (((unsigned) &CTMUICON)*8) + 4;
42432:         #define                                 ITRIM2_bit          BANKMASK(CTMUICON), 4
42433:         extern volatile __bit                   ITRIM3              @ (((unsigned) &CTMUICON)*8) + 5;
42434:         #define                                 ITRIM3_bit          BANKMASK(CTMUICON), 5
42435:         extern volatile __bit                   ITRIM4              @ (((unsigned) &CTMUICON)*8) + 6;
42436:         #define                                 ITRIM4_bit          BANKMASK(CTMUICON), 6
42437:         extern volatile __bit                   ITRIM5              @ (((unsigned) &CTMUICON)*8) + 7;
42438:         #define                                 ITRIM5_bit          BANKMASK(CTMUICON), 7
42439:         extern volatile __bit                   JTOFF               @ (((unsigned) &RXB0CON)*8) + 1;
42440:         #define                                 JTOFF_bit           BANKMASK(RXB0CON), 1
42441:         extern volatile __bit                   JTOFF_FILHIT1       @ (((unsigned) &RXB0CON)*8) + 1;
42442:         #define                                 JTOFF_FILHIT1_bit   BANKMASK(RXB0CON), 1
42443:         extern volatile __bit                   LA0                 @ (((unsigned) &LATA)*8) + 0;
42444:         #define                                 LA0_bit             BANKMASK(LATA), 0
42445:         extern volatile __bit                   LA1                 @ (((unsigned) &LATA)*8) + 1;
42446:         #define                                 LA1_bit             BANKMASK(LATA), 1
42447:         extern volatile __bit                   LA2                 @ (((unsigned) &LATA)*8) + 2;
42448:         #define                                 LA2_bit             BANKMASK(LATA), 2
42449:         extern volatile __bit                   LA3                 @ (((unsigned) &LATA)*8) + 3;
42450:         #define                                 LA3_bit             BANKMASK(LATA), 3
42451:         extern volatile __bit                   LA4                 @ (((unsigned) &LATA)*8) + 4;
42452:         #define                                 LA4_bit             BANKMASK(LATA), 4
42453:         extern volatile __bit                   LA5                 @ (((unsigned) &LATA)*8) + 5;
42454:         #define                                 LA5_bit             BANKMASK(LATA), 5
42455:         extern volatile __bit                   LA6                 @ (((unsigned) &LATA)*8) + 6;
42456:         #define                                 LA6_bit             BANKMASK(LATA), 6
42457:         extern volatile __bit                   LA7                 @ (((unsigned) &LATA)*8) + 7;
42458:         #define                                 LA7_bit             BANKMASK(LATA), 7
42459:         extern volatile __bit                   LATA0               @ (((unsigned) &LATA)*8) + 0;
42460:         #define                                 LATA0_bit           BANKMASK(LATA), 0
42461:         extern volatile __bit                   LATA1               @ (((unsigned) &LATA)*8) + 1;
42462:         #define                                 LATA1_bit           BANKMASK(LATA), 1
42463:         extern volatile __bit                   LATA2               @ (((unsigned) &LATA)*8) + 2;
42464:         #define                                 LATA2_bit           BANKMASK(LATA), 2
42465:         extern volatile __bit                   LATA3               @ (((unsigned) &LATA)*8) + 3;
42466:         #define                                 LATA3_bit           BANKMASK(LATA), 3
42467:         extern volatile __bit                   LATA5               @ (((unsigned) &LATA)*8) + 5;
42468:         #define                                 LATA5_bit           BANKMASK(LATA), 5
42469:         extern volatile __bit                   LATA6               @ (((unsigned) &LATA)*8) + 6;
42470:         #define                                 LATA6_bit           BANKMASK(LATA), 6
42471:         extern volatile __bit                   LATA7               @ (((unsigned) &LATA)*8) + 7;
42472:         #define                                 LATA7_bit           BANKMASK(LATA), 7
42473:         extern volatile __bit                   LATB0               @ (((unsigned) &LATB)*8) + 0;
42474:         #define                                 LATB0_bit           BANKMASK(LATB), 0
42475:         extern volatile __bit                   LATB1               @ (((unsigned) &LATB)*8) + 1;
42476:         #define                                 LATB1_bit           BANKMASK(LATB), 1
42477:         extern volatile __bit                   LATB2               @ (((unsigned) &LATB)*8) + 2;
42478:         #define                                 LATB2_bit           BANKMASK(LATB), 2
42479:         extern volatile __bit                   LATB3               @ (((unsigned) &LATB)*8) + 3;
42480:         #define                                 LATB3_bit           BANKMASK(LATB), 3
42481:         extern volatile __bit                   LATB4               @ (((unsigned) &LATB)*8) + 4;
42482:         #define                                 LATB4_bit           BANKMASK(LATB), 4
42483:         extern volatile __bit                   LATB5               @ (((unsigned) &LATB)*8) + 5;
42484:         #define                                 LATB5_bit           BANKMASK(LATB), 5
42485:         extern volatile __bit                   LATB6               @ (((unsigned) &LATB)*8) + 6;
42486:         #define                                 LATB6_bit           BANKMASK(LATB), 6
42487:         extern volatile __bit                   LATB7               @ (((unsigned) &LATB)*8) + 7;
42488:         #define                                 LATB7_bit           BANKMASK(LATB), 7
42489:         extern volatile __bit                   LATC0               @ (((unsigned) &LATC)*8) + 0;
42490:         #define                                 LATC0_bit           BANKMASK(LATC), 0
42491:         extern volatile __bit                   LATC1               @ (((unsigned) &LATC)*8) + 1;
42492:         #define                                 LATC1_bit           BANKMASK(LATC), 1
42493:         extern volatile __bit                   LATC2               @ (((unsigned) &LATC)*8) + 2;
42494:         #define                                 LATC2_bit           BANKMASK(LATC), 2
42495:         extern volatile __bit                   LATC3               @ (((unsigned) &LATC)*8) + 3;
42496:         #define                                 LATC3_bit           BANKMASK(LATC), 3
42497:         extern volatile __bit                   LATC4               @ (((unsigned) &LATC)*8) + 4;
42498:         #define                                 LATC4_bit           BANKMASK(LATC), 4
42499:         extern volatile __bit                   LATC5               @ (((unsigned) &LATC)*8) + 5;
42500:         #define                                 LATC5_bit           BANKMASK(LATC), 5
42501:         extern volatile __bit                   LATC6               @ (((unsigned) &LATC)*8) + 6;
42502:         #define                                 LATC6_bit           BANKMASK(LATC), 6
42503:         extern volatile __bit                   LATC7               @ (((unsigned) &LATC)*8) + 7;
42504:         #define                                 LATC7_bit           BANKMASK(LATC), 7
42505:         extern volatile __bit                   LB0                 @ (((unsigned) &LATB)*8) + 0;
42506:         #define                                 LB0_bit             BANKMASK(LATB), 0
42507:         extern volatile __bit                   LB1                 @ (((unsigned) &LATB)*8) + 1;
42508:         #define                                 LB1_bit             BANKMASK(LATB), 1
42509:         extern volatile __bit                   LB2                 @ (((unsigned) &LATB)*8) + 2;
42510:         #define                                 LB2_bit             BANKMASK(LATB), 2
42511:         extern volatile __bit                   LB3                 @ (((unsigned) &LATB)*8) + 3;
42512:         #define                                 LB3_bit             BANKMASK(LATB), 3
42513:         extern volatile __bit                   LB4                 @ (((unsigned) &LATB)*8) + 4;
42514:         #define                                 LB4_bit             BANKMASK(LATB), 4
42515:         extern volatile __bit                   LB5                 @ (((unsigned) &LATB)*8) + 5;
42516:         #define                                 LB5_bit             BANKMASK(LATB), 5
42517:         extern volatile __bit                   LB6                 @ (((unsigned) &LATB)*8) + 6;
42518:         #define                                 LB6_bit             BANKMASK(LATB), 6
42519:         extern volatile __bit                   LB7                 @ (((unsigned) &LATB)*8) + 7;
42520:         #define                                 LB7_bit             BANKMASK(LATB), 7
42521:         extern volatile __bit                   LC0                 @ (((unsigned) &LATC)*8) + 0;
42522:         #define                                 LC0_bit             BANKMASK(LATC), 0
42523:         extern volatile __bit                   LC1                 @ (((unsigned) &LATC)*8) + 1;
42524:         #define                                 LC1_bit             BANKMASK(LATC), 1
42525:         extern volatile __bit                   LC2                 @ (((unsigned) &LATC)*8) + 2;
42526:         #define                                 LC2_bit             BANKMASK(LATC), 2
42527:         extern volatile __bit                   LC3                 @ (((unsigned) &LATC)*8) + 3;
42528:         #define                                 LC3_bit             BANKMASK(LATC), 3
42529:         extern volatile __bit                   LC4                 @ (((unsigned) &LATC)*8) + 4;
42530:         #define                                 LC4_bit             BANKMASK(LATC), 4
42531:         extern volatile __bit                   LC5                 @ (((unsigned) &LATC)*8) + 5;
42532:         #define                                 LC5_bit             BANKMASK(LATC), 5
42533:         extern volatile __bit                   LC6                 @ (((unsigned) &LATC)*8) + 6;
42534:         #define                                 LC6_bit             BANKMASK(LATC), 6
42535:         extern volatile __bit                   LC7                 @ (((unsigned) &LATC)*8) + 7;
42536:         #define                                 LC7_bit             BANKMASK(LATC), 7
42537:         extern volatile __bit                   LVDIE               @ (((unsigned) &PIE2)*8) + 2;
42538:         #define                                 LVDIE_bit           BANKMASK(PIE2), 2
42539:         extern volatile __bit                   LVDIF               @ (((unsigned) &PIR2)*8) + 2;
42540:         #define                                 LVDIF_bit           BANKMASK(PIR2), 2
42541:         extern volatile __bit                   LVDIN               @ (((unsigned) &PORTA)*8) + 5;
42542:         #define                                 LVDIN_bit           BANKMASK(PORTA), 5
42543:         extern volatile __bit                   LVDIP               @ (((unsigned) &IPR2)*8) + 2;
42544:         #define                                 LVDIP_bit           BANKMASK(IPR2), 2
42545:         extern volatile __bit                   LVDL0               @ (((unsigned) &OSCCON2)*8) + 0;
42546:         #define                                 LVDL0_bit           BANKMASK(OSCCON2), 0
42547:         extern volatile __bit                   LVDL1               @ (((unsigned) &OSCCON2)*8) + 1;
42548:         #define                                 LVDL1_bit           BANKMASK(OSCCON2), 1
42549:         extern volatile __bit                   LVDL2               @ (((unsigned) &OSCCON2)*8) + 2;
42550:         #define                                 LVDL2_bit           BANKMASK(OSCCON2), 2
42551:         extern volatile __bit                   LVDL3               @ (((unsigned) &OSCCON2)*8) + 3;
42552:         #define                                 LVDL3_bit           BANKMASK(OSCCON2), 3
42553:         extern volatile __bit                   MDSEL0              @ (((unsigned) &ECANCON)*8) + 6;
42554:         #define                                 MDSEL0_bit          BANKMASK(ECANCON), 6
42555:         extern volatile __bit                   MDSEL1              @ (((unsigned) &ECANCON)*8) + 7;
42556:         #define                                 MDSEL1_bit          BANKMASK(ECANCON), 7
42557:         extern volatile __bit                   MFIOFS              @ (((unsigned) &OSCCON2)*8) + 1;
42558:         #define                                 MFIOFS_bit          BANKMASK(OSCCON2), 1
42559:         extern volatile __bit                   MFIOSEL             @ (((unsigned) &OSCCON2)*8) + 0;
42560:         #define                                 MFIOSEL_bit         BANKMASK(OSCCON2), 0
42561:         extern volatile __bit                   MSK0                @ (((unsigned) &SSPADD)*8) + 0;
42562:         #define                                 MSK0_bit            BANKMASK(SSPADD), 0
42563:         extern volatile __bit                   MSK1                @ (((unsigned) &SSPADD)*8) + 1;
42564:         #define                                 MSK1_bit            BANKMASK(SSPADD), 1
42565:         extern volatile __bit                   MSK2                @ (((unsigned) &SSPADD)*8) + 2;
42566:         #define                                 MSK2_bit            BANKMASK(SSPADD), 2
42567:         extern volatile __bit                   MSK3                @ (((unsigned) &SSPADD)*8) + 3;
42568:         #define                                 MSK3_bit            BANKMASK(SSPADD), 3
42569:         extern volatile __bit                   MSK4                @ (((unsigned) &SSPADD)*8) + 4;
42570:         #define                                 MSK4_bit            BANKMASK(SSPADD), 4
42571:         extern volatile __bit                   MSK5                @ (((unsigned) &SSPADD)*8) + 5;
42572:         #define                                 MSK5_bit            BANKMASK(SSPADD), 5
42573:         extern volatile __bit                   MSK6                @ (((unsigned) &SSPADD)*8) + 6;
42574:         #define                                 MSK6_bit            BANKMASK(SSPADD), 6
42575:         extern volatile __bit                   MSK7                @ (((unsigned) &SSPADD)*8) + 7;
42576:         #define                                 MSK7_bit            BANKMASK(SSPADD), 7
42577:         extern volatile __bit                   NEGATIVE            @ (((unsigned) &STATUS)*8) + 4;
42578:         #define                                 NEGATIVE_bit        BANKMASK(STATUS), 4
42579:         extern volatile __bit                   NOT_A               @ (((unsigned) &SSPSTAT)*8) + 5;
42580:         #define                                 NOT_A_bit           BANKMASK(SSPSTAT), 5
42581:         extern volatile __bit                   NOT_ADDRESS         @ (((unsigned) &SSPSTAT)*8) + 5;
42582:         #define                                 NOT_ADDRESS_bit     BANKMASK(SSPSTAT), 5
42583:         extern volatile __bit                   NOT_BOR             @ (((unsigned) &RCON)*8) + 0;
42584:         #define                                 NOT_BOR_bit         BANKMASK(RCON), 0
42585:         extern volatile __bit                   NOT_CM              @ (((unsigned) &RCON)*8) + 5;
42586:         #define                                 NOT_CM_bit          BANKMASK(RCON), 5
42587:         extern volatile __bit                   NOT_DONE            @ (((unsigned) &ADCON0)*8) + 1;
42588:         #define                                 NOT_DONE_bit        BANKMASK(ADCON0), 1
42589:         extern volatile __bit                   NOT_FIFOEMPTY       @ (((unsigned) &COMSTAT)*8) + 7;
42590:         #define                                 NOT_FIFOEMPTY_bit   BANKMASK(COMSTAT), 7
42591:         extern volatile __bit                   NOT_PD              @ (((unsigned) &RCON)*8) + 2;
42592:         #define                                 NOT_PD_bit          BANKMASK(RCON), 2
42593:         extern volatile __bit                   NOT_POR             @ (((unsigned) &RCON)*8) + 1;
42594:         #define                                 NOT_POR_bit         BANKMASK(RCON), 1
42595:         extern volatile __bit                   NOT_RBPU            @ (((unsigned) &INTCON2)*8) + 7;
42596:         #define                                 NOT_RBPU_bit        BANKMASK(INTCON2), 7
42597:         extern volatile __bit                   NOT_RC8             @ (((unsigned) &RCSTA1)*8) + 6;
42598:         #define                                 NOT_RC8_bit         BANKMASK(RCSTA1), 6
42599:         extern volatile __bit                   NOT_RI              @ (((unsigned) &RCON)*8) + 4;
42600:         #define                                 NOT_RI_bit          BANKMASK(RCON), 4
42601:         extern volatile __bit                   NOT_T1DONE          @ (((unsigned) &T1GCON)*8) + 3;
42602:         #define                                 NOT_T1DONE_bit      BANKMASK(T1GCON), 3
42603:         extern volatile __bit                   NOT_T1SYNC          @ (((unsigned) &T1CON)*8) + 2;
42604:         #define                                 NOT_T1SYNC_bit      BANKMASK(T1CON), 2
42605:         extern volatile __bit                   NOT_T3DONE          @ (((unsigned) &T3GCON)*8) + 3;
42606:         #define                                 NOT_T3DONE_bit      BANKMASK(T3GCON), 3
42607:         extern volatile __bit                   NOT_T3SYNC          @ (((unsigned) &T3CON)*8) + 2;
42608:         #define                                 NOT_T3SYNC_bit      BANKMASK(T3CON), 2
42609:         extern volatile __bit                   NOT_TO              @ (((unsigned) &RCON)*8) + 3;
42610:         #define                                 NOT_TO_bit          BANKMASK(RCON), 3
42611:         extern volatile __bit                   NOT_TX8             @ (((unsigned) &TXSTA1)*8) + 6;
42612:         #define                                 NOT_TX8_bit         BANKMASK(TXSTA1), 6
42613:         extern volatile __bit                   NOT_W               @ (((unsigned) &SSPSTAT)*8) + 2;
42614:         #define                                 NOT_W_bit           BANKMASK(SSPSTAT), 2
42615:         extern volatile __bit                   NOT_WRITE           @ (((unsigned) &SSPSTAT)*8) + 2;
42616:         #define                                 NOT_WRITE_bit       BANKMASK(SSPSTAT), 2
42617:         extern volatile __bit                   OERR1               @ (((unsigned) &RCSTA1)*8) + 1;
42618:         #define                                 OERR1_bit           BANKMASK(RCSTA1), 1
42619:         extern volatile __bit                   OERR2               @ (((unsigned) &RCSTA2)*8) + 1;
42620:         #define                                 OERR2_bit           BANKMASK(RCSTA2), 1
42621:         extern volatile __bit                   OSCFIE              @ (((unsigned) &PIE2)*8) + 7;
42622:         #define                                 OSCFIE_bit          BANKMASK(PIE2), 7
42623:         extern volatile __bit                   OSCFIF              @ (((unsigned) &PIR2)*8) + 7;
42624:         #define                                 OSCFIF_bit          BANKMASK(PIR2), 7
42625:         extern volatile __bit                   OSCFIP              @ (((unsigned) &IPR2)*8) + 7;
42626:         #define                                 OSCFIP_bit          BANKMASK(IPR2), 7
42627:         extern volatile __bit                   OSTS                @ (((unsigned) &OSCCON)*8) + 3;
42628:         #define                                 OSTS_bit            BANKMASK(OSCCON), 3
42629:         extern volatile __bit                   OV                  @ (((unsigned) &STATUS)*8) + 3;
42630:         #define                                 OV_bit              BANKMASK(STATUS), 3
42631:         extern volatile __bit                   OVERFLOW            @ (((unsigned) &STATUS)*8) + 3;
42632:         #define                                 OVERFLOW_bit        BANKMASK(STATUS), 3
42633:         extern volatile __bit                   P1DC0               @ (((unsigned) &ECCP1DEL)*8) + 0;
42634:         #define                                 P1DC0_bit           BANKMASK(ECCP1DEL), 0
42635:         extern volatile __bit                   P1DC1               @ (((unsigned) &ECCP1DEL)*8) + 1;
42636:         #define                                 P1DC1_bit           BANKMASK(ECCP1DEL), 1
42637:         extern volatile __bit                   P1DC2               @ (((unsigned) &ECCP1DEL)*8) + 2;
42638:         #define                                 P1DC2_bit           BANKMASK(ECCP1DEL), 2
42639:         extern volatile __bit                   P1DC3               @ (((unsigned) &ECCP1DEL)*8) + 3;
42640:         #define                                 P1DC3_bit           BANKMASK(ECCP1DEL), 3
42641:         extern volatile __bit                   P1DC4               @ (((unsigned) &ECCP1DEL)*8) + 4;
42642:         #define                                 P1DC4_bit           BANKMASK(ECCP1DEL), 4
42643:         extern volatile __bit                   P1DC5               @ (((unsigned) &ECCP1DEL)*8) + 5;
42644:         #define                                 P1DC5_bit           BANKMASK(ECCP1DEL), 5
42645:         extern volatile __bit                   P1DC6               @ (((unsigned) &ECCP1DEL)*8) + 6;
42646:         #define                                 P1DC6_bit           BANKMASK(ECCP1DEL), 6
42647:         extern volatile __bit                   P1M0                @ (((unsigned) &CCP1CON)*8) + 6;
42648:         #define                                 P1M0_bit            BANKMASK(CCP1CON), 6
42649:         extern volatile __bit                   P1M1                @ (((unsigned) &CCP1CON)*8) + 7;
42650:         #define                                 P1M1_bit            BANKMASK(CCP1CON), 7
42651:         extern volatile __bit                   P1RSEN              @ (((unsigned) &ECCP1DEL)*8) + 7;
42652:         #define                                 P1RSEN_bit          BANKMASK(ECCP1DEL), 7
42653:         extern volatile __bit                   PA1                 @ (((unsigned) &PORTC)*8) + 2;
42654:         #define                                 PA1_bit             BANKMASK(PORTC), 2
42655:         extern volatile __bit                   PA2                 @ (((unsigned) &PORTC)*8) + 1;
42656:         #define                                 PA2_bit             BANKMASK(PORTC), 1
42657:         extern volatile __bit                   PA2E                @ (((unsigned) &PORTE)*8) + 7;
42658:         #define                                 PA2E_bit            BANKMASK(PORTE), 7
42659:         extern volatile __bit                   PB1E                @ (((unsigned) &PORTE)*8) + 6;
42660:         #define                                 PB1E_bit            BANKMASK(PORTE), 6
42661:         extern volatile __bit                   PB2                 @ (((unsigned) &PORTE)*8) + 2;
42662:         #define                                 PB2_bit             BANKMASK(PORTE), 2
42663:         extern volatile __bit                   PB3E                @ (((unsigned) &PORTE)*8) + 4;
42664:         #define                                 PB3E_bit            BANKMASK(PORTE), 4
42665:         extern volatile __bit                   PC1E                @ (((unsigned) &PORTE)*8) + 5;
42666:         #define                                 PC1E_bit            BANKMASK(PORTE), 5
42667:         extern volatile __bit                   PC2                 @ (((unsigned) &PORTE)*8) + 1;
42668:         #define                                 PC2_bit             BANKMASK(PORTE), 1
42669:         extern volatile __bit                   PC3E                @ (((unsigned) &PORTE)*8) + 3;
42670:         #define                                 PC3E_bit            BANKMASK(PORTE), 3
42671:         extern volatile __bit                   PCFG0               @ (((unsigned) &ANCON0)*8) + 0;
42672:         #define                                 PCFG0_bit           BANKMASK(ANCON0), 0
42673:         extern volatile __bit                   PCFG1               @ (((unsigned) &ANCON0)*8) + 1;
42674:         #define                                 PCFG1_bit           BANKMASK(ANCON0), 1
42675:         extern volatile __bit                   PCFG10              @ (((unsigned) &ANCON1)*8) + 2;
42676:         #define                                 PCFG10_bit          BANKMASK(ANCON1), 2
42677:         extern volatile __bit                   PCFG2               @ (((unsigned) &ANCON0)*8) + 2;
42678:         #define                                 PCFG2_bit           BANKMASK(ANCON0), 2
42679:         extern volatile __bit                   PCFG3               @ (((unsigned) &ANCON0)*8) + 3;
42680:         #define                                 PCFG3_bit           BANKMASK(ANCON0), 3
42681:         extern volatile __bit                   PCFG4               @ (((unsigned) &ANCON0)*8) + 4;
42682:         #define                                 PCFG4_bit           BANKMASK(ANCON0), 4
42683:         extern volatile __bit                   PCFG8               @ (((unsigned) &ANCON1)*8) + 0;
42684:         #define                                 PCFG8_bit           BANKMASK(ANCON1), 0
42685:         extern volatile __bit                   PCFG9               @ (((unsigned) &ANCON1)*8) + 1;
42686:         #define                                 PCFG9_bit           BANKMASK(ANCON1), 1
42687:         extern volatile __bit                   PD                  @ (((unsigned) &RCON)*8) + 2;
42688:         #define                                 PD_bit              BANKMASK(RCON), 2
42689:         extern volatile __bit                   PD2                 @ (((unsigned) &PORTE)*8) + 0;
42690:         #define                                 PD2_bit             BANKMASK(PORTE), 0
42691:         extern volatile __bit                   PEIE                @ (((unsigned) &INTCON)*8) + 6;
42692:         #define                                 PEIE_bit            BANKMASK(INTCON), 6
42693:         extern volatile __bit                   PEIE_GIEL           @ (((unsigned) &INTCON)*8) + 6;
42694:         #define                                 PEIE_GIEL_bit       BANKMASK(INTCON), 6
42695:         extern volatile __bit                   PEN                 @ (((unsigned) &SSPCON2)*8) + 2;
42696:         #define                                 PEN_bit             BANKMASK(SSPCON2), 2
42697:         extern volatile __bit                   PLLEN               @ (((unsigned) &OSCTUNE)*8) + 6;
42698:         #define                                 PLLEN_bit           BANKMASK(OSCTUNE), 6
42699:         extern volatile __bit                   PMPTTL              @ (((unsigned) &PADCFG1)*8) + 0;
42700:         #define                                 PMPTTL_bit          BANKMASK(PADCFG1), 0
42701:         extern volatile __bit                   POR                 @ (((unsigned) &RCON)*8) + 1;
42702:         #define                                 POR_bit             BANKMASK(RCON), 1
42703:         extern volatile __bit                   PRSEG0              @ (((unsigned) &BRGCON2)*8) + 0;
42704:         #define                                 PRSEG0_bit          BANKMASK(BRGCON2), 0
42705:         extern volatile __bit                   PRSEG1              @ (((unsigned) &BRGCON2)*8) + 1;
42706:         #define                                 PRSEG1_bit          BANKMASK(BRGCON2), 1
42707:         extern volatile __bit                   PRSEG2              @ (((unsigned) &BRGCON2)*8) + 2;
42708:         #define                                 PRSEG2_bit          BANKMASK(BRGCON2), 2
42709:         extern volatile __bit                   PSA                 @ (((unsigned) &T0CON)*8) + 3;
42710:         #define                                 PSA_bit             BANKMASK(T0CON), 3
42711:         extern volatile __bit                   PSPMD               @ (((unsigned) &PMD1)*8) + 7;
42712:         #define                                 PSPMD_bit           BANKMASK(PMD1), 7
42713:         extern volatile __bit                   PSS1AC0             @ (((unsigned) &ECCP1AS)*8) + 2;
42714:         #define                                 PSS1AC0_bit         BANKMASK(ECCP1AS), 2
42715:         extern volatile __bit                   PSS1AC1             @ (((unsigned) &ECCP1AS)*8) + 3;
42716:         #define                                 PSS1AC1_bit         BANKMASK(ECCP1AS), 3
42717:         extern volatile __bit                   PSS1BD0             @ (((unsigned) &ECCP1AS)*8) + 0;
42718:         #define                                 PSS1BD0_bit         BANKMASK(ECCP1AS), 0
42719:         extern volatile __bit                   PSS1BD1             @ (((unsigned) &ECCP1AS)*8) + 1;
42720:         #define                                 PSS1BD1_bit         BANKMASK(ECCP1AS), 1
42721:         extern volatile __bit                   RA0                 @ (((unsigned) &PORTA)*8) + 0;
42722:         #define                                 RA0_bit             BANKMASK(PORTA), 0
42723:         extern volatile __bit                   RA1                 @ (((unsigned) &PORTA)*8) + 1;
42724:         #define                                 RA1_bit             BANKMASK(PORTA), 1
42725:         extern volatile __bit                   RA2                 @ (((unsigned) &PORTA)*8) + 2;
42726:         #define                                 RA2_bit             BANKMASK(PORTA), 2
42727:         extern volatile __bit                   RA3                 @ (((unsigned) &PORTA)*8) + 3;
42728:         #define                                 RA3_bit             BANKMASK(PORTA), 3
42729:         extern volatile __bit                   RA4                 @ (((unsigned) &PORTA)*8) + 4;
42730:         #define                                 RA4_bit             BANKMASK(PORTA), 4
42731:         extern volatile __bit                   RA5                 @ (((unsigned) &PORTA)*8) + 5;
42732:         #define                                 RA5_bit             BANKMASK(PORTA), 5
42733:         extern volatile __bit                   RA6                 @ (((unsigned) &PORTA)*8) + 6;
42734:         #define                                 RA6_bit             BANKMASK(PORTA), 6
42735:         extern volatile __bit                   RA7                 @ (((unsigned) &PORTA)*8) + 7;
42736:         #define                                 RA7_bit             BANKMASK(PORTA), 7
42737:         extern volatile __bit                   RB0DBEN             @ (((unsigned) &RXB0CON)*8) + 2;
42738:         #define                                 RB0DBEN_bit         BANKMASK(RXB0CON), 2
42739:         extern volatile __bit                   RB0DBEN_FILHIT2     @ (((unsigned) &RXB0CON)*8) + 2;
42740:         #define                                 RB0DBEN_FILHIT2_bit BANKMASK(RXB0CON), 2
42741:         extern volatile __bit                   RB2                 @ (((unsigned) &PORTB)*8) + 2;
42742:         #define                                 RB2_bit             BANKMASK(PORTB), 2
42743:         extern volatile __bit                   RB3                 @ (((unsigned) &PORTB)*8) + 3;
42744:         #define                                 RB3_bit             BANKMASK(PORTB), 3
42745:         extern volatile __bit                   RB4                 @ (((unsigned) &PORTB)*8) + 4;
42746:         #define                                 RB4_bit             BANKMASK(PORTB), 4
42747:         extern volatile __bit                   RB5                 @ (((unsigned) &PORTB)*8) + 5;
42748:         #define                                 RB5_bit             BANKMASK(PORTB), 5
42749:         extern volatile __bit                   RB6                 @ (((unsigned) &PORTB)*8) + 6;
42750:         #define                                 RB6_bit             BANKMASK(PORTB), 6
42751:         extern volatile __bit                   RB7                 @ (((unsigned) &PORTB)*8) + 7;
42752:         #define                                 RB7_bit             BANKMASK(PORTB), 7
42753:         extern volatile __bit                   RBIE                @ (((unsigned) &INTCON)*8) + 3;
42754:         #define                                 RBIE_bit            BANKMASK(INTCON), 3
42755:         extern volatile __bit                   RBIF                @ (((unsigned) &INTCON)*8) + 0;
42756:         #define                                 RBIF_bit            BANKMASK(INTCON), 0
42757:         extern volatile __bit                   RBIP                @ (((unsigned) &INTCON2)*8) + 0;
42758:         #define                                 RBIP_bit            BANKMASK(INTCON2), 0
42759:         extern volatile __bit                   RBPU                @ (((unsigned) &INTCON2)*8) + 7;
42760:         #define                                 RBPU_bit            BANKMASK(INTCON2), 7
42761:         extern volatile __bit                   RC0                 @ (((unsigned) &PORTC)*8) + 0;
42762:         #define                                 RC0_bit             BANKMASK(PORTC), 0
42763:         extern volatile __bit                   RC1                 @ (((unsigned) &PORTC)*8) + 1;
42764:         #define                                 RC1_bit             BANKMASK(PORTC), 1
42765:         extern volatile __bit                   RC1IE               @ (((unsigned) &PIE1)*8) + 5;
42766:         #define                                 RC1IE_bit           BANKMASK(PIE1), 5
42767:         extern volatile __bit                   RC1IF               @ (((unsigned) &PIR1)*8) + 5;
42768:         #define                                 RC1IF_bit           BANKMASK(PIR1), 5
42769:         extern volatile __bit                   RC1IP               @ (((unsigned) &IPR1)*8) + 5;
42770:         #define                                 RC1IP_bit           BANKMASK(IPR1), 5
42771:         extern volatile __bit                   RC2                 @ (((unsigned) &PORTC)*8) + 2;
42772:         #define                                 RC2_bit             BANKMASK(PORTC), 2
42773:         extern volatile __bit                   RC2IE               @ (((unsigned) &PIE3)*8) + 5;
42774:         #define                                 RC2IE_bit           BANKMASK(PIE3), 5
42775:         extern volatile __bit                   RC2IF               @ (((unsigned) &PIR3)*8) + 5;
42776:         #define                                 RC2IF_bit           BANKMASK(PIR3), 5
42777:         extern volatile __bit                   RC2IP               @ (((unsigned) &IPR3)*8) + 5;
42778:         #define                                 RC2IP_bit           BANKMASK(IPR3), 5
42779:         extern volatile __bit                   RC3                 @ (((unsigned) &PORTC)*8) + 3;
42780:         #define                                 RC3_bit             BANKMASK(PORTC), 3
42781:         extern volatile __bit                   RC4                 @ (((unsigned) &PORTC)*8) + 4;
42782:         #define                                 RC4_bit             BANKMASK(PORTC), 4
42783:         extern volatile __bit                   RC5                 @ (((unsigned) &PORTC)*8) + 5;
42784:         #define                                 RC5_bit             BANKMASK(PORTC), 5
42785:         extern volatile __bit                   RC6                 @ (((unsigned) &PORTC)*8) + 6;
42786:         #define                                 RC6_bit             BANKMASK(PORTC), 6
42787:         extern volatile __bit                   RC7                 @ (((unsigned) &PORTC)*8) + 7;
42788:         #define                                 RC7_bit             BANKMASK(PORTC), 7
42789:         extern volatile __bit                   RC8_9               @ (((unsigned) &RCSTA1)*8) + 6;
42790:         #define                                 RC8_9_bit           BANKMASK(RCSTA1), 6
42791:         extern volatile __bit                   RC8_92              @ (((unsigned) &RCSTA2)*8) + 6;
42792:         #define                                 RC8_92_bit          BANKMASK(RCSTA2), 6
42793:         extern volatile __bit                   RC9                 @ (((unsigned) &RCSTA1)*8) + 6;
42794:         #define                                 RC9_bit             BANKMASK(RCSTA1), 6
42795:         extern volatile __bit                   RC92                @ (((unsigned) &RCSTA2)*8) + 6;
42796:         #define                                 RC92_bit            BANKMASK(RCSTA2), 6
42797:         extern volatile __bit                   RCD8                @ (((unsigned) &RCSTA1)*8) + 0;
42798:         #define                                 RCD8_bit            BANKMASK(RCSTA1), 0
42799:         extern volatile __bit                   RCD82               @ (((unsigned) &RCSTA2)*8) + 0;
42800:         #define                                 RCD82_bit           BANKMASK(RCSTA2), 0
42801:         extern volatile __bit                   RCEN                @ (((unsigned) &SSPCON2)*8) + 3;
42802:         #define                                 RCEN_bit            BANKMASK(SSPCON2), 3
42803:         extern volatile __bit                   RCIDL1              @ (((unsigned) &BAUDCON1)*8) + 6;
42804:         #define                                 RCIDL1_bit          BANKMASK(BAUDCON1), 6
42805:         extern volatile __bit                   RCIDL2              @ (((unsigned) &BAUDCON2)*8) + 6;
42806:         #define                                 RCIDL2_bit          BANKMASK(BAUDCON2), 6
42807:         extern volatile __bit                   RCIE                @ (((unsigned) &PIE1)*8) + 5;
42808:         #define                                 RCIE_bit            BANKMASK(PIE1), 5
42809:         extern volatile __bit                   RCIF                @ (((unsigned) &PIR1)*8) + 5;
42810:         #define                                 RCIF_bit            BANKMASK(PIR1), 5
42811:         extern volatile __bit                   RCIP                @ (((unsigned) &IPR1)*8) + 5;
42812:         #define                                 RCIP_bit            BANKMASK(IPR1), 5
42813:         extern volatile __bit                   RCMT1               @ (((unsigned) &BAUDCON1)*8) + 6;
42814:         #define                                 RCMT1_bit           BANKMASK(BAUDCON1), 6
42815:         extern volatile __bit                   RCMT2               @ (((unsigned) &BAUDCON2)*8) + 6;
42816:         #define                                 RCMT2_bit           BANKMASK(BAUDCON2), 6
42817:         extern volatile __bit                   RD                  @ (((unsigned) &EECON1)*8) + 0;
42818:         #define                                 RD_bit              BANKMASK(EECON1), 0
42819:         extern volatile __bit                   RD163               @ (((unsigned) &T3CON)*8) + 7;
42820:         #define                                 RD163_bit           BANKMASK(T3CON), 7
42821:         extern volatile __bit                   RDE                 @ (((unsigned) &PORTE)*8) + 0;
42822:         #define                                 RDE_bit             BANKMASK(PORTE), 0
42823:         extern volatile __bit                   RE0                 @ (((unsigned) &PORTE)*8) + 0;
42824:         #define                                 RE0_bit             BANKMASK(PORTE), 0
42825:         extern volatile __bit                   RE1                 @ (((unsigned) &PORTE)*8) + 1;
42826:         #define                                 RE1_bit             BANKMASK(PORTE), 1
42827:         extern volatile __bit                   RE2                 @ (((unsigned) &PORTE)*8) + 2;
42828:         #define                                 RE2_bit             BANKMASK(PORTE), 2
42829:         extern volatile __bit                   RE3                 @ (((unsigned) &PORTE)*8) + 3;
42830:         #define                                 RE3_bit             BANKMASK(PORTE), 3
42831:         extern volatile __bit                   RE4                 @ (((unsigned) &PORTE)*8) + 4;
42832:         #define                                 RE4_bit             BANKMASK(PORTE), 4
42833:         extern volatile __bit                   RE5                 @ (((unsigned) &PORTE)*8) + 5;
42834:         #define                                 RE5_bit             BANKMASK(PORTE), 5
42835:         extern volatile __bit                   RE6                 @ (((unsigned) &PORTE)*8) + 6;
42836:         #define                                 RE6_bit             BANKMASK(PORTE), 6
42837:         extern volatile __bit                   RE7                 @ (((unsigned) &PORTE)*8) + 7;
42838:         #define                                 RE7_bit             BANKMASK(PORTE), 7
42839:         extern volatile __bit                   READ_WRITE          @ (((unsigned) &SSPSTAT)*8) + 2;
42840:         #define                                 READ_WRITE_bit      BANKMASK(SSPSTAT), 2
42841:         extern volatile __bit                   REC0                @ (((unsigned) &RXERRCNT)*8) + 0;
42842:         #define                                 REC0_bit            BANKMASK(RXERRCNT), 0
42843:         extern volatile __bit                   REC1                @ (((unsigned) &RXERRCNT)*8) + 1;
42844:         #define                                 REC1_bit            BANKMASK(RXERRCNT), 1
42845:         extern volatile __bit                   REC2                @ (((unsigned) &RXERRCNT)*8) + 2;
42846:         #define                                 REC2_bit            BANKMASK(RXERRCNT), 2
42847:         extern volatile __bit                   REC3                @ (((unsigned) &RXERRCNT)*8) + 3;
42848:         #define                                 REC3_bit            BANKMASK(RXERRCNT), 3
42849:         extern volatile __bit                   REC4                @ (((unsigned) &RXERRCNT)*8) + 4;
42850:         #define                                 REC4_bit            BANKMASK(RXERRCNT), 4
42851:         extern volatile __bit                   REC5                @ (((unsigned) &RXERRCNT)*8) + 5;
42852:         #define                                 REC5_bit            BANKMASK(RXERRCNT), 5
42853:         extern volatile __bit                   REC6                @ (((unsigned) &RXERRCNT)*8) + 6;
42854:         #define                                 REC6_bit            BANKMASK(RXERRCNT), 6
42855:         extern volatile __bit                   REC7                @ (((unsigned) &RXERRCNT)*8) + 7;
42856:         #define                                 REC7_bit            BANKMASK(RXERRCNT), 7
42857:         extern volatile __bit                   REGSLP              @ (((unsigned) &WDTCON)*8) + 7;
42858:         #define                                 REGSLP_bit          BANKMASK(WDTCON), 7
42859:         extern volatile __bit                   RI                  @ (((unsigned) &RCON)*8) + 4;
42860:         #define                                 RI_bit              BANKMASK(RCON), 4
42861:         extern volatile __bit                   RJPU                @ (((unsigned) &PORTA)*8) + 7;
42862:         #define                                 RJPU_bit            BANKMASK(PORTA), 7
42863:         extern volatile __bit                   RODIV0              @ (((unsigned) &REFOCON)*8) + 0;
42864:         #define                                 RODIV0_bit          BANKMASK(REFOCON), 0
42865:         extern volatile __bit                   RODIV1              @ (((unsigned) &REFOCON)*8) + 1;
42866:         #define                                 RODIV1_bit          BANKMASK(REFOCON), 1
42867:         extern volatile __bit                   RODIV2              @ (((unsigned) &REFOCON)*8) + 2;
42868:         #define                                 RODIV2_bit          BANKMASK(REFOCON), 2
42869:         extern volatile __bit                   RODIV3              @ (((unsigned) &REFOCON)*8) + 3;
42870:         #define                                 RODIV3_bit          BANKMASK(REFOCON), 3
42871:         extern volatile __bit                   ROON                @ (((unsigned) &REFOCON)*8) + 7;
42872:         #define                                 ROON_bit            BANKMASK(REFOCON), 7
42873:         extern volatile __bit                   ROSEL               @ (((unsigned) &REFOCON)*8) + 4;
42874:         #define                                 ROSEL_bit           BANKMASK(REFOCON), 4
42875:         extern volatile __bit                   ROSSLP              @ (((unsigned) &REFOCON)*8) + 5;
42876:         #define                                 ROSSLP_bit          BANKMASK(REFOCON), 5
42877:         extern volatile __bit                   RSEN                @ (((unsigned) &SSPCON2)*8) + 1;
42878:         #define                                 RSEN_bit            BANKMASK(SSPCON2), 1
42879:         extern volatile __bit                   RW                  @ (((unsigned) &SSPSTAT)*8) + 2;
42880:         #define                                 RW_bit              BANKMASK(SSPSTAT), 2
42881:         extern volatile __bit                   RX91                @ (((unsigned) &RCSTA1)*8) + 6;
42882:         #define                                 RX91_bit            BANKMASK(RCSTA1), 6
42883:         extern volatile __bit                   RX92                @ (((unsigned) &RCSTA2)*8) + 6;
42884:         #define                                 RX92_bit            BANKMASK(RCSTA2), 6
42885:         extern volatile __bit                   RX9D1               @ (((unsigned) &RCSTA1)*8) + 0;
42886:         #define                                 RX9D1_bit           BANKMASK(RCSTA1), 0
42887:         extern volatile __bit                   RX9D2               @ (((unsigned) &RCSTA2)*8) + 0;
42888:         #define                                 RX9D2_bit           BANKMASK(RCSTA2), 0
42889:         extern volatile __bit                   RXB0D00             @ (((unsigned) &RXB0D0)*8) + 0;
42890:         #define                                 RXB0D00_bit         BANKMASK(RXB0D0), 0
42891:         extern volatile __bit                   RXB0D01             @ (((unsigned) &RXB0D0)*8) + 1;
42892:         #define                                 RXB0D01_bit         BANKMASK(RXB0D0), 1
42893:         extern volatile __bit                   RXB0D02             @ (((unsigned) &RXB0D0)*8) + 2;
42894:         #define                                 RXB0D02_bit         BANKMASK(RXB0D0), 2
42895:         extern volatile __bit                   RXB0D03             @ (((unsigned) &RXB0D0)*8) + 3;
42896:         #define                                 RXB0D03_bit         BANKMASK(RXB0D0), 3
42897:         extern volatile __bit                   RXB0D04             @ (((unsigned) &RXB0D0)*8) + 4;
42898:         #define                                 RXB0D04_bit         BANKMASK(RXB0D0), 4
42899:         extern volatile __bit                   RXB0D05             @ (((unsigned) &RXB0D0)*8) + 5;
42900:         #define                                 RXB0D05_bit         BANKMASK(RXB0D0), 5
42901:         extern volatile __bit                   RXB0D06             @ (((unsigned) &RXB0D0)*8) + 6;
42902:         #define                                 RXB0D06_bit         BANKMASK(RXB0D0), 6
42903:         extern volatile __bit                   RXB0D07             @ (((unsigned) &RXB0D0)*8) + 7;
42904:         #define                                 RXB0D07_bit         BANKMASK(RXB0D0), 7
42905:         extern volatile __bit                   RXB0D10             @ (((unsigned) &RXB0D1)*8) + 0;
42906:         #define                                 RXB0D10_bit         BANKMASK(RXB0D1), 0
42907:         extern volatile __bit                   RXB0D11             @ (((unsigned) &RXB0D1)*8) + 1;
42908:         #define                                 RXB0D11_bit         BANKMASK(RXB0D1), 1
42909:         extern volatile __bit                   RXB0D12             @ (((unsigned) &RXB0D1)*8) + 2;
42910:         #define                                 RXB0D12_bit         BANKMASK(RXB0D1), 2
42911:         extern volatile __bit                   RXB0D13             @ (((unsigned) &RXB0D1)*8) + 3;
42912:         #define                                 RXB0D13_bit         BANKMASK(RXB0D1), 3
42913:         extern volatile __bit                   RXB0D14             @ (((unsigned) &RXB0D1)*8) + 4;
42914:         #define                                 RXB0D14_bit         BANKMASK(RXB0D1), 4
42915:         extern volatile __bit                   RXB0D15             @ (((unsigned) &RXB0D1)*8) + 5;
42916:         #define                                 RXB0D15_bit         BANKMASK(RXB0D1), 5
42917:         extern volatile __bit                   RXB0D16             @ (((unsigned) &RXB0D1)*8) + 6;
42918:         #define                                 RXB0D16_bit         BANKMASK(RXB0D1), 6
42919:         extern volatile __bit                   RXB0D17             @ (((unsigned) &RXB0D1)*8) + 7;
42920:         #define                                 RXB0D17_bit         BANKMASK(RXB0D1), 7
42921:         extern volatile __bit                   RXB0D20             @ (((unsigned) &RXB0D2)*8) + 0;
42922:         #define                                 RXB0D20_bit         BANKMASK(RXB0D2), 0
42923:         extern volatile __bit                   RXB0D21             @ (((unsigned) &RXB0D2)*8) + 1;
42924:         #define                                 RXB0D21_bit         BANKMASK(RXB0D2), 1
42925:         extern volatile __bit                   RXB0D22             @ (((unsigned) &RXB0D2)*8) + 2;
42926:         #define                                 RXB0D22_bit         BANKMASK(RXB0D2), 2
42927:         extern volatile __bit                   RXB0D23             @ (((unsigned) &RXB0D2)*8) + 3;
42928:         #define                                 RXB0D23_bit         BANKMASK(RXB0D2), 3
42929:         extern volatile __bit                   RXB0D24             @ (((unsigned) &RXB0D2)*8) + 4;
42930:         #define                                 RXB0D24_bit         BANKMASK(RXB0D2), 4
42931:         extern volatile __bit                   RXB0D25             @ (((unsigned) &RXB0D2)*8) + 5;
42932:         #define                                 RXB0D25_bit         BANKMASK(RXB0D2), 5
42933:         extern volatile __bit                   RXB0D26             @ (((unsigned) &RXB0D2)*8) + 6;
42934:         #define                                 RXB0D26_bit         BANKMASK(RXB0D2), 6
42935:         extern volatile __bit                   RXB0D27             @ (((unsigned) &RXB0D2)*8) + 7;
42936:         #define                                 RXB0D27_bit         BANKMASK(RXB0D2), 7
42937:         extern volatile __bit                   RXB0D30             @ (((unsigned) &RXB0D3)*8) + 0;
42938:         #define                                 RXB0D30_bit         BANKMASK(RXB0D3), 0
42939:         extern volatile __bit                   RXB0D31             @ (((unsigned) &RXB0D3)*8) + 1;
42940:         #define                                 RXB0D31_bit         BANKMASK(RXB0D3), 1
42941:         extern volatile __bit                   RXB0D32             @ (((unsigned) &RXB0D3)*8) + 2;
42942:         #define                                 RXB0D32_bit         BANKMASK(RXB0D3), 2
42943:         extern volatile __bit                   RXB0D33             @ (((unsigned) &RXB0D3)*8) + 3;
42944:         #define                                 RXB0D33_bit         BANKMASK(RXB0D3), 3
42945:         extern volatile __bit                   RXB0D34             @ (((unsigned) &RXB0D3)*8) + 4;
42946:         #define                                 RXB0D34_bit         BANKMASK(RXB0D3), 4
42947:         extern volatile __bit                   RXB0D35             @ (((unsigned) &RXB0D3)*8) + 5;
42948:         #define                                 RXB0D35_bit         BANKMASK(RXB0D3), 5
42949:         extern volatile __bit                   RXB0D36             @ (((unsigned) &RXB0D3)*8) + 6;
42950:         #define                                 RXB0D36_bit         BANKMASK(RXB0D3), 6
42951:         extern volatile __bit                   RXB0D37             @ (((unsigned) &RXB0D3)*8) + 7;
42952:         #define                                 RXB0D37_bit         BANKMASK(RXB0D3), 7
42953:         extern volatile __bit                   RXB0D40             @ (((unsigned) &RXB0D4)*8) + 0;
42954:         #define                                 RXB0D40_bit         BANKMASK(RXB0D4), 0
42955:         extern volatile __bit                   RXB0D41             @ (((unsigned) &RXB0D4)*8) + 1;
42956:         #define                                 RXB0D41_bit         BANKMASK(RXB0D4), 1
42957:         extern volatile __bit                   RXB0D42             @ (((unsigned) &RXB0D4)*8) + 2;
42958:         #define                                 RXB0D42_bit         BANKMASK(RXB0D4), 2
42959:         extern volatile __bit                   RXB0D43             @ (((unsigned) &RXB0D4)*8) + 3;
42960:         #define                                 RXB0D43_bit         BANKMASK(RXB0D4), 3
42961:         extern volatile __bit                   RXB0D44             @ (((unsigned) &RXB0D4)*8) + 4;
42962:         #define                                 RXB0D44_bit         BANKMASK(RXB0D4), 4
42963:         extern volatile __bit                   RXB0D45             @ (((unsigned) &RXB0D4)*8) + 5;
42964:         #define                                 RXB0D45_bit         BANKMASK(RXB0D4), 5
42965:         extern volatile __bit                   RXB0D46             @ (((unsigned) &RXB0D4)*8) + 6;
42966:         #define                                 RXB0D46_bit         BANKMASK(RXB0D4), 6
42967:         extern volatile __bit                   RXB0D47             @ (((unsigned) &RXB0D4)*8) + 7;
42968:         #define                                 RXB0D47_bit         BANKMASK(RXB0D4), 7
42969:         extern volatile __bit                   RXB0D50             @ (((unsigned) &RXB0D5)*8) + 0;
42970:         #define                                 RXB0D50_bit         BANKMASK(RXB0D5), 0
42971:         extern volatile __bit                   RXB0D51             @ (((unsigned) &RXB0D5)*8) + 1;
42972:         #define                                 RXB0D51_bit         BANKMASK(RXB0D5), 1
42973:         extern volatile __bit                   RXB0D52             @ (((unsigned) &RXB0D5)*8) + 2;
42974:         #define                                 RXB0D52_bit         BANKMASK(RXB0D5), 2
42975:         extern volatile __bit                   RXB0D53             @ (((unsigned) &RXB0D5)*8) + 3;
42976:         #define                                 RXB0D53_bit         BANKMASK(RXB0D5), 3
42977:         extern volatile __bit                   RXB0D54             @ (((unsigned) &RXB0D5)*8) + 4;
42978:         #define                                 RXB0D54_bit         BANKMASK(RXB0D5), 4
42979:         extern volatile __bit                   RXB0D55             @ (((unsigned) &RXB0D5)*8) + 5;
42980:         #define                                 RXB0D55_bit         BANKMASK(RXB0D5), 5
42981:         extern volatile __bit                   RXB0D56             @ (((unsigned) &RXB0D5)*8) + 6;
42982:         #define                                 RXB0D56_bit         BANKMASK(RXB0D5), 6
42983:         extern volatile __bit                   RXB0D57             @ (((unsigned) &RXB0D5)*8) + 7;
42984:         #define                                 RXB0D57_bit         BANKMASK(RXB0D5), 7
42985:         extern volatile __bit                   RXB0D60             @ (((unsigned) &RXB0D6)*8) + 0;
42986:         #define                                 RXB0D60_bit         BANKMASK(RXB0D6), 0
42987:         extern volatile __bit                   RXB0D61             @ (((unsigned) &RXB0D6)*8) + 1;
42988:         #define                                 RXB0D61_bit         BANKMASK(RXB0D6), 1
42989:         extern volatile __bit                   RXB0D62             @ (((unsigned) &RXB0D6)*8) + 2;
42990:         #define                                 RXB0D62_bit         BANKMASK(RXB0D6), 2
42991:         extern volatile __bit                   RXB0D63             @ (((unsigned) &RXB0D6)*8) + 3;
42992:         #define                                 RXB0D63_bit         BANKMASK(RXB0D6), 3
42993:         extern volatile __bit                   RXB0D64             @ (((unsigned) &RXB0D6)*8) + 4;
42994:         #define                                 RXB0D64_bit         BANKMASK(RXB0D6), 4
42995:         extern volatile __bit                   RXB0D65             @ (((unsigned) &RXB0D6)*8) + 5;
42996:         #define                                 RXB0D65_bit         BANKMASK(RXB0D6), 5
42997:         extern volatile __bit                   RXB0D66             @ (((unsigned) &RXB0D6)*8) + 6;
42998:         #define                                 RXB0D66_bit         BANKMASK(RXB0D6), 6
42999:         extern volatile __bit                   RXB0D67             @ (((unsigned) &RXB0D6)*8) + 7;
43000:         #define                                 RXB0D67_bit         BANKMASK(RXB0D6), 7
43001:         extern volatile __bit                   RXB0D70             @ (((unsigned) &RXB0D7)*8) + 0;
43002:         #define                                 RXB0D70_bit         BANKMASK(RXB0D7), 0
43003:         extern volatile __bit                   RXB0D71             @ (((unsigned) &RXB0D7)*8) + 1;
43004:         #define                                 RXB0D71_bit         BANKMASK(RXB0D7), 1
43005:         extern volatile __bit                   RXB0D72             @ (((unsigned) &RXB0D7)*8) + 2;
43006:         #define                                 RXB0D72_bit         BANKMASK(RXB0D7), 2
43007:         extern volatile __bit                   RXB0D73             @ (((unsigned) &RXB0D7)*8) + 3;
43008:         #define                                 RXB0D73_bit         BANKMASK(RXB0D7), 3
43009:         extern volatile __bit                   RXB0D74             @ (((unsigned) &RXB0D7)*8) + 4;
43010:         #define                                 RXB0D74_bit         BANKMASK(RXB0D7), 4
43011:         extern volatile __bit                   RXB0D75             @ (((unsigned) &RXB0D7)*8) + 5;
43012:         #define                                 RXB0D75_bit         BANKMASK(RXB0D7), 5
43013:         extern volatile __bit                   RXB0D76             @ (((unsigned) &RXB0D7)*8) + 6;
43014:         #define                                 RXB0D76_bit         BANKMASK(RXB0D7), 6
43015:         extern volatile __bit                   RXB0D77             @ (((unsigned) &RXB0D7)*8) + 7;
43016:         #define                                 RXB0D77_bit         BANKMASK(RXB0D7), 7
43017:         extern volatile __bit                   RXB0DLC0            @ (((unsigned) &RXB0DLC)*8) + 0;
43018:         #define                                 RXB0DLC0_bit        BANKMASK(RXB0DLC), 0
43019:         extern volatile __bit                   RXB0DLC1            @ (((unsigned) &RXB0DLC)*8) + 1;
43020:         #define                                 RXB0DLC1_bit        BANKMASK(RXB0DLC), 1
43021:         extern volatile __bit                   RXB0DLC2            @ (((unsigned) &RXB0DLC)*8) + 2;
43022:         #define                                 RXB0DLC2_bit        BANKMASK(RXB0DLC), 2
43023:         extern volatile __bit                   RXB0DLC3            @ (((unsigned) &RXB0DLC)*8) + 3;
43024:         #define                                 RXB0DLC3_bit        BANKMASK(RXB0DLC), 3
43025:         extern volatile __bit                   RXB0EID0            @ (((unsigned) &RXB0EIDL)*8) + 0;
43026:         #define                                 RXB0EID0_bit        BANKMASK(RXB0EIDL), 0
43027:         extern volatile __bit                   RXB0EID1            @ (((unsigned) &RXB0EIDL)*8) + 1;
43028:         #define                                 RXB0EID1_bit        BANKMASK(RXB0EIDL), 1
43029:         extern volatile __bit                   RXB0EID10           @ (((unsigned) &RXB0EIDH)*8) + 2;
43030:         #define                                 RXB0EID10_bit       BANKMASK(RXB0EIDH), 2
43031:         extern volatile __bit                   RXB0EID11           @ (((unsigned) &RXB0EIDH)*8) + 3;
43032:         #define                                 RXB0EID11_bit       BANKMASK(RXB0EIDH), 3
43033:         extern volatile __bit                   RXB0EID12           @ (((unsigned) &RXB0EIDH)*8) + 4;
43034:         #define                                 RXB0EID12_bit       BANKMASK(RXB0EIDH), 4
43035:         extern volatile __bit                   RXB0EID13           @ (((unsigned) &RXB0EIDH)*8) + 5;
43036:         #define                                 RXB0EID13_bit       BANKMASK(RXB0EIDH), 5
43037:         extern volatile __bit                   RXB0EID14           @ (((unsigned) &RXB0EIDH)*8) + 6;
43038:         #define                                 RXB0EID14_bit       BANKMASK(RXB0EIDH), 6
43039:         extern volatile __bit                   RXB0EID15           @ (((unsigned) &RXB0EIDH)*8) + 7;
43040:         #define                                 RXB0EID15_bit       BANKMASK(RXB0EIDH), 7
43041:         extern volatile __bit                   RXB0EID16           @ (((unsigned) &RXB0SIDL)*8) + 0;
43042:         #define                                 RXB0EID16_bit       BANKMASK(RXB0SIDL), 0
43043:         extern volatile __bit                   RXB0EID17           @ (((unsigned) &RXB0SIDL)*8) + 1;
43044:         #define                                 RXB0EID17_bit       BANKMASK(RXB0SIDL), 1
43045:         extern volatile __bit                   RXB0EID2            @ (((unsigned) &RXB0EIDL)*8) + 2;
43046:         #define                                 RXB0EID2_bit        BANKMASK(RXB0EIDL), 2
43047:         extern volatile __bit                   RXB0EID3            @ (((unsigned) &RXB0EIDL)*8) + 3;
43048:         #define                                 RXB0EID3_bit        BANKMASK(RXB0EIDL), 3
43049:         extern volatile __bit                   RXB0EID4            @ (((unsigned) &RXB0EIDL)*8) + 4;
43050:         #define                                 RXB0EID4_bit        BANKMASK(RXB0EIDL), 4
43051:         extern volatile __bit                   RXB0EID5            @ (((unsigned) &RXB0EIDL)*8) + 5;
43052:         #define                                 RXB0EID5_bit        BANKMASK(RXB0EIDL), 5
43053:         extern volatile __bit                   RXB0EID6            @ (((unsigned) &RXB0EIDL)*8) + 6;
43054:         #define                                 RXB0EID6_bit        BANKMASK(RXB0EIDL), 6
43055:         extern volatile __bit                   RXB0EID7            @ (((unsigned) &RXB0EIDL)*8) + 7;
43056:         #define                                 RXB0EID7_bit        BANKMASK(RXB0EIDL), 7
43057:         extern volatile __bit                   RXB0EID8            @ (((unsigned) &RXB0EIDH)*8) + 0;
43058:         #define                                 RXB0EID8_bit        BANKMASK(RXB0EIDH), 0
43059:         extern volatile __bit                   RXB0EID9            @ (((unsigned) &RXB0EIDH)*8) + 1;
43060:         #define                                 RXB0EID9_bit        BANKMASK(RXB0EIDH), 1
43061:         extern volatile __bit                   RXB0EXID            @ (((unsigned) &RXB0SIDL)*8) + 3;
43062:         #define                                 RXB0EXID_bit        BANKMASK(RXB0SIDL), 3
43063:         extern volatile __bit                   RXB0FILHIT0         @ (((unsigned) &RXB0CON)*8) + 0;
43064:         #define                                 RXB0FILHIT0_bit     BANKMASK(RXB0CON), 0
43065:         extern volatile __bit                   RXB0FILHIT1         @ (((unsigned) &RXB0CON)*8) + 1;
43066:         #define                                 RXB0FILHIT1_bit     BANKMASK(RXB0CON), 1
43067:         extern volatile __bit                   RXB0FILHIT2         @ (((unsigned) &RXB0CON)*8) + 2;
43068:         #define                                 RXB0FILHIT2_bit     BANKMASK(RXB0CON), 2
43069:         extern volatile __bit                   RXB0FILHIT3         @ (((unsigned) &RXB0CON)*8) + 3;
43070:         #define                                 RXB0FILHIT3_bit     BANKMASK(RXB0CON), 3
43071:         extern volatile __bit                   RXB0FILHIT4         @ (((unsigned) &RXB0CON)*8) + 4;
43072:         #define                                 RXB0FILHIT4_bit     BANKMASK(RXB0CON), 4
43073:         extern volatile __bit                   RXB0FUL             @ (((unsigned) &RXB0CON)*8) + 7;
43074:         #define                                 RXB0FUL_bit         BANKMASK(RXB0CON), 7
43075:         extern volatile __bit                   RXB0IF              @ (((unsigned) &PIR5)*8) + 0;
43076:         #define                                 RXB0IF_bit          BANKMASK(PIR5), 0
43077:         extern volatile __bit                   RXB0IP              @ (((unsigned) &IPR5)*8) + 0;
43078:         #define                                 RXB0IP_bit          BANKMASK(IPR5), 0
43079:         extern volatile __bit                   RXB0M0              @ (((unsigned) &RXB0CON)*8) + 5;
43080:         #define                                 RXB0M0_bit          BANKMASK(RXB0CON), 5
43081:         extern volatile __bit                   RXB0M1              @ (((unsigned) &RXB0CON)*8) + 6;
43082:         #define                                 RXB0M1_bit          BANKMASK(RXB0CON), 6
43083:         extern volatile __bit                   RXB0OVFL            @ (((unsigned) &COMSTAT)*8) + 7;
43084:         #define                                 RXB0OVFL_bit        BANKMASK(COMSTAT), 7
43085:         extern volatile __bit                   RXB0OVFL_NOT_FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
43086:         #define                                 RXB0OVFL_NOT_FIFOEMPTY_bit BANKMASK(COMSTAT), 7
43087:         extern volatile __bit                   RXB0RB0             @ (((unsigned) &RXB0DLC)*8) + 4;
43088:         #define                                 RXB0RB0_bit         BANKMASK(RXB0DLC), 4
43089:         extern volatile __bit                   RXB0RB1             @ (((unsigned) &RXB0DLC)*8) + 5;
43090:         #define                                 RXB0RB1_bit         BANKMASK(RXB0DLC), 5
43091:         extern volatile __bit                   RXB0RTR             @ (((unsigned) &RXB0DLC)*8) + 6;
43092:         #define                                 RXB0RTR_bit         BANKMASK(RXB0DLC), 6
43093:         extern volatile __bit                   RXB0RTRR0           @ (((unsigned) &RXB0CON)*8) + 3;
43094:         #define                                 RXB0RTRR0_bit       BANKMASK(RXB0CON), 3
43095:         extern volatile __bit                   RXB0RTRRO           @ (((unsigned) &RXB0CON)*8) + 5;
43096:         #define                                 RXB0RTRRO_bit       BANKMASK(RXB0CON), 5
43097:         extern volatile __bit                   RXB0SID0            @ (((unsigned) &RXB0SIDL)*8) + 5;
43098:         #define                                 RXB0SID0_bit        BANKMASK(RXB0SIDL), 5
43099:         extern volatile __bit                   RXB0SID1            @ (((unsigned) &RXB0SIDL)*8) + 6;
43100:         #define                                 RXB0SID1_bit        BANKMASK(RXB0SIDL), 6
43101:         extern volatile __bit                   RXB0SID10           @ (((unsigned) &RXB0SIDH)*8) + 7;
43102:         #define                                 RXB0SID10_bit       BANKMASK(RXB0SIDH), 7
43103:         extern volatile __bit                   RXB0SID2            @ (((unsigned) &RXB0SIDL)*8) + 7;
43104:         #define                                 RXB0SID2_bit        BANKMASK(RXB0SIDL), 7
43105:         extern volatile __bit                   RXB0SID3            @ (((unsigned) &RXB0SIDH)*8) + 0;
43106:         #define                                 RXB0SID3_bit        BANKMASK(RXB0SIDH), 0
43107:         extern volatile __bit                   RXB0SID4            @ (((unsigned) &RXB0SIDH)*8) + 1;
43108:         #define                                 RXB0SID4_bit        BANKMASK(RXB0SIDH), 1
43109:         extern volatile __bit                   RXB0SID5            @ (((unsigned) &RXB0SIDH)*8) + 2;
43110:         #define                                 RXB0SID5_bit        BANKMASK(RXB0SIDH), 2
43111:         extern volatile __bit                   RXB0SID6            @ (((unsigned) &RXB0SIDH)*8) + 3;
43112:         #define                                 RXB0SID6_bit        BANKMASK(RXB0SIDH), 3
43113:         extern volatile __bit                   RXB0SID7            @ (((unsigned) &RXB0SIDH)*8) + 4;
43114:         #define                                 RXB0SID7_bit        BANKMASK(RXB0SIDH), 4
43115:         extern volatile __bit                   RXB0SID8            @ (((unsigned) &RXB0SIDH)*8) + 5;
43116:         #define                                 RXB0SID8_bit        BANKMASK(RXB0SIDH), 5
43117:         extern volatile __bit                   RXB0SID9            @ (((unsigned) &RXB0SIDH)*8) + 6;
43118:         #define                                 RXB0SID9_bit        BANKMASK(RXB0SIDH), 6
43119:         extern volatile __bit                   RXB0SRR             @ (((unsigned) &RXB0SIDL)*8) + 4;
43120:         #define                                 RXB0SRR_bit         BANKMASK(RXB0SIDL), 4
43121:         extern volatile __bit                   RXB1D00             @ (((unsigned) &RXB1D0)*8) + 0;
43122:         #define                                 RXB1D00_bit         BANKMASK(RXB1D0), 0
43123:         extern volatile __bit                   RXB1D01             @ (((unsigned) &RXB1D0)*8) + 1;
43124:         #define                                 RXB1D01_bit         BANKMASK(RXB1D0), 1
43125:         extern volatile __bit                   RXB1D02             @ (((unsigned) &RXB1D0)*8) + 2;
43126:         #define                                 RXB1D02_bit         BANKMASK(RXB1D0), 2
43127:         extern volatile __bit                   RXB1D03             @ (((unsigned) &RXB1D0)*8) + 3;
43128:         #define                                 RXB1D03_bit         BANKMASK(RXB1D0), 3
43129:         extern volatile __bit                   RXB1D04             @ (((unsigned) &RXB1D0)*8) + 4;
43130:         #define                                 RXB1D04_bit         BANKMASK(RXB1D0), 4
43131:         extern volatile __bit                   RXB1D05             @ (((unsigned) &RXB1D0)*8) + 5;
43132:         #define                                 RXB1D05_bit         BANKMASK(RXB1D0), 5
43133:         extern volatile __bit                   RXB1D06             @ (((unsigned) &RXB1D0)*8) + 6;
43134:         #define                                 RXB1D06_bit         BANKMASK(RXB1D0), 6
43135:         extern volatile __bit                   RXB1D07             @ (((unsigned) &RXB1D0)*8) + 7;
43136:         #define                                 RXB1D07_bit         BANKMASK(RXB1D0), 7
43137:         extern volatile __bit                   RXB1D10             @ (((unsigned) &RXB1D1)*8) + 0;
43138:         #define                                 RXB1D10_bit         BANKMASK(RXB1D1), 0
43139:         extern volatile __bit                   RXB1D11             @ (((unsigned) &RXB1D1)*8) + 1;
43140:         #define                                 RXB1D11_bit         BANKMASK(RXB1D1), 1
43141:         extern volatile __bit                   RXB1D12             @ (((unsigned) &RXB1D1)*8) + 2;
43142:         #define                                 RXB1D12_bit         BANKMASK(RXB1D1), 2
43143:         extern volatile __bit                   RXB1D13             @ (((unsigned) &RXB1D1)*8) + 3;
43144:         #define                                 RXB1D13_bit         BANKMASK(RXB1D1), 3
43145:         extern volatile __bit                   RXB1D14             @ (((unsigned) &RXB1D1)*8) + 4;
43146:         #define                                 RXB1D14_bit         BANKMASK(RXB1D1), 4
43147:         extern volatile __bit                   RXB1D15             @ (((unsigned) &RXB1D1)*8) + 5;
43148:         #define                                 RXB1D15_bit         BANKMASK(RXB1D1), 5
43149:         extern volatile __bit                   RXB1D16             @ (((unsigned) &RXB1D1)*8) + 6;
43150:         #define                                 RXB1D16_bit         BANKMASK(RXB1D1), 6
43151:         extern volatile __bit                   RXB1D17             @ (((unsigned) &RXB1D1)*8) + 7;
43152:         #define                                 RXB1D17_bit         BANKMASK(RXB1D1), 7
43153:         extern volatile __bit                   RXB1D20             @ (((unsigned) &RXB1D2)*8) + 0;
43154:         #define                                 RXB1D20_bit         BANKMASK(RXB1D2), 0
43155:         extern volatile __bit                   RXB1D21             @ (((unsigned) &RXB1D2)*8) + 1;
43156:         #define                                 RXB1D21_bit         BANKMASK(RXB1D2), 1
43157:         extern volatile __bit                   RXB1D22             @ (((unsigned) &RXB1D2)*8) + 2;
43158:         #define                                 RXB1D22_bit         BANKMASK(RXB1D2), 2
43159:         extern volatile __bit                   RXB1D23             @ (((unsigned) &RXB1D2)*8) + 3;
43160:         #define                                 RXB1D23_bit         BANKMASK(RXB1D2), 3
43161:         extern volatile __bit                   RXB1D24             @ (((unsigned) &RXB1D2)*8) + 4;
43162:         #define                                 RXB1D24_bit         BANKMASK(RXB1D2), 4
43163:         extern volatile __bit                   RXB1D25             @ (((unsigned) &RXB1D2)*8) + 5;
43164:         #define                                 RXB1D25_bit         BANKMASK(RXB1D2), 5
43165:         extern volatile __bit                   RXB1D26             @ (((unsigned) &RXB1D2)*8) + 6;
43166:         #define                                 RXB1D26_bit         BANKMASK(RXB1D2), 6
43167:         extern volatile __bit                   RXB1D27             @ (((unsigned) &RXB1D2)*8) + 7;
43168:         #define                                 RXB1D27_bit         BANKMASK(RXB1D2), 7
43169:         extern volatile __bit                   RXB1D30             @ (((unsigned) &RXB1D3)*8) + 0;
43170:         #define                                 RXB1D30_bit         BANKMASK(RXB1D3), 0
43171:         extern volatile __bit                   RXB1D31             @ (((unsigned) &RXB1D3)*8) + 1;
43172:         #define                                 RXB1D31_bit         BANKMASK(RXB1D3), 1
43173:         extern volatile __bit                   RXB1D32             @ (((unsigned) &RXB1D3)*8) + 2;
43174:         #define                                 RXB1D32_bit         BANKMASK(RXB1D3), 2
43175:         extern volatile __bit                   RXB1D33             @ (((unsigned) &RXB1D3)*8) + 3;
43176:         #define                                 RXB1D33_bit         BANKMASK(RXB1D3), 3
43177:         extern volatile __bit                   RXB1D34             @ (((unsigned) &RXB1D3)*8) + 4;
43178:         #define                                 RXB1D34_bit         BANKMASK(RXB1D3), 4
43179:         extern volatile __bit                   RXB1D35             @ (((unsigned) &RXB1D3)*8) + 5;
43180:         #define                                 RXB1D35_bit         BANKMASK(RXB1D3), 5
43181:         extern volatile __bit                   RXB1D36             @ (((unsigned) &RXB1D3)*8) + 6;
43182:         #define                                 RXB1D36_bit         BANKMASK(RXB1D3), 6
43183:         extern volatile __bit                   RXB1D37             @ (((unsigned) &RXB1D3)*8) + 7;
43184:         #define                                 RXB1D37_bit         BANKMASK(RXB1D3), 7
43185:         extern volatile __bit                   RXB1D40             @ (((unsigned) &RXB1D4)*8) + 0;
43186:         #define                                 RXB1D40_bit         BANKMASK(RXB1D4), 0
43187:         extern volatile __bit                   RXB1D41             @ (((unsigned) &RXB1D4)*8) + 1;
43188:         #define                                 RXB1D41_bit         BANKMASK(RXB1D4), 1
43189:         extern volatile __bit                   RXB1D42             @ (((unsigned) &RXB1D4)*8) + 2;
43190:         #define                                 RXB1D42_bit         BANKMASK(RXB1D4), 2
43191:         extern volatile __bit                   RXB1D43             @ (((unsigned) &RXB1D4)*8) + 3;
43192:         #define                                 RXB1D43_bit         BANKMASK(RXB1D4), 3
43193:         extern volatile __bit                   RXB1D44             @ (((unsigned) &RXB1D4)*8) + 4;
43194:         #define                                 RXB1D44_bit         BANKMASK(RXB1D4), 4
43195:         extern volatile __bit                   RXB1D45             @ (((unsigned) &RXB1D4)*8) + 5;
43196:         #define                                 RXB1D45_bit         BANKMASK(RXB1D4), 5
43197:         extern volatile __bit                   RXB1D46             @ (((unsigned) &RXB1D4)*8) + 6;
43198:         #define                                 RXB1D46_bit         BANKMASK(RXB1D4), 6
43199:         extern volatile __bit                   RXB1D47             @ (((unsigned) &RXB1D4)*8) + 7;
43200:         #define                                 RXB1D47_bit         BANKMASK(RXB1D4), 7
43201:         extern volatile __bit                   RXB1D50             @ (((unsigned) &RXB1D5)*8) + 0;
43202:         #define                                 RXB1D50_bit         BANKMASK(RXB1D5), 0
43203:         extern volatile __bit                   RXB1D51             @ (((unsigned) &RXB1D5)*8) + 1;
43204:         #define                                 RXB1D51_bit         BANKMASK(RXB1D5), 1
43205:         extern volatile __bit                   RXB1D52             @ (((unsigned) &RXB1D5)*8) + 2;
43206:         #define                                 RXB1D52_bit         BANKMASK(RXB1D5), 2
43207:         extern volatile __bit                   RXB1D53             @ (((unsigned) &RXB1D5)*8) + 3;
43208:         #define                                 RXB1D53_bit         BANKMASK(RXB1D5), 3
43209:         extern volatile __bit                   RXB1D54             @ (((unsigned) &RXB1D5)*8) + 4;
43210:         #define                                 RXB1D54_bit         BANKMASK(RXB1D5), 4
43211:         extern volatile __bit                   RXB1D55             @ (((unsigned) &RXB1D5)*8) + 5;
43212:         #define                                 RXB1D55_bit         BANKMASK(RXB1D5), 5
43213:         extern volatile __bit                   RXB1D56             @ (((unsigned) &RXB1D5)*8) + 6;
43214:         #define                                 RXB1D56_bit         BANKMASK(RXB1D5), 6
43215:         extern volatile __bit                   RXB1D57             @ (((unsigned) &RXB1D5)*8) + 7;
43216:         #define                                 RXB1D57_bit         BANKMASK(RXB1D5), 7
43217:         extern volatile __bit                   RXB1D60             @ (((unsigned) &RXB1D6)*8) + 0;
43218:         #define                                 RXB1D60_bit         BANKMASK(RXB1D6), 0
43219:         extern volatile __bit                   RXB1D61             @ (((unsigned) &RXB1D6)*8) + 1;
43220:         #define                                 RXB1D61_bit         BANKMASK(RXB1D6), 1
43221:         extern volatile __bit                   RXB1D62             @ (((unsigned) &RXB1D6)*8) + 2;
43222:         #define                                 RXB1D62_bit         BANKMASK(RXB1D6), 2
43223:         extern volatile __bit                   RXB1D63             @ (((unsigned) &RXB1D6)*8) + 3;
43224:         #define                                 RXB1D63_bit         BANKMASK(RXB1D6), 3
43225:         extern volatile __bit                   RXB1D64             @ (((unsigned) &RXB1D6)*8) + 4;
43226:         #define                                 RXB1D64_bit         BANKMASK(RXB1D6), 4
43227:         extern volatile __bit                   RXB1D65             @ (((unsigned) &RXB1D6)*8) + 5;
43228:         #define                                 RXB1D65_bit         BANKMASK(RXB1D6), 5
43229:         extern volatile __bit                   RXB1D66             @ (((unsigned) &RXB1D6)*8) + 6;
43230:         #define                                 RXB1D66_bit         BANKMASK(RXB1D6), 6
43231:         extern volatile __bit                   RXB1D67             @ (((unsigned) &RXB1D6)*8) + 7;
43232:         #define                                 RXB1D67_bit         BANKMASK(RXB1D6), 7
43233:         extern volatile __bit                   RXB1D70             @ (((unsigned) &RXB1D7)*8) + 0;
43234:         #define                                 RXB1D70_bit         BANKMASK(RXB1D7), 0
43235:         extern volatile __bit                   RXB1D71             @ (((unsigned) &RXB1D7)*8) + 1;
43236:         #define                                 RXB1D71_bit         BANKMASK(RXB1D7), 1
43237:         extern volatile __bit                   RXB1D72             @ (((unsigned) &RXB1D7)*8) + 2;
43238:         #define                                 RXB1D72_bit         BANKMASK(RXB1D7), 2
43239:         extern volatile __bit                   RXB1D73             @ (((unsigned) &RXB1D7)*8) + 3;
43240:         #define                                 RXB1D73_bit         BANKMASK(RXB1D7), 3
43241:         extern volatile __bit                   RXB1D74             @ (((unsigned) &RXB1D7)*8) + 4;
43242:         #define                                 RXB1D74_bit         BANKMASK(RXB1D7), 4
43243:         extern volatile __bit                   RXB1D75             @ (((unsigned) &RXB1D7)*8) + 5;
43244:         #define                                 RXB1D75_bit         BANKMASK(RXB1D7), 5
43245:         extern volatile __bit                   RXB1D76             @ (((unsigned) &RXB1D7)*8) + 6;
43246:         #define                                 RXB1D76_bit         BANKMASK(RXB1D7), 6
43247:         extern volatile __bit                   RXB1D77             @ (((unsigned) &RXB1D7)*8) + 7;
43248:         #define                                 RXB1D77_bit         BANKMASK(RXB1D7), 7
43249:         extern volatile __bit                   RXB1DLC0            @ (((unsigned) &RXB1DLC)*8) + 0;
43250:         #define                                 RXB1DLC0_bit        BANKMASK(RXB1DLC), 0
43251:         extern volatile __bit                   RXB1DLC1            @ (((unsigned) &RXB1DLC)*8) + 1;
43252:         #define                                 RXB1DLC1_bit        BANKMASK(RXB1DLC), 1
43253:         extern volatile __bit                   RXB1DLC2            @ (((unsigned) &RXB1DLC)*8) + 2;
43254:         #define                                 RXB1DLC2_bit        BANKMASK(RXB1DLC), 2
43255:         extern volatile __bit                   RXB1DLC3            @ (((unsigned) &RXB1DLC)*8) + 3;
43256:         #define                                 RXB1DLC3_bit        BANKMASK(RXB1DLC), 3
43257:         extern volatile __bit                   RXB1EID0            @ (((unsigned) &RXB1EIDL)*8) + 0;
43258:         #define                                 RXB1EID0_bit        BANKMASK(RXB1EIDL), 0
43259:         extern volatile __bit                   RXB1EID1            @ (((unsigned) &RXB1EIDL)*8) + 1;
43260:         #define                                 RXB1EID1_bit        BANKMASK(RXB1EIDL), 1
43261:         extern volatile __bit                   RXB1EID10           @ (((unsigned) &RXB1EIDH)*8) + 2;
43262:         #define                                 RXB1EID10_bit       BANKMASK(RXB1EIDH), 2
43263:         extern volatile __bit                   RXB1EID11           @ (((unsigned) &RXB1EIDH)*8) + 3;
43264:         #define                                 RXB1EID11_bit       BANKMASK(RXB1EIDH), 3
43265:         extern volatile __bit                   RXB1EID12           @ (((unsigned) &RXB1EIDH)*8) + 4;
43266:         #define                                 RXB1EID12_bit       BANKMASK(RXB1EIDH), 4
43267:         extern volatile __bit                   RXB1EID13           @ (((unsigned) &RXB1EIDH)*8) + 5;
43268:         #define                                 RXB1EID13_bit       BANKMASK(RXB1EIDH), 5
43269:         extern volatile __bit                   RXB1EID14           @ (((unsigned) &RXB1EIDH)*8) + 6;
43270:         #define                                 RXB1EID14_bit       BANKMASK(RXB1EIDH), 6
43271:         extern volatile __bit                   RXB1EID15           @ (((unsigned) &RXB1EIDH)*8) + 7;
43272:         #define                                 RXB1EID15_bit       BANKMASK(RXB1EIDH), 7
43273:         extern volatile __bit                   RXB1EID16           @ (((unsigned) &RXB1SIDL)*8) + 0;
43274:         #define                                 RXB1EID16_bit       BANKMASK(RXB1SIDL), 0
43275:         extern volatile __bit                   RXB1EID17           @ (((unsigned) &RXB1SIDL)*8) + 1;
43276:         #define                                 RXB1EID17_bit       BANKMASK(RXB1SIDL), 1
43277:         extern volatile __bit                   RXB1EID2            @ (((unsigned) &RXB1EIDL)*8) + 2;
43278:         #define                                 RXB1EID2_bit        BANKMASK(RXB1EIDL), 2
43279:         extern volatile __bit                   RXB1EID3            @ (((unsigned) &RXB1EIDL)*8) + 3;
43280:         #define                                 RXB1EID3_bit        BANKMASK(RXB1EIDL), 3
43281:         extern volatile __bit                   RXB1EID4            @ (((unsigned) &RXB1EIDL)*8) + 4;
43282:         #define                                 RXB1EID4_bit        BANKMASK(RXB1EIDL), 4
43283:         extern volatile __bit                   RXB1EID5            @ (((unsigned) &RXB1EIDL)*8) + 5;
43284:         #define                                 RXB1EID5_bit        BANKMASK(RXB1EIDL), 5
43285:         extern volatile __bit                   RXB1EID6            @ (((unsigned) &RXB1EIDL)*8) + 6;
43286:         #define                                 RXB1EID6_bit        BANKMASK(RXB1EIDL), 6
43287:         extern volatile __bit                   RXB1EID7            @ (((unsigned) &RXB1EIDL)*8) + 7;
43288:         #define                                 RXB1EID7_bit        BANKMASK(RXB1EIDL), 7
43289:         extern volatile __bit                   RXB1EID8            @ (((unsigned) &RXB1EIDH)*8) + 0;
43290:         #define                                 RXB1EID8_bit        BANKMASK(RXB1EIDH), 0
43291:         extern volatile __bit                   RXB1EID9            @ (((unsigned) &RXB1EIDH)*8) + 1;
43292:         #define                                 RXB1EID9_bit        BANKMASK(RXB1EIDH), 1
43293:         extern volatile __bit                   RXB1EXID            @ (((unsigned) &RXB1SIDL)*8) + 3;
43294:         #define                                 RXB1EXID_bit        BANKMASK(RXB1SIDL), 3
43295:         extern volatile __bit                   RXB1FILHIT0         @ (((unsigned) &RXB1CON)*8) + 0;
43296:         #define                                 RXB1FILHIT0_bit     BANKMASK(RXB1CON), 0
43297:         extern volatile __bit                   RXB1FILHIT1         @ (((unsigned) &RXB1CON)*8) + 1;
43298:         #define                                 RXB1FILHIT1_bit     BANKMASK(RXB1CON), 1
43299:         extern volatile __bit                   RXB1FILHIT2         @ (((unsigned) &RXB1CON)*8) + 2;
43300:         #define                                 RXB1FILHIT2_bit     BANKMASK(RXB1CON), 2
43301:         extern volatile __bit                   RXB1FILHIT3         @ (((unsigned) &RXB1CON)*8) + 3;
43302:         #define                                 RXB1FILHIT3_bit     BANKMASK(RXB1CON), 3
43303:         extern volatile __bit                   RXB1FILHIT4         @ (((unsigned) &RXB1CON)*8) + 4;
43304:         #define                                 RXB1FILHIT4_bit     BANKMASK(RXB1CON), 4
43305:         extern volatile __bit                   RXB1FUL             @ (((unsigned) &RXB1CON)*8) + 7;
43306:         #define                                 RXB1FUL_bit         BANKMASK(RXB1CON), 7
43307:         extern volatile __bit                   RXB1IF              @ (((unsigned) &PIR5)*8) + 1;
43308:         #define                                 RXB1IF_bit          BANKMASK(PIR5), 1
43309:         extern volatile __bit                   RXB1IP              @ (((unsigned) &IPR5)*8) + 1;
43310:         #define                                 RXB1IP_bit          BANKMASK(IPR5), 1
43311:         extern volatile __bit                   RXB1M0              @ (((unsigned) &RXB1CON)*8) + 5;
43312:         #define                                 RXB1M0_bit          BANKMASK(RXB1CON), 5
43313:         extern volatile __bit                   RXB1M1              @ (((unsigned) &RXB1CON)*8) + 6;
43314:         #define                                 RXB1M1_bit          BANKMASK(RXB1CON), 6
43315:         extern volatile __bit                   RXB1OVFL            @ (((unsigned) &COMSTAT)*8) + 6;
43316:         #define                                 RXB1OVFL_bit        BANKMASK(COMSTAT), 6
43317:         extern volatile __bit                   RXB1RB0             @ (((unsigned) &RXB1DLC)*8) + 4;
43318:         #define                                 RXB1RB0_bit         BANKMASK(RXB1DLC), 4
43319:         extern volatile __bit                   RXB1RB1             @ (((unsigned) &RXB1DLC)*8) + 5;
43320:         #define                                 RXB1RB1_bit         BANKMASK(RXB1DLC), 5
43321:         extern volatile __bit                   RXB1RTR             @ (((unsigned) &RXB1DLC)*8) + 6;
43322:         #define                                 RXB1RTR_bit         BANKMASK(RXB1DLC), 6
43323:         extern volatile __bit                   RXB1RTRR0           @ (((unsigned) &RXB1CON)*8) + 3;
43324:         #define                                 RXB1RTRR0_bit       BANKMASK(RXB1CON), 3
43325:         extern volatile __bit                   RXB1RTRRO           @ (((unsigned) &RXB1CON)*8) + 5;
43326:         #define                                 RXB1RTRRO_bit       BANKMASK(RXB1CON), 5
43327:         extern volatile __bit                   RXB1SID0            @ (((unsigned) &RXB1SIDL)*8) + 5;
43328:         #define                                 RXB1SID0_bit        BANKMASK(RXB1SIDL), 5
43329:         extern volatile __bit                   RXB1SID1            @ (((unsigned) &RXB1SIDL)*8) + 6;
43330:         #define                                 RXB1SID1_bit        BANKMASK(RXB1SIDL), 6
43331:         extern volatile __bit                   RXB1SID10           @ (((unsigned) &RXB1SIDH)*8) + 7;
43332:         #define                                 RXB1SID10_bit       BANKMASK(RXB1SIDH), 7
43333:         extern volatile __bit                   RXB1SID2            @ (((unsigned) &RXB1SIDL)*8) + 7;
43334:         #define                                 RXB1SID2_bit        BANKMASK(RXB1SIDL), 7
43335:         extern volatile __bit                   RXB1SID3            @ (((unsigned) &RXB1SIDH)*8) + 0;
43336:         #define                                 RXB1SID3_bit        BANKMASK(RXB1SIDH), 0
43337:         extern volatile __bit                   RXB1SID4            @ (((unsigned) &RXB1SIDH)*8) + 1;
43338:         #define                                 RXB1SID4_bit        BANKMASK(RXB1SIDH), 1
43339:         extern volatile __bit                   RXB1SID5            @ (((unsigned) &RXB1SIDH)*8) + 2;
43340:         #define                                 RXB1SID5_bit        BANKMASK(RXB1SIDH), 2
43341:         extern volatile __bit                   RXB1SID6            @ (((unsigned) &RXB1SIDH)*8) + 3;
43342:         #define                                 RXB1SID6_bit        BANKMASK(RXB1SIDH), 3
43343:         extern volatile __bit                   RXB1SID7            @ (((unsigned) &RXB1SIDH)*8) + 4;
43344:         #define                                 RXB1SID7_bit        BANKMASK(RXB1SIDH), 4
43345:         extern volatile __bit                   RXB1SID8            @ (((unsigned) &RXB1SIDH)*8) + 5;
43346:         #define                                 RXB1SID8_bit        BANKMASK(RXB1SIDH), 5
43347:         extern volatile __bit                   RXB1SID9            @ (((unsigned) &RXB1SIDH)*8) + 6;
43348:         #define                                 RXB1SID9_bit        BANKMASK(RXB1SIDH), 6
43349:         extern volatile __bit                   RXB1SRR             @ (((unsigned) &RXB1SIDL)*8) + 4;
43350:         #define                                 RXB1SRR_bit         BANKMASK(RXB1SIDL), 4
43351:         extern volatile __bit                   RXBNIE              @ (((unsigned) &PIE3)*8) + 1;
43352:         #define                                 RXBNIE_bit          BANKMASK(PIE3), 1
43353:         extern volatile __bit                   RXBNIF              @ (((unsigned) &PIR3)*8) + 1;
43354:         #define                                 RXBNIF_bit          BANKMASK(PIR3), 1
43355:         extern volatile __bit                   RXBNIP              @ (((unsigned) &IPR3)*8) + 1;
43356:         #define                                 RXBNIP_bit          BANKMASK(IPR3), 1
43357:         extern volatile __bit                   RXBNOVFL            @ (((unsigned) &COMSTAT)*8) + 6;
43358:         #define                                 RXBNOVFL_bit        BANKMASK(COMSTAT), 6
43359:         extern volatile __bit                   RXBP                @ (((unsigned) &COMSTAT)*8) + 3;
43360:         #define                                 RXBP_bit            BANKMASK(COMSTAT), 3
43361:         extern volatile __bit                   RXBnIE              @ (((unsigned) &PIE5)*8) + 1;
43362:         #define                                 RXBnIE_bit          BANKMASK(PIE5), 1
43363:         extern volatile __bit                   RXBnIF              @ (((unsigned) &PIR5)*8) + 1;
43364:         #define                                 RXBnIF_bit          BANKMASK(PIR5), 1
43365:         extern volatile __bit                   RXBnIP              @ (((unsigned) &IPR5)*8) + 1;
43366:         #define                                 RXBnIP_bit          BANKMASK(IPR5), 1
43367:         extern volatile __bit                   RXDTP1              @ (((unsigned) &BAUDCON1)*8) + 5;
43368:         #define                                 RXDTP1_bit          BANKMASK(BAUDCON1), 5
43369:         extern volatile __bit                   RXDTP2              @ (((unsigned) &BAUDCON2)*8) + 5;
43370:         #define                                 RXDTP2_bit          BANKMASK(BAUDCON2), 5
43371:         extern volatile __bit                   RXF0EID0            @ (((unsigned) &RXF0EIDL)*8) + 0;
43372:         #define                                 RXF0EID0_bit        BANKMASK(RXF0EIDL), 0
43373:         extern volatile __bit                   RXF0EID1            @ (((unsigned) &RXF0EIDL)*8) + 1;
43374:         #define                                 RXF0EID1_bit        BANKMASK(RXF0EIDL), 1
43375:         extern volatile __bit                   RXF0EID10           @ (((unsigned) &RXF0EIDH)*8) + 2;
43376:         #define                                 RXF0EID10_bit       BANKMASK(RXF0EIDH), 2
43377:         extern volatile __bit                   RXF0EID11           @ (((unsigned) &RXF0EIDH)*8) + 3;
43378:         #define                                 RXF0EID11_bit       BANKMASK(RXF0EIDH), 3
43379:         extern volatile __bit                   RXF0EID12           @ (((unsigned) &RXF0EIDH)*8) + 4;
43380:         #define                                 RXF0EID12_bit       BANKMASK(RXF0EIDH), 4
43381:         extern volatile __bit                   RXF0EID13           @ (((unsigned) &RXF0EIDH)*8) + 5;
43382:         #define                                 RXF0EID13_bit       BANKMASK(RXF0EIDH), 5
43383:         extern volatile __bit                   RXF0EID14           @ (((unsigned) &RXF0EIDH)*8) + 6;
43384:         #define                                 RXF0EID14_bit       BANKMASK(RXF0EIDH), 6
43385:         extern volatile __bit                   RXF0EID15           @ (((unsigned) &RXF0EIDH)*8) + 7;
43386:         #define                                 RXF0EID15_bit       BANKMASK(RXF0EIDH), 7
43387:         extern volatile __bit                   RXF0EID16           @ (((unsigned) &RXF0SIDL)*8) + 0;
43388:         #define                                 RXF0EID16_bit       BANKMASK(RXF0SIDL), 0
43389:         extern volatile __bit                   RXF0EID17           @ (((unsigned) &RXF0SIDL)*8) + 1;
43390:         #define                                 RXF0EID17_bit       BANKMASK(RXF0SIDL), 1
43391:         extern volatile __bit                   RXF0EID2            @ (((unsigned) &RXF0EIDL)*8) + 2;
43392:         #define                                 RXF0EID2_bit        BANKMASK(RXF0EIDL), 2
43393:         extern volatile __bit                   RXF0EID3            @ (((unsigned) &RXF0EIDL)*8) + 3;
43394:         #define                                 RXF0EID3_bit        BANKMASK(RXF0EIDL), 3
43395:         extern volatile __bit                   RXF0EID4            @ (((unsigned) &RXF0EIDL)*8) + 4;
43396:         #define                                 RXF0EID4_bit        BANKMASK(RXF0EIDL), 4
43397:         extern volatile __bit                   RXF0EID5            @ (((unsigned) &RXF0EIDL)*8) + 5;
43398:         #define                                 RXF0EID5_bit        BANKMASK(RXF0EIDL), 5
43399:         extern volatile __bit                   RXF0EID6            @ (((unsigned) &RXF0EIDL)*8) + 6;
43400:         #define                                 RXF0EID6_bit        BANKMASK(RXF0EIDL), 6
43401:         extern volatile __bit                   RXF0EID7            @ (((unsigned) &RXF0EIDL)*8) + 7;
43402:         #define                                 RXF0EID7_bit        BANKMASK(RXF0EIDL), 7
43403:         extern volatile __bit                   RXF0EID8            @ (((unsigned) &RXF0EIDH)*8) + 0;
43404:         #define                                 RXF0EID8_bit        BANKMASK(RXF0EIDH), 0
43405:         extern volatile __bit                   RXF0EID9            @ (((unsigned) &RXF0EIDH)*8) + 1;
43406:         #define                                 RXF0EID9_bit        BANKMASK(RXF0EIDH), 1
43407:         extern volatile __bit                   RXF0EN              @ (((unsigned) &RXFCON0)*8) + 0;
43408:         #define                                 RXF0EN_bit          BANKMASK(RXFCON0), 0
43409:         extern volatile __bit                   RXF0EXIDEN          @ (((unsigned) &RXF0SIDL)*8) + 3;
43410:         #define                                 RXF0EXIDEN_bit      BANKMASK(RXF0SIDL), 3
43411:         extern volatile __bit                   RXF0SID0            @ (((unsigned) &RXF0SIDL)*8) + 5;
43412:         #define                                 RXF0SID0_bit        BANKMASK(RXF0SIDL), 5
43413:         extern volatile __bit                   RXF0SID1            @ (((unsigned) &RXF0SIDL)*8) + 6;
43414:         #define                                 RXF0SID1_bit        BANKMASK(RXF0SIDL), 6
43415:         extern volatile __bit                   RXF0SID10           @ (((unsigned) &RXF0SIDH)*8) + 7;
43416:         #define                                 RXF0SID10_bit       BANKMASK(RXF0SIDH), 7
43417:         extern volatile __bit                   RXF0SID2            @ (((unsigned) &RXF0SIDL)*8) + 7;
43418:         #define                                 RXF0SID2_bit        BANKMASK(RXF0SIDL), 7
43419:         extern volatile __bit                   RXF0SID3            @ (((unsigned) &RXF0SIDH)*8) + 0;
43420:         #define                                 RXF0SID3_bit        BANKMASK(RXF0SIDH), 0
43421:         extern volatile __bit                   RXF0SID4            @ (((unsigned) &RXF0SIDH)*8) + 1;
43422:         #define                                 RXF0SID4_bit        BANKMASK(RXF0SIDH), 1
43423:         extern volatile __bit                   RXF0SID5            @ (((unsigned) &RXF0SIDH)*8) + 2;
43424:         #define                                 RXF0SID5_bit        BANKMASK(RXF0SIDH), 2
43425:         extern volatile __bit                   RXF0SID6            @ (((unsigned) &RXF0SIDH)*8) + 3;
43426:         #define                                 RXF0SID6_bit        BANKMASK(RXF0SIDH), 3
43427:         extern volatile __bit                   RXF0SID7            @ (((unsigned) &RXF0SIDH)*8) + 4;
43428:         #define                                 RXF0SID7_bit        BANKMASK(RXF0SIDH), 4
43429:         extern volatile __bit                   RXF0SID8            @ (((unsigned) &RXF0SIDH)*8) + 5;
43430:         #define                                 RXF0SID8_bit        BANKMASK(RXF0SIDH), 5
43431:         extern volatile __bit                   RXF0SID9            @ (((unsigned) &RXF0SIDH)*8) + 6;
43432:         #define                                 RXF0SID9_bit        BANKMASK(RXF0SIDH), 6
43433:         extern volatile __bit                   RXF10EID0           @ (((unsigned) &RXF10EIDL)*8) + 0;
43434:         #define                                 RXF10EID0_bit       BANKMASK(RXF10EIDL), 0
43435:         extern volatile __bit                   RXF10EID1           @ (((unsigned) &RXF10EIDL)*8) + 1;
43436:         #define                                 RXF10EID1_bit       BANKMASK(RXF10EIDL), 1
43437:         extern volatile __bit                   RXF10EID10          @ (((unsigned) &RXF10EIDH)*8) + 2;
43438:         #define                                 RXF10EID10_bit      BANKMASK(RXF10EIDH), 2
43439:         extern volatile __bit                   RXF10EID11          @ (((unsigned) &RXF10EIDH)*8) + 3;
43440:         #define                                 RXF10EID11_bit      BANKMASK(RXF10EIDH), 3
43441:         extern volatile __bit                   RXF10EID12          @ (((unsigned) &RXF10EIDH)*8) + 4;
43442:         #define                                 RXF10EID12_bit      BANKMASK(RXF10EIDH), 4
43443:         extern volatile __bit                   RXF10EID13          @ (((unsigned) &RXF10EIDH)*8) + 5;
43444:         #define                                 RXF10EID13_bit      BANKMASK(RXF10EIDH), 5
43445:         extern volatile __bit                   RXF10EID14          @ (((unsigned) &RXF10EIDH)*8) + 6;
43446:         #define                                 RXF10EID14_bit      BANKMASK(RXF10EIDH), 6
43447:         extern volatile __bit                   RXF10EID15          @ (((unsigned) &RXF10EIDH)*8) + 7;
43448:         #define                                 RXF10EID15_bit      BANKMASK(RXF10EIDH), 7
43449:         extern volatile __bit                   RXF10EID16          @ (((unsigned) &RXF10SIDL)*8) + 0;
43450:         #define                                 RXF10EID16_bit      BANKMASK(RXF10SIDL), 0
43451:         extern volatile __bit                   RXF10EID17          @ (((unsigned) &RXF10SIDL)*8) + 1;
43452:         #define                                 RXF10EID17_bit      BANKMASK(RXF10SIDL), 1
43453:         extern volatile __bit                   RXF10EID2           @ (((unsigned) &RXF10EIDL)*8) + 2;
43454:         #define                                 RXF10EID2_bit       BANKMASK(RXF10EIDL), 2
43455:         extern volatile __bit                   RXF10EID3           @ (((unsigned) &RXF10EIDL)*8) + 3;
43456:         #define                                 RXF10EID3_bit       BANKMASK(RXF10EIDL), 3
43457:         extern volatile __bit                   RXF10EID4           @ (((unsigned) &RXF10EIDL)*8) + 4;
43458:         #define                                 RXF10EID4_bit       BANKMASK(RXF10EIDL), 4
43459:         extern volatile __bit                   RXF10EID5           @ (((unsigned) &RXF10EIDL)*8) + 5;
43460:         #define                                 RXF10EID5_bit       BANKMASK(RXF10EIDL), 5
43461:         extern volatile __bit                   RXF10EID6           @ (((unsigned) &RXF10EIDL)*8) + 6;
43462:         #define                                 RXF10EID6_bit       BANKMASK(RXF10EIDL), 6
43463:         extern volatile __bit                   RXF10EID7           @ (((unsigned) &RXF10EIDL)*8) + 7;
43464:         #define                                 RXF10EID7_bit       BANKMASK(RXF10EIDL), 7
43465:         extern volatile __bit                   RXF10EID8           @ (((unsigned) &RXF10EIDH)*8) + 0;
43466:         #define                                 RXF10EID8_bit       BANKMASK(RXF10EIDH), 0
43467:         extern volatile __bit                   RXF10EID9           @ (((unsigned) &RXF10EIDH)*8) + 1;
43468:         #define                                 RXF10EID9_bit       BANKMASK(RXF10EIDH), 1
43469:         extern volatile __bit                   RXF10EN             @ (((unsigned) &RXFCON1)*8) + 2;
43470:         #define                                 RXF10EN_bit         BANKMASK(RXFCON1), 2
43471:         extern volatile __bit                   RXF10EXIDEN         @ (((unsigned) &RXF10SIDL)*8) + 3;
43472:         #define                                 RXF10EXIDEN_bit     BANKMASK(RXF10SIDL), 3
43473:         extern volatile __bit                   RXF10SID0           @ (((unsigned) &RXF10SIDL)*8) + 5;
43474:         #define                                 RXF10SID0_bit       BANKMASK(RXF10SIDL), 5
43475:         extern volatile __bit                   RXF10SID1           @ (((unsigned) &RXF10SIDL)*8) + 6;
43476:         #define                                 RXF10SID1_bit       BANKMASK(RXF10SIDL), 6
43477:         extern volatile __bit                   RXF10SID10          @ (((unsigned) &RXF10SIDH)*8) + 7;
43478:         #define                                 RXF10SID10_bit      BANKMASK(RXF10SIDH), 7
43479:         extern volatile __bit                   RXF10SID2           @ (((unsigned) &RXF10SIDL)*8) + 7;
43480:         #define                                 RXF10SID2_bit       BANKMASK(RXF10SIDL), 7
43481:         extern volatile __bit                   RXF10SID3           @ (((unsigned) &RXF10SIDH)*8) + 0;
43482:         #define                                 RXF10SID3_bit       BANKMASK(RXF10SIDH), 0
43483:         extern volatile __bit                   RXF10SID4           @ (((unsigned) &RXF10SIDH)*8) + 1;
43484:         #define                                 RXF10SID4_bit       BANKMASK(RXF10SIDH), 1
43485:         extern volatile __bit                   RXF10SID5           @ (((unsigned) &RXF10SIDH)*8) + 2;
43486:         #define                                 RXF10SID5_bit       BANKMASK(RXF10SIDH), 2
43487:         extern volatile __bit                   RXF10SID6           @ (((unsigned) &RXF10SIDH)*8) + 3;
43488:         #define                                 RXF10SID6_bit       BANKMASK(RXF10SIDH), 3
43489:         extern volatile __bit                   RXF10SID7           @ (((unsigned) &RXF10SIDH)*8) + 4;
43490:         #define                                 RXF10SID7_bit       BANKMASK(RXF10SIDH), 4
43491:         extern volatile __bit                   RXF10SID8           @ (((unsigned) &RXF10SIDH)*8) + 5;
43492:         #define                                 RXF10SID8_bit       BANKMASK(RXF10SIDH), 5
43493:         extern volatile __bit                   RXF10SID9           @ (((unsigned) &RXF10SIDH)*8) + 6;
43494:         #define                                 RXF10SID9_bit       BANKMASK(RXF10SIDH), 6
43495:         extern volatile __bit                   RXF11EID0           @ (((unsigned) &RXF11EIDL)*8) + 0;
43496:         #define                                 RXF11EID0_bit       BANKMASK(RXF11EIDL), 0
43497:         extern volatile __bit                   RXF11EID1           @ (((unsigned) &RXF11EIDL)*8) + 1;
43498:         #define                                 RXF11EID1_bit       BANKMASK(RXF11EIDL), 1
43499:         extern volatile __bit                   RXF11EID10          @ (((unsigned) &RXF11EIDH)*8) + 2;
43500:         #define                                 RXF11EID10_bit      BANKMASK(RXF11EIDH), 2
43501:         extern volatile __bit                   RXF11EID11          @ (((unsigned) &RXF11EIDH)*8) + 3;
43502:         #define                                 RXF11EID11_bit      BANKMASK(RXF11EIDH), 3
43503:         extern volatile __bit                   RXF11EID12          @ (((unsigned) &RXF11EIDH)*8) + 4;
43504:         #define                                 RXF11EID12_bit      BANKMASK(RXF11EIDH), 4
43505:         extern volatile __bit                   RXF11EID13          @ (((unsigned) &RXF11EIDH)*8) + 5;
43506:         #define                                 RXF11EID13_bit      BANKMASK(RXF11EIDH), 5
43507:         extern volatile __bit                   RXF11EID14          @ (((unsigned) &RXF11EIDH)*8) + 6;
43508:         #define                                 RXF11EID14_bit      BANKMASK(RXF11EIDH), 6
43509:         extern volatile __bit                   RXF11EID15          @ (((unsigned) &RXF11EIDH)*8) + 7;
43510:         #define                                 RXF11EID15_bit      BANKMASK(RXF11EIDH), 7
43511:         extern volatile __bit                   RXF11EID16          @ (((unsigned) &RXF11SIDL)*8) + 0;
43512:         #define                                 RXF11EID16_bit      BANKMASK(RXF11SIDL), 0
43513:         extern volatile __bit                   RXF11EID17          @ (((unsigned) &RXF11SIDL)*8) + 1;
43514:         #define                                 RXF11EID17_bit      BANKMASK(RXF11SIDL), 1
43515:         extern volatile __bit                   RXF11EID2           @ (((unsigned) &RXF11EIDL)*8) + 2;
43516:         #define                                 RXF11EID2_bit       BANKMASK(RXF11EIDL), 2
43517:         extern volatile __bit                   RXF11EID3           @ (((unsigned) &RXF11EIDL)*8) + 3;
43518:         #define                                 RXF11EID3_bit       BANKMASK(RXF11EIDL), 3
43519:         extern volatile __bit                   RXF11EID4           @ (((unsigned) &RXF11EIDL)*8) + 4;
43520:         #define                                 RXF11EID4_bit       BANKMASK(RXF11EIDL), 4
43521:         extern volatile __bit                   RXF11EID5           @ (((unsigned) &RXF11EIDL)*8) + 5;
43522:         #define                                 RXF11EID5_bit       BANKMASK(RXF11EIDL), 5
43523:         extern volatile __bit                   RXF11EID6           @ (((unsigned) &RXF11EIDL)*8) + 6;
43524:         #define                                 RXF11EID6_bit       BANKMASK(RXF11EIDL), 6
43525:         extern volatile __bit                   RXF11EID7           @ (((unsigned) &RXF11EIDL)*8) + 7;
43526:         #define                                 RXF11EID7_bit       BANKMASK(RXF11EIDL), 7
43527:         extern volatile __bit                   RXF11EID8           @ (((unsigned) &RXF11EIDH)*8) + 0;
43528:         #define                                 RXF11EID8_bit       BANKMASK(RXF11EIDH), 0
43529:         extern volatile __bit                   RXF11EID9           @ (((unsigned) &RXF11EIDH)*8) + 1;
43530:         #define                                 RXF11EID9_bit       BANKMASK(RXF11EIDH), 1
43531:         extern volatile __bit                   RXF11EN             @ (((unsigned) &RXFCON1)*8) + 3;
43532:         #define                                 RXF11EN_bit         BANKMASK(RXFCON1), 3
43533:         extern volatile __bit                   RXF11EXIDEN         @ (((unsigned) &RXF11SIDL)*8) + 3;
43534:         #define                                 RXF11EXIDEN_bit     BANKMASK(RXF11SIDL), 3
43535:         extern volatile __bit                   RXF11SID0           @ (((unsigned) &RXF11SIDL)*8) + 5;
43536:         #define                                 RXF11SID0_bit       BANKMASK(RXF11SIDL), 5
43537:         extern volatile __bit                   RXF11SID1           @ (((unsigned) &RXF11SIDL)*8) + 6;
43538:         #define                                 RXF11SID1_bit       BANKMASK(RXF11SIDL), 6
43539:         extern volatile __bit                   RXF11SID10          @ (((unsigned) &RXF11SIDH)*8) + 7;
43540:         #define                                 RXF11SID10_bit      BANKMASK(RXF11SIDH), 7
43541:         extern volatile __bit                   RXF11SID2           @ (((unsigned) &RXF11SIDL)*8) + 7;
43542:         #define                                 RXF11SID2_bit       BANKMASK(RXF11SIDL), 7
43543:         extern volatile __bit                   RXF11SID3           @ (((unsigned) &RXF11SIDH)*8) + 0;
43544:         #define                                 RXF11SID3_bit       BANKMASK(RXF11SIDH), 0
43545:         extern volatile __bit                   RXF11SID4           @ (((unsigned) &RXF11SIDH)*8) + 1;
43546:         #define                                 RXF11SID4_bit       BANKMASK(RXF11SIDH), 1
43547:         extern volatile __bit                   RXF11SID5           @ (((unsigned) &RXF11SIDH)*8) + 2;
43548:         #define                                 RXF11SID5_bit       BANKMASK(RXF11SIDH), 2
43549:         extern volatile __bit                   RXF11SID6           @ (((unsigned) &RXF11SIDH)*8) + 3;
43550:         #define                                 RXF11SID6_bit       BANKMASK(RXF11SIDH), 3
43551:         extern volatile __bit                   RXF11SID7           @ (((unsigned) &RXF11SIDH)*8) + 4;
43552:         #define                                 RXF11SID7_bit       BANKMASK(RXF11SIDH), 4
43553:         extern volatile __bit                   RXF11SID8           @ (((unsigned) &RXF11SIDH)*8) + 5;
43554:         #define                                 RXF11SID8_bit       BANKMASK(RXF11SIDH), 5
43555:         extern volatile __bit                   RXF11SID9           @ (((unsigned) &RXF11SIDH)*8) + 6;
43556:         #define                                 RXF11SID9_bit       BANKMASK(RXF11SIDH), 6
43557:         extern volatile __bit                   RXF12EID0           @ (((unsigned) &RXF12EIDL)*8) + 0;
43558:         #define                                 RXF12EID0_bit       BANKMASK(RXF12EIDL), 0
43559:         extern volatile __bit                   RXF12EID1           @ (((unsigned) &RXF12EIDL)*8) + 1;
43560:         #define                                 RXF12EID1_bit       BANKMASK(RXF12EIDL), 1
43561:         extern volatile __bit                   RXF12EID10          @ (((unsigned) &RXF12EIDH)*8) + 2;
43562:         #define                                 RXF12EID10_bit      BANKMASK(RXF12EIDH), 2
43563:         extern volatile __bit                   RXF12EID11          @ (((unsigned) &RXF12EIDH)*8) + 3;
43564:         #define                                 RXF12EID11_bit      BANKMASK(RXF12EIDH), 3
43565:         extern volatile __bit                   RXF12EID12          @ (((unsigned) &RXF12EIDH)*8) + 4;
43566:         #define                                 RXF12EID12_bit      BANKMASK(RXF12EIDH), 4
43567:         extern volatile __bit                   RXF12EID13          @ (((unsigned) &RXF12EIDH)*8) + 5;
43568:         #define                                 RXF12EID13_bit      BANKMASK(RXF12EIDH), 5
43569:         extern volatile __bit                   RXF12EID14          @ (((unsigned) &RXF12EIDH)*8) + 6;
43570:         #define                                 RXF12EID14_bit      BANKMASK(RXF12EIDH), 6
43571:         extern volatile __bit                   RXF12EID15          @ (((unsigned) &RXF12EIDH)*8) + 7;
43572:         #define                                 RXF12EID15_bit      BANKMASK(RXF12EIDH), 7
43573:         extern volatile __bit                   RXF12EID16          @ (((unsigned) &RXF12SIDL)*8) + 0;
43574:         #define                                 RXF12EID16_bit      BANKMASK(RXF12SIDL), 0
43575:         extern volatile __bit                   RXF12EID17          @ (((unsigned) &RXF12SIDL)*8) + 1;
43576:         #define                                 RXF12EID17_bit      BANKMASK(RXF12SIDL), 1
43577:         extern volatile __bit                   RXF12EID2           @ (((unsigned) &RXF12EIDL)*8) + 2;
43578:         #define                                 RXF12EID2_bit       BANKMASK(RXF12EIDL), 2
43579:         extern volatile __bit                   RXF12EID3           @ (((unsigned) &RXF12EIDL)*8) + 3;
43580:         #define                                 RXF12EID3_bit       BANKMASK(RXF12EIDL), 3
43581:         extern volatile __bit                   RXF12EID4           @ (((unsigned) &RXF12EIDL)*8) + 4;
43582:         #define                                 RXF12EID4_bit       BANKMASK(RXF12EIDL), 4
43583:         extern volatile __bit                   RXF12EID5           @ (((unsigned) &RXF12EIDL)*8) + 5;
43584:         #define                                 RXF12EID5_bit       BANKMASK(RXF12EIDL), 5
43585:         extern volatile __bit                   RXF12EID6           @ (((unsigned) &RXF12EIDL)*8) + 6;
43586:         #define                                 RXF12EID6_bit       BANKMASK(RXF12EIDL), 6
43587:         extern volatile __bit                   RXF12EID7           @ (((unsigned) &RXF12EIDL)*8) + 7;
43588:         #define                                 RXF12EID7_bit       BANKMASK(RXF12EIDL), 7
43589:         extern volatile __bit                   RXF12EID8           @ (((unsigned) &RXF12EIDH)*8) + 0;
43590:         #define                                 RXF12EID8_bit       BANKMASK(RXF12EIDH), 0
43591:         extern volatile __bit                   RXF12EID9           @ (((unsigned) &RXF12EIDH)*8) + 1;
43592:         #define                                 RXF12EID9_bit       BANKMASK(RXF12EIDH), 1
43593:         extern volatile __bit                   RXF12EN             @ (((unsigned) &RXFCON1)*8) + 4;
43594:         #define                                 RXF12EN_bit         BANKMASK(RXFCON1), 4
43595:         extern volatile __bit                   RXF12EXIDEN         @ (((unsigned) &RXF12SIDL)*8) + 3;
43596:         #define                                 RXF12EXIDEN_bit     BANKMASK(RXF12SIDL), 3
43597:         extern volatile __bit                   RXF12SID0           @ (((unsigned) &RXF12SIDL)*8) + 5;
43598:         #define                                 RXF12SID0_bit       BANKMASK(RXF12SIDL), 5
43599:         extern volatile __bit                   RXF12SID1           @ (((unsigned) &RXF12SIDL)*8) + 6;
43600:         #define                                 RXF12SID1_bit       BANKMASK(RXF12SIDL), 6
43601:         extern volatile __bit                   RXF12SID10          @ (((unsigned) &RXF12SIDH)*8) + 7;
43602:         #define                                 RXF12SID10_bit      BANKMASK(RXF12SIDH), 7
43603:         extern volatile __bit                   RXF12SID2           @ (((unsigned) &RXF12SIDL)*8) + 7;
43604:         #define                                 RXF12SID2_bit       BANKMASK(RXF12SIDL), 7
43605:         extern volatile __bit                   RXF12SID3           @ (((unsigned) &RXF12SIDH)*8) + 0;
43606:         #define                                 RXF12SID3_bit       BANKMASK(RXF12SIDH), 0
43607:         extern volatile __bit                   RXF12SID4           @ (((unsigned) &RXF12SIDH)*8) + 1;
43608:         #define                                 RXF12SID4_bit       BANKMASK(RXF12SIDH), 1
43609:         extern volatile __bit                   RXF12SID5           @ (((unsigned) &RXF12SIDH)*8) + 2;
43610:         #define                                 RXF12SID5_bit       BANKMASK(RXF12SIDH), 2
43611:         extern volatile __bit                   RXF12SID6           @ (((unsigned) &RXF12SIDH)*8) + 3;
43612:         #define                                 RXF12SID6_bit       BANKMASK(RXF12SIDH), 3
43613:         extern volatile __bit                   RXF12SID7           @ (((unsigned) &RXF12SIDH)*8) + 4;
43614:         #define                                 RXF12SID7_bit       BANKMASK(RXF12SIDH), 4
43615:         extern volatile __bit                   RXF12SID8           @ (((unsigned) &RXF12SIDH)*8) + 5;
43616:         #define                                 RXF12SID8_bit       BANKMASK(RXF12SIDH), 5
43617:         extern volatile __bit                   RXF12SID9           @ (((unsigned) &RXF12SIDH)*8) + 6;
43618:         #define                                 RXF12SID9_bit       BANKMASK(RXF12SIDH), 6
43619:         extern volatile __bit                   RXF13EID0           @ (((unsigned) &RXF13EIDL)*8) + 0;
43620:         #define                                 RXF13EID0_bit       BANKMASK(RXF13EIDL), 0
43621:         extern volatile __bit                   RXF13EID1           @ (((unsigned) &RXF13EIDL)*8) + 1;
43622:         #define                                 RXF13EID1_bit       BANKMASK(RXF13EIDL), 1
43623:         extern volatile __bit                   RXF13EID10          @ (((unsigned) &RXF13EIDH)*8) + 2;
43624:         #define                                 RXF13EID10_bit      BANKMASK(RXF13EIDH), 2
43625:         extern volatile __bit                   RXF13EID11          @ (((unsigned) &RXF13EIDH)*8) + 3;
43626:         #define                                 RXF13EID11_bit      BANKMASK(RXF13EIDH), 3
43627:         extern volatile __bit                   RXF13EID12          @ (((unsigned) &RXF13EIDH)*8) + 4;
43628:         #define                                 RXF13EID12_bit      BANKMASK(RXF13EIDH), 4
43629:         extern volatile __bit                   RXF13EID13          @ (((unsigned) &RXF13EIDH)*8) + 5;
43630:         #define                                 RXF13EID13_bit      BANKMASK(RXF13EIDH), 5
43631:         extern volatile __bit                   RXF13EID14          @ (((unsigned) &RXF13EIDH)*8) + 6;
43632:         #define                                 RXF13EID14_bit      BANKMASK(RXF13EIDH), 6
43633:         extern volatile __bit                   RXF13EID15          @ (((unsigned) &RXF13EIDH)*8) + 7;
43634:         #define                                 RXF13EID15_bit      BANKMASK(RXF13EIDH), 7
43635:         extern volatile __bit                   RXF13EID16          @ (((unsigned) &RXF13SIDL)*8) + 0;
43636:         #define                                 RXF13EID16_bit      BANKMASK(RXF13SIDL), 0
43637:         extern volatile __bit                   RXF13EID17          @ (((unsigned) &RXF13SIDL)*8) + 1;
43638:         #define                                 RXF13EID17_bit      BANKMASK(RXF13SIDL), 1
43639:         extern volatile __bit                   RXF13EID2           @ (((unsigned) &RXF13EIDL)*8) + 2;
43640:         #define                                 RXF13EID2_bit       BANKMASK(RXF13EIDL), 2
43641:         extern volatile __bit                   RXF13EID3           @ (((unsigned) &RXF13EIDL)*8) + 3;
43642:         #define                                 RXF13EID3_bit       BANKMASK(RXF13EIDL), 3
43643:         extern volatile __bit                   RXF13EID4           @ (((unsigned) &RXF13EIDL)*8) + 4;
43644:         #define                                 RXF13EID4_bit       BANKMASK(RXF13EIDL), 4
43645:         extern volatile __bit                   RXF13EID5           @ (((unsigned) &RXF13EIDL)*8) + 5;
43646:         #define                                 RXF13EID5_bit       BANKMASK(RXF13EIDL), 5
43647:         extern volatile __bit                   RXF13EID6           @ (((unsigned) &RXF13EIDL)*8) + 6;
43648:         #define                                 RXF13EID6_bit       BANKMASK(RXF13EIDL), 6
43649:         extern volatile __bit                   RXF13EID7           @ (((unsigned) &RXF13EIDL)*8) + 7;
43650:         #define                                 RXF13EID7_bit       BANKMASK(RXF13EIDL), 7
43651:         extern volatile __bit                   RXF13EID8           @ (((unsigned) &RXF13EIDH)*8) + 0;
43652:         #define                                 RXF13EID8_bit       BANKMASK(RXF13EIDH), 0
43653:         extern volatile __bit                   RXF13EID9           @ (((unsigned) &RXF13EIDH)*8) + 1;
43654:         #define                                 RXF13EID9_bit       BANKMASK(RXF13EIDH), 1
43655:         extern volatile __bit                   RXF13EN             @ (((unsigned) &RXFCON1)*8) + 5;
43656:         #define                                 RXF13EN_bit         BANKMASK(RXFCON1), 5
43657:         extern volatile __bit                   RXF13EXIDEN         @ (((unsigned) &RXF13SIDL)*8) + 3;
43658:         #define                                 RXF13EXIDEN_bit     BANKMASK(RXF13SIDL), 3
43659:         extern volatile __bit                   RXF13SID0           @ (((unsigned) &RXF13SIDL)*8) + 5;
43660:         #define                                 RXF13SID0_bit       BANKMASK(RXF13SIDL), 5
43661:         extern volatile __bit                   RXF13SID1           @ (((unsigned) &RXF13SIDL)*8) + 6;
43662:         #define                                 RXF13SID1_bit       BANKMASK(RXF13SIDL), 6
43663:         extern volatile __bit                   RXF13SID10          @ (((unsigned) &RXF13SIDH)*8) + 7;
43664:         #define                                 RXF13SID10_bit      BANKMASK(RXF13SIDH), 7
43665:         extern volatile __bit                   RXF13SID2           @ (((unsigned) &RXF13SIDL)*8) + 7;
43666:         #define                                 RXF13SID2_bit       BANKMASK(RXF13SIDL), 7
43667:         extern volatile __bit                   RXF13SID3           @ (((unsigned) &RXF13SIDH)*8) + 0;
43668:         #define                                 RXF13SID3_bit       BANKMASK(RXF13SIDH), 0
43669:         extern volatile __bit                   RXF13SID4           @ (((unsigned) &RXF13SIDH)*8) + 1;
43670:         #define                                 RXF13SID4_bit       BANKMASK(RXF13SIDH), 1
43671:         extern volatile __bit                   RXF13SID5           @ (((unsigned) &RXF13SIDH)*8) + 2;
43672:         #define                                 RXF13SID5_bit       BANKMASK(RXF13SIDH), 2
43673:         extern volatile __bit                   RXF13SID6           @ (((unsigned) &RXF13SIDH)*8) + 3;
43674:         #define                                 RXF13SID6_bit       BANKMASK(RXF13SIDH), 3
43675:         extern volatile __bit                   RXF13SID7           @ (((unsigned) &RXF13SIDH)*8) + 4;
43676:         #define                                 RXF13SID7_bit       BANKMASK(RXF13SIDH), 4
43677:         extern volatile __bit                   RXF13SID8           @ (((unsigned) &RXF13SIDH)*8) + 5;
43678:         #define                                 RXF13SID8_bit       BANKMASK(RXF13SIDH), 5
43679:         extern volatile __bit                   RXF13SID9           @ (((unsigned) &RXF13SIDH)*8) + 6;
43680:         #define                                 RXF13SID9_bit       BANKMASK(RXF13SIDH), 6
43681:         extern volatile __bit                   RXF14EID0           @ (((unsigned) &RXF14EIDL)*8) + 0;
43682:         #define                                 RXF14EID0_bit       BANKMASK(RXF14EIDL), 0
43683:         extern volatile __bit                   RXF14EID1           @ (((unsigned) &RXF14EIDL)*8) + 1;
43684:         #define                                 RXF14EID1_bit       BANKMASK(RXF14EIDL), 1
43685:         extern volatile __bit                   RXF14EID10          @ (((unsigned) &RXF14EIDH)*8) + 2;
43686:         #define                                 RXF14EID10_bit      BANKMASK(RXF14EIDH), 2
43687:         extern volatile __bit                   RXF14EID11          @ (((unsigned) &RXF14EIDH)*8) + 3;
43688:         #define                                 RXF14EID11_bit      BANKMASK(RXF14EIDH), 3
43689:         extern volatile __bit                   RXF14EID12          @ (((unsigned) &RXF14EIDH)*8) + 4;
43690:         #define                                 RXF14EID12_bit      BANKMASK(RXF14EIDH), 4
43691:         extern volatile __bit                   RXF14EID13          @ (((unsigned) &RXF14EIDH)*8) + 5;
43692:         #define                                 RXF14EID13_bit      BANKMASK(RXF14EIDH), 5
43693:         extern volatile __bit                   RXF14EID14          @ (((unsigned) &RXF14EIDH)*8) + 6;
43694:         #define                                 RXF14EID14_bit      BANKMASK(RXF14EIDH), 6
43695:         extern volatile __bit                   RXF14EID15          @ (((unsigned) &RXF14EIDH)*8) + 7;
43696:         #define                                 RXF14EID15_bit      BANKMASK(RXF14EIDH), 7
43697:         extern volatile __bit                   RXF14EID16          @ (((unsigned) &RXF14SIDL)*8) + 0;
43698:         #define                                 RXF14EID16_bit      BANKMASK(RXF14SIDL), 0
43699:         extern volatile __bit                   RXF14EID17          @ (((unsigned) &RXF14SIDL)*8) + 1;
43700:         #define                                 RXF14EID17_bit      BANKMASK(RXF14SIDL), 1
43701:         extern volatile __bit                   RXF14EID2           @ (((unsigned) &RXF14EIDL)*8) + 2;
43702:         #define                                 RXF14EID2_bit       BANKMASK(RXF14EIDL), 2
43703:         extern volatile __bit                   RXF14EID3           @ (((unsigned) &RXF14EIDL)*8) + 3;
43704:         #define                                 RXF14EID3_bit       BANKMASK(RXF14EIDL), 3
43705:         extern volatile __bit                   RXF14EID4           @ (((unsigned) &RXF14EIDL)*8) + 4;
43706:         #define                                 RXF14EID4_bit       BANKMASK(RXF14EIDL), 4
43707:         extern volatile __bit                   RXF14EID5           @ (((unsigned) &RXF14EIDL)*8) + 5;
43708:         #define                                 RXF14EID5_bit       BANKMASK(RXF14EIDL), 5
43709:         extern volatile __bit                   RXF14EID6           @ (((unsigned) &RXF14EIDL)*8) + 6;
43710:         #define                                 RXF14EID6_bit       BANKMASK(RXF14EIDL), 6
43711:         extern volatile __bit                   RXF14EID7           @ (((unsigned) &RXF14EIDL)*8) + 7;
43712:         #define                                 RXF14EID7_bit       BANKMASK(RXF14EIDL), 7
43713:         extern volatile __bit                   RXF14EID8           @ (((unsigned) &RXF14EIDH)*8) + 0;
43714:         #define                                 RXF14EID8_bit       BANKMASK(RXF14EIDH), 0
43715:         extern volatile __bit                   RXF14EID9           @ (((unsigned) &RXF14EIDH)*8) + 1;
43716:         #define                                 RXF14EID9_bit       BANKMASK(RXF14EIDH), 1
43717:         extern volatile __bit                   RXF14EN             @ (((unsigned) &RXFCON1)*8) + 6;
43718:         #define                                 RXF14EN_bit         BANKMASK(RXFCON1), 6
43719:         extern volatile __bit                   RXF14EXIDEN         @ (((unsigned) &RXF14SIDL)*8) + 3;
43720:         #define                                 RXF14EXIDEN_bit     BANKMASK(RXF14SIDL), 3
43721:         extern volatile __bit                   RXF14SID0           @ (((unsigned) &RXF14SIDL)*8) + 5;
43722:         #define                                 RXF14SID0_bit       BANKMASK(RXF14SIDL), 5
43723:         extern volatile __bit                   RXF14SID1           @ (((unsigned) &RXF14SIDL)*8) + 6;
43724:         #define                                 RXF14SID1_bit       BANKMASK(RXF14SIDL), 6
43725:         extern volatile __bit                   RXF14SID10          @ (((unsigned) &RXF14SIDH)*8) + 7;
43726:         #define                                 RXF14SID10_bit      BANKMASK(RXF14SIDH), 7
43727:         extern volatile __bit                   RXF14SID2           @ (((unsigned) &RXF14SIDL)*8) + 7;
43728:         #define                                 RXF14SID2_bit       BANKMASK(RXF14SIDL), 7
43729:         extern volatile __bit                   RXF14SID3           @ (((unsigned) &RXF14SIDH)*8) + 0;
43730:         #define                                 RXF14SID3_bit       BANKMASK(RXF14SIDH), 0
43731:         extern volatile __bit                   RXF14SID4           @ (((unsigned) &RXF14SIDH)*8) + 1;
43732:         #define                                 RXF14SID4_bit       BANKMASK(RXF14SIDH), 1
43733:         extern volatile __bit                   RXF14SID5           @ (((unsigned) &RXF14SIDH)*8) + 2;
43734:         #define                                 RXF14SID5_bit       BANKMASK(RXF14SIDH), 2
43735:         extern volatile __bit                   RXF14SID6           @ (((unsigned) &RXF14SIDH)*8) + 3;
43736:         #define                                 RXF14SID6_bit       BANKMASK(RXF14SIDH), 3
43737:         extern volatile __bit                   RXF14SID7           @ (((unsigned) &RXF14SIDH)*8) + 4;
43738:         #define                                 RXF14SID7_bit       BANKMASK(RXF14SIDH), 4
43739:         extern volatile __bit                   RXF14SID8           @ (((unsigned) &RXF14SIDH)*8) + 5;
43740:         #define                                 RXF14SID8_bit       BANKMASK(RXF14SIDH), 5
43741:         extern volatile __bit                   RXF14SID9           @ (((unsigned) &RXF14SIDH)*8) + 6;
43742:         #define                                 RXF14SID9_bit       BANKMASK(RXF14SIDH), 6
43743:         extern volatile __bit                   RXF15EID0           @ (((unsigned) &RXF15EIDL)*8) + 0;
43744:         #define                                 RXF15EID0_bit       BANKMASK(RXF15EIDL), 0
43745:         extern volatile __bit                   RXF15EID1           @ (((unsigned) &RXF15EIDL)*8) + 1;
43746:         #define                                 RXF15EID1_bit       BANKMASK(RXF15EIDL), 1
43747:         extern volatile __bit                   RXF15EID10          @ (((unsigned) &RXF15EIDH)*8) + 2;
43748:         #define                                 RXF15EID10_bit      BANKMASK(RXF15EIDH), 2
43749:         extern volatile __bit                   RXF15EID11          @ (((unsigned) &RXF15EIDH)*8) + 3;
43750:         #define                                 RXF15EID11_bit      BANKMASK(RXF15EIDH), 3
43751:         extern volatile __bit                   RXF15EID12          @ (((unsigned) &RXF15EIDH)*8) + 4;
43752:         #define                                 RXF15EID12_bit      BANKMASK(RXF15EIDH), 4
43753:         extern volatile __bit                   RXF15EID13          @ (((unsigned) &RXF15EIDH)*8) + 5;
43754:         #define                                 RXF15EID13_bit      BANKMASK(RXF15EIDH), 5
43755:         extern volatile __bit                   RXF15EID14          @ (((unsigned) &RXF15EIDH)*8) + 6;
43756:         #define                                 RXF15EID14_bit      BANKMASK(RXF15EIDH), 6
43757:         extern volatile __bit                   RXF15EID15          @ (((unsigned) &RXF15EIDH)*8) + 7;
43758:         #define                                 RXF15EID15_bit      BANKMASK(RXF15EIDH), 7
43759:         extern volatile __bit                   RXF15EID16          @ (((unsigned) &RXF15SIDL)*8) + 0;
43760:         #define                                 RXF15EID16_bit      BANKMASK(RXF15SIDL), 0
43761:         extern volatile __bit                   RXF15EID17          @ (((unsigned) &RXF15SIDL)*8) + 1;
43762:         #define                                 RXF15EID17_bit      BANKMASK(RXF15SIDL), 1
43763:         extern volatile __bit                   RXF15EID2           @ (((unsigned) &RXF15EIDL)*8) + 2;
43764:         #define                                 RXF15EID2_bit       BANKMASK(RXF15EIDL), 2
43765:         extern volatile __bit                   RXF15EID3           @ (((unsigned) &RXF15EIDL)*8) + 3;
43766:         #define                                 RXF15EID3_bit       BANKMASK(RXF15EIDL), 3
43767:         extern volatile __bit                   RXF15EID4           @ (((unsigned) &RXF15EIDL)*8) + 4;
43768:         #define                                 RXF15EID4_bit       BANKMASK(RXF15EIDL), 4
43769:         extern volatile __bit                   RXF15EID5           @ (((unsigned) &RXF15EIDL)*8) + 5;
43770:         #define                                 RXF15EID5_bit       BANKMASK(RXF15EIDL), 5
43771:         extern volatile __bit                   RXF15EID6           @ (((unsigned) &RXF15EIDL)*8) + 6;
43772:         #define                                 RXF15EID6_bit       BANKMASK(RXF15EIDL), 6
43773:         extern volatile __bit                   RXF15EID7           @ (((unsigned) &RXF15EIDL)*8) + 7;
43774:         #define                                 RXF15EID7_bit       BANKMASK(RXF15EIDL), 7
43775:         extern volatile __bit                   RXF15EID8           @ (((unsigned) &RXF15EIDH)*8) + 0;
43776:         #define                                 RXF15EID8_bit       BANKMASK(RXF15EIDH), 0
43777:         extern volatile __bit                   RXF15EID9           @ (((unsigned) &RXF15EIDH)*8) + 1;
43778:         #define                                 RXF15EID9_bit       BANKMASK(RXF15EIDH), 1
43779:         extern volatile __bit                   RXF15EN             @ (((unsigned) &RXFCON1)*8) + 7;
43780:         #define                                 RXF15EN_bit         BANKMASK(RXFCON1), 7
43781:         extern volatile __bit                   RXF15EXIDEN         @ (((unsigned) &RXF15SIDL)*8) + 3;
43782:         #define                                 RXF15EXIDEN_bit     BANKMASK(RXF15SIDL), 3
43783:         extern volatile __bit                   RXF15SID0           @ (((unsigned) &RXF15SIDL)*8) + 5;
43784:         #define                                 RXF15SID0_bit       BANKMASK(RXF15SIDL), 5
43785:         extern volatile __bit                   RXF15SID1           @ (((unsigned) &RXF15SIDL)*8) + 6;
43786:         #define                                 RXF15SID1_bit       BANKMASK(RXF15SIDL), 6
43787:         extern volatile __bit                   RXF15SID10          @ (((unsigned) &RXF15SIDH)*8) + 7;
43788:         #define                                 RXF15SID10_bit      BANKMASK(RXF15SIDH), 7
43789:         extern volatile __bit                   RXF15SID2           @ (((unsigned) &RXF15SIDL)*8) + 7;
43790:         #define                                 RXF15SID2_bit       BANKMASK(RXF15SIDL), 7
43791:         extern volatile __bit                   RXF15SID3           @ (((unsigned) &RXF15SIDH)*8) + 0;
43792:         #define                                 RXF15SID3_bit       BANKMASK(RXF15SIDH), 0
43793:         extern volatile __bit                   RXF15SID4           @ (((unsigned) &RXF15SIDH)*8) + 1;
43794:         #define                                 RXF15SID4_bit       BANKMASK(RXF15SIDH), 1
43795:         extern volatile __bit                   RXF15SID5           @ (((unsigned) &RXF15SIDH)*8) + 2;
43796:         #define                                 RXF15SID5_bit       BANKMASK(RXF15SIDH), 2
43797:         extern volatile __bit                   RXF15SID6           @ (((unsigned) &RXF15SIDH)*8) + 3;
43798:         #define                                 RXF15SID6_bit       BANKMASK(RXF15SIDH), 3
43799:         extern volatile __bit                   RXF15SID7           @ (((unsigned) &RXF15SIDH)*8) + 4;
43800:         #define                                 RXF15SID7_bit       BANKMASK(RXF15SIDH), 4
43801:         extern volatile __bit                   RXF15SID8           @ (((unsigned) &RXF15SIDH)*8) + 5;
43802:         #define                                 RXF15SID8_bit       BANKMASK(RXF15SIDH), 5
43803:         extern volatile __bit                   RXF15SID9           @ (((unsigned) &RXF15SIDH)*8) + 6;
43804:         #define                                 RXF15SID9_bit       BANKMASK(RXF15SIDH), 6
43805:         extern volatile __bit                   RXF1EID0            @ (((unsigned) &RXF1EIDL)*8) + 0;
43806:         #define                                 RXF1EID0_bit        BANKMASK(RXF1EIDL), 0
43807:         extern volatile __bit                   RXF1EID1            @ (((unsigned) &RXF1EIDL)*8) + 1;
43808:         #define                                 RXF1EID1_bit        BANKMASK(RXF1EIDL), 1
43809:         extern volatile __bit                   RXF1EID10           @ (((unsigned) &RXF1EIDH)*8) + 2;
43810:         #define                                 RXF1EID10_bit       BANKMASK(RXF1EIDH), 2
43811:         extern volatile __bit                   RXF1EID11           @ (((unsigned) &RXF1EIDH)*8) + 3;
43812:         #define                                 RXF1EID11_bit       BANKMASK(RXF1EIDH), 3
43813:         extern volatile __bit                   RXF1EID12           @ (((unsigned) &RXF1EIDH)*8) + 4;
43814:         #define                                 RXF1EID12_bit       BANKMASK(RXF1EIDH), 4
43815:         extern volatile __bit                   RXF1EID13           @ (((unsigned) &RXF1EIDH)*8) + 5;
43816:         #define                                 RXF1EID13_bit       BANKMASK(RXF1EIDH), 5
43817:         extern volatile __bit                   RXF1EID14           @ (((unsigned) &RXF1EIDH)*8) + 6;
43818:         #define                                 RXF1EID14_bit       BANKMASK(RXF1EIDH), 6
43819:         extern volatile __bit                   RXF1EID15           @ (((unsigned) &RXF1EIDH)*8) + 7;
43820:         #define                                 RXF1EID15_bit       BANKMASK(RXF1EIDH), 7
43821:         extern volatile __bit                   RXF1EID16           @ (((unsigned) &RXF1SIDL)*8) + 0;
43822:         #define                                 RXF1EID16_bit       BANKMASK(RXF1SIDL), 0
43823:         extern volatile __bit                   RXF1EID17           @ (((unsigned) &RXF1SIDL)*8) + 1;
43824:         #define                                 RXF1EID17_bit       BANKMASK(RXF1SIDL), 1
43825:         extern volatile __bit                   RXF1EID2            @ (((unsigned) &RXF1EIDL)*8) + 2;
43826:         #define                                 RXF1EID2_bit        BANKMASK(RXF1EIDL), 2
43827:         extern volatile __bit                   RXF1EID3            @ (((unsigned) &RXF1EIDL)*8) + 3;
43828:         #define                                 RXF1EID3_bit        BANKMASK(RXF1EIDL), 3
43829:         extern volatile __bit                   RXF1EID4            @ (((unsigned) &RXF1EIDL)*8) + 4;
43830:         #define                                 RXF1EID4_bit        BANKMASK(RXF1EIDL), 4
43831:         extern volatile __bit                   RXF1EID5            @ (((unsigned) &RXF1EIDL)*8) + 5;
43832:         #define                                 RXF1EID5_bit        BANKMASK(RXF1EIDL), 5
43833:         extern volatile __bit                   RXF1EID6            @ (((unsigned) &RXF1EIDL)*8) + 6;
43834:         #define                                 RXF1EID6_bit        BANKMASK(RXF1EIDL), 6
43835:         extern volatile __bit                   RXF1EID7            @ (((unsigned) &RXF1EIDL)*8) + 7;
43836:         #define                                 RXF1EID7_bit        BANKMASK(RXF1EIDL), 7
43837:         extern volatile __bit                   RXF1EID8            @ (((unsigned) &RXF1EIDH)*8) + 0;
43838:         #define                                 RXF1EID8_bit        BANKMASK(RXF1EIDH), 0
43839:         extern volatile __bit                   RXF1EID9            @ (((unsigned) &RXF1EIDH)*8) + 1;
43840:         #define                                 RXF1EID9_bit        BANKMASK(RXF1EIDH), 1
43841:         extern volatile __bit                   RXF1EN              @ (((unsigned) &RXFCON0)*8) + 1;
43842:         #define                                 RXF1EN_bit          BANKMASK(RXFCON0), 1
43843:         extern volatile __bit                   RXF1EXIDEN          @ (((unsigned) &RXF1SIDL)*8) + 3;
43844:         #define                                 RXF1EXIDEN_bit      BANKMASK(RXF1SIDL), 3
43845:         extern volatile __bit                   RXF1SID0            @ (((unsigned) &RXF1SIDL)*8) + 5;
43846:         #define                                 RXF1SID0_bit        BANKMASK(RXF1SIDL), 5
43847:         extern volatile __bit                   RXF1SID1            @ (((unsigned) &RXF1SIDL)*8) + 6;
43848:         #define                                 RXF1SID1_bit        BANKMASK(RXF1SIDL), 6
43849:         extern volatile __bit                   RXF1SID10           @ (((unsigned) &RXF1SIDH)*8) + 7;
43850:         #define                                 RXF1SID10_bit       BANKMASK(RXF1SIDH), 7
43851:         extern volatile __bit                   RXF1SID2            @ (((unsigned) &RXF1SIDL)*8) + 7;
43852:         #define                                 RXF1SID2_bit        BANKMASK(RXF1SIDL), 7
43853:         extern volatile __bit                   RXF1SID3            @ (((unsigned) &RXF1SIDH)*8) + 0;
43854:         #define                                 RXF1SID3_bit        BANKMASK(RXF1SIDH), 0
43855:         extern volatile __bit                   RXF1SID4            @ (((unsigned) &RXF1SIDH)*8) + 1;
43856:         #define                                 RXF1SID4_bit        BANKMASK(RXF1SIDH), 1
43857:         extern volatile __bit                   RXF1SID5            @ (((unsigned) &RXF1SIDH)*8) + 2;
43858:         #define                                 RXF1SID5_bit        BANKMASK(RXF1SIDH), 2
43859:         extern volatile __bit                   RXF1SID6            @ (((unsigned) &RXF1SIDH)*8) + 3;
43860:         #define                                 RXF1SID6_bit        BANKMASK(RXF1SIDH), 3
43861:         extern volatile __bit                   RXF1SID7            @ (((unsigned) &RXF1SIDH)*8) + 4;
43862:         #define                                 RXF1SID7_bit        BANKMASK(RXF1SIDH), 4
43863:         extern volatile __bit                   RXF1SID8            @ (((unsigned) &RXF1SIDH)*8) + 5;
43864:         #define                                 RXF1SID8_bit        BANKMASK(RXF1SIDH), 5
43865:         extern volatile __bit                   RXF1SID9            @ (((unsigned) &RXF1SIDH)*8) + 6;
43866:         #define                                 RXF1SID9_bit        BANKMASK(RXF1SIDH), 6
43867:         extern volatile __bit                   RXF2EID0            @ (((unsigned) &RXF2EIDL)*8) + 0;
43868:         #define                                 RXF2EID0_bit        BANKMASK(RXF2EIDL), 0
43869:         extern volatile __bit                   RXF2EID1            @ (((unsigned) &RXF2EIDL)*8) + 1;
43870:         #define                                 RXF2EID1_bit        BANKMASK(RXF2EIDL), 1
43871:         extern volatile __bit                   RXF2EID10           @ (((unsigned) &RXF2EIDH)*8) + 2;
43872:         #define                                 RXF2EID10_bit       BANKMASK(RXF2EIDH), 2
43873:         extern volatile __bit                   RXF2EID11           @ (((unsigned) &RXF2EIDH)*8) + 3;
43874:         #define                                 RXF2EID11_bit       BANKMASK(RXF2EIDH), 3
43875:         extern volatile __bit                   RXF2EID12           @ (((unsigned) &RXF2EIDH)*8) + 4;
43876:         #define                                 RXF2EID12_bit       BANKMASK(RXF2EIDH), 4
43877:         extern volatile __bit                   RXF2EID13           @ (((unsigned) &RXF2EIDH)*8) + 5;
43878:         #define                                 RXF2EID13_bit       BANKMASK(RXF2EIDH), 5
43879:         extern volatile __bit                   RXF2EID14           @ (((unsigned) &RXF2EIDH)*8) + 6;
43880:         #define                                 RXF2EID14_bit       BANKMASK(RXF2EIDH), 6
43881:         extern volatile __bit                   RXF2EID15           @ (((unsigned) &RXF2EIDH)*8) + 7;
43882:         #define                                 RXF2EID15_bit       BANKMASK(RXF2EIDH), 7
43883:         extern volatile __bit                   RXF2EID16           @ (((unsigned) &RXF2SIDL)*8) + 0;
43884:         #define                                 RXF2EID16_bit       BANKMASK(RXF2SIDL), 0
43885:         extern volatile __bit                   RXF2EID17           @ (((unsigned) &RXF2SIDL)*8) + 1;
43886:         #define                                 RXF2EID17_bit       BANKMASK(RXF2SIDL), 1
43887:         extern volatile __bit                   RXF2EID2            @ (((unsigned) &RXF2EIDL)*8) + 2;
43888:         #define                                 RXF2EID2_bit        BANKMASK(RXF2EIDL), 2
43889:         extern volatile __bit                   RXF2EID3            @ (((unsigned) &RXF2EIDL)*8) + 3;
43890:         #define                                 RXF2EID3_bit        BANKMASK(RXF2EIDL), 3
43891:         extern volatile __bit                   RXF2EID4            @ (((unsigned) &RXF2EIDL)*8) + 4;
43892:         #define                                 RXF2EID4_bit        BANKMASK(RXF2EIDL), 4
43893:         extern volatile __bit                   RXF2EID5            @ (((unsigned) &RXF2EIDL)*8) + 5;
43894:         #define                                 RXF2EID5_bit        BANKMASK(RXF2EIDL), 5
43895:         extern volatile __bit                   RXF2EID6            @ (((unsigned) &RXF2EIDL)*8) + 6;
43896:         #define                                 RXF2EID6_bit        BANKMASK(RXF2EIDL), 6
43897:         extern volatile __bit                   RXF2EID7            @ (((unsigned) &RXF2EIDL)*8) + 7;
43898:         #define                                 RXF2EID7_bit        BANKMASK(RXF2EIDL), 7
43899:         extern volatile __bit                   RXF2EID8            @ (((unsigned) &RXF2EIDH)*8) + 0;
43900:         #define                                 RXF2EID8_bit        BANKMASK(RXF2EIDH), 0
43901:         extern volatile __bit                   RXF2EID9            @ (((unsigned) &RXF2EIDH)*8) + 1;
43902:         #define                                 RXF2EID9_bit        BANKMASK(RXF2EIDH), 1
43903:         extern volatile __bit                   RXF2EN              @ (((unsigned) &RXFCON0)*8) + 2;
43904:         #define                                 RXF2EN_bit          BANKMASK(RXFCON0), 2
43905:         extern volatile __bit                   RXF2EXIDEN          @ (((unsigned) &RXF2SIDL)*8) + 3;
43906:         #define                                 RXF2EXIDEN_bit      BANKMASK(RXF2SIDL), 3
43907:         extern volatile __bit                   RXF2SID0            @ (((unsigned) &RXF2SIDL)*8) + 5;
43908:         #define                                 RXF2SID0_bit        BANKMASK(RXF2SIDL), 5
43909:         extern volatile __bit                   RXF2SID1            @ (((unsigned) &RXF2SIDL)*8) + 6;
43910:         #define                                 RXF2SID1_bit        BANKMASK(RXF2SIDL), 6
43911:         extern volatile __bit                   RXF2SID10           @ (((unsigned) &RXF2SIDH)*8) + 7;
43912:         #define                                 RXF2SID10_bit       BANKMASK(RXF2SIDH), 7
43913:         extern volatile __bit                   RXF2SID2            @ (((unsigned) &RXF2SIDL)*8) + 7;
43914:         #define                                 RXF2SID2_bit        BANKMASK(RXF2SIDL), 7
43915:         extern volatile __bit                   RXF2SID3            @ (((unsigned) &RXF2SIDH)*8) + 0;
43916:         #define                                 RXF2SID3_bit        BANKMASK(RXF2SIDH), 0
43917:         extern volatile __bit                   RXF2SID4            @ (((unsigned) &RXF2SIDH)*8) + 1;
43918:         #define                                 RXF2SID4_bit        BANKMASK(RXF2SIDH), 1
43919:         extern volatile __bit                   RXF2SID5            @ (((unsigned) &RXF2SIDH)*8) + 2;
43920:         #define                                 RXF2SID5_bit        BANKMASK(RXF2SIDH), 2
43921:         extern volatile __bit                   RXF2SID6            @ (((unsigned) &RXF2SIDH)*8) + 3;
43922:         #define                                 RXF2SID6_bit        BANKMASK(RXF2SIDH), 3
43923:         extern volatile __bit                   RXF2SID7            @ (((unsigned) &RXF2SIDH)*8) + 4;
43924:         #define                                 RXF2SID7_bit        BANKMASK(RXF2SIDH), 4
43925:         extern volatile __bit                   RXF2SID8            @ (((unsigned) &RXF2SIDH)*8) + 5;
43926:         #define                                 RXF2SID8_bit        BANKMASK(RXF2SIDH), 5
43927:         extern volatile __bit                   RXF2SID9            @ (((unsigned) &RXF2SIDH)*8) + 6;
43928:         #define                                 RXF2SID9_bit        BANKMASK(RXF2SIDH), 6
43929:         extern volatile __bit                   RXF3EID0            @ (((unsigned) &RXF3EIDL)*8) + 0;
43930:         #define                                 RXF3EID0_bit        BANKMASK(RXF3EIDL), 0
43931:         extern volatile __bit                   RXF3EID1            @ (((unsigned) &RXF3EIDL)*8) + 1;
43932:         #define                                 RXF3EID1_bit        BANKMASK(RXF3EIDL), 1
43933:         extern volatile __bit                   RXF3EID10           @ (((unsigned) &RXF3EIDH)*8) + 2;
43934:         #define                                 RXF3EID10_bit       BANKMASK(RXF3EIDH), 2
43935:         extern volatile __bit                   RXF3EID11           @ (((unsigned) &RXF3EIDH)*8) + 3;
43936:         #define                                 RXF3EID11_bit       BANKMASK(RXF3EIDH), 3
43937:         extern volatile __bit                   RXF3EID12           @ (((unsigned) &RXF3EIDH)*8) + 4;
43938:         #define                                 RXF3EID12_bit       BANKMASK(RXF3EIDH), 4
43939:         extern volatile __bit                   RXF3EID13           @ (((unsigned) &RXF3EIDH)*8) + 5;
43940:         #define                                 RXF3EID13_bit       BANKMASK(RXF3EIDH), 5
43941:         extern volatile __bit                   RXF3EID14           @ (((unsigned) &RXF3EIDH)*8) + 6;
43942:         #define                                 RXF3EID14_bit       BANKMASK(RXF3EIDH), 6
43943:         extern volatile __bit                   RXF3EID15           @ (((unsigned) &RXF3EIDH)*8) + 7;
43944:         #define                                 RXF3EID15_bit       BANKMASK(RXF3EIDH), 7
43945:         extern volatile __bit                   RXF3EID16           @ (((unsigned) &RXF3SIDL)*8) + 0;
43946:         #define                                 RXF3EID16_bit       BANKMASK(RXF3SIDL), 0
43947:         extern volatile __bit                   RXF3EID17           @ (((unsigned) &RXF3SIDL)*8) + 1;
43948:         #define                                 RXF3EID17_bit       BANKMASK(RXF3SIDL), 1
43949:         extern volatile __bit                   RXF3EID2            @ (((unsigned) &RXF3EIDL)*8) + 2;
43950:         #define                                 RXF3EID2_bit        BANKMASK(RXF3EIDL), 2
43951:         extern volatile __bit                   RXF3EID3            @ (((unsigned) &RXF3EIDL)*8) + 3;
43952:         #define                                 RXF3EID3_bit        BANKMASK(RXF3EIDL), 3
43953:         extern volatile __bit                   RXF3EID4            @ (((unsigned) &RXF3EIDL)*8) + 4;
43954:         #define                                 RXF3EID4_bit        BANKMASK(RXF3EIDL), 4
43955:         extern volatile __bit                   RXF3EID5            @ (((unsigned) &RXF3EIDL)*8) + 5;
43956:         #define                                 RXF3EID5_bit        BANKMASK(RXF3EIDL), 5
43957:         extern volatile __bit                   RXF3EID6            @ (((unsigned) &RXF3EIDL)*8) + 6;
43958:         #define                                 RXF3EID6_bit        BANKMASK(RXF3EIDL), 6
43959:         extern volatile __bit                   RXF3EID7            @ (((unsigned) &RXF3EIDL)*8) + 7;
43960:         #define                                 RXF3EID7_bit        BANKMASK(RXF3EIDL), 7
43961:         extern volatile __bit                   RXF3EID8            @ (((unsigned) &RXF3EIDH)*8) + 0;
43962:         #define                                 RXF3EID8_bit        BANKMASK(RXF3EIDH), 0
43963:         extern volatile __bit                   RXF3EID9            @ (((unsigned) &RXF3EIDH)*8) + 1;
43964:         #define                                 RXF3EID9_bit        BANKMASK(RXF3EIDH), 1
43965:         extern volatile __bit                   RXF3EN              @ (((unsigned) &RXFCON0)*8) + 3;
43966:         #define                                 RXF3EN_bit          BANKMASK(RXFCON0), 3
43967:         extern volatile __bit                   RXF3EXIDEN          @ (((unsigned) &RXF3SIDL)*8) + 3;
43968:         #define                                 RXF3EXIDEN_bit      BANKMASK(RXF3SIDL), 3
43969:         extern volatile __bit                   RXF3SID0            @ (((unsigned) &RXF3SIDL)*8) + 5;
43970:         #define                                 RXF3SID0_bit        BANKMASK(RXF3SIDL), 5
43971:         extern volatile __bit                   RXF3SID1            @ (((unsigned) &RXF3SIDL)*8) + 6;
43972:         #define                                 RXF3SID1_bit        BANKMASK(RXF3SIDL), 6
43973:         extern volatile __bit                   RXF3SID10           @ (((unsigned) &RXF3SIDH)*8) + 7;
43974:         #define                                 RXF3SID10_bit       BANKMASK(RXF3SIDH), 7
43975:         extern volatile __bit                   RXF3SID2            @ (((unsigned) &RXF3SIDL)*8) + 7;
43976:         #define                                 RXF3SID2_bit        BANKMASK(RXF3SIDL), 7
43977:         extern volatile __bit                   RXF3SID3            @ (((unsigned) &RXF3SIDH)*8) + 0;
43978:         #define                                 RXF3SID3_bit        BANKMASK(RXF3SIDH), 0
43979:         extern volatile __bit                   RXF3SID4            @ (((unsigned) &RXF3SIDH)*8) + 1;
43980:         #define                                 RXF3SID4_bit        BANKMASK(RXF3SIDH), 1
43981:         extern volatile __bit                   RXF3SID5            @ (((unsigned) &RXF3SIDH)*8) + 2;
43982:         #define                                 RXF3SID5_bit        BANKMASK(RXF3SIDH), 2
43983:         extern volatile __bit                   RXF3SID6            @ (((unsigned) &RXF3SIDH)*8) + 3;
43984:         #define                                 RXF3SID6_bit        BANKMASK(RXF3SIDH), 3
43985:         extern volatile __bit                   RXF3SID7            @ (((unsigned) &RXF3SIDH)*8) + 4;
43986:         #define                                 RXF3SID7_bit        BANKMASK(RXF3SIDH), 4
43987:         extern volatile __bit                   RXF3SID8            @ (((unsigned) &RXF3SIDH)*8) + 5;
43988:         #define                                 RXF3SID8_bit        BANKMASK(RXF3SIDH), 5
43989:         extern volatile __bit                   RXF3SID9            @ (((unsigned) &RXF3SIDH)*8) + 6;
43990:         #define                                 RXF3SID9_bit        BANKMASK(RXF3SIDH), 6
43991:         extern volatile __bit                   RXF4EID0            @ (((unsigned) &RXF4EIDL)*8) + 0;
43992:         #define                                 RXF4EID0_bit        BANKMASK(RXF4EIDL), 0
43993:         extern volatile __bit                   RXF4EID1            @ (((unsigned) &RXF4EIDL)*8) + 1;
43994:         #define                                 RXF4EID1_bit        BANKMASK(RXF4EIDL), 1
43995:         extern volatile __bit                   RXF4EID10           @ (((unsigned) &RXF4EIDH)*8) + 2;
43996:         #define                                 RXF4EID10_bit       BANKMASK(RXF4EIDH), 2
43997:         extern volatile __bit                   RXF4EID11           @ (((unsigned) &RXF4EIDH)*8) + 3;
43998:         #define                                 RXF4EID11_bit       BANKMASK(RXF4EIDH), 3
43999:         extern volatile __bit                   RXF4EID12           @ (((unsigned) &RXF4EIDH)*8) + 4;
44000:         #define                                 RXF4EID12_bit       BANKMASK(RXF4EIDH), 4
44001:         extern volatile __bit                   RXF4EID13           @ (((unsigned) &RXF4EIDH)*8) + 5;
44002:         #define                                 RXF4EID13_bit       BANKMASK(RXF4EIDH), 5
44003:         extern volatile __bit                   RXF4EID14           @ (((unsigned) &RXF4EIDH)*8) + 6;
44004:         #define                                 RXF4EID14_bit       BANKMASK(RXF4EIDH), 6
44005:         extern volatile __bit                   RXF4EID15           @ (((unsigned) &RXF4EIDH)*8) + 7;
44006:         #define                                 RXF4EID15_bit       BANKMASK(RXF4EIDH), 7
44007:         extern volatile __bit                   RXF4EID16           @ (((unsigned) &RXF4SIDL)*8) + 0;
44008:         #define                                 RXF4EID16_bit       BANKMASK(RXF4SIDL), 0
44009:         extern volatile __bit                   RXF4EID17           @ (((unsigned) &RXF4SIDL)*8) + 1;
44010:         #define                                 RXF4EID17_bit       BANKMASK(RXF4SIDL), 1
44011:         extern volatile __bit                   RXF4EID2            @ (((unsigned) &RXF4EIDL)*8) + 2;
44012:         #define                                 RXF4EID2_bit        BANKMASK(RXF4EIDL), 2
44013:         extern volatile __bit                   RXF4EID3            @ (((unsigned) &RXF4EIDL)*8) + 3;
44014:         #define                                 RXF4EID3_bit        BANKMASK(RXF4EIDL), 3
44015:         extern volatile __bit                   RXF4EID4            @ (((unsigned) &RXF4EIDL)*8) + 4;
44016:         #define                                 RXF4EID4_bit        BANKMASK(RXF4EIDL), 4
44017:         extern volatile __bit                   RXF4EID5            @ (((unsigned) &RXF4EIDL)*8) + 5;
44018:         #define                                 RXF4EID5_bit        BANKMASK(RXF4EIDL), 5
44019:         extern volatile __bit                   RXF4EID6            @ (((unsigned) &RXF4EIDL)*8) + 6;
44020:         #define                                 RXF4EID6_bit        BANKMASK(RXF4EIDL), 6
44021:         extern volatile __bit                   RXF4EID7            @ (((unsigned) &RXF4EIDL)*8) + 7;
44022:         #define                                 RXF4EID7_bit        BANKMASK(RXF4EIDL), 7
44023:         extern volatile __bit                   RXF4EID8            @ (((unsigned) &RXF4EIDH)*8) + 0;
44024:         #define                                 RXF4EID8_bit        BANKMASK(RXF4EIDH), 0
44025:         extern volatile __bit                   RXF4EID9            @ (((unsigned) &RXF4EIDH)*8) + 1;
44026:         #define                                 RXF4EID9_bit        BANKMASK(RXF4EIDH), 1
44027:         extern volatile __bit                   RXF4EN              @ (((unsigned) &RXFCON0)*8) + 4;
44028:         #define                                 RXF4EN_bit          BANKMASK(RXFCON0), 4
44029:         extern volatile __bit                   RXF4EXIDEN          @ (((unsigned) &RXF4SIDL)*8) + 3;
44030:         #define                                 RXF4EXIDEN_bit      BANKMASK(RXF4SIDL), 3
44031:         extern volatile __bit                   RXF4SID0            @ (((unsigned) &RXF4SIDL)*8) + 5;
44032:         #define                                 RXF4SID0_bit        BANKMASK(RXF4SIDL), 5
44033:         extern volatile __bit                   RXF4SID1            @ (((unsigned) &RXF4SIDL)*8) + 6;
44034:         #define                                 RXF4SID1_bit        BANKMASK(RXF4SIDL), 6
44035:         extern volatile __bit                   RXF4SID10           @ (((unsigned) &RXF4SIDH)*8) + 7;
44036:         #define                                 RXF4SID10_bit       BANKMASK(RXF4SIDH), 7
44037:         extern volatile __bit                   RXF4SID2            @ (((unsigned) &RXF4SIDL)*8) + 7;
44038:         #define                                 RXF4SID2_bit        BANKMASK(RXF4SIDL), 7
44039:         extern volatile __bit                   RXF4SID3            @ (((unsigned) &RXF4SIDH)*8) + 0;
44040:         #define                                 RXF4SID3_bit        BANKMASK(RXF4SIDH), 0
44041:         extern volatile __bit                   RXF4SID4            @ (((unsigned) &RXF4SIDH)*8) + 1;
44042:         #define                                 RXF4SID4_bit        BANKMASK(RXF4SIDH), 1
44043:         extern volatile __bit                   RXF4SID5            @ (((unsigned) &RXF4SIDH)*8) + 2;
44044:         #define                                 RXF4SID5_bit        BANKMASK(RXF4SIDH), 2
44045:         extern volatile __bit                   RXF4SID6            @ (((unsigned) &RXF4SIDH)*8) + 3;
44046:         #define                                 RXF4SID6_bit        BANKMASK(RXF4SIDH), 3
44047:         extern volatile __bit                   RXF4SID7            @ (((unsigned) &RXF4SIDH)*8) + 4;
44048:         #define                                 RXF4SID7_bit        BANKMASK(RXF4SIDH), 4
44049:         extern volatile __bit                   RXF4SID8            @ (((unsigned) &RXF4SIDH)*8) + 5;
44050:         #define                                 RXF4SID8_bit        BANKMASK(RXF4SIDH), 5
44051:         extern volatile __bit                   RXF4SID9            @ (((unsigned) &RXF4SIDH)*8) + 6;
44052:         #define                                 RXF4SID9_bit        BANKMASK(RXF4SIDH), 6
44053:         extern volatile __bit                   RXF5EID0            @ (((unsigned) &RXF5EIDL)*8) + 0;
44054:         #define                                 RXF5EID0_bit        BANKMASK(RXF5EIDL), 0
44055:         extern volatile __bit                   RXF5EID1            @ (((unsigned) &RXF5EIDL)*8) + 1;
44056:         #define                                 RXF5EID1_bit        BANKMASK(RXF5EIDL), 1
44057:         extern volatile __bit                   RXF5EID10           @ (((unsigned) &RXF5EIDH)*8) + 2;
44058:         #define                                 RXF5EID10_bit       BANKMASK(RXF5EIDH), 2
44059:         extern volatile __bit                   RXF5EID11           @ (((unsigned) &RXF5EIDH)*8) + 3;
44060:         #define                                 RXF5EID11_bit       BANKMASK(RXF5EIDH), 3
44061:         extern volatile __bit                   RXF5EID12           @ (((unsigned) &RXF5EIDH)*8) + 4;
44062:         #define                                 RXF5EID12_bit       BANKMASK(RXF5EIDH), 4
44063:         extern volatile __bit                   RXF5EID13           @ (((unsigned) &RXF5EIDH)*8) + 5;
44064:         #define                                 RXF5EID13_bit       BANKMASK(RXF5EIDH), 5
44065:         extern volatile __bit                   RXF5EID14           @ (((unsigned) &RXF5EIDH)*8) + 6;
44066:         #define                                 RXF5EID14_bit       BANKMASK(RXF5EIDH), 6
44067:         extern volatile __bit                   RXF5EID15           @ (((unsigned) &RXF5EIDH)*8) + 7;
44068:         #define                                 RXF5EID15_bit       BANKMASK(RXF5EIDH), 7
44069:         extern volatile __bit                   RXF5EID16           @ (((unsigned) &RXF5SIDL)*8) + 0;
44070:         #define                                 RXF5EID16_bit       BANKMASK(RXF5SIDL), 0
44071:         extern volatile __bit                   RXF5EID17           @ (((unsigned) &RXF5SIDL)*8) + 1;
44072:         #define                                 RXF5EID17_bit       BANKMASK(RXF5SIDL), 1
44073:         extern volatile __bit                   RXF5EID2            @ (((unsigned) &RXF5EIDL)*8) + 2;
44074:         #define                                 RXF5EID2_bit        BANKMASK(RXF5EIDL), 2
44075:         extern volatile __bit                   RXF5EID3            @ (((unsigned) &RXF5EIDL)*8) + 3;
44076:         #define                                 RXF5EID3_bit        BANKMASK(RXF5EIDL), 3
44077:         extern volatile __bit                   RXF5EID4            @ (((unsigned) &RXF5EIDL)*8) + 4;
44078:         #define                                 RXF5EID4_bit        BANKMASK(RXF5EIDL), 4
44079:         extern volatile __bit                   RXF5EID5            @ (((unsigned) &RXF5EIDL)*8) + 5;
44080:         #define                                 RXF5EID5_bit        BANKMASK(RXF5EIDL), 5
44081:         extern volatile __bit                   RXF5EID6            @ (((unsigned) &RXF5EIDL)*8) + 6;
44082:         #define                                 RXF5EID6_bit        BANKMASK(RXF5EIDL), 6
44083:         extern volatile __bit                   RXF5EID7            @ (((unsigned) &RXF5EIDL)*8) + 7;
44084:         #define                                 RXF5EID7_bit        BANKMASK(RXF5EIDL), 7
44085:         extern volatile __bit                   RXF5EID8            @ (((unsigned) &RXF5EIDH)*8) + 0;
44086:         #define                                 RXF5EID8_bit        BANKMASK(RXF5EIDH), 0
44087:         extern volatile __bit                   RXF5EID9            @ (((unsigned) &RXF5EIDH)*8) + 1;
44088:         #define                                 RXF5EID9_bit        BANKMASK(RXF5EIDH), 1
44089:         extern volatile __bit                   RXF5EN              @ (((unsigned) &RXFCON0)*8) + 5;
44090:         #define                                 RXF5EN_bit          BANKMASK(RXFCON0), 5
44091:         extern volatile __bit                   RXF5EXIDEN          @ (((unsigned) &RXF5SIDL)*8) + 3;
44092:         #define                                 RXF5EXIDEN_bit      BANKMASK(RXF5SIDL), 3
44093:         extern volatile __bit                   RXF5SID0            @ (((unsigned) &RXF5SIDL)*8) + 5;
44094:         #define                                 RXF5SID0_bit        BANKMASK(RXF5SIDL), 5
44095:         extern volatile __bit                   RXF5SID1            @ (((unsigned) &RXF5SIDL)*8) + 6;
44096:         #define                                 RXF5SID1_bit        BANKMASK(RXF5SIDL), 6
44097:         extern volatile __bit                   RXF5SID10           @ (((unsigned) &RXF5SIDH)*8) + 7;
44098:         #define                                 RXF5SID10_bit       BANKMASK(RXF5SIDH), 7
44099:         extern volatile __bit                   RXF5SID2            @ (((unsigned) &RXF5SIDL)*8) + 7;
44100:         #define                                 RXF5SID2_bit        BANKMASK(RXF5SIDL), 7
44101:         extern volatile __bit                   RXF5SID3            @ (((unsigned) &RXF5SIDH)*8) + 0;
44102:         #define                                 RXF5SID3_bit        BANKMASK(RXF5SIDH), 0
44103:         extern volatile __bit                   RXF5SID4            @ (((unsigned) &RXF5SIDH)*8) + 1;
44104:         #define                                 RXF5SID4_bit        BANKMASK(RXF5SIDH), 1
44105:         extern volatile __bit                   RXF5SID5            @ (((unsigned) &RXF5SIDH)*8) + 2;
44106:         #define                                 RXF5SID5_bit        BANKMASK(RXF5SIDH), 2
44107:         extern volatile __bit                   RXF5SID6            @ (((unsigned) &RXF5SIDH)*8) + 3;
44108:         #define                                 RXF5SID6_bit        BANKMASK(RXF5SIDH), 3
44109:         extern volatile __bit                   RXF5SID7            @ (((unsigned) &RXF5SIDH)*8) + 4;
44110:         #define                                 RXF5SID7_bit        BANKMASK(RXF5SIDH), 4
44111:         extern volatile __bit                   RXF5SID8            @ (((unsigned) &RXF5SIDH)*8) + 5;
44112:         #define                                 RXF5SID8_bit        BANKMASK(RXF5SIDH), 5
44113:         extern volatile __bit                   RXF5SID9            @ (((unsigned) &RXF5SIDH)*8) + 6;
44114:         #define                                 RXF5SID9_bit        BANKMASK(RXF5SIDH), 6
44115:         extern volatile __bit                   RXF6EID0            @ (((unsigned) &RXF6EIDL)*8) + 0;
44116:         #define                                 RXF6EID0_bit        BANKMASK(RXF6EIDL), 0
44117:         extern volatile __bit                   RXF6EID1            @ (((unsigned) &RXF6EIDL)*8) + 1;
44118:         #define                                 RXF6EID1_bit        BANKMASK(RXF6EIDL), 1
44119:         extern volatile __bit                   RXF6EID10           @ (((unsigned) &RXF6EIDH)*8) + 2;
44120:         #define                                 RXF6EID10_bit       BANKMASK(RXF6EIDH), 2
44121:         extern volatile __bit                   RXF6EID11           @ (((unsigned) &RXF6EIDH)*8) + 3;
44122:         #define                                 RXF6EID11_bit       BANKMASK(RXF6EIDH), 3
44123:         extern volatile __bit                   RXF6EID12           @ (((unsigned) &RXF6EIDH)*8) + 4;
44124:         #define                                 RXF6EID12_bit       BANKMASK(RXF6EIDH), 4
44125:         extern volatile __bit                   RXF6EID13           @ (((unsigned) &RXF6EIDH)*8) + 5;
44126:         #define                                 RXF6EID13_bit       BANKMASK(RXF6EIDH), 5
44127:         extern volatile __bit                   RXF6EID14           @ (((unsigned) &RXF6EIDH)*8) + 6;
44128:         #define                                 RXF6EID14_bit       BANKMASK(RXF6EIDH), 6
44129:         extern volatile __bit                   RXF6EID15           @ (((unsigned) &RXF6EIDH)*8) + 7;
44130:         #define                                 RXF6EID15_bit       BANKMASK(RXF6EIDH), 7
44131:         extern volatile __bit                   RXF6EID16           @ (((unsigned) &RXF6SIDL)*8) + 0;
44132:         #define                                 RXF6EID16_bit       BANKMASK(RXF6SIDL), 0
44133:         extern volatile __bit                   RXF6EID17           @ (((unsigned) &RXF6SIDL)*8) + 1;
44134:         #define                                 RXF6EID17_bit       BANKMASK(RXF6SIDL), 1
44135:         extern volatile __bit                   RXF6EID2            @ (((unsigned) &RXF6EIDL)*8) + 2;
44136:         #define                                 RXF6EID2_bit        BANKMASK(RXF6EIDL), 2
44137:         extern volatile __bit                   RXF6EID3            @ (((unsigned) &RXF6EIDL)*8) + 3;
44138:         #define                                 RXF6EID3_bit        BANKMASK(RXF6EIDL), 3
44139:         extern volatile __bit                   RXF6EID4            @ (((unsigned) &RXF6EIDL)*8) + 4;
44140:         #define                                 RXF6EID4_bit        BANKMASK(RXF6EIDL), 4
44141:         extern volatile __bit                   RXF6EID5            @ (((unsigned) &RXF6EIDL)*8) + 5;
44142:         #define                                 RXF6EID5_bit        BANKMASK(RXF6EIDL), 5
44143:         extern volatile __bit                   RXF6EID6            @ (((unsigned) &RXF6EIDL)*8) + 6;
44144:         #define                                 RXF6EID6_bit        BANKMASK(RXF6EIDL), 6
44145:         extern volatile __bit                   RXF6EID7            @ (((unsigned) &RXF6EIDL)*8) + 7;
44146:         #define                                 RXF6EID7_bit        BANKMASK(RXF6EIDL), 7
44147:         extern volatile __bit                   RXF6EID8            @ (((unsigned) &RXF6EIDH)*8) + 0;
44148:         #define                                 RXF6EID8_bit        BANKMASK(RXF6EIDH), 0
44149:         extern volatile __bit                   RXF6EID9            @ (((unsigned) &RXF6EIDH)*8) + 1;
44150:         #define                                 RXF6EID9_bit        BANKMASK(RXF6EIDH), 1
44151:         extern volatile __bit                   RXF6EN              @ (((unsigned) &RXFCON0)*8) + 6;
44152:         #define                                 RXF6EN_bit          BANKMASK(RXFCON0), 6
44153:         extern volatile __bit                   RXF6EXIDEN          @ (((unsigned) &RXF6SIDL)*8) + 3;
44154:         #define                                 RXF6EXIDEN_bit      BANKMASK(RXF6SIDL), 3
44155:         extern volatile __bit                   RXF6SID0            @ (((unsigned) &RXF6SIDL)*8) + 5;
44156:         #define                                 RXF6SID0_bit        BANKMASK(RXF6SIDL), 5
44157:         extern volatile __bit                   RXF6SID1            @ (((unsigned) &RXF6SIDL)*8) + 6;
44158:         #define                                 RXF6SID1_bit        BANKMASK(RXF6SIDL), 6
44159:         extern volatile __bit                   RXF6SID10           @ (((unsigned) &RXF6SIDH)*8) + 7;
44160:         #define                                 RXF6SID10_bit       BANKMASK(RXF6SIDH), 7
44161:         extern volatile __bit                   RXF6SID2            @ (((unsigned) &RXF6SIDL)*8) + 7;
44162:         #define                                 RXF6SID2_bit        BANKMASK(RXF6SIDL), 7
44163:         extern volatile __bit                   RXF6SID3            @ (((unsigned) &RXF6SIDH)*8) + 0;
44164:         #define                                 RXF6SID3_bit        BANKMASK(RXF6SIDH), 0
44165:         extern volatile __bit                   RXF6SID4            @ (((unsigned) &RXF6SIDH)*8) + 1;
44166:         #define                                 RXF6SID4_bit        BANKMASK(RXF6SIDH), 1
44167:         extern volatile __bit                   RXF6SID5            @ (((unsigned) &RXF6SIDH)*8) + 2;
44168:         #define                                 RXF6SID5_bit        BANKMASK(RXF6SIDH), 2
44169:         extern volatile __bit                   RXF6SID6            @ (((unsigned) &RXF6SIDH)*8) + 3;
44170:         #define                                 RXF6SID6_bit        BANKMASK(RXF6SIDH), 3
44171:         extern volatile __bit                   RXF6SID7            @ (((unsigned) &RXF6SIDH)*8) + 4;
44172:         #define                                 RXF6SID7_bit        BANKMASK(RXF6SIDH), 4
44173:         extern volatile __bit                   RXF6SID8            @ (((unsigned) &RXF6SIDH)*8) + 5;
44174:         #define                                 RXF6SID8_bit        BANKMASK(RXF6SIDH), 5
44175:         extern volatile __bit                   RXF6SID9            @ (((unsigned) &RXF6SIDH)*8) + 6;
44176:         #define                                 RXF6SID9_bit        BANKMASK(RXF6SIDH), 6
44177:         extern volatile __bit                   RXF7EID0            @ (((unsigned) &RXF7EIDL)*8) + 0;
44178:         #define                                 RXF7EID0_bit        BANKMASK(RXF7EIDL), 0
44179:         extern volatile __bit                   RXF7EID1            @ (((unsigned) &RXF7EIDL)*8) + 1;
44180:         #define                                 RXF7EID1_bit        BANKMASK(RXF7EIDL), 1
44181:         extern volatile __bit                   RXF7EID10           @ (((unsigned) &RXF7EIDH)*8) + 2;
44182:         #define                                 RXF7EID10_bit       BANKMASK(RXF7EIDH), 2
44183:         extern volatile __bit                   RXF7EID11           @ (((unsigned) &RXF7EIDH)*8) + 3;
44184:         #define                                 RXF7EID11_bit       BANKMASK(RXF7EIDH), 3
44185:         extern volatile __bit                   RXF7EID12           @ (((unsigned) &RXF7EIDH)*8) + 4;
44186:         #define                                 RXF7EID12_bit       BANKMASK(RXF7EIDH), 4
44187:         extern volatile __bit                   RXF7EID13           @ (((unsigned) &RXF7EIDH)*8) + 5;
44188:         #define                                 RXF7EID13_bit       BANKMASK(RXF7EIDH), 5
44189:         extern volatile __bit                   RXF7EID14           @ (((unsigned) &RXF7EIDH)*8) + 6;
44190:         #define                                 RXF7EID14_bit       BANKMASK(RXF7EIDH), 6
44191:         extern volatile __bit                   RXF7EID15           @ (((unsigned) &RXF7EIDH)*8) + 7;
44192:         #define                                 RXF7EID15_bit       BANKMASK(RXF7EIDH), 7
44193:         extern volatile __bit                   RXF7EID16           @ (((unsigned) &RXF7SIDL)*8) + 0;
44194:         #define                                 RXF7EID16_bit       BANKMASK(RXF7SIDL), 0
44195:         extern volatile __bit                   RXF7EID17           @ (((unsigned) &RXF7SIDL)*8) + 1;
44196:         #define                                 RXF7EID17_bit       BANKMASK(RXF7SIDL), 1
44197:         extern volatile __bit                   RXF7EID2            @ (((unsigned) &RXF7EIDL)*8) + 2;
44198:         #define                                 RXF7EID2_bit        BANKMASK(RXF7EIDL), 2
44199:         extern volatile __bit                   RXF7EID3            @ (((unsigned) &RXF7EIDL)*8) + 3;
44200:         #define                                 RXF7EID3_bit        BANKMASK(RXF7EIDL), 3
44201:         extern volatile __bit                   RXF7EID4            @ (((unsigned) &RXF7EIDL)*8) + 4;
44202:         #define                                 RXF7EID4_bit        BANKMASK(RXF7EIDL), 4
44203:         extern volatile __bit                   RXF7EID5            @ (((unsigned) &RXF7EIDL)*8) + 5;
44204:         #define                                 RXF7EID5_bit        BANKMASK(RXF7EIDL), 5
44205:         extern volatile __bit                   RXF7EID6            @ (((unsigned) &RXF7EIDL)*8) + 6;
44206:         #define                                 RXF7EID6_bit        BANKMASK(RXF7EIDL), 6
44207:         extern volatile __bit                   RXF7EID7            @ (((unsigned) &RXF7EIDL)*8) + 7;
44208:         #define                                 RXF7EID7_bit        BANKMASK(RXF7EIDL), 7
44209:         extern volatile __bit                   RXF7EID8            @ (((unsigned) &RXF7EIDH)*8) + 0;
44210:         #define                                 RXF7EID8_bit        BANKMASK(RXF7EIDH), 0
44211:         extern volatile __bit                   RXF7EID9            @ (((unsigned) &RXF7EIDH)*8) + 1;
44212:         #define                                 RXF7EID9_bit        BANKMASK(RXF7EIDH), 1
44213:         extern volatile __bit                   RXF7EN              @ (((unsigned) &RXFCON0)*8) + 7;
44214:         #define                                 RXF7EN_bit          BANKMASK(RXFCON0), 7
44215:         extern volatile __bit                   RXF7EXIDEN          @ (((unsigned) &RXF7SIDL)*8) + 3;
44216:         #define                                 RXF7EXIDEN_bit      BANKMASK(RXF7SIDL), 3
44217:         extern volatile __bit                   RXF7SID0            @ (((unsigned) &RXF7SIDL)*8) + 5;
44218:         #define                                 RXF7SID0_bit        BANKMASK(RXF7SIDL), 5
44219:         extern volatile __bit                   RXF7SID1            @ (((unsigned) &RXF7SIDL)*8) + 6;
44220:         #define                                 RXF7SID1_bit        BANKMASK(RXF7SIDL), 6
44221:         extern volatile __bit                   RXF7SID10           @ (((unsigned) &RXF7SIDH)*8) + 7;
44222:         #define                                 RXF7SID10_bit       BANKMASK(RXF7SIDH), 7
44223:         extern volatile __bit                   RXF7SID2            @ (((unsigned) &RXF7SIDL)*8) + 7;
44224:         #define                                 RXF7SID2_bit        BANKMASK(RXF7SIDL), 7
44225:         extern volatile __bit                   RXF7SID3            @ (((unsigned) &RXF7SIDH)*8) + 0;
44226:         #define                                 RXF7SID3_bit        BANKMASK(RXF7SIDH), 0
44227:         extern volatile __bit                   RXF7SID4            @ (((unsigned) &RXF7SIDH)*8) + 1;
44228:         #define                                 RXF7SID4_bit        BANKMASK(RXF7SIDH), 1
44229:         extern volatile __bit                   RXF7SID5            @ (((unsigned) &RXF7SIDH)*8) + 2;
44230:         #define                                 RXF7SID5_bit        BANKMASK(RXF7SIDH), 2
44231:         extern volatile __bit                   RXF7SID6            @ (((unsigned) &RXF7SIDH)*8) + 3;
44232:         #define                                 RXF7SID6_bit        BANKMASK(RXF7SIDH), 3
44233:         extern volatile __bit                   RXF7SID7            @ (((unsigned) &RXF7SIDH)*8) + 4;
44234:         #define                                 RXF7SID7_bit        BANKMASK(RXF7SIDH), 4
44235:         extern volatile __bit                   RXF7SID8            @ (((unsigned) &RXF7SIDH)*8) + 5;
44236:         #define                                 RXF7SID8_bit        BANKMASK(RXF7SIDH), 5
44237:         extern volatile __bit                   RXF7SID9            @ (((unsigned) &RXF7SIDH)*8) + 6;
44238:         #define                                 RXF7SID9_bit        BANKMASK(RXF7SIDH), 6
44239:         extern volatile __bit                   RXF8EID0            @ (((unsigned) &RXF8EIDL)*8) + 0;
44240:         #define                                 RXF8EID0_bit        BANKMASK(RXF8EIDL), 0
44241:         extern volatile __bit                   RXF8EID1            @ (((unsigned) &RXF8EIDL)*8) + 1;
44242:         #define                                 RXF8EID1_bit        BANKMASK(RXF8EIDL), 1
44243:         extern volatile __bit                   RXF8EID10           @ (((unsigned) &RXF8EIDH)*8) + 2;
44244:         #define                                 RXF8EID10_bit       BANKMASK(RXF8EIDH), 2
44245:         extern volatile __bit                   RXF8EID11           @ (((unsigned) &RXF8EIDH)*8) + 3;
44246:         #define                                 RXF8EID11_bit       BANKMASK(RXF8EIDH), 3
44247:         extern volatile __bit                   RXF8EID12           @ (((unsigned) &RXF8EIDH)*8) + 4;
44248:         #define                                 RXF8EID12_bit       BANKMASK(RXF8EIDH), 4
44249:         extern volatile __bit                   RXF8EID13           @ (((unsigned) &RXF8EIDH)*8) + 5;
44250:         #define                                 RXF8EID13_bit       BANKMASK(RXF8EIDH), 5
44251:         extern volatile __bit                   RXF8EID14           @ (((unsigned) &RXF8EIDH)*8) + 6;
44252:         #define                                 RXF8EID14_bit       BANKMASK(RXF8EIDH), 6
44253:         extern volatile __bit                   RXF8EID15           @ (((unsigned) &RXF8EIDH)*8) + 7;
44254:         #define                                 RXF8EID15_bit       BANKMASK(RXF8EIDH), 7
44255:         extern volatile __bit                   RXF8EID16           @ (((unsigned) &RXF8SIDL)*8) + 0;
44256:         #define                                 RXF8EID16_bit       BANKMASK(RXF8SIDL), 0
44257:         extern volatile __bit                   RXF8EID17           @ (((unsigned) &RXF8SIDL)*8) + 1;
44258:         #define                                 RXF8EID17_bit       BANKMASK(RXF8SIDL), 1
44259:         extern volatile __bit                   RXF8EID2            @ (((unsigned) &RXF8EIDL)*8) + 2;
44260:         #define                                 RXF8EID2_bit        BANKMASK(RXF8EIDL), 2
44261:         extern volatile __bit                   RXF8EID3            @ (((unsigned) &RXF8EIDL)*8) + 3;
44262:         #define                                 RXF8EID3_bit        BANKMASK(RXF8EIDL), 3
44263:         extern volatile __bit                   RXF8EID4            @ (((unsigned) &RXF8EIDL)*8) + 4;
44264:         #define                                 RXF8EID4_bit        BANKMASK(RXF8EIDL), 4
44265:         extern volatile __bit                   RXF8EID5            @ (((unsigned) &RXF8EIDL)*8) + 5;
44266:         #define                                 RXF8EID5_bit        BANKMASK(RXF8EIDL), 5
44267:         extern volatile __bit                   RXF8EID6            @ (((unsigned) &RXF8EIDL)*8) + 6;
44268:         #define                                 RXF8EID6_bit        BANKMASK(RXF8EIDL), 6
44269:         extern volatile __bit                   RXF8EID7            @ (((unsigned) &RXF8EIDL)*8) + 7;
44270:         #define                                 RXF8EID7_bit        BANKMASK(RXF8EIDL), 7
44271:         extern volatile __bit                   RXF8EID8            @ (((unsigned) &RXF8EIDH)*8) + 0;
44272:         #define                                 RXF8EID8_bit        BANKMASK(RXF8EIDH), 0
44273:         extern volatile __bit                   RXF8EID9            @ (((unsigned) &RXF8EIDH)*8) + 1;
44274:         #define                                 RXF8EID9_bit        BANKMASK(RXF8EIDH), 1
44275:         extern volatile __bit                   RXF8EN              @ (((unsigned) &RXFCON1)*8) + 0;
44276:         #define                                 RXF8EN_bit          BANKMASK(RXFCON1), 0
44277:         extern volatile __bit                   RXF8EXIDEN          @ (((unsigned) &RXF8SIDL)*8) + 3;
44278:         #define                                 RXF8EXIDEN_bit      BANKMASK(RXF8SIDL), 3
44279:         extern volatile __bit                   RXF8SID0            @ (((unsigned) &RXF8SIDL)*8) + 5;
44280:         #define                                 RXF8SID0_bit        BANKMASK(RXF8SIDL), 5
44281:         extern volatile __bit                   RXF8SID1            @ (((unsigned) &RXF8SIDL)*8) + 6;
44282:         #define                                 RXF8SID1_bit        BANKMASK(RXF8SIDL), 6
44283:         extern volatile __bit                   RXF8SID10           @ (((unsigned) &RXF8SIDH)*8) + 7;
44284:         #define                                 RXF8SID10_bit       BANKMASK(RXF8SIDH), 7
44285:         extern volatile __bit                   RXF8SID2            @ (((unsigned) &RXF8SIDL)*8) + 7;
44286:         #define                                 RXF8SID2_bit        BANKMASK(RXF8SIDL), 7
44287:         extern volatile __bit                   RXF8SID3            @ (((unsigned) &RXF8SIDH)*8) + 0;
44288:         #define                                 RXF8SID3_bit        BANKMASK(RXF8SIDH), 0
44289:         extern volatile __bit                   RXF8SID4            @ (((unsigned) &RXF8SIDH)*8) + 1;
44290:         #define                                 RXF8SID4_bit        BANKMASK(RXF8SIDH), 1
44291:         extern volatile __bit                   RXF8SID5            @ (((unsigned) &RXF8SIDH)*8) + 2;
44292:         #define                                 RXF8SID5_bit        BANKMASK(RXF8SIDH), 2
44293:         extern volatile __bit                   RXF8SID6            @ (((unsigned) &RXF8SIDH)*8) + 3;
44294:         #define                                 RXF8SID6_bit        BANKMASK(RXF8SIDH), 3
44295:         extern volatile __bit                   RXF8SID7            @ (((unsigned) &RXF8SIDH)*8) + 4;
44296:         #define                                 RXF8SID7_bit        BANKMASK(RXF8SIDH), 4
44297:         extern volatile __bit                   RXF8SID8            @ (((unsigned) &RXF8SIDH)*8) + 5;
44298:         #define                                 RXF8SID8_bit        BANKMASK(RXF8SIDH), 5
44299:         extern volatile __bit                   RXF8SID9            @ (((unsigned) &RXF8SIDH)*8) + 6;
44300:         #define                                 RXF8SID9_bit        BANKMASK(RXF8SIDH), 6
44301:         extern volatile __bit                   RXF9EID0            @ (((unsigned) &RXF9EIDL)*8) + 0;
44302:         #define                                 RXF9EID0_bit        BANKMASK(RXF9EIDL), 0
44303:         extern volatile __bit                   RXF9EID1            @ (((unsigned) &RXF9EIDL)*8) + 1;
44304:         #define                                 RXF9EID1_bit        BANKMASK(RXF9EIDL), 1
44305:         extern volatile __bit                   RXF9EID10           @ (((unsigned) &RXF9EIDH)*8) + 2;
44306:         #define                                 RXF9EID10_bit       BANKMASK(RXF9EIDH), 2
44307:         extern volatile __bit                   RXF9EID11           @ (((unsigned) &RXF9EIDH)*8) + 3;
44308:         #define                                 RXF9EID11_bit       BANKMASK(RXF9EIDH), 3
44309:         extern volatile __bit                   RXF9EID12           @ (((unsigned) &RXF9EIDH)*8) + 4;
44310:         #define                                 RXF9EID12_bit       BANKMASK(RXF9EIDH), 4
44311:         extern volatile __bit                   RXF9EID13           @ (((unsigned) &RXF9EIDH)*8) + 5;
44312:         #define                                 RXF9EID13_bit       BANKMASK(RXF9EIDH), 5
44313:         extern volatile __bit                   RXF9EID14           @ (((unsigned) &RXF9EIDH)*8) + 6;
44314:         #define                                 RXF9EID14_bit       BANKMASK(RXF9EIDH), 6
44315:         extern volatile __bit                   RXF9EID15           @ (((unsigned) &RXF9EIDH)*8) + 7;
44316:         #define                                 RXF9EID15_bit       BANKMASK(RXF9EIDH), 7
44317:         extern volatile __bit                   RXF9EID16           @ (((unsigned) &RXF9SIDL)*8) + 0;
44318:         #define                                 RXF9EID16_bit       BANKMASK(RXF9SIDL), 0
44319:         extern volatile __bit                   RXF9EID17           @ (((unsigned) &RXF9SIDL)*8) + 1;
44320:         #define                                 RXF9EID17_bit       BANKMASK(RXF9SIDL), 1
44321:         extern volatile __bit                   RXF9EID2            @ (((unsigned) &RXF9EIDL)*8) + 2;
44322:         #define                                 RXF9EID2_bit        BANKMASK(RXF9EIDL), 2
44323:         extern volatile __bit                   RXF9EID3            @ (((unsigned) &RXF9EIDL)*8) + 3;
44324:         #define                                 RXF9EID3_bit        BANKMASK(RXF9EIDL), 3
44325:         extern volatile __bit                   RXF9EID4            @ (((unsigned) &RXF9EIDL)*8) + 4;
44326:         #define                                 RXF9EID4_bit        BANKMASK(RXF9EIDL), 4
44327:         extern volatile __bit                   RXF9EID5            @ (((unsigned) &RXF9EIDL)*8) + 5;
44328:         #define                                 RXF9EID5_bit        BANKMASK(RXF9EIDL), 5
44329:         extern volatile __bit                   RXF9EID6            @ (((unsigned) &RXF9EIDL)*8) + 6;
44330:         #define                                 RXF9EID6_bit        BANKMASK(RXF9EIDL), 6
44331:         extern volatile __bit                   RXF9EID7            @ (((unsigned) &RXF9EIDL)*8) + 7;
44332:         #define                                 RXF9EID7_bit        BANKMASK(RXF9EIDL), 7
44333:         extern volatile __bit                   RXF9EID8            @ (((unsigned) &RXF9EIDH)*8) + 0;
44334:         #define                                 RXF9EID8_bit        BANKMASK(RXF9EIDH), 0
44335:         extern volatile __bit                   RXF9EID9            @ (((unsigned) &RXF9EIDH)*8) + 1;
44336:         #define                                 RXF9EID9_bit        BANKMASK(RXF9EIDH), 1
44337:         extern volatile __bit                   RXF9EN              @ (((unsigned) &RXFCON1)*8) + 1;
44338:         #define                                 RXF9EN_bit          BANKMASK(RXFCON1), 1
44339:         extern volatile __bit                   RXF9EXIDEN          @ (((unsigned) &RXF9SIDL)*8) + 3;
44340:         #define                                 RXF9EXIDEN_bit      BANKMASK(RXF9SIDL), 3
44341:         extern volatile __bit                   RXF9SID0            @ (((unsigned) &RXF9SIDL)*8) + 5;
44342:         #define                                 RXF9SID0_bit        BANKMASK(RXF9SIDL), 5
44343:         extern volatile __bit                   RXF9SID1            @ (((unsigned) &RXF9SIDL)*8) + 6;
44344:         #define                                 RXF9SID1_bit        BANKMASK(RXF9SIDL), 6
44345:         extern volatile __bit                   RXF9SID10           @ (((unsigned) &RXF9SIDH)*8) + 7;
44346:         #define                                 RXF9SID10_bit       BANKMASK(RXF9SIDH), 7
44347:         extern volatile __bit                   RXF9SID2            @ (((unsigned) &RXF9SIDL)*8) + 7;
44348:         #define                                 RXF9SID2_bit        BANKMASK(RXF9SIDL), 7
44349:         extern volatile __bit                   RXF9SID3            @ (((unsigned) &RXF9SIDH)*8) + 0;
44350:         #define                                 RXF9SID3_bit        BANKMASK(RXF9SIDH), 0
44351:         extern volatile __bit                   RXF9SID4            @ (((unsigned) &RXF9SIDH)*8) + 1;
44352:         #define                                 RXF9SID4_bit        BANKMASK(RXF9SIDH), 1
44353:         extern volatile __bit                   RXF9SID5            @ (((unsigned) &RXF9SIDH)*8) + 2;
44354:         #define                                 RXF9SID5_bit        BANKMASK(RXF9SIDH), 2
44355:         extern volatile __bit                   RXF9SID6            @ (((unsigned) &RXF9SIDH)*8) + 3;
44356:         #define                                 RXF9SID6_bit        BANKMASK(RXF9SIDH), 3
44357:         extern volatile __bit                   RXF9SID7            @ (((unsigned) &RXF9SIDH)*8) + 4;
44358:         #define                                 RXF9SID7_bit        BANKMASK(RXF9SIDH), 4
44359:         extern volatile __bit                   RXF9SID8            @ (((unsigned) &RXF9SIDH)*8) + 5;
44360:         #define                                 RXF9SID8_bit        BANKMASK(RXF9SIDH), 5
44361:         extern volatile __bit                   RXF9SID9            @ (((unsigned) &RXF9SIDH)*8) + 6;
44362:         #define                                 RXF9SID9_bit        BANKMASK(RXF9SIDH), 6
44363:         extern volatile __bit                   RXM0EID0            @ (((unsigned) &RXM0EIDL)*8) + 0;
44364:         #define                                 RXM0EID0_bit        BANKMASK(RXM0EIDL), 0
44365:         extern volatile __bit                   RXM0EID1            @ (((unsigned) &RXM0EIDL)*8) + 1;
44366:         #define                                 RXM0EID1_bit        BANKMASK(RXM0EIDL), 1
44367:         extern volatile __bit                   RXM0EID10           @ (((unsigned) &RXM0EIDH)*8) + 2;
44368:         #define                                 RXM0EID10_bit       BANKMASK(RXM0EIDH), 2
44369:         extern volatile __bit                   RXM0EID11           @ (((unsigned) &RXM0EIDH)*8) + 3;
44370:         #define                                 RXM0EID11_bit       BANKMASK(RXM0EIDH), 3
44371:         extern volatile __bit                   RXM0EID12           @ (((unsigned) &RXM0EIDH)*8) + 4;
44372:         #define                                 RXM0EID12_bit       BANKMASK(RXM0EIDH), 4
44373:         extern volatile __bit                   RXM0EID13           @ (((unsigned) &RXM0EIDH)*8) + 5;
44374:         #define                                 RXM0EID13_bit       BANKMASK(RXM0EIDH), 5
44375:         extern volatile __bit                   RXM0EID14           @ (((unsigned) &RXM0EIDH)*8) + 6;
44376:         #define                                 RXM0EID14_bit       BANKMASK(RXM0EIDH), 6
44377:         extern volatile __bit                   RXM0EID15           @ (((unsigned) &RXM0EIDH)*8) + 7;
44378:         #define                                 RXM0EID15_bit       BANKMASK(RXM0EIDH), 7
44379:         extern volatile __bit                   RXM0EID16           @ (((unsigned) &RXM0SIDL)*8) + 0;
44380:         #define                                 RXM0EID16_bit       BANKMASK(RXM0SIDL), 0
44381:         extern volatile __bit                   RXM0EID17           @ (((unsigned) &RXM0SIDL)*8) + 1;
44382:         #define                                 RXM0EID17_bit       BANKMASK(RXM0SIDL), 1
44383:         extern volatile __bit                   RXM0EID2            @ (((unsigned) &RXM0EIDL)*8) + 2;
44384:         #define                                 RXM0EID2_bit        BANKMASK(RXM0EIDL), 2
44385:         extern volatile __bit                   RXM0EID3            @ (((unsigned) &RXM0EIDL)*8) + 3;
44386:         #define                                 RXM0EID3_bit        BANKMASK(RXM0EIDL), 3
44387:         extern volatile __bit                   RXM0EID4            @ (((unsigned) &RXM0EIDL)*8) + 4;
44388:         #define                                 RXM0EID4_bit        BANKMASK(RXM0EIDL), 4
44389:         extern volatile __bit                   RXM0EID5            @ (((unsigned) &RXM0EIDL)*8) + 5;
44390:         #define                                 RXM0EID5_bit        BANKMASK(RXM0EIDL), 5
44391:         extern volatile __bit                   RXM0EID6            @ (((unsigned) &RXM0EIDL)*8) + 6;
44392:         #define                                 RXM0EID6_bit        BANKMASK(RXM0EIDL), 6
44393:         extern volatile __bit                   RXM0EID7            @ (((unsigned) &RXM0EIDL)*8) + 7;
44394:         #define                                 RXM0EID7_bit        BANKMASK(RXM0EIDL), 7
44395:         extern volatile __bit                   RXM0EID8            @ (((unsigned) &RXM0EIDH)*8) + 0;
44396:         #define                                 RXM0EID8_bit        BANKMASK(RXM0EIDH), 0
44397:         extern volatile __bit                   RXM0EID9            @ (((unsigned) &RXM0EIDH)*8) + 1;
44398:         #define                                 RXM0EID9_bit        BANKMASK(RXM0EIDH), 1
44399:         extern volatile __bit                   RXM0EXIDM           @ (((unsigned) &RXM0SIDL)*8) + 3;
44400:         #define                                 RXM0EXIDM_bit       BANKMASK(RXM0SIDL), 3
44401:         extern volatile __bit                   RXM0SID0            @ (((unsigned) &RXM0SIDL)*8) + 5;
44402:         #define                                 RXM0SID0_bit        BANKMASK(RXM0SIDL), 5
44403:         extern volatile __bit                   RXM0SID1            @ (((unsigned) &RXM0SIDL)*8) + 6;
44404:         #define                                 RXM0SID1_bit        BANKMASK(RXM0SIDL), 6
44405:         extern volatile __bit                   RXM0SID10           @ (((unsigned) &RXM0SIDH)*8) + 7;
44406:         #define                                 RXM0SID10_bit       BANKMASK(RXM0SIDH), 7
44407:         extern volatile __bit                   RXM0SID2            @ (((unsigned) &RXM0SIDL)*8) + 7;
44408:         #define                                 RXM0SID2_bit        BANKMASK(RXM0SIDL), 7
44409:         extern volatile __bit                   RXM0SID3            @ (((unsigned) &RXM0SIDH)*8) + 0;
44410:         #define                                 RXM0SID3_bit        BANKMASK(RXM0SIDH), 0
44411:         extern volatile __bit                   RXM0SID4            @ (((unsigned) &RXM0SIDH)*8) + 1;
44412:         #define                                 RXM0SID4_bit        BANKMASK(RXM0SIDH), 1
44413:         extern volatile __bit                   RXM0SID5            @ (((unsigned) &RXM0SIDH)*8) + 2;
44414:         #define                                 RXM0SID5_bit        BANKMASK(RXM0SIDH), 2
44415:         extern volatile __bit                   RXM0SID6            @ (((unsigned) &RXM0SIDH)*8) + 3;
44416:         #define                                 RXM0SID6_bit        BANKMASK(RXM0SIDH), 3
44417:         extern volatile __bit                   RXM0SID7            @ (((unsigned) &RXM0SIDH)*8) + 4;
44418:         #define                                 RXM0SID7_bit        BANKMASK(RXM0SIDH), 4
44419:         extern volatile __bit                   RXM0SID8            @ (((unsigned) &RXM0SIDH)*8) + 5;
44420:         #define                                 RXM0SID8_bit        BANKMASK(RXM0SIDH), 5
44421:         extern volatile __bit                   RXM0SID9            @ (((unsigned) &RXM0SIDH)*8) + 6;
44422:         #define                                 RXM0SID9_bit        BANKMASK(RXM0SIDH), 6
44423:         extern volatile __bit                   RXM1EID0            @ (((unsigned) &RXM1EIDL)*8) + 0;
44424:         #define                                 RXM1EID0_bit        BANKMASK(RXM1EIDL), 0
44425:         extern volatile __bit                   RXM1EID1            @ (((unsigned) &RXM1EIDL)*8) + 1;
44426:         #define                                 RXM1EID1_bit        BANKMASK(RXM1EIDL), 1
44427:         extern volatile __bit                   RXM1EID10           @ (((unsigned) &RXM1EIDH)*8) + 2;
44428:         #define                                 RXM1EID10_bit       BANKMASK(RXM1EIDH), 2
44429:         extern volatile __bit                   RXM1EID11           @ (((unsigned) &RXM1EIDH)*8) + 3;
44430:         #define                                 RXM1EID11_bit       BANKMASK(RXM1EIDH), 3
44431:         extern volatile __bit                   RXM1EID12           @ (((unsigned) &RXM1EIDH)*8) + 4;
44432:         #define                                 RXM1EID12_bit       BANKMASK(RXM1EIDH), 4
44433:         extern volatile __bit                   RXM1EID13           @ (((unsigned) &RXM1EIDH)*8) + 5;
44434:         #define                                 RXM1EID13_bit       BANKMASK(RXM1EIDH), 5
44435:         extern volatile __bit                   RXM1EID14           @ (((unsigned) &RXM1EIDH)*8) + 6;
44436:         #define                                 RXM1EID14_bit       BANKMASK(RXM1EIDH), 6
44437:         extern volatile __bit                   RXM1EID15           @ (((unsigned) &RXM1EIDH)*8) + 7;
44438:         #define                                 RXM1EID15_bit       BANKMASK(RXM1EIDH), 7
44439:         extern volatile __bit                   RXM1EID16           @ (((unsigned) &RXM1SIDL)*8) + 0;
44440:         #define                                 RXM1EID16_bit       BANKMASK(RXM1SIDL), 0
44441:         extern volatile __bit                   RXM1EID17           @ (((unsigned) &RXM1SIDL)*8) + 1;
44442:         #define                                 RXM1EID17_bit       BANKMASK(RXM1SIDL), 1
44443:         extern volatile __bit                   RXM1EID2            @ (((unsigned) &RXM1EIDL)*8) + 2;
44444:         #define                                 RXM1EID2_bit        BANKMASK(RXM1EIDL), 2
44445:         extern volatile __bit                   RXM1EID3            @ (((unsigned) &RXM1EIDL)*8) + 3;
44446:         #define                                 RXM1EID3_bit        BANKMASK(RXM1EIDL), 3
44447:         extern volatile __bit                   RXM1EID4            @ (((unsigned) &RXM1EIDL)*8) + 4;
44448:         #define                                 RXM1EID4_bit        BANKMASK(RXM1EIDL), 4
44449:         extern volatile __bit                   RXM1EID5            @ (((unsigned) &RXM1EIDL)*8) + 5;
44450:         #define                                 RXM1EID5_bit        BANKMASK(RXM1EIDL), 5
44451:         extern volatile __bit                   RXM1EID6            @ (((unsigned) &RXM1EIDL)*8) + 6;
44452:         #define                                 RXM1EID6_bit        BANKMASK(RXM1EIDL), 6
44453:         extern volatile __bit                   RXM1EID7            @ (((unsigned) &RXM1EIDL)*8) + 7;
44454:         #define                                 RXM1EID7_bit        BANKMASK(RXM1EIDL), 7
44455:         extern volatile __bit                   RXM1EID8            @ (((unsigned) &RXM1EIDH)*8) + 0;
44456:         #define                                 RXM1EID8_bit        BANKMASK(RXM1EIDH), 0
44457:         extern volatile __bit                   RXM1EID9            @ (((unsigned) &RXM1EIDH)*8) + 1;
44458:         #define                                 RXM1EID9_bit        BANKMASK(RXM1EIDH), 1
44459:         extern volatile __bit                   RXM1EXIDEN          @ (((unsigned) &RXM1SIDL)*8) + 3;
44460:         #define                                 RXM1EXIDEN_bit      BANKMASK(RXM1SIDL), 3
44461:         extern volatile __bit                   RXM1SID0            @ (((unsigned) &RXM1SIDL)*8) + 5;
44462:         #define                                 RXM1SID0_bit        BANKMASK(RXM1SIDL), 5
44463:         extern volatile __bit                   RXM1SID1            @ (((unsigned) &RXM1SIDL)*8) + 6;
44464:         #define                                 RXM1SID1_bit        BANKMASK(RXM1SIDL), 6
44465:         extern volatile __bit                   RXM1SID10           @ (((unsigned) &RXM1SIDH)*8) + 7;
44466:         #define                                 RXM1SID10_bit       BANKMASK(RXM1SIDH), 7
44467:         extern volatile __bit                   RXM1SID2            @ (((unsigned) &RXM1SIDL)*8) + 7;
44468:         #define                                 RXM1SID2_bit        BANKMASK(RXM1SIDL), 7
44469:         extern volatile __bit                   RXM1SID3            @ (((unsigned) &RXM1SIDH)*8) + 0;
44470:         #define                                 RXM1SID3_bit        BANKMASK(RXM1SIDH), 0
44471:         extern volatile __bit                   RXM1SID4            @ (((unsigned) &RXM1SIDH)*8) + 1;
44472:         #define                                 RXM1SID4_bit        BANKMASK(RXM1SIDH), 1
44473:         extern volatile __bit                   RXM1SID5            @ (((unsigned) &RXM1SIDH)*8) + 2;
44474:         #define                                 RXM1SID5_bit        BANKMASK(RXM1SIDH), 2
44475:         extern volatile __bit                   RXM1SID6            @ (((unsigned) &RXM1SIDH)*8) + 3;
44476:         #define                                 RXM1SID6_bit        BANKMASK(RXM1SIDH), 3
44477:         extern volatile __bit                   RXM1SID7            @ (((unsigned) &RXM1SIDH)*8) + 4;
44478:         #define                                 RXM1SID7_bit        BANKMASK(RXM1SIDH), 4
44479:         extern volatile __bit                   RXM1SID8            @ (((unsigned) &RXM1SIDH)*8) + 5;
44480:         #define                                 RXM1SID8_bit        BANKMASK(RXM1SIDH), 5
44481:         extern volatile __bit                   RXM1SID9            @ (((unsigned) &RXM1SIDH)*8) + 6;
44482:         #define                                 RXM1SID9_bit        BANKMASK(RXM1SIDH), 6
44483:         extern volatile __bit                   RXWARN              @ (((unsigned) &COMSTAT)*8) + 1;
44484:         #define                                 RXWARN_bit          BANKMASK(COMSTAT), 1
44485:         extern volatile __bit                   R_NOT_W             @ (((unsigned) &SSPSTAT)*8) + 2;
44486:         #define                                 R_NOT_W_bit         BANKMASK(SSPSTAT), 2
44487:         extern volatile __bit                   R_W                 @ (((unsigned) &SSPSTAT)*8) + 2;
44488:         #define                                 R_W_bit             BANKMASK(SSPSTAT), 2
44489:         extern volatile __bit                   R_nW                @ (((unsigned) &SSPSTAT)*8) + 2;
44490:         #define                                 R_nW_bit            BANKMASK(SSPSTAT), 2
44491:         extern volatile __bit                   SAM                 @ (((unsigned) &BRGCON2)*8) + 6;
44492:         #define                                 SAM_bit             BANKMASK(BRGCON2), 6
44493:         extern volatile __bit                   SBOREN              @ (((unsigned) &RCON)*8) + 6;
44494:         #define                                 SBOREN_bit          BANKMASK(RCON), 6
44495:         extern volatile __bit                   SCKP                @ (((unsigned) &BAUDCON1)*8) + 4;
44496:         #define                                 SCKP_bit            BANKMASK(BAUDCON1), 4
44497:         extern volatile __bit                   SCKP1               @ (((unsigned) &BAUDCON1)*8) + 4;
44498:         #define                                 SCKP1_bit           BANKMASK(BAUDCON1), 4
44499:         extern volatile __bit                   SCKP2               @ (((unsigned) &BAUDCON2)*8) + 4;
44500:         #define                                 SCKP2_bit           BANKMASK(BAUDCON2), 4
44501:         extern volatile __bit                   SCS0                @ (((unsigned) &OSCCON)*8) + 0;
44502:         #define                                 SCS0_bit            BANKMASK(OSCCON), 0
44503:         extern volatile __bit                   SCS1                @ (((unsigned) &OSCCON)*8) + 1;
44504:         #define                                 SCS1_bit            BANKMASK(OSCCON), 1
44505:         extern volatile __bit                   SEG1PH0             @ (((unsigned) &BRGCON2)*8) + 3;
44506:         #define                                 SEG1PH0_bit         BANKMASK(BRGCON2), 3
44507:         extern volatile __bit                   SEG1PH1             @ (((unsigned) &BRGCON2)*8) + 4;
44508:         #define                                 SEG1PH1_bit         BANKMASK(BRGCON2), 4
44509:         extern volatile __bit                   SEG1PH2             @ (((unsigned) &BRGCON2)*8) + 5;
44510:         #define                                 SEG1PH2_bit         BANKMASK(BRGCON2), 5
44511:         extern volatile __bit                   SEG2PH0             @ (((unsigned) &BRGCON3)*8) + 0;
44512:         #define                                 SEG2PH0_bit         BANKMASK(BRGCON3), 0
44513:         extern volatile __bit                   SEG2PH1             @ (((unsigned) &BRGCON3)*8) + 1;
44514:         #define                                 SEG2PH1_bit         BANKMASK(BRGCON3), 1
44515:         extern volatile __bit                   SEG2PH2             @ (((unsigned) &BRGCON3)*8) + 2;
44516:         #define                                 SEG2PH2_bit         BANKMASK(BRGCON3), 2
44517:         extern volatile __bit                   SEG2PHT             @ (((unsigned) &BRGCON2)*8) + 7;
44518:         #define                                 SEG2PHT_bit         BANKMASK(BRGCON2), 7
44519:         extern volatile __bit                   SEG2PHTS            @ (((unsigned) &BRGCON2)*8) + 7;
44520:         #define                                 SEG2PHTS_bit        BANKMASK(BRGCON2), 7
44521:         extern volatile __bit                   SEN                 @ (((unsigned) &SSPCON2)*8) + 0;
44522:         #define                                 SEN_bit             BANKMASK(SSPCON2), 0
44523:         extern volatile __bit                   SENDB1              @ (((unsigned) &TXSTA1)*8) + 3;
44524:         #define                                 SENDB1_bit          BANKMASK(TXSTA1), 3
44525:         extern volatile __bit                   SENDB2              @ (((unsigned) &TXSTA2)*8) + 3;
44526:         #define                                 SENDB2_bit          BANKMASK(TXSTA2), 3
44527:         extern volatile __bit                   SJW0                @ (((unsigned) &BRGCON1)*8) + 6;
44528:         #define                                 SJW0_bit            BANKMASK(BRGCON1), 6
44529:         extern volatile __bit                   SJW1                @ (((unsigned) &BRGCON1)*8) + 7;
44530:         #define                                 SJW1_bit            BANKMASK(BRGCON1), 7
44531:         extern volatile __bit                   SLRA                @ (((unsigned) &SLRCON)*8) + 0;
44532:         #define                                 SLRA_bit            BANKMASK(SLRCON), 0
44533:         extern volatile __bit                   SLRB                @ (((unsigned) &SLRCON)*8) + 1;
44534:         #define                                 SLRB_bit            BANKMASK(SLRCON), 1
44535:         extern volatile __bit                   SLRC                @ (((unsigned) &SLRCON)*8) + 2;
44536:         #define                                 SLRC_bit            BANKMASK(SLRCON), 2
44537:         extern volatile __bit                   SMP                 @ (((unsigned) &SSPSTAT)*8) + 7;
44538:         #define                                 SMP_bit             BANKMASK(SSPSTAT), 7
44539:         extern volatile __bit                   SOSCDRV             @ (((unsigned) &OSCCON2)*8) + 4;
44540:         #define                                 SOSCDRV_bit         BANKMASK(OSCCON2), 4
44541:         extern volatile __bit                   SOSCEN3             @ (((unsigned) &T3CON)*8) + 3;
44542:         #define                                 SOSCEN3_bit         BANKMASK(T3CON), 3
44543:         extern volatile __bit                   SOSCGO              @ (((unsigned) &OSCCON2)*8) + 3;
44544:         #define                                 SOSCGO_bit          BANKMASK(OSCCON2), 3
44545:         extern volatile __bit                   SOSCRUN             @ (((unsigned) &OSCCON2)*8) + 6;
44546:         #define                                 SOSCRUN_bit         BANKMASK(OSCCON2), 6
44547:         extern volatile __bit                   SP0                 @ (((unsigned) &STKPTR)*8) + 0;
44548:         #define                                 SP0_bit             BANKMASK(STKPTR), 0
44549:         extern volatile __bit                   SP1                 @ (((unsigned) &STKPTR)*8) + 1;
44550:         #define                                 SP1_bit             BANKMASK(STKPTR), 1
44551:         extern volatile __bit                   SP2                 @ (((unsigned) &STKPTR)*8) + 2;
44552:         #define                                 SP2_bit             BANKMASK(STKPTR), 2
44553:         extern volatile __bit                   SP3                 @ (((unsigned) &STKPTR)*8) + 3;
44554:         #define                                 SP3_bit             BANKMASK(STKPTR), 3
44555:         extern volatile __bit                   SP4                 @ (((unsigned) &STKPTR)*8) + 4;
44556:         #define                                 SP4_bit             BANKMASK(STKPTR), 4
44557:         extern volatile __bit                   SPEN1               @ (((unsigned) &RCSTA1)*8) + 7;
44558:         #define                                 SPEN1_bit           BANKMASK(RCSTA1), 7
44559:         extern volatile __bit                   SPEN2               @ (((unsigned) &RCSTA2)*8) + 7;
44560:         #define                                 SPEN2_bit           BANKMASK(RCSTA2), 7
44561:         extern volatile __bit                   SPI1MD              @ (((unsigned) &PMD0)*8) + 1;
44562:         #define                                 SPI1MD_bit          BANKMASK(PMD0), 1
44563:         extern volatile __bit                   SPI2MD              @ (((unsigned) &PMD0)*8) + 2;
44564:         #define                                 SPI2MD_bit          BANKMASK(PMD0), 2
44565:         extern volatile __bit                   SREN1               @ (((unsigned) &RCSTA1)*8) + 5;
44566:         #define                                 SREN1_bit           BANKMASK(RCSTA1), 5
44567:         extern volatile __bit                   SREN2               @ (((unsigned) &RCSTA2)*8) + 5;
44568:         #define                                 SREN2_bit           BANKMASK(RCSTA2), 5
44569:         extern volatile __bit                   SRENA               @ (((unsigned) &RCSTA1)*8) + 5;
44570:         #define                                 SRENA_bit           BANKMASK(RCSTA1), 5
44571:         extern volatile __bit                   SRETEN              @ (((unsigned) &WDTCON)*8) + 4;
44572:         #define                                 SRETEN_bit          BANKMASK(WDTCON), 4
44573:         extern volatile __bit                   SSPEN               @ (((unsigned) &SSPCON1)*8) + 5;
44574:         #define                                 SSPEN_bit           BANKMASK(SSPCON1), 5
44575:         extern volatile __bit                   SSPIE               @ (((unsigned) &PIE1)*8) + 3;
44576:         #define                                 SSPIE_bit           BANKMASK(PIE1), 3
44577:         extern volatile __bit                   SSPIF               @ (((unsigned) &PIR1)*8) + 3;
44578:         #define                                 SSPIF_bit           BANKMASK(PIR1), 3
44579:         extern volatile __bit                   SSPIP               @ (((unsigned) &IPR1)*8) + 3;
44580:         #define                                 SSPIP_bit           BANKMASK(IPR1), 3
44581:         extern volatile __bit                   SSPM0               @ (((unsigned) &SSPCON1)*8) + 0;
44582:         #define                                 SSPM0_bit           BANKMASK(SSPCON1), 0
44583:         extern volatile __bit                   SSPM1               @ (((unsigned) &SSPCON1)*8) + 1;
44584:         #define                                 SSPM1_bit           BANKMASK(SSPCON1), 1
44585:         extern volatile __bit                   SSPM2               @ (((unsigned) &SSPCON1)*8) + 2;
44586:         #define                                 SSPM2_bit           BANKMASK(SSPCON1), 2
44587:         extern volatile __bit                   SSPM3               @ (((unsigned) &SSPCON1)*8) + 3;
44588:         #define                                 SSPM3_bit           BANKMASK(SSPCON1), 3
44589:         extern volatile __bit                   SSPMD               @ (((unsigned) &PMD0)*8) + 0;
44590:         #define                                 SSPMD_bit           BANKMASK(PMD0), 0
44591:         extern volatile __bit                   SSPOD               @ (((unsigned) &ODCON)*8) + 7;
44592:         #define                                 SSPOD_bit           BANKMASK(ODCON), 7
44593:         extern volatile __bit                   SSPOV               @ (((unsigned) &SSPCON1)*8) + 6;
44594:         #define                                 SSPOV_bit           BANKMASK(SSPCON1), 6
44595:         extern volatile __bit                   START               @ (((unsigned) &SSPSTAT)*8) + 3;
44596:         #define                                 START_bit           BANKMASK(SSPSTAT), 3
44597:         extern volatile __bit                   STKFUL              @ (((unsigned) &STKPTR)*8) + 7;
44598:         #define                                 STKFUL_bit          BANKMASK(STKPTR), 7
44599:         extern volatile __bit                   STKOVF              @ (((unsigned) &STKPTR)*8) + 7;
44600:         #define                                 STKOVF_bit          BANKMASK(STKPTR), 7
44601:         extern volatile __bit                   STKUNF              @ (((unsigned) &STKPTR)*8) + 6;
44602:         #define                                 STKUNF_bit          BANKMASK(STKPTR), 6
44603:         extern volatile __bit                   STOP                @ (((unsigned) &SSPSTAT)*8) + 4;
44604:         #define                                 STOP_bit            BANKMASK(SSPSTAT), 4
44605:         extern volatile __bit                   STRA                @ (((unsigned) &PSTR1CON)*8) + 0;
44606:         #define                                 STRA_bit            BANKMASK(PSTR1CON), 0
44607:         extern volatile __bit                   STRB                @ (((unsigned) &PSTR1CON)*8) + 1;
44608:         #define                                 STRB_bit            BANKMASK(PSTR1CON), 1
44609:         extern volatile __bit                   STRC                @ (((unsigned) &PSTR1CON)*8) + 2;
44610:         #define                                 STRC_bit            BANKMASK(PSTR1CON), 2
44611:         extern volatile __bit                   STRD                @ (((unsigned) &PSTR1CON)*8) + 3;
44612:         #define                                 STRD_bit            BANKMASK(PSTR1CON), 3
44613:         extern volatile __bit                   STRSYNC             @ (((unsigned) &PSTR1CON)*8) + 4;
44614:         #define                                 STRSYNC_bit         BANKMASK(PSTR1CON), 4
44615:         extern volatile __bit                   SWDTE               @ (((unsigned) &WDTCON)*8) + 0;
44616:         #define                                 SWDTE_bit           BANKMASK(WDTCON), 0
44617:         extern volatile __bit                   SWDTEN              @ (((unsigned) &WDTCON)*8) + 0;
44618:         #define                                 SWDTEN_bit          BANKMASK(WDTCON), 0
44619:         extern volatile __bit                   SYNC1               @ (((unsigned) &TXSTA1)*8) + 4;
44620:         #define                                 SYNC1_bit           BANKMASK(TXSTA1), 4
44621:         extern volatile __bit                   SYNC2               @ (((unsigned) &TXSTA2)*8) + 4;
44622:         #define                                 SYNC2_bit           BANKMASK(TXSTA2), 4
44623:         extern volatile __bit                   T08BIT              @ (((unsigned) &T0CON)*8) + 6;
44624:         #define                                 T08BIT_bit          BANKMASK(T0CON), 6
44625:         extern volatile __bit                   T0CS                @ (((unsigned) &T0CON)*8) + 5;
44626:         #define                                 T0CS_bit            BANKMASK(T0CON), 5
44627:         extern volatile __bit                   T0IE                @ (((unsigned) &INTCON)*8) + 5;
44628:         #define                                 T0IE_bit            BANKMASK(INTCON), 5
44629:         extern volatile __bit                   T0IF                @ (((unsigned) &INTCON)*8) + 2;
44630:         #define                                 T0IF_bit            BANKMASK(INTCON), 2
44631:         extern volatile __bit                   T0IP                @ (((unsigned) &INTCON2)*8) + 2;
44632:         #define                                 T0IP_bit            BANKMASK(INTCON2), 2
44633:         extern volatile __bit                   T0PS0               @ (((unsigned) &T0CON)*8) + 0;
44634:         #define                                 T0PS0_bit           BANKMASK(T0CON), 0
44635:         extern volatile __bit                   T0PS1               @ (((unsigned) &T0CON)*8) + 1;
44636:         #define                                 T0PS1_bit           BANKMASK(T0CON), 1
44637:         extern volatile __bit                   T0PS2               @ (((unsigned) &T0CON)*8) + 2;
44638:         #define                                 T0PS2_bit           BANKMASK(T0CON), 2
44639:         extern volatile __bit                   T0SE                @ (((unsigned) &T0CON)*8) + 4;
44640:         #define                                 T0SE_bit            BANKMASK(T0CON), 4
44641:         extern volatile __bit                   T1CKPS0             @ (((unsigned) &T1CON)*8) + 4;
44642:         #define                                 T1CKPS0_bit         BANKMASK(T1CON), 4
44643:         extern volatile __bit                   T1CKPS1             @ (((unsigned) &T1CON)*8) + 5;
44644:         #define                                 T1CKPS1_bit         BANKMASK(T1CON), 5
44645:         extern volatile __bit                   T1GGO               @ (((unsigned) &T1GCON)*8) + 3;
44646:         #define                                 T1GGO_bit           BANKMASK(T1GCON), 3
44647:         extern volatile __bit                   T1GGO_NOT_T1DONE    @ (((unsigned) &T1GCON)*8) + 3;
44648:         #define                                 T1GGO_NOT_T1DONE_bit BANKMASK(T1GCON), 3
44649:         extern volatile __bit                   T1GGO_nT1DONE       @ (((unsigned) &T1GCON)*8) + 3;
44650:         #define                                 T1GGO_nT1DONE_bit   BANKMASK(T1GCON), 3
44651:         extern volatile __bit                   T1GPOL              @ (((unsigned) &T1GCON)*8) + 6;
44652:         #define                                 T1GPOL_bit          BANKMASK(T1GCON), 6
44653:         extern volatile __bit                   T1GSPM              @ (((unsigned) &T1GCON)*8) + 4;
44654:         #define                                 T1GSPM_bit          BANKMASK(T1GCON), 4
44655:         extern volatile __bit                   T1GSS0              @ (((unsigned) &T1GCON)*8) + 0;
44656:         #define                                 T1GSS0_bit          BANKMASK(T1GCON), 0
44657:         extern volatile __bit                   T1GSS1              @ (((unsigned) &T1GCON)*8) + 1;
44658:         #define                                 T1GSS1_bit          BANKMASK(T1GCON), 1
44659:         extern volatile __bit                   T1GTM               @ (((unsigned) &T1GCON)*8) + 5;
44660:         #define                                 T1GTM_bit           BANKMASK(T1GCON), 5
44661:         extern volatile __bit                   T1GVAL              @ (((unsigned) &T1GCON)*8) + 2;
44662:         #define                                 T1GVAL_bit          BANKMASK(T1GCON), 2
44663:         extern volatile __bit                   T1OSCEN             @ (((unsigned) &T1CON)*8) + 3;
44664:         #define                                 T1OSCEN_bit         BANKMASK(T1CON), 3
44665:         extern volatile __bit                   T1RD16              @ (((unsigned) &T1CON)*8) + 7;
44666:         #define                                 T1RD16_bit          BANKMASK(T1CON), 7
44667:         extern volatile __bit                   T2CKPS0             @ (((unsigned) &T2CON)*8) + 0;
44668:         #define                                 T2CKPS0_bit         BANKMASK(T2CON), 0
44669:         extern volatile __bit                   T2CKPS1             @ (((unsigned) &T2CON)*8) + 1;
44670:         #define                                 T2CKPS1_bit         BANKMASK(T2CON), 1
44671:         extern volatile __bit                   T2OUTPS0            @ (((unsigned) &T2CON)*8) + 3;
44672:         #define                                 T2OUTPS0_bit        BANKMASK(T2CON), 3
44673:         extern volatile __bit                   T2OUTPS1            @ (((unsigned) &T2CON)*8) + 4;
44674:         #define                                 T2OUTPS1_bit        BANKMASK(T2CON), 4
44675:         extern volatile __bit                   T2OUTPS2            @ (((unsigned) &T2CON)*8) + 5;
44676:         #define                                 T2OUTPS2_bit        BANKMASK(T2CON), 5
44677:         extern volatile __bit                   T2OUTPS3            @ (((unsigned) &T2CON)*8) + 6;
44678:         #define                                 T2OUTPS3_bit        BANKMASK(T2CON), 6
44679:         extern volatile __bit                   T3CKPS0             @ (((unsigned) &T3CON)*8) + 4;
44680:         #define                                 T3CKPS0_bit         BANKMASK(T3CON), 4
44681:         extern volatile __bit                   T3CKPS1             @ (((unsigned) &T3CON)*8) + 5;
44682:         #define                                 T3CKPS1_bit         BANKMASK(T3CON), 5
44683:         extern volatile __bit                   T3GGO               @ (((unsigned) &T3GCON)*8) + 3;
44684:         #define                                 T3GGO_bit           BANKMASK(T3GCON), 3
44685:         extern volatile __bit                   T3GGO_NOT_T3DONE    @ (((unsigned) &T3GCON)*8) + 3;
44686:         #define                                 T3GGO_NOT_T3DONE_bit BANKMASK(T3GCON), 3
44687:         extern volatile __bit                   T3GGO_nT3DONE       @ (((unsigned) &T3GCON)*8) + 3;
44688:         #define                                 T3GGO_nT3DONE_bit   BANKMASK(T3GCON), 3
44689:         extern volatile __bit                   T3GPOL              @ (((unsigned) &T3GCON)*8) + 6;
44690:         #define                                 T3GPOL_bit          BANKMASK(T3GCON), 6
44691:         extern volatile __bit                   T3GSPM              @ (((unsigned) &T3GCON)*8) + 4;
44692:         #define                                 T3GSPM_bit          BANKMASK(T3GCON), 4
44693:         extern volatile __bit                   T3GSS0              @ (((unsigned) &T3GCON)*8) + 0;
44694:         #define                                 T3GSS0_bit          BANKMASK(T3GCON), 0
44695:         extern volatile __bit                   T3GSS1              @ (((unsigned) &T3GCON)*8) + 1;
44696:         #define                                 T3GSS1_bit          BANKMASK(T3GCON), 1
44697:         extern volatile __bit                   T3GTM               @ (((unsigned) &T3GCON)*8) + 5;
44698:         #define                                 T3GTM_bit           BANKMASK(T3GCON), 5
44699:         extern volatile __bit                   T3GVAL              @ (((unsigned) &T3GCON)*8) + 2;
44700:         #define                                 T3GVAL_bit          BANKMASK(T3GCON), 2
44701:         extern volatile __bit                   T3RD16              @ (((unsigned) &T3CON)*8) + 7;
44702:         #define                                 T3RD16_bit          BANKMASK(T3CON), 7
44703:         extern volatile __bit                   T4CKPS0             @ (((unsigned) &T4CON)*8) + 0;
44704:         #define                                 T4CKPS0_bit         BANKMASK(T4CON), 0
44705:         extern volatile __bit                   T4CKPS1             @ (((unsigned) &T4CON)*8) + 1;
44706:         #define                                 T4CKPS1_bit         BANKMASK(T4CON), 1
44707:         extern volatile __bit                   T4OUTPS0            @ (((unsigned) &T4CON)*8) + 3;
44708:         #define                                 T4OUTPS0_bit        BANKMASK(T4CON), 3
44709:         extern volatile __bit                   T4OUTPS1            @ (((unsigned) &T4CON)*8) + 4;
44710:         #define                                 T4OUTPS1_bit        BANKMASK(T4CON), 4
44711:         extern volatile __bit                   T4OUTPS2            @ (((unsigned) &T4CON)*8) + 5;
44712:         #define                                 T4OUTPS2_bit        BANKMASK(T4CON), 5
44713:         extern volatile __bit                   T4OUTPS3            @ (((unsigned) &T4CON)*8) + 6;
44714:         #define                                 T4OUTPS3_bit        BANKMASK(T4CON), 6
44715:         extern volatile __bit                   TEC0                @ (((unsigned) &TXERRCNT)*8) + 0;
44716:         #define                                 TEC0_bit            BANKMASK(TXERRCNT), 0
44717:         extern volatile __bit                   TEC1                @ (((unsigned) &TXERRCNT)*8) + 1;
44718:         #define                                 TEC1_bit            BANKMASK(TXERRCNT), 1
44719:         extern volatile __bit                   TEC2                @ (((unsigned) &TXERRCNT)*8) + 2;
44720:         #define                                 TEC2_bit            BANKMASK(TXERRCNT), 2
44721:         extern volatile __bit                   TEC3                @ (((unsigned) &TXERRCNT)*8) + 3;
44722:         #define                                 TEC3_bit            BANKMASK(TXERRCNT), 3
44723:         extern volatile __bit                   TEC4                @ (((unsigned) &TXERRCNT)*8) + 4;
44724:         #define                                 TEC4_bit            BANKMASK(TXERRCNT), 4
44725:         extern volatile __bit                   TEC5                @ (((unsigned) &TXERRCNT)*8) + 5;
44726:         #define                                 TEC5_bit            BANKMASK(TXERRCNT), 5
44727:         extern volatile __bit                   TEC6                @ (((unsigned) &TXERRCNT)*8) + 6;
44728:         #define                                 TEC6_bit            BANKMASK(TXERRCNT), 6
44729:         extern volatile __bit                   TEC7                @ (((unsigned) &TXERRCNT)*8) + 7;
44730:         #define                                 TEC7_bit            BANKMASK(TXERRCNT), 7
44731:         extern volatile __bit                   TGEN                @ (((unsigned) &CTMUCONH)*8) + 4;
44732:         #define                                 TGEN_bit            BANKMASK(CTMUCONH), 4
44733:         extern volatile __bit                   TMR0IE              @ (((unsigned) &INTCON)*8) + 5;
44734:         #define                                 TMR0IE_bit          BANKMASK(INTCON), 5
44735:         extern volatile __bit                   TMR0IF              @ (((unsigned) &INTCON)*8) + 2;
44736:         #define                                 TMR0IF_bit          BANKMASK(INTCON), 2
44737:         extern volatile __bit                   TMR0IP              @ (((unsigned) &INTCON2)*8) + 2;
44738:         #define                                 TMR0IP_bit          BANKMASK(INTCON2), 2
44739:         extern volatile __bit                   TMR0MD              @ (((unsigned) &PMD1)*8) + 0;
44740:         #define                                 TMR0MD_bit          BANKMASK(PMD1), 0
44741:         extern volatile __bit                   TMR0ON              @ (((unsigned) &T0CON)*8) + 7;
44742:         #define                                 TMR0ON_bit          BANKMASK(T0CON), 7
44743:         extern volatile __bit                   TMR1CS0             @ (((unsigned) &T1CON)*8) + 6;
44744:         #define                                 TMR1CS0_bit         BANKMASK(T1CON), 6
44745:         extern volatile __bit                   TMR1CS1             @ (((unsigned) &T1CON)*8) + 7;
44746:         #define                                 TMR1CS1_bit         BANKMASK(T1CON), 7
44747:         extern volatile __bit                   TMR1GE              @ (((unsigned) &T1GCON)*8) + 7;
44748:         #define                                 TMR1GE_bit          BANKMASK(T1GCON), 7
44749:         extern volatile __bit                   TMR1GIE             @ (((unsigned) &PIE1)*8) + 2;
44750:         #define                                 TMR1GIE_bit         BANKMASK(PIE1), 2
44751:         extern volatile __bit                   TMR1GIF             @ (((unsigned) &PIR1)*8) + 2;
44752:         #define                                 TMR1GIF_bit         BANKMASK(PIR1), 2
44753:         extern volatile __bit                   TMR1GIP             @ (((unsigned) &IPR1)*8) + 2;
44754:         #define                                 TMR1GIP_bit         BANKMASK(IPR1), 2
44755:         extern volatile __bit                   TMR1IE              @ (((unsigned) &PIE1)*8) + 0;
44756:         #define                                 TMR1IE_bit          BANKMASK(PIE1), 0
44757:         extern volatile __bit                   TMR1IF              @ (((unsigned) &PIR1)*8) + 0;
44758:         #define                                 TMR1IF_bit          BANKMASK(PIR1), 0
44759:         extern volatile __bit                   TMR1IP              @ (((unsigned) &IPR1)*8) + 0;
44760:         #define                                 TMR1IP_bit          BANKMASK(IPR1), 0
44761:         extern volatile __bit                   TMR1MD              @ (((unsigned) &PMD1)*8) + 1;
44762:         #define                                 TMR1MD_bit          BANKMASK(PMD1), 1
44763:         extern volatile __bit                   TMR1ON              @ (((unsigned) &T1CON)*8) + 0;
44764:         #define                                 TMR1ON_bit          BANKMASK(T1CON), 0
44765:         extern volatile __bit                   TMR2IE              @ (((unsigned) &PIE1)*8) + 1;
44766:         #define                                 TMR2IE_bit          BANKMASK(PIE1), 1
44767:         extern volatile __bit                   TMR2IF              @ (((unsigned) &PIR1)*8) + 1;
44768:         #define                                 TMR2IF_bit          BANKMASK(PIR1), 1
44769:         extern volatile __bit                   TMR2IP              @ (((unsigned) &IPR1)*8) + 1;
44770:         #define                                 TMR2IP_bit          BANKMASK(IPR1), 1
44771:         extern volatile __bit                   TMR2MD              @ (((unsigned) &PMD1)*8) + 2;
44772:         #define                                 TMR2MD_bit          BANKMASK(PMD1), 2
44773:         extern volatile __bit                   TMR2ON              @ (((unsigned) &T2CON)*8) + 2;
44774:         #define                                 TMR2ON_bit          BANKMASK(T2CON), 2
44775:         extern volatile __bit                   TMR3CS0             @ (((unsigned) &T3CON)*8) + 6;
44776:         #define                                 TMR3CS0_bit         BANKMASK(T3CON), 6
44777:         extern volatile __bit                   TMR3CS1             @ (((unsigned) &T3CON)*8) + 7;
44778:         #define                                 TMR3CS1_bit         BANKMASK(T3CON), 7
44779:         extern volatile __bit                   TMR3GE              @ (((unsigned) &T3GCON)*8) + 7;
44780:         #define                                 TMR3GE_bit          BANKMASK(T3GCON), 7
44781:         extern volatile __bit                   TMR3GIE             @ (((unsigned) &PIE2)*8) + 0;
44782:         #define                                 TMR3GIE_bit         BANKMASK(PIE2), 0
44783:         extern volatile __bit                   TMR3GIF             @ (((unsigned) &PIR2)*8) + 0;
44784:         #define                                 TMR3GIF_bit         BANKMASK(PIR2), 0
44785:         extern volatile __bit                   TMR3GIP             @ (((unsigned) &IPR2)*8) + 0;
44786:         #define                                 TMR3GIP_bit         BANKMASK(IPR2), 0
44787:         extern volatile __bit                   TMR3IE              @ (((unsigned) &PIE2)*8) + 1;
44788:         #define                                 TMR3IE_bit          BANKMASK(PIE2), 1
44789:         extern volatile __bit                   TMR3IF              @ (((unsigned) &PIR2)*8) + 1;
44790:         #define                                 TMR3IF_bit          BANKMASK(PIR2), 1
44791:         extern volatile __bit                   TMR3IP              @ (((unsigned) &IPR2)*8) + 1;
44792:         #define                                 TMR3IP_bit          BANKMASK(IPR2), 1
44793:         extern volatile __bit                   TMR3MD              @ (((unsigned) &PMD1)*8) + 3;
44794:         #define                                 TMR3MD_bit          BANKMASK(PMD1), 3
44795:         extern volatile __bit                   TMR3ON              @ (((unsigned) &T3CON)*8) + 0;
44796:         #define                                 TMR3ON_bit          BANKMASK(T3CON), 0
44797:         extern volatile __bit                   TMR4IE              @ (((unsigned) &PIE4)*8) + 7;
44798:         #define                                 TMR4IE_bit          BANKMASK(PIE4), 7
44799:         extern volatile __bit                   TMR4IF              @ (((unsigned) &PIR4)*8) + 7;
44800:         #define                                 TMR4IF_bit          BANKMASK(PIR4), 7
44801:         extern volatile __bit                   TMR4IP              @ (((unsigned) &IPR4)*8) + 7;
44802:         #define                                 TMR4IP_bit          BANKMASK(IPR4), 7
44803:         extern volatile __bit                   TMR4MD              @ (((unsigned) &PMD1)*8) + 4;
44804:         #define                                 TMR4MD_bit          BANKMASK(PMD1), 4
44805:         extern volatile __bit                   TMR4ON              @ (((unsigned) &T4CON)*8) + 2;
44806:         #define                                 TMR4ON_bit          BANKMASK(T4CON), 2
44807:         extern volatile __bit                   TO                  @ (((unsigned) &RCON)*8) + 3;
44808:         #define                                 TO_bit              BANKMASK(RCON), 3
44809:         extern volatile __bit                   TRIGSEL0            @ (((unsigned) &ADCON1)*8) + 6;
44810:         #define                                 TRIGSEL0_bit        BANKMASK(ADCON1), 6
44811:         extern volatile __bit                   TRIGSEL1            @ (((unsigned) &ADCON1)*8) + 7;
44812:         #define                                 TRIGSEL1_bit        BANKMASK(ADCON1), 7
44813:         extern volatile __bit                   TRISA0              @ (((unsigned) &TRISA)*8) + 0;
44814:         #define                                 TRISA0_bit          BANKMASK(TRISA), 0
44815:         extern volatile __bit                   TRISA1              @ (((unsigned) &TRISA)*8) + 1;
44816:         #define                                 TRISA1_bit          BANKMASK(TRISA), 1
44817:         extern volatile __bit                   TRISA2              @ (((unsigned) &TRISA)*8) + 2;
44818:         #define                                 TRISA2_bit          BANKMASK(TRISA), 2
44819:         extern volatile __bit                   TRISA3              @ (((unsigned) &TRISA)*8) + 3;
44820:         #define                                 TRISA3_bit          BANKMASK(TRISA), 3
44821:         extern volatile __bit                   TRISA5              @ (((unsigned) &TRISA)*8) + 5;
44822:         #define                                 TRISA5_bit          BANKMASK(TRISA), 5
44823:         extern volatile __bit                   TRISA6              @ (((unsigned) &TRISA)*8) + 6;
44824:         #define                                 TRISA6_bit          BANKMASK(TRISA), 6
44825:         extern volatile __bit                   TRISA7              @ (((unsigned) &TRISA)*8) + 7;
44826:         #define                                 TRISA7_bit          BANKMASK(TRISA), 7
44827:         extern volatile __bit                   TRISB0              @ (((unsigned) &TRISB)*8) + 0;
44828:         #define                                 TRISB0_bit          BANKMASK(TRISB), 0
44829:         extern volatile __bit                   TRISB1              @ (((unsigned) &TRISB)*8) + 1;
44830:         #define                                 TRISB1_bit          BANKMASK(TRISB), 1
44831:         extern volatile __bit                   TRISB2              @ (((unsigned) &TRISB)*8) + 2;
44832:         #define                                 TRISB2_bit          BANKMASK(TRISB), 2
44833:         extern volatile __bit                   TRISB3              @ (((unsigned) &TRISB)*8) + 3;
44834:         #define                                 TRISB3_bit          BANKMASK(TRISB), 3
44835:         extern volatile __bit                   TRISB4              @ (((unsigned) &TRISB)*8) + 4;
44836:         #define                                 TRISB4_bit          BANKMASK(TRISB), 4
44837:         extern volatile __bit                   TRISB5              @ (((unsigned) &TRISB)*8) + 5;
44838:         #define                                 TRISB5_bit          BANKMASK(TRISB), 5
44839:         extern volatile __bit                   TRISB6              @ (((unsigned) &TRISB)*8) + 6;
44840:         #define                                 TRISB6_bit          BANKMASK(TRISB), 6
44841:         extern volatile __bit                   TRISB7              @ (((unsigned) &TRISB)*8) + 7;
44842:         #define                                 TRISB7_bit          BANKMASK(TRISB), 7
44843:         extern volatile __bit                   TRISC0              @ (((unsigned) &TRISC)*8) + 0;
44844:         #define                                 TRISC0_bit          BANKMASK(TRISC), 0
44845:         extern volatile __bit                   TRISC1              @ (((unsigned) &TRISC)*8) + 1;
44846:         #define                                 TRISC1_bit          BANKMASK(TRISC), 1
44847:         extern volatile __bit                   TRISC2              @ (((unsigned) &TRISC)*8) + 2;
44848:         #define                                 TRISC2_bit          BANKMASK(TRISC), 2
44849:         extern volatile __bit                   TRISC3              @ (((unsigned) &TRISC)*8) + 3;
44850:         #define                                 TRISC3_bit          BANKMASK(TRISC), 3
44851:         extern volatile __bit                   TRISC4              @ (((unsigned) &TRISC)*8) + 4;
44852:         #define                                 TRISC4_bit          BANKMASK(TRISC), 4
44853:         extern volatile __bit                   TRISC5              @ (((unsigned) &TRISC)*8) + 5;
44854:         #define                                 TRISC5_bit          BANKMASK(TRISC), 5
44855:         extern volatile __bit                   TRISC6              @ (((unsigned) &TRISC)*8) + 6;
44856:         #define                                 TRISC6_bit          BANKMASK(TRISC), 6
44857:         extern volatile __bit                   TRISC7              @ (((unsigned) &TRISC)*8) + 7;
11B6  ECB2     CALL 0xF64, 0
11B8  F007     NOP
11BA  ECB1     CALL 0x1162, 0
11BC  F008     NOP
11BE  D7FD     BRA 0x11BA
11C0  EF6B     GOTO 0xD6
11C2  F000     NOP
44858:         #define                                 TRISC7_bit          BANKMASK(TRISC), 7
44859:         extern volatile __bit                   TRMT1               @ (((unsigned) &TXSTA1)*8) + 1;
44860:         #define                                 TRMT1_bit           BANKMASK(TXSTA1), 1
44861:         extern volatile __bit                   TRMT2               @ (((unsigned) &TXSTA2)*8) + 1;
44862:         #define                                 TRMT2_bit           BANKMASK(TXSTA2), 1
44863:         extern volatile __bit                   TUN0                @ (((unsigned) &OSCTUNE)*8) + 0;
44864:         #define                                 TUN0_bit            BANKMASK(OSCTUNE), 0
44865:         extern volatile __bit                   TUN1                @ (((unsigned) &OSCTUNE)*8) + 1;
44866:         #define                                 TUN1_bit            BANKMASK(OSCTUNE), 1
44867:         extern volatile __bit                   TUN2                @ (((unsigned) &OSCTUNE)*8) + 2;
44868:         #define                                 TUN2_bit            BANKMASK(OSCTUNE), 2
44869:         extern volatile __bit                   TUN3                @ (((unsigned) &OSCTUNE)*8) + 3;
44870:         #define                                 TUN3_bit            BANKMASK(OSCTUNE), 3
44871:         extern volatile __bit                   TUN4                @ (((unsigned) &OSCTUNE)*8) + 4;
44872:         #define                                 TUN4_bit            BANKMASK(OSCTUNE), 4
44873:         extern volatile __bit                   TUN5                @ (((unsigned) &OSCTUNE)*8) + 5;
44874:         #define                                 TUN5_bit            BANKMASK(OSCTUNE), 5
44875:         extern volatile __bit                   TX0IE               @ (((unsigned) &TXBIE)*8) + 2;
44876:         #define                                 TX0IE_bit           BANKMASK(TXBIE), 2
44877:         extern volatile __bit                   TX0IF               @ (((unsigned) &TXB0CON)*8) + 7;
44878:         #define                                 TX0IF_bit           BANKMASK(TXB0CON), 7
44879:         extern volatile __bit _DEPRECATED       TX1IE               @ (((unsigned) &PIE1)*8) + 4;
44880:         #define                                 TX1IE_bit           BANKMASK(PIE1), 4
44881:         extern volatile __bit _DEPRECATED       TX1IF               @ (((unsigned) &PIR1)*8) + 4;
44882:         #define                                 TX1IF_bit           BANKMASK(PIR1), 4
44883:         extern volatile __bit                   TX1IP               @ (((unsigned) &IPR1)*8) + 4;
44884:         #define                                 TX1IP_bit           BANKMASK(IPR1), 4
44885:         extern volatile __bit                   TX2EN               @ (((unsigned) &CIOCON)*8) + 6;
44886:         #define                                 TX2EN_bit           BANKMASK(CIOCON), 6
44887:         extern volatile __bit _DEPRECATED       TX2IE               @ (((unsigned) &PIE3)*8) + 4;
44888:         #define                                 TX2IE_bit           BANKMASK(PIE3), 4
44889:         extern volatile __bit _DEPRECATED       TX2IF               @ (((unsigned) &PIR3)*8) + 4;
44890:         #define                                 TX2IF_bit           BANKMASK(PIR3), 4
44891:         extern volatile __bit                   TX2IP               @ (((unsigned) &IPR3)*8) + 4;
44892:         #define                                 TX2IP_bit           BANKMASK(IPR3), 4
44893:         extern volatile __bit                   TX2SRC              @ (((unsigned) &CIOCON)*8) + 7;
44894:         #define                                 TX2SRC_bit          BANKMASK(CIOCON), 7
44895:         extern volatile __bit                   TX8_9               @ (((unsigned) &TXSTA1)*8) + 6;
44896:         #define                                 TX8_9_bit           BANKMASK(TXSTA1), 6
44897:         extern volatile __bit                   TX8_92              @ (((unsigned) &TXSTA2)*8) + 6;
44898:         #define                                 TX8_92_bit          BANKMASK(TXSTA2), 6
44899:         extern volatile __bit                   TX91                @ (((unsigned) &TXSTA1)*8) + 6;
44900:         #define                                 TX91_bit            BANKMASK(TXSTA1), 6
44901:         extern volatile __bit                   TX92                @ (((unsigned) &TXSTA2)*8) + 6;
44902:         #define                                 TX92_bit            BANKMASK(TXSTA2), 6
44903:         extern volatile __bit                   TX9D1               @ (((unsigned) &TXSTA1)*8) + 0;
44904:         #define                                 TX9D1_bit           BANKMASK(TXSTA1), 0
44905:         extern volatile __bit                   TX9D2               @ (((unsigned) &TXSTA2)*8) + 0;
44906:         #define                                 TX9D2_bit           BANKMASK(TXSTA2), 0
44907:         extern volatile __bit                   TXB0ABT             @ (((unsigned) &TXB0CON)*8) + 6;
44908:         #define                                 TXB0ABT_bit         BANKMASK(TXB0CON), 6
44909:         extern volatile __bit                   TXB0D00             @ (((unsigned) &TXB0D0)*8) + 0;
44910:         #define                                 TXB0D00_bit         BANKMASK(TXB0D0), 0
44911:         extern volatile __bit                   TXB0D01             @ (((unsigned) &TXB0D0)*8) + 1;
44912:         #define                                 TXB0D01_bit         BANKMASK(TXB0D0), 1
44913:         extern volatile __bit                   TXB0D02             @ (((unsigned) &TXB0D0)*8) + 2;
44914:         #define                                 TXB0D02_bit         BANKMASK(TXB0D0), 2
44915:         extern volatile __bit                   TXB0D03             @ (((unsigned) &TXB0D0)*8) + 3;
44916:         #define                                 TXB0D03_bit         BANKMASK(TXB0D0), 3
44917:         extern volatile __bit                   TXB0D04             @ (((unsigned) &TXB0D0)*8) + 4;
44918:         #define                                 TXB0D04_bit         BANKMASK(TXB0D0), 4
44919:         extern volatile __bit                   TXB0D05             @ (((unsigned) &TXB0D0)*8) + 5;
44920:         #define                                 TXB0D05_bit         BANKMASK(TXB0D0), 5
44921:         extern volatile __bit                   TXB0D06             @ (((unsigned) &TXB0D0)*8) + 6;
44922:         #define                                 TXB0D06_bit         BANKMASK(TXB0D0), 6
44923:         extern volatile __bit                   TXB0D07             @ (((unsigned) &TXB0D0)*8) + 7;
44924:         #define                                 TXB0D07_bit         BANKMASK(TXB0D0), 7
44925:         extern volatile __bit                   TXB0D10             @ (((unsigned) &TXB0D1)*8) + 0;
44926:         #define                                 TXB0D10_bit         BANKMASK(TXB0D1), 0
44927:         extern volatile __bit                   TXB0D11             @ (((unsigned) &TXB0D1)*8) + 1;
44928:         #define                                 TXB0D11_bit         BANKMASK(TXB0D1), 1
44929:         extern volatile __bit                   TXB0D12             @ (((unsigned) &TXB0D1)*8) + 2;
44930:         #define                                 TXB0D12_bit         BANKMASK(TXB0D1), 2
44931:         extern volatile __bit                   TXB0D13             @ (((unsigned) &TXB0D1)*8) + 3;
44932:         #define                                 TXB0D13_bit         BANKMASK(TXB0D1), 3
44933:         extern volatile __bit                   TXB0D14             @ (((unsigned) &TXB0D1)*8) + 4;
44934:         #define                                 TXB0D14_bit         BANKMASK(TXB0D1), 4
44935:         extern volatile __bit                   TXB0D15             @ (((unsigned) &TXB0D1)*8) + 5;
44936:         #define                                 TXB0D15_bit         BANKMASK(TXB0D1), 5
44937:         extern volatile __bit                   TXB0D16             @ (((unsigned) &TXB0D1)*8) + 6;
44938:         #define                                 TXB0D16_bit         BANKMASK(TXB0D1), 6
44939:         extern volatile __bit                   TXB0D17             @ (((unsigned) &TXB0D1)*8) + 7;
44940:         #define                                 TXB0D17_bit         BANKMASK(TXB0D1), 7
44941:         extern volatile __bit                   TXB0D20             @ (((unsigned) &TXB0D2)*8) + 0;
44942:         #define                                 TXB0D20_bit         BANKMASK(TXB0D2), 0
44943:         extern volatile __bit                   TXB0D21             @ (((unsigned) &TXB0D2)*8) + 1;
44944:         #define                                 TXB0D21_bit         BANKMASK(TXB0D2), 1
44945:         extern volatile __bit                   TXB0D22             @ (((unsigned) &TXB0D2)*8) + 2;
44946:         #define                                 TXB0D22_bit         BANKMASK(TXB0D2), 2
44947:         extern volatile __bit                   TXB0D23             @ (((unsigned) &TXB0D2)*8) + 3;
44948:         #define                                 TXB0D23_bit         BANKMASK(TXB0D2), 3
44949:         extern volatile __bit                   TXB0D24             @ (((unsigned) &TXB0D2)*8) + 4;
44950:         #define                                 TXB0D24_bit         BANKMASK(TXB0D2), 4
44951:         extern volatile __bit                   TXB0D25             @ (((unsigned) &TXB0D2)*8) + 5;
44952:         #define                                 TXB0D25_bit         BANKMASK(TXB0D2), 5
44953:         extern volatile __bit                   TXB0D26             @ (((unsigned) &TXB0D2)*8) + 6;
44954:         #define                                 TXB0D26_bit         BANKMASK(TXB0D2), 6
44955:         extern volatile __bit                   TXB0D27             @ (((unsigned) &TXB0D2)*8) + 7;
44956:         #define                                 TXB0D27_bit         BANKMASK(TXB0D2), 7
44957:         extern volatile __bit                   TXB0D30             @ (((unsigned) &TXB0D3)*8) + 0;
44958:         #define                                 TXB0D30_bit         BANKMASK(TXB0D3), 0
44959:         extern volatile __bit                   TXB0D31             @ (((unsigned) &TXB0D3)*8) + 1;
44960:         #define                                 TXB0D31_bit         BANKMASK(TXB0D3), 1
44961:         extern volatile __bit                   TXB0D32             @ (((unsigned) &TXB0D3)*8) + 2;
44962:         #define                                 TXB0D32_bit         BANKMASK(TXB0D3), 2
44963:         extern volatile __bit                   TXB0D33             @ (((unsigned) &TXB0D3)*8) + 3;
44964:         #define                                 TXB0D33_bit         BANKMASK(TXB0D3), 3
44965:         extern volatile __bit                   TXB0D34             @ (((unsigned) &TXB0D3)*8) + 4;
44966:         #define                                 TXB0D34_bit         BANKMASK(TXB0D3), 4
44967:         extern volatile __bit                   TXB0D35             @ (((unsigned) &TXB0D3)*8) + 5;
44968:         #define                                 TXB0D35_bit         BANKMASK(TXB0D3), 5
44969:         extern volatile __bit                   TXB0D36             @ (((unsigned) &TXB0D3)*8) + 6;
44970:         #define                                 TXB0D36_bit         BANKMASK(TXB0D3), 6
44971:         extern volatile __bit                   TXB0D37             @ (((unsigned) &TXB0D3)*8) + 7;
44972:         #define                                 TXB0D37_bit         BANKMASK(TXB0D3), 7
44973:         extern volatile __bit                   TXB0D40             @ (((unsigned) &TXB0D4)*8) + 0;
44974:         #define                                 TXB0D40_bit         BANKMASK(TXB0D4), 0
44975:         extern volatile __bit                   TXB0D41             @ (((unsigned) &TXB0D4)*8) + 1;
44976:         #define                                 TXB0D41_bit         BANKMASK(TXB0D4), 1
44977:         extern volatile __bit                   TXB0D42             @ (((unsigned) &TXB0D4)*8) + 2;
44978:         #define                                 TXB0D42_bit         BANKMASK(TXB0D4), 2
44979:         extern volatile __bit                   TXB0D43             @ (((unsigned) &TXB0D4)*8) + 3;
44980:         #define                                 TXB0D43_bit         BANKMASK(TXB0D4), 3
44981:         extern volatile __bit                   TXB0D44             @ (((unsigned) &TXB0D4)*8) + 4;
44982:         #define                                 TXB0D44_bit         BANKMASK(TXB0D4), 4
44983:         extern volatile __bit                   TXB0D45             @ (((unsigned) &TXB0D4)*8) + 5;
44984:         #define                                 TXB0D45_bit         BANKMASK(TXB0D4), 5
44985:         extern volatile __bit                   TXB0D46             @ (((unsigned) &TXB0D4)*8) + 6;
44986:         #define                                 TXB0D46_bit         BANKMASK(TXB0D4), 6
44987:         extern volatile __bit                   TXB0D47             @ (((unsigned) &TXB0D4)*8) + 7;
44988:         #define                                 TXB0D47_bit         BANKMASK(TXB0D4), 7
44989:         extern volatile __bit                   TXB0D50             @ (((unsigned) &TXB0D5)*8) + 0;
44990:         #define                                 TXB0D50_bit         BANKMASK(TXB0D5), 0
44991:         extern volatile __bit                   TXB0D51             @ (((unsigned) &TXB0D5)*8) + 1;
44992:         #define                                 TXB0D51_bit         BANKMASK(TXB0D5), 1
44993:         extern volatile __bit                   TXB0D52             @ (((unsigned) &TXB0D5)*8) + 2;
44994:         #define                                 TXB0D52_bit         BANKMASK(TXB0D5), 2
44995:         extern volatile __bit                   TXB0D53             @ (((unsigned) &TXB0D5)*8) + 3;
44996:         #define                                 TXB0D53_bit         BANKMASK(TXB0D5), 3
44997:         extern volatile __bit                   TXB0D54             @ (((unsigned) &TXB0D5)*8) + 4;
44998:         #define                                 TXB0D54_bit         BANKMASK(TXB0D5), 4
44999:         extern volatile __bit                   TXB0D55             @ (((unsigned) &TXB0D5)*8) + 5;
45000:         #define                                 TXB0D55_bit         BANKMASK(TXB0D5), 5
45001:         extern volatile __bit                   TXB0D56             @ (((unsigned) &TXB0D5)*8) + 6;
45002:         #define                                 TXB0D56_bit         BANKMASK(TXB0D5), 6
45003:         extern volatile __bit                   TXB0D57             @ (((unsigned) &TXB0D5)*8) + 7;
45004:         #define                                 TXB0D57_bit         BANKMASK(TXB0D5), 7
45005:         extern volatile __bit                   TXB0D60             @ (((unsigned) &TXB0D6)*8) + 0;
45006:         #define                                 TXB0D60_bit         BANKMASK(TXB0D6), 0
45007:         extern volatile __bit                   TXB0D61             @ (((unsigned) &TXB0D6)*8) + 1;
45008:         #define                                 TXB0D61_bit         BANKMASK(TXB0D6), 1
45009:         extern volatile __bit                   TXB0D62             @ (((unsigned) &TXB0D6)*8) + 2;
45010:         #define                                 TXB0D62_bit         BANKMASK(TXB0D6), 2
45011:         extern volatile __bit                   TXB0D63             @ (((unsigned) &TXB0D6)*8) + 3;
45012:         #define                                 TXB0D63_bit         BANKMASK(TXB0D6), 3
45013:         extern volatile __bit                   TXB0D64             @ (((unsigned) &TXB0D6)*8) + 4;
45014:         #define                                 TXB0D64_bit         BANKMASK(TXB0D6), 4
45015:         extern volatile __bit                   TXB0D65             @ (((unsigned) &TXB0D6)*8) + 5;
45016:         #define                                 TXB0D65_bit         BANKMASK(TXB0D6), 5
45017:         extern volatile __bit                   TXB0D66             @ (((unsigned) &TXB0D6)*8) + 6;
45018:         #define                                 TXB0D66_bit         BANKMASK(TXB0D6), 6
45019:         extern volatile __bit                   TXB0D67             @ (((unsigned) &TXB0D6)*8) + 7;
45020:         #define                                 TXB0D67_bit         BANKMASK(TXB0D6), 7
45021:         extern volatile __bit                   TXB0D70             @ (((unsigned) &TXB0D7)*8) + 0;
45022:         #define                                 TXB0D70_bit         BANKMASK(TXB0D7), 0
45023:         extern volatile __bit                   TXB0D71             @ (((unsigned) &TXB0D7)*8) + 1;
45024:         #define                                 TXB0D71_bit         BANKMASK(TXB0D7), 1
45025:         extern volatile __bit                   TXB0D72             @ (((unsigned) &TXB0D7)*8) + 2;
45026:         #define                                 TXB0D72_bit         BANKMASK(TXB0D7), 2
45027:         extern volatile __bit                   TXB0D73             @ (((unsigned) &TXB0D7)*8) + 3;
45028:         #define                                 TXB0D73_bit         BANKMASK(TXB0D7), 3
45029:         extern volatile __bit                   TXB0D74             @ (((unsigned) &TXB0D7)*8) + 4;
45030:         #define                                 TXB0D74_bit         BANKMASK(TXB0D7), 4
45031:         extern volatile __bit                   TXB0D75             @ (((unsigned) &TXB0D7)*8) + 5;
45032:         #define                                 TXB0D75_bit         BANKMASK(TXB0D7), 5
45033:         extern volatile __bit                   TXB0D76             @ (((unsigned) &TXB0D7)*8) + 6;
45034:         #define                                 TXB0D76_bit         BANKMASK(TXB0D7), 6
45035:         extern volatile __bit                   TXB0D77             @ (((unsigned) &TXB0D7)*8) + 7;
45036:         #define                                 TXB0D77_bit         BANKMASK(TXB0D7), 7
45037:         extern volatile __bit                   TXB0DLC0            @ (((unsigned) &TXB0DLC)*8) + 0;
45038:         #define                                 TXB0DLC0_bit        BANKMASK(TXB0DLC), 0
45039:         extern volatile __bit                   TXB0DLC1            @ (((unsigned) &TXB0DLC)*8) + 1;
45040:         #define                                 TXB0DLC1_bit        BANKMASK(TXB0DLC), 1
45041:         extern volatile __bit                   TXB0DLC2            @ (((unsigned) &TXB0DLC)*8) + 2;
45042:         #define                                 TXB0DLC2_bit        BANKMASK(TXB0DLC), 2
45043:         extern volatile __bit                   TXB0DLC3            @ (((unsigned) &TXB0DLC)*8) + 3;
45044:         #define                                 TXB0DLC3_bit        BANKMASK(TXB0DLC), 3
45045:         extern volatile __bit                   TXB0EID0            @ (((unsigned) &TXB0EIDL)*8) + 0;
45046:         #define                                 TXB0EID0_bit        BANKMASK(TXB0EIDL), 0
45047:         extern volatile __bit                   TXB0EID1            @ (((unsigned) &TXB0EIDL)*8) + 1;
45048:         #define                                 TXB0EID1_bit        BANKMASK(TXB0EIDL), 1
45049:         extern volatile __bit                   TXB0EID10           @ (((unsigned) &TXB0EIDH)*8) + 2;
45050:         #define                                 TXB0EID10_bit       BANKMASK(TXB0EIDH), 2
45051:         extern volatile __bit                   TXB0EID11           @ (((unsigned) &TXB0EIDH)*8) + 3;
45052:         #define                                 TXB0EID11_bit       BANKMASK(TXB0EIDH), 3
45053:         extern volatile __bit                   TXB0EID12           @ (((unsigned) &TXB0EIDH)*8) + 4;
45054:         #define                                 TXB0EID12_bit       BANKMASK(TXB0EIDH), 4
45055:         extern volatile __bit                   TXB0EID13           @ (((unsigned) &TXB0EIDH)*8) + 5;
45056:         #define                                 TXB0EID13_bit       BANKMASK(TXB0EIDH), 5
45057:         extern volatile __bit                   TXB0EID14           @ (((unsigned) &TXB0EIDH)*8) + 6;
45058:         #define                                 TXB0EID14_bit       BANKMASK(TXB0EIDH), 6
45059:         extern volatile __bit                   TXB0EID15           @ (((unsigned) &TXB0EIDH)*8) + 7;
45060:         #define                                 TXB0EID15_bit       BANKMASK(TXB0EIDH), 7
45061:         extern volatile __bit                   TXB0EID16           @ (((unsigned) &TXB0SIDL)*8) + 0;
45062:         #define                                 TXB0EID16_bit       BANKMASK(TXB0SIDL), 0
45063:         extern volatile __bit                   TXB0EID17           @ (((unsigned) &TXB0SIDL)*8) + 1;
45064:         #define                                 TXB0EID17_bit       BANKMASK(TXB0SIDL), 1
45065:         extern volatile __bit                   TXB0EID2            @ (((unsigned) &TXB0EIDL)*8) + 2;
45066:         #define                                 TXB0EID2_bit        BANKMASK(TXB0EIDL), 2
45067:         extern volatile __bit                   TXB0EID3            @ (((unsigned) &TXB0EIDL)*8) + 3;
45068:         #define                                 TXB0EID3_bit        BANKMASK(TXB0EIDL), 3
45069:         extern volatile __bit                   TXB0EID4            @ (((unsigned) &TXB0EIDL)*8) + 4;
45070:         #define                                 TXB0EID4_bit        BANKMASK(TXB0EIDL), 4
45071:         extern volatile __bit                   TXB0EID5            @ (((unsigned) &TXB0EIDL)*8) + 5;
45072:         #define                                 TXB0EID5_bit        BANKMASK(TXB0EIDL), 5
45073:         extern volatile __bit                   TXB0EID6            @ (((unsigned) &TXB0EIDL)*8) + 6;
45074:         #define                                 TXB0EID6_bit        BANKMASK(TXB0EIDL), 6
45075:         extern volatile __bit                   TXB0EID7            @ (((unsigned) &TXB0EIDL)*8) + 7;
45076:         #define                                 TXB0EID7_bit        BANKMASK(TXB0EIDL), 7
45077:         extern volatile __bit                   TXB0EID8            @ (((unsigned) &TXB0EIDH)*8) + 0;
45078:         #define                                 TXB0EID8_bit        BANKMASK(TXB0EIDH), 0
45079:         extern volatile __bit                   TXB0EID9            @ (((unsigned) &TXB0EIDH)*8) + 1;
45080:         #define                                 TXB0EID9_bit        BANKMASK(TXB0EIDH), 1
45081:         extern volatile __bit                   TXB0ERR             @ (((unsigned) &TXB0CON)*8) + 4;
45082:         #define                                 TXB0ERR_bit         BANKMASK(TXB0CON), 4
45083:         extern volatile __bit                   TXB0EXIDE           @ (((unsigned) &TXB0SIDL)*8) + 3;
45084:         #define                                 TXB0EXIDE_bit       BANKMASK(TXB0SIDL), 3
45085:         extern volatile __bit                   TXB0IF              @ (((unsigned) &PIR5)*8) + 2;
45086:         #define                                 TXB0IF_bit          BANKMASK(PIR5), 2
45087:         extern volatile __bit                   TXB0IP              @ (((unsigned) &IPR5)*8) + 2;
45088:         #define                                 TXB0IP_bit          BANKMASK(IPR5), 2
45089:         extern volatile __bit                   TXB0LARB            @ (((unsigned) &TXB0CON)*8) + 5;
45090:         #define                                 TXB0LARB_bit        BANKMASK(TXB0CON), 5
45091:         extern volatile __bit                   TXB0PRI0            @ (((unsigned) &TXB0CON)*8) + 0;
45092:         #define                                 TXB0PRI0_bit        BANKMASK(TXB0CON), 0
45093:         extern volatile __bit                   TXB0PRI1            @ (((unsigned) &TXB0CON)*8) + 1;
45094:         #define                                 TXB0PRI1_bit        BANKMASK(TXB0CON), 1
45095:         extern volatile __bit                   TXB0REQ             @ (((unsigned) &TXB0CON)*8) + 3;
45096:         #define                                 TXB0REQ_bit         BANKMASK(TXB0CON), 3
45097:         extern volatile __bit                   TXB0RTR             @ (((unsigned) &TXB0DLC)*8) + 6;
45098:         #define                                 TXB0RTR_bit         BANKMASK(TXB0DLC), 6
45099:         extern volatile __bit                   TXB0SID0            @ (((unsigned) &TXB0SIDL)*8) + 5;
45100:         #define                                 TXB0SID0_bit        BANKMASK(TXB0SIDL), 5
45101:         extern volatile __bit                   TXB0SID1            @ (((unsigned) &TXB0SIDL)*8) + 6;
45102:         #define                                 TXB0SID1_bit        BANKMASK(TXB0SIDL), 6
45103:         extern volatile __bit                   TXB0SID10           @ (((unsigned) &TXB0SIDH)*8) + 7;
45104:         #define                                 TXB0SID10_bit       BANKMASK(TXB0SIDH), 7
45105:         extern volatile __bit                   TXB0SID2            @ (((unsigned) &TXB0SIDL)*8) + 7;
45106:         #define                                 TXB0SID2_bit        BANKMASK(TXB0SIDL), 7
45107:         extern volatile __bit                   TXB0SID3            @ (((unsigned) &TXB0SIDH)*8) + 0;
45108:         #define                                 TXB0SID3_bit        BANKMASK(TXB0SIDH), 0
45109:         extern volatile __bit                   TXB0SID4            @ (((unsigned) &TXB0SIDH)*8) + 1;
45110:         #define                                 TXB0SID4_bit        BANKMASK(TXB0SIDH), 1
45111:         extern volatile __bit                   TXB0SID5            @ (((unsigned) &TXB0SIDH)*8) + 2;
45112:         #define                                 TXB0SID5_bit        BANKMASK(TXB0SIDH), 2
45113:         extern volatile __bit                   TXB0SID6            @ (((unsigned) &TXB0SIDH)*8) + 3;
45114:         #define                                 TXB0SID6_bit        BANKMASK(TXB0SIDH), 3
45115:         extern volatile __bit                   TXB0SID7            @ (((unsigned) &TXB0SIDH)*8) + 4;
45116:         #define                                 TXB0SID7_bit        BANKMASK(TXB0SIDH), 4
45117:         extern volatile __bit                   TXB0SID8            @ (((unsigned) &TXB0SIDH)*8) + 5;
45118:         #define                                 TXB0SID8_bit        BANKMASK(TXB0SIDH), 5
45119:         extern volatile __bit                   TXB0SID9            @ (((unsigned) &TXB0SIDH)*8) + 6;
45120:         #define                                 TXB0SID9_bit        BANKMASK(TXB0SIDH), 6
45121:         extern volatile __bit                   TXB1ABT             @ (((unsigned) &TXB1CON)*8) + 6;
45122:         #define                                 TXB1ABT_bit         BANKMASK(TXB1CON), 6
45123:         extern volatile __bit                   TXB1D00             @ (((unsigned) &TXB1D0)*8) + 0;
45124:         #define                                 TXB1D00_bit         BANKMASK(TXB1D0), 0
45125:         extern volatile __bit                   TXB1D01             @ (((unsigned) &TXB1D0)*8) + 1;
45126:         #define                                 TXB1D01_bit         BANKMASK(TXB1D0), 1
45127:         extern volatile __bit                   TXB1D02             @ (((unsigned) &TXB1D0)*8) + 2;
45128:         #define                                 TXB1D02_bit         BANKMASK(TXB1D0), 2
45129:         extern volatile __bit                   TXB1D03             @ (((unsigned) &TXB1D0)*8) + 3;
45130:         #define                                 TXB1D03_bit         BANKMASK(TXB1D0), 3
45131:         extern volatile __bit                   TXB1D04             @ (((unsigned) &TXB1D0)*8) + 4;
45132:         #define                                 TXB1D04_bit         BANKMASK(TXB1D0), 4
45133:         extern volatile __bit                   TXB1D05             @ (((unsigned) &TXB1D0)*8) + 5;
45134:         #define                                 TXB1D05_bit         BANKMASK(TXB1D0), 5
45135:         extern volatile __bit                   TXB1D06             @ (((unsigned) &TXB1D0)*8) + 6;
45136:         #define                                 TXB1D06_bit         BANKMASK(TXB1D0), 6
45137:         extern volatile __bit                   TXB1D07             @ (((unsigned) &TXB1D0)*8) + 7;
45138:         #define                                 TXB1D07_bit         BANKMASK(TXB1D0), 7
45139:         extern volatile __bit                   TXB1D10             @ (((unsigned) &TXB1D1)*8) + 0;
45140:         #define                                 TXB1D10_bit         BANKMASK(TXB1D1), 0
45141:         extern volatile __bit                   TXB1D11             @ (((unsigned) &TXB1D1)*8) + 1;
45142:         #define                                 TXB1D11_bit         BANKMASK(TXB1D1), 1
45143:         extern volatile __bit                   TXB1D12             @ (((unsigned) &TXB1D1)*8) + 2;
45144:         #define                                 TXB1D12_bit         BANKMASK(TXB1D1), 2
45145:         extern volatile __bit                   TXB1D13             @ (((unsigned) &TXB1D1)*8) + 3;
45146:         #define                                 TXB1D13_bit         BANKMASK(TXB1D1), 3
45147:         extern volatile __bit                   TXB1D14             @ (((unsigned) &TXB1D1)*8) + 4;
45148:         #define                                 TXB1D14_bit         BANKMASK(TXB1D1), 4
45149:         extern volatile __bit                   TXB1D15             @ (((unsigned) &TXB1D1)*8) + 5;
45150:         #define                                 TXB1D15_bit         BANKMASK(TXB1D1), 5
45151:         extern volatile __bit                   TXB1D16             @ (((unsigned) &TXB1D1)*8) + 6;
45152:         #define                                 TXB1D16_bit         BANKMASK(TXB1D1), 6
45153:         extern volatile __bit                   TXB1D17             @ (((unsigned) &TXB1D1)*8) + 7;
45154:         #define                                 TXB1D17_bit         BANKMASK(TXB1D1), 7
45155:         extern volatile __bit                   TXB1D20             @ (((unsigned) &TXB1D2)*8) + 0;
45156:         #define                                 TXB1D20_bit         BANKMASK(TXB1D2), 0
45157:         extern volatile __bit                   TXB1D21             @ (((unsigned) &TXB1D2)*8) + 1;
45158:         #define                                 TXB1D21_bit         BANKMASK(TXB1D2), 1
45159:         extern volatile __bit                   TXB1D22             @ (((unsigned) &TXB1D2)*8) + 2;
45160:         #define                                 TXB1D22_bit         BANKMASK(TXB1D2), 2
45161:         extern volatile __bit                   TXB1D23             @ (((unsigned) &TXB1D2)*8) + 3;
45162:         #define                                 TXB1D23_bit         BANKMASK(TXB1D2), 3
45163:         extern volatile __bit                   TXB1D24             @ (((unsigned) &TXB1D2)*8) + 4;
45164:         #define                                 TXB1D24_bit         BANKMASK(TXB1D2), 4
45165:         extern volatile __bit                   TXB1D25             @ (((unsigned) &TXB1D2)*8) + 5;
45166:         #define                                 TXB1D25_bit         BANKMASK(TXB1D2), 5
45167:         extern volatile __bit                   TXB1D26             @ (((unsigned) &TXB1D2)*8) + 6;
45168:         #define                                 TXB1D26_bit         BANKMASK(TXB1D2), 6
45169:         extern volatile __bit                   TXB1D27             @ (((unsigned) &TXB1D2)*8) + 7;
45170:         #define                                 TXB1D27_bit         BANKMASK(TXB1D2), 7
45171:         extern volatile __bit                   TXB1D30             @ (((unsigned) &TXB1D3)*8) + 0;
45172:         #define                                 TXB1D30_bit         BANKMASK(TXB1D3), 0
45173:         extern volatile __bit                   TXB1D31             @ (((unsigned) &TXB1D3)*8) + 1;
45174:         #define                                 TXB1D31_bit         BANKMASK(TXB1D3), 1
45175:         extern volatile __bit                   TXB1D32             @ (((unsigned) &TXB1D3)*8) + 2;
45176:         #define                                 TXB1D32_bit         BANKMASK(TXB1D3), 2
45177:         extern volatile __bit                   TXB1D33             @ (((unsigned) &TXB1D3)*8) + 3;
45178:         #define                                 TXB1D33_bit         BANKMASK(TXB1D3), 3
45179:         extern volatile __bit                   TXB1D34             @ (((unsigned) &TXB1D3)*8) + 4;
45180:         #define                                 TXB1D34_bit         BANKMASK(TXB1D3), 4
45181:         extern volatile __bit                   TXB1D35             @ (((unsigned) &TXB1D3)*8) + 5;
45182:         #define                                 TXB1D35_bit         BANKMASK(TXB1D3), 5
45183:         extern volatile __bit                   TXB1D36             @ (((unsigned) &TXB1D3)*8) + 6;
45184:         #define                                 TXB1D36_bit         BANKMASK(TXB1D3), 6
45185:         extern volatile __bit                   TXB1D37             @ (((unsigned) &TXB1D3)*8) + 7;
45186:         #define                                 TXB1D37_bit         BANKMASK(TXB1D3), 7
45187:         extern volatile __bit                   TXB1D40             @ (((unsigned) &TXB1D4)*8) + 0;
45188:         #define                                 TXB1D40_bit         BANKMASK(TXB1D4), 0
45189:         extern volatile __bit                   TXB1D41             @ (((unsigned) &TXB1D4)*8) + 1;
45190:         #define                                 TXB1D41_bit         BANKMASK(TXB1D4), 1
45191:         extern volatile __bit                   TXB1D42             @ (((unsigned) &TXB1D4)*8) + 2;
45192:         #define                                 TXB1D42_bit         BANKMASK(TXB1D4), 2
45193:         extern volatile __bit                   TXB1D43             @ (((unsigned) &TXB1D4)*8) + 3;
45194:         #define                                 TXB1D43_bit         BANKMASK(TXB1D4), 3
45195:         extern volatile __bit                   TXB1D44             @ (((unsigned) &TXB1D4)*8) + 4;
45196:         #define                                 TXB1D44_bit         BANKMASK(TXB1D4), 4
45197:         extern volatile __bit                   TXB1D45             @ (((unsigned) &TXB1D4)*8) + 5;
45198:         #define                                 TXB1D45_bit         BANKMASK(TXB1D4), 5
45199:         extern volatile __bit                   TXB1D46             @ (((unsigned) &TXB1D4)*8) + 6;
45200:         #define                                 TXB1D46_bit         BANKMASK(TXB1D4), 6
45201:         extern volatile __bit                   TXB1D47             @ (((unsigned) &TXB1D4)*8) + 7;
45202:         #define                                 TXB1D47_bit         BANKMASK(TXB1D4), 7
45203:         extern volatile __bit                   TXB1D50             @ (((unsigned) &TXB1D5)*8) + 0;
45204:         #define                                 TXB1D50_bit         BANKMASK(TXB1D5), 0
45205:         extern volatile __bit                   TXB1D51             @ (((unsigned) &TXB1D5)*8) + 1;
45206:         #define                                 TXB1D51_bit         BANKMASK(TXB1D5), 1
45207:         extern volatile __bit                   TXB1D52             @ (((unsigned) &TXB1D5)*8) + 2;
45208:         #define                                 TXB1D52_bit         BANKMASK(TXB1D5), 2
45209:         extern volatile __bit                   TXB1D53             @ (((unsigned) &TXB1D5)*8) + 3;
45210:         #define                                 TXB1D53_bit         BANKMASK(TXB1D5), 3
45211:         extern volatile __bit                   TXB1D54             @ (((unsigned) &TXB1D5)*8) + 4;
45212:         #define                                 TXB1D54_bit         BANKMASK(TXB1D5), 4
45213:         extern volatile __bit                   TXB1D55             @ (((unsigned) &TXB1D5)*8) + 5;
45214:         #define                                 TXB1D55_bit         BANKMASK(TXB1D5), 5
45215:         extern volatile __bit                   TXB1D56             @ (((unsigned) &TXB1D5)*8) + 6;
45216:         #define                                 TXB1D56_bit         BANKMASK(TXB1D5), 6
45217:         extern volatile __bit                   TXB1D57             @ (((unsigned) &TXB1D5)*8) + 7;
45218:         #define                                 TXB1D57_bit         BANKMASK(TXB1D5), 7
45219:         extern volatile __bit                   TXB1D60             @ (((unsigned) &TXB1D6)*8) + 0;
45220:         #define                                 TXB1D60_bit         BANKMASK(TXB1D6), 0
45221:         extern volatile __bit                   TXB1D61             @ (((unsigned) &TXB1D6)*8) + 1;
45222:         #define                                 TXB1D61_bit         BANKMASK(TXB1D6), 1
45223:         extern volatile __bit                   TXB1D62             @ (((unsigned) &TXB1D6)*8) + 2;
45224:         #define                                 TXB1D62_bit         BANKMASK(TXB1D6), 2
45225:         extern volatile __bit                   TXB1D63             @ (((unsigned) &TXB1D6)*8) + 3;
45226:         #define                                 TXB1D63_bit         BANKMASK(TXB1D6), 3
45227:         extern volatile __bit                   TXB1D64             @ (((unsigned) &TXB1D6)*8) + 4;
45228:         #define                                 TXB1D64_bit         BANKMASK(TXB1D6), 4
45229:         extern volatile __bit                   TXB1D65             @ (((unsigned) &TXB1D6)*8) + 5;
45230:         #define                                 TXB1D65_bit         BANKMASK(TXB1D6), 5
45231:         extern volatile __bit                   TXB1D66             @ (((unsigned) &TXB1D6)*8) + 6;
45232:         #define                                 TXB1D66_bit         BANKMASK(TXB1D6), 6
45233:         extern volatile __bit                   TXB1D67             @ (((unsigned) &TXB1D6)*8) + 7;
45234:         #define                                 TXB1D67_bit         BANKMASK(TXB1D6), 7
45235:         extern volatile __bit                   TXB1D70             @ (((unsigned) &TXB1D7)*8) + 0;
45236:         #define                                 TXB1D70_bit         BANKMASK(TXB1D7), 0
45237:         extern volatile __bit                   TXB1D71             @ (((unsigned) &TXB1D7)*8) + 1;
45238:         #define                                 TXB1D71_bit         BANKMASK(TXB1D7), 1
45239:         extern volatile __bit                   TXB1D72             @ (((unsigned) &TXB1D7)*8) + 2;
45240:         #define                                 TXB1D72_bit         BANKMASK(TXB1D7), 2
45241:         extern volatile __bit                   TXB1D73             @ (((unsigned) &TXB1D7)*8) + 3;
45242:         #define                                 TXB1D73_bit         BANKMASK(TXB1D7), 3
45243:         extern volatile __bit                   TXB1D74             @ (((unsigned) &TXB1D7)*8) + 4;
45244:         #define                                 TXB1D74_bit         BANKMASK(TXB1D7), 4
45245:         extern volatile __bit                   TXB1D75             @ (((unsigned) &TXB1D7)*8) + 5;
45246:         #define                                 TXB1D75_bit         BANKMASK(TXB1D7), 5
45247:         extern volatile __bit                   TXB1D76             @ (((unsigned) &TXB1D7)*8) + 6;
45248:         #define                                 TXB1D76_bit         BANKMASK(TXB1D7), 6
45249:         extern volatile __bit                   TXB1D77             @ (((unsigned) &TXB1D7)*8) + 7;
45250:         #define                                 TXB1D77_bit         BANKMASK(TXB1D7), 7
45251:         extern volatile __bit                   TXB1DLC0            @ (((unsigned) &TXB1DLC)*8) + 0;
45252:         #define                                 TXB1DLC0_bit        BANKMASK(TXB1DLC), 0
45253:         extern volatile __bit                   TXB1DLC1            @ (((unsigned) &TXB1DLC)*8) + 1;
45254:         #define                                 TXB1DLC1_bit        BANKMASK(TXB1DLC), 1
45255:         extern volatile __bit                   TXB1DLC2            @ (((unsigned) &TXB1DLC)*8) + 2;
45256:         #define                                 TXB1DLC2_bit        BANKMASK(TXB1DLC), 2
45257:         extern volatile __bit                   TXB1DLC3            @ (((unsigned) &TXB1DLC)*8) + 3;
45258:         #define                                 TXB1DLC3_bit        BANKMASK(TXB1DLC), 3
45259:         extern volatile __bit                   TXB1EID0            @ (((unsigned) &TXB1EIDL)*8) + 0;
45260:         #define                                 TXB1EID0_bit        BANKMASK(TXB1EIDL), 0
45261:         extern volatile __bit                   TXB1EID1            @ (((unsigned) &TXB1EIDL)*8) + 1;
45262:         #define                                 TXB1EID1_bit        BANKMASK(TXB1EIDL), 1
45263:         extern volatile __bit                   TXB1EID10           @ (((unsigned) &TXB1EIDH)*8) + 2;
45264:         #define                                 TXB1EID10_bit       BANKMASK(TXB1EIDH), 2
45265:         extern volatile __bit                   TXB1EID11           @ (((unsigned) &TXB1EIDH)*8) + 3;
45266:         #define                                 TXB1EID11_bit       BANKMASK(TXB1EIDH), 3
45267:         extern volatile __bit                   TXB1EID12           @ (((unsigned) &TXB1EIDH)*8) + 4;
45268:         #define                                 TXB1EID12_bit       BANKMASK(TXB1EIDH), 4
45269:         extern volatile __bit                   TXB1EID13           @ (((unsigned) &TXB1EIDH)*8) + 5;
45270:         #define                                 TXB1EID13_bit       BANKMASK(TXB1EIDH), 5
45271:         extern volatile __bit                   TXB1EID14           @ (((unsigned) &TXB1EIDH)*8) + 6;
45272:         #define                                 TXB1EID14_bit       BANKMASK(TXB1EIDH), 6
45273:         extern volatile __bit                   TXB1EID15           @ (((unsigned) &TXB1EIDH)*8) + 7;
45274:         #define                                 TXB1EID15_bit       BANKMASK(TXB1EIDH), 7
45275:         extern volatile __bit                   TXB1EID16           @ (((unsigned) &TXB1SIDL)*8) + 0;
45276:         #define                                 TXB1EID16_bit       BANKMASK(TXB1SIDL), 0
45277:         extern volatile __bit                   TXB1EID17           @ (((unsigned) &TXB1SIDL)*8) + 1;
45278:         #define                                 TXB1EID17_bit       BANKMASK(TXB1SIDL), 1
45279:         extern volatile __bit                   TXB1EID2            @ (((unsigned) &TXB1EIDL)*8) + 2;
45280:         #define                                 TXB1EID2_bit        BANKMASK(TXB1EIDL), 2
45281:         extern volatile __bit                   TXB1EID3            @ (((unsigned) &TXB1EIDL)*8) + 3;
45282:         #define                                 TXB1EID3_bit        BANKMASK(TXB1EIDL), 3
45283:         extern volatile __bit                   TXB1EID4            @ (((unsigned) &TXB1EIDL)*8) + 4;
45284:         #define                                 TXB1EID4_bit        BANKMASK(TXB1EIDL), 4
45285:         extern volatile __bit                   TXB1EID5            @ (((unsigned) &TXB1EIDL)*8) + 5;
45286:         #define                                 TXB1EID5_bit        BANKMASK(TXB1EIDL), 5
45287:         extern volatile __bit                   TXB1EID6            @ (((unsigned) &TXB1EIDL)*8) + 6;
45288:         #define                                 TXB1EID6_bit        BANKMASK(TXB1EIDL), 6
45289:         extern volatile __bit                   TXB1EID7            @ (((unsigned) &TXB1EIDL)*8) + 7;
45290:         #define                                 TXB1EID7_bit        BANKMASK(TXB1EIDL), 7
45291:         extern volatile __bit                   TXB1EID8            @ (((unsigned) &TXB1EIDH)*8) + 0;
45292:         #define                                 TXB1EID8_bit        BANKMASK(TXB1EIDH), 0
45293:         extern volatile __bit                   TXB1EID9            @ (((unsigned) &TXB1EIDH)*8) + 1;
45294:         #define                                 TXB1EID9_bit        BANKMASK(TXB1EIDH), 1
45295:         extern volatile __bit                   TXB1ERR             @ (((unsigned) &TXB1CON)*8) + 4;
45296:         #define                                 TXB1ERR_bit         BANKMASK(TXB1CON), 4
45297:         extern volatile __bit                   TXB1EXIDE           @ (((unsigned) &TXB1SIDL)*8) + 3;
45298:         #define                                 TXB1EXIDE_bit       BANKMASK(TXB1SIDL), 3
45299:         extern volatile __bit                   TXB1IF              @ (((unsigned) &PIR5)*8) + 3;
45300:         #define                                 TXB1IF_bit          BANKMASK(PIR5), 3
45301:         extern volatile __bit                   TXB1IP              @ (((unsigned) &IPR5)*8) + 3;
45302:         #define                                 TXB1IP_bit          BANKMASK(IPR5), 3
45303:         extern volatile __bit                   TXB1LARB            @ (((unsigned) &TXB1CON)*8) + 5;
45304:         #define                                 TXB1LARB_bit        BANKMASK(TXB1CON), 5
45305:         extern volatile __bit                   TXB1PRI0            @ (((unsigned) &TXB1CON)*8) + 0;
45306:         #define                                 TXB1PRI0_bit        BANKMASK(TXB1CON), 0
45307:         extern volatile __bit                   TXB1PRI1            @ (((unsigned) &TXB1CON)*8) + 1;
45308:         #define                                 TXB1PRI1_bit        BANKMASK(TXB1CON), 1
45309:         extern volatile __bit                   TXB1REQ             @ (((unsigned) &TXB1CON)*8) + 3;
45310:         #define                                 TXB1REQ_bit         BANKMASK(TXB1CON), 3
45311:         extern volatile __bit                   TXB1RTR             @ (((unsigned) &TXB1DLC)*8) + 6;
45312:         #define                                 TXB1RTR_bit         BANKMASK(TXB1DLC), 6
45313:         extern volatile __bit                   TXB1SID0            @ (((unsigned) &TXB1SIDL)*8) + 5;
45314:         #define                                 TXB1SID0_bit        BANKMASK(TXB1SIDL), 5
45315:         extern volatile __bit                   TXB1SID1            @ (((unsigned) &TXB1SIDL)*8) + 6;
45316:         #define                                 TXB1SID1_bit        BANKMASK(TXB1SIDL), 6
45317:         extern volatile __bit                   TXB1SID10           @ (((unsigned) &TXB1SIDH)*8) + 7;
45318:         #define                                 TXB1SID10_bit       BANKMASK(TXB1SIDH), 7
45319:         extern volatile __bit                   TXB1SID2            @ (((unsigned) &TXB1SIDL)*8) + 7;
45320:         #define                                 TXB1SID2_bit        BANKMASK(TXB1SIDL), 7
45321:         extern volatile __bit                   TXB1SID3            @ (((unsigned) &TXB1SIDH)*8) + 0;
45322:         #define                                 TXB1SID3_bit        BANKMASK(TXB1SIDH), 0
45323:         extern volatile __bit                   TXB1SID4            @ (((unsigned) &TXB1SIDH)*8) + 1;
45324:         #define                                 TXB1SID4_bit        BANKMASK(TXB1SIDH), 1
45325:         extern volatile __bit                   TXB1SID5            @ (((unsigned) &TXB1SIDH)*8) + 2;
45326:         #define                                 TXB1SID5_bit        BANKMASK(TXB1SIDH), 2
45327:         extern volatile __bit                   TXB1SID6            @ (((unsigned) &TXB1SIDH)*8) + 3;
45328:         #define                                 TXB1SID6_bit        BANKMASK(TXB1SIDH), 3
45329:         extern volatile __bit                   TXB1SID7            @ (((unsigned) &TXB1SIDH)*8) + 4;
45330:         #define                                 TXB1SID7_bit        BANKMASK(TXB1SIDH), 4
45331:         extern volatile __bit                   TXB1SID8            @ (((unsigned) &TXB1SIDH)*8) + 5;
45332:         #define                                 TXB1SID8_bit        BANKMASK(TXB1SIDH), 5
45333:         extern volatile __bit                   TXB1SID9            @ (((unsigned) &TXB1SIDH)*8) + 6;
45334:         #define                                 TXB1SID9_bit        BANKMASK(TXB1SIDH), 6
45335:         extern volatile __bit                   TXB2ABT             @ (((unsigned) &TXB2CON)*8) + 6;
45336:         #define                                 TXB2ABT_bit         BANKMASK(TXB2CON), 6
45337:         extern volatile __bit                   TXB2D00             @ (((unsigned) &TXB2D0)*8) + 0;
45338:         #define                                 TXB2D00_bit         BANKMASK(TXB2D0), 0
45339:         extern volatile __bit                   TXB2D01             @ (((unsigned) &TXB2D0)*8) + 1;
45340:         #define                                 TXB2D01_bit         BANKMASK(TXB2D0), 1
45341:         extern volatile __bit                   TXB2D02             @ (((unsigned) &TXB2D0)*8) + 2;
45342:         #define                                 TXB2D02_bit         BANKMASK(TXB2D0), 2
45343:         extern volatile __bit                   TXB2D03             @ (((unsigned) &TXB2D0)*8) + 3;
45344:         #define                                 TXB2D03_bit         BANKMASK(TXB2D0), 3
45345:         extern volatile __bit                   TXB2D04             @ (((unsigned) &TXB2D0)*8) + 4;
45346:         #define                                 TXB2D04_bit         BANKMASK(TXB2D0), 4
45347:         extern volatile __bit                   TXB2D05             @ (((unsigned) &TXB2D0)*8) + 5;
45348:         #define                                 TXB2D05_bit         BANKMASK(TXB2D0), 5
45349:         extern volatile __bit                   TXB2D06             @ (((unsigned) &TXB2D0)*8) + 6;
45350:         #define                                 TXB2D06_bit         BANKMASK(TXB2D0), 6
45351:         extern volatile __bit                   TXB2D07             @ (((unsigned) &TXB2D0)*8) + 7;
45352:         #define                                 TXB2D07_bit         BANKMASK(TXB2D0), 7
45353:         extern volatile __bit                   TXB2D10             @ (((unsigned) &TXB2D1)*8) + 0;
45354:         #define                                 TXB2D10_bit         BANKMASK(TXB2D1), 0
45355:         extern volatile __bit                   TXB2D11             @ (((unsigned) &TXB2D1)*8) + 1;
45356:         #define                                 TXB2D11_bit         BANKMASK(TXB2D1), 1
45357:         extern volatile __bit                   TXB2D12             @ (((unsigned) &TXB2D1)*8) + 2;
45358:         #define                                 TXB2D12_bit         BANKMASK(TXB2D1), 2
45359:         extern volatile __bit                   TXB2D13             @ (((unsigned) &TXB2D1)*8) + 3;
45360:         #define                                 TXB2D13_bit         BANKMASK(TXB2D1), 3
45361:         extern volatile __bit                   TXB2D14             @ (((unsigned) &TXB2D1)*8) + 4;
45362:         #define                                 TXB2D14_bit         BANKMASK(TXB2D1), 4
45363:         extern volatile __bit                   TXB2D15             @ (((unsigned) &TXB2D1)*8) + 5;
45364:         #define                                 TXB2D15_bit         BANKMASK(TXB2D1), 5
45365:         extern volatile __bit                   TXB2D16             @ (((unsigned) &TXB2D1)*8) + 6;
45366:         #define                                 TXB2D16_bit         BANKMASK(TXB2D1), 6
45367:         extern volatile __bit                   TXB2D17             @ (((unsigned) &TXB2D1)*8) + 7;
45368:         #define                                 TXB2D17_bit         BANKMASK(TXB2D1), 7
45369:         extern volatile __bit                   TXB2D20             @ (((unsigned) &TXB2D2)*8) + 0;
45370:         #define                                 TXB2D20_bit         BANKMASK(TXB2D2), 0
45371:         extern volatile __bit                   TXB2D21             @ (((unsigned) &TXB2D2)*8) + 1;
45372:         #define                                 TXB2D21_bit         BANKMASK(TXB2D2), 1
45373:         extern volatile __bit                   TXB2D22             @ (((unsigned) &TXB2D2)*8) + 2;
45374:         #define                                 TXB2D22_bit         BANKMASK(TXB2D2), 2
45375:         extern volatile __bit                   TXB2D23             @ (((unsigned) &TXB2D2)*8) + 3;
45376:         #define                                 TXB2D23_bit         BANKMASK(TXB2D2), 3
45377:         extern volatile __bit                   TXB2D24             @ (((unsigned) &TXB2D2)*8) + 4;
45378:         #define                                 TXB2D24_bit         BANKMASK(TXB2D2), 4
45379:         extern volatile __bit                   TXB2D25             @ (((unsigned) &TXB2D2)*8) + 5;
45380:         #define                                 TXB2D25_bit         BANKMASK(TXB2D2), 5
45381:         extern volatile __bit                   TXB2D26             @ (((unsigned) &TXB2D2)*8) + 6;
45382:         #define                                 TXB2D26_bit         BANKMASK(TXB2D2), 6
45383:         extern volatile __bit                   TXB2D27             @ (((unsigned) &TXB2D2)*8) + 7;
45384:         #define                                 TXB2D27_bit         BANKMASK(TXB2D2), 7
45385:         extern volatile __bit                   TXB2D30             @ (((unsigned) &TXB2D3)*8) + 0;
45386:         #define                                 TXB2D30_bit         BANKMASK(TXB2D3), 0
45387:         extern volatile __bit                   TXB2D31             @ (((unsigned) &TXB2D3)*8) + 1;
45388:         #define                                 TXB2D31_bit         BANKMASK(TXB2D3), 1
45389:         extern volatile __bit                   TXB2D32             @ (((unsigned) &TXB2D3)*8) + 2;
45390:         #define                                 TXB2D32_bit         BANKMASK(TXB2D3), 2
45391:         extern volatile __bit                   TXB2D33             @ (((unsigned) &TXB2D3)*8) + 3;
45392:         #define                                 TXB2D33_bit         BANKMASK(TXB2D3), 3
45393:         extern volatile __bit                   TXB2D34             @ (((unsigned) &TXB2D3)*8) + 4;
45394:         #define                                 TXB2D34_bit         BANKMASK(TXB2D3), 4
45395:         extern volatile __bit                   TXB2D35             @ (((unsigned) &TXB2D3)*8) + 5;
45396:         #define                                 TXB2D35_bit         BANKMASK(TXB2D3), 5
45397:         extern volatile __bit                   TXB2D36             @ (((unsigned) &TXB2D3)*8) + 6;
45398:         #define                                 TXB2D36_bit         BANKMASK(TXB2D3), 6
45399:         extern volatile __bit                   TXB2D37             @ (((unsigned) &TXB2D3)*8) + 7;
45400:         #define                                 TXB2D37_bit         BANKMASK(TXB2D3), 7
45401:         extern volatile __bit                   TXB2D40             @ (((unsigned) &TXB2D4)*8) + 0;
45402:         #define                                 TXB2D40_bit         BANKMASK(TXB2D4), 0
45403:         extern volatile __bit                   TXB2D41             @ (((unsigned) &TXB2D4)*8) + 1;
45404:         #define                                 TXB2D41_bit         BANKMASK(TXB2D4), 1
45405:         extern volatile __bit                   TXB2D42             @ (((unsigned) &TXB2D4)*8) + 2;
45406:         #define                                 TXB2D42_bit         BANKMASK(TXB2D4), 2
45407:         extern volatile __bit                   TXB2D43             @ (((unsigned) &TXB2D4)*8) + 3;
45408:         #define                                 TXB2D43_bit         BANKMASK(TXB2D4), 3
45409:         extern volatile __bit                   TXB2D44             @ (((unsigned) &TXB2D4)*8) + 4;
45410:         #define                                 TXB2D44_bit         BANKMASK(TXB2D4), 4
45411:         extern volatile __bit                   TXB2D45             @ (((unsigned) &TXB2D4)*8) + 5;
45412:         #define                                 TXB2D45_bit         BANKMASK(TXB2D4), 5
45413:         extern volatile __bit                   TXB2D46             @ (((unsigned) &TXB2D4)*8) + 6;
45414:         #define                                 TXB2D46_bit         BANKMASK(TXB2D4), 6
45415:         extern volatile __bit                   TXB2D47             @ (((unsigned) &TXB2D4)*8) + 7;
45416:         #define                                 TXB2D47_bit         BANKMASK(TXB2D4), 7
45417:         extern volatile __bit                   TXB2D50             @ (((unsigned) &TXB2D5)*8) + 0;
45418:         #define                                 TXB2D50_bit         BANKMASK(TXB2D5), 0
45419:         extern volatile __bit                   TXB2D51             @ (((unsigned) &TXB2D5)*8) + 1;
45420:         #define                                 TXB2D51_bit         BANKMASK(TXB2D5), 1
45421:         extern volatile __bit                   TXB2D52             @ (((unsigned) &TXB2D5)*8) + 2;
45422:         #define                                 TXB2D52_bit         BANKMASK(TXB2D5), 2
45423:         extern volatile __bit                   TXB2D53             @ (((unsigned) &TXB2D5)*8) + 3;
45424:         #define                                 TXB2D53_bit         BANKMASK(TXB2D5), 3
45425:         extern volatile __bit                   TXB2D54             @ (((unsigned) &TXB2D5)*8) + 4;
45426:         #define                                 TXB2D54_bit         BANKMASK(TXB2D5), 4
45427:         extern volatile __bit                   TXB2D55             @ (((unsigned) &TXB2D5)*8) + 5;
45428:         #define                                 TXB2D55_bit         BANKMASK(TXB2D5), 5
45429:         extern volatile __bit                   TXB2D56             @ (((unsigned) &TXB2D5)*8) + 6;
45430:         #define                                 TXB2D56_bit         BANKMASK(TXB2D5), 6
45431:         extern volatile __bit                   TXB2D57             @ (((unsigned) &TXB2D5)*8) + 7;
45432:         #define                                 TXB2D57_bit         BANKMASK(TXB2D5), 7
45433:         extern volatile __bit                   TXB2D60             @ (((unsigned) &TXB2D6)*8) + 0;
45434:         #define                                 TXB2D60_bit         BANKMASK(TXB2D6), 0
45435:         extern volatile __bit                   TXB2D61             @ (((unsigned) &TXB2D6)*8) + 1;
45436:         #define                                 TXB2D61_bit         BANKMASK(TXB2D6), 1
45437:         extern volatile __bit                   TXB2D62             @ (((unsigned) &TXB2D6)*8) + 2;
45438:         #define                                 TXB2D62_bit         BANKMASK(TXB2D6), 2
45439:         extern volatile __bit                   TXB2D63             @ (((unsigned) &TXB2D6)*8) + 3;
45440:         #define                                 TXB2D63_bit         BANKMASK(TXB2D6), 3
45441:         extern volatile __bit                   TXB2D64             @ (((unsigned) &TXB2D6)*8) + 4;
45442:         #define                                 TXB2D64_bit         BANKMASK(TXB2D6), 4
45443:         extern volatile __bit                   TXB2D65             @ (((unsigned) &TXB2D6)*8) + 5;
45444:         #define                                 TXB2D65_bit         BANKMASK(TXB2D6), 5
45445:         extern volatile __bit                   TXB2D66             @ (((unsigned) &TXB2D6)*8) + 6;
45446:         #define                                 TXB2D66_bit         BANKMASK(TXB2D6), 6
45447:         extern volatile __bit                   TXB2D67             @ (((unsigned) &TXB2D6)*8) + 7;
45448:         #define                                 TXB2D67_bit         BANKMASK(TXB2D6), 7
45449:         extern volatile __bit                   TXB2D70             @ (((unsigned) &TXB2D7)*8) + 0;
45450:         #define                                 TXB2D70_bit         BANKMASK(TXB2D7), 0
45451:         extern volatile __bit                   TXB2D71             @ (((unsigned) &TXB2D7)*8) + 1;
45452:         #define                                 TXB2D71_bit         BANKMASK(TXB2D7), 1
45453:         extern volatile __bit                   TXB2D72             @ (((unsigned) &TXB2D7)*8) + 2;
45454:         #define                                 TXB2D72_bit         BANKMASK(TXB2D7), 2
45455:         extern volatile __bit                   TXB2D73             @ (((unsigned) &TXB2D7)*8) + 3;
45456:         #define                                 TXB2D73_bit         BANKMASK(TXB2D7), 3
45457:         extern volatile __bit                   TXB2D74             @ (((unsigned) &TXB2D7)*8) + 4;
45458:         #define                                 TXB2D74_bit         BANKMASK(TXB2D7), 4
45459:         extern volatile __bit                   TXB2D75             @ (((unsigned) &TXB2D7)*8) + 5;
45460:         #define                                 TXB2D75_bit         BANKMASK(TXB2D7), 5
45461:         extern volatile __bit                   TXB2D76             @ (((unsigned) &TXB2D7)*8) + 6;
45462:         #define                                 TXB2D76_bit         BANKMASK(TXB2D7), 6
45463:         extern volatile __bit                   TXB2D77             @ (((unsigned) &TXB2D7)*8) + 7;
45464:         #define                                 TXB2D77_bit         BANKMASK(TXB2D7), 7
45465:         extern volatile __bit                   TXB2DLC0            @ (((unsigned) &TXB2DLC)*8) + 0;
45466:         #define                                 TXB2DLC0_bit        BANKMASK(TXB2DLC), 0
45467:         extern volatile __bit                   TXB2DLC1            @ (((unsigned) &TXB2DLC)*8) + 1;
45468:         #define                                 TXB2DLC1_bit        BANKMASK(TXB2DLC), 1
45469:         extern volatile __bit                   TXB2DLC2            @ (((unsigned) &TXB2DLC)*8) + 2;
45470:         #define                                 TXB2DLC2_bit        BANKMASK(TXB2DLC), 2
45471:         extern volatile __bit                   TXB2DLC3            @ (((unsigned) &TXB2DLC)*8) + 3;
45472:         #define                                 TXB2DLC3_bit        BANKMASK(TXB2DLC), 3
45473:         extern volatile __bit                   TXB2EID0            @ (((unsigned) &TXB2EIDL)*8) + 0;
45474:         #define                                 TXB2EID0_bit        BANKMASK(TXB2EIDL), 0
45475:         extern volatile __bit                   TXB2EID1            @ (((unsigned) &TXB2EIDL)*8) + 1;
45476:         #define                                 TXB2EID1_bit        BANKMASK(TXB2EIDL), 1
45477:         extern volatile __bit                   TXB2EID10           @ (((unsigned) &TXB2EIDH)*8) + 2;
45478:         #define                                 TXB2EID10_bit       BANKMASK(TXB2EIDH), 2
45479:         extern volatile __bit                   TXB2EID11           @ (((unsigned) &TXB2EIDH)*8) + 3;
45480:         #define                                 TXB2EID11_bit       BANKMASK(TXB2EIDH), 3
45481:         extern volatile __bit                   TXB2EID12           @ (((unsigned) &TXB2EIDH)*8) + 4;
45482:         #define                                 TXB2EID12_bit       BANKMASK(TXB2EIDH), 4
45483:         extern volatile __bit                   TXB2EID13           @ (((unsigned) &TXB2EIDH)*8) + 5;
45484:         #define                                 TXB2EID13_bit       BANKMASK(TXB2EIDH), 5
45485:         extern volatile __bit                   TXB2EID14           @ (((unsigned) &TXB2EIDH)*8) + 6;
45486:         #define                                 TXB2EID14_bit       BANKMASK(TXB2EIDH), 6
45487:         extern volatile __bit                   TXB2EID15           @ (((unsigned) &TXB2EIDH)*8) + 7;
45488:         #define                                 TXB2EID15_bit       BANKMASK(TXB2EIDH), 7
45489:         extern volatile __bit                   TXB2EID16           @ (((unsigned) &TXB2SIDL)*8) + 0;
45490:         #define                                 TXB2EID16_bit       BANKMASK(TXB2SIDL), 0
45491:         extern volatile __bit                   TXB2EID17           @ (((unsigned) &TXB2SIDL)*8) + 1;
45492:         #define                                 TXB2EID17_bit       BANKMASK(TXB2SIDL), 1
45493:         extern volatile __bit                   TXB2EID2            @ (((unsigned) &TXB2EIDL)*8) + 2;
45494:         #define                                 TXB2EID2_bit        BANKMASK(TXB2EIDL), 2
45495:         extern volatile __bit                   TXB2EID3            @ (((unsigned) &TXB2EIDL)*8) + 3;
45496:         #define                                 TXB2EID3_bit        BANKMASK(TXB2EIDL), 3
45497:         extern volatile __bit                   TXB2EID4            @ (((unsigned) &TXB2EIDL)*8) + 4;
45498:         #define                                 TXB2EID4_bit        BANKMASK(TXB2EIDL), 4
45499:         extern volatile __bit                   TXB2EID5            @ (((unsigned) &TXB2EIDL)*8) + 5;
45500:         #define                                 TXB2EID5_bit        BANKMASK(TXB2EIDL), 5
45501:         extern volatile __bit                   TXB2EID6            @ (((unsigned) &TXB2EIDL)*8) + 6;
45502:         #define                                 TXB2EID6_bit        BANKMASK(TXB2EIDL), 6
45503:         extern volatile __bit                   TXB2EID7            @ (((unsigned) &TXB2EIDL)*8) + 7;
45504:         #define                                 TXB2EID7_bit        BANKMASK(TXB2EIDL), 7
45505:         extern volatile __bit                   TXB2EID8            @ (((unsigned) &TXB2EIDH)*8) + 0;
45506:         #define                                 TXB2EID8_bit        BANKMASK(TXB2EIDH), 0
45507:         extern volatile __bit                   TXB2EID9            @ (((unsigned) &TXB2EIDH)*8) + 1;
45508:         #define                                 TXB2EID9_bit        BANKMASK(TXB2EIDH), 1
45509:         extern volatile __bit                   TXB2ERR             @ (((unsigned) &TXB2CON)*8) + 4;
45510:         #define                                 TXB2ERR_bit         BANKMASK(TXB2CON), 4
45511:         extern volatile __bit                   TXB2EXIDE           @ (((unsigned) &TXB2SIDL)*8) + 3;
45512:         #define                                 TXB2EXIDE_bit       BANKMASK(TXB2SIDL), 3
45513:         extern volatile __bit                   TXB2IF              @ (((unsigned) &PIR5)*8) + 4;
45514:         #define                                 TXB2IF_bit          BANKMASK(PIR5), 4
45515:         extern volatile __bit                   TXB2IP              @ (((unsigned) &IPR5)*8) + 4;
45516:         #define                                 TXB2IP_bit          BANKMASK(IPR5), 4
45517:         extern volatile __bit                   TXB2LARB            @ (((unsigned) &TXB2CON)*8) + 5;
45518:         #define                                 TXB2LARB_bit        BANKMASK(TXB2CON), 5
45519:         extern volatile __bit                   TXB2PRI0            @ (((unsigned) &TXB2CON)*8) + 0;
45520:         #define                                 TXB2PRI0_bit        BANKMASK(TXB2CON), 0
45521:         extern volatile __bit                   TXB2PRI1            @ (((unsigned) &TXB2CON)*8) + 1;
45522:         #define                                 TXB2PRI1_bit        BANKMASK(TXB2CON), 1
45523:         extern volatile __bit                   TXB2REQ             @ (((unsigned) &TXB2CON)*8) + 3;
45524:         #define                                 TXB2REQ_bit         BANKMASK(TXB2CON), 3
45525:         extern volatile __bit                   TXB2RTR             @ (((unsigned) &TXB2DLC)*8) + 6;
45526:         #define                                 TXB2RTR_bit         BANKMASK(TXB2DLC), 6
45527:         extern volatile __bit                   TXB2SID0            @ (((unsigned) &TXB2SIDL)*8) + 5;
45528:         #define                                 TXB2SID0_bit        BANKMASK(TXB2SIDL), 5
45529:         extern volatile __bit                   TXB2SID1            @ (((unsigned) &TXB2SIDL)*8) + 6;
45530:         #define                                 TXB2SID1_bit        BANKMASK(TXB2SIDL), 6
45531:         extern volatile __bit                   TXB2SID10           @ (((unsigned) &TXB2SIDH)*8) + 7;
45532:         #define                                 TXB2SID10_bit       BANKMASK(TXB2SIDH), 7
45533:         extern volatile __bit                   TXB2SID2            @ (((unsigned) &TXB2SIDL)*8) + 7;
45534:         #define                                 TXB2SID2_bit        BANKMASK(TXB2SIDL), 7
45535:         extern volatile __bit                   TXB2SID3            @ (((unsigned) &TXB2SIDH)*8) + 0;
45536:         #define                                 TXB2SID3_bit        BANKMASK(TXB2SIDH), 0
45537:         extern volatile __bit                   TXB2SID4            @ (((unsigned) &TXB2SIDH)*8) + 1;
45538:         #define                                 TXB2SID4_bit        BANKMASK(TXB2SIDH), 1
45539:         extern volatile __bit                   TXB2SID5            @ (((unsigned) &TXB2SIDH)*8) + 2;
45540:         #define                                 TXB2SID5_bit        BANKMASK(TXB2SIDH), 2
45541:         extern volatile __bit                   TXB2SID6            @ (((unsigned) &TXB2SIDH)*8) + 3;
45542:         #define                                 TXB2SID6_bit        BANKMASK(TXB2SIDH), 3
45543:         extern volatile __bit                   TXB2SID7            @ (((unsigned) &TXB2SIDH)*8) + 4;
45544:         #define                                 TXB2SID7_bit        BANKMASK(TXB2SIDH), 4
45545:         extern volatile __bit                   TXB2SID8            @ (((unsigned) &TXB2SIDH)*8) + 5;
45546:         #define                                 TXB2SID8_bit        BANKMASK(TXB2SIDH), 5
45547:         extern volatile __bit                   TXB2SID9            @ (((unsigned) &TXB2SIDH)*8) + 6;
45548:         #define                                 TXB2SID9_bit        BANKMASK(TXB2SIDH), 6
45549:         extern volatile __bit                   TXBNIE              @ (((unsigned) &PIE3)*8) + 4;
45550:         #define                                 TXBNIE_bit          BANKMASK(PIE3), 4
45551:         extern volatile __bit                   TXBNIF              @ (((unsigned) &PIR3)*8) + 4;
45552:         #define                                 TXBNIF_bit          BANKMASK(PIR3), 4
45553:         extern volatile __bit                   TXBNIP              @ (((unsigned) &IPR3)*8) + 4;
45554:         #define                                 TXBNIP_bit          BANKMASK(IPR3), 4
45555:         extern volatile __bit                   TXBO                @ (((unsigned) &COMSTAT)*8) + 5;
45556:         #define                                 TXBO_bit            BANKMASK(COMSTAT), 5
45557:         extern volatile __bit                   TXBP                @ (((unsigned) &COMSTAT)*8) + 4;
45558:         #define                                 TXBP_bit            BANKMASK(COMSTAT), 4
45559:         extern volatile __bit                   TXBnIE              @ (((unsigned) &PIE5)*8) + 4;
45560:         #define                                 TXBnIE_bit          BANKMASK(PIE5), 4
45561:         extern volatile __bit                   TXBnIF              @ (((unsigned) &PIR5)*8) + 4;
45562:         #define                                 TXBnIF_bit          BANKMASK(PIR5), 4
45563:         extern volatile __bit                   TXBnIP              @ (((unsigned) &IPR5)*8) + 4;
45564:         #define                                 TXBnIP_bit          BANKMASK(IPR5), 4
45565:         extern volatile __bit                   TXCKP1              @ (((unsigned) &BAUDCON1)*8) + 4;
45566:         #define                                 TXCKP1_bit          BANKMASK(BAUDCON1), 4
45567:         extern volatile __bit                   TXCKP2              @ (((unsigned) &BAUDCON2)*8) + 4;
45568:         #define                                 TXCKP2_bit          BANKMASK(BAUDCON2), 4
45569:         extern volatile __bit                   TXD8                @ (((unsigned) &TXSTA1)*8) + 0;
45570:         #define                                 TXD8_bit            BANKMASK(TXSTA1), 0
45571:         extern volatile __bit                   TXD82               @ (((unsigned) &TXSTA2)*8) + 0;
45572:         #define                                 TXD82_bit           BANKMASK(TXSTA2), 0
45573:         extern volatile __bit                   TXEN1               @ (((unsigned) &TXSTA1)*8) + 5;
45574:         #define                                 TXEN1_bit           BANKMASK(TXSTA1), 5
45575:         extern volatile __bit                   TXEN2               @ (((unsigned) &TXSTA2)*8) + 5;
45576:         #define                                 TXEN2_bit           BANKMASK(TXSTA2), 5
45577:         extern volatile __bit                   TXIE                @ (((unsigned) &PIE1)*8) + 4;
45578:         #define                                 TXIE_bit            BANKMASK(PIE1), 4
45579:         extern volatile __bit                   TXIF                @ (((unsigned) &PIR1)*8) + 4;
45580:         #define                                 TXIF_bit            BANKMASK(PIR1), 4
45581:         extern volatile __bit                   TXIP                @ (((unsigned) &IPR1)*8) + 4;
45582:         #define                                 TXIP_bit            BANKMASK(IPR1), 4
45583:         extern volatile __bit                   TXWARN              @ (((unsigned) &COMSTAT)*8) + 2;
45584:         #define                                 TXWARN_bit          BANKMASK(COMSTAT), 2
45585:         extern volatile __bit                   U1OD                @ (((unsigned) &ODCON)*8) + 0;
45586:         #define                                 U1OD_bit            BANKMASK(ODCON), 0
45587:         extern volatile __bit                   U2OD                @ (((unsigned) &ODCON)*8) + 1;
45588:         #define                                 U2OD_bit            BANKMASK(ODCON), 1
45589:         extern volatile __bit                   UA                  @ (((unsigned) &SSPSTAT)*8) + 1;
45590:         #define                                 UA_bit              BANKMASK(SSPSTAT), 1
45591:         extern volatile __bit                   UART1MD             @ (((unsigned) &PMD0)*8) + 1;
45592:         #define                                 UART1MD_bit         BANKMASK(PMD0), 1
45593:         extern volatile __bit                   UART2MD             @ (((unsigned) &PMD0)*8) + 2;
45594:         #define                                 UART2MD_bit         BANKMASK(PMD0), 2
45595:         extern volatile __bit                   ULPEN               @ (((unsigned) &WDTCON)*8) + 2;
45596:         #define                                 ULPEN_bit           BANKMASK(WDTCON), 2
45597:         extern volatile __bit                   ULPLVL              @ (((unsigned) &WDTCON)*8) + 5;
45598:         #define                                 ULPLVL_bit          BANKMASK(WDTCON), 5
45599:         extern volatile __bit                   ULPSINK             @ (((unsigned) &WDTCON)*8) + 1;
45600:         #define                                 ULPSINK_bit         BANKMASK(WDTCON), 1
45601:         extern volatile __bit                   ULPWUIN             @ (((unsigned) &PORTA)*8) + 0;
45602:         #define                                 ULPWUIN_bit         BANKMASK(PORTA), 0
45603:         extern volatile __bit                   VCFG0               @ (((unsigned) &ADCON1)*8) + 4;
45604:         #define                                 VCFG0_bit           BANKMASK(ADCON1), 4
45605:         extern volatile __bit                   VCFG01              @ (((unsigned) &ADCON1)*8) + 4;
45606:         #define                                 VCFG01_bit          BANKMASK(ADCON1), 4
45607:         extern volatile __bit                   VCFG1               @ (((unsigned) &ADCON1)*8) + 5;
45608:         #define                                 VCFG1_bit           BANKMASK(ADCON1), 5
45609:         extern volatile __bit                   VCFG11              @ (((unsigned) &ADCON1)*8) + 5;
45610:         #define                                 VCFG11_bit          BANKMASK(ADCON1), 5
45611:         extern volatile __bit                   VDIRMAG             @ (((unsigned) &HLVDCON)*8) + 7;
45612:         #define                                 VDIRMAG_bit         BANKMASK(HLVDCON), 7
45613:         extern volatile __bit                   VNCFG               @ (((unsigned) &ADCON1)*8) + 3;
45614:         #define                                 VNCFG_bit           BANKMASK(ADCON1), 3
45615:         extern volatile __bit                   WAIT0               @ (((unsigned) &PR2)*8) + 4;
45616:         #define                                 WAIT0_bit           BANKMASK(PR2), 4
45617:         extern volatile __bit                   WAIT1               @ (((unsigned) &PR2)*8) + 5;
45618:         #define                                 WAIT1_bit           BANKMASK(PR2), 5
45619:         extern volatile __bit                   WAKDIS              @ (((unsigned) &BRGCON3)*8) + 7;
45620:         #define                                 WAKDIS_bit          BANKMASK(BRGCON3), 7
45621:         extern volatile __bit                   WAKFIL              @ (((unsigned) &BRGCON3)*8) + 6;
45622:         #define                                 WAKFIL_bit          BANKMASK(BRGCON3), 6
45623:         extern volatile __bit                   WAKIE               @ (((unsigned) &PIE5)*8) + 6;
45624:         #define                                 WAKIE_bit           BANKMASK(PIE5), 6
45625:         extern volatile __bit                   WAKIF               @ (((unsigned) &PIR5)*8) + 6;
45626:         #define                                 WAKIF_bit           BANKMASK(PIR5), 6
45627:         extern volatile __bit                   WAKIP               @ (((unsigned) &IPR5)*8) + 6;
45628:         #define                                 WAKIP_bit           BANKMASK(IPR5), 6
45629:         extern volatile __bit                   WCOL                @ (((unsigned) &SSPCON1)*8) + 7;
45630:         #define                                 WCOL_bit            BANKMASK(SSPCON1), 7
45631:         extern volatile __bit                   WM0                 @ (((unsigned) &PR2)*8) + 0;
45632:         #define                                 WM0_bit             BANKMASK(PR2), 0
45633:         extern volatile __bit                   WM1                 @ (((unsigned) &PR2)*8) + 1;
45634:         #define                                 WM1_bit             BANKMASK(PR2), 1
45635:         extern volatile __bit                   WPUB0               @ (((unsigned) &WPUB)*8) + 0;
45636:         #define                                 WPUB0_bit           BANKMASK(WPUB), 0
45637:         extern volatile __bit                   WPUB1               @ (((unsigned) &WPUB)*8) + 1;
45638:         #define                                 WPUB1_bit           BANKMASK(WPUB), 1
45639:         extern volatile __bit                   WPUB2               @ (((unsigned) &WPUB)*8) + 2;
45640:         #define                                 WPUB2_bit           BANKMASK(WPUB), 2
45641:         extern volatile __bit                   WPUB3               @ (((unsigned) &WPUB)*8) + 3;
45642:         #define                                 WPUB3_bit           BANKMASK(WPUB), 3
45643:         extern volatile __bit                   WPUB4               @ (((unsigned) &WPUB)*8) + 4;
45644:         #define                                 WPUB4_bit           BANKMASK(WPUB), 4
45645:         extern volatile __bit                   WPUB5               @ (((unsigned) &WPUB)*8) + 5;
45646:         #define                                 WPUB5_bit           BANKMASK(WPUB), 5
45647:         extern volatile __bit                   WPUB6               @ (((unsigned) &WPUB)*8) + 6;
45648:         #define                                 WPUB6_bit           BANKMASK(WPUB), 6
45649:         extern volatile __bit                   WPUB7               @ (((unsigned) &WPUB)*8) + 7;
45650:         #define                                 WPUB7_bit           BANKMASK(WPUB), 7
45651:         extern volatile __bit                   WR                  @ (((unsigned) &EECON1)*8) + 1;
45652:         #define                                 WR_bit              BANKMASK(EECON1), 1
45653:         extern volatile __bit                   WRE                 @ (((unsigned) &PORTE)*8) + 1;
45654:         #define                                 WRE_bit             BANKMASK(PORTE), 1
45655:         extern volatile __bit                   WREN                @ (((unsigned) &EECON1)*8) + 2;
45656:         #define                                 WREN_bit            BANKMASK(EECON1), 2
45657:         extern volatile __bit                   WRERR               @ (((unsigned) &EECON1)*8) + 3;
45658:         #define                                 WRERR_bit           BANKMASK(EECON1), 3
45659:         extern volatile __bit                   WUE1                @ (((unsigned) &BAUDCON1)*8) + 1;
45660:         #define                                 WUE1_bit            BANKMASK(BAUDCON1), 1
45661:         extern volatile __bit                   WUE2                @ (((unsigned) &BAUDCON2)*8) + 1;
45662:         #define                                 WUE2_bit            BANKMASK(BAUDCON2), 1
45663:         extern volatile __bit                   ZERO                @ (((unsigned) &STATUS)*8) + 2;
45664:         #define                                 ZERO_bit            BANKMASK(STATUS), 2
45665:         extern volatile __bit                   nA                  @ (((unsigned) &SSPSTAT)*8) + 5;
45666:         #define                                 nA_bit              BANKMASK(SSPSTAT), 5
45667:         extern volatile __bit                   nADDRESS            @ (((unsigned) &SSPSTAT)*8) + 5;
45668:         #define                                 nADDRESS_bit        BANKMASK(SSPSTAT), 5
45669:         extern volatile __bit                   nBOR                @ (((unsigned) &RCON)*8) + 0;
45670:         #define                                 nBOR_bit            BANKMASK(RCON), 0
45671:         extern volatile __bit                   nCM                 @ (((unsigned) &RCON)*8) + 5;
45672:         #define                                 nCM_bit             BANKMASK(RCON), 5
45673:         extern volatile __bit                   nDONE               @ (((unsigned) &ADCON0)*8) + 1;
45674:         #define                                 nDONE_bit           BANKMASK(ADCON0), 1
45675:         extern volatile __bit                   nFIFOEMPTY          @ (((unsigned) &COMSTAT)*8) + 7;
45676:         #define                                 nFIFOEMPTY_bit      BANKMASK(COMSTAT), 7
45677:         extern volatile __bit                   nPD                 @ (((unsigned) &RCON)*8) + 2;
45678:         #define                                 nPD_bit             BANKMASK(RCON), 2
45679:         extern volatile __bit                   nPOR                @ (((unsigned) &RCON)*8) + 1;
45680:         #define                                 nPOR_bit            BANKMASK(RCON), 1
45681:         extern volatile __bit                   nRBPU               @ (((unsigned) &INTCON2)*8) + 7;
45682:         #define                                 nRBPU_bit           BANKMASK(INTCON2), 7
45683:         extern volatile __bit                   nRC8                @ (((unsigned) &RCSTA1)*8) + 6;
45684:         #define                                 nRC8_bit            BANKMASK(RCSTA1), 6
45685:         extern volatile __bit                   nRI                 @ (((unsigned) &RCON)*8) + 4;
45686:         #define                                 nRI_bit             BANKMASK(RCON), 4
45687:         extern volatile __bit                   nT1DONE             @ (((unsigned) &T1GCON)*8) + 3;
45688:         #define                                 nT1DONE_bit         BANKMASK(T1GCON), 3
45689:         extern volatile __bit                   nT1SYNC             @ (((unsigned) &T1CON)*8) + 2;
45690:         #define                                 nT1SYNC_bit         BANKMASK(T1CON), 2
45691:         extern volatile __bit                   nT3DONE             @ (((unsigned) &T3GCON)*8) + 3;
45692:         #define                                 nT3DONE_bit         BANKMASK(T3GCON), 3
45693:         extern volatile __bit                   nT3SYNC             @ (((unsigned) &T3CON)*8) + 2;
45694:         #define                                 nT3SYNC_bit         BANKMASK(T3CON), 2
45695:         extern volatile __bit                   nTO                 @ (((unsigned) &RCON)*8) + 3;
45696:         #define                                 nTO_bit             BANKMASK(RCON), 3
45697:         extern volatile __bit                   nTX8                @ (((unsigned) &TXSTA1)*8) + 6;
45698:         #define                                 nTX8_bit            BANKMASK(TXSTA1), 6
45699:         extern volatile __bit                   nW                  @ (((unsigned) &SSPSTAT)*8) + 2;
45700:         #define                                 nW_bit              BANKMASK(SSPSTAT), 2
45701:         extern volatile __bit                   nWRITE              @ (((unsigned) &SSPSTAT)*8) + 2;
45702:         #define                                 nWRITE_bit          BANKMASK(SSPSTAT), 2
45703:         
45704:         #endif // _PIC18F25K80_H_
