{
  "totalCount" : 5413,
  "totalCountFiltered" : 5413,
  "duration" : 865,
  "indexDuration" : 362,
  "requestDuration" : 674,
  "searchUid" : "72795ba2-7eb2-4a80-a102-2e04fa61da62",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-w22sbahsvgifgsuqjhlc67ca2u",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtdzIyc2JhaHN2Z2lmZ3N1cWpobGM2N2NhMnU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "firstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright Â© 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "U4qnck5YmM0wrghU",
        "urihash" : "U4qnck5YmM0wrghU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760304",
        "transactionid" : 861247,
        "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978593885340,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1839,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978593885340,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Discovery",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "firstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Discovery ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "d0mkXÃ°qZD9TqlnOX",
        "urihash" : "d0mkXÃ°qZD9TqlnOX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "cb47f86f60b994dca5eba5783017a9e0c9c12d10ad5dadc752556c405db4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760342",
        "transactionid" : 861247,
        "title" : "Discovery ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979593756176,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 1617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1617,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979593756176,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "syscollection" : "default"
      },
      "Title" : "Discovery",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "Excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "FirstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the MTB interfaces. ... it contains: Clock and reset interface. ... AHB-Lite interface . ... Execution trace interface. ... External trace enable interface.",
      "firstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "g3CO59jvQJÃ°DÃ°omr",
        "urihash" : "g3CO59jvQJÃ°DÃ°omr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "interface ; trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "interface ; trace",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "b101a4eaafa134dc6fdc0f033ac26c46bb729146320a56b4a0b4facbae56",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760323",
        "transactionid" : 861247,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979199190963,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 311,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 311,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/functional-description/interfaces?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979199190963,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the MTB interfaces. ... it contains: Clock and reset interface. ... AHB-Lite interface . ... Execution trace interface. ... External trace enable interface.",
      "FirstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ..."
    }, {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. ... Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "UWLF5YIItdpVÃ±It5",
        "urihash" : "UWLF5YIItdpVÃ±It5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "361235d84b6489258a310cac9193b7ab26d43ef5371d9825b0e6d7f78dc0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760341",
        "transactionid" : 861247,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978905998438,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 272,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978905998438,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. ... Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "document_number" : "ddi0486",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3521553",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "SnDD7faUu3VLaiJ0",
      "urihash" : "SnDD7faUu3VLaiJ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "keywords" : "Cortex-M0+, Cortex-M, CoreSight for Cortex-M, Micro Trace Buffer (MTB)",
      "systransactionid" : 861247,
      "copyright" : "Copyright Â©â¬2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1358029802000,
      "topparentid" : 3521553,
      "numberofpages" : 55,
      "sysconcepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
      "attachmentparentid" : 3521553,
      "parentitem" : "5e9065e0c8052b1608760304",
      "concepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "documenttype" : "pdf",
      "isattachment" : "3521553",
      "sysindexeddate" : 1648716979000,
      "permanentid" : "9bf196f13e0e075888cfd126a6a143d3fc55295ef9475f9d63ebedaa7c84",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9065e1c8052b160876034f",
      "transactionid" : 861247,
      "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "subject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "date" : 1648716979000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0486:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716979812327784,
      "sysisattachment" : "3521553",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3521553,
      "size" : 511841,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716975515,
      "syssubject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "syssize" : 511841,
      "sysdate" : 1648716979000,
      "topparent" : "3521553",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3521553,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
      "wordcount" : 1196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716979000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716979812327784,
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "Excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "FirstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright Â© 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual"
  }, {
    "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARMâs trademark usage guidelines at",
    "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright Â© 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "JqgBPYteMOMrLxyÃ°",
        "urihash" : "JqgBPYteMOMrLxyÃ°",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901d5",
        "transactionid" : 861247,
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970649297738,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3869,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 3869,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 260,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970649297738,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Register block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. ... Register block ARM PrimeCell",
      "firstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyÃ°",
          "urihash" : "JqgBPYteMOMrLxyÃ°",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "2t9q3ZI3I9mCarut",
        "urihash" : "2t9q3ZI3I9mCarut",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; APB interface ; stores data",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; APB interface ; stores data",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "7a4270f976c6d34dc2ef1c066aad9200cae8697bc01d1fc44588b5fc568c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901e9",
        "transactionid" : 861247,
        "title" : "Register block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970752234230,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 128,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970752234230,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "syscollection" : "default"
      },
      "Title" : "Register block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "Excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. ... Register block ARM PrimeCell",
      "FirstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell"
    }, {
      "title" : "Update block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "excerpt" : "Update block The update block is used to calculate the update value of the RTC. ... The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "firstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyÃ°",
          "urihash" : "JqgBPYteMOMrLxyÃ°",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Update block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "oyN84sQÃ±DRZrM97v",
        "urihash" : "oyN84sQÃ±DRZrM97v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "a5132672f15a84f744f84042079c4bbddf41db2087ee3664bb4228f50de9",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901eb",
        "transactionid" : 861247,
        "title" : "Update block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970700413347,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 1156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 1156,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970700413347,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "syscollection" : "default"
      },
      "Title" : "Update block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "Excerpt" : "Update block The update block is used to calculate the update value of the RTC. ... The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "FirstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain."
    }, {
      "title" : "Counter block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. ... The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "firstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyÃ°",
          "urihash" : "JqgBPYteMOMrLxyÃ°",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Counter block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "B0EIqpt20ywcFKTa",
        "urihash" : "B0EIqpt20ywcFKTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "082316638c9830190f03a1ffe8d079ac0459e0da45596079e90d37f8278c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901ed",
        "transactionid" : 861247,
        "title" : "Counter block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970677630634,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 452,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 452,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970677630634,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "syscollection" : "default"
      },
      "Title" : "Counter block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "Excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. ... The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "FirstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing."
    } ],
    "totalNumberOfChildResults" : 66,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "document_number" : "ddi0224",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3471762",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "2wApMhzpSYQvYpq1",
      "urihash" : "2wApMhzpSYQvYpq1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "keywords" : "APB Peripherals",
      "systransactionid" : 861247,
      "copyright" : "Copyright Â©â¬2001, 2017 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1495569541000,
      "topparentid" : 3471762,
      "numberofpages" : 43,
      "sysconcepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3471762,
      "parentitem" : "5fa13c81b1a7c5445f2901d5",
      "concepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "documenttype" : "pdf",
      "isattachment" : "3471762",
      "sysindexeddate" : 1648716971000,
      "permanentid" : "84ab16f5ed2e9298e425c86969f97422e16a7f95b9b49c09b99b4c68193d",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa13c81b1a7c5445f29021e",
      "transactionid" : 861247,
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "subject" : "ARM PrimeCell Real Time Clock (PL031) Technicalâ¬Referenceâ¬Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "date" : 1648716971000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0224:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716971169320437,
      "sysisattachment" : "3471762",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471762,
      "size" : 472089,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716970100,
      "syssubject" : "ARM PrimeCell Real Time Clock (PL031) Technicalâ¬Referenceâ¬Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "syssize" : 472089,
      "sysdate" : 1648716971000,
      "topparent" : "3471762",
      "author" : "ARM Limited",
      "label_version" : "r1p3 (c)",
      "systopparentid" : 3471762,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
      "wordcount" : 1012,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716971000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716971169320437,
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "Excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARMâs trademark usage guidelines at",
    "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright Â© 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C"
  }, {
    "title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED âAS ISâ. ... Copyright Â© 2020â2021 Arm Limited (or its aï¬liates).",
    "firstSentences" : "ArmÂ® CoreLinkâ¢ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conï¬dential Copyright Â© 2020â2021 Arm Limited (or its aï¬liates). All rights reserved. Issue 05 101569_0200 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "wdvnRn4pxVdRUX0n",
        "urihash" : "wdvnRn4pxVdRUX0n",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653317456000,
        "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
        "transactionid" : 892701,
        "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317456516659835,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4758,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317394260,
        "syssize" : 4758,
        "sysdate" : 1653317456000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317456000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653317456516659835,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "Topology considerations when using extra device ports",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "firstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Topology considerations when using extra device ports ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "zmcKÃ°MFFBZhYLENM",
        "urihash" : "zmcKÃ°MFFBZhYLENM",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716720000,
        "permanentid" : "0eb91c7aad4619d1b12e39a9e90b07d0c67fa5c81819f4bf00acc024c4c0",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6ad1",
        "transactionid" : 861242,
        "title" : "Topology considerations when using extra device ports ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719980757167,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 1849,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 1849,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716720000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719980757167,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "syscollection" : "default"
      },
      "Title" : "Topology considerations when using extra device ports",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "Excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "FirstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ..."
    }, {
      "title" : "Crosspoint (XP)",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. ... Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "firstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Crosspoint (XP) ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "Q7fmÃ±E1QozvQzN4B",
        "urihash" : "Q7fmÃ±E1QozvQzN4B",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "20e46031693ef1b2988e6ba23efd219bc0045509241102c7b1e4a6af5cd6",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6abe",
        "transactionid" : 861242,
        "title" : "Crosspoint (XP) ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719823821129,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 2137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 2137,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719823821129,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "syscollection" : "default"
      },
      "Title" : "Crosspoint (XP)",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "Excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. ... Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "FirstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ..."
    }, {
      "title" : "System component selection",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "firstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System component selection ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "RCN3usj0dhJbsQLU",
        "urihash" : "RCN3usj0dhJbsQLU",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "1b7fe76df32da88e0f5e839c671206ae6aca9c0f2a1a4ce8c52eba60efec",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6acc",
        "transactionid" : 861242,
        "title" : "System component selection ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719705612858,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 6079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 6079,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 267,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719705612858,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "syscollection" : "default"
      },
      "Title" : "System component selection",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "Excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "FirstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ..."
    } ],
    "totalNumberOfChildResults" : 485,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "document_number" : "101569",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4747510",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ac2Ã°SR3L2wlLImsG",
      "urihash" : "ac2Ã°SR3L2wlLImsG",
      "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "systransactionid" : 861243,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1626739200000,
      "topparentid" : 4747510,
      "numberofpages" : 1457,
      "sysconcepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
      "attachmentparentid" : 4747510,
      "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
      "concepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "documenttype" : "pdf",
      "isattachment" : "4747510",
      "sysindexeddate" : 1648716761000,
      "permanentid" : "567d744f97325a5f9f809596e672459edf3d2eee2761b5131cbf43aa8fac",
      "syslanguage" : [ "English" ],
      "itemid" : "60f97a2c9ebe3a7dbd3a7479",
      "transactionid" : 861243,
      "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "subject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "date" : 1648716752000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101569:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648716752261582477,
      "sysisattachment" : "4747510",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4747510,
      "size" : 8974410,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716680110,
      "syssubject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "syssize" : 8974410,
      "sysdate" : 1648716752000,
      "topparent" : "4747510",
      "author" : "Arm Ltd.",
      "label_version" : "0200",
      "systopparentid" : 4747510,
      "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "wordcount" : 7047,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716761000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716752261582477,
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "Uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "Excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED âAS ISâ. ... Copyright Â© 2020â2021 Arm Limited (or its aï¬liates).",
    "FirstSentences" : "ArmÂ® CoreLinkâ¢ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conï¬dential Copyright Â© 2020â2021 Arm Limited (or its aï¬liates). All rights reserved. Issue 05 101569_0200 ..."
  }, {
    "title" : "Functional timing diagram",
    "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. ... The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "firstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "NozpQlWYeGxE2D1N",
        "urihash" : "NozpQlWYeGxE2D1N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716742000,
        "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a819",
        "transactionid" : 861242,
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716742000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716742870087919,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2268,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 2268,
        "sysdate" : 1648716742000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716742870087919,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Signal timing",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. ... Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "firstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal timing ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "AaoAmcDCEwqWnG9j",
        "urihash" : "AaoAmcDCEwqWnG9j",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716747000,
        "permanentid" : "816f673a81875b8e8f4f252ea4eef96239db20412739d9ffe182e3b9a159",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a888",
        "transactionid" : 861242,
        "title" : "Signal timing ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716747000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716747775974589,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 763,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 763,
        "sysdate" : 1648716747000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716747000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/signal-timing?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716747775974589,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "syscollection" : "default"
      },
      "Title" : "Signal timing",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "Excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. ... Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "FirstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ..."
    }, {
      "title" : "DMAC transfer timing diagram",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "firstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMAC transfer timing diagram ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "ExjBm7BAdsBfwaG5",
        "urihash" : "ExjBm7BAdsBfwaG5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "request signals ; DMAC ; AHB interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "request signals ; DMAC ; AHB interface",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716744000,
        "permanentid" : "d080c871ab45681da0948689d89aee755a077d3d84867ab8cefc835e8c17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a88a",
        "transactionid" : 861242,
        "title" : "DMAC transfer timing diagram ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716744363666376,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 267,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 267,
        "sysdate" : 1648716744000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716744363666376,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "syscollection" : "default"
      },
      "Title" : "DMAC transfer timing diagram",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "Excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "FirstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24."
    }, {
      "title" : "Flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. ... The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "firstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Flow control ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "QMA34zpBecRVopIn",
        "urihash" : "QMA34zpBecRVopIn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716743000,
        "permanentid" : "7acb021e463a80981e1d0c031d185f06858727004e2222644e4e0a5b918e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a87e",
        "transactionid" : 861242,
        "title" : "Flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716743000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716743062241324,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 1037,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 1037,
        "sysdate" : 1648716743000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/flow-control?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716743062241324,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "syscollection" : "default"
      },
      "Title" : "Flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "Excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. ... The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "FirstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional timing diagram ",
      "document_number" : "ddi0196",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508471",
      "sysurihash" : "ZWkRGs6KBO6p7cvm",
      "urihash" : "ZWkRGs6KBO6p7cvm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158931951000,
      "topparentid" : 3508471,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379875000,
      "sysconcepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3508471,
      "parentitem" : "5e8e3c6388295d1e18d3a819",
      "concepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "documenttype" : "html",
      "isattachment" : "3508471",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716748000,
      "permanentid" : "89e66fd9b23cb521448a73aa5592e68471432a72f542a153fa5bf8f83255",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3c6388295d1e18d3a889",
      "transactionid" : 861242,
      "title" : "Functional timing diagram ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0196:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716748182360779,
      "sysisattachment" : "3508471",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508471,
      "size" : 583,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716734539,
      "syssize" : 583,
      "sysdate" : 1648716748000,
      "haslayout" : "1",
      "topparent" : "3508471",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508471,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "modified" : 1638975525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716748182360779,
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "syscollection" : "default"
    },
    "Title" : "Functional timing diagram",
    "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "Excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. ... The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "FirstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ..."
  }, {
    "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101412/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
    "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Safety",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "excerpt" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features ... It contains the following sections: 4.1 Overview. ... 4.2 FuSa I\\/Os. ... 4.3 Clocks and resets.",
      "firstSentences" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features unique to MMU-600AE. It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Safety ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "7phpiwLSlaRUtHrS",
        "urihash" : "7phpiwLSlaRUtHrS",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "d9100699501f81c63c0fa6154c1f93747a4a9c9f268bbdb2ba88c4df8496",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749660a93e65927c78c0",
        "transactionid" : 861242,
        "title" : "Functional Safety ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737661377842,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719422,
        "syssize" : 502,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Functional-Safety?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737661377842,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
        "syscollection" : "default"
      },
      "Title" : "Functional Safety",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "Excerpt" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features ... It contains the following sections: 4.1 Overview. ... 4.2 FuSa I\\/Os. ... 4.3 Clocks and resets.",
      "FirstSentences" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features unique to MMU-600AE. It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets."
    }, {
      "title" : "TCU_ERRSTATUS",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "excerpt" : "If OF is set to 1 and is not being cleared, the write is ignored. ... A write of any value other than 0b11 is ignored. ... [23:16] - Reserved. ... [15:8] ... 0x06 Stage 2, level 2 walk cache.",
      "firstSentences" : "TCU_ERRSTATUS Use the TCU Error Record Primary Syndrome register to find out whether different types of error have occurred on the TCU. The TCU_ERRSTATUS characteristics are: Usage constraints ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TCU_ERRSTATUS ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "dSfF2I78UZFRXY6S",
        "urihash" : "dSfF2I78UZFRXY6S",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "sysconcepts" : "TCU ; register ; configurations ; walk cache ; assignments ; race conditions ; SERR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "concepts" : "TCU ; register ; configurations ; walk cache ; assignments ; race conditions ; SERR",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "5ce5074c1e9fe29352222b0ebf4d16af382099beb356e58fd5412261dd58",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749660a93e65927c78b4",
        "transactionid" : 861242,
        "title" : "TCU_ERRSTATUS ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737624294268,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 2378,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719300,
        "syssize" : 2378,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737624294268,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
        "syscollection" : "default"
      },
      "Title" : "TCU_ERRSTATUS",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "Excerpt" : "If OF is set to 1 and is not being cleared, the write is ignored. ... A write of any value other than 0b11 is ignored. ... [23:16] - Reserved. ... [15:8] ... 0x06 Stage 2, level 2 walk cache.",
      "FirstSentences" : "TCU_ERRSTATUS Use the TCU Error Record Primary Syndrome register to find out whether different types of error have occurred on the TCU. The TCU_ERRSTATUS characteristics are: Usage constraints ..."
    }, {
      "title" : "Configuring the Stream table",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "excerpt" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context ... Software must allocate memory for the Stream table, configure the table format, and ...",
      "firstSentences" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context Descriptor (CD) to locate translation data for a transaction. Software must allocate memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuring the Stream table ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "myO0Ã±sgGBA1RKmxi",
        "urihash" : "myO0Ã±sgGBA1RKmxi",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "sysconcepts" : "Stream ; SMMU ; memory ; format ; configuration ; coherent access ; Synchronization Barrier ; Context Descriptor ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "concepts" : "Stream ; SMMU ; memory ; format ; configuration ; coherent access ; Synchronization Barrier ; Context Descriptor ; transaction",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "e7d398912576b2c98935f5271f3d30113869cf24aa6f0c510f663e7c22c6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749760a93e65927c790f",
        "transactionid" : 861242,
        "title" : "Configuring the Stream table ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737593273916,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 1085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719250,
        "syssize" : 1085,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737593273916,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
        "syscollection" : "default"
      },
      "Title" : "Configuring the Stream table",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "Excerpt" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context ... Software must allocate memory for the Stream table, configure the table format, and ...",
      "FirstSentences" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context Descriptor (CD) to locate translation data for a transaction. Software must allocate memory ..."
    } ],
    "totalNumberOfChildResults" : 143,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "document_number" : "101412",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3848946",
      "sysurihash" : "9Wt7MfuxU6Tfgxbs",
      "urihash" : "9Wt7MfuxU6Tfgxbs",
      "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1596572946000,
      "topparentid" : 3848946,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1597404309000,
      "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
      "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716737000,
      "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36749560a93e65927c7875",
      "transactionid" : 861242,
      "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-600AE" ],
      "date" : 1648716737000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101412:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716737698004611,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716719437,
      "syssize" : 4642,
      "sysdate" : 1648716737000,
      "haslayout" : "1",
      "topparent" : "3848946",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3848946,
      "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
      "wordcount" : 315,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716737000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101412/0100/?lang=en",
      "modified" : 1636628348000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716737698004611,
      "uri" : "https://developer.arm.com/documentation/101412/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... (LES-PRE-20349)",
    "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
  }, {
    "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "firstSentences" : "ARM CoreTile Express A15Ã2 A7Ã3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright Â© 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "FAONKX6Wr00V7nSg",
        "urihash" : "FAONKX6Wr00V7nSg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "08e0a4b08ff5eb6d82cfd6f5da2651a4f2b4afb9da20bacb76fd3742d4a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3fc8052b16087615ff",
        "transactionid" : 861242,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733907770139,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 1482,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 1482,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733907770139,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "excerpt" : "Chapter 2. ... Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "pÃ±fhnbVÃ±sEUBaPG2",
        "urihash" : "pÃ±fhnbVÃ±sEUBaPG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "0f2780d7859c810274e02fa20652655a55a4984814188b8125aff415fda7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615b9",
        "transactionid" : 861242,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733806245167,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 491,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/hardware-description?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733806245167,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "Excerpt" : "Chapter 2. ... Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ..."
    }, {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ... ARM Limited. ... Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "document_number" : "ddi0503",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990203",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cTiXc8UaufhyWEef",
      "urihash" : "cTiXc8UaufhyWEef",
      "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "keywords" : "Versatile Express, CoreTile Express",
      "systransactionid" : 861242,
      "copyright" : "Copyright Â©â¬2012-2014, 2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481900128000,
      "topparentid" : 4990203,
      "numberofpages" : 180,
      "sysconcepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4990203,
      "parentitem" : "5e907a3ec8052b16087615a8",
      "concepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "documenttype" : "pdf",
      "isattachment" : "4990203",
      "sysindexeddate" : 1648716734000,
      "permanentid" : "90dc210ed4244f630ea4962dabb9bf15b34cf4bae70021d7562183a23ddf",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a3fc8052b1608761642",
      "transactionid" : 861242,
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "subject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express ÂµATX as part of a development system ",
      "date" : 1648716734000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0503:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716734470569885,
      "sysisattachment" : "4990203",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990203,
      "size" : 1711609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716703315,
      "syssubject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express ÂµATX as part of a development system ",
      "syssize" : 1711609,
      "sysdate" : 1648716734000,
      "topparent" : "4990203",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4990203,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
      "wordcount" : 2727,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716734000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716734470569885,
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "Excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "FirstSentences" : "ARM CoreTile Express A15Ã2 A7Ã3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright Â© 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ..."
  }, {
    "title" : "AC timing parameter definitions",
    "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. ... All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "firstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9E-S Core Technical Reference Manual ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "hD8pB542aÃ±FlZHM6",
        "urihash" : "hD8pB542aÃ±FlZHM6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716685000,
        "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172088295d1e18d3529d",
        "transactionid" : 861241,
        "title" : "ARM9E-S Core Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648716685000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716685841385029,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2023,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 2023,
        "sysdate" : 1648716685000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716685000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716685841385029,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "excerpt" : "Chapter 9. ... AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. ... It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "firstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542aÃ±FlZHM6",
          "urihash" : "hD8pB542aÃ±FlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "47pkyZlGO18aÃ°VCy",
        "urihash" : "47pkyZlGO18aÃ°VCy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "AC timing ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "AC timing ; core",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716693000,
        "permanentid" : "1756213a67bfd5c90a8d57a5cba78e87cee2a1bf46c336471b43aec55506",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536d",
        "transactionid" : 861242,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648716693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716693956881394,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 193,
        "sysdate" : 1648716693000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716693956881394,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "Excerpt" : "Chapter 9. ... AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. ... It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "FirstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. ... PADV timing Timing diagrams Arm9",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542aÃ±FlZHM6",
          "urihash" : "hD8pB542aÃ±FlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "S0a8ZH4Oyy0Ã°dOxy",
        "urihash" : "S0a8ZH4Oyy0Ã°dOxy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "4c6b428f19d9d2fa883b76256f626ab2b975c4c775d85977a79552eb6ecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536e",
        "transactionid" : 861242,
        "title" : "Timing diagrams ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692938974238,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 1231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 1231,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692938974238,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. ... PADV timing Timing diagrams Arm9",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ..."
    }, {
      "title" : "Coprocessor Interface",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "excerpt" : "Chapter 5. ... Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. ... It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "firstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542aÃ±FlZHM6",
          "urihash" : "hD8pB542aÃ±FlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor Interface ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "pbnHta0ilzB6JDJh",
        "urihash" : "pbnHta0ilzB6JDJh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "68d2d3dd00f60f1121b1dac9d5120d1fd445de756bf6c23123f3bdcecdd4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d35310",
        "transactionid" : 861242,
        "title" : "Coprocessor Interface ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692711990095,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 348,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/coprocessor-interface?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692711990095,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor Interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "Excerpt" : "Chapter 5. ... Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. ... It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "FirstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC timing parameter definitions ",
      "document_number" : "ddi0240",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3475333",
      "sysurihash" : "ZR7voPmpoqg813Ã°9",
      "urihash" : "ZR7voPmpoqg813Ã°9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172758110000,
      "topparentid" : 3475333,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370336000,
      "sysconcepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3475333,
      "parentitem" : "5e8e172088295d1e18d3529d",
      "concepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "documenttype" : "html",
      "isattachment" : "3475333",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716694000,
      "permanentid" : "6f9c5a1d09d334235e72331fff57c9237c4c3558853ddb73213344a5efb5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e172188295d1e18d3536f",
      "transactionid" : 861242,
      "title" : "AC timing parameter definitions ",
      "products" : [ "Arm9" ],
      "date" : 1648716694000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0240:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716694619281577,
      "sysisattachment" : "3475333",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3475333,
      "size" : 4458,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716641709,
      "syssize" : 4458,
      "sysdate" : 1648716694000,
      "haslayout" : "1",
      "topparent" : "3475333",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3475333,
      "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
      "wordcount" : 197,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716694000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "modified" : 1638977032000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716694619281577,
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "syscollection" : "default"
    },
    "Title" : "AC timing parameter definitions",
    "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "Excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. ... All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "FirstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ..."
  }, {
    "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Cache SRAM power control",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "firstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache SRAM power control ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "X83g7emDQIvNfdÃ°m",
        "urihash" : "X83g7emDQIvNfdÃ°m",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "d6ce3167846c753d6d960af21175e6224bf2be1f0fc2f9524fc5a6056e12",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762192",
        "transactionid" : 861240,
        "title" : "Cache SRAM power control ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614420991829,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 657,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614420991829,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "syscollection" : "default"
      },
      "Title" : "Cache SRAM power control",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "Excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "FirstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ..."
    }, {
      "title" : "Invalidating SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. ... Not deterministic behavior. ... 1 1 Disable cache. ... Enable cache. ... Invalidating SRAM CoreLink AHB Flash Cache",
      "firstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invalidating SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "XTXV2HW0GNKt6y8y",
        "urihash" : "XTXV2HW0GNKt6y8y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "eb8a77facfce615860e31a845ff966b5557a08b51a96d942bbc36269ce19",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b16087621a0",
        "transactionid" : 861240,
        "title" : "Invalidating SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614390618342,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 1922,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 1922,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614390618342,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "syscollection" : "default"
      },
      "Title" : "Invalidating SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "Excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. ... Not deterministic behavior. ... 1 1 Disable cache. ... Enable cache. ... Invalidating SRAM CoreLink AHB Flash Cache",
      "FirstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ..."
    }, {
      "title" : "Cache Line Data SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "firstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache Line Data SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "zFOoY2K0FTLqG5jJ",
        "urihash" : "zFOoY2K0FTLqG5jJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716617000,
        "permanentid" : "d12034fc423010a454eeaec44ca8ebd4fac7932f1b9e34fb8e7c6175ead1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762199",
        "transactionid" : 861240,
        "title" : "Cache Line Data SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716613509136699,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 2136,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 2136,
        "sysdate" : 1648716613000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716617000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716613509136699,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "syscollection" : "default"
      },
      "Title" : "Cache Line Data SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "Excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "FirstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "document_number" : "ddi0569",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4993286",
      "sysurihash" : "GJ4UOnOxa4olSALK",
      "urihash" : "GJ4UOnOxa4olSALK",
      "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "systransactionid" : 861240,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1491594327000,
      "topparentid" : 4993286,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533688000,
      "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
      "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716618000,
      "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e909538c8052b1608762174",
      "transactionid" : 861240,
      "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "products" : [ "CoreLink AHB Flash Cache" ],
      "date" : 1648716614000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0569:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716614481372626,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 3983,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716608688,
      "syssize" : 3983,
      "sysdate" : 1648716614000,
      "haslayout" : "1",
      "topparent" : "4993286",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993286,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0569/b/?lang=en",
      "modified" : 1639141179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716614481372626,
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
  }, {
    "title" : "Cortex-A9 MPCore power domains",
    "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "excerpt" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: ... Figure 5.2 shows the power domains and where placeholders are inserted for power ...",
    "firstSentences" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: four power domains, one for each of the Cortex-A9 processors, apart from their Data Engines ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "AYzvNq6lZgKAnKmG",
        "urihash" : "AYzvNq6lZgKAnKmG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716600000,
        "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107f88295d1e18d346a2",
        "transactionid" : 861239,
        "title" : "Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716600013998289,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 2177,
        "sysdate" : 1648716600000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716600013998289,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Individual Cortex-A9 processor power management",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "excerpt" : "The execution of an SEV instruction on any processor in the multiprocessor system. ... A CP15 maintenance request broadcast by other processors. ... All debug-related state must be saved.",
      "firstSentences" : "Individual Cortex-A9 processor power management Place holders for clamps are inserted around each Cortex-A9 processor so that implementation of different power domains can be eased. It is the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "ddi0407",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471095",
          "sysurihash" : "AYzvNq6lZgKAnKmG",
          "urihash" : "AYzvNq6lZgKAnKmG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347823072000,
          "topparentid" : 3471095,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368639000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716600000,
          "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107f88295d1e18d346a2",
          "transactionid" : 861239,
          "title" : "Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648716600000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0407:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716600013998289,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2177,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716592079,
          "syssize" : 2177,
          "sysdate" : 1648716600000,
          "haslayout" : "1",
          "topparent" : "3471095",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471095,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0407/i/?lang=en",
          "modified" : 1639127708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716600013998289,
          "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Individual Cortex-A9 processor power management ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "hYrEhFWscvvcBfBO",
        "urihash" : "hYrEhFWscvvcBfBO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "A9 processor ; See Standby ; power domains ; Individual Cortex ; controller ; clamping ; state saving ; WFI instruction ; RAM blocks ; transition ; regardless",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3471095,
        "parentitem" : "5e8e107f88295d1e18d346a2",
        "concepts" : "A9 processor ; See Standby ; power domains ; Individual Cortex ; controller ; clamping ; state saving ; WFI instruction ; RAM blocks ; transition ; regardless",
        "documenttype" : "html",
        "isattachment" : "3471095",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "47dd28df667822d5ec0335b587a8e354c1b22227dff173dd37904f87fd01",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e108088295d1e18d3476b",
        "transactionid" : 861239,
        "title" : "Individual Cortex-A9 processor power management ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603976812934,
        "sysisattachment" : "3471095",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471095,
        "size" : 6322,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 6322,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603976812934,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
        "syscollection" : "default"
      },
      "Title" : "Individual Cortex-A9 processor power management",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "Excerpt" : "The execution of an SEV instruction on any processor in the multiprocessor system. ... A CP15 maintenance request broadcast by other processors. ... All debug-related state must be saved.",
      "FirstSentences" : "Individual Cortex-A9 processor power management Place holders for clamps are inserted around each Cortex-A9 processor so that implementation of different power domains can be eased. It is the ..."
    }, {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "excerpt" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. ... So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex- ...",
      "firstSentences" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex-A9 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "ddi0407",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471095",
          "sysurihash" : "AYzvNq6lZgKAnKmG",
          "urihash" : "AYzvNq6lZgKAnKmG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347823072000,
          "topparentid" : 3471095,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368639000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716600000,
          "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107f88295d1e18d346a2",
          "transactionid" : 861239,
          "title" : "Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648716600000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0407:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716600013998289,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2177,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716592079,
          "syssize" : 2177,
          "sysdate" : 1648716600000,
          "haslayout" : "1",
          "topparent" : "3471095",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471095,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0407/i/?lang=en",
          "modified" : 1639127708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716600013998289,
          "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "0TpmgÃ°GzTJvJ7D0x",
        "urihash" : "0TpmgÃ°GzTJvJ7D0x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "clock ; A9 processors ; Cortex ; timers ; Controller ; signals ; private ; rising edge ; Memory Region ; r2p0 onwards ; Three-to-one timing ; bus interfaces ; peripherals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3471095,
        "parentitem" : "5e8e107f88295d1e18d346a2",
        "concepts" : "clock ; A9 processors ; Cortex ; timers ; Controller ; signals ; private ; rising edge ; Memory Region ; r2p0 onwards ; Three-to-one timing ; bus interfaces ; peripherals",
        "documenttype" : "html",
        "isattachment" : "3471095",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716601000,
        "permanentid" : "0321d56d2712d32cbade5c115a98469b1c78b970999bb928de9fd7d4ec52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e108088295d1e18d34760",
        "transactionid" : 861239,
        "title" : "Clocks ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716601000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716601656389852,
        "sysisattachment" : "3471095",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471095,
        "size" : 1214,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 1214,
        "sysdate" : 1648716601000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716601000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716601656389852,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "Excerpt" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. ... So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex- ...",
      "FirstSentences" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex-A9 MPCore ..."
    }, {
      "title" : "Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "AYzvNq6lZgKAnKmG",
        "urihash" : "AYzvNq6lZgKAnKmG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716600000,
        "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107f88295d1e18d346a2",
        "transactionid" : 861239,
        "title" : "Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716600013998289,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 2177,
        "sysdate" : 1648716600000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716600013998289,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 122,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A9 MPCore power domains ",
      "document_number" : "ddi0407",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3471095",
      "sysurihash" : "xV5KXLSYhCFeQFkZ",
      "urihash" : "xV5KXLSYhCFeQFkZ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
      "systransactionid" : 861239,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347823072000,
      "topparentid" : 3471095,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368639000,
      "sysconcepts" : "power domains ; A9 processors ; Data Engines ; SCU ; private peripherals ; duplicated TAG ; placeholders",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3471095,
      "parentitem" : "5e8e107f88295d1e18d346a2",
      "concepts" : "power domains ; A9 processors ; Data Engines ; SCU ; private peripherals ; duplicated TAG ; placeholders",
      "documenttype" : "html",
      "isattachment" : "3471095",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716605000,
      "permanentid" : "63dc495e5bbc66643a81a856ec851d25c87d74c06c8072a7a50d9f51018f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e108088295d1e18d3476d",
      "transactionid" : 861239,
      "title" : "Cortex-A9 MPCore power domains ",
      "products" : [ "Cortex-A9" ],
      "date" : 1648716605000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0407:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716605263159458,
      "sysisattachment" : "3471095",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471095,
      "size" : 671,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716592079,
      "syssize" : 671,
      "sysdate" : 1648716605000,
      "haslayout" : "1",
      "topparent" : "3471095",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3471095,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716605000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "modified" : 1639127708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716605263159458,
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A9 MPCore power domains",
    "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "Excerpt" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: ... Figure 5.2 shows the power domains and where placeholders are inserted for power ...",
    "FirstSentences" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: four power domains, one for each of the Cortex-A9 processors, apart from their Data Engines ..."
  }, {
    "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright Â© 2019, 2020 Arm Limited (or its affiliates). ... All rights reserved. ... Arm Limited.",
    "firstSentences" : "ArmÂ® CoreLinkâ¢ AHB Cache Revision: r0p0 Technical Reference Manual Copyright Â© 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101807_0000_03_en ArmÂ® CoreLinkâ¢ AHB Cache Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "yFKglkdgk4E4Qna1",
        "urihash" : "yFKglkdgk4E4Qna1",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e20",
        "transactionid" : 861239,
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603553175175,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598658,
        "syssize" : 4357,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603553175175,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "yFKglkdgk4E4Qna1",
        "urihash" : "yFKglkdgk4E4Qna1",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e20",
        "transactionid" : 861239,
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603553175175,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598658,
        "syssize" : 4357,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603553175175,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "PMSVR3, saved value register 3 - Non-secure miss",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "excerpt" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. ... The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width ...",
      "firstSentences" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width 32 The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "document_number" : "101807",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723572",
          "sysurihash" : "yFKglkdgk4E4Qna1",
          "urihash" : "yFKglkdgk4E4Qna1",
          "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602837032000,
          "topparentid" : 3723572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603359981000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716603000,
          "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f9154edf86e16515cdc2e20",
          "transactionid" : 861239,
          "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Cache" ],
          "date" : 1648716603000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101807:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716603553175175,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4357,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716598658,
          "syssize" : 4357,
          "sysdate" : 1648716603000,
          "haslayout" : "1",
          "topparent" : "3723572",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723572,
          "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716603000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101807/0000/?lang=en",
          "modified" : 1637236595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716603553175175,
          "uri" : "https://developer.arm.com/documentation/101807/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMSVR3, saved value register 3 - Non-secure miss ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "eBqs822n6Wl40fHs",
        "urihash" : "eBqs822n6Wl40fHs",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "attachmentparentid" : 3723572,
        "parentitem" : "5f9154edf86e16515cdc2e20",
        "concepts" : "PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot",
        "documenttype" : "html",
        "isattachment" : "3723572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "ba75d52816a73330ed76186dcb4784b23527b4ef68ab81a53c39ab165b46",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e70",
        "transactionid" : 861239,
        "title" : "PMSVR3, saved value register 3 - Non-secure miss ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603499879712,
        "sysisattachment" : "3723572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723572,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598595,
        "syssize" : 537,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603499879712,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
        "syscollection" : "default"
      },
      "Title" : "PMSVR3, saved value register 3 - Non-secure miss",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "Excerpt" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. ... The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width ...",
      "FirstSentences" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width 32 The ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. ... An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "document_number" : "101807",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723572",
          "sysurihash" : "yFKglkdgk4E4Qna1",
          "urihash" : "yFKglkdgk4E4Qna1",
          "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602837032000,
          "topparentid" : 3723572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603359981000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716603000,
          "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f9154edf86e16515cdc2e20",
          "transactionid" : 861239,
          "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Cache" ],
          "date" : 1648716603000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101807:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716603553175175,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4357,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716598658,
          "syssize" : 4357,
          "sysdate" : 1648716603000,
          "haslayout" : "1",
          "topparent" : "3723572",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723572,
          "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716603000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101807/0000/?lang=en",
          "modified" : 1637236595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716603553175175,
          "uri" : "https://developer.arm.com/documentation/101807/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "LrUvQOYr8ypNHAjy",
        "urihash" : "LrUvQOYr8ypNHAjy",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Reference Manual ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "attachmentparentid" : 3723572,
        "parentitem" : "5f9154edf86e16515cdc2e20",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Reference Manual ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "3723572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "acf035be665768a30d136e7437275a7b45c7898e78650b56e282d60c5052",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e24",
        "transactionid" : 861239,
        "title" : "Feedback ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603450598450,
        "sysisattachment" : "3723572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723572,
        "size" : 855,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598626,
        "syssize" : 855,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/Preface/Feedback?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603450598450,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. ... An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
      "document_number" : "101807",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3723572",
      "sysauthor" : "ARM",
      "sysurihash" : "vwyTHp6CTZ7Z7uw8",
      "urihash" : "vwyTHp6CTZ7Z7uw8",
      "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
      "keywords" : "AHB Cache",
      "systransactionid" : 861239,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1602837032000,
      "topparentid" : 3723572,
      "numberofpages" : 130,
      "sysconcepts" : "AHB Cache ; subsections ; Write-Through ; maintenance ; quiescence requests ; maint ; signals ; APB interfaces ; clean ; automatic maintenance ; registers ; assignments ; Non-secure software ; handling ; transfers ; locked sequences",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
      "attachmentparentid" : 3723572,
      "parentitem" : "5f9154edf86e16515cdc2e20",
      "concepts" : "AHB Cache ; subsections ; Write-Through ; maintenance ; quiescence requests ; maint ; signals ; APB interfaces ; clean ; automatic maintenance ; registers ; assignments ; Non-secure software ; handling ; transfers ; locked sequences",
      "documenttype" : "pdf",
      "isattachment" : "3723572",
      "sysindexeddate" : 1648716604000,
      "permanentid" : "46dcbbadaa8cf4fec274348f5e98797ca97eeb28e311fbc6535d8be58869",
      "syslanguage" : [ "English" ],
      "itemid" : "5f9154eef86e16515cdc2eb3",
      "transactionid" : 861239,
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
      "subject" : "This book describes the functionality of the components in the ArmÂ® CoreLinkÂ AHB Cache. It also provides the programming information and the signal descriptions.",
      "date" : 1648716604000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101807:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716604508140662,
      "sysisattachment" : "3723572",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3723572,
      "size" : 895433,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716600905,
      "syssubject" : "This book describes the functionality of the components in the ArmÂ® CoreLinkÂ AHB Cache. It also provides the programming information and the signal descriptions.",
      "syssize" : 895433,
      "sysdate" : 1648716604000,
      "topparent" : "3723572",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3723572,
      "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
      "wordcount" : 1827,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716604000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716604508140662,
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright Â© 2019, 2020 Arm Limited (or its affiliates). ... All rights reserved. ... Arm Limited.",
    "FirstSentences" : "ArmÂ® CoreLinkâ¢ AHB Cache Revision: r0p0 Technical Reference Manual Copyright Â© 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101807_0000_03_en ArmÂ® CoreLinkâ¢ AHB Cache Technical ..."
  }, {
    "title" : "ARM946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Uncached transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "firstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Uncached transfers ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "mvRIQkXVKMÃ±0Ã°HWR",
        "urihash" : "mvRIQkXVKMÃ±0Ã°HWR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "f1441f82047cb2dc378db1f4b828a99a701c92f4186406cf9994446b68e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa1f",
        "transactionid" : 861236,
        "title" : "Uncached transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461663327416,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 415,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450873,
        "syssize" : 415,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461663327416,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "syscollection" : "default"
      },
      "Title" : "Uncached transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "Excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "FirstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ..."
    }, {
      "title" : "Debug clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "firstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug clocks ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "ex6v02qHWBAlWpAD",
        "urihash" : "ex6v02qHWBAlWpAD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "a08aea9d38341a5d849f36332acb83e17ebcbedb2493155d2a4b8f59b6ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa43",
        "transactionid" : 861236,
        "title" : "Debug clocks ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461649730440,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 710,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450836,
        "syssize" : 710,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461649730440,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "syscollection" : "default"
      },
      "Title" : "Debug clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "Excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "FirstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ..."
    }, {
      "title" : "Interlocked MCR",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "firstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interlocked MCR ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "9NPW9kFFdmQsTqy2",
        "urihash" : "9NPW9kFFdmQsTqy2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "4b7ecf6eac872ce3f6c8cffe295e6211c2ea3cf48a22101d6ed7d62100bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa34",
        "transactionid" : 861236,
        "title" : "Interlocked MCR ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461633706082,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 665,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450853,
        "syssize" : 665,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461633706082,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "syscollection" : "default"
      },
      "Title" : "Interlocked MCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "Excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "FirstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ..."
    } ],
    "totalNumberOfChildResults" : 178,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM946E-S Technical Reference Manual ",
      "document_number" : "ddi0201",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508291",
      "sysurihash" : "J0p2DrjJFfBkp1Wr",
      "urihash" : "J0p2DrjJFfBkp1Wr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177513723000,
      "topparentid" : 3508291,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586380515000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3ee388295d1e18d3a9c9",
      "transactionid" : 861236,
      "title" : "ARM946E-S Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0201:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461714388978,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2085,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450883,
      "syssize" : 2085,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3508291",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508291,
      "content_description" : "This document is a reference manual for the ARM946E-S processor.",
      "wordcount" : 164,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0201/d/?lang=en",
      "modified" : 1638975688000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461714388978,
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Re-arbitration occurrence",
    "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. ... The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6Ã°t0Eosz9TBz",
        "urihash" : "InjS6Ã°t0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "AHB memory port latency",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. ... When a memory request is made to the port the value of the counter is loaded.",
      "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6Ã°t0Eosz9TBz",
          "urihash" : "InjS6Ã°t0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB memory port latency ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "9uQASXwMÃ±Ã°obDYtM",
        "urihash" : "9uQASXwMÃ±Ã°obDYtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "documenttype" : "html",
        "isattachment" : "3474097",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716460000,
        "permanentid" : "29106243501b731551eedead3613e35cf60a918d44e463878f27a15f7be7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d52",
        "transactionid" : 861236,
        "title" : "AHB memory port latency ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716460000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716460277561682,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 553,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 553,
        "sysdate" : 1648716460000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716460000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716460277561682,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "syscollection" : "default"
      },
      "Title" : "AHB memory port latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. ... When a memory request is made to the port the value of the counter is loaded.",
      "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) ... Technical Reference Manual ... 1.2",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright Â© 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6Ã°t0Eosz9TBz",
          "urihash" : "InjS6Ã°t0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "lsERsu9n9ZYGqÃ°y2",
        "urihash" : "lsERsu9n9ZYGqÃ°y2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "systransactionid" : 861236,
        "copyright" : "Copyright Â© 2002-2003, 2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "numberofpages" : 142,
        "sysconcepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "documenttype" : "pdf",
        "isattachment" : "3474097",
        "sysindexeddate" : 1648716456000,
        "permanentid" : "724074aa7fbe6731c4c47d631bb2d1272810774f84760a5bdc8271b94901",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e188295d1e18d34daa",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "date" : 1648716456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716456789779693,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 768141,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716452642,
        "syssize" : 768141,
        "sysdate" : 1648716456000,
        "topparent" : "3474097",
        "author" : "ARM Limited",
        "label_version" : "r1p3",
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 1910,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716456000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716456789779693,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) ... Technical Reference Manual ... 1.2",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright Â© 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003"
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6Ã°t0Eosz9TBz",
        "urihash" : "InjS6Ã°t0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    } ],
    "totalNumberOfChildResults" : 111,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Re-arbitration occurrence ",
      "document_number" : "ddi0230",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474097",
      "sysurihash" : "Ã°BzJObCsVwkByMÃ±A",
      "urihash" : "Ã°BzJObCsVwkByMÃ±A",
      "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257379000,
      "topparentid" : 3474097,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369248000,
      "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3474097,
      "parentitem" : "5e8e12e088295d1e18d34d21",
      "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "documenttype" : "html",
      "isattachment" : "3474097",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "aba5925f4c11cfe5333cf1dcaa85c116e3a09837d7b58feb955584247807",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e12e088295d1e18d34d50",
      "transactionid" : 861236,
      "title" : "Re-arbitration occurrence ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0230:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461187850962,
      "sysisattachment" : "3474097",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474097,
      "size" : 837,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450892,
      "syssize" : 837,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3474097",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474097,
      "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "modified" : 1638976681000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461187850962,
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "syscollection" : "default"
    },
    "Title" : "Re-arbitration occurrence",
    "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. ... The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
  }, {
    "title" : "Register summary",
    "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "excerpt" : "Register summary All FPU system registers are 32-bit wide. ... Reserved register addresses are UNPREDICTABLE. ... The following table shows the Cortex-A5 FPU system registers.",
    "firstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
        "urihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "VFP register access",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. ... Op1 is the Opcode_1 value for the register.",
      "firstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
          "urihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VFP register access ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "hGc5VB01J6o6DICo",
        "urihash" : "hGc5VB01J6o6DICo",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "concepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "af9ab514ed40599aebc31c819373f68830df37b3ece3dbcc284530ccd15d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b1c",
        "transactionid" : 861235,
        "title" : "VFP register access ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383962995426,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 518,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/programmers-model/vfp-register-access?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383962995426,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "syscollection" : "default"
      },
      "Title" : "VFP register access",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "Excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. ... Op1 is the Opcode_1 value for the register.",
      "FirstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ..."
    }, {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
        "urihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. ... It contains the following sections: About the Cortex-A5 FPU. ... Applications. ... Product revisions.",
      "firstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
          "urihash" : "o4ZFd8ckÃ°8FgÃ±KNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "eGsCceaOpYÃ±SPtBb",
        "urihash" : "eGsCceaOpYÃ±SPtBb",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "f876e490cd1c9ae161f0105ac2f13d17aad8213b382c87bc2c5b654dad85",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b12",
        "transactionid" : 861235,
        "title" : "Introduction ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383830483726,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 172,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/introduction?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383830483726,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "Excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. ... It contains the following sections: About the Cortex-A5 FPU. ... Applications. ... Product revisions.",
      "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5"
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Register summary ",
      "document_number" : "100302",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815887",
      "sysurihash" : "KJoK3jqgz7t8pJjO",
      "urihash" : "KJoK3jqgz7t8pJjO",
      "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "systransactionid" : 861235,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432026205000,
      "topparentid" : 4815887,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304656000,
      "sysconcepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815887,
      "parentitem" : "5e7dd450cbfe76649ba52b0d",
      "concepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "documenttype" : "html",
      "isattachment" : "4815887",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716384000,
      "permanentid" : "9e6b8ff3f42544b8649768f79a111d767d6fe2062a2bb7ea108952efe463",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd450cbfe76649ba52b1d",
      "transactionid" : 861235,
      "title" : "Register summary ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648716383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100302:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716383991485248,
      "sysisattachment" : "4815887",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815887,
      "size" : 1101,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716379341,
      "syssize" : 1101,
      "sysdate" : 1648716383000,
      "haslayout" : "1",
      "topparent" : "4815887",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815887,
      "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716384000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100302/0001/programmers-model/register-summary?lang=en",
      "modified" : 1636124080000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716383991485248,
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "syscollection" : "default"
    },
    "Title" : "Register summary",
    "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "Excerpt" : "Register summary All FPU system registers are 32-bit wide. ... Reserved register addresses are UNPREDICTABLE. ... The following table shows the Cortex-A5 FPU system registers.",
    "FirstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ..."
  }, {
    "title" : "ARM1156T2F-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "excerpt" : "Change history First release for r0p4. ... Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "firstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright Â© 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright Â© 2005-2007 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoÃ°BaMfOcr",
        "urihash" : "Dlz5ZlvoÃ°BaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Reset modes",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "firstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoÃ°BaMfOcr",
          "urihash" : "Dlz5ZlvoÃ°BaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reset modes ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "iv34uXFGPAtNwH60",
        "urihash" : "iv34uXFGPAtNwH60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "8c87cf85f16891c2cd0aa144b868a11f55da9906c27dbcea7083d02e6149",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ff8",
        "transactionid" : 861235,
        "title" : "Reset modes ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368951439411,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 682,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 682,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368951439411,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "syscollection" : "default"
      },
      "Title" : "Reset modes",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "Excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "FirstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ..."
    }, {
      "title" : "DBGTAP reset",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. ... DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "firstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoÃ°BaMfOcr",
          "urihash" : "Dlz5ZlvoÃ°BaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DBGTAP reset ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "NrEyCC0zZhÃ±A5qTq",
        "urihash" : "NrEyCC0zZhÃ±A5qTq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "67d794000e5dc28fb67aafefa347b980618c480f70910fee656e93345d21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ffb",
        "transactionid" : 861235,
        "title" : "DBGTAP reset ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368815026621,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 463,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368815026621,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "syscollection" : "default"
      },
      "Title" : "DBGTAP reset",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "Excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. ... DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "FirstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system."
    }, {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoÃ°BaMfOcr",
        "urihash" : "Dlz5ZlvoÃ°BaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ... ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 554,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM1156T2F-S Technical Reference Manual ",
      "document_number" : "ddi0290",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488690",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1TÃ°uwPZxEnXNoPcf",
      "urihash" : "1TÃ°uwPZxEnXNoPcf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "systransactionid" : 861235,
      "copyright" : "Copyright Â© 2005-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185976792000,
      "topparentid" : 3488690,
      "numberofpages" : 740,
      "sysconcepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488690,
      "parentitem" : "5e8e275cfd977155116a5ed4",
      "concepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "documenttype" : "pdf",
      "isattachment" : "3488690",
      "sysindexeddate" : 1648716374000,
      "permanentid" : "6e11037b5143a8f53f78b2dcdb41d8c19452a88cb4278cb234cf0c43897e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2762fd977155116a6189",
      "transactionid" : 861235,
      "title" : "ARM1156T2F-S Technical Reference Manual ",
      "date" : 1648716374000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0290:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716374004884238,
      "sysisattachment" : "3488690",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488690,
      "size" : 4158898,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716348468,
      "syssize" : 4158898,
      "sysdate" : 1648716374000,
      "topparent" : "3488690",
      "author" : "ARM Limited",
      "label_version" : "r0p4",
      "systopparentid" : 3488690,
      "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
      "wordcount" : 5183,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716374000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716374004884238,
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1156T2F-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "Excerpt" : "Change history First release for r0p4. ... Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "FirstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright Â© 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright Â© 2005-2007 ARM ..."
  }, {
    "title" : "About the functions",
    "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "excerpt" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. ... ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "firstSentences" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. Figure 2.1. ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "zc3WW8icYm5xi2Ba",
        "urihash" : "zc3WW8icYm5xi2Ba",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716206000,
        "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f41",
        "transactionid" : 861232,
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716205000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716205959369828,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 1848,
        "sysdate" : 1648716205000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716206000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716205959369828,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Trace generator",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "excerpt" : "Trace generator This block generates the trace packets that are a compressed form of the execution information ... The trace packets are then passed to the FIFO. ... Trace generator Cortex-R5",
      "firstSentences" : "Trace generator This block generates the trace packets that are a compressed form of the execution information provided by the Cortex-R5 processor trace generation. The trace packets are then ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "document_number" : "ddi0469",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511998",
          "sysurihash" : "zc3WW8icYm5xi2Ba",
          "urihash" : "zc3WW8icYm5xi2Ba",
          "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "systransactionid" : 861232,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1376577410000,
          "topparentid" : 3511998,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716206000,
          "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f41",
          "transactionid" : 861232,
          "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1648716205000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0469:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716205959369828,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716190871,
          "syssize" : 1848,
          "sysdate" : 1648716205000,
          "haslayout" : "1",
          "topparent" : "3511998",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511998,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716206000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0469/b/?lang=en",
          "modified" : 1639133023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716205959369828,
          "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace generator ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "iÃ±RYfFLcRNZperoÃ°",
        "urihash" : "iÃ±RYfFLcRNZperoÃ°",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "trace packets ; execution information ; compressed form ; FIFO ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 3511998,
        "parentitem" : "5e8f10bf7100066a414f6f41",
        "concepts" : "trace packets ; execution information ; compressed form ; FIFO ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3511998",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716209000,
        "permanentid" : "87cb017272e0ac973ca099f3ec4b84d315c394e1329b9e3946ce10e95bc1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10c07100066a414f6fb0",
        "transactionid" : 861232,
        "title" : "Trace generator ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716209000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716209335625521,
        "sysisattachment" : "3511998",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511998,
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 237,
        "sysdate" : 1648716209000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716209000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716209335625521,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
        "syscollection" : "default"
      },
      "Title" : "Trace generator",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "Excerpt" : "Trace generator This block generates the trace packets that are a compressed form of the execution information ... The trace packets are then passed to the FIFO. ... Trace generator Cortex-R5",
      "FirstSentences" : "Trace generator This block generates the trace packets that are a compressed form of the execution information provided by the Cortex-R5 processor trace generation. The trace packets are then ..."
    }, {
      "title" : "Asynchronous APB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "excerpt" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the ... It provides address decoding and pipelining of the address and data to and from the ...",
      "firstSentences" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the programmable registers. It provides address decoding and pipelining of the address and data ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "document_number" : "ddi0469",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511998",
          "sysurihash" : "zc3WW8icYm5xi2Ba",
          "urihash" : "zc3WW8icYm5xi2Ba",
          "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "systransactionid" : 861232,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1376577410000,
          "topparentid" : 3511998,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716206000,
          "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f41",
          "transactionid" : 861232,
          "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1648716205000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0469:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716205959369828,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716190871,
          "syssize" : 1848,
          "sysdate" : 1648716205000,
          "haslayout" : "1",
          "topparent" : "3511998",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511998,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716206000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0469/b/?lang=en",
          "modified" : 1639133023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716205959369828,
          "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Asynchronous APB interface ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "A9YrnbCoaC75pmW3",
        "urihash" : "A9YrnbCoaC75pmW3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "clock domains ; programmable registers ; APB ; interface ; ATCLK",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 3511998,
        "parentitem" : "5e8f10bf7100066a414f6f41",
        "concepts" : "clock domains ; programmable registers ; APB ; interface ; ATCLK",
        "documenttype" : "html",
        "isattachment" : "3511998",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716208000,
        "permanentid" : "63af1514dbf40d9130cb829886c2d628a4027b5d29544624891ea90fcc2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10c07100066a414f6fb6",
        "transactionid" : 861232,
        "title" : "Asynchronous APB interface ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716208000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716208551620399,
        "sysisattachment" : "3511998",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511998,
        "size" : 456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 456,
        "sysdate" : 1648716208000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716208000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716208551620399,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
        "syscollection" : "default"
      },
      "Title" : "Asynchronous APB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "Excerpt" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the ... It provides address decoding and pipelining of the address and data to and from the ...",
      "FirstSentences" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the programmable registers. It provides address decoding and pipelining of the address and data ..."
    }, {
      "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "zc3WW8icYm5xi2Ba",
        "urihash" : "zc3WW8icYm5xi2Ba",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716206000,
        "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f41",
        "transactionid" : 861232,
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716205000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716205959369828,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 1848,
        "sysdate" : 1648716205000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716206000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716205959369828,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the functions ",
      "document_number" : "ddi0469",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511998",
      "sysurihash" : "qÃ°QLcIDNAfgxEdCs",
      "urihash" : "qÃ°QLcIDNAfgxEdCs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
      "systransactionid" : 861232,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1376577410000,
      "topparentid" : 3511998,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586434239000,
      "sysconcepts" : "clock domains ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 3511998,
      "parentitem" : "5e8f10bf7100066a414f6f41",
      "concepts" : "clock domains ; shows",
      "documenttype" : "html",
      "isattachment" : "3511998",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716209000,
      "permanentid" : "4355ed1cc5d1105b6238b4a0efafe9b4a6363cee2f6ce99363e57d7d392c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10c07100066a414f6fae",
      "transactionid" : 861232,
      "title" : "About the functions ",
      "products" : [ "Cortex-R5" ],
      "date" : 1648716209000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0469:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716209408629566,
      "sysisattachment" : "3511998",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511998,
      "size" : 172,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716190871,
      "syssize" : 172,
      "sysdate" : 1648716209000,
      "haslayout" : "1",
      "topparent" : "3511998",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511998,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716209000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0469/b/functional-description/about-the-functions?lang=en",
      "modified" : 1639133023000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716209408629566,
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
      "syscollection" : "default"
    },
    "Title" : "About the functions",
    "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "Excerpt" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. ... ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "FirstSentences" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. Figure 2.1. ETM-R5 macrocell block diagram About the functions Cortex-R5"
  }, {
    "title" : "ARM966E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
    "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "excerpt" : "Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM966E-S ... 1-2 Microprocessor block diagram ... 1-3 ... Programmerâs Model",
      "firstSentences" : "ARM966E-S (Rev 1) Technical Reference Manual Copyright Â© 2000 ARM Limited. All rights reserved. ARM DDI 0186A ii ARM966E-S Technical Reference Manual Copyright Â© 2000 ARM Limited. All rights ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "HUNAoG3zzWO8qtXi",
        "urihash" : "HUNAoG3zzWO8qtXi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
        "systransactionid" : 861231,
        "copyright" : "Copyright Â© 2000 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "numberofpages" : 190,
        "sysconcepts" : "instructions ; ARM966E ; tightly-coupled SRAMs ; core ; accesses ; registers ; SRAMs ; interfacing ; stall cycles ; AHB ; cycles ; rising edges ; program execution ; ARM9E ; coprocessors ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "instructions ; ARM966E ; tightly-coupled SRAMs ; core ; accesses ; registers ; SRAMs ; interfacing ; stall cycles ; AHB ; cycles ; rising edges ; program execution ; ARM9E ; coprocessors ; breakpoints",
        "documenttype" : "pdf",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716148000,
        "permanentid" : "b18b68e2354531f45c7145c712475915dcfec0378cc33345e5b114c41261",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385288295d1e18d3a0c9",
        "transactionid" : 861231,
        "title" : "ARM966E-S Technical Reference Manual ",
        "date" : 1648716148000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716148463340780,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 1810235,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716146158,
        "syssize" : 1810235,
        "sysdate" : 1648716148000,
        "topparent" : "3503587",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 2338,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716148000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716148463340780,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "Excerpt" : "Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM966E-S ... 1-2 Microprocessor block diagram ... 1-3 ... Programmerâs Model",
      "FirstSentences" : "ARM966E-S (Rev 1) Technical Reference Manual Copyright Â© 2000 ARM Limited. All rights reserved. ARM DDI 0186A ii ARM966E-S Technical Reference Manual Copyright Â© 2000 ARM Limited. All rights ..."
    }, {
      "title" : "Synchronizing the external coprocessor pipeline",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "excerpt" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines ... Because each instruction arrives from instruction memory (either from the I-SRAM or AHB ...",
      "firstSentences" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines which instructions it needs to execute by implementing a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronizing the external coprocessor pipeline ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysurihash" : "TanWHdyqyzUWvCBÃ±",
        "urihash" : "TanWHdyqyzUWvCBÃ±",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378832000,
        "sysconcepts" : "pipeline follower ; ARM9E ; interface ; instructions ; ARM966E ; cycle ; synchronization ; data CPDOUT ; condition codes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "pipeline follower ; ARM9E ; interface ; instructions ; ARM966E ; cycle ; synchronization ; data CPDOUT ; condition codes",
        "documenttype" : "html",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716147000,
        "permanentid" : "3c7fc0c78e97df6d739ed931ad8cfd86a8e5988663a46242c5db2cba38f2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385188295d1e18d3a05a",
        "transactionid" : 861231,
        "title" : "Synchronizing the external coprocessor pipeline ",
        "products" : [ "Arm9" ],
        "date" : 1648716147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716147705478843,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 1538,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716143428,
        "syssize" : 1538,
        "sysdate" : 1648716147000,
        "haslayout" : "1",
        "topparent" : "3503587",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 110,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "modified" : 1638975323000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716147705478843,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
        "syscollection" : "default"
      },
      "Title" : "Synchronizing the external coprocessor pipeline",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "Excerpt" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines ... Because each instruction arrives from instruction memory (either from the I-SRAM or AHB ...",
      "FirstSentences" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines which instructions it needs to execute by implementing a pipeline follower in the coprocessor."
    }, {
      "title" : "Debug communications channel status register",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "excerpt" : "Figure 8.8. ... Bits 27:2 Are reserved. ... Bit 0 Denotes whether there is new data in the communications data read register. ... Debug communications channel status register Arm9",
      "firstSentences" : "Debug communications channel status register The debug communications channel status register is read-only. It controls synchronized handshaking between the processor and the debugger. The debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug communications channel status register ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysurihash" : "uPdÃ±xkNaREhmFtml",
        "urihash" : "uPdÃ±xkNaREhmFtml",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378832000,
        "sysconcepts" : "communications data ; registers ; debugger ; instructions ; scan chain ; c0 ; p14 ; c1 ; Thumb state ; previously placed ; fixed pattern ; synchronized handshaking ; EmbeddedICE-RT",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "communications data ; registers ; debugger ; instructions ; scan chain ; c0 ; p14 ; c1 ; Thumb state ; previously placed ; fixed pattern ; synchronized handshaking ; EmbeddedICE-RT",
        "documenttype" : "html",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716147000,
        "permanentid" : "94763bc542624ea5e401d3e13c17a0468707a16ef28f0a39879afe392d6c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385188295d1e18d3a07b",
        "transactionid" : 861231,
        "title" : "Debug communications channel status register ",
        "products" : [ "Arm9" ],
        "date" : 1648716147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716147674402194,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 2095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716143413,
        "syssize" : 2095,
        "sysdate" : 1648716147000,
        "haslayout" : "1",
        "topparent" : "3503587",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "modified" : 1638975323000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716147674402194,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
        "syscollection" : "default"
      },
      "Title" : "Debug communications channel status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "Excerpt" : "Figure 8.8. ... Bits 27:2 Are reserved. ... Bit 0 Denotes whether there is new data in the communications data read register. ... Debug communications channel status register Arm9",
      "FirstSentences" : "Debug communications channel status register The debug communications channel status register is read-only. It controls synchronized handshaking between the processor and the debugger. The debug ..."
    } ],
    "totalNumberOfChildResults" : 143,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM966E-S Technical Reference Manual ",
      "document_number" : "ddi0186",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503587",
      "sysurihash" : "VLe23twafb7PUmuS",
      "urihash" : "VLe23twafb7PUmuS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
      "systransactionid" : 861231,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185383388000,
      "topparentid" : 3503587,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378832000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "sysindexeddate" : 1648716148000,
      "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e385088295d1e18d3a018",
      "transactionid" : 861231,
      "title" : "ARM966E-S Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648716148000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0186:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716148757086622,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716143444,
      "syssize" : 1788,
      "sysdate" : 1648716148000,
      "haslayout" : "1",
      "topparent" : "3503587",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503587,
      "content_description" : "This document is a reference manual for the ARM966E-S.",
      "wordcount" : 138,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716148000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0186/a/?lang=en",
      "modified" : 1638975323000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716148757086622,
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM966E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
    "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension",
    "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "excerpt" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the ... The ARMv8 architecture eliminates the concept of version numbers for Advanced SIMD and ...",
    "firstSentences" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the Advanced SIMD and Scalar Floating-point instructions in the A64 instruction set, and the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "M0bF6ZnxASlcT7rF",
        "urihash" : "M0bF6ZnxASlcT7rF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715829000,
        "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907925c8052b1608761550",
        "transactionid" : 861224,
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715829553194685,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 2130,
        "sysdate" : 1648715829000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715829553194685,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Floating-point support",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "excerpt" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support ... Implements all scalar operations in hardware, with support for all combinations of: ... Flush-to-zero.",
      "firstSentences" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support floating-point exception trapping. Implements all scalar operations in hardware, with support for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "document_number" : "ddi0502",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990471",
          "sysurihash" : "M0bF6ZnxASlcT7rF",
          "urihash" : "M0bF6ZnxASlcT7rF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460554127000,
          "topparentid" : 4990471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526501000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715829000,
          "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907925c8052b1608761550",
          "transactionid" : 861224,
          "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1648715829000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0502:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715829553194685,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2130,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715775291,
          "syssize" : 2130,
          "sysdate" : 1648715829000,
          "haslayout" : "1",
          "topparent" : "4990471",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990471,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715829000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0502/g/?lang=en",
          "modified" : 1639138535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715829553194685,
          "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Floating-point support ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "CPkHcEq0yiUfCuXJ",
        "urihash" : "CPkHcEq0yiUfCuXJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "sysconcepts" : "Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4990471,
        "parentitem" : "5e907925c8052b1608761550",
        "concepts" : "Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "documenttype" : "html",
        "isattachment" : "4990471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715835000,
        "permanentid" : "b1dc59a6f6cf0d69c67859d6367e1dff582cca05d4898fd8595b3a4c72e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907926c8052b160876156e",
        "transactionid" : 861224,
        "title" : "Floating-point support ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715835007679976,
        "sysisattachment" : "4990471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990471,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 303,
        "sysdate" : 1648715835000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/introduction/floating-point-support?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715835007679976,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "Floating-point support",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "Excerpt" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support ... Implements all scalar operations in hardware, with support for all combinations of: ... Flush-to-zero.",
      "FirstSentences" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support floating-point exception trapping. Implements all scalar operations in hardware, with support for all ..."
    }, {
      "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "M0bF6ZnxASlcT7rF",
        "urihash" : "M0bF6ZnxASlcT7rF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715829000,
        "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907925c8052b1608761550",
        "transactionid" : 861224,
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715829553194685,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 2130,
        "sysdate" : 1648715829000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715829553194685,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "excerpt" : "Chapter 1. ... Introduction This chapter introduces the optional Advanced SIMD and Floating-point ... It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ...",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the optional Advanced SIMD and Floating-point Extension. It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "document_number" : "ddi0502",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990471",
          "sysurihash" : "M0bF6ZnxASlcT7rF",
          "urihash" : "M0bF6ZnxASlcT7rF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460554127000,
          "topparentid" : 4990471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526501000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715829000,
          "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907925c8052b1608761550",
          "transactionid" : 861224,
          "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1648715829000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0502:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715829553194685,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2130,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715775291,
          "syssize" : 2130,
          "sysdate" : 1648715829000,
          "haslayout" : "1",
          "topparent" : "4990471",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990471,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715829000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0502/g/?lang=en",
          "modified" : 1639138535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715829553194685,
          "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "xDlRqahhSsgxUMmÃ±",
        "urihash" : "xDlRqahhSsgxUMmÃ±",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4990471,
        "parentitem" : "5e907925c8052b1608761550",
        "documenttype" : "html",
        "isattachment" : "4990471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715829000,
        "permanentid" : "0acdd2360dfc404ec6d96b0e4946749738f12096ae20c226af7409eedcf7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907926c8052b160876156a",
        "transactionid" : 861224,
        "title" : "Introduction ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715829505934993,
        "sysisattachment" : "4990471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990471,
        "size" : 253,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 253,
        "sysdate" : 1648715829000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/introduction?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715829505934993,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "Excerpt" : "Chapter 1. ... Introduction This chapter introduces the optional Advanced SIMD and Floating-point ... It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ...",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the optional Advanced SIMD and Floating-point Extension. It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ..."
    } ],
    "totalNumberOfChildResults" : 30,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension ",
      "document_number" : "ddi0502",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990471",
      "sysurihash" : "nycoqOvWGKnc63NO",
      "urihash" : "nycoqOvWGKnc63NO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
      "systransactionid" : 861224,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460554127000,
      "topparentid" : 4990471,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526501000,
      "sysconcepts" : "Advanced SIMD ; Floating-point Extension ; instructions ; execution state ; ARMv8 architecture ; A32",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
      "attachmentparentid" : 4990471,
      "parentitem" : "5e907925c8052b1608761550",
      "concepts" : "Advanced SIMD ; Floating-point Extension ; instructions ; execution state ; ARMv8 architecture ; A32",
      "documenttype" : "html",
      "isattachment" : "4990471",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715838000,
      "permanentid" : "e4d9daea05d3120c0c7c4ba42dc84fa851ad3f0ff7b762cc5031eec5deae",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907926c8052b160876156c",
      "transactionid" : 861224,
      "title" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension ",
      "products" : [ "Cortex-A53" ],
      "date" : 1648715838000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0502:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715838524792576,
      "sysisattachment" : "4990471",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990471,
      "size" : 471,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715775291,
      "syssize" : 471,
      "sysdate" : 1648715838000,
      "haslayout" : "1",
      "topparent" : "4990471",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4990471,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
      "wordcount" : 33,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715838000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
      "modified" : 1639138535000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715838524792576,
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
      "syscollection" : "default"
    },
    "Title" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension",
    "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "Excerpt" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the ... The ARMv8 architecture eliminates the concept of version numbers for Advanced SIMD and ...",
    "FirstSentences" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the Advanced SIMD and Scalar Floating-point instructions in the A64 instruction set, and the ..."
  }, {
    "title" : "ARM926EJ-S Development Chip Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "excerpt" : "However, there is no guarantee that interference will not occur in a particular ... Note ... All rights reserved. ... iii ... iv ... Copyright Â© 2004, 2006 ARM Limited. ... About this document",
    "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright Â© 2004, 2006 ARM Limited. All rights reserved. ARM DDI 0287B ii ARM926EJ-S Development Chip Reference Manual Copyright Â© 2004, 2006 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM926EJ-S Development Chip Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "4FG1euUbWiuWhY83",
        "urihash" : "4FG1euUbWiuWhY83",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263e88295d1e18d37acb",
        "transactionid" : 861224,
        "title" : "ARM926EJ-S Development Chip Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822121007234,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742500,
        "syssize" : 3044,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822121007234,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Development Chip Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "ARM926EJ-S Development Chip Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "4FG1euUbWiuWhY83",
        "urihash" : "4FG1euUbWiuWhY83",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263e88295d1e18d37acb",
        "transactionid" : 861224,
        "title" : "ARM926EJ-S Development Chip Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822121007234,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742500,
        "syssize" : 3044,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822121007234,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Development Chip Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "Full-compliance mode",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "excerpt" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot ... The operations requiring support code are: Any CDP operation involving a subnormal ...",
      "firstSentences" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot be processed according to the IEEE 754 standard use support code for assistance. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Development Chip Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
          "document_number" : "ddi0287",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490542",
          "sysurihash" : "4FG1euUbWiuWhY83",
          "urihash" : "4FG1euUbWiuWhY83",
          "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180626487000,
          "topparentid" : 3490542,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374206000,
          "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715822000,
          "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263e88295d1e18d37acb",
          "transactionid" : 861224,
          "title" : "ARM926EJ-S Development Chip Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715822000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0287:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715822121007234,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3044,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715742500,
          "syssize" : 3044,
          "sysdate" : 1648715822000,
          "haslayout" : "1",
          "topparent" : "3490542",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490542,
          "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
          "wordcount" : 235,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715822000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0287/b/?lang=en",
          "modified" : 1638978300000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715822121007234,
          "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Development Chip Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Full-compliance mode ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "yIe9XFÃ±n6HZXvALÃ±",
        "urihash" : "yIe9XFÃ±n6HZXvALÃ±",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "Flush-to-Zero mode ; support code ; trap handler ; register ; determines ; float-to-integer conversion ; underflow condition ; subnormal input",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3490542,
        "parentitem" : "5e8e263e88295d1e18d37acb",
        "concepts" : "Flush-to-Zero mode ; support code ; trap handler ; register ; determines ; float-to-integer conversion ; underflow condition ; subnormal input",
        "documenttype" : "html",
        "isattachment" : "3490542",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "432f0a46c9b52b012fec90373478af3255d8d9048a67f62552ed33929a17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e264088295d1e18d37c83",
        "transactionid" : 861224,
        "title" : "Full-compliance mode ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822117375004,
        "sysisattachment" : "3490542",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490542,
        "size" : 1667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742451,
        "syssize" : 1667,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822117375004,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
        "syscollection" : "default"
      },
      "Title" : "Full-compliance mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "Excerpt" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot ... The operations requiring support code are: Any CDP operation involving a subnormal ...",
      "FirstSentences" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot be processed according to the IEEE 754 standard use support code for assistance. The ..."
    }, {
      "title" : "Synchronous Serial Port (SSP)",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "excerpt" : "Chapter 14. ... Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development ... It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "firstSentences" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development chip. It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Development Chip Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
          "document_number" : "ddi0287",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490542",
          "sysurihash" : "4FG1euUbWiuWhY83",
          "urihash" : "4FG1euUbWiuWhY83",
          "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180626487000,
          "topparentid" : 3490542,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374206000,
          "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715822000,
          "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263e88295d1e18d37acb",
          "transactionid" : 861224,
          "title" : "ARM926EJ-S Development Chip Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715822000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0287:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715822121007234,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3044,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715742500,
          "syssize" : 3044,
          "sysdate" : 1648715822000,
          "haslayout" : "1",
          "topparent" : "3490542",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490542,
          "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
          "wordcount" : 235,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715822000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0287/b/?lang=en",
          "modified" : 1638978300000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715822121007234,
          "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Development Chip Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous Serial Port (SSP) ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "quTX5No10OmJ2EGp",
        "urihash" : "quTX5No10OmJ2EGp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3490542,
        "parentitem" : "5e8e263e88295d1e18d37acb",
        "documenttype" : "html",
        "isattachment" : "3490542",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "8cd085b729fab898e0fa929f156d21277870ceaf9b75cb8cf24a8429faba",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e264088295d1e18d37c41",
        "transactionid" : 861224,
        "title" : "Synchronous Serial Port (SSP) ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822112929172,
        "sysisattachment" : "3490542",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490542,
        "size" : 258,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742402,
        "syssize" : 258,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822112929172,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
        "syscollection" : "default"
      },
      "Title" : "Synchronous Serial Port (SSP)",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "Excerpt" : "Chapter 14. ... Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development ... It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "FirstSentences" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development chip. It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ..."
    } ],
    "totalNumberOfChildResults" : 218,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
      "document_number" : "ddi0287",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490542",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V35Ã°JswYIlwRPqeG",
      "urihash" : "V35Ã°JswYIlwRPqeG",
      "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
      "systransactionid" : 861224,
      "copyright" : "Copyright Â© 2004, 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180626487000,
      "topparentid" : 3490542,
      "numberofpages" : 332,
      "sysconcepts" : "development chip ; configurations ; controller ; peripherals ; signals ; counters ; registers ; system controller ; ARM926EJ ; frequencies ; bursts ; AHB ; memory ; applications ; wait states ; track DBGACK",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3490542,
      "parentitem" : "5e8e263e88295d1e18d37acb",
      "concepts" : "development chip ; configurations ; controller ; peripherals ; signals ; counters ; registers ; system controller ; ARM926EJ ; frequencies ; bursts ; AHB ; memory ; applications ; wait states ; track DBGACK",
      "documenttype" : "pdf",
      "isattachment" : "3490542",
      "sysindexeddate" : 1648715825000,
      "permanentid" : "2e655df91b34be97cce569c37f59e13609d0f57691c4475b30eeca11c862",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e264188295d1e18d37d3f",
      "transactionid" : 861224,
      "title" : "ARM926EJ-S Development Chip Reference Manual ",
      "date" : 1648715825000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0287:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715825365116053,
      "sysisattachment" : "3490542",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490542,
      "size" : 2396988,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715745586,
      "syssize" : 2396988,
      "sysdate" : 1648715825000,
      "topparent" : "3490542",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3490542,
      "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
      "wordcount" : 4645,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715825000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715825365116053,
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM926EJ-S Development Chip Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "Excerpt" : "However, there is no guarantee that interference will not occur in a particular ... Note ... All rights reserved. ... iii ... iv ... Copyright Â© 2004, 2006 ARM Limited. ... About this document",
    "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright Â© 2004, 2006 ARM Limited. All rights reserved. ARM DDI 0287B ii ARM926EJ-S Development Chip Reference Manual Copyright Â© 2004, 2006 ARM Limited."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "excerpt" : "Accept Q-channel requests when there is no incoming transfer. ... 1 1 0 Generate Error response for incoming transfers. ... AHB5 access control gate Functional description CoreLink SIE-200",
    "firstSentences" : "Functional description The AHB5 Access Control Gate (ACG) IP component can be placed on a clock or power domain boundary to pass or block AHB5 transfers whenever the receiving side of the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "BS6yDDxYMVY0lgDC",
        "urihash" : "BS6yDDxYMVY0lgDC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90990f8259fe2368e2b57e",
        "transactionid" : 861310,
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093441183440,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088307,
        "syssize" : 4272,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093441183440,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "BS6yDDxYMVY0lgDC",
        "urihash" : "BS6yDDxYMVY0lgDC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90990f8259fe2368e2b57e",
        "transactionid" : 861310,
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093441183440,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088307,
        "syssize" : 4272,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093441183440,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "excerpt" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to ... It performs read and write operations with zero wait states. ... Figure 2.15.",
      "firstSentences" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to attach to an AHB5 interface. It performs read and write operations with zero wait states.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "document_number" : "ddi0571",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992561",
          "sysurihash" : "BS6yDDxYMVY0lgDC",
          "urihash" : "BS6yDDxYMVY0lgDC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1497728443000,
          "topparentid" : 4992561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586534671000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720093000,
          "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90990f8259fe2368e2b57e",
          "transactionid" : 861310,
          "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-200" ],
          "date" : 1648720093000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0571:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720093441183440,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720088307,
          "syssize" : 4272,
          "sysdate" : 1648720093000,
          "haslayout" : "1",
          "topparent" : "4992561",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992561,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0571/g/?lang=en",
          "modified" : 1639141401000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720093441183440,
          "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "5ibCYW0iooV7xRyM",
        "urihash" : "5ibCYW0iooV7xRyM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "wait states ; interface module ; formats ; invariant ; endianness parameter ; synchronous RAM ; memory ; idle ; Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "attachmentparentid" : 4992561,
        "parentitem" : "5e90990f8259fe2368e2b57e",
        "concepts" : "wait states ; interface module ; formats ; invariant ; endianness parameter ; synchronous RAM ; memory ; idle ; Functional",
        "documenttype" : "html",
        "isattachment" : "4992561",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7821193bbc91e9d9304018969f00a62e9777e247e8351659b533bf002934",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9099108259fe2368e2b61a",
        "transactionid" : 861310,
        "title" : "Functional description ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093417536058,
        "sysisattachment" : "4992561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992561,
        "size" : 857,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088216,
        "syssize" : 857,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093417536058,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "Excerpt" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to ... It performs read and write operations with zero wait states. ... Figure 2.15.",
      "FirstSentences" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to attach to an AHB5 interface. It performs read and write operations with zero wait states."
    }, {
      "title" : "AHB5 bus properties",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "excerpt" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. ... AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_ ...",
      "firstSentences" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_Transfers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "document_number" : "ddi0571",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992561",
          "sysurihash" : "BS6yDDxYMVY0lgDC",
          "urihash" : "BS6yDDxYMVY0lgDC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1497728443000,
          "topparentid" : 4992561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586534671000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720093000,
          "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90990f8259fe2368e2b57e",
          "transactionid" : 861310,
          "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-200" ],
          "date" : 1648720093000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0571:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720093441183440,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720088307,
          "syssize" : 4272,
          "sysdate" : 1648720093000,
          "haslayout" : "1",
          "topparent" : "4992561",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992561,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0571/g/?lang=en",
          "modified" : 1639141401000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720093441183440,
          "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB5 bus properties ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "7uÃ±VEÃ±OJ8B5DkhÃ±X",
        "urihash" : "7uÃ±VEÃ±OJ8B5DkhÃ±X",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "AHB5 ; wrapper model",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "attachmentparentid" : 4992561,
        "parentitem" : "5e90990f8259fe2368e2b57e",
        "concepts" : "AHB5 ; wrapper model",
        "documenttype" : "html",
        "isattachment" : "4992561",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "9c9c186a00d782787577ec634ec09cff989bc7e0fea6957ef914226d417b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9099118259fe2368e2b750",
        "transactionid" : 861310,
        "title" : "AHB5 bus properties ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093380002805,
        "sysisattachment" : "4992561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992561,
        "size" : 493,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088186,
        "syssize" : 493,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093380002805,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
        "syscollection" : "default"
      },
      "Title" : "AHB5 bus properties",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "Excerpt" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. ... AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_ ...",
      "FirstSentences" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_Transfers ..."
    } ],
    "totalNumberOfChildResults" : 113,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0571",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992561",
      "sysurihash" : "06QM9Tg9q883veur",
      "urihash" : "06QM9Tg9q883veur",
      "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1497728443000,
      "topparentid" : 4992561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586534671000,
      "sysconcepts" : "power domains ; transfers ; ACG ; responses ; clock ; controllers ; requests ; wake-up sequence ; explicitly asked ; IP component ; mode of operation ; Optionally ; transaction ; Functional",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
      "attachmentparentid" : 4992561,
      "parentitem" : "5e90990f8259fe2368e2b57e",
      "concepts" : "power domains ; transfers ; ACG ; responses ; clock ; controllers ; requests ; wake-up sequence ; explicitly asked ; IP component ; mode of operation ; Optionally ; transaction ; Functional",
      "documenttype" : "html",
      "isattachment" : "4992561",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720094000,
      "permanentid" : "a0632c6e0b2e2f037e17b04a90ed4a646571996d63211a03fd2ee5e2ab93",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9099108259fe2368e2b631",
      "transactionid" : 861310,
      "title" : "Functional description ",
      "products" : [ "CoreLink SIE-200" ],
      "date" : 1648720094000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0571:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720094617829409,
      "sysisattachment" : "4992561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4992561,
      "size" : 2052,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720088307,
      "syssize" : 2052,
      "sysdate" : 1648720094000,
      "haslayout" : "1",
      "topparent" : "4992561",
      "label_version" : "r3p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992561,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720094000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "modified" : 1639141401000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720094617829409,
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "Excerpt" : "Accept Q-channel requests when there is no incoming transfer. ... 1 1 0 Generate Error response for incoming transfers. ... AHB5 access control gate Functional description CoreLink SIE-200",
    "FirstSentences" : "Functional description The AHB5 Access Control Gate (ACG) IP component can be placed on a clock or power domain boundary to pass or block AHB5 transfers whenever the receiving side of the ..."
  }, {
    "title" : "Peripheral-to-memory transaction under SMDMAC flow control",
    "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "excerpt" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising ... Figure B.1. ... Peripheral-to-memory transaction comprising bursts For transactions comprising single ...",
    "firstSentences" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.1 shows. Figure B.1. Peripheral-to-memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "0XY4tKJGbUtkBcXi",
        "urihash" : "0XY4tKJGbUtkBcXi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720089000,
        "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3acee",
        "transactionid" : 861310,
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720089000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720089298305610,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 2094,
        "sysdate" : 1648720089000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720089298305610,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Memory-to-peripheral transaction under SMDMAC flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "excerpt" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising ... Figure B.4. ... Memory-to-peripheral transaction comprising bursts For transactions comprising single ...",
      "firstSentences" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.4 shows. Figure B.4. Memory-to-peripheral ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory-to-peripheral transaction under SMDMAC flow control ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "o6KPÃ°e6aWjYÃ°pQAJ",
        "urihash" : "o6KPÃ°e6aWjYÃ°pQAJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "transactions comprising ; request signal ; shows ; DMA controller ; amount of data ; transfers ; SMDMAC flow",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "transactions comprising ; request signal ; shows ; DMA controller ; amount of data ; transfers ; SMDMAC flow",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720092000,
        "permanentid" : "facbca6b46f3963494066293ad6ae9c3f77073ddcf49b2493543d0b13811",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad55",
        "transactionid" : 861310,
        "title" : "Memory-to-peripheral transaction under SMDMAC flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720092000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720092730002207,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 1132,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 1132,
        "sysdate" : 1648720092000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720092000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720092730002207,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
        "syscollection" : "default"
      },
      "Title" : "Memory-to-peripheral transaction under SMDMAC flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "Excerpt" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising ... Figure B.4. ... Memory-to-peripheral transaction comprising bursts For transactions comprising single ...",
      "FirstSentences" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.4 shows. Figure B.4. Memory-to-peripheral ..."
    }, {
      "title" : "DMA response signals",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "excerpt" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA ... You can also use the response signals to indicate whether a complete packet has been ...",
      "firstSentences" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA request signal has completed. You can also use the response signals to indicate whether a complete ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMA response signals ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "Yq5u6xEvUlOSG54c",
        "urihash" : "Yq5u6xEvUlOSG54c",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "DMA response ; signals ; terminal count ; peripherals ; complete ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "DMA response ; signals ; terminal count ; peripherals ; complete ; connection",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720090000,
        "permanentid" : "b9640d9b217fae121edb12ffa4392dae5de31544d0c93ac05c9a3d18ad47",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad51",
        "transactionid" : 861310,
        "title" : "DMA response signals ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720090000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720090390262894,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 667,
        "sysdate" : 1648720090000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720090390262894,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
        "syscollection" : "default"
      },
      "Title" : "DMA response signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "Excerpt" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA ... You can also use the response signals to indicate whether a complete packet has been ...",
      "FirstSentences" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA request signal has completed. You can also use the response signals to indicate whether a complete ..."
    }, {
      "title" : "Flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. ... The flow controller is usually the SMDMAC, where software programs the packet length ...",
      "firstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length before the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. ... PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Flow control ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "zN5sTZOyHatBVli9",
        "urihash" : "zN5sTZOyHatBVli9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "flow controller ; DMA channel ; peripherals ; packet ; request ; goes active ; transaction ; unknown",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "flow controller ; DMA channel ; peripherals ; packet ; request ; goes active ; transaction ; unknown",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720090000,
        "permanentid" : "c3567f8e810cb1cf2016d2f61e04f20107248f656b24a786b9e327fcab87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad52",
        "transactionid" : 861310,
        "title" : "Flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720090000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720090353624712,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 1045,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 1045,
        "sysdate" : 1648720090000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/flow-control?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720090353624712,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
        "syscollection" : "default"
      },
      "Title" : "Flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "Excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. ... The flow controller is usually the SMDMAC, where software programs the packet length ...",
      "FirstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length before the ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Peripheral-to-memory transaction under SMDMAC flow control ",
      "document_number" : "ddi0218",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510910",
      "sysurihash" : "lapCdvmMDÃ°LJAnsE",
      "urihash" : "lapCdvmMDÃ°LJAnsE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158260434000,
      "topparentid" : 3510910,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382486000,
      "sysconcepts" : "transactions comprising ; request signals ; bursts ; shows ; amount of data ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3510910,
      "parentitem" : "5e8e469688295d1e18d3acee",
      "concepts" : "transactions comprising ; request signals ; bursts ; shows ; amount of data ; transfers",
      "documenttype" : "html",
      "isattachment" : "3510910",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720092000,
      "permanentid" : "5651cfa3ce4f74b4e97b824ea50e267116f8b69f75f5c7acbc0da52766b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e469688295d1e18d3ad54",
      "transactionid" : 861310,
      "title" : "Peripheral-to-memory transaction under SMDMAC flow control ",
      "products" : [ "DMA Controller" ],
      "date" : 1648720092000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0218:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720092806522254,
      "sysisattachment" : "3510910",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510910,
      "size" : 1046,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720083439,
      "syssize" : 1046,
      "sysdate" : 1648720092000,
      "haslayout" : "1",
      "topparent" : "3510910",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3510910,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720092000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "modified" : 1645014235000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720092806522254,
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
      "syscollection" : "default"
    },
    "Title" : "Peripheral-to-memory transaction under SMDMAC flow control",
    "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "Excerpt" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising ... Figure B.1. ... Peripheral-to-memory transaction comprising bursts For transactions comprising single ...",
    "FirstSentences" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.1 shows. Figure B.1. Peripheral-to-memory ..."
  }, {
    "title" : "AXI responses",
    "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "excerpt" : "AXI responses The STM gives an OKAY response for all transfers. ... The trace output indicates error conditions during STM operation, such as dropped ... AXI responses CoreSight STM-500",
    "firstSentences" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped requests. AXI responses CoreSight STM-500",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
      "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "C3xZvsQ2JxPCo3n9",
        "urihash" : "C3xZvsQ2JxPCo3n9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715732000,
        "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed60daa596235e81f47",
        "transactionid" : 861222,
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715732000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715732751037845,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1919,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 1919,
        "sysdate" : 1648715732000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715732000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715732751037845,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "syscollection" : "default"
      },
      "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
      "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Invariant-timing packets and overflow",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "excerpt" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port ... If there is not enough space for the generated packet in the STM buffer, the STM ...",
      "firstSentences" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port location on the software stimulus interface, the STM immediately accepts the access, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invariant-timing packets and overflow ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "JSOaadt6taSeSdNO",
        "urihash" : "JSOaadt6taSeSdNO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
        "systransactionid" : 861223,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "MERR packet ; buffers ; regardless ; stimulus ; invariant-timing ; master ID ; discarded transactions ; invariant timing ; trace output ; port location",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "MERR packet ; buffers ; regardless ; stimulus ; invariant-timing ; master ID ; discarded transactions ; invariant timing ; trace output ; port location",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715766000,
        "permanentid" : "567b85c0133e0893d1cd0fa524c522d1ce6ebf4f95d6742d1ac3a935076a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed70daa596235e81f77",
        "transactionid" : 861223,
        "title" : "Invariant-timing packets and overflow ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715766409812258,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 1055,
        "sysdate" : 1648715766000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715766409812258,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
        "syscollection" : "default"
      },
      "Title" : "Invariant-timing packets and overflow",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "Excerpt" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port ... If there is not enough space for the generated packet in the STM buffer, the STM ...",
      "FirstSentences" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port location on the software stimulus interface, the STM immediately accepts the access, ..."
    }, {
      "title" : "Override using auto-flush",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "excerpt" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits ... To override this behavior, program the STMAUXCR.FIFOAF bit with 0b1, which enables ...",
      "firstSentences" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits, without waiting for sufficient data to complete a 64-bit transaction. To override this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Override using auto-flush ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "gDGAuhSWyrÃ°ILRgc",
        "urihash" : "gDGAuhSWyrÃ°ILRgc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "ATB transactions ; auto-flush ; FIFOs ; packets ; nibbles ; entries empty ; alignment",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "ATB transactions ; auto-flush ; FIFOs ; packets ; nibbles ; entries empty ; alignment",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715737000,
        "permanentid" : "f67b36f08335b8a0b0361ac899f2363bd9aad64505587ffc7c0f49bfbf36",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed70daa596235e81f7f",
        "transactionid" : 861222,
        "title" : "Override using auto-flush ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715737244129653,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 919,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 919,
        "sysdate" : 1648715737000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715737244129653,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "syscollection" : "default"
      },
      "Title" : "Override using auto-flush",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "Excerpt" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits ... To override this behavior, program the STMAUXCR.FIFOAF bit with 0b1, which enables ...",
      "FirstSentences" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits, without waiting for sufficient data to complete a 64-bit transaction. To override this ..."
    }, {
      "title" : "Clocking and resets",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock. ... Clocking and resets CoreSight STM-500",
      "firstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock. Resets. Clocking and resets CoreSight STM-500",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking and resets ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "bgTJpoykXMqsbaew",
        "urihash" : "bgTJpoykXMqsbaew",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "clock",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715736000,
        "permanentid" : "0175fae58b58ddbaa491f2e7a900c79d7d42bc981ddc2161c4c37ae17624",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed60daa596235e81f66",
        "transactionid" : 861222,
        "title" : "Clocking and resets ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715736000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715736612904286,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 130,
        "sysdate" : 1648715736000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715736000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715736612904286,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
        "syscollection" : "default"
      },
      "Title" : "Clocking and resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "Excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock. ... Clocking and resets CoreSight STM-500",
      "FirstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock. Resets. Clocking and resets CoreSight STM-500"
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI responses ",
      "document_number" : "ddi0528",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524868",
      "sysurihash" : "113Ã±AvhXLhPaLWc4",
      "urihash" : "113Ã±AvhXLhPaLWc4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
      "systransactionid" : 861223,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1403688147000,
      "topparentid" : 3524868,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594912470000,
      "sysconcepts" : "responses ; dropped requests ; error conditions ; trace output ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
      "attachmentparentid" : 3524868,
      "parentitem" : "5f106ed60daa596235e81f47",
      "concepts" : "responses ; dropped requests ; error conditions ; trace output ; transfers",
      "documenttype" : "html",
      "isattachment" : "3524868",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715771000,
      "permanentid" : "c582e1afb3d4931661a27b1cd188984c8aa601a083e9865ee55f4186270b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f106ed70daa596235e81f72",
      "transactionid" : 861223,
      "title" : "AXI responses ",
      "products" : [ "CoreSight STM-500" ],
      "date" : 1648715771000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0528:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715771763640181,
      "sysisattachment" : "3524868",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3524868,
      "size" : 187,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715681674,
      "syssize" : 187,
      "sysdate" : 1648715771000,
      "haslayout" : "1",
      "topparent" : "3524868",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524868,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715771000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "modified" : 1639139326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715771763640181,
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
      "syscollection" : "default"
    },
    "Title" : "AXI responses",
    "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "Excerpt" : "AXI responses The STM gives an OKAY response for all transfers. ... The trace output indicates error conditions during STM operation, such as dropped ... AXI responses CoreSight STM-500",
    "FirstSentences" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped requests. AXI responses CoreSight STM-500"
  }, {
    "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
    "uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARMÂ® CoreLinkâ¢ NIC-450 Network Interconnect Revision: r0p0 Technical Overview Copyright Â© 2016 ARM Limited or its affiliates. All rights reserved. ARM 100459_0000_01_en ARMÂ® CoreLinkâ¢ NIC-450 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "v9NI3QAl1nPfXgwk",
        "urihash" : "v9NI3QAl1nPfXgwk",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715668000,
        "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5805",
        "transactionid" : 861220,
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1648715668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715668508470156,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4176,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715666954,
        "syssize" : 4176,
        "sysdate" : 1648715668000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "wordcount" : 277,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715668508470156,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "v9NI3QAl1nPfXgwk",
        "urihash" : "v9NI3QAl1nPfXgwk",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715668000,
        "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5805",
        "transactionid" : 861220,
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1648715668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715668508470156,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4176,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715666954,
        "syssize" : 4176,
        "sysdate" : 1648715668000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "wordcount" : 277,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715668508470156,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "ADB-400 key features",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "excerpt" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features ... You can use the ADB-400 AMBA Domain Bridge as two different types of bridges: A ... A clock bridge.",
      "firstSentences" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features depending on how it is being utilized. You can use the ADB-400 AMBA Domain Bridge as two different types of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "document_number" : "100459",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454624",
          "sysurihash" : "v9NI3QAl1nPfXgwk",
          "urihash" : "v9NI3QAl1nPfXgwk",
          "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1487074891000,
          "topparentid" : 3454624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585324899000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715668000,
          "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2363b471823cb9de5805",
          "transactionid" : 861220,
          "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "products" : [ "CoreLink NIC-450" ],
          "date" : 1648715668000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100459:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715668508470156,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4176,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715666954,
          "syssize" : 4176,
          "sysdate" : 1648715668000,
          "haslayout" : "1",
          "topparent" : "3454624",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454624,
          "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
          "wordcount" : 277,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715668000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100459/0000/?lang=en",
          "modified" : 1636367233000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715668508470156,
          "uri" : "https://developer.arm.com/documentation/100459/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ADB-400 key features ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "W2XfbpVnBYL45vow",
        "urihash" : "W2XfbpVnBYL45vow",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
        "systransactionid" : 785786,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "ADB ; synchronizers ; Presence ; powerdown functionality ; output registers ; FIFO depths ; Address widths ; AXI4",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "attachmentparentid" : 3454624,
        "parentitem" : "5e7e2363b471823cb9de5805",
        "concepts" : "ADB ; synchronizers ; Presence ; powerdown functionality ; output registers ; FIFO depths ; Address widths ; AXI4",
        "documenttype" : "html",
        "isattachment" : "3454624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644607070000,
        "permanentid" : "0d080ba09fed27e4913984a595683c60527eae1d457c82f94f7acda7070d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5819",
        "transactionid" : 785786,
        "title" : "ADB-400 key features ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1644607070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644607070201061670,
        "sysisattachment" : "3454624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454624,
        "size" : 1015,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644607063522,
        "syssize" : 1015,
        "sysdate" : 1644607070000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644607070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644607070201061670,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
        "syscollection" : "default"
      },
      "Title" : "ADB-400 key features",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "Excerpt" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features ... You can use the ADB-400 AMBA Domain Bridge as two different types of bridges: A ... A clock bridge.",
      "FirstSentences" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features depending on how it is being utilized. You can use the ADB-400 AMBA Domain Bridge as two different types of ..."
    }, {
      "title" : "About the CoreLink NIC-450 Network Interconnect",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "excerpt" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library ... The CoreLink NIC-450 Network Interconnect is a bundle of key interconnect IP that ...",
      "firstSentences" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library of highly configurable and multi-power domain tools. The CoreLink NIC-450 Network ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "document_number" : "100459",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454624",
          "sysurihash" : "v9NI3QAl1nPfXgwk",
          "urihash" : "v9NI3QAl1nPfXgwk",
          "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1487074891000,
          "topparentid" : 3454624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585324899000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715668000,
          "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2363b471823cb9de5805",
          "transactionid" : 861220,
          "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "products" : [ "CoreLink NIC-450" ],
          "date" : 1648715668000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100459:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715668508470156,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4176,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715666954,
          "syssize" : 4176,
          "sysdate" : 1648715668000,
          "haslayout" : "1",
          "topparent" : "3454624",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454624,
          "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
          "wordcount" : 277,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715668000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100459/0000/?lang=en",
          "modified" : 1636367233000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715668508470156,
          "uri" : "https://developer.arm.com/documentation/100459/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the CoreLink NIC-450 Network Interconnect ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "HLW9q0dRv9ukooig",
        "urihash" : "HLW9q0dRv9ukooig",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
        "systransactionid" : 785786,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "CoreLink NIC ; network ; configurability ; Domain Bridge ; IP ; Advanced Quality ; design requirements ; employs algorithms ; low-power interfaces ; Low Power Distributor ; bundle of key ; optimization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "attachmentparentid" : 3454624,
        "parentitem" : "5e7e2363b471823cb9de5805",
        "concepts" : "CoreLink NIC ; network ; configurability ; Domain Bridge ; IP ; Advanced Quality ; design requirements ; employs algorithms ; low-power interfaces ; Low Power Distributor ; bundle of key ; optimization",
        "documenttype" : "html",
        "isattachment" : "3454624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644607068000,
        "permanentid" : "4971fbfd999d665521a84a160431036fc840dc03597be4b3121e72676e5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de580b",
        "transactionid" : 785786,
        "title" : "About the CoreLink NIC-450 Network Interconnect ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1644607067000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644607067621648944,
        "sysisattachment" : "3454624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454624,
        "size" : 1216,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644607063522,
        "syssize" : 1216,
        "sysdate" : 1644607067000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644607068000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644607067621648944,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
        "syscollection" : "default"
      },
      "Title" : "About the CoreLink NIC-450 Network Interconnect",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "Excerpt" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library ... The CoreLink NIC-450 Network Interconnect is a bundle of key interconnect IP that ...",
      "FirstSentences" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library of highly configurable and multi-power domain tools. The CoreLink NIC-450 Network ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
      "document_number" : "100459",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3454624",
      "sysauthor" : "ARM",
      "sysurihash" : "ZL4UhCDIBzNV6Ã°e3",
      "urihash" : "ZL4UhCDIBzNV6Ã°e3",
      "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
      "keywords" : "Network Interconnect, NIC-450, NIC-400, Interconnect, Corelink",
      "systransactionid" : 861220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1487074891000,
      "topparentid" : 3454624,
      "numberofpages" : 28,
      "sysconcepts" : "configurations ; networks ; implementations ; interfaces ; CoreLink ; NIC ; CoreLink NIC ; arm ; documentation ; third parties ; books ; written agreement ; export laws ; provisions ; optimization ; integrators",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
      "attachmentparentid" : 3454624,
      "parentitem" : "5e7e2363b471823cb9de5805",
      "concepts" : "configurations ; networks ; implementations ; interfaces ; CoreLink ; NIC ; CoreLink NIC ; arm ; documentation ; third parties ; books ; written agreement ; export laws ; provisions ; optimization ; integrators",
      "documenttype" : "pdf",
      "isattachment" : "3454624",
      "sysindexeddate" : 1648715669000,
      "permanentid" : "f88d1f2671e2a9221098c4d341984d4a147a9a6e906bfac615ed5b5d4de4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2363b471823cb9de5825",
      "transactionid" : 861220,
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
      "subject" : "This book is for the ARMÂ® CoreLinkÂ NIC-450 Network Interconnect.",
      "date" : 1648715669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100459:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715669485781080,
      "sysisattachment" : "3454624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3454624,
      "size" : 456042,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715668255,
      "syssubject" : "This book is for the ARMÂ® CoreLinkÂ NIC-450 Network Interconnect.",
      "syssize" : 456042,
      "sysdate" : 1648715669000,
      "topparent" : "3454624",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3454624,
      "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
      "wordcount" : 1031,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715669000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715669485781080,
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
    "Uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. ... Company 02557590 registered in England. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARMÂ® CoreLinkâ¢ NIC-450 Network Interconnect Revision: r0p0 Technical Overview Copyright Â© 2016 ARM Limited or its affiliates. All rights reserved. ARM 100459_0000_01_en ARMÂ® CoreLinkâ¢ NIC-450 ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "clickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "excerpt" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. ... It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options ...",
    "firstSentences" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options Product ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "LL50Ã°9QgXtScÃ±SdP",
        "urihash" : "LL50Ã°9QgXtScÃ±SdP",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715654000,
        "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c761",
        "transactionid" : 861220,
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715654231992447,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 4477,
        "sysdate" : 1648715654000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 299,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715654231992447,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Intra-bridge Q-Channels",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "excerpt" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for ... The intra-bridge Q-Channel interface coordinates the powering down of the entire ...",
      "firstSentences" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for power control. The intra-bridge Q-Channel interface coordinates the powering down of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50Ã°9QgXtScÃ±SdP",
          "urihash" : "LL50Ã°9QgXtScÃ±SdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intra-bridge Q-Channels ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "4uQ7r7lCÃ°vC4xAP1",
        "urihash" : "4uQ7r7lCÃ°vC4xAP1",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "quiescence request ; external gating ; powering ; interface ; bridge ; intra-bridge ; extra signal ; communication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "quiescence request ; external gating ; powering ; interface ; bridge ; intra-bridge ; extra signal ; communication",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "52cac02e814acda4e7e3773d6f9840708ac87543288fb4c4de4ee555a745",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c789",
        "transactionid" : 861220,
        "title" : "Intra-bridge Q-Channels ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658451580444,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 866,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658451580444,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
        "syscollection" : "default"
      },
      "Title" : "Intra-bridge Q-Channels",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "Excerpt" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for ... The intra-bridge Q-Channel interface coordinates the powering down of the entire ...",
      "FirstSentences" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for power control. The intra-bridge Q-Channel interface coordinates the powering down of the ..."
    }, {
      "title" : "About the AXI5 System IP for Embedded",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "excerpt" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of ... The components can protect peripherals and memories that are unaware of security, so that a ...",
      "firstSentences" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of configurable AXI5 security-aware components. The components can protect peripherals and memories ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50Ã°9QgXtScÃ±SdP",
          "urihash" : "LL50Ã°9QgXtScÃ±SdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the AXI5 System IP for Embedded ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "CSEÃ±rBFeIzic0XfZ",
        "urihash" : "CSEÃ±rBFeIzic0XfZ",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "security ; transactions ; access control ; clocks ; memories ; peripherals ; bridges ; synchronizing ; frequency ratio ; AXI5 interfaces ; downstream ; explicitly asked ; domain boundary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "security ; transactions ; access control ; clocks ; memories ; peripherals ; bridges ; synchronizing ; frequency ratio ; AXI5 interfaces ; downstream ; explicitly asked ; domain boundary",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "4d37fbad9178aeb1f1d7b23f4268b9eb1fe35baf2571bfe6bcc7ec7869a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c767",
        "transactionid" : 861220,
        "title" : "About the AXI5 System IP for Embedded ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658387354706,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 1862,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 1862,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658387354706,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
        "syscollection" : "default"
      },
      "Title" : "About the AXI5 System IP for Embedded",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "Excerpt" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of ... The components can protect peripherals and memories that are unaware of security, so that a ...",
      "FirstSentences" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of configurable AXI5 security-aware components. The components can protect peripherals and memories ..."
    }, {
      "title" : "External gating of the AXI interface (upstream)",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "excerpt" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q- ... An external device can use the Q-Channel interface to gate transactions on the AXI ...",
      "firstSentences" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q-Channel device interface. An external device can use the Q-Channel interface to gate transactions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50Ã°9QgXtScÃ±SdP",
          "urihash" : "LL50Ã°9QgXtScÃ±SdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External gating of the AXI interface (upstream) ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "yqitÃ°7rlsBvFPiYm",
        "urihash" : "yqitÃ°7rlsBvFPiYm",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "bridge component ; gating request ; AXI transactions ; upstream ; qreqn ; signals ; goes ; resp ; slave error ; internal buffers ; ongoing transfer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "bridge component ; gating request ; AXI transactions ; upstream ; qreqn ; signals ; goes ; resp ; slave error ; internal buffers ; ongoing transfer",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "3d89be0d6b83d0f5b33794d3e39cfe49f64704795445c5373fdafc9e720f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c78a",
        "transactionid" : 861220,
        "title" : "External gating of the AXI interface (upstream) ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658314365352,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 1148,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 1148,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658314365352,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
        "syscollection" : "default"
      },
      "Title" : "External gating of the AXI interface (upstream)",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "Excerpt" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q- ... An external device can use the Q-Channel interface to gate transactions on the AXI ...",
      "FirstSentences" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q-Channel device interface. An external device can use the Q-Channel interface to gate transactions ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "101526",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4964032",
      "sysurihash" : "ltcÃ±Wf87rQIelSyh",
      "urihash" : "ltcÃ±Wf87rQIelSyh",
      "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
      "systransactionid" : 861220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1594982456000,
      "topparentid" : 4964032,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595515898000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
      "attachmentparentid" : 4964032,
      "parentitem" : "5f19a3fa20b7cf4bc524c761",
      "documenttype" : "html",
      "isattachment" : "4964032",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715658000,
      "permanentid" : "744c02a344de1e383de45bfc21046c92c77ce5b869a297d363010a10e677",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19a3fa20b7cf4bc524c766",
      "transactionid" : 861220,
      "title" : "Introduction ",
      "products" : [ "CoreLink SIE-300" ],
      "date" : 1648715658000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101526:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715658549702258,
      "sysisattachment" : "4964032",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4964032,
      "size" : 253,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715649853,
      "syssize" : 253,
      "sysdate" : 1648715658000,
      "haslayout" : "1",
      "topparent" : "4964032",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4964032,
      "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101526/0101/Introduction?lang=en",
      "modified" : 1636639531000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715658549702258,
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "ClickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "Excerpt" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. ... It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options ...",
    "FirstSentences" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options Product ..."
  }, {
    "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Components and configuration",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. ... Redistributor. ... ITS. ... MSI-64 Encapsulator.",
      "firstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Components and configuration ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "GZsÃ±qi2DLÃ°3loOGr",
        "urihash" : "GZsÃ±qi2DLÃ°3loOGr",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Redistributor ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Redistributor ; configuration",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "d42c743b9effaeea5f581d874e67d2c0852fd36c0eec0a3b2b6ce98f8e6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f74",
        "transactionid" : 861305,
        "title" : "Components and configuration ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719834020823518,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 277,
        "sysdate" : 1648719834000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719834020823518,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "syscollection" : "default"
      },
      "Title" : "Components and configuration",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "Excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. ... Redistributor. ... ITS. ... MSI-64 Encapsulator.",
      "FirstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator."
    }, {
      "title" : "Distributor AXI4-Stream interfaces",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. ... These interfaces are fully credited. ... Packets must never be interleaved.",
      "firstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Distributor AXI4-Stream interfaces ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "EV3l7EUNFVE4m84s",
        "urihash" : "EV3l7EUNFVE4m84s",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "fd6180dbcb22fed2074dcee931936b394b69999729218ecaaf4c45aaed78",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f76",
        "transactionid" : 861305,
        "title" : "Distributor AXI4-Stream interfaces ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833992929958,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 1944,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 1944,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833992929958,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Distributor AXI4-Stream interfaces",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "Excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. ... These interfaces are fully credited. ... Packets must never be interleaved.",
      "FirstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ..."
    }, {
      "title" : "MSI-64 Encapsulator",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "firstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MSI-64 Encapsulator ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "eo6KIGtnyQÃ±6tPv0",
        "urihash" : "eo6KIGtnyQÃ±6tPv0",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719833000,
        "permanentid" : "b266f5d6dcdb2d394141b69d204a9a19bcb78bb68e7846945b2dbaf62196",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f8b",
        "transactionid" : 861305,
        "title" : "MSI-64 Encapsulator ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833989590005,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805264,
        "syssize" : 883,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719833000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833989590005,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "syscollection" : "default"
      },
      "Title" : "MSI-64 Encapsulator",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "Excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "FirstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ..."
    } ],
    "totalNumberOfChildResults" : 182,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "100336",
      "document_version" : "0106",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448478",
      "sysurihash" : "chX19eh4YkflY9vh",
      "urihash" : "chX19eh4YkflY9vh",
      "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
      "systransactionid" : 861305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549902430000,
      "topparentid" : 3448478,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307097000,
      "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
      "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719834000,
      "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dddd9cbfe76649ba52f67",
      "transactionid" : 861305,
      "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "products" : [ "CoreLink GIC-600" ],
      "date" : 1648719834000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100336:0106:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719834078637315,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4762,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719805276,
      "syssize" : 4762,
      "sysdate" : 1648719834000,
      "haslayout" : "1",
      "topparent" : "3448478",
      "label_version" : "r1p6",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3448478,
      "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719834000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100336/0106/?lang=en",
      "modified" : 1636125273000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719834078637315,
      "uri" : "https://developer.arm.com/documentation/100336/0106/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "ETM9 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "excerpt" : "Added content for DFT. ... Words and logos marked with Â® or â¢ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright Â© 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright Â© 1999-2002, 2006 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM9 Technical Reference Manual ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "1kPegglCUdrAQLo4",
        "urihash" : "1kPegglCUdrAQLo4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719779000,
        "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381d9",
        "transactionid" : 861303,
        "title" : "ETM9 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719779000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719779574165708,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 2046,
        "sysdate" : 1648719779000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719779000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719779574165708,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "syscollection" : "default"
      },
      "Title" : "ETM9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM Integration Testing",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "excerpt" : "Chapter 6. ... ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "firstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM Integration Testing ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "Bv2yhwcqÃ°TZuwI8h",
        "urihash" : "Bv2yhwcqÃ°TZuwI8h",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "ae819a89f332beb5bdf348278ec71e8ffa43ae50e72d08f87132ab7e6d30",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821b",
        "transactionid" : 861303,
        "title" : "ETM Integration Testing ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781766103622,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 733,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 733,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781766103622,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "syscollection" : "default"
      },
      "Title" : "ETM Integration Testing",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "Excerpt" : "Chapter 6. ... ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "FirstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ..."
    }, {
      "title" : "About the ETM Integration Kit",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "firstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the ETM Integration Kit ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "hjw33QQmsC3qmxÃ°w",
        "urihash" : "hjw33QQmsC3qmxÃ°w",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "a9f5f017590bf296450af30e442bf5870dc84f42b7845161c3f5f0c6998b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821c",
        "transactionid" : 861303,
        "title" : "About the ETM Integration Kit ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781368523472,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 630,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 630,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781368523472,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "syscollection" : "default"
      },
      "Title" : "About the ETM Integration Kit",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "Excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "FirstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ..."
    }, {
      "title" : "Programming and reading ETM9 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programming and reading ETM9 registers ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "IKwbbcBQHZBl6oMJ",
        "urihash" : "IKwbbcBQHZBl6oMJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719780000,
        "permanentid" : "bceabec45886abb037b548dd56a701b6a86c2bc1a473b5b629ce4bd9f614",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381f2",
        "transactionid" : 861303,
        "title" : "Programming and reading ETM9 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719780000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719780916445827,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 902,
        "sysdate" : 1648719780000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719780916445827,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM9 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "Excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    } ],
    "totalNumberOfChildResults" : 33,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ETM9 Technical Reference Manual ",
      "document_number" : "ddi0157",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492707",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1wKPJI5vlqFDJ12M",
      "urihash" : "1wKPJI5vlqFDJ12M",
      "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "systransactionid" : 861303,
      "copyright" : "Copyright Â© 1999-2002, 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172589527000,
      "topparentid" : 3492707,
      "numberofpages" : 158,
      "sysconcepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3492707,
      "parentitem" : "5e8e2b3e88295d1e18d381d9",
      "concepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "documenttype" : "pdf",
      "isattachment" : "3492707",
      "sysindexeddate" : 1648719782000,
      "permanentid" : "e212945361446295a0808b676e0af3e980f12e59c9be290e341b1ef35f68",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2b3f88295d1e18d38253",
      "transactionid" : 861303,
      "title" : "ETM9 Technical Reference Manual ",
      "date" : 1648719782000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0157:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719782371052187,
      "sysisattachment" : "3492707",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492707,
      "size" : 1458500,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719779234,
      "syssize" : 1458500,
      "sysdate" : 1648719782000,
      "topparent" : "3492707",
      "author" : "ARM Limited",
      "label_version" : "r2p2",
      "systopparentid" : 3492707,
      "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
      "wordcount" : 2453,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719782000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719782371052187,
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM9 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "Excerpt" : "Added content for DFT. ... Words and logos marked with Â® or â¢ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright Â© 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright Â© 1999-2002, 2006 ARM Limited."
  }, {
    "title" : "Other core signals",
    "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "firstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    }, {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. ... 16-1024 (powers of two only). ... Configurable options CoreLink GIC-500",
      "firstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "mM9qoÃ°Ã°7FLZ7h8ky",
        "urihash" : "mM9qoÃ°Ã°7FLZ7h8ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "8ea55a22ea76fe0c0114609cc33dc4a5911a6e34393d3f8cf5baa10ab394",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616ec",
        "transactionid" : 861303,
        "title" : "Configurable options ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738866608351,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1095,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/configurable-options?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738866608351,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "Excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. ... 16-1024 (powers of two only). ... Configurable options CoreLink GIC-500",
      "FirstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters."
    }, {
      "title" : "Features",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. ... 32 priority values, five bits for each interrupt. ... Features CoreLink GIC-500",
      "firstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Features ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "MJi2maAGTRBy99r1",
        "urihash" : "MJi2maAGTRBy99r1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "62cd55a16f5209d2602745bf54830c9343fee0fcd81e2ed84310291b4ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616e1",
        "transactionid" : 861303,
        "title" : "Features ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738812020518,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1429,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/features?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738812020518,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "syscollection" : "default"
      },
      "Title" : "Features",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "Excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. ... 32 priority values, five bits for each interrupt. ... Features CoreLink GIC-500",
      "FirstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Other core signals ",
      "document_number" : "ddi0516",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3522903",
      "sysurihash" : "ZBA3KYxL2eUVGmRI",
      "urihash" : "ZBA3KYxL2eUVGmRI",
      "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "systransactionid" : 861303,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1444741821000,
      "topparentid" : 3522903,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586529717000,
      "sysconcepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
      "attachmentparentid" : 3522903,
      "parentitem" : "5e9085b5c8052b160876166f",
      "concepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "documenttype" : "html",
      "isattachment" : "3522903",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719738000,
      "permanentid" : "5bd2e1a3f5f743ed4b6c7430e7ea2618a537227e11ad8671dc521cdae36b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9085b7c8052b160876171a",
      "transactionid" : 861303,
      "title" : "Other core signals ",
      "products" : [ "CoreLink GIC-500" ],
      "date" : 1648719738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0516:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719738977999114,
      "sysisattachment" : "3522903",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3522903,
      "size" : 1549,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719727851,
      "syssize" : 1549,
      "sysdate" : 1648719738000,
      "haslayout" : "1",
      "topparent" : "3522903",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3522903,
      "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
      "wordcount" : 132,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "modified" : 1639138823000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719738977999114,
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "syscollection" : "default"
    },
    "Title" : "Other core signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "Excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "FirstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ..."
  }, {
    "title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "firstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "IrDA data modulation",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. ... Figure 2.4. ... IrDA data modulation (3\\/16) IrDA data modulation UART",
      "firstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IrDA data modulation ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "AjvZ0vtkvFkshuk2",
        "urihash" : "AjvZ0vtkvFkshuk2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "889126dbee92d1c8a1554e99448e291263b38eaa11cc1233f49078914546",
        "syslanguage" : [ "English", "Romanian" ],
        "itemid" : "5e8e246dfd977155116a5453",
        "transactionid" : 861302,
        "title" : "IrDA data modulation ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721360468475,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715633,
        "syssize" : 155,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English", "Romanian" ],
        "sysrowid" : 1648719721360468475,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "syscollection" : "default"
      },
      "Title" : "IrDA data modulation",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "Excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. ... Figure 2.4. ... IrDA data modulation (3\\/16) IrDA data modulation UART",
      "FirstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART"
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. ... It contains the following sections: About this manual Feedback.",
      "firstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "Ã°YVRkpoV4eVmQPDh",
        "urihash" : "Ã°YVRkpoV4eVmQPDh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "manual Feedback",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "concepts" : "manual Feedback",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "58ccde0bef3be86ebc7563b615360226231e452de2adcb4c53b04f150853",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c2",
        "transactionid" : 861302,
        "title" : "Preface ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721343151558,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715617,
        "syssize" : 167,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/preface?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721343151558,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "Excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. ... It contains the following sections: About this manual Feedback.",
      "FirstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART"
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "document_number" : "ddi0139",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488613",
      "sysurihash" : "jHOcnDSNY4hVn09f",
      "urihash" : "jHOcnDSNY4hVn09f",
      "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199375194000,
      "topparentid" : 3488613,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373739000,
      "sysconcepts" : "signals",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3488613,
      "parentitem" : "5e8e246bfd977155116a53c0",
      "concepts" : "signals",
      "documenttype" : "html",
      "isattachment" : "3488613",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719721000,
      "permanentid" : "1e7af661bc60a3f719e22cc57da778a626eb18387d6c673bf3311b558ff6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e246dfd977155116a54aa",
      "transactionid" : 861302,
      "title" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "products" : [ "UART" ],
      "date" : 1648719721000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0139:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719721437325494,
      "sysisattachment" : "3488613",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488613,
      "size" : 291,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719715648,
      "syssize" : 291,
      "sysdate" : 1648719721000,
      "haslayout" : "1",
      "topparent" : "3488613",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488613,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "modified" : 1638971920000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719721437325494,
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "Excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "FirstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ..."
  }, {
    "title" : "Test pin configuration in functional mode",
    "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "firstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "8BKÃ°W0C067Ehl7ks",
        "urihash" : "8BKÃ°W0C067Ehl7ks",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719676000,
        "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b23",
        "transactionid" : 861301,
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648719675000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719675994873783,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2122,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 2122,
        "sysdate" : 1648719675000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719676000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719675994873783,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Test pin configuration in external test wrapper mode",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "firstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKÃ°W0C067Ehl7ks",
          "urihash" : "8BKÃ°W0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test pin configuration in external test wrapper mode ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "QznGa8cthrGDl79O",
        "urihash" : "QznGa8cthrGDl79O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper mode ; external test ; configuration ; control module",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper mode ; external test ; configuration ; control module",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719691000,
        "permanentid" : "4f00e1eb8923b1b851a6a38b9c007fe73bd73a12757595fdf62cda5ba1a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be4",
        "transactionid" : 861301,
        "title" : "Test pin configuration in external test wrapper mode ",
        "products" : [ "Arm9" ],
        "date" : 1648719691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719691040958209,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 574,
        "sysdate" : 1648719691000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719691040958209,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in external test wrapper mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "Excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "FirstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ..."
    }, {
      "title" : "Test pin configuration in scan test with wrapper",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "firstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKÃ°W0C067Ehl7ks",
          "urihash" : "8BKÃ°W0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test pin configuration in scan test with wrapper ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "4qkmhw32xEZSDGy3",
        "urihash" : "4qkmhw32xEZSDGy3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719687000,
        "permanentid" : "bd219e1b49d442dbbf694d0a699fe24e1387593513b041dae55fb1f466e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be2",
        "transactionid" : 861301,
        "title" : "Test pin configuration in scan test with wrapper ",
        "products" : [ "Arm9" ],
        "date" : 1648719687000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719687069294736,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 777,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 777,
        "sysdate" : 1648719687000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719687069294736,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in scan test with wrapper",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "Excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "FirstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ..."
    }, {
      "title" : "VFP9-S coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "firstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKÃ°W0C067Ehl7ks",
          "urihash" : "8BKÃ°W0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VFP9-S coprocessor ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "RWK8SbYJAiEAt25O",
        "urihash" : "RWK8SbYJAiEAt25O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719686000,
        "permanentid" : "76e37751c5602cfe7382fc9fce1b0223e89418a5a65dc8130e0c59054d5a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3bdb",
        "transactionid" : 861301,
        "title" : "VFP9-S coprocessor ",
        "products" : [ "Arm9" ],
        "date" : 1648719686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719686763060780,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 345,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 345,
        "sysdate" : 1648719686000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719686763060780,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "Excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "FirstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Test pin configuration in functional mode ",
      "document_number" : "ddi0238",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474508",
      "sysurihash" : "feljTQvITobHtvÃ°0",
      "urihash" : "feljTQvITobHtvÃ°0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1284577468000,
      "topparentid" : 3474508,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370121000,
      "sysconcepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3474508,
      "parentitem" : "5e8e1649fd977155116a3b23",
      "concepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "documenttype" : "html",
      "isattachment" : "3474508",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719692000,
      "permanentid" : "287e746a1689df463198060e35d3f68416c8150592cef8c393725a9a56ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e164afd977155116a3be3",
      "transactionid" : 861302,
      "title" : "Test pin configuration in functional mode ",
      "products" : [ "Arm9" ],
      "date" : 1648719691000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0238:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719691274199662,
      "sysisattachment" : "3474508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474508,
      "size" : 634,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719671555,
      "syssize" : 634,
      "sysdate" : 1648719691000,
      "haslayout" : "1",
      "topparent" : "3474508",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474508,
      "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
      "wordcount" : 62,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719692000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "modified" : 1638976977000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719691274199662,
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "syscollection" : "default"
    },
    "Title" : "Test pin configuration in functional mode",
    "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "Excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "FirstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "excerpt" : "Copyright Â© 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright Â© 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuÃ±JÃ°ts2Iz7egG",
        "urihash" : "xqFuÃ±JÃ°ts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Clock gating",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "firstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuÃ±JÃ°ts2Iz7egG",
          "urihash" : "xqFuÃ±JÃ°ts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clock gating ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "9GlylbUs2r7wgEfD",
        "urihash" : "9GlylbUs2r7wgEfD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719659000,
        "permanentid" : "40769fb009d7405feae47fcbe4bf58a12857cb200276b223183fd9f8aae0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b15f",
        "transactionid" : 861301,
        "title" : "Clock gating ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719659000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719659440195106,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 2246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 2246,
        "sysdate" : 1648719659000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719659440195106,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "syscollection" : "default"
      },
      "Title" : "Clock gating",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "Excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "FirstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ..."
    }, {
      "title" : "TZC-400 interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "firstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuÃ±JÃ°ts2Iz7egG",
          "urihash" : "xqFuÃ±JÃ°ts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TZC-400 interfaces ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "1Ã°b0kBeQSrjRWvSD",
        "urihash" : "1Ã°b0kBeQSrjRWvSD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719657000,
        "permanentid" : "cfddcb382e121895ba9051f8e2ccb70b78899d9014ccbfbed4ff6284faab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b149",
        "transactionid" : 861301,
        "title" : "TZC-400 interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719657422031295,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 537,
        "sysdate" : 1648719657000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719657422031295,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "syscollection" : "default"
      },
      "Title" : "TZC-400 interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "Excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "FirstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ..."
    }, {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuÃ±JÃ°ts2Iz7egG",
        "urihash" : "xqFuÃ±JÃ°ts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    } ],
    "totalNumberOfChildResults" : 72,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "ddi0504",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4991597",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "w3D7VtfIRPpb6fch",
      "urihash" : "w3D7VtfIRPpb6fch",
      "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 861301,
      "copyright" : "Copyright Â©â¬2013, 2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1404152750000,
      "topparentid" : 4991597,
      "numberofpages" : 76,
      "sysconcepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 4991597,
      "parentitem" : "5e907a968259fe2368e2b12b",
      "concepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "documenttype" : "pdf",
      "isattachment" : "4991597",
      "sysindexeddate" : 1648719659000,
      "permanentid" : "0a6b2e919bf7e0cf88f26ca21a9e6e987315517cee0814f7eec2d2615266",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a968259fe2368e2b196",
      "transactionid" : 861301,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "date" : 1648719659000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0504:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719659614065286,
      "sysisattachment" : "4991597",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4991597,
      "size" : 855248,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719649111,
      "syssubject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "syssize" : 855248,
      "sysdate" : 1648719659000,
      "topparent" : "4991597",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4991597,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1530,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719659000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719659614065286,
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "Excerpt" : "Copyright Â© 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright Â© 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014"
  }, {
    "title" : "Functional operation",
    "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. ... Functional operation Cache Controllers",
    "firstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "jId1mPliEtaR5hbY",
        "urihash" : "jId1mPliEtaR5hbY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a53",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637349638128,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 2147,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637349638128,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "excerpt" : "E ... First release for r3p2 ... This document is intended only to assist the reader in the use of the product. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Revision: r3p3 Technical Reference Manual Copyright Â© 2007-2012 ARM. All rights reserved. ARM DDI 0402G (ID080112) ARM DDI 0402G ID080112 CoreLink Level 2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0402",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505253",
          "sysurihash" : "jId1mPliEtaR5hbY",
          "urihash" : "jId1mPliEtaR5hbY",
          "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830833000,
          "topparentid" : 3505253,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719637000,
          "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a53",
          "transactionid" : 861301,
          "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719637000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0402:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719637349638128,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2147,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719634568,
          "syssize" : 2147,
          "sysdate" : 1648719637000,
          "haslayout" : "1",
          "topparent" : "3505253",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505253,
          "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719637000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0402/g/?lang=en",
          "modified" : 1639125606000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719637349638128,
          "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "wyRXQYNGtLSznJCZ",
        "urihash" : "wyRXQYNGtLSznJCZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
        "keywords" : "AMBA, Cache",
        "systransactionid" : 861301,
        "copyright" : "Copyright Â©â¬2007-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "numberofpages" : 48,
        "sysconcepts" : "MBIST controller ; timing diagrams ; ARM ; instructions ; interfaces ; data RAM ; configuration ; signals ; documentation ; select inputs ; pipeline stages ; operating frequency ; takes priority ; traditional method ; sequences of reads ; multiplexors",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3505253,
        "parentitem" : "5e8e356e88295d1e18d39a53",
        "concepts" : "MBIST controller ; timing diagrams ; ARM ; instructions ; interfaces ; data RAM ; configuration ; signals ; documentation ; select inputs ; pipeline stages ; operating frequency ; takes priority ; traditional method ; sequences of reads ; multiplexors",
        "documenttype" : "pdf",
        "isattachment" : "3505253",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "fa6e89e980831f525634f034b61e839d8b61e7e745141533939b16b8657a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a95",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "subject" : "ARM CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual for documentation to help implement it into ASIC designs. Provides information to integrate the device into a system. Available as PDF.",
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637816737212,
        "sysisattachment" : "3505253",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505253,
        "size" : 539161,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719636151,
        "syssubject" : "ARM CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual for documentation to help implement it into ASIC designs. Provides information to integrate the device into a system. Available as PDF.",
        "syssize" : 539161,
        "sysdate" : 1648719637000,
        "topparent" : "3505253",
        "author" : "ARM Limited",
        "label_version" : "r3p3",
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 1246,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637816737212,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "Excerpt" : "E ... First release for r3p2 ... This document is intended only to assist the reader in the use of the product. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Revision: r3p3 Technical Reference Manual Copyright Â© 2007-2012 ARM. All rights reserved. ARM DDI 0402G (ID080112) ARM DDI 0402G ID080112 CoreLink Level 2 ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "excerpt" : "Chapter 2. ... Functional Description This chapter contains a functional overview and MBIST controller ... The functional operation provides timing sequences for loading instructions, starting ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller implementation. The functional operation provides timing sequences for loading instructions, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0402",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505253",
          "sysurihash" : "jId1mPliEtaR5hbY",
          "urihash" : "jId1mPliEtaR5hbY",
          "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830833000,
          "topparentid" : 3505253,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719637000,
          "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a53",
          "transactionid" : 861301,
          "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719637000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0402:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719637349638128,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2147,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719634568,
          "syssize" : 2147,
          "sysdate" : 1648719637000,
          "haslayout" : "1",
          "topparent" : "3505253",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505253,
          "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719637000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0402/g/?lang=en",
          "modified" : 1639125606000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719637349638128,
          "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "YEfaKJEa4jPR3s78",
        "urihash" : "YEfaKJEa4jPR3s78",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; controller implementation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3505253,
        "parentitem" : "5e8e356e88295d1e18d39a53",
        "concepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; controller implementation",
        "documenttype" : "html",
        "isattachment" : "3505253",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "6955c8d06f61e199b4b4745bbbe763c0e81a14cb59c41e98294d89e3a53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a65",
        "transactionid" : 861301,
        "title" : "Functional Description ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637866143713,
        "sysisattachment" : "3505253",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505253,
        "size" : 386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 386,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/functional-description?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637866143713,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "Excerpt" : "Chapter 2. ... Functional Description This chapter contains a functional overview and MBIST controller ... The functional operation provides timing sequences for loading instructions, starting ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller implementation. The functional operation provides timing sequences for loading instructions, ..."
    }, {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "jId1mPliEtaR5hbY",
        "urihash" : "jId1mPliEtaR5hbY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a53",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637349638128,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 2147,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637349638128,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional operation ",
      "document_number" : "ddi0402",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505253",
      "sysurihash" : "7NupvKAXDÃ°xagHKH",
      "urihash" : "7NupvKAXDÃ°xagHKH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1343830833000,
      "topparentid" : 3505253,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378094000,
      "sysconcepts" : "functional operation ; Bitmap mode",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 3505253,
      "parentitem" : "5e8e356e88295d1e18d39a53",
      "concepts" : "functional operation ; Bitmap mode",
      "documenttype" : "html",
      "isattachment" : "3505253",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719638000,
      "permanentid" : "dd378444819feb1926347c60e7b61531401a03833c3eafacf9faf7441cd3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e356e88295d1e18d39a69",
      "transactionid" : 861301,
      "title" : "Functional operation ",
      "products" : [ "Cache Controllers" ],
      "date" : 1648719638000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0402:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719638040690221,
      "sysisattachment" : "3505253",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3505253,
      "size" : 121,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719634568,
      "syssize" : 121,
      "sysdate" : 1648719638000,
      "haslayout" : "1",
      "topparent" : "3505253",
      "label_version" : "r3p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505253,
      "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
      "wordcount" : 11,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719638000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0402/g/functional-description/functional-operation?lang=en",
      "modified" : 1639125606000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719638040690221,
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
      "syscollection" : "default"
    },
    "Title" : "Functional operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "Excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. ... Functional operation Cache Controllers",
    "FirstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers"
  }, {
    "title" : "AHB memory port latency",
    "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. ... When a memory request is made to the port the value of the counter is loaded.",
    "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "2bsiUyAaxe25MAT0",
        "urihash" : "2bsiUyAaxe25MAT0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719633000,
        "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bcfd977155116a50ef",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719633401115666,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 2568,
        "sysdate" : 1648719633000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719633401115666,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
    },
    "childResults" : [ {
      "title" : "Re-arbitration priority",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. ... The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "firstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Re-arbitration priority ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "rJÃ°BIzqWm9W5wZOo",
        "urihash" : "rJÃ°BIzqWm9W5wZOo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "2fa15f7f88908e62df8295062282f6baa334a4646c024d7e952eff1f145b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51d2",
        "transactionid" : 861301,
        "title" : "Re-arbitration priority ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635880528658,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 1055,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635880528658,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration priority",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "Excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. ... The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "FirstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ..."
    }, {
      "title" : "Re-arbitration occurrence",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. ... The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Re-arbitration occurrence ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "9KfqwpÃ±BV4wO4xdU",
        "urihash" : "9KfqwpÃ±BV4wO4xdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "35f1f39b60a74041ddbe6eb29206cdad194816f15414b31a32961b637ac0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51ce",
        "transactionid" : 861301,
        "title" : "Re-arbitration occurrence ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635766993253,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 834,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 834,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635766993253,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration occurrence",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. ... The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
    }, {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBXâ¢ and the MBXâ¢ trademark are owned by Imagination Technologies Limited and used by ...",
      "firstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright Â© 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. ... MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "AQÃ°YEOcÃ°rGkOG3WX",
        "urihash" : "AQÃ°YEOcÃ°rGkOG3WX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "systransactionid" : 861301,
        "copyright" : "Copyright Â© 2003-2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "numberofpages" : 156,
        "sysconcepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "documenttype" : "pdf",
        "isattachment" : "3487803",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "ab7570837f68019ecd8f0a8f9ce98388b666e3a7e06d860c32f6aea83896",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bffd977155116a5389",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635258367345,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1026691,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719630628,
        "syssize" : 1026691,
        "sysdate" : 1648719635000,
        "topparent" : "3487803",
        "author" : "ARM Limited",
        "label_version" : "r0p2",
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 2076,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635258367345,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "Excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBXâ¢ and the MBXâ¢ trademark are owned by Imagination Technologies Limited and used by ...",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright Â© 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ..."
    } ],
    "totalNumberOfChildResults" : 94,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AHB memory port latency ",
      "document_number" : "ddi0277",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487803",
      "sysurihash" : "3Xq3XX8RvDUSuNdj",
      "urihash" : "3Xq3XX8RvDUSuNdj",
      "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158256734000,
      "topparentid" : 3487803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373564000,
      "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3487803,
      "parentitem" : "5e8e23bcfd977155116a50ef",
      "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "documenttype" : "html",
      "isattachment" : "3487803",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719635000,
      "permanentid" : "b7adff4cb3f27db33700f61a3542acd47c56e6b7ea6f8792bd2ece438e07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e23bdfd977155116a51d4",
      "transactionid" : 861301,
      "title" : "AHB memory port latency ",
      "products" : [ "DMA Controller" ],
      "date" : 1648719635000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0277:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719635900180525,
      "sysisattachment" : "3487803",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487803,
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719628730,
      "syssize" : 553,
      "sysdate" : 1648719635000,
      "haslayout" : "1",
      "topparent" : "3487803",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487803,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
      "wordcount" : 48,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719635000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "modified" : 1638978044000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719635900180525,
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "syscollection" : "default"
    },
    "Title" : "AHB memory port latency",
    "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. ... When a memory request is made to the port the value of the counter is loaded.",
    "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
  }, {
    "title" : "Slave port 1 input and output signal timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "firstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "KX6wqrmCsqZXlnGL",
        "urihash" : "KX6wqrmCsqZXlnGL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719613000,
        "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36543",
        "transactionid" : 861300,
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719613953994410,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 2195,
        "sysdate" : 1648719613000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719613000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719613953994410,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "excerpt" : "Chapter 2. ... Functional Overview This chapter describes the cache controller and its features. ... It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "kDcX0gsSQOli1hYu",
        "urihash" : "kDcX0gsSQOli1hYu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719615000,
        "permanentid" : "431f74c73f443d55bf76f397f03324ee55a0ef4ce88c899f059d9a45367b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36555",
        "transactionid" : 861300,
        "title" : "Functional Overview ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719615646282812,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 287,
        "sysdate" : 1648719615000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/functional-overview?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719615646282812,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "Excerpt" : "Chapter 2. ... Functional Overview This chapter describes the cache controller and its features. ... It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ..."
    }, {
      "title" : "Master port 0 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "firstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Master port 0 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "9ZqXCiLts3bUDULL",
        "urihash" : "9ZqXCiLts3bUDULL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "af6630e63709cbb1bb48fb366111ad27bbdc9ffd19600f3126e2c5ea2cb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d3659f",
        "transactionid" : 861300,
        "title" : "Master port 0 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614945627381,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 1195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 1195,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614945627381,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 0 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "FirstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ..."
    }, {
      "title" : "Master port 1 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "firstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Master port 1 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "GJ0JZa3qr4Ã±scsno",
        "urihash" : "GJ0JZa3qr4Ã±scsno",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "signals ; master ; M1 ; M0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "signals ; master ; M1 ; M0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "46297fe67fac82ce4ba6f8ca6513a1b579c947b16cedfbabb2d2c2a827d0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d365a0",
        "transactionid" : 861300,
        "title" : "Master port 1 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614885819815,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 246,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614885819815,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 1 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "FirstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ..."
    } ],
    "totalNumberOfChildResults" : 97,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Slave port 1 input and output signal timing parameters ",
      "document_number" : "ddi0246",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484083",
      "sysurihash" : "k8eO4Moa65A4mhpA",
      "urihash" : "k8eO4Moa65A4mhpA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "systransactionid" : 861300,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1343830987000,
      "topparentid" : 3484083,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372080000,
      "sysconcepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 3484083,
      "parentitem" : "5e8e1df088295d1e18d36543",
      "concepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "documenttype" : "html",
      "isattachment" : "3484083",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719615000,
      "permanentid" : "d6d52962dcd45bbbaeb7ca95579d9abb7d5e6f22099d72fc1d27130c9a2c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1df188295d1e18d3659e",
      "transactionid" : 861300,
      "title" : "Slave port 1 input and output signal timing parameters ",
      "products" : [ "Cache Controllers" ],
      "date" : 1648719615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0246:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719615728049000,
      "sysisattachment" : "3484083",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484083,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719605021,
      "syssize" : 242,
      "sysdate" : 1648719615000,
      "haslayout" : "1",
      "topparent" : "3484083",
      "label_version" : "r3p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484083,
      "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719615000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "modified" : 1638977411000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719615728049000,
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Slave port 1 input and output signal timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "Excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "FirstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. ... It contains the following section: Cache controller interface signal timing parameters.",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "fgwghlvXcgKGWcti",
        "urihash" : "fgwghlvXcgKGWcti",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715611000,
        "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2522fd977155116a56a0",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715611574997041,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 3632,
        "sysdate" : 1648715611000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 272,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715611574997041,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "Excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Cache controller interface signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "firstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache controller interface signal timing parameters ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "uDErdfmuÃ°9OWJbrU",
        "urihash" : "uDErdfmuÃ°9OWJbrU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "timing parameters ; controller interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "timing parameters ; controller interface",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715618000,
        "permanentid" : "ec700f25c0f3fb7378eda8ab699abf911d7af86dbeb2e0a84163f79b7a4d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a57e4",
        "transactionid" : 861219,
        "title" : "Cache controller interface signal timing parameters ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715618000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715618242471567,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 215,
        "sysdate" : 1648715618000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715618242471567,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Cache controller interface signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "Excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "FirstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ..."
    }, {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. ... Section 1.5 corrected.",
      "firstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright Â© 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "yC4SGiEBuDSeceAI",
        "urihash" : "yC4SGiEBuDSeceAI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "keywords" : "ARML210, Level 2 Cache Controller",
        "systransactionid" : 861219,
        "copyright" : "Copyright Â© 2003-2006 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "numberofpages" : 166,
        "sysconcepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "documenttype" : "pdf",
        "isattachment" : "3487179",
        "sysindexeddate" : 1648715614000,
        "permanentid" : "a7f0f911f70cbdb883a91ffc497abdf3f001d85fb548eefe8ccc8ef130b3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a583c",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "date" : 1648715613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715613906379707,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 968083,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715606699,
        "syssize" : 968083,
        "sysdate" : 1648715613000,
        "topparent" : "3487179",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 2186,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715614000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715613906379707,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "Excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. ... Section 1.5 corrected.",
      "FirstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright Â© 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005"
    }, {
      "title" : "MBIST testing of cache controller data parity RAM",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "firstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. ... Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MBIST testing of cache controller data parity RAM ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "ASG3KlfDMq9gbIE8",
        "urihash" : "ASG3KlfDMq9gbIE8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715612000,
        "permanentid" : "f818d40cc7e9de014393ec13311d04499bcdb9570d62b866bfbf7642b48b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2523fd977155116a57a4",
        "transactionid" : 861219,
        "title" : "MBIST testing of cache controller data parity RAM ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715612000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715612517480661,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 1644,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 1644,
        "sysdate" : 1648715612000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715612000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715612517480661,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "syscollection" : "default"
      },
      "Title" : "MBIST testing of cache controller data parity RAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "Excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "FirstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ..."
    } ],
    "totalNumberOfChildResults" : 100,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0284",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487179",
      "sysurihash" : "4daSWDDqOo2ZSyÃ±m",
      "urihash" : "4daSWDDqOo2ZSyÃ±m",
      "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "systransactionid" : 861219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176315830000,
      "topparentid" : 3487179,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373922000,
      "sysconcepts" : "timing parameters ; Cache controller",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3487179,
      "parentitem" : "5e8e2522fd977155116a56a0",
      "concepts" : "timing parameters ; Cache controller",
      "documenttype" : "html",
      "isattachment" : "3487179",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715618000,
      "permanentid" : "457dc5ffe5faef473e4d65589136a7ad76ab94d816463bc410d4a5e95cce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2524fd977155116a57e3",
      "transactionid" : 861219,
      "title" : "AC Parameters ",
      "products" : [ "L2C-210 AHB L2 Cache controller" ],
      "date" : 1648715618000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0284:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715618646362312,
      "sysisattachment" : "3487179",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487179,
      "size" : 219,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715604771,
      "syssize" : 219,
      "sysdate" : 1648715618000,
      "haslayout" : "1",
      "topparent" : "3487179",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487179,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0284/g/ac-parameters?lang=en",
      "modified" : 1638978192000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715618646362312,
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. ... It contains the following section: Cache controller interface signal timing parameters.",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ..."
  }, {
    "title" : "CoreSight ETM11 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "firstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright Â© 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Context ID tracing",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "firstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Context ID tracing ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "U2PÃ°Ã±4WY3B7fwBHE",
        "urihash" : "U2PÃ°Ã±4WY3B7fwBHE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "concepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "399f7f45e262e54278c689745eebd2c4573a9969028469086b6dfd2f3b0e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7bd0",
        "transactionid" : 861297,
        "title" : "Context ID tracing ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403158482679,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396713,
        "syssize" : 522,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403158482679,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "syscollection" : "default"
      },
      "Title" : "Context ID tracing",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "Excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "FirstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ..."
    }, {
      "title" : "Signals Lists",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. ... It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "firstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signals Lists ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "UCcBJjÃ±YJwikZÃ°1q",
        "urihash" : "UCcBJjÃ±YJwikZÃ°1q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "b01e1c96ec53aab38e7eac690f6f69be8b1c0d7d4ca3d0a26c627a464b05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3048fd977155116a7bf8",
        "transactionid" : 861297,
        "title" : "Signals Lists ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403159616820,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396666,
        "syssize" : 195,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/signals-lists?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403159616820,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "syscollection" : "default"
      },
      "Title" : "Signals Lists",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "Excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. ... It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "FirstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11"
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM11 Technical Reference Manual ",
      "document_number" : "ddi0318",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "sp099JbWm3pJKlSU",
      "urihash" : "sp099JbWm3pJKlSU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "systransactionid" : 861297,
      "copyright" : "Copyright Â© 2004-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180566170000,
      "topparentid" : 4985974,
      "numberofpages" : 104,
      "sysconcepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 4985974,
      "parentitem" : "5e8e3046fd977155116a7b8b",
      "concepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "4985974",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "0ad43f7f2a1db751c7609bd032d8909e716eca119116624a8ae2d96a304e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3048fd977155116a7c11",
      "transactionid" : 861297,
      "title" : "CoreSight ETM11 Technical Reference Manual ",
      "date" : 1648719404000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0318:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404118938346,
      "sysisattachment" : "4985974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4985974,
      "size" : 641936,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719398575,
      "syssize" : 641936,
      "sysdate" : 1648719404000,
      "topparent" : "4985974",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4985974,
      "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
      "wordcount" : 1717,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404118938346,
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM11 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "Excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "FirstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright Â© 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. ... It contains the following sections: About the Cryptographic Extension. ... Revisions.",
    "firstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "TGZvbiHsT4KZbzCr",
        "urihash" : "TGZvbiHsT4KZbzCr",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715495000,
        "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f0b",
        "transactionid" : 861216,
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715495000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715495757281112,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 4657,
        "sysdate" : 1648715495000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 310,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715495000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715495757281112,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. ... Some parts of the Armv8-A Cryptographic Extension are optional.",
      "firstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "vdjeÃ±Ã±Z0uwLpaOEL",
        "urihash" : "vdjeÃ±Ã±Z0uwLpaOEL",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb008818f6ac38353062c1c6340320856ae47c6eb5c98f1f28681ec0f4b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f11",
        "transactionid" : 861216,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498318571729,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 906,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 906,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498318571729,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. ... Some parts of the Armv8-A Cryptographic Extension are optional.",
      "FirstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ..."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "firstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "a8jlfEQMWf8sRhXj",
        "urihash" : "a8jlfEQMWf8sRhXj",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb7e1149d278e7183767b521a542ce5288cebf9fe30cc3b7dae368cd1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f17",
        "transactionid" : 861216,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498206084802,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 2788,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498206084802,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "FirstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. ... Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "ZF2W3M3n9CBCWsul",
        "urihash" : "ZF2W3M3n9CBCWsul",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "ae0141f6c7a32297b5dcc50c8fcf3cfef5494b27fa8cba02f45eebeca3e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f16",
        "transactionid" : 861216,
        "title" : "Register summary ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498207107327,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 584,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/Register-summary?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498207107327,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. ... Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "100801",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4868609",
      "sysurihash" : "iVGkphwGvMzVfgcG",
      "urihash" : "iVGkphwGvMzVfgcG",
      "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1595679965000,
      "topparentid" : 4868609,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598974885000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 4868609,
      "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
      "documenttype" : "html",
      "isattachment" : "4868609",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715498000,
      "permanentid" : "370c8aa40db29441303f0351e84388e87eff25078542fb70769940a10c4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e6ba5ca7b6a3399377f10",
      "transactionid" : 861216,
      "title" : "Functional description ",
      "products" : [ "Cortex-A76" ],
      "date" : 1648715498000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100801:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715498348126106,
      "sysisattachment" : "4868609",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4868609,
      "size" : 206,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715492533,
      "syssize" : 206,
      "sysdate" : 1648715498000,
      "haslayout" : "1",
      "topparent" : "4868609",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4868609,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715498000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100801/0401/Functional-description?lang=en",
      "modified" : 1636452621000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715498348126106,
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "Excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. ... It contains the following sections: About the Cryptographic Extension. ... Revisions.",
    "FirstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word âpartnerâ in reference to Armâs customers is not intended to create ... All rights reserved. ... Copyright Â© 2019, 2020 Arm Limited (or its affiliates).",
    "firstSentences" : "ArmÂ® CoreSightâ¢ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright Â© 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en ArmÂ® CoreSightâ¢ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "MhYDZwwK0QJRJmGÃ°",
        "urihash" : "MhYDZwwK0QJRJmGÃ°",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
        "systransactionid" : 932251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1659519552000,
        "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71160a93e65927c7bb6",
        "transactionid" : 932251,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519552324777943,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4379,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519523980,
        "syssize" : 4379,
        "sysdate" : 1659519552000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519552000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659519552324777943,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Error response",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. ... An error response is returned when either: The targeted APB slave returns an error ...",
      "firstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGÃ°",
          "urihash" : "MhYDZwwK0QJRJmGÃ°",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Error response ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "HtYvh2fBFDL5V61U",
        "urihash" : "HtYvh2fBFDL5V61U",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "error response ; slave interface ; CoreSight SoC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "error response ; slave interface ; CoreSight SoC",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "415a426b6e0b87c411c81b3d2ab5383487da73ae4da9260a4608dd803748",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd4",
        "transactionid" : 785876,
        "title" : "Error response ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940117734931,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 313,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940117734931,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "syscollection" : "default"
      },
      "Title" : "Error response",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "Excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. ... An error response is returned when either: The targeted APB slave returns an error ...",
      "FirstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ..."
    }, {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "firstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGÃ°",
          "urihash" : "MhYDZwwK0QJRJmGÃ°",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "OxSDZl9lyeTxYfcf",
        "urihash" : "OxSDZl9lyeTxYfcf",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "dcc8d6973f48b4e0c076dc54b2a42a2194cedefceeec42530b33d2d056e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd7",
        "transactionid" : 785876,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940041643906,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 801,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940041643906,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "FirstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ..."
    }, {
      "title" : "TPIU pattern generator",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "firstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGÃ°",
          "urihash" : "MhYDZwwK0QJRJmGÃ°",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TPIU pattern generator ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "hsQvLIAwL5VL3dxA",
        "urihash" : "hsQvLIAwL5VL3dxA",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "414b29ee78db13783644ee04a22f64b0b3f1982dc0417f88cda5a00ba3e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bf3",
        "transactionid" : 785876,
        "title" : "TPIU pattern generator ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940012125345,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 3843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 3843,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940012125345,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "syscollection" : "default"
      },
      "Title" : "TPIU pattern generator",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "Excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "FirstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3849123",
      "sysauthor" : "ARM",
      "sysurihash" : "LMPs6WYXyMJin98c",
      "urihash" : "LMPs6WYXyMJin98c",
      "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components, CoreSight SoC-600M",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596801392000,
      "topparentid" : 3849123,
      "numberofpages" : 584,
      "sysconcepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 3849123,
      "parentitem" : "5f36a71160a93e65927c7bb6",
      "concepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "documenttype" : "pdf",
      "isattachment" : "3849123",
      "sysindexeddate" : 1648715476000,
      "permanentid" : "921f4b2de962b25cd735c4b2093f9ff72fcb0cea5e1fb33bec8b8ff2a3aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36a71560a93e65927c7dcb",
      "transactionid" : 861216,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System Components.",
      "date" : 1648715475000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715475904294412,
      "sysisattachment" : "3849123",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3849123,
      "size" : 3082265,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715451951,
      "syssubject" : "This book describes the CoreSight SoC-600M System Components.",
      "syssize" : 3082265,
      "sysdate" : 1648715475000,
      "topparent" : "3849123",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3849123,
      "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
      "wordcount" : 3622,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715476000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715475904294412,
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word âpartnerâ in reference to Armâs customers is not intended to create ... All rights reserved. ... Copyright Â© 2019, 2020 Arm Limited (or its affiliates).",
    "FirstSentences" : "ArmÂ® CoreSightâ¢ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright Â© 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en ArmÂ® CoreSightâ¢ ..."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug signals",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "firstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug signals ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "BeDsIWvnjGA6Hhtv",
        "urihash" : "BeDsIWvnjGA6Hhtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "6f19b789721c080a001242382b9e97c1bd038e37c84b78a9c4ed7bc50e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6560",
        "transactionid" : 861215,
        "title" : "Debug signals ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431162515205,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417401,
        "syssize" : 3129,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431162515205,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "syscollection" : "default"
      },
      "Title" : "Debug signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "Excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "FirstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ... ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ... ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "6m71WOZZNAU81YIJ",
        "urihash" : "6m71WOZZNAU81YIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "2945061de207a86c464919befbd6709c6abb5f53f4cf59b81ac15e1b3edd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6558",
        "transactionid" : 861215,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431132830945,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417433,
        "syssize" : 204,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431132830945,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ... ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ... ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "L8LÃ±gr9nD78mk6AB",
        "urihash" : "L8LÃ±gr9nD78mk6AB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "942d8578b8ab7bea1cf81b66539695b2c41f030776ec5eaca1a0501ec46a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a651d",
        "transactionid" : 861215,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431078623204,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 1692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417391,
        "syssize" : 1692,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/debug-support/about-debug?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431078623204,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ..."
    } ],
    "totalNumberOfChildResults" : 98,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0145",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494277",
      "sysurihash" : "THGGUyevuO76aSN8",
      "urihash" : "THGGUyevuO76aSN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176306888000,
      "topparentid" : 3494277,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374782000,
      "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715431000,
      "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e287efd977155116a64f5",
      "transactionid" : 861215,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648715431000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0145:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715431253038249,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715417433,
      "syssize" : 1642,
      "sysdate" : 1648715431000,
      "haslayout" : "1",
      "topparent" : "3494277",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494277,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715431000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0145/b/?lang=en",
      "modified" : 1638973986000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715431253038249,
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
  }, {
    "title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED âAS ISâ. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "ArmÂ® CortexÂ®-A76 Core Revision: r4p1 Technical Reference Manual Copyright Â© 2016â2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en ArmÂ® CortexÂ®-A76 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yÃ±k9jh3scqwsB",
        "urihash" : "6Y3yÃ±k9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yÃ±k9jh3scqwsB",
        "urihash" : "6Y3yÃ±k9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "document_number" : "100798",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874104",
      "sysauthor" : "ARM",
      "sysurihash" : "bcegoÃ°nbZNKYTbIQ",
      "urihash" : "bcegoÃ°nbZNKYTbIQ",
      "sysuri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599479651000,
      "topparentid" : 3874104,
      "numberofpages" : 620,
      "sysconcepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 3874104,
      "parentitem" : "5f562083235b3560a01e03ba",
      "concepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "documenttype" : "pdf",
      "isattachment" : "3874104",
      "sysindexeddate" : 1648715430000,
      "permanentid" : "42540a37c5bf5bff3fba0dfa50378f07ae2a4b0edb86e49c896a87d8299f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f562083235b3560a01e03bc",
      "transactionid" : 861215,
      "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the CortexÂ®âA76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648715429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100798:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715429760471574,
      "sysisattachment" : "3874104",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874104,
      "size" : 2527677,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715424315,
      "syssubject" : "This Technical Reference Manual is for the CortexÂ®âA76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2527677,
      "sysdate" : 1648715429000,
      "topparent" : "3874104",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874104,
      "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5121,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715430000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715429760471574,
      "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "Excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED âAS ISâ. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "ArmÂ® CortexÂ®-A76 Core Revision: r4p1 Technical Reference Manual Copyright Â© 2016â2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en ArmÂ® CortexÂ®-A76 Core Technical ..."
  }, {
    "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with Â® or â¢ are registered trademarks or trademarks of ARM ...",
    "firstSentences" : "ARMÂ® CoreLinkâ¢ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright Â© 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARMÂ® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RÃ±S0Uq00z2zvFpOa",
        "urihash" : "RÃ±S0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug and Trace Bus",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "firstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RÃ±S0Uq00z2zvFpOa",
          "urihash" : "RÃ±S0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug and Trace Bus ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "5HVifOCFpHOhy2RZ",
        "urihash" : "5HVifOCFpHOhy2RZ",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b611fc8ccce60c136f1ef7daf18bee863f6d2830f2777bcab44de2de326",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404243",
        "transactionid" : 861214,
        "title" : "Debug and Trace Bus ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400607202132,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 3456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 3456,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/debug-and-trace-bus?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400607202132,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "syscollection" : "default"
      },
      "Title" : "Debug and Trace Bus",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "Excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "FirstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. ... The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RÃ±S0Uq00z2zvFpOa",
          "urihash" : "RÃ±S0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "mVSGORHÃ°b2xTkzfN",
        "urihash" : "mVSGORHÃ°b2xTkzfN",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "cfc4ebe026161a2f83f20eeeae42f0e49cf86858411298bdfa3b1bdd8178",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404241",
        "transactionid" : 861214,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400022839274,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 250,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/about-debug?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400022839274,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. ... The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RÃ±S0Uq00z2zvFpOa",
        "urihash" : "RÃ±S0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    } ],
    "totalNumberOfChildResults" : 105,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "document_number" : "100052",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3436005",
      "sysauthor" : "ARM",
      "sysurihash" : "0B0xZw7aBÃ°lOw2S4",
      "urihash" : "0B0xZw7aBÃ°lOw2S4",
      "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1504021151000,
      "topparentid" : 3436005,
      "numberofpages" : 295,
      "sysconcepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
      "attachmentparentid" : 3436005,
      "parentitem" : "5e7b6e5916d2907d59404109",
      "concepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "documenttype" : "pdf",
      "isattachment" : "3436005",
      "sysindexeddate" : 1648715402000,
      "permanentid" : "cebd889c472f50b7f5381855ad0de186c5cc2985e28129d93c2cf6eeeb02",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6e5b16d2907d59404282",
      "transactionid" : 861214,
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "subject" : "This book is for the ARMÂ® CoreLinkÂ CCN-502 Cache Coherent Network.",
      "date" : 1648715402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100052:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715402117982882,
      "sysisattachment" : "3436005",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3436005,
      "size" : 1885885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715393818,
      "syssubject" : "This book is for the ARMÂ® CoreLinkÂ CCN-502 Cache Coherent Network.",
      "syssize" : 1885885,
      "sysdate" : 1648715402000,
      "topparent" : "3436005",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3436005,
      "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 3447,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715402000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715402117982882,
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with Â® or â¢ are registered trademarks or trademarks of ARM ...",
    "FirstSentences" : "ARMÂ® CoreLinkâ¢ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright Â© 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARMÂ® ..."
  }, {
    "title" : "ARM7TDMI-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "firstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright Â© ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright Â© ARM Limited 1998-2000. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OUL37XcgglpuZAJH",
        "urihash" : "OUL37XcgglpuZAJH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715398000,
        "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf7fd977155116a457f",
        "transactionid" : 861214,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398491308955,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 1808,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715398000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398491308955,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "The ARM7TDMI-S",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "firstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ARM7TDMI-S ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "8Nn9gxULKfÃ°vY4el",
        "urihash" : "8Nn9gxULKfÃ°vY4el",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b0f6cf74f1b0f18024222cb805099d23b9346f3806fc6e0176aacc1de3f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45d8",
        "transactionid" : 861214,
        "title" : "The ARM7TDMI-S ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400130151533,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 643,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400130151533,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "syscollection" : "default"
      },
      "Title" : "The ARM7TDMI-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "Excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "FirstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ..."
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "ws4MkBe5n07YTKqy",
        "urihash" : "ws4MkBe5n07YTKqy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "7e8aecd7f9209e1fc66467d5089f22508ba58b9f091e7d93e7682760fe4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a460b",
        "transactionid" : 861214,
        "title" : "Timing diagrams ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400082610878,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 873,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 873,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400082610878,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ..."
    }, {
      "title" : "Connecting multiple coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "firstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Connecting multiple coprocessors ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OMDbyn07BrewrUFS",
        "urihash" : "OMDbyn07BrewrUFS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "e4cfee23be1e40dee9a60482d01858f262589a50a9102685dca714c9aeaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45e0",
        "transactionid" : 861214,
        "title" : "Connecting multiple coprocessors ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715399988916155,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 481,
        "sysdate" : 1648715399000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715399988916155,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "Connecting multiple coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "Excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "FirstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ..."
    } ],
    "totalNumberOfChildResults" : 177,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM7TDMI-S Technical Reference Manual ",
      "document_number" : "ddi0084",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3481045",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "3PP9PTtMoppH9IEs",
      "urihash" : "3PP9PTtMoppH9IEs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "systransactionid" : 861214,
      "copyright" : "Copyright Â© ARM Limited 1998-2000. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176381829000,
      "topparentid" : 3481045,
      "numberofpages" : 216,
      "sysconcepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3481045,
      "parentitem" : "5e8e1bf7fd977155116a457f",
      "concepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "documenttype" : "pdf",
      "isattachment" : "3481045",
      "sysindexeddate" : 1648715400000,
      "permanentid" : "7655b5570015e5824b747648b9dbfa347144653f43b144c7ded6b9861bfd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1bf9fd977155116a4658",
      "transactionid" : 861214,
      "title" : "ARM7TDMI-S Technical Reference Manual ",
      "date" : 1648715400000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0084:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715400546670568,
      "sysisattachment" : "3481045",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3481045,
      "size" : 1125789,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715391962,
      "syssize" : 1125789,
      "sysdate" : 1648715400000,
      "topparent" : "3481045",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3481045,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
      "wordcount" : 2415,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715400000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715400546670568,
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "Excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "FirstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright Â© ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright Â© ARM Limited 1998-2000. All ..."
  }, {
    "title" : "Page table walk cache",
    "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. ... The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "firstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "R8dU3ffo4vw1Epcb",
        "urihash" : "R8dU3ffo4vw1Epcb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715371000,
        "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a52",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715371000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715371257434733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3988,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 3988,
        "sysdate" : 1648715371000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 275,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715371000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715371257434733,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright Â© 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "E390Ib0M7MdKIU37",
        "urihash" : "E390Ib0M7MdKIU37",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "keywords" : "CoreLink 500, Controllers",
        "systransactionid" : 861214,
        "copyright" : "Copyright Â©â¬2013, 2014, 2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "numberofpages" : 105,
        "sysconcepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "documenttype" : "pdf",
        "isattachment" : "4374535",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "0f8e5771f22bebcfd54d55d96a11673cd5d050bb4f48206ac618c6810c32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca6c8052b1608761ab4",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "subject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377504460737,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 929056,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715369619,
        "syssubject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "syssize" : 929056,
        "sysdate" : 1648715377000,
        "topparent" : "4374535",
        "author" : "ARM Limited",
        "label_version" : "r2p4",
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 1939,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377504460737,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "Excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright Â© 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216"
    }, {
      "title" : "Micro TLB",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. ... The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "firstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Micro TLB ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "Gd5gpMHorrR7GzMI",
        "urihash" : "Gd5gpMHorrR7GzMI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "f2e7b3c4f9c6da6dc61ed566a11626618cade3de022a573149c2b17b7cc7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a78",
        "transactionid" : 861214,
        "title" : "Micro TLB ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377868737646,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 484,
        "sysdate" : 1648715377000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377868737646,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "syscollection" : "default"
      },
      "Title" : "Micro TLB",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "Excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. ... The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "FirstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "firstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "bHSCNkdFcl33BLHu",
        "urihash" : "bHSCNkdFcl33BLHu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715376000,
        "permanentid" : "8e4dceacc2877f591a5724e856c1ba156ee0a59e682a978121a64442fabb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a6c",
        "transactionid" : 861214,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715376000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715376267519592,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 1718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 1718,
        "sysdate" : 1648715376000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715376000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/about-the-functions?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715376267519592,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "Excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "FirstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Page table walk cache ",
      "document_number" : "ddi0517",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4374535",
      "sysurihash" : "EH5uV1iDY0hUzhaq",
      "urihash" : "EH5uV1iDY0hUzhaq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460490449000,
      "topparentid" : 4374535,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531493000,
      "sysconcepts" : "caches ; TCU",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
      "attachmentparentid" : 4374535,
      "parentitem" : "5e908ca5c8052b1608761a52",
      "concepts" : "caches ; TCU",
      "documenttype" : "html",
      "isattachment" : "4374535",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715377000,
      "permanentid" : "4eb30e5fa32254ed1ec93f624eb8a19c8992579ab892870ccaa4f3b65058",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908ca5c8052b1608761a7b",
      "transactionid" : 861214,
      "title" : "Page table walk cache ",
      "products" : [ "CoreLink MMU-500" ],
      "date" : 1648715377000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0517:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715377934583246,
      "sysisattachment" : "4374535",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4374535,
      "size" : 235,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715367514,
      "syssize" : 235,
      "sysdate" : 1648715377000,
      "haslayout" : "1",
      "topparent" : "4374535",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4374535,
      "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715377000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "modified" : 1639139088000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715377934583246,
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "syscollection" : "default"
    },
    "Title" : "Page table walk cache",
    "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "Excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. ... The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "FirstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "excerpt" : "Chapter 2. ... Functional description This chapter describes the functionality of the MTB. ... It contains the following sections: About the functions. ... Interfaces. ... Operation.",
    "firstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "hTmrk12nc0oelp2x",
        "urihash" : "hTmrk12nc0oelp2x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762031",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317281388229,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 4026,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 266,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317281388229,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. ... Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "Z5onyT1XSrTFfSVS",
        "urihash" : "Z5onyT1XSrTFfSVS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "186d34191250622635449192b88e8343054530a7d98bf1258e02de087758",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762106",
        "transactionid" : 861213,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318867571583,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 272,
        "sysdate" : 1648715318000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/example-programming-sequences?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318867571583,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. ... Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    }, {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. ... All rights reserved. ... Please follow ARMâs trademark usage guidelines at ,",
      "firstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright Â© 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "XYfFHEARoKCjKlG2",
        "urihash" : "XYfFHEARoKCjKlG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "keywords" : "CoreSight for Cortex-M, Micro Trace Buffer (MTB), CoreSight, On-chip Debug & Trace",
        "systransactionid" : 861213,
        "copyright" : "Copyright Â©â¬2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "numberofpages" : 58,
        "sysconcepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "documenttype" : "pdf",
        "isattachment" : "3527814",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "dc72db3d1f931b37906ccdcbdd81de6bfbef18a0bb60c902f5b2f0aa9a1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762125",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "subject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318779472326,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 560711,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715268961,
        "syssubject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "syssize" : 560711,
        "sysdate" : 1648715318000,
        "topparent" : "3527814",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 1273,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318779472326,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. ... All rights reserved. ... Please follow ARMâs trademark usage guidelines at ,",
      "FirstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright Â© 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ..."
    }, {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "excerpt" : "Operation This section describes the operation of the MTB. ... It contains the following sections: MTB execution trace packet format. ... Trace start and stop. ... Operation Cortex-M23",
      "firstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "GQoxFPVYe4LilMcg",
        "urihash" : "GQoxFPVYe4LilMcg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "packet format",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "packet format",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "89767494ca589d6bb7c9a742d2b414455125d549ed8bb6353c9cbf3b832c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b16087620b4",
        "transactionid" : 861213,
        "title" : "Operation ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317568325171,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 172,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/functional-description/operation?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317568325171,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "Excerpt" : "Operation This section describes the operation of the MTB. ... It contains the following sections: MTB execution trace packet format. ... Trace start and stop. ... Operation Cortex-M23",
      "FirstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23"
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0564",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3527814",
      "sysurihash" : "rzqBhcZUErjtzgfb",
      "urihash" : "rzqBhcZUErjtzgfb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "systransactionid" : 861213,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1479763413000,
      "topparentid" : 3527814,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "functionality ; Interfaces",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3527814,
      "parentitem" : "5e90936ec8052b1608762031",
      "concepts" : "functionality ; Interfaces",
      "documenttype" : "html",
      "isattachment" : "3527814",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715321000,
      "permanentid" : "5333f730ff4618cfed0430bd9f7de1e31685c97557356ca43e2a8832ad27",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b1608762077",
      "transactionid" : 861213,
      "title" : "Functional description ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648715320000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0564:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715320473758892,
      "sysisattachment" : "3527814",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3527814,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715267305,
      "syssize" : 200,
      "sysdate" : 1648715320000,
      "haslayout" : "1",
      "topparent" : "3527814",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3527814,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715321000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0564/c/functional-description?lang=en",
      "modified" : 1639141004000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715320473758892,
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "Excerpt" : "Chapter 2. ... Functional description This chapter describes the functionality of the MTB. ... It contains the following sections: About the functions. ... Interfaces. ... Operation.",
    "FirstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ..."
  }, {
    "title" : "Output ports timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "firstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About cycle timings and interlock behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "firstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About cycle timings and interlock behavior ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "3XKcO8BtOzkjSÃ°x2",
        "urihash" : "3XKcO8BtOzkjSÃ°x2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "69dfd977ea858bdb0b597cc9a431a7b48440517dbb917ab4b36a9e21bee0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34983",
        "transactionid" : 861211,
        "title" : "About cycle timings and interlock behavior ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177492857076,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 993,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 993,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177492857076,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "About cycle timings and interlock behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "Excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "FirstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ..."
    }, {
      "title" : "Conditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "excerpt" : "Conditional instructions Most instructions execute in one or two cycles. ... If these instructions fail their condition codes then they take one and two cycles respectively.",
      "firstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ... ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conditional instructions ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "7MÃ°p0rJuRxKpDBij",
        "urihash" : "7MÃ°p0rJuRxKpDBij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "b3455af15be39f4c3d10b8255162672a32bf5072c513f71fc97bb705f2ac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34985",
        "transactionid" : 861211,
        "title" : "Conditional instructions ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177318054564,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 1547,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 1547,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177318054564,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Conditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "Excerpt" : "Conditional instructions Most instructions execute in one or two cycles. ... If these instructions fail their condition codes then they take one and two cycles respectively.",
      "FirstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ..."
    } ],
    "totalNumberOfChildResults" : 515,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Output ports timing parameters ",
      "document_number" : "ddi0338",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4980825",
      "sysurihash" : "MrrkjQrPYc1804Ã°4",
      "urihash" : "MrrkjQrPYc1804Ã°4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185976033000,
      "topparentid" : 4980825,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368859000,
      "sysconcepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 4980825,
      "parentitem" : "5e8e115b88295d1e18d347b3",
      "concepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "documenttype" : "html",
      "isattachment" : "4980825",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715178000,
      "permanentid" : "699f96c698190d6cfc1f61edf430593b5822b910c946be9d97224fe0adb3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e115f88295d1e18d349a8",
      "transactionid" : 861211,
      "title" : "Output ports timing parameters ",
      "products" : [ "Arm11" ],
      "date" : 1648715178000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0338:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715178273123486,
      "sysisattachment" : "4980825",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4980825,
      "size" : 1035,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715129879,
      "syssize" : 1035,
      "sysdate" : 1648715178000,
      "haslayout" : "1",
      "topparent" : "4980825",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4980825,
      "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715178000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "modified" : 1639043807000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715178273123486,
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Output ports timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "Excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "FirstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ..."
  }, {
    "title" : "ARM9TDMI AC Characteristics",
    "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "excerpt" : "Chapter 8. ... ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "firstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright Â© 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright Â© 1998 ARM Limited. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "UKMKMswpVgTtlxSi",
        "urihash" : "UKMKMswpVgTtlxSi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "systransactionid" : 861210,
        "copyright" : "Copyright Â©â¬1998 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "numberofpages" : 144,
        "sysconcepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "documenttype" : "pdf",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715144000,
        "permanentid" : "ce70976d7b3689900243c9986c6463954789b16bdbea03653b91226724cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db588295d1e18d364b7",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "date" : 1648715144000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715144378739886,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 2200532,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715097614,
        "syssize" : 2200532,
        "sysdate" : 1648715144000,
        "topparent" : "3484260",
        "author" : "ARM Limited",
        "label_version" : "0.0",
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 1911,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715144000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715144378739886,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "Excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "FirstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright Â© 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright Â© 1998 ARM Limited. All rights reserved."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Instruction register",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "excerpt" : "Instruction register The instruction register is four bits in length. ... There is no parity bit. ... The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "firstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Instruction register ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "uFIWEtGO3btpbjRY",
        "urihash" : "uFIWEtGO3btpbjRY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "instruction register ; controller state ; parity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instruction register ; controller state ; parity",
        "documenttype" : "html",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715140000,
        "permanentid" : "06e41d3498eaa919ebd5d6163d919801e289c61fa353d24331ec73d62931",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36457",
        "transactionid" : 861210,
        "title" : "Instruction register ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140960715622,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095178,
        "syssize" : 220,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715140000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140960715622,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "syscollection" : "default"
      },
      "Title" : "Instruction register",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "Excerpt" : "Instruction register The instruction register is four bits in length. ... There is no parity bit. ... The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "FirstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI AC Characteristics ",
      "document_number" : "ddi0091",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484260",
      "sysurihash" : "rFUMUKVlpqÃ±46uBX",
      "urihash" : "rFUMUKVlpqÃ±46uBX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "systransactionid" : 861210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1217763467000,
      "topparentid" : 3484260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372020000,
      "sysconcepts" : "timing parameters ; AC Characteristics",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3484260,
      "parentitem" : "5e8e1db488295d1e18d36422",
      "concepts" : "timing parameters ; AC Characteristics",
      "documenttype" : "html",
      "isattachment" : "3484260",
      "sysindexeddate" : 1648715145000,
      "permanentid" : "b9d0456b2042313ca1348936cf3fd67e46814791e3cacc318531fc9d2bb6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1db588295d1e18d36485",
      "transactionid" : 861210,
      "title" : "ARM9TDMI AC Characteristics ",
      "products" : [ "Arm9" ],
      "date" : 1648715145000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0091:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715145137598668,
      "sysisattachment" : "3484260",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484260,
      "size" : 239,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715095239,
      "syssize" : 239,
      "sysdate" : 1648715145000,
      "haslayout" : "1",
      "topparent" : "3484260",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484260,
      "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715145000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "modified" : 1638964501000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715145137598668,
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI AC Characteristics",
    "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "Excerpt" : "Chapter 8. ... ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ..."
  }, {
    "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "firstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright Â© 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. ... Interfaces CoreLink NIC-301",
      "firstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "XqÃ°NKÃ±70VqPv33k3",
        "urihash" : "XqÃ°NKÃ±70VqPv33k3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "interfaces ; CoreLink Network ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "concepts" : "interfaces ; CoreLink Network ; subsections",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "70505f8ef831cb9de8b16a047a46a63a7e1d16f257e43e18696d025ab45a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7ba1",
        "transactionid" : 861208,
        "title" : "Interfaces ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063948476318,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 182,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/functional-description/interfaces?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063948476318,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. ... Interfaces CoreLink NIC-301",
      "FirstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301"
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "excerpt" : "Chapter 1. ... Introduction This chapter introduces the CoreLink Network Interconnect. ... It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "uUEsIG5BSele8Iu2",
        "urihash" : "uUEsIG5BSele8Iu2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "d0106e8cc9fd9d4e9f430883e3a8acf13349ee558085313957ff9f778839",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7b98",
        "transactionid" : 861208,
        "title" : "Introduction ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063919954850,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055105,
        "syssize" : 289,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/introduction?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063919954850,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "Excerpt" : "Chapter 1. ... Introduction This chapter introduces the CoreLink Network Interconnect. ... It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "document_number" : "ddi0397",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497103",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "YÃ±9zFN4G2CH7jsYC",
      "urihash" : "YÃ±9zFN4G2CH7jsYC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "keywords" : "Interconnect, AXI interconnect, AHB interconnect",
      "systransactionid" : 861208,
      "copyright" : "Copyright Â©â¬2006-2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1332338632000,
      "topparentid" : 3497103,
      "numberofpages" : 48,
      "sysconcepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3497103,
      "parentitem" : "5e8e3046fd977155116a7b8a",
      "concepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "documenttype" : "pdf",
      "isattachment" : "3497103",
      "sysindexeddate" : 1648715073000,
      "permanentid" : "e5421b81d937a5ace98fed1c69937c7f2a68eb335a6484a6e8475988bf58",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3047fd977155116a7bda",
      "transactionid" : 861208,
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "date" : 1648715073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0397:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715073624037900,
      "sysisattachment" : "3497103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497103,
      "size" : 474704,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715056642,
      "syssubject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "syssize" : 474704,
      "sysdate" : 1648715073000,
      "topparent" : "3497103",
      "author" : "ARM Limited",
      "label_version" : "r2p3",
      "systopparentid" : 3497103,
      "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
      "wordcount" : 1342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715073000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715073624037900,
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "Excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "FirstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright Â© 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "excerpt" : "FIFO This block buffers bursts of trace packets. ... Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "firstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "4DGxFF3aN9dunQNJ",
        "urihash" : "4DGxFF3aN9dunQNJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715051000,
        "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abd5",
        "transactionid" : 861208,
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715051000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715051487162166,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4087,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 4087,
        "sysdate" : 1648715051000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715051000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715051487162166,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
    },
    "childResults" : [ {
      "title" : "Low power state behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "firstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low power state behavior ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "j5QMAbDCDrGFzcWs",
        "urihash" : "j5QMAbDCDrGFzcWs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715070000,
        "permanentid" : "38f31953002ca93a499dc0c2af329f6cb29c6f310663ad5e1d39e0f75482",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac09",
        "transactionid" : 861208,
        "title" : "Low power state behavior ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715070358333510,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 847,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 847,
        "sysdate" : 1648715070000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715070358333510,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "syscollection" : "default"
      },
      "Title" : "Low power state behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "Excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "FirstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ..."
    }, {
      "title" : "Micro-architectural exceptions",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "firstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Micro-architectural exceptions ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "lauWP9sIPg5Aso0P",
        "urihash" : "lauWP9sIPg5Aso0P",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "fad4535cb243f1f36884a86639e3fac4494457f40ada674a9065ea7a8bde",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac0b",
        "transactionid" : 861208,
        "title" : "Micro-architectural exceptions ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069643958582,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 301,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069643958582,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Micro-architectural exceptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "Excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "FirstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region."
    }, {
      "title" : "Global timestamping",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. ... This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "firstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Global timestamping ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "IrrSE81fQXCYFmtl",
        "urihash" : "IrrSE81fQXCYFmtl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "d36b407041c2d8e93236d7507d3865c3634d31e61d98e2c08bc4eb86dc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abf9",
        "transactionid" : 861208,
        "title" : "Global timestamping ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069533354160,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 421,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 421,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069533354160,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "syscollection" : "default"
      },
      "Title" : "Global timestamping",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "Excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. ... This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "FirstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0494",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3518400",
      "sysurihash" : "g8S85nwÃ±alBfVCYA",
      "urihash" : "g8S85nwÃ±alBfVCYA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1440600647000,
      "topparentid" : 3518400,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586523645000,
      "sysconcepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
      "attachmentparentid" : 3518400,
      "parentitem" : "5e906dfd8259fe2368e2abd5",
      "concepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "documenttype" : "html",
      "isattachment" : "3518400",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715070000,
      "permanentid" : "be2aaf81c8a4e3b6ea8d64360099b397416fda699dbdc4a4ab6c5ee2d295",
      "syslanguage" : [ "English" ],
      "itemid" : "5e906dfd8259fe2368e2abf5",
      "transactionid" : 861208,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-M7" ],
      "date" : 1648715070000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0494:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715070482101034,
      "sysisattachment" : "3518400",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3518400,
      "size" : 185,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715046763,
      "syssize" : 185,
      "sysdate" : 1648715070000,
      "haslayout" : "1",
      "topparent" : "3518400",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3518400,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715070000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "modified" : 1639137344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715070482101034,
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "Excerpt" : "FIFO This block buffers bursts of trace packets. ... Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7"
  }, {
    "title" : "ARM926EJ-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "firstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright Â© 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright Â© 2001-2008 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM926EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM926EJ-S Technical Reference Manual ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "AygvuNZÃ±mM6GPKFF",
        "urihash" : "AygvuNZÃ±mM6GPKFF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0e88295d1e18d3a8d2",
        "transactionid" : 861207,
        "title" : "ARM926EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018381195124,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2092,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 2092,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018381195124,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. ... To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "firstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZÃ±mM6GPKFF",
          "urihash" : "AygvuNZÃ±mM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB clocking ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "LEd7Or7FBOmhZqBA",
        "urihash" : "LEd7Or7FBOmhZqBA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "1691aacc7adf3489a4164b6264b3dabe6844ba5b55d3e45c1f8f60487f23",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a93b",
        "transactionid" : 861207,
        "title" : "AHB clocking ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018616141135,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 865,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018616141135,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "syscollection" : "default"
      },
      "Title" : "AHB clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "Excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. ... To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "FirstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ..."
    }, {
      "title" : "About the bus interface unit",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. ... The BIU contains separate masters for both instruction and data access enabling ...",
      "firstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZÃ±mM6GPKFF",
          "urihash" : "AygvuNZÃ±mM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the bus interface unit ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "22RSVBaveUVdXnu3",
        "urihash" : "22RSVBaveUVdXnu3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "afe8ec281dc9a902fade85d65eb46b07a6576e2d9265844cf9887a7ff153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a934",
        "transactionid" : 861207,
        "title" : "About the bus interface unit ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018578178211,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 852,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 852,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018578178211,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "syscollection" : "default"
      },
      "Title" : "About the bus interface unit",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "Excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. ... The BIU contains separate masters for both instruction and data access enabling ...",
      "FirstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ..."
    }, {
      "title" : "Supported AHB transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. ... The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "firstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZÃ±mM6GPKFF",
          "urihash" : "AygvuNZÃ±mM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ... ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Supported AHB transfers ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "21hVNFijCGwSBXUj",
        "urihash" : "21hVNFijCGwSBXUj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "a846827b79597267d40d536ad0adc63082916dc8c9ff1db85dd3a4308f26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a935",
        "transactionid" : 861207,
        "title" : "Supported AHB transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018510071836,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 301,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018510071836,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "syscollection" : "default"
      },
      "Title" : "Supported AHB transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "Excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. ... The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "FirstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM926EJ-S Technical Reference Manual ",
      "document_number" : "ddi0198",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507508",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "5Ã±ihsFz9Ã±E7zeMKh",
      "urihash" : "5Ã±ihsFz9Ã±E7zeMKh",
      "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "systransactionid" : 861207,
      "copyright" : "Copyright Â©â¬2001-2008 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1219940185000,
      "topparentid" : 3507508,
      "numberofpages" : 236,
      "sysconcepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3507508,
      "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
      "concepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "documenttype" : "pdf",
      "isattachment" : "3507508",
      "sysindexeddate" : 1648715020000,
      "permanentid" : "675447c06849334192a9ae332e5aabd87bb58142c7dfe0a365b761578020",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3d1088295d1e18d3a9b2",
      "transactionid" : 861207,
      "title" : "ARM926EJ-S Technical Reference Manual ",
      "date" : 1648715020000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0198:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715020499821540,
      "sysisattachment" : "3507508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507508,
      "size" : 1495050,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715017790,
      "syssize" : 1495050,
      "sysdate" : 1648715020000,
      "topparent" : "3507508",
      "author" : "ARM Limited",
      "label_version" : "r0p5",
      "systopparentid" : 3507508,
      "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
      "wordcount" : 2744,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715020000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715020499821540,
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM926EJ-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "Excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "FirstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright Â© 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright Â© 2001-2008 ARM Limited."
  }, {
    "title" : "ARM9E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "excerpt" : "http://www.arm.com ... Copyright Â© 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ... ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "firstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright Â© 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright Â© 1999, 2000 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9E-S Technical Reference Manual ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "0zTQ1JyymÃ±CnÃ°gQc",
        "urihash" : "0zTQ1JyymÃ±CnÃ°gQc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714946000,
        "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f16fd977155116a76da",
        "transactionid" : 861206,
        "title" : "ARM9E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946877464014,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 2166,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946877464014,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. ... All types of ARM coprocessors are supported.",
      "firstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymÃ±CnÃ°gQc",
          "urihash" : "0zTQ1JyymÃ±CnÃ°gQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "4IWZb04DgJZLxiiV",
        "urihash" : "4IWZb04DgJZLxiiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "7f5fe9d10e46f8b3d0c6ef2010de72b91dd2aa90c0769be7f18f0a8e55e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7752",
        "transactionid" : 861206,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947133400168,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 841,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 841,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947133400168,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. ... All types of ARM coprocessors are supported.",
      "FirstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ..."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. ... A coprocessor interface block pipelines the instruction and control signals so that ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymÃ±CnÃ°gQc",
          "urihash" : "0zTQ1JyymÃ±CnÃ°gQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "rYbmzPSRTP3aw9QÃ±",
        "urihash" : "rYbmzPSRTP3aw9QÃ±",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "5fe6169fe5b22c5b46ef9dfd1bbb1da0cddec26002ac13066fb562c9bc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7754",
        "transactionid" : 861206,
        "title" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947035075170,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 1298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 1298,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947035075170,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. ... A coprocessor interface block pipelines the instruction and control signals so that ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ..."
    }, {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "firstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymÃ±CnÃ°gQc",
          "urihash" : "0zTQ1JyymÃ±CnÃ°gQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ... ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "n3gHFQQcTq1lFHU7",
        "urihash" : "n3gHFQQcTq1lFHU7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "AC timing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "AC timing",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "0b1b24f3130f4321ad394484edc929f0a7e20fdbb8736ac20b2e8c68e7a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a77a8",
        "transactionid" : 861206,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946998106810,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 189,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 189,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/ac-parameters?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946998106810,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "Excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "FirstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    } ],
    "totalNumberOfChildResults" : 251,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9E-S Technical Reference Manual ",
      "document_number" : "ddi0165",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497375",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TAWÃ±MyTozc6JOFha",
      "urihash" : "TAWÃ±MyTozc6JOFha",
      "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "systransactionid" : 861206,
      "copyright" : "Copyright Â© 1999, 2000 ARM Limited. All rights reserved.. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172599364000,
      "topparentid" : 3497375,
      "numberofpages" : 290,
      "sysconcepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3497375,
      "parentitem" : "5e8e2f16fd977155116a76da",
      "concepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "documenttype" : "pdf",
      "isattachment" : "3497375",
      "sysindexeddate" : 1648714950000,
      "permanentid" : "4cf26f2f51a0d12e7bd7f62c863102fc44df3085984a600ffa7c9d2440ad",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f18fd977155116a77fb",
      "transactionid" : 861206,
      "title" : "ARM9E-S Technical Reference Manual ",
      "date" : 1648714949000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0165:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714949794810170,
      "sysisattachment" : "3497375",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497375,
      "size" : 1607937,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714946798,
      "syssize" : 1607937,
      "sysdate" : 1648714949000,
      "topparent" : "3497375",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3497375,
      "content_description" : "This document is the technical reference manual for the ARM9E-S.",
      "wordcount" : 2800,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714950000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714949794810170,
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM9E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "Excerpt" : "http://www.arm.com ... Copyright Â© 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ... ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "FirstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright Â© 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright Â© 1999, 2000 ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "clickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. ... Applications.",
    "firstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Advanced SIMD and VFP feature identification registers",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "firstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Advanced SIMD and VFP feature identification registers ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "h8W1ZrFaEYRM7hgL",
        "urihash" : "h8W1ZrFaEYRM7hgL",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "5d0b9a0830cd6bdcf4b0314949248ec25dc3a412789375822b1251313f31",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b3a",
        "transactionid" : 861288,
        "title" : "Advanced SIMD and VFP feature identification registers ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992676521739,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 729,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 729,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992676521739,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Advanced SIMD and VFP feature identification registers",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "Excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "FirstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ..."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. ... RO Read only.",
      "firstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "k8TL6Ã°eQY9RNCgGk",
        "urihash" : "k8TL6Ã°eQY9RNCgGk",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "b278f8d29283436f42c338a1ddeb0ad223346f97dbecebf66e9448829ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b39",
        "transactionid" : 861288,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992603507160,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 949,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992603507160,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. ... RO Read only.",
      "FirstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "100304",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815912",
      "sysurihash" : "OqsIIFSGk6zDKgtY",
      "urihash" : "OqsIIFSGk6zDKgtY",
      "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "systransactionid" : 861288,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432025775000,
      "topparentid" : 4815912,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304935000,
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815912,
      "parentitem" : "5e7dd567cbfe76649ba52b2e",
      "documenttype" : "html",
      "isattachment" : "4815912",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718992000,
      "permanentid" : "47f10af1f8f0ab384c4c6bdfb725c7187e8466e845c4d3542dab763decdb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd567cbfe76649ba52b33",
      "transactionid" : 861288,
      "title" : "Introduction ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648718992000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100304:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718992797547953,
      "sysisattachment" : "4815912",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815912,
      "size" : 269,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718968907,
      "syssize" : 269,
      "sysdate" : 1648718992000,
      "haslayout" : "1",
      "topparent" : "4815912",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815912,
      "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
      "wordcount" : 28,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718992000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100304/0001/introduction?lang=en",
      "modified" : 1636124095000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718992797547953,
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "ClickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "Excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. ... Applications.",
    "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ..."
  }, {
    "title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED âAS ISâ. ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. ... This document consists solely of commercial items.",
    "firstSentences" : "ArmÂ® CortexÂ®-A75 Core Revision: r3p1 Technical Reference Manual Copyright Â© 2016â2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en ArmÂ® CortexÂ®-A75 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "DyN1v0modb3fG9CK",
        "urihash" : "DyN1v0modb3fG9CK",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "24aafd705c06a6f578ef21f549b0af7b73cdaf636c7859159966e34760f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c6b",
        "transactionid" : 861336,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253405306581,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 1691,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 1691,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253405306581,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    }, {
      "title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. ... Bit field descriptions The TRCACVRn is a 64-bit register.",
      "firstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "4EHrÃ±f3nLly9Y21k",
        "urihash" : "4EHrÃ±f3nLly9Y21k",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "10b7c383579c3ee1074602ed8840ac053cb932bf0db750a80abdaa22d1b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c1d",
        "transactionid" : 861336,
        "title" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253385491989,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245166,
        "syssize" : 576,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253385491989,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "syscollection" : "default"
      },
      "Title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "Excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. ... Bit field descriptions The TRCACVRn is a 64-bit register.",
      "FirstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ..."
    } ],
    "totalNumberOfChildResults" : 598,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "document_number" : "100403",
      "document_version" : "0301",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4817213",
      "sysauthor" : "ARM",
      "sysurihash" : "Wd3IrBÃ°ioOYd0nvA",
      "urihash" : "Wd3IrBÃ°ioOYd0nvA",
      "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A75",
      "systransactionid" : 861336,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1532938753000,
      "topparentid" : 4817213,
      "numberofpages" : 826,
      "sysconcepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
      "attachmentparentid" : 4817213,
      "parentitem" : "5e7e09efa3736a0d2e8627db",
      "concepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "documenttype" : "pdf",
      "isattachment" : "4817213",
      "sysindexeddate" : 1648721256000,
      "permanentid" : "ecd0ad7956a6b3e1d37045182c0917857cdc6885f096faebe6fa0674cc4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f6a3736a0d2e862e90",
      "transactionid" : 861336,
      "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the CortexÂ®âA75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648721255000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100403:0301:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721255560673396,
      "sysisattachment" : "4817213",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4817213,
      "size" : 3276984,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721250787,
      "syssubject" : "This Technical Reference Manual is for the CortexÂ®âA75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 3276984,
      "sysdate" : 1648721255000,
      "topparent" : "4817213",
      "author" : "ARM",
      "label_version" : "r3p1",
      "systopparentid" : 4817213,
      "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721256000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721255560673396,
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED âAS ISâ. ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. ... This document consists solely of commercial items.",
    "FirstSentences" : "ArmÂ® CortexÂ®-A75 Core Revision: r3p1 Technical Reference Manual Copyright Â© 2016â2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en ArmÂ® CortexÂ®-A75 Core Technical ..."
  } ]
}