<dec f='linux/include/uapi/drm/i915_drm.h' l='1122' type='__u32'/>
<offset>32</offset>
<doc f='linux/include/uapi/drm/i915_drm.h' l='1110'>/**
	 * Tiling mode for the object (I915_TILING_NONE, I915_TILING_X,
	 * I915_TILING_Y).
	 *
	 * This value is to be set on request, and will be updated by the
	 * kernel on successful return with the actual chosen tiling layout.
	 *
	 * The tiling mode may be demoted to I915_TILING_NONE when the system
	 * has bit 6 swizzling that can&apos;t be managed correctly by GEM.
	 *
	 * Buffer contents become undefined when changing tiling_mode.
	 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='348' u='r' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='353' u='r' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='357' u='r' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='376' u='w' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='386' u='r' c='i915_gem_set_tiling_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='391' u='w' c='i915_gem_set_tiling_ioctl'/>
