#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Nov 23 11:43:20 2023
# Process ID: 3228
# Current directory: C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1
# Command line: vivado.exe -log hdmi_out_axis_broadcaster_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_out_axis_broadcaster_0_0.tcl
# Log file: C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1/hdmi_out_axis_broadcaster_0_0.vds
# Journal file: C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1\vivado.jou
# Running On: ARGUS-IT-WS1, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 10, Host memory: 34084 MB
#-----------------------------------------------------------
source hdmi_out_axis_broadcaster_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo/B.3/board.xml.
Resolution: Please contact your board vendor with this message.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 479.648 ; gain = 190.219
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/Boards/Zybo/Projects/hdmi_out/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xil_prj/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'd:/Work/Boards/Zybo/Projects/hdmi_out/repo/digilent/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/Xil_prj/library/if/tmds_v1_0/tmds.xml'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_out_axis_broadcaster_0_0
Command: synth_design -top hdmi_out_axis_broadcaster_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.117 ; gain = 440.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_out_axis_broadcaster_0_0' [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/synth/hdmi_out_axis_broadcaster_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_hdmi_out_axis_broadcaster_0_0' [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdl/top_hdmi_out_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_28_core' [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ipshared/5aab/hdl/axis_broadcaster_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_28_core' (0#1) [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ipshared/5aab/hdl/axis_broadcaster_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'tdata_hdmi_out_axis_broadcaster_0_0' [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdl/tdata_hdmi_out_axis_broadcaster_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_hdmi_out_axis_broadcaster_0_0' (0#1) [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdl/tdata_hdmi_out_axis_broadcaster_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_hdmi_out_axis_broadcaster_0_0' [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdl/tuser_hdmi_out_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_hdmi_out_axis_broadcaster_0_0' (0#1) [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdl/tuser_hdmi_out_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_hdmi_out_axis_broadcaster_0_0' (0#1) [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdl/top_hdmi_out_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_out_axis_broadcaster_0_0' (0#1) [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/synth/hdmi_out_axis_broadcaster_0_0.v:53]
WARNING: [Synth 8-7129] Port tuser[1] in module tuser_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[47] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[46] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[45] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[44] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[43] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[42] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[41] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[40] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[39] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[38] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[37] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[36] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[35] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[34] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[33] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[32] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tdata_hdmi_out_axis_broadcaster_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.562 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.562 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.562 ; gain = 555.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1450.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdmi_out_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xil_prj/hdmi_out/hdmi_out.gen/sources_1/bd/hdmi_out/ip/hdmi_out_axis_broadcaster_0_0/hdmi_out_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1507.602 ; gain = 0.797
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_1_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     1|
|3     |LUT6 |     2|
|4     |FDRE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1507.602 ; gain = 555.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1507.602 ; gain = 612.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1507.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1507.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a4fad639
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1507.602 ; gain = 1004.441
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1507.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1/hdmi_out_axis_broadcaster_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hdmi_out_axis_broadcaster_0_0, cache-ID = 6b5a4020c506a0d9
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1507.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_axis_broadcaster_0_0_synth_1/hdmi_out_axis_broadcaster_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_out_axis_broadcaster_0_0_utilization_synth.rpt -pb hdmi_out_axis_broadcaster_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 11:44:00 2023...
