{
  "family": "M36B",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "M36B": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "SSP0": {
          "instances": [
            {
              "name": "SSP0",
              "base": "0x40040000"
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "SSP Control Register 0"
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SSP Control Register 1"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "SSP Data Register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SSP Status Register"
            },
            "CPSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SSP Clock Prescaler Register"
            },
            "IMSC": {
              "offset": "0x14",
              "size": 32,
              "description": "SSP Interrupt Mask Set and Clear Register"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "SSP Raw Interrupt Status Register"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "SSP Masked Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "SSP Interrupt Clear Register"
            },
            "DMACR": {
              "offset": "0x24",
              "size": 32,
              "description": "SSP DMA Control Register"
            }
          },
          "bits": {
            "CR0": {
              "DSS": {
                "bit": 0,
                "description": "DSS",
                "width": 4
              },
              "FRF": {
                "bit": 4,
                "description": "FRF",
                "width": 2
              },
              "SPO": {
                "bit": 6,
                "description": "SPO"
              },
              "SPH": {
                "bit": 7,
                "description": "SPH"
              },
              "SCR": {
                "bit": 8,
                "description": "SCR",
                "width": 8
              }
            },
            "CR1": {
              "LBM": {
                "bit": 0,
                "description": "LBM"
              },
              "SSE": {
                "bit": 1,
                "description": "SSE"
              },
              "MS": {
                "bit": 2,
                "description": "MS"
              },
              "SOD": {
                "bit": 3,
                "description": "SOD"
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "DATA",
                "width": 16
              }
            },
            "SR": {
              "TFE": {
                "bit": 0,
                "description": "TFE"
              },
              "TNF": {
                "bit": 1,
                "description": "TNF"
              },
              "RNE": {
                "bit": 2,
                "description": "RNE"
              },
              "RFF": {
                "bit": 3,
                "description": "RFF"
              },
              "BSY": {
                "bit": 4,
                "description": "BSY"
              }
            },
            "CPSR": {
              "CPSDVSR": {
                "bit": 0,
                "description": "CPSDVSR",
                "width": 8
              }
            },
            "IMSC": {
              "RORIM": {
                "bit": 0,
                "description": "RORIM"
              },
              "RTIM": {
                "bit": 1,
                "description": "RTIM"
              },
              "RXIM": {
                "bit": 2,
                "description": "RXIM"
              },
              "TXIM": {
                "bit": 3,
                "description": "TXIM"
              }
            },
            "RIS": {
              "RORRIS": {
                "bit": 0,
                "description": "RORRIS"
              },
              "RTRIS": {
                "bit": 1,
                "description": "RTRIS"
              },
              "RXRIS": {
                "bit": 2,
                "description": "RXRIS"
              },
              "TXRIS": {
                "bit": 3,
                "description": "TXRIS"
              }
            },
            "MIS": {
              "RORMIS": {
                "bit": 0,
                "description": "RORMIS"
              },
              "RTMIS": {
                "bit": 1,
                "description": "RTMIS"
              },
              "RXMIS": {
                "bit": 2,
                "description": "RXMIS"
              },
              "TXMIS": {
                "bit": 3,
                "description": "TXMIS"
              }
            },
            "ICR": {
              "RORIC": {
                "bit": 0,
                "description": "RORIC"
              },
              "RTIC": {
                "bit": 1,
                "description": "RTIC"
              }
            },
            "DMACR": {
              "RXDMAE": {
                "bit": 0,
                "description": "RXDMAE"
              },
              "TXDMAE": {
                "bit": 1,
                "description": "TXDMAE"
              }
            }
          }
        },
        "SSP1": {
          "instances": [
            {
              "name": "SSP1",
              "base": "0x40041000"
            }
          ],
          "registers": {}
        },
        "SSP2": {
          "instances": [
            {
              "name": "SSP2",
              "base": "0x40042000"
            }
          ],
          "registers": {}
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x40048000"
            },
            {
              "name": "UART1",
              "base": "0x40049000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data Register"
            },
            "RSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Receive Status Register"
            },
            "ECR": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Clear Register"
            },
            "FR": {
              "offset": "0x18",
              "size": 32,
              "description": "Flag Register"
            },
            "ILPR": {
              "offset": "0x20",
              "size": 32,
              "description": "IrDA Low-power Counter register"
            },
            "IBDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Integer Baud Rate Register"
            },
            "FBDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Fractional Baud Rate Register"
            },
            "LCR_H": {
              "offset": "0x2C",
              "size": 32,
              "description": "Line Control Register"
            },
            "CR": {
              "offset": "0x30",
              "size": 32,
              "description": "Cntrol Register"
            },
            "IFLS": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt FIFO Level Select Register"
            },
            "IMSC": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Mask set_Clear Register"
            },
            "RIS": {
              "offset": "0x3C",
              "size": 32,
              "description": "Raw Interrupt Status Register"
            },
            "MIS": {
              "offset": "0x40",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "DMACR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA Control Register"
            }
          },
          "bits": {
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "DATA",
                "width": 8
              },
              "FE": {
                "bit": 8,
                "description": "FE"
              },
              "PE": {
                "bit": 9,
                "description": "PE"
              },
              "BE": {
                "bit": 10,
                "description": "BE"
              },
              "OE": {
                "bit": 11,
                "description": "OE"
              }
            },
            "RSR": {
              "FE": {
                "bit": 0,
                "description": "FE"
              },
              "PE": {
                "bit": 1,
                "description": "PE"
              },
              "BE": {
                "bit": 2,
                "description": "BE"
              },
              "OE": {
                "bit": 3,
                "description": "OE"
              }
            },
            "ECR": {
              "FE": {
                "bit": 0,
                "description": "FE"
              },
              "PE": {
                "bit": 1,
                "description": "PE"
              },
              "BE": {
                "bit": 2,
                "description": "BE"
              },
              "OE": {
                "bit": 3,
                "description": "OE"
              }
            },
            "FR": {
              "CTS": {
                "bit": 0,
                "description": "CTS"
              },
              "DSR": {
                "bit": 1,
                "description": "DSR"
              },
              "DCD": {
                "bit": 2,
                "description": "DCD"
              },
              "BUSY": {
                "bit": 3,
                "description": "BUSY"
              },
              "RXFE": {
                "bit": 4,
                "description": "RXFE"
              },
              "TXFF": {
                "bit": 5,
                "description": "TXFF"
              },
              "RXFF": {
                "bit": 6,
                "description": "RXFF"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "RI": {
                "bit": 8,
                "description": "RI"
              }
            },
            "ILPR": {
              "ILPDVSR": {
                "bit": 0,
                "description": "ILPDVSR",
                "width": 8
              }
            },
            "IBDR": {
              "BAUDDIVINT": {
                "bit": 0,
                "description": "BAUDDIVINT",
                "width": 16
              }
            },
            "FBDR": {
              "BAUDDIVFRAC": {
                "bit": 0,
                "description": "BAUDDIVFRAC",
                "width": 6
              }
            },
            "LCR_H": {
              "BRK": {
                "bit": 0,
                "description": "BRK"
              },
              "PEN": {
                "bit": 1,
                "description": "PEN"
              },
              "EPS": {
                "bit": 2,
                "description": "EPS"
              },
              "STP2": {
                "bit": 3,
                "description": "STP2"
              },
              "FEN": {
                "bit": 4,
                "description": "FEN"
              },
              "WLEN": {
                "bit": 5,
                "description": "WLEN",
                "width": 2
              },
              "SPS": {
                "bit": 7,
                "description": "SPS"
              }
            },
            "CR": {
              "UARTEN": {
                "bit": 0,
                "description": "UARTEN"
              },
              "SIREN": {
                "bit": 1,
                "description": "SIREN"
              },
              "SIRLP": {
                "bit": 2,
                "description": "SIRLP"
              },
              "TXE": {
                "bit": 8,
                "description": "TXE"
              },
              "RXE": {
                "bit": 9,
                "description": "RXE"
              },
              "DTR": {
                "bit": 10,
                "description": "DTR"
              },
              "RTS": {
                "bit": 11,
                "description": "RTS"
              },
              "RTSEN": {
                "bit": 14,
                "description": "RTSEN"
              },
              "CTSEN": {
                "bit": 15,
                "description": "CTSEN"
              }
            },
            "IFLS": {
              "TXIFLSEL": {
                "bit": 0,
                "description": "TXIFLSEL",
                "width": 3
              },
              "RXIFLSEL": {
                "bit": 3,
                "description": "RXIFLSEL",
                "width": 3
              }
            },
            "IMSC": {
              "RIMIM": {
                "bit": 0,
                "description": "RIMIM"
              },
              "CTSMIM": {
                "bit": 1,
                "description": "CTSMIM"
              },
              "DCDMIM": {
                "bit": 2,
                "description": "DCDMIM"
              },
              "DSRMIM": {
                "bit": 3,
                "description": "DSRMIM"
              },
              "RXIM": {
                "bit": 4,
                "description": "RXIM"
              },
              "TXIM": {
                "bit": 5,
                "description": "TXIM"
              },
              "RTIM": {
                "bit": 6,
                "description": "RTIM"
              },
              "FEIM": {
                "bit": 7,
                "description": "FEIM"
              },
              "PEIM": {
                "bit": 8,
                "description": "PEIM"
              },
              "BEIM": {
                "bit": 9,
                "description": "BEIM"
              },
              "OEIM": {
                "bit": 10,
                "description": "OEIM"
              }
            },
            "RIS": {
              "RIRMIS": {
                "bit": 0,
                "description": "RIRMIS"
              },
              "CTSRMIS": {
                "bit": 1,
                "description": "CTSRMIS"
              },
              "DCDRMIS": {
                "bit": 2,
                "description": "DCDRMIS"
              },
              "DSRRMIS": {
                "bit": 3,
                "description": "DSRRMIS"
              },
              "RXRIS": {
                "bit": 4,
                "description": "RXRIS"
              },
              "TXRIS": {
                "bit": 5,
                "description": "TXRIS"
              },
              "RTRIS": {
                "bit": 6,
                "description": "RTRIS"
              },
              "FERIS": {
                "bit": 7,
                "description": "FERIS"
              },
              "PERIS": {
                "bit": 8,
                "description": "PERIS"
              },
              "BERIS": {
                "bit": 9,
                "description": "BERIS"
              },
              "OERIS": {
                "bit": 10,
                "description": "OERIS"
              }
            },
            "MIS": {
              "RIMMIS": {
                "bit": 0,
                "description": "RIMMIS"
              },
              "CTSMMIS": {
                "bit": 1,
                "description": "CTSMMIS"
              },
              "DCDMMIS": {
                "bit": 2,
                "description": "DCDMMIS"
              },
              "DSRMMIS": {
                "bit": 3,
                "description": "DSRMMIS"
              },
              "RXMIS": {
                "bit": 4,
                "description": "RXMIS"
              },
              "TXMIS": {
                "bit": 5,
                "description": "TXMIS"
              },
              "RTMIS": {
                "bit": 6,
                "description": "RTMIS"
              },
              "FEMIS": {
                "bit": 7,
                "description": "FEMIS"
              },
              "PEMIS": {
                "bit": 8,
                "description": "PEMIS"
              },
              "BEMIS": {
                "bit": 9,
                "description": "BEMIS"
              },
              "OEMIS": {
                "bit": 10,
                "description": "OEMIS"
              }
            },
            "ICR": {
              "RIMIC": {
                "bit": 0,
                "description": "RIMIC"
              },
              "CTSMIC": {
                "bit": 1,
                "description": "CTSMIC"
              },
              "DCDMIC": {
                "bit": 2,
                "description": "DCDMIC"
              },
              "DSRMIC": {
                "bit": 3,
                "description": "DSRMIC"
              },
              "RXIC": {
                "bit": 4,
                "description": "RXIC"
              },
              "TXIC": {
                "bit": 5,
                "description": "TXIC"
              },
              "RTIC": {
                "bit": 6,
                "description": "RTIC"
              },
              "FEIC": {
                "bit": 7,
                "description": "FEIC"
              },
              "PEIC": {
                "bit": 8,
                "description": "PEIC"
              },
              "BEIC": {
                "bit": 9,
                "description": "BEIC"
              },
              "OEIC": {
                "bit": 10,
                "description": "OEIC"
              }
            },
            "DMACR": {
              "RXDMAE": {
                "bit": 0,
                "description": "RXDMAE"
              },
              "TXDMAE": {
                "bit": 1,
                "description": "TXDMAE"
              },
              "DMAONERR": {
                "bit": 2,
                "description": "DMAONERR"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAA",
              "base": "0x4004C000"
            },
            {
              "name": "DMAB",
              "base": "0x4004D000"
            }
          ],
          "registers": {
            "STATUS": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Status Register"
            },
            "CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "CTRLBASEPTR": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Control Data Base Pointer Register"
            },
            "ALTCTRLBASEPTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA Channel Alternate Control Data Base Pointer Register"
            },
            "CHNLSWREQUEST": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA Channel Software Request Register"
            },
            "CHNLUSEBURSTSET": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Channel Useburst Set Register"
            },
            "CHNLUSEBURSTCLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Channel Useburst Clear Register"
            },
            "CHNLREQMASKSET": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA Channel Request Mask Set Register"
            },
            "CHNLREQMASKCLR": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA Channel Request Mask Clear Register"
            },
            "CHNLENABLESET": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA Channel Enable Set Register"
            },
            "CHNLENABLECLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA Channel Enable Clear Register"
            },
            "CHNLPRIALTSET": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA Channel Primary-Alternate Set Register"
            },
            "CHNLPRIALTCLR": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA Channel Primary-Alternate Clear Register"
            },
            "CHNLPRIORITYSET": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA Channel Priority Set Register"
            },
            "CHNLPRIORITYCLR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA Channel Priority Clear Register"
            },
            "ERRCLR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA Bus Error Clear Register"
            }
          },
          "bits": {
            "STATUS": {
              "MASTER_ENABLE": {
                "bit": 0,
                "description": "MASTER_ENABLE"
              }
            },
            "CFG": {
              "MASTER_ENABLE": {
                "bit": 0,
                "description": "MASTER_ENABLE"
              }
            },
            "CTRLBASEPTR": {
              "CTRL_BASE_PTR": {
                "bit": 10,
                "description": "CTRL_BASE_PTR",
                "width": 22
              }
            },
            "ALTCTRLBASEPTR": {
              "ALT_CTRL_BASE_PTR": {
                "bit": 0,
                "description": "ALT_CTRL_BASE_PTR",
                "width": 32
              }
            },
            "CHNLSWREQUEST": {
              "CHNL_SW_REQUEST": {
                "bit": 0,
                "description": "CHNL_SW_REQUEST",
                "width": 32
              }
            },
            "CHNLUSEBURSTSET": {
              "CHNL_USEBURST_SET": {
                "bit": 0,
                "description": "CHNL_USEBURST_SET",
                "width": 32
              }
            },
            "CHNLUSEBURSTCLR": {
              "CHNL_USEBURST_CLR": {
                "bit": 0,
                "description": "CHNL_USEBURST_CLR",
                "width": 32
              }
            },
            "CHNLREQMASKSET": {
              "CHNL_REQ_MASK_SET": {
                "bit": 0,
                "description": "CHNL_REQ_MASK_SET",
                "width": 32
              }
            },
            "CHNLREQMASKCLR": {
              "CHNL_REQ_MASK_CLR": {
                "bit": 0,
                "description": "CHNL_REQ_MASK_CLR",
                "width": 32
              }
            },
            "CHNLENABLESET": {
              "CHNL_ENABLE_SET": {
                "bit": 0,
                "description": "CHNL_ENABLE_SET",
                "width": 32
              }
            },
            "CHNLENABLECLR": {
              "CHNL_ENABLE_CLR": {
                "bit": 0,
                "description": "CHNL_ENABLE_CLR",
                "width": 32
              }
            },
            "CHNLPRIALTSET": {
              "CHNL_PRI_ALT_SET": {
                "bit": 0,
                "description": "CHNL_PRI_ALT_SET",
                "width": 32
              }
            },
            "CHNLPRIALTCLR": {
              "CHNL_PRI_ALT_CLR": {
                "bit": 0,
                "description": "CHNL_PRI_ALT_CLR",
                "width": 32
              }
            },
            "CHNLPRIORITYSET": {
              "CHNL_PRIORITY_SET": {
                "bit": 0,
                "description": "CHNL_PRIORITY_SET",
                "width": 32
              }
            },
            "CHNLPRIORITYCLR": {
              "CHNL_PRIORITY_CLR": {
                "bit": 0,
                "description": "CHNL_PRIORITY_CLR",
                "width": 32
              }
            },
            "ERRCLR": {
              "ERR_CLR": {
                "bit": 0,
                "description": "ERR_CLR"
              }
            }
          }
        },
        "AD": {
          "instances": [
            {
              "name": "AD",
              "base": "0x40050000"
            }
          ],
          "registers": {
            "CLK": {
              "offset": "0x00",
              "size": 32,
              "description": "AD Conversion Clock Setting Register"
            },
            "MOD0": {
              "offset": "0x04",
              "size": 32,
              "description": "AD Mode Control Register 0"
            },
            "MOD1": {
              "offset": "0x08",
              "size": 32,
              "description": "AD Mode Control Register 1"
            },
            "MOD2": {
              "offset": "0x0C",
              "size": 32,
              "description": "AD Mode Control Register 2"
            },
            "MOD3": {
              "offset": "0x10",
              "size": 32,
              "description": "AD Mode Control Register 3"
            },
            "MOD4": {
              "offset": "0x14",
              "size": 32,
              "description": "AD Mode Control Register 4"
            },
            "MOD5": {
              "offset": "0x18",
              "size": 32,
              "description": "AD Mode Control Register 5"
            },
            "MOD6": {
              "offset": "0x1C",
              "size": 32,
              "description": "AD Mode Control Register 6"
            },
            "CMPCR0": {
              "offset": "0x24",
              "size": 32,
              "description": "AD Monitoring Setting Register 0"
            },
            "CMPCR1": {
              "offset": "0x28",
              "size": 32,
              "description": "AD Monitoring Setting Register 1"
            },
            "CMP0": {
              "offset": "0x2C",
              "size": 32,
              "description": "AD Conversion Result Comparison Register 0"
            },
            "CMP1": {
              "offset": "0x30",
              "size": 32,
              "description": "AD Conversion Result Comparison Register 1"
            },
            "REG00": {
              "offset": "0x34",
              "size": 32,
              "description": "AD Conversion Result Register 00"
            },
            "REG01": {
              "offset": "0x38",
              "size": 32,
              "description": "AD Conversion Result Register 01"
            },
            "REG02": {
              "offset": "0x3C",
              "size": 32,
              "description": "AD Conversion Result Register 02"
            },
            "REG03": {
              "offset": "0x40",
              "size": 32,
              "description": "AD Conversion Result Register 03"
            },
            "REG04": {
              "offset": "0x44",
              "size": 32,
              "description": "AD Conversion Result Register 04"
            },
            "REG05": {
              "offset": "0x48",
              "size": 32,
              "description": "AD Conversion Result Register 05"
            },
            "REG06": {
              "offset": "0x4C",
              "size": 32,
              "description": "AD Conversion Result Register 06"
            },
            "REG07": {
              "offset": "0x50",
              "size": 32,
              "description": "AD Conversion Result Register 07"
            },
            "REG08": {
              "offset": "0x54",
              "size": 32,
              "description": "AD Conversion Result Register 08"
            },
            "REG09": {
              "offset": "0x58",
              "size": 32,
              "description": "AD Conversion Result Register 09"
            },
            "REG10": {
              "offset": "0x5C",
              "size": 32,
              "description": "AD Conversion Result Register 10"
            },
            "REG11": {
              "offset": "0x60",
              "size": 32,
              "description": "AD Conversion Result Register 11"
            },
            "REG12": {
              "offset": "0x64",
              "size": 32,
              "description": "AD Conversion Result Register 12"
            },
            "REG13": {
              "offset": "0x68",
              "size": 32,
              "description": "AD Conversion Result Register 13"
            },
            "REG14": {
              "offset": "0x6C",
              "size": 32,
              "description": "AD Conversion Result Register 14"
            },
            "REG15": {
              "offset": "0x70",
              "size": 32,
              "description": "AD Conversion Result Register 15"
            },
            "REGSP": {
              "offset": "0x74",
              "size": 32,
              "description": "AD Conversion Result Register SP"
            }
          },
          "bits": {
            "CLK": {
              "ADCLK": {
                "bit": 0,
                "description": "ADCLK",
                "width": 3
              },
              "ADSH": {
                "bit": 4,
                "description": "ADSH",
                "width": 4
              }
            },
            "MOD0": {
              "ADS": {
                "bit": 0,
                "description": "ADS"
              },
              "HPADS": {
                "bit": 1,
                "description": "HPADS"
              }
            },
            "MOD1": {
              "ADHWE": {
                "bit": 0,
                "description": "ADHWE"
              },
              "ADHWS": {
                "bit": 1,
                "description": "ADHWS"
              },
              "HPADHWE": {
                "bit": 2,
                "description": "HPADHWE"
              },
              "HPADHWS": {
                "bit": 3,
                "description": "HPADHWS"
              },
              "RCUT": {
                "bit": 5,
                "description": "RCUT"
              },
              "I2AD": {
                "bit": 6,
                "description": "I2AD"
              },
              "DACON": {
                "bit": 7,
                "description": "DACON"
              }
            },
            "MOD2": {
              "ADCH": {
                "bit": 0,
                "description": "ADCH",
                "width": 4
              },
              "HPADCH": {
                "bit": 4,
                "description": "HPADCH",
                "width": 4
              }
            },
            "MOD3": {
              "SCAN": {
                "bit": 0,
                "description": "SCAN"
              },
              "REPEAT": {
                "bit": 1,
                "description": "REPEAT"
              },
              "ITM": {
                "bit": 4,
                "description": "ITM",
                "width": 3
              }
            },
            "MOD4": {
              "SCANSTA": {
                "bit": 0,
                "description": "SCANSTA",
                "width": 4
              },
              "SCANAREA": {
                "bit": 4,
                "description": "SCANAREA",
                "width": 4
              }
            },
            "MOD5": {
              "ADBF": {
                "bit": 0,
                "description": "ADBF"
              },
              "EOCF": {
                "bit": 1,
                "description": "EOCF"
              },
              "HPADBF": {
                "bit": 2,
                "description": "HPADBF"
              },
              "HPEOCF": {
                "bit": 3,
                "description": "HPEOCF"
              }
            },
            "MOD6": {
              "ADRST": {
                "bit": 0,
                "description": "ADRST",
                "width": 2
              }
            },
            "CMPCR0": {
              "AINS0": {
                "bit": 0,
                "description": "AINS0",
                "width": 4
              },
              "ADBIG0": {
                "bit": 4,
                "description": "ADBIG0"
              },
              "CMPCOND0": {
                "bit": 5,
                "description": "CMPCOND0"
              },
              "CMP0EN": {
                "bit": 7,
                "description": "CMP0EN"
              },
              "CMPCMT0": {
                "bit": 8,
                "description": "CMPCMT0",
                "width": 4
              }
            },
            "CMPCR1": {
              "AINS1": {
                "bit": 0,
                "description": "AINS1",
                "width": 4
              },
              "ADBIG1": {
                "bit": 4,
                "description": "ADBIG1"
              },
              "CMPCOND1": {
                "bit": 5,
                "description": "CMPCOND1"
              },
              "CMP1EN": {
                "bit": 7,
                "description": "CMP1EN"
              },
              "CMPCMT1": {
                "bit": 8,
                "description": "CMPCMT1",
                "width": 4
              }
            },
            "CMP0": {
              "AD0CMP": {
                "bit": 0,
                "description": "AD0CMP",
                "width": 12
              }
            },
            "CMP1": {
              "AD1CMP": {
                "bit": 0,
                "description": "AD1CMP",
                "width": 12
              }
            },
            "REG00": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG01": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG02": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG03": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG04": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG05": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG06": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG07": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG08": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG09": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG10": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG11": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG12": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG13": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG14": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REG15": {
              "ADR": {
                "bit": 0,
                "description": "ADR",
                "width": 12
              },
              "ADRF": {
                "bit": 12,
                "description": "ADRF"
              },
              "ADOVRF": {
                "bit": 13,
                "description": "ADOVRF"
              },
              "ADRF_MIR": {
                "bit": 16,
                "description": "ADRF_MIR"
              },
              "ADOVRF_MIR": {
                "bit": 17,
                "description": "ADOVRF_MIR"
              },
              "ADR_MIR": {
                "bit": 20,
                "description": "ADR_MIR",
                "width": 12
              }
            },
            "REGSP": {
              "ADSPR": {
                "bit": 0,
                "description": "ADSPR",
                "width": 12
              },
              "ADSPRF": {
                "bit": 12,
                "description": "ADSPRF"
              },
              "ADOVRSPF": {
                "bit": 13,
                "description": "ADOVRSPF"
              },
              "ADSPRF_MIR": {
                "bit": 16,
                "description": "ADSPRF_MIR"
              },
              "ADOVRSPF_MIR": {
                "bit": 17,
                "description": "ADOVRSPF_MIR"
              },
              "ADSPR_MIR": {
                "bit": 20,
                "description": "ADSPR_MIR",
                "width": 12
              }
            }
          }
        },
        "EXB": {
          "instances": [
            {
              "name": "EXB",
              "base": "0x4005C000"
            }
          ],
          "registers": {
            "MOD": {
              "offset": "0x00",
              "size": 32,
              "description": "External Bus Mode Register"
            },
            "AS0": {
              "offset": "0x10",
              "size": 32,
              "description": "External Bus Base Address and CS Space setting Register 0"
            },
            "AS1": {
              "offset": "0x14",
              "size": 32,
              "description": "External Bus Base Address and CS Space setting Register 1"
            },
            "AS2": {
              "offset": "0x18",
              "size": 32,
              "description": "External Bus Base Address and CS Space setting Register 2"
            },
            "AS3": {
              "offset": "0x1C",
              "size": 32,
              "description": "External Bus Base Address and CS Space setting Register 3"
            },
            "CS0": {
              "offset": "0x40",
              "size": 32,
              "description": "Chip Select and Wait Controller Register 0"
            },
            "CS1": {
              "offset": "0x44",
              "size": 32,
              "description": "Chip Select and Wait Controller Register 1"
            },
            "CS2": {
              "offset": "0x48",
              "size": 32,
              "description": "Chip Select and Wait Controller Register 2"
            },
            "CS3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Chip Select and Wait Controller Register 3"
            }
          },
          "bits": {
            "MOD": {
              "EXBSEL": {
                "bit": 0,
                "description": "EXBSEL"
              },
              "EXBWAIT": {
                "bit": 1,
                "description": "EXBWAIT",
                "width": 2
              }
            },
            "AS0": {
              "EXAR": {
                "bit": 0,
                "description": "EXAR",
                "width": 8
              },
              "SA": {
                "bit": 16,
                "description": "SA",
                "width": 16
              }
            },
            "AS1": {
              "EXAR": {
                "bit": 0,
                "description": "EXAR",
                "width": 8
              },
              "SA": {
                "bit": 16,
                "description": "SA",
                "width": 16
              }
            },
            "AS2": {
              "EXAR": {
                "bit": 0,
                "description": "EXAR",
                "width": 8
              },
              "SA": {
                "bit": 16,
                "description": "SA",
                "width": 16
              }
            },
            "AS3": {
              "EXAR": {
                "bit": 0,
                "description": "EXAR",
                "width": 8
              },
              "SA": {
                "bit": 16,
                "description": "SA",
                "width": 16
              }
            },
            "CS0": {
              "CSW0": {
                "bit": 0,
                "description": "CSW0"
              },
              "CSW1": {
                "bit": 1,
                "description": "CSW1"
              },
              "CSW2": {
                "bit": 2,
                "description": "CSW2"
              },
              "CSIW": {
                "bit": 8,
                "description": "CSIW",
                "width": 5
              },
              "RDS": {
                "bit": 16,
                "description": "RDS",
                "width": 2
              },
              "WRS": {
                "bit": 18,
                "description": "WRS",
                "width": 2
              },
              "ALEW": {
                "bit": 20,
                "description": "ALEW",
                "width": 2
              },
              "RDR": {
                "bit": 24,
                "description": "RDR",
                "width": 3
              },
              "WRR": {
                "bit": 27,
                "description": "WRR",
                "width": 3
              },
              "CSR": {
                "bit": 30,
                "description": "CSR",
                "width": 2
              }
            },
            "CS1": {
              "CSW0": {
                "bit": 0,
                "description": "CSW0"
              },
              "CSW1": {
                "bit": 1,
                "description": "CSW1"
              },
              "CSW2": {
                "bit": 2,
                "description": "CSW2"
              },
              "CSIW": {
                "bit": 8,
                "description": "CSIW",
                "width": 5
              },
              "RDS": {
                "bit": 16,
                "description": "RDS",
                "width": 2
              },
              "WRS": {
                "bit": 18,
                "description": "WRS",
                "width": 2
              },
              "ALEW": {
                "bit": 20,
                "description": "ALEW",
                "width": 2
              },
              "RDR": {
                "bit": 24,
                "description": "RDR",
                "width": 3
              },
              "WRR": {
                "bit": 27,
                "description": "WRR",
                "width": 3
              },
              "CSR": {
                "bit": 30,
                "description": "CSR",
                "width": 2
              }
            },
            "CS2": {
              "CSW0": {
                "bit": 0,
                "description": "CSW0"
              },
              "CSW1": {
                "bit": 1,
                "description": "CSW1"
              },
              "CSW2": {
                "bit": 2,
                "description": "CSW2"
              },
              "CSIW": {
                "bit": 8,
                "description": "CSIW",
                "width": 5
              },
              "RDS": {
                "bit": 16,
                "description": "RDS",
                "width": 2
              },
              "WRS": {
                "bit": 18,
                "description": "WRS",
                "width": 2
              },
              "ALEW": {
                "bit": 20,
                "description": "ALEW",
                "width": 2
              },
              "RDR": {
                "bit": 24,
                "description": "RDR",
                "width": 3
              },
              "WRR": {
                "bit": 27,
                "description": "WRR",
                "width": 3
              },
              "CSR": {
                "bit": 30,
                "description": "CSR",
                "width": 2
              }
            },
            "CS3": {
              "CSW0": {
                "bit": 0,
                "description": "CSW0"
              },
              "CSW1": {
                "bit": 1,
                "description": "CSW1"
              },
              "CSW2": {
                "bit": 2,
                "description": "CSW2"
              },
              "CSIW": {
                "bit": 8,
                "description": "CSIW",
                "width": 5
              },
              "RDS": {
                "bit": 16,
                "description": "RDS",
                "width": 2
              },
              "WRS": {
                "bit": 18,
                "description": "WRS",
                "width": 2
              },
              "ALEW": {
                "bit": 20,
                "description": "ALEW",
                "width": 2
              },
              "RDR": {
                "bit": 24,
                "description": "RDR",
                "width": 3
              },
              "WRR": {
                "bit": 27,
                "description": "WRR",
                "width": 3
              },
              "CSR": {
                "bit": 30,
                "description": "CSR",
                "width": 2
              }
            }
          }
        },
        "ADILV": {
          "instances": [
            {
              "name": "ADILV",
              "base": "0x40066000"
            }
          ],
          "registers": {
            "TRGSEL": {
              "offset": "0x10",
              "size": 32,
              "description": "Trigger Select Register"
            }
          },
          "bits": {
            "TRGSEL": {
              "TRGSELEN": {
                "bit": 0,
                "description": "TRGSELEN"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "TRGSEL",
                "width": 4
              },
              "HPTRGSEL": {
                "bit": 12,
                "description": "HPTRGSEL",
                "width": 4
              }
            }
          }
        },
        "PA": {
          "instances": [
            {
              "name": "PA",
              "base": "0x400C0000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PA Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PA Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PA Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PA Function Register 2"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PA Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PA Function Register 4"
            },
            "FR5": {
              "offset": "0x18",
              "size": 32,
              "description": "PA Function Register 5"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PA Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PA Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PA Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PA Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PA0": {
                "bit": 0,
                "description": "PA0"
              },
              "PA1": {
                "bit": 1,
                "description": "PA1"
              },
              "PA2": {
                "bit": 2,
                "description": "PA2"
              },
              "PA3": {
                "bit": 3,
                "description": "PA3"
              },
              "PA4": {
                "bit": 4,
                "description": "PA4"
              },
              "PA5": {
                "bit": 5,
                "description": "PA5"
              },
              "PA6": {
                "bit": 6,
                "description": "PA6"
              },
              "PA7": {
                "bit": 7,
                "description": "PA7"
              }
            },
            "CR": {
              "PA0C": {
                "bit": 0,
                "description": "PA0C"
              },
              "PA1C": {
                "bit": 1,
                "description": "PA1C"
              },
              "PA2C": {
                "bit": 2,
                "description": "PA2C"
              },
              "PA3C": {
                "bit": 3,
                "description": "PA3C"
              },
              "PA4C": {
                "bit": 4,
                "description": "PA4C"
              },
              "PA5C": {
                "bit": 5,
                "description": "PA5C"
              },
              "PA6C": {
                "bit": 6,
                "description": "PA6C"
              },
              "PA7C": {
                "bit": 7,
                "description": "PA7C"
              }
            },
            "FR1": {
              "PA0F1": {
                "bit": 0,
                "description": "PA0F1"
              },
              "PA1F1": {
                "bit": 1,
                "description": "PA1F1"
              },
              "PA2F1": {
                "bit": 2,
                "description": "PA2F1"
              },
              "PA3F1": {
                "bit": 3,
                "description": "PA3F1"
              },
              "PA4F1": {
                "bit": 4,
                "description": "PA4F1"
              },
              "PA5F1": {
                "bit": 5,
                "description": "PA5F1"
              },
              "PA6F1": {
                "bit": 6,
                "description": "PA6F1"
              },
              "PA7F1": {
                "bit": 7,
                "description": "PA7F1"
              }
            },
            "FR2": {
              "PA0F2": {
                "bit": 0,
                "description": "PA0F2"
              },
              "PA1F2": {
                "bit": 1,
                "description": "PA1F2"
              },
              "PA2F2": {
                "bit": 2,
                "description": "PA2F2"
              },
              "PA3F2": {
                "bit": 3,
                "description": "PA3F2"
              },
              "PA4F2": {
                "bit": 4,
                "description": "PA4F2"
              },
              "PA5F2": {
                "bit": 5,
                "description": "PA5F2"
              },
              "PA6F2": {
                "bit": 6,
                "description": "PA6F2"
              },
              "PA7F2": {
                "bit": 7,
                "description": "PA7F2"
              }
            },
            "FR3": {
              "PA3F3": {
                "bit": 3,
                "description": "PA3F3"
              },
              "PA5F3": {
                "bit": 5,
                "description": "PA5F3"
              },
              "PA6F3": {
                "bit": 6,
                "description": "PA6F3"
              },
              "PA7F3": {
                "bit": 7,
                "description": "PA7F3"
              }
            },
            "FR4": {
              "PA7F4": {
                "bit": 7,
                "description": "PA7F4"
              }
            },
            "FR5": {
              "PA7F5": {
                "bit": 7,
                "description": "PA7F5"
              }
            },
            "OD": {
              "PA0OD": {
                "bit": 0,
                "description": "PA0OD"
              },
              "PA1OD": {
                "bit": 1,
                "description": "PA1OD"
              },
              "PA2OD": {
                "bit": 2,
                "description": "PA2OD"
              },
              "PA3OD": {
                "bit": 3,
                "description": "PA3OD"
              },
              "PA4OD": {
                "bit": 4,
                "description": "PA4OD"
              },
              "PA5OD": {
                "bit": 5,
                "description": "PA5OD"
              },
              "PA6OD": {
                "bit": 6,
                "description": "PA6OD"
              },
              "PA7OD": {
                "bit": 7,
                "description": "PA7OD"
              }
            },
            "PUP": {
              "PA0UP": {
                "bit": 0,
                "description": "PA0UP"
              },
              "PA1UP": {
                "bit": 1,
                "description": "PA1UP"
              },
              "PA2UP": {
                "bit": 2,
                "description": "PA2UP"
              },
              "PA3UP": {
                "bit": 3,
                "description": "PA3UP"
              },
              "PA4UP": {
                "bit": 4,
                "description": "PA4UP"
              },
              "PA5UP": {
                "bit": 5,
                "description": "PA5UP"
              },
              "PA6UP": {
                "bit": 6,
                "description": "PA6UP"
              },
              "PA7UP": {
                "bit": 7,
                "description": "PA7UP"
              }
            },
            "PDN": {
              "PA0DN": {
                "bit": 0,
                "description": "PA0DN"
              },
              "PA1DN": {
                "bit": 1,
                "description": "PA1DN"
              },
              "PA2DN": {
                "bit": 2,
                "description": "PA2DN"
              },
              "PA3DN": {
                "bit": 3,
                "description": "PA3DN"
              },
              "PA4DN": {
                "bit": 4,
                "description": "PA4DN"
              },
              "PA5DN": {
                "bit": 5,
                "description": "PA5DN"
              },
              "PA6DN": {
                "bit": 6,
                "description": "PA6DN"
              },
              "PA7DN": {
                "bit": 7,
                "description": "PA7DN"
              }
            },
            "IE": {
              "PA0IE": {
                "bit": 0,
                "description": "PA0IE"
              },
              "PA1IE": {
                "bit": 1,
                "description": "PA1IE"
              },
              "PA2IE": {
                "bit": 2,
                "description": "PA2IE"
              },
              "PA3IE": {
                "bit": 3,
                "description": "PA3IE"
              },
              "PA4IE": {
                "bit": 4,
                "description": "PA4IE"
              },
              "PA5IE": {
                "bit": 5,
                "description": "PA5IE"
              },
              "PA6IE": {
                "bit": 6,
                "description": "PA6IE"
              },
              "PA7IE": {
                "bit": 7,
                "description": "PA7IE"
              }
            }
          }
        },
        "PB": {
          "instances": [
            {
              "name": "PB",
              "base": "0x400C0100"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PB Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PB Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PB Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PB Function Register 2"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PB Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PB Function Register 4"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PB Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PB Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PB Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PB Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PB0": {
                "bit": 0,
                "description": "PB0"
              },
              "PB1": {
                "bit": 1,
                "description": "PB1"
              },
              "PB2": {
                "bit": 2,
                "description": "PB2"
              },
              "PB3": {
                "bit": 3,
                "description": "PB3"
              },
              "PB4": {
                "bit": 4,
                "description": "PB4"
              },
              "PB5": {
                "bit": 5,
                "description": "PB5"
              },
              "PB6": {
                "bit": 6,
                "description": "PB6"
              }
            },
            "CR": {
              "PB0C": {
                "bit": 0,
                "description": "PB0C"
              },
              "PB1C": {
                "bit": 1,
                "description": "PB1C"
              },
              "PB2C": {
                "bit": 2,
                "description": "PB2C"
              },
              "PB3C": {
                "bit": 3,
                "description": "PB3C"
              },
              "PB4C": {
                "bit": 4,
                "description": "PB4C"
              },
              "PB5C": {
                "bit": 5,
                "description": "PB5C"
              },
              "PB6C": {
                "bit": 6,
                "description": "PB6C"
              }
            },
            "FR1": {
              "PB0F1": {
                "bit": 0,
                "description": "PB0F1"
              },
              "PB1F1": {
                "bit": 1,
                "description": "PB1F1"
              },
              "PB2F1": {
                "bit": 2,
                "description": "PB2F1"
              },
              "PB3F1": {
                "bit": 3,
                "description": "PB3F1"
              },
              "PB4F1": {
                "bit": 4,
                "description": "PB4F1"
              },
              "PB5F1": {
                "bit": 5,
                "description": "PB5F1"
              },
              "PB6F1": {
                "bit": 6,
                "description": "PB6F1"
              }
            },
            "FR2": {
              "PB2F2": {
                "bit": 2,
                "description": "PB2F2"
              },
              "PB3F2": {
                "bit": 3,
                "description": "PB3F2"
              },
              "PB4F2": {
                "bit": 4,
                "description": "PB4F2"
              },
              "PB5F2": {
                "bit": 5,
                "description": "PB5F2"
              },
              "PB6F2": {
                "bit": 6,
                "description": "PB6F2"
              }
            },
            "FR3": {
              "PB0F3": {
                "bit": 0,
                "description": "PB0F3"
              },
              "PB1F3": {
                "bit": 1,
                "description": "PB1F3"
              },
              "PB2F3": {
                "bit": 2,
                "description": "PB2F3"
              },
              "PB3F3": {
                "bit": 3,
                "description": "PB3F3"
              },
              "PB4F3": {
                "bit": 4,
                "description": "PB4F3"
              },
              "PB5F3": {
                "bit": 5,
                "description": "PB5F3"
              }
            },
            "FR4": {
              "PB2F4": {
                "bit": 2,
                "description": "PB2F4"
              },
              "PB3F4": {
                "bit": 3,
                "description": "PB3F4"
              },
              "PB4F4": {
                "bit": 4,
                "description": "PB4F4"
              },
              "PB5F4": {
                "bit": 5,
                "description": "PB5F4"
              },
              "PB6F4": {
                "bit": 6,
                "description": "PB6F4"
              }
            },
            "OD": {
              "PB0OD": {
                "bit": 0,
                "description": "PB0OD"
              },
              "PB1OD": {
                "bit": 1,
                "description": "PB1OD"
              },
              "PB2OD": {
                "bit": 2,
                "description": "PB2OD"
              },
              "PB3OD": {
                "bit": 3,
                "description": "PB3OD"
              },
              "PB4OD": {
                "bit": 4,
                "description": "PB4OD"
              },
              "PB5OD": {
                "bit": 5,
                "description": "PB5OD"
              },
              "PB6OD": {
                "bit": 6,
                "description": "PB6OD"
              }
            },
            "PUP": {
              "PB0UP": {
                "bit": 0,
                "description": "PB0UP"
              },
              "PB1UP": {
                "bit": 1,
                "description": "PB1UP"
              },
              "PB2UP": {
                "bit": 2,
                "description": "PB2UP"
              },
              "PB3UP": {
                "bit": 3,
                "description": "PB3UP"
              },
              "PB4UP": {
                "bit": 4,
                "description": "PB4UP"
              },
              "PB5UP": {
                "bit": 5,
                "description": "PB5UP"
              },
              "PB6UP": {
                "bit": 6,
                "description": "PB6UP"
              }
            },
            "PDN": {
              "PB0DN": {
                "bit": 0,
                "description": "PB0DN"
              },
              "PB1DN": {
                "bit": 1,
                "description": "PB1DN"
              },
              "PB2DN": {
                "bit": 2,
                "description": "PB2DN"
              },
              "PB3DN": {
                "bit": 3,
                "description": "PB3DN"
              },
              "PB4DN": {
                "bit": 4,
                "description": "PB4DN"
              },
              "PB5DN": {
                "bit": 5,
                "description": "PB5DN"
              },
              "PB6DN": {
                "bit": 6,
                "description": "PB6DN"
              }
            },
            "IE": {
              "PB0IE": {
                "bit": 0,
                "description": "PB0IE"
              },
              "PB1IE": {
                "bit": 1,
                "description": "PB1IE"
              },
              "PB2IE": {
                "bit": 2,
                "description": "PB2IE"
              },
              "PB3IE": {
                "bit": 3,
                "description": "PB3IE"
              },
              "PB4IE": {
                "bit": 4,
                "description": "PB4IE"
              },
              "PB5IE": {
                "bit": 5,
                "description": "PB5IE"
              }
            }
          }
        },
        "PC": {
          "instances": [
            {
              "name": "PC",
              "base": "0x400C0200"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PC Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PC Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PC Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PC Function Register 2"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PC Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PC Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PC Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PC Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PC0": {
                "bit": 0,
                "description": "PC0"
              },
              "PC1": {
                "bit": 1,
                "description": "PC1"
              },
              "PC2": {
                "bit": 2,
                "description": "PC2"
              },
              "PC3": {
                "bit": 3,
                "description": "PC3"
              },
              "PC4": {
                "bit": 4,
                "description": "PC4"
              },
              "PC5": {
                "bit": 5,
                "description": "PC5"
              }
            },
            "CR": {
              "PC0C": {
                "bit": 0,
                "description": "PC0C"
              },
              "PC1C": {
                "bit": 1,
                "description": "PC1C"
              },
              "PC2C": {
                "bit": 2,
                "description": "PC2C"
              },
              "PC3C": {
                "bit": 3,
                "description": "PC3C"
              },
              "PC4C": {
                "bit": 4,
                "description": "PC4C"
              },
              "PC5C": {
                "bit": 5,
                "description": "PC5C"
              }
            },
            "FR1": {
              "PC0F1": {
                "bit": 0,
                "description": "PC0F1"
              },
              "PC1F1": {
                "bit": 1,
                "description": "PC1F1"
              },
              "PC2F1": {
                "bit": 2,
                "description": "PC2F1"
              },
              "PC3F1": {
                "bit": 3,
                "description": "PC3F1"
              },
              "PC4F1": {
                "bit": 4,
                "description": "PC4F1"
              },
              "PC5F1": {
                "bit": 5,
                "description": "PC5F1"
              }
            },
            "FR2": {
              "PC5F2": {
                "bit": 5,
                "description": "PC5F2"
              }
            },
            "OD": {
              "PC0OD": {
                "bit": 0,
                "description": "PC0OD"
              },
              "PC1OD": {
                "bit": 1,
                "description": "PC1OD"
              },
              "PC2OD": {
                "bit": 2,
                "description": "PC2OD"
              },
              "PC3OD": {
                "bit": 3,
                "description": "PC3OD"
              },
              "PC4OD": {
                "bit": 4,
                "description": "PC4OD"
              },
              "PC5OD": {
                "bit": 5,
                "description": "PC5OD"
              }
            },
            "PUP": {
              "PC0UP": {
                "bit": 0,
                "description": "PC0UP"
              },
              "PC1UP": {
                "bit": 1,
                "description": "PC1UP"
              },
              "PC2UP": {
                "bit": 2,
                "description": "PC2UP"
              },
              "PC3UP": {
                "bit": 3,
                "description": "PC3UP"
              },
              "PC4UP": {
                "bit": 4,
                "description": "PC4UP"
              },
              "PC5UP": {
                "bit": 5,
                "description": "PC5UP"
              }
            },
            "PDN": {
              "PC0DN": {
                "bit": 0,
                "description": "PC0DN"
              },
              "PC1DN": {
                "bit": 1,
                "description": "PC1DN"
              },
              "PC2DN": {
                "bit": 2,
                "description": "PC2DN"
              },
              "PC3DN": {
                "bit": 3,
                "description": "PC3DN"
              },
              "PC4DN": {
                "bit": 4,
                "description": "PC4DN"
              },
              "PC5DN": {
                "bit": 5,
                "description": "PC5DN"
              }
            },
            "IE": {
              "PC0IE": {
                "bit": 0,
                "description": "PC0IE"
              },
              "PC1IE": {
                "bit": 1,
                "description": "PC1IE"
              },
              "PC2IE": {
                "bit": 2,
                "description": "PC2IE"
              },
              "PC3IE": {
                "bit": 3,
                "description": "PC3IE"
              },
              "PC4IE": {
                "bit": 4,
                "description": "PC4IE"
              },
              "PC5IE": {
                "bit": 5,
                "description": "PC5IE"
              }
            }
          }
        },
        "PE": {
          "instances": [
            {
              "name": "PE",
              "base": "0x400C0400"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PE Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PE Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PE Function Register 1"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PE Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PE Function Register 4"
            },
            "FR5": {
              "offset": "0x18",
              "size": 32,
              "description": "PE Function Register 5"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PE Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PE Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PE Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PE Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PE0": {
                "bit": 0,
                "description": "PE0"
              },
              "PE1": {
                "bit": 1,
                "description": "PE1"
              },
              "PE2": {
                "bit": 2,
                "description": "PE2"
              },
              "PE3": {
                "bit": 3,
                "description": "PE3"
              },
              "PE4": {
                "bit": 4,
                "description": "PE4"
              },
              "PE5": {
                "bit": 5,
                "description": "PE5"
              },
              "PE6": {
                "bit": 6,
                "description": "PE6"
              },
              "PE7": {
                "bit": 7,
                "description": "PE7"
              }
            },
            "CR": {
              "PE0C": {
                "bit": 0,
                "description": "PE0C"
              },
              "PE1C": {
                "bit": 1,
                "description": "PE1C"
              },
              "PE2C": {
                "bit": 2,
                "description": "PE2C"
              },
              "PE3C": {
                "bit": 3,
                "description": "PE3C"
              },
              "PE4C": {
                "bit": 4,
                "description": "PE4C"
              },
              "PE5C": {
                "bit": 5,
                "description": "PE5C"
              },
              "PE6C": {
                "bit": 6,
                "description": "PE6C"
              },
              "PE7C": {
                "bit": 7,
                "description": "PE7C"
              }
            },
            "FR1": {
              "PE1F1": {
                "bit": 1,
                "description": "PE1F1"
              },
              "PE2F1": {
                "bit": 2,
                "description": "PE2F1"
              },
              "PE3F1": {
                "bit": 3,
                "description": "PE3F1"
              },
              "PE4F1": {
                "bit": 4,
                "description": "PE4F1"
              },
              "PE5F1": {
                "bit": 5,
                "description": "PE5F1"
              },
              "PE6F1": {
                "bit": 6,
                "description": "PE6F1"
              }
            },
            "FR3": {
              "PE0F3": {
                "bit": 0,
                "description": "PE0F3"
              },
              "PE1F3": {
                "bit": 1,
                "description": "PE1F3"
              },
              "PE2F3": {
                "bit": 2,
                "description": "PE2F3"
              },
              "PE3F3": {
                "bit": 3,
                "description": "PE3F3"
              },
              "PE4F3": {
                "bit": 4,
                "description": "PE4F3"
              },
              "PE5F3": {
                "bit": 5,
                "description": "PE5F3"
              },
              "PE6F3": {
                "bit": 6,
                "description": "PE6F3"
              },
              "PE7F3": {
                "bit": 7,
                "description": "PE7F3"
              }
            },
            "FR4": {
              "PE0F4": {
                "bit": 0,
                "description": "PE0F4"
              },
              "PE1F4": {
                "bit": 1,
                "description": "PE1F4"
              },
              "PE3F4": {
                "bit": 3,
                "description": "PE3F4"
              },
              "PE4F4": {
                "bit": 4,
                "description": "PE4F4"
              },
              "PE7F4": {
                "bit": 7,
                "description": "PE7F4"
              }
            },
            "FR5": {
              "PE0F5": {
                "bit": 0,
                "description": "PE0F5"
              },
              "PE1F5": {
                "bit": 1,
                "description": "PE1F5"
              },
              "PE2F5": {
                "bit": 2,
                "description": "PE2F5"
              },
              "PE3F5": {
                "bit": 3,
                "description": "PE3F5"
              },
              "PE4F5": {
                "bit": 4,
                "description": "PE4F5"
              },
              "PE7F5": {
                "bit": 7,
                "description": "PE7F5"
              }
            },
            "OD": {
              "PE0OD": {
                "bit": 0,
                "description": "PE0OD"
              },
              "PE1OD": {
                "bit": 1,
                "description": "PE1OD"
              },
              "PE2OD": {
                "bit": 2,
                "description": "PE2OD"
              },
              "PE3OD": {
                "bit": 3,
                "description": "PE3OD"
              },
              "PE4OD": {
                "bit": 4,
                "description": "PE4OD"
              },
              "PE5OD": {
                "bit": 5,
                "description": "PE5OD"
              },
              "PE6OD": {
                "bit": 6,
                "description": "PE6OD"
              },
              "PE7OD": {
                "bit": 7,
                "description": "PE7OD"
              }
            },
            "PUP": {
              "PE0UP": {
                "bit": 0,
                "description": "PE0UP"
              },
              "PE1UP": {
                "bit": 1,
                "description": "PE1UP"
              },
              "PE2UP": {
                "bit": 2,
                "description": "PE2UP"
              },
              "PE3UP": {
                "bit": 3,
                "description": "PE3UP"
              },
              "PE4UP": {
                "bit": 4,
                "description": "PE4UP"
              },
              "PE5UP": {
                "bit": 5,
                "description": "PE5UP"
              },
              "PE6UP": {
                "bit": 6,
                "description": "PE6UP"
              },
              "PE7UP": {
                "bit": 7,
                "description": "PE7UP"
              }
            },
            "PDN": {
              "PE0DN": {
                "bit": 0,
                "description": "PE0DN"
              },
              "PE1DN": {
                "bit": 1,
                "description": "PE1DN"
              },
              "PE2DN": {
                "bit": 2,
                "description": "PE2DN"
              },
              "PE3DN": {
                "bit": 3,
                "description": "PE3DN"
              },
              "PE4DN": {
                "bit": 4,
                "description": "PE4DN"
              },
              "PE5DN": {
                "bit": 5,
                "description": "PE5DN"
              },
              "PE6DN": {
                "bit": 6,
                "description": "PE6DN"
              },
              "PE7DN": {
                "bit": 7,
                "description": "PE7DN"
              }
            },
            "IE": {
              "PE0IE": {
                "bit": 0,
                "description": "PE0IE"
              },
              "PE1IE": {
                "bit": 1,
                "description": "PE1IE"
              },
              "PE2IE": {
                "bit": 2,
                "description": "PE2IE"
              },
              "PE3IE": {
                "bit": 3,
                "description": "PE3IE"
              },
              "PE4IE": {
                "bit": 4,
                "description": "PE4IE"
              },
              "PE5IE": {
                "bit": 5,
                "description": "PE5IE"
              },
              "PE6IE": {
                "bit": 6,
                "description": "PE6IE"
              },
              "PE7IE": {
                "bit": 7,
                "description": "PE7IE"
              }
            }
          }
        },
        "PF": {
          "instances": [
            {
              "name": "PF",
              "base": "0x400C0500"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PF Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PF Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PF Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PF Function Register 2"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PF Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PF Function Register 4"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PF Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PF Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PF Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PF Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PF0": {
                "bit": 0,
                "description": "PF0"
              },
              "PF1": {
                "bit": 1,
                "description": "PF1"
              },
              "PF2": {
                "bit": 2,
                "description": "PF2"
              },
              "PF3": {
                "bit": 3,
                "description": "PF3"
              },
              "PF4": {
                "bit": 4,
                "description": "PF4"
              },
              "PF5": {
                "bit": 5,
                "description": "PF5"
              },
              "PF6": {
                "bit": 6,
                "description": "PF6"
              },
              "PF7": {
                "bit": 7,
                "description": "PF7"
              }
            },
            "CR": {
              "PF0C": {
                "bit": 0,
                "description": "PF0C"
              },
              "PF1C": {
                "bit": 1,
                "description": "PF1C"
              },
              "PF2C": {
                "bit": 2,
                "description": "PF2C"
              },
              "PF3C": {
                "bit": 3,
                "description": "PF3C"
              },
              "PF4C": {
                "bit": 4,
                "description": "PF4C"
              },
              "PF5C": {
                "bit": 5,
                "description": "PF5C"
              },
              "PF6C": {
                "bit": 6,
                "description": "PF6C"
              },
              "PF7C": {
                "bit": 7,
                "description": "PF7C"
              }
            },
            "FR1": {
              "PF0F1": {
                "bit": 0,
                "description": "PF0F1"
              },
              "PF1F1": {
                "bit": 1,
                "description": "PF1F1"
              },
              "PF2F1": {
                "bit": 2,
                "description": "PF2F1"
              },
              "PF3F1": {
                "bit": 3,
                "description": "PF3F1"
              },
              "PF4F1": {
                "bit": 4,
                "description": "PF4F1"
              },
              "PF5F1": {
                "bit": 5,
                "description": "PF5F1"
              },
              "PF6F1": {
                "bit": 6,
                "description": "PF6F1"
              },
              "PF7F1": {
                "bit": 7,
                "description": "PF7F1"
              }
            },
            "FR2": {
              "PF4F2": {
                "bit": 4,
                "description": "PF4F2"
              },
              "PF5F2": {
                "bit": 5,
                "description": "PF5F2"
              },
              "PF6F2": {
                "bit": 6,
                "description": "PF6F2"
              },
              "PF7F2": {
                "bit": 7,
                "description": "PF7F2"
              }
            },
            "FR3": {
              "PF0F3": {
                "bit": 0,
                "description": "PF0F3"
              },
              "PF1F3": {
                "bit": 1,
                "description": "PF1F3"
              },
              "PF2F3": {
                "bit": 2,
                "description": "PF2F3"
              },
              "PF3F3": {
                "bit": 3,
                "description": "PF3F3"
              },
              "PF4F3": {
                "bit": 4,
                "description": "PF4F3"
              },
              "PF5F3": {
                "bit": 5,
                "description": "PF5F3"
              },
              "PF6F3": {
                "bit": 6,
                "description": "PF6F3"
              },
              "PF7F3": {
                "bit": 7,
                "description": "PF7F3"
              }
            },
            "FR4": {
              "PF1F4": {
                "bit": 1,
                "description": "PF1F4"
              },
              "PF2F4": {
                "bit": 2,
                "description": "PF2F4"
              },
              "PF5F4": {
                "bit": 5,
                "description": "PF5F4"
              },
              "PF6F4": {
                "bit": 6,
                "description": "PF6F4"
              },
              "PF7F4": {
                "bit": 7,
                "description": "PF7F4"
              }
            },
            "OD": {
              "PF0OD": {
                "bit": 0,
                "description": "PF0OD"
              },
              "PF1OD": {
                "bit": 1,
                "description": "PF1OD"
              },
              "PF2OD": {
                "bit": 2,
                "description": "PF2OD"
              },
              "PF3OD": {
                "bit": 3,
                "description": "PF3OD"
              },
              "PF4OD": {
                "bit": 4,
                "description": "PF4OD"
              },
              "PF5OD": {
                "bit": 5,
                "description": "PF5OD"
              },
              "PF6OD": {
                "bit": 6,
                "description": "PF6OD"
              },
              "PF7OD": {
                "bit": 7,
                "description": "PF7OD"
              }
            },
            "PUP": {
              "PF0UP": {
                "bit": 0,
                "description": "PF0UP"
              },
              "PF1UP": {
                "bit": 1,
                "description": "PF1UP"
              },
              "PF2UP": {
                "bit": 2,
                "description": "PF2UP"
              },
              "PF3UP": {
                "bit": 3,
                "description": "PF3UP"
              },
              "PF4UP": {
                "bit": 4,
                "description": "PF4UP"
              },
              "PF5UP": {
                "bit": 5,
                "description": "PF5UP"
              },
              "PF6UP": {
                "bit": 6,
                "description": "PF6UP"
              },
              "PF7UP": {
                "bit": 7,
                "description": "PF7UP"
              }
            },
            "PDN": {
              "PF0DN": {
                "bit": 0,
                "description": "PF0DN"
              },
              "PF1DN": {
                "bit": 1,
                "description": "PF1DN"
              },
              "PF2DN": {
                "bit": 2,
                "description": "PF2DN"
              },
              "PF3DN": {
                "bit": 3,
                "description": "PF3DN"
              },
              "PF4DN": {
                "bit": 4,
                "description": "PF4DN"
              },
              "PF5DN": {
                "bit": 5,
                "description": "PF5DN"
              },
              "PF6DN": {
                "bit": 6,
                "description": "PF6DN"
              },
              "PF7DN": {
                "bit": 7,
                "description": "PF7DN"
              }
            },
            "IE": {
              "PF0IE": {
                "bit": 0,
                "description": "PF0IE"
              },
              "PF1IE": {
                "bit": 1,
                "description": "PF1IE"
              },
              "PF2IE": {
                "bit": 2,
                "description": "PF2IE"
              },
              "PF3IE": {
                "bit": 3,
                "description": "PF3IE"
              },
              "PF4IE": {
                "bit": 4,
                "description": "PF4IE"
              },
              "PF5IE": {
                "bit": 5,
                "description": "PF5IE"
              },
              "PF6IE": {
                "bit": 6,
                "description": "PF6IE"
              },
              "PF7IE": {
                "bit": 7,
                "description": "PF7IE"
              }
            }
          }
        },
        "PG": {
          "instances": [
            {
              "name": "PG",
              "base": "0x400C0600"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PG Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PG Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PG Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PG Function Register 2"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PG Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PG Function Register 4"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PG Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PG Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PG Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PG Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PG0": {
                "bit": 0,
                "description": "PG0"
              },
              "PG1": {
                "bit": 1,
                "description": "PG1"
              },
              "PG2": {
                "bit": 2,
                "description": "PG2"
              },
              "PG3": {
                "bit": 3,
                "description": "PG3"
              },
              "PG4": {
                "bit": 4,
                "description": "PG4"
              },
              "PG5": {
                "bit": 5,
                "description": "PG5"
              },
              "PG6": {
                "bit": 6,
                "description": "PG6"
              },
              "PG7": {
                "bit": 7,
                "description": "PG7"
              }
            },
            "CR": {
              "PG0C": {
                "bit": 0,
                "description": "PG0C"
              },
              "PG1C": {
                "bit": 1,
                "description": "PG1C"
              },
              "PG2C": {
                "bit": 2,
                "description": "PG2C"
              },
              "PG3C": {
                "bit": 3,
                "description": "PG3C"
              },
              "PG4C": {
                "bit": 4,
                "description": "PG4C"
              },
              "PG5C": {
                "bit": 5,
                "description": "PG5C"
              },
              "PG6C": {
                "bit": 6,
                "description": "PG6C"
              },
              "PG7C": {
                "bit": 7,
                "description": "PG7C"
              }
            },
            "FR1": {
              "PG0F1": {
                "bit": 0,
                "description": "PG0F1"
              },
              "PG1F1": {
                "bit": 1,
                "description": "PG1F1"
              },
              "PG2F1": {
                "bit": 2,
                "description": "PG2F1"
              },
              "PG3F1": {
                "bit": 3,
                "description": "PG3F1"
              },
              "PG4F1": {
                "bit": 4,
                "description": "PG4F1"
              },
              "PG5F1": {
                "bit": 5,
                "description": "PG5F1"
              },
              "PG6F1": {
                "bit": 6,
                "description": "PG6F1"
              },
              "PG7F1": {
                "bit": 7,
                "description": "PG7F1"
              }
            },
            "FR2": {
              "PG1F2": {
                "bit": 1,
                "description": "PG1F2"
              },
              "PG2F2": {
                "bit": 2,
                "description": "PG2F2"
              },
              "PG3F2": {
                "bit": 3,
                "description": "PG3F2"
              },
              "PG4F2": {
                "bit": 4,
                "description": "PG4F2"
              },
              "PG5F2": {
                "bit": 5,
                "description": "PG5F2"
              },
              "PG6F2": {
                "bit": 6,
                "description": "PG6F2"
              },
              "PG7F2": {
                "bit": 7,
                "description": "PG7F2"
              }
            },
            "FR3": {
              "PG0F3": {
                "bit": 0,
                "description": "PG0F3"
              },
              "PG1F3": {
                "bit": 1,
                "description": "PG1F3"
              },
              "PG2F3": {
                "bit": 2,
                "description": "PG2F3"
              },
              "PG3F3": {
                "bit": 3,
                "description": "PG3F3"
              },
              "PG4F3": {
                "bit": 4,
                "description": "PG4F3"
              },
              "PG5F3": {
                "bit": 5,
                "description": "PG5F3"
              },
              "PG6F3": {
                "bit": 6,
                "description": "PG6F3"
              },
              "PG7F3": {
                "bit": 7,
                "description": "PG7F3"
              }
            },
            "FR4": {
              "PG2F4": {
                "bit": 2,
                "description": "PG2F4"
              },
              "PG3F4": {
                "bit": 3,
                "description": "PG3F4"
              }
            },
            "OD": {
              "PG0OD": {
                "bit": 0,
                "description": "PG0OD"
              },
              "PG1OD": {
                "bit": 1,
                "description": "PG1OD"
              },
              "PG2OD": {
                "bit": 2,
                "description": "PG2OD"
              },
              "PG3OD": {
                "bit": 3,
                "description": "PG3OD"
              },
              "PG4OD": {
                "bit": 4,
                "description": "PG4OD"
              },
              "PG5OD": {
                "bit": 5,
                "description": "PG5OD"
              },
              "PG6OD": {
                "bit": 6,
                "description": "PG6OD"
              },
              "PG7OD": {
                "bit": 7,
                "description": "PG7OD"
              }
            },
            "PUP": {
              "PG0UP": {
                "bit": 0,
                "description": "PG0UP"
              },
              "PG1UP": {
                "bit": 1,
                "description": "PG1UP"
              },
              "PG2UP": {
                "bit": 2,
                "description": "PG2UP"
              },
              "PG3UP": {
                "bit": 3,
                "description": "PG3UP"
              },
              "PG4UP": {
                "bit": 4,
                "description": "PG4UP"
              },
              "PG5UP": {
                "bit": 5,
                "description": "PG5UP"
              },
              "PG6UP": {
                "bit": 6,
                "description": "PG6UP"
              },
              "PG7UP": {
                "bit": 7,
                "description": "PG7UP"
              }
            },
            "PDN": {
              "PG0DN": {
                "bit": 0,
                "description": "PG0DN"
              },
              "PG1DN": {
                "bit": 1,
                "description": "PG1DN"
              },
              "PG2DN": {
                "bit": 2,
                "description": "PG2DN"
              },
              "PG3DN": {
                "bit": 3,
                "description": "PG3DN"
              },
              "PG4DN": {
                "bit": 4,
                "description": "PG4DN"
              },
              "PG5DN": {
                "bit": 5,
                "description": "PG5DN"
              },
              "PG6DN": {
                "bit": 6,
                "description": "PG6DN"
              },
              "PG7DN": {
                "bit": 7,
                "description": "PG7DN"
              }
            },
            "IE": {
              "PG0IE": {
                "bit": 0,
                "description": "PG0IE"
              },
              "PG1IE": {
                "bit": 1,
                "description": "PG1IE"
              },
              "PG2IE": {
                "bit": 2,
                "description": "PG2IE"
              },
              "PG3IE": {
                "bit": 3,
                "description": "PG3IE"
              },
              "PG4IE": {
                "bit": 4,
                "description": "PG4IE"
              },
              "PG5IE": {
                "bit": 5,
                "description": "PG5IE"
              },
              "PG6IE": {
                "bit": 6,
                "description": "PG6IE"
              },
              "PG7IE": {
                "bit": 7,
                "description": "PG7IE"
              }
            }
          }
        },
        "PH": {
          "instances": [
            {
              "name": "PH",
              "base": "0x400C0700"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PH Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PH Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PH Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PH Function Register 2"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PH Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PH Function Register 4"
            },
            "FR5": {
              "offset": "0x18",
              "size": 32,
              "description": "PH Function Register 5"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PH Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PH Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PH Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PH Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PH0": {
                "bit": 0,
                "description": "PH0"
              },
              "PH1": {
                "bit": 1,
                "description": "PH1"
              },
              "PH2": {
                "bit": 2,
                "description": "PH2"
              },
              "PH3": {
                "bit": 3,
                "description": "PH3"
              }
            },
            "CR": {
              "PH0C": {
                "bit": 0,
                "description": "PH0C"
              },
              "PH1C": {
                "bit": 1,
                "description": "PH1C"
              },
              "PH2C": {
                "bit": 2,
                "description": "PH2C"
              },
              "PH3C": {
                "bit": 3,
                "description": "PH3C"
              }
            },
            "FR1": {
              "PH0F1": {
                "bit": 0,
                "description": "PH0F1"
              },
              "PH1F1": {
                "bit": 1,
                "description": "PH1F1"
              },
              "PH2F1": {
                "bit": 2,
                "description": "PH2F1"
              },
              "PH3F1": {
                "bit": 3,
                "description": "PH3F1"
              }
            },
            "FR2": {
              "PH0F2": {
                "bit": 0,
                "description": "PH0F2"
              },
              "PH1F2": {
                "bit": 1,
                "description": "PH1F2"
              }
            },
            "FR3": {
              "PH0F3": {
                "bit": 0,
                "description": "PH0F3"
              },
              "PH1F3": {
                "bit": 1,
                "description": "PH1F3"
              },
              "PH2F3": {
                "bit": 2,
                "description": "PH2F3"
              },
              "PH3F3": {
                "bit": 3,
                "description": "PH3F3"
              }
            },
            "FR4": {
              "PH2F4": {
                "bit": 2,
                "description": "PH2F4"
              },
              "PH3F4": {
                "bit": 3,
                "description": "PH3F4"
              }
            },
            "FR5": {
              "PH0F5": {
                "bit": 0,
                "description": "PH0F5"
              },
              "PH1F5": {
                "bit": 1,
                "description": "PH1F5"
              },
              "PH2F5": {
                "bit": 2,
                "description": "PH2F5"
              }
            },
            "OD": {
              "PH0OD": {
                "bit": 0,
                "description": "PH0OD"
              },
              "PH1OD": {
                "bit": 1,
                "description": "PH1OD"
              },
              "PH2OD": {
                "bit": 2,
                "description": "PH2OD"
              },
              "PH3OD": {
                "bit": 3,
                "description": "PH3OD"
              }
            },
            "PUP": {
              "PH0UP": {
                "bit": 0,
                "description": "PH0UP"
              },
              "PH1UP": {
                "bit": 1,
                "description": "PH1UP"
              },
              "PH2UP": {
                "bit": 2,
                "description": "PH2UP"
              },
              "PH3UP": {
                "bit": 3,
                "description": "PH3UP"
              }
            },
            "PDN": {
              "PH0DN": {
                "bit": 0,
                "description": "PH0DN"
              },
              "PH1DN": {
                "bit": 1,
                "description": "PH1DN"
              },
              "PH2DN": {
                "bit": 2,
                "description": "PH2DN"
              },
              "PH3DN": {
                "bit": 3,
                "description": "PH3DN"
              }
            },
            "IE": {
              "PH0IE": {
                "bit": 0,
                "description": "PH0IE"
              },
              "PH1IE": {
                "bit": 1,
                "description": "PH1IE"
              },
              "PH2IE": {
                "bit": 2,
                "description": "PH2IE"
              }
            }
          }
        },
        "PI": {
          "instances": [
            {
              "name": "PI",
              "base": "0x400C0800"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PI Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PI Control Register"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PI Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PI Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PI Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PI Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PI0": {
                "bit": 0,
                "description": "PI0"
              },
              "PI1": {
                "bit": 1,
                "description": "PI1"
              },
              "PI2": {
                "bit": 2,
                "description": "PI2"
              },
              "PI3": {
                "bit": 3,
                "description": "PI3"
              },
              "PI4": {
                "bit": 4,
                "description": "PI4"
              },
              "PI5": {
                "bit": 5,
                "description": "PI5"
              },
              "PI6": {
                "bit": 6,
                "description": "PI6"
              },
              "PI7": {
                "bit": 7,
                "description": "PI7"
              }
            },
            "CR": {
              "PI0C": {
                "bit": 0,
                "description": "PI0C"
              },
              "PI1C": {
                "bit": 1,
                "description": "PI1C"
              },
              "PI2C": {
                "bit": 2,
                "description": "PI2C"
              },
              "PI3C": {
                "bit": 3,
                "description": "PI3C"
              },
              "PI4C": {
                "bit": 4,
                "description": "PI4C"
              },
              "PI5C": {
                "bit": 5,
                "description": "PI5C"
              },
              "PI6C": {
                "bit": 6,
                "description": "PI6C"
              },
              "PI7C": {
                "bit": 7,
                "description": "PI7C"
              }
            },
            "OD": {
              "PI0OD": {
                "bit": 0,
                "description": "PI0OD"
              },
              "PI1OD": {
                "bit": 1,
                "description": "PI1OD"
              },
              "PI2OD": {
                "bit": 2,
                "description": "PI2OD"
              },
              "PI3OD": {
                "bit": 3,
                "description": "PI3OD"
              },
              "PI4OD": {
                "bit": 4,
                "description": "PI4OD"
              },
              "PI5OD": {
                "bit": 5,
                "description": "PI5OD"
              },
              "PI6OD": {
                "bit": 6,
                "description": "PI6OD"
              },
              "PI7OD": {
                "bit": 7,
                "description": "PI7OD"
              }
            },
            "PUP": {
              "PI0UP": {
                "bit": 0,
                "description": "PI0UP"
              },
              "PI1UP": {
                "bit": 1,
                "description": "PI1UP"
              },
              "PI2UP": {
                "bit": 2,
                "description": "PI2UP"
              },
              "PI3UP": {
                "bit": 3,
                "description": "PI3UP"
              },
              "PI4UP": {
                "bit": 4,
                "description": "PI4UP"
              },
              "PI5UP": {
                "bit": 5,
                "description": "PI5UP"
              },
              "PI6UP": {
                "bit": 6,
                "description": "PI6UP"
              },
              "PI7UP": {
                "bit": 7,
                "description": "PI7UP"
              }
            },
            "PDN": {
              "PI0DN": {
                "bit": 0,
                "description": "PI0DN"
              },
              "PI1DN": {
                "bit": 1,
                "description": "PI1DN"
              },
              "PI2DN": {
                "bit": 2,
                "description": "PI2DN"
              },
              "PI3DN": {
                "bit": 3,
                "description": "PI3DN"
              },
              "PI4DN": {
                "bit": 4,
                "description": "PI4DN"
              },
              "PI5DN": {
                "bit": 5,
                "description": "PI5DN"
              },
              "PI6DN": {
                "bit": 6,
                "description": "PI6DN"
              },
              "PI7DN": {
                "bit": 7,
                "description": "PI7DN"
              }
            },
            "IE": {
              "PI0IE": {
                "bit": 0,
                "description": "PI0IE"
              },
              "PI1IE": {
                "bit": 1,
                "description": "PI1IE"
              },
              "PI2IE": {
                "bit": 2,
                "description": "PI2IE"
              },
              "PI3IE": {
                "bit": 3,
                "description": "PI3IE"
              },
              "PI4IE": {
                "bit": 4,
                "description": "PI4IE"
              },
              "PI5IE": {
                "bit": 5,
                "description": "PI5IE"
              },
              "PI6IE": {
                "bit": 6,
                "description": "PI6IE"
              },
              "PI7IE": {
                "bit": 7,
                "description": "PI7IE"
              }
            }
          }
        },
        "PJ": {
          "instances": [
            {
              "name": "PJ",
              "base": "0x400C0900"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PJ Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PJ Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PJ Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PJ Function Register 2"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PJ Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PJ Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PJ Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PJ Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PJ0": {
                "bit": 0,
                "description": "PJ0"
              },
              "PJ1": {
                "bit": 1,
                "description": "PJ1"
              },
              "PJ2": {
                "bit": 2,
                "description": "PJ2"
              },
              "PJ3": {
                "bit": 3,
                "description": "PJ3"
              },
              "PJ4": {
                "bit": 4,
                "description": "PJ4"
              },
              "PJ5": {
                "bit": 5,
                "description": "PJ5"
              },
              "PJ6": {
                "bit": 6,
                "description": "PJ6"
              },
              "PJ7": {
                "bit": 7,
                "description": "PJ7"
              }
            },
            "CR": {
              "PJ0C": {
                "bit": 0,
                "description": "PJ0C"
              },
              "PJ1C": {
                "bit": 1,
                "description": "PJ1C"
              },
              "PJ2C": {
                "bit": 2,
                "description": "PJ2C"
              },
              "PJ3C": {
                "bit": 3,
                "description": "PJ3C"
              },
              "PJ4C": {
                "bit": 4,
                "description": "PJ4C"
              },
              "PJ5C": {
                "bit": 5,
                "description": "PJ5C"
              },
              "PJ6C": {
                "bit": 6,
                "description": "PJ6C"
              },
              "PJ7C": {
                "bit": 7,
                "description": "PJ7C"
              }
            },
            "FR1": {
              "PJ0F1": {
                "bit": 0,
                "description": "PJ0F1"
              },
              "PJ1F1": {
                "bit": 1,
                "description": "PJ1F1"
              },
              "PJ2F1": {
                "bit": 2,
                "description": "PJ2F1"
              },
              "PJ3F1": {
                "bit": 3,
                "description": "PJ3F1"
              }
            },
            "FR2": {
              "PJ3F2": {
                "bit": 3,
                "description": "PJ3F2"
              }
            },
            "OD": {
              "PJ0OD": {
                "bit": 0,
                "description": "PJ0OD"
              },
              "PJ1OD": {
                "bit": 1,
                "description": "PJ1OD"
              },
              "PJ2OD": {
                "bit": 2,
                "description": "PJ2OD"
              },
              "PJ3OD": {
                "bit": 3,
                "description": "PJ3OD"
              },
              "PJ4OD": {
                "bit": 4,
                "description": "PJ4OD"
              },
              "PJ5OD": {
                "bit": 5,
                "description": "PJ5OD"
              },
              "PJ6OD": {
                "bit": 6,
                "description": "PJ6OD"
              },
              "PJ7OD": {
                "bit": 7,
                "description": "PJ7OD"
              }
            },
            "PUP": {
              "PJ0UP": {
                "bit": 0,
                "description": "PJ0UP"
              },
              "PJ1UP": {
                "bit": 1,
                "description": "PJ1UP"
              },
              "PJ2UP": {
                "bit": 2,
                "description": "PJ2UP"
              },
              "PJ3UP": {
                "bit": 3,
                "description": "PJ3UP"
              },
              "PJ4UP": {
                "bit": 4,
                "description": "PJ4UP"
              },
              "PJ5UP": {
                "bit": 5,
                "description": "PJ5UP"
              },
              "PJ6UP": {
                "bit": 6,
                "description": "PJ6UP"
              },
              "PJ7UP": {
                "bit": 7,
                "description": "PJ7UP"
              }
            },
            "PDN": {
              "PJ0DN": {
                "bit": 0,
                "description": "PJ0DN"
              },
              "PJ1DN": {
                "bit": 1,
                "description": "PJ1DN"
              },
              "PJ2DN": {
                "bit": 2,
                "description": "PJ2DN"
              },
              "PJ3DN": {
                "bit": 3,
                "description": "PJ3DN"
              },
              "PJ4DN": {
                "bit": 4,
                "description": "PJ4DN"
              },
              "PJ5DN": {
                "bit": 5,
                "description": "PJ5DN"
              },
              "PJ6DN": {
                "bit": 6,
                "description": "PJ6DN"
              },
              "PJ7DN": {
                "bit": 7,
                "description": "PJ7DN"
              }
            },
            "IE": {
              "PJ0IE": {
                "bit": 0,
                "description": "PJ0IE"
              },
              "PJ1IE": {
                "bit": 1,
                "description": "PJ1IE"
              },
              "PJ2IE": {
                "bit": 2,
                "description": "PJ2IE"
              },
              "PJ3IE": {
                "bit": 3,
                "description": "PJ3IE"
              },
              "PJ4IE": {
                "bit": 4,
                "description": "PJ4IE"
              },
              "PJ5IE": {
                "bit": 5,
                "description": "PJ5IE"
              },
              "PJ6IE": {
                "bit": 6,
                "description": "PJ6IE"
              },
              "PJ7IE": {
                "bit": 7,
                "description": "PJ7IE"
              }
            }
          }
        },
        "PK": {
          "instances": [
            {
              "name": "PK",
              "base": "0x400C0A00"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PK Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PK Control Register"
            },
            "FR1": {
              "offset": "0x08",
              "size": 32,
              "description": "PK Function Register 1"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PK Function Register 2"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PK Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PK Function Register 4"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PK Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PK Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PK Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PK Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PK0": {
                "bit": 0,
                "description": "PK0"
              },
              "PK1": {
                "bit": 1,
                "description": "PK1"
              },
              "PK2": {
                "bit": 2,
                "description": "PK2"
              },
              "PK3": {
                "bit": 3,
                "description": "PK3"
              },
              "PK4": {
                "bit": 4,
                "description": "PK4"
              }
            },
            "CR": {
              "PK0C": {
                "bit": 0,
                "description": "PK0C"
              },
              "PK1C": {
                "bit": 1,
                "description": "PK1C"
              },
              "PK2C": {
                "bit": 2,
                "description": "PK2C"
              },
              "PK3C": {
                "bit": 3,
                "description": "PK3C"
              },
              "PK4C": {
                "bit": 4,
                "description": "PK4C"
              }
            },
            "FR1": {
              "PK0F1": {
                "bit": 0,
                "description": "PK0F1"
              },
              "PK4F1": {
                "bit": 4,
                "description": "PK4F1"
              }
            },
            "FR2": {
              "PK1F2": {
                "bit": 1,
                "description": "PK1F2"
              },
              "PK2F2": {
                "bit": 2,
                "description": "PK2F2"
              },
              "PK3F2": {
                "bit": 3,
                "description": "PK3F2"
              },
              "PK4F2": {
                "bit": 4,
                "description": "PK4F2"
              }
            },
            "FR3": {
              "PK1F3": {
                "bit": 1,
                "description": "PK1F3"
              },
              "PK2F3": {
                "bit": 2,
                "description": "PK2F3"
              },
              "PK3F3": {
                "bit": 3,
                "description": "PK3F3"
              },
              "PK4F3": {
                "bit": 4,
                "description": "PK4F3"
              }
            },
            "FR4": {
              "PK1F4": {
                "bit": 1,
                "description": "PK1F4"
              }
            },
            "OD": {
              "PK0OD": {
                "bit": 0,
                "description": "PK0OD"
              },
              "PK1OD": {
                "bit": 1,
                "description": "PK1OD"
              },
              "PK2OD": {
                "bit": 2,
                "description": "PK2OD"
              },
              "PK3OD": {
                "bit": 3,
                "description": "PK3OD"
              },
              "PK4OD": {
                "bit": 4,
                "description": "PK4OD"
              }
            },
            "PUP": {
              "PK0UP": {
                "bit": 0,
                "description": "PK0UP"
              },
              "PK1UP": {
                "bit": 1,
                "description": "PK1UP"
              },
              "PK2UP": {
                "bit": 2,
                "description": "PK2UP"
              },
              "PK3UP": {
                "bit": 3,
                "description": "PK3UP"
              },
              "PK4UP": {
                "bit": 4,
                "description": "PK4UP"
              }
            },
            "PDN": {
              "PK0DN": {
                "bit": 0,
                "description": "PK0DN"
              },
              "PK1DN": {
                "bit": 1,
                "description": "PK1DN"
              },
              "PK2DN": {
                "bit": 2,
                "description": "PK2DN"
              },
              "PK3DN": {
                "bit": 3,
                "description": "PK3DN"
              },
              "PK4DN": {
                "bit": 4,
                "description": "PK4DN"
              }
            },
            "IE": {
              "PK0IE": {
                "bit": 0,
                "description": "PK0IE"
              },
              "PK1IE": {
                "bit": 1,
                "description": "PK1IE"
              },
              "PK2IE": {
                "bit": 2,
                "description": "PK2IE"
              },
              "PK3IE": {
                "bit": 3,
                "description": "PK3IE"
              },
              "PK4IE": {
                "bit": 4,
                "description": "PK4IE"
              }
            }
          }
        },
        "PL": {
          "instances": [
            {
              "name": "PL",
              "base": "0x400C0B00"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "PL Data Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "PL Control Register"
            },
            "FR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "PL Function Register 2"
            },
            "FR3": {
              "offset": "0x10",
              "size": 32,
              "description": "PL Function Register 3"
            },
            "FR4": {
              "offset": "0x14",
              "size": 32,
              "description": "PL Function Register 4"
            },
            "FR5": {
              "offset": "0x18",
              "size": 32,
              "description": "PL Function Register 5"
            },
            "FR6": {
              "offset": "0x1C",
              "size": 32,
              "description": "PL Function Register 6"
            },
            "OD": {
              "offset": "0x28",
              "size": 32,
              "description": "PL Open Drain Control Register"
            },
            "PUP": {
              "offset": "0x2C",
              "size": 32,
              "description": "PL Pull-Up Control Register"
            },
            "PDN": {
              "offset": "0x30",
              "size": 32,
              "description": "PL Pull-Down Control Register"
            },
            "IE": {
              "offset": "0x38",
              "size": 32,
              "description": "PL Input Enable Control Register"
            }
          },
          "bits": {
            "DATA": {
              "PL0": {
                "bit": 0,
                "description": "PL0"
              },
              "PL1": {
                "bit": 1,
                "description": "PL1"
              },
              "PL2": {
                "bit": 2,
                "description": "PL2"
              },
              "PL3": {
                "bit": 3,
                "description": "PL3"
              }
            },
            "CR": {
              "PL0C": {
                "bit": 0,
                "description": "PL0C"
              },
              "PL1C": {
                "bit": 1,
                "description": "PL1C"
              },
              "PL2C": {
                "bit": 2,
                "description": "PL2C"
              },
              "PL3C": {
                "bit": 3,
                "description": "PL3C"
              }
            },
            "FR2": {
              "PL0F2": {
                "bit": 0,
                "description": "PL0F2"
              }
            },
            "FR3": {
              "PL0F3": {
                "bit": 0,
                "description": "PL0F3"
              },
              "PL1F3": {
                "bit": 1,
                "description": "PL1F3"
              },
              "PL2F3": {
                "bit": 2,
                "description": "PL2F3"
              },
              "PL3F3": {
                "bit": 3,
                "description": "PL3F3"
              }
            },
            "FR4": {
              "PL0F4": {
                "bit": 0,
                "description": "PL0F4"
              },
              "PL2F4": {
                "bit": 2,
                "description": "PL2F4"
              },
              "PL3F4": {
                "bit": 3,
                "description": "PL3F4"
              }
            },
            "FR5": {
              "PL1F5": {
                "bit": 1,
                "description": "PL1F5"
              },
              "PL2F5": {
                "bit": 2,
                "description": "PL2F5"
              },
              "PL3F5": {
                "bit": 3,
                "description": "PL3F5"
              }
            },
            "FR6": {
              "PL3F6": {
                "bit": 3,
                "description": "PL3F6"
              }
            },
            "OD": {
              "PL0OD": {
                "bit": 0,
                "description": "PL0OD"
              },
              "PL1OD": {
                "bit": 1,
                "description": "PL1OD"
              },
              "PL2OD": {
                "bit": 2,
                "description": "PL2OD"
              },
              "PL3OD": {
                "bit": 3,
                "description": "PL3OD"
              }
            },
            "PUP": {
              "PL0UP": {
                "bit": 0,
                "description": "PL0UP"
              },
              "PL1UP": {
                "bit": 1,
                "description": "PL1UP"
              },
              "PL2UP": {
                "bit": 2,
                "description": "PL2UP"
              },
              "PL3UP": {
                "bit": 3,
                "description": "PL3UP"
              }
            },
            "PDN": {
              "PL0DN": {
                "bit": 0,
                "description": "PL0DN"
              },
              "PL1DN": {
                "bit": 1,
                "description": "PL1DN"
              },
              "PL2DN": {
                "bit": 2,
                "description": "PL2DN"
              },
              "PL3DN": {
                "bit": 3,
                "description": "PL3DN"
              }
            },
            "IE": {
              "PL0IE": {
                "bit": 0,
                "description": "PL0IE"
              },
              "PL1IE": {
                "bit": 1,
                "description": "PL1IE"
              },
              "PL2IE": {
                "bit": 2,
                "description": "PL2IE"
              },
              "PL3IE": {
                "bit": 3,
                "description": "PL3IE"
              }
            }
          }
        },
        "TB0": {
          "instances": [
            {
              "name": "TB0",
              "base": "0x400C4000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "TB Enable Register"
            },
            "RUN": {
              "offset": "0x04",
              "size": 32,
              "description": "TB RUN Register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "TB Control Register"
            },
            "MOD": {
              "offset": "0x0C",
              "size": 32,
              "description": "TB Mode Register"
            },
            "FFCR": {
              "offset": "0x10",
              "size": 32,
              "description": "TB Flip-Flop Control Register"
            },
            "ST": {
              "offset": "0x14",
              "size": 32,
              "description": "TB Status Register"
            },
            "IM": {
              "offset": "0x18",
              "size": 32,
              "description": "TB Interrupt Mask Register"
            },
            "UC": {
              "offset": "0x1C",
              "size": 32,
              "description": "TB Read Capture Register"
            },
            "RG0": {
              "offset": "0x20",
              "size": 32,
              "description": "TB RG0 Timer Register"
            },
            "RG1": {
              "offset": "0x24",
              "size": 32,
              "description": "TB RG1 Timer Register"
            },
            "CP0": {
              "offset": "0x28",
              "size": 32,
              "description": "TB CP0 Capture Register"
            },
            "CP1": {
              "offset": "0x2C",
              "size": 32,
              "description": "TB CP1 Capture Register"
            }
          },
          "bits": {
            "EN": {
              "TBHALT": {
                "bit": 6,
                "description": "TBHALT"
              },
              "TBEN": {
                "bit": 7,
                "description": "TBEN"
              }
            },
            "RUN": {
              "TBRUN": {
                "bit": 0,
                "description": "TBRUN"
              },
              "TBPRUN": {
                "bit": 2,
                "description": "TBPRUN"
              }
            },
            "CR": {
              "CSSEL": {
                "bit": 0,
                "description": "CSSEL"
              },
              "TRGSEL": {
                "bit": 1,
                "description": "TRGSEL"
              },
              "TBINSEL": {
                "bit": 2,
                "description": "TBINSEL"
              },
              "I2TB": {
                "bit": 3,
                "description": "I2TB"
              },
              "TBSYNC": {
                "bit": 5,
                "description": "TBSYNC"
              },
              "TBWBF": {
                "bit": 7,
                "description": "TBWBF"
              }
            },
            "MOD": {
              "TBCLK": {
                "bit": 0,
                "description": "TBCLK",
                "width": 3
              },
              "TBCLE": {
                "bit": 3,
                "description": "TBCLE"
              },
              "TBCPM": {
                "bit": 4,
                "description": "TBCPM",
                "width": 2
              },
              "TBCP": {
                "bit": 6,
                "description": "TBCP"
              }
            },
            "FFCR": {
              "TBFF0C": {
                "bit": 0,
                "description": "TBFF0C",
                "width": 2
              },
              "TBE0T1": {
                "bit": 2,
                "description": "TBE0T1"
              },
              "TBE1T1": {
                "bit": 3,
                "description": "TBE1T1"
              },
              "TBC0T1": {
                "bit": 4,
                "description": "TBC0T1"
              },
              "TBC1T1": {
                "bit": 5,
                "description": "TBC1T1"
              }
            },
            "ST": {
              "INTTB0": {
                "bit": 0,
                "description": "INTTB0"
              },
              "INTTB1": {
                "bit": 1,
                "description": "INTTB1"
              },
              "INTTBOF": {
                "bit": 2,
                "description": "INTTBOF"
              }
            },
            "IM": {
              "TBIM0": {
                "bit": 0,
                "description": "TBIM0"
              },
              "TBIM1": {
                "bit": 1,
                "description": "TBIM1"
              },
              "TBIMOF": {
                "bit": 2,
                "description": "TBIMOF"
              }
            },
            "UC": {
              "UC": {
                "bit": 0,
                "description": "UC",
                "width": 16
              }
            },
            "RG0": {
              "TBRG0": {
                "bit": 0,
                "description": "TBRG0",
                "width": 16
              }
            },
            "RG1": {
              "TBRG1": {
                "bit": 0,
                "description": "TBRG1",
                "width": 16
              }
            },
            "CP0": {
              "TBCP0": {
                "bit": 0,
                "description": "TBCP0",
                "width": 16
              }
            },
            "CP1": {
              "TBCP1": {
                "bit": 0,
                "description": "TBCP1",
                "width": 16
              }
            }
          }
        },
        "TB1": {
          "instances": [
            {
              "name": "TB1",
              "base": "0x400C4100"
            }
          ],
          "registers": {}
        },
        "TB2": {
          "instances": [
            {
              "name": "TB2",
              "base": "0x400C4200"
            }
          ],
          "registers": {}
        },
        "TB3": {
          "instances": [
            {
              "name": "TB3",
              "base": "0x400C4300"
            }
          ],
          "registers": {}
        },
        "TB4": {
          "instances": [
            {
              "name": "TB4",
              "base": "0x400C4400"
            }
          ],
          "registers": {}
        },
        "TB5": {
          "instances": [
            {
              "name": "TB5",
              "base": "0x400C4500"
            }
          ],
          "registers": {}
        },
        "TB6": {
          "instances": [
            {
              "name": "TB6",
              "base": "0x400C4600"
            }
          ],
          "registers": {}
        },
        "TB7": {
          "instances": [
            {
              "name": "TB7",
              "base": "0x400C4700"
            }
          ],
          "registers": {}
        },
        "MT0": {
          "instances": [
            {
              "name": "MT0",
              "base": "0x400C7000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "MPT Enable Register"
            },
            "RUN": {
              "offset": "0x04",
              "size": 32,
              "description": "MPT RUN Register"
            },
            "TBCR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPT Control Register"
            },
            "TBMOD": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPT Mode Register"
            },
            "TBFFCR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPT Flip-Flop Control Register"
            },
            "TBST": {
              "offset": "0x14",
              "size": 32,
              "description": "MPT Status Register"
            },
            "TBIM": {
              "offset": "0x18",
              "size": 32,
              "description": "MPT Interrupt Mask Register"
            },
            "TBUC": {
              "offset": "0x1C",
              "size": 32,
              "description": "MPT Read Capture Register"
            },
            "RG0": {
              "offset": "0x20",
              "size": 32,
              "description": "MPT RG0 Timer Register"
            },
            "RG1": {
              "offset": "0x24",
              "size": 32,
              "description": "MPT RG1 Timer Register"
            },
            "CP0": {
              "offset": "0x28",
              "size": 32,
              "description": "MPT CP0 Capture Register"
            },
            "CP1": {
              "offset": "0x2C",
              "size": 32,
              "description": "MPT CP1 Capture Register"
            },
            "IGCR": {
              "offset": "0x30",
              "size": 32,
              "description": "IGBT Control Register"
            },
            "IGRESTA": {
              "offset": "0x34",
              "size": 32,
              "description": "IGBT Timer Restart Register"
            },
            "IGST": {
              "offset": "0x38",
              "size": 32,
              "description": "IGBT Timer Status Register"
            },
            "IGICR": {
              "offset": "0x3C",
              "size": 32,
              "description": "IGBT Input Control Register"
            },
            "IGOCR": {
              "offset": "0x40",
              "size": 32,
              "description": "IGBT Output Control Register"
            },
            "IGRG2": {
              "offset": "0x44",
              "size": 32,
              "description": "IGBT RG2 Timer Register"
            },
            "IGRG3": {
              "offset": "0x48",
              "size": 32,
              "description": "IGBT RG3 Timer Register"
            },
            "IGRG4": {
              "offset": "0x4C",
              "size": 32,
              "description": "IGBT RG4 Timer Register"
            },
            "IGEMGCR": {
              "offset": "0x50",
              "size": 32,
              "description": "IGBT EMG Control Register"
            },
            "IGEMGST": {
              "offset": "0x54",
              "size": 32,
              "description": "IGBT EMG Status Register"
            },
            "IGTRG": {
              "offset": "0x58",
              "size": 32,
              "description": "IGBT Trigger Register"
            }
          },
          "bits": {
            "EN": {
              "MTMODE": {
                "bit": 0,
                "description": "MTMODE"
              },
              "MTHALT": {
                "bit": 6,
                "description": "MTHALT"
              },
              "MTEN": {
                "bit": 7,
                "description": "MTEN"
              }
            },
            "RUN": {
              "MTRUN": {
                "bit": 0,
                "description": "MTRUN"
              },
              "MTPRUN": {
                "bit": 2,
                "description": "MTPRUN"
              }
            },
            "TBCR": {
              "MTTBCSSEL": {
                "bit": 0,
                "description": "MTTBCSSEL"
              },
              "MTTBTRGSEL": {
                "bit": 1,
                "description": "MTTBTRGSEL"
              },
              "MTI2TB": {
                "bit": 3,
                "description": "MTI2TB"
              },
              "MTTBWBF": {
                "bit": 7,
                "description": "MTTBWBF"
              }
            },
            "TBMOD": {
              "MTTBCLK": {
                "bit": 0,
                "description": "MTTBCLK",
                "width": 2
              },
              "MTTBCLE": {
                "bit": 2,
                "description": "MTTBCLE"
              },
              "MTTBCPM": {
                "bit": 3,
                "description": "MTTBCPM",
                "width": 2
              },
              "MTTBCP": {
                "bit": 5,
                "description": "MTTBCP"
              },
              "MTTBRSWR": {
                "bit": 6,
                "description": "MTTBRSWR"
              }
            },
            "TBFFCR": {
              "MTTBFF0C": {
                "bit": 0,
                "description": "MTTBFF0C",
                "width": 2
              },
              "MTTBE0T1": {
                "bit": 2,
                "description": "MTTBE0T1"
              },
              "MTTBE1T1": {
                "bit": 3,
                "description": "MTTBE1T1"
              },
              "MTTBC0T1": {
                "bit": 4,
                "description": "MTTBC0T1"
              },
              "MTTBC1T1": {
                "bit": 5,
                "description": "MTTBC1T1"
              }
            },
            "TBST": {
              "MTTBINTTB0": {
                "bit": 0,
                "description": "MTTBINTTB0"
              },
              "MTTBINTTB1": {
                "bit": 1,
                "description": "MTTBINTTB1"
              },
              "MTTBINTTBOF": {
                "bit": 2,
                "description": "MTTBINTTBOF"
              }
            },
            "TBIM": {
              "MTTBIM0": {
                "bit": 0,
                "description": "MTTBIM0"
              },
              "MTTBIM1": {
                "bit": 1,
                "description": "MTTBIM1"
              },
              "MTTBIMOF": {
                "bit": 2,
                "description": "MTTBIMOF"
              }
            },
            "TBUC": {
              "MTUC": {
                "bit": 0,
                "description": "MTUC",
                "width": 16
              }
            },
            "RG0": {
              "MTRG0": {
                "bit": 0,
                "description": "MTRG0",
                "width": 16
              }
            },
            "RG1": {
              "MTRG1": {
                "bit": 0,
                "description": "MTRG1",
                "width": 16
              }
            },
            "CP0": {
              "MTCP0": {
                "bit": 0,
                "description": "MTCP0",
                "width": 16
              }
            },
            "CP1": {
              "MTCP1": {
                "bit": 0,
                "description": "MTCP1",
                "width": 16
              }
            },
            "IGCR": {
              "IGCLK": {
                "bit": 0,
                "description": "IGCLK",
                "width": 2
              },
              "IGSTA": {
                "bit": 2,
                "description": "IGSTA",
                "width": 2
              },
              "IGSTP": {
                "bit": 4,
                "description": "IGSTP",
                "width": 2
              },
              "IGSNGL": {
                "bit": 6,
                "description": "IGSNGL"
              },
              "IGCLSYNC": {
                "bit": 7,
                "description": "IGCLSYNC"
              },
              "IGPRD": {
                "bit": 8,
                "description": "IGPRD",
                "width": 2
              },
              "IGIDIS": {
                "bit": 10,
                "description": "IGIDIS"
              }
            },
            "IGRESTA": {
              "IGRESTA": {
                "bit": 0,
                "description": "IGRESTA"
              }
            },
            "IGST": {
              "IGST": {
                "bit": 0,
                "description": "IGST"
              }
            },
            "IGICR": {
              "IGNCSEL": {
                "bit": 0,
                "description": "IGNCSEL",
                "width": 4
              },
              "IGTRGSEL": {
                "bit": 6,
                "description": "IGTRGSEL"
              },
              "IGTRGM": {
                "bit": 7,
                "description": "IGTRGM"
              }
            },
            "IGOCR": {
              "IGOEN0": {
                "bit": 0,
                "description": "IGOEN0"
              },
              "IGOEN1": {
                "bit": 1,
                "description": "IGOEN1"
              },
              "IGPOL0": {
                "bit": 4,
                "description": "IGPOL0"
              },
              "IGPOL1": {
                "bit": 5,
                "description": "IGPOL1"
              }
            },
            "IGRG2": {
              "IGRG2": {
                "bit": 0,
                "description": "IGRG2",
                "width": 16
              }
            },
            "IGRG3": {
              "IGRG3": {
                "bit": 0,
                "description": "IGRG3",
                "width": 16
              }
            },
            "IGRG4": {
              "IGRG4": {
                "bit": 0,
                "description": "IGRG4",
                "width": 16
              }
            },
            "IGEMGCR": {
              "IGEMGEN": {
                "bit": 0,
                "description": "IGEMGEN"
              },
              "IGEMGOC": {
                "bit": 1,
                "description": "IGEMGOC"
              },
              "IGEMGRS": {
                "bit": 2,
                "description": "IGEMGRS"
              },
              "IGEMGCNT": {
                "bit": 4,
                "description": "IGEMGCNT",
                "width": 4
              }
            },
            "IGEMGST": {
              "IGEMGST": {
                "bit": 0,
                "description": "IGEMGST"
              },
              "IGEMGIN": {
                "bit": 1,
                "description": "IGEMGIN"
              }
            },
            "IGTRG": {
              "IGTRG": {
                "bit": 0,
                "description": "IGTRG",
                "width": 16
              }
            }
          }
        },
        "MT1": {
          "instances": [
            {
              "name": "MT1",
              "base": "0x400C7100"
            }
          ],
          "registers": {}
        },
        "MT2": {
          "instances": [
            {
              "name": "MT2",
              "base": "0x400C7200"
            }
          ],
          "registers": {}
        },
        "MT3": {
          "instances": [
            {
              "name": "MT3",
              "base": "0x400C7300"
            }
          ],
          "registers": {}
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x400CC000"
            }
          ],
          "registers": {
            "SECR": {
              "offset": "0x00",
              "size": 8,
              "description": "RTC Second Column Register"
            },
            "MINR": {
              "offset": "0x01",
              "size": 8,
              "description": "RTC Minute Column Register"
            },
            "HOURR": {
              "offset": "0x02",
              "size": 8,
              "description": "RTC Hour Column Register"
            },
            "DAYR": {
              "offset": "0x04",
              "size": 8,
              "description": "RTC Day of the Week Column Register"
            },
            "DATER": {
              "offset": "0x05",
              "size": 8,
              "description": "RTC Day Column Register"
            },
            "MONTHR_A": {
              "offset": "0x06",
              "size": 8,
              "description": "RTC Month Column Register"
            },
            "MONTHR_B": {
              "offset": "0x06",
              "size": 8,
              "description": "RTC Month Column Register"
            },
            "YEARR_A": {
              "offset": "0x07",
              "size": 8,
              "description": "RTC Year Column Register"
            },
            "YEARR_B": {
              "offset": "0x07",
              "size": 8,
              "description": "RTC Year Column Register"
            },
            "PAGER": {
              "offset": "0x08",
              "size": 8,
              "description": "RTC PAGE Register"
            },
            "RESTR": {
              "offset": "0x0C",
              "size": 8,
              "description": "RTC Reset Register"
            },
            "PROTECT": {
              "offset": "0x0E",
              "size": 8,
              "description": "RTC PROTECT Register"
            },
            "ADJCTL": {
              "offset": "0x0F",
              "size": 8,
              "description": "RTC ADJCTL Register"
            },
            "ADJDAT": {
              "offset": "0x10",
              "size": 16,
              "description": "RTC ADJDAT Register"
            }
          },
          "bits": {
            "SECR": {
              "SE": {
                "bit": 0,
                "description": "SE",
                "width": 7
              }
            },
            "MINR": {
              "MI": {
                "bit": 0,
                "description": "MI",
                "width": 7
              }
            },
            "HOURR": {
              "HO": {
                "bit": 0,
                "description": "HO",
                "width": 6
              }
            },
            "DAYR": {
              "WE": {
                "bit": 0,
                "description": "WE",
                "width": 3
              }
            },
            "DATER": {
              "DA": {
                "bit": 0,
                "description": "DA",
                "width": 6
              }
            },
            "MONTHR_A": {
              "MO": {
                "bit": 0,
                "description": "MO",
                "width": 5
              }
            },
            "MONTHR_B": {
              "MO0": {
                "bit": 0,
                "description": "MO0"
              }
            },
            "YEARR_A": {
              "YE": {
                "bit": 0,
                "description": "YE",
                "width": 8
              }
            },
            "YEARR_B": {
              "LEAP": {
                "bit": 0,
                "description": "LEAP",
                "width": 2
              }
            },
            "PAGER": {
              "PAGE": {
                "bit": 0,
                "description": "PAGE"
              },
              "ENAALM": {
                "bit": 2,
                "description": "ENAALM"
              },
              "ENATMR": {
                "bit": 3,
                "description": "ENATMR"
              },
              "ADJUST": {
                "bit": 4,
                "description": "ADJUST"
              },
              "INTENA": {
                "bit": 7,
                "description": "INTENA"
              }
            },
            "RESTR": {
              "DIS8HZ": {
                "bit": 0,
                "description": "DIS8HZ"
              },
              "DIS4HZ": {
                "bit": 1,
                "description": "DIS4HZ"
              },
              "DIS2HZ": {
                "bit": 2,
                "description": "DIS2HZ"
              },
              "RSTALM": {
                "bit": 4,
                "description": "RSTALM"
              },
              "RSTTMR": {
                "bit": 5,
                "description": "RSTTMR"
              },
              "DIS16HZ": {
                "bit": 6,
                "description": "DIS16HZ"
              },
              "DIS1HZ": {
                "bit": 7,
                "description": "DIS1HZ"
              }
            },
            "PROTECT": {
              "PROTECT": {
                "bit": 0,
                "description": "PROTECT",
                "width": 8
              }
            },
            "ADJCTL": {
              "AJEN": {
                "bit": 0,
                "description": "AJEN"
              },
              "AJSEL": {
                "bit": 1,
                "description": "AJSEL",
                "width": 3
              }
            },
            "ADJDAT": {
              "ADJDAT": {
                "bit": 0,
                "description": "ADJDAT",
                "width": 9
              }
            }
          }
        },
        "SBI0": {
          "instances": [
            {
              "name": "SBI0",
              "base": "0x400E0000"
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "SBI Control Register 0"
            },
            "CR1_A": {
              "offset": "0x04",
              "size": 32,
              "description": "SBI Control Register 1 (I2C Mode)"
            },
            "CR1_B": {
              "offset": "0x04",
              "size": 32,
              "description": "SBI Control Register 1 (SIO Mode)"
            },
            "DBR": {
              "offset": "0x08",
              "size": 32,
              "description": "SBI Data Buffer Register"
            },
            "I2CAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SBI I2C Bus Address Register"
            },
            "CR2_A": {
              "offset": "0x10",
              "size": 32,
              "description": "SBI Control Register 2 (I2C Mode)"
            },
            "CR2_B": {
              "offset": "0x10",
              "size": 32,
              "description": "SBI Control Register 2 (SIO Mode)"
            },
            "SR_A": {
              "offset": "0x10",
              "size": 32,
              "description": "SBI Status Register (I2C Mode)"
            },
            "SR_B": {
              "offset": "0x10",
              "size": 32,
              "description": "SBI Status Register (SIO Mode)"
            },
            "BR0": {
              "offset": "0x14",
              "size": 32,
              "description": "SBI Baud Rate Register 0"
            }
          },
          "bits": {
            "CR0": {
              "SBIEN": {
                "bit": 7,
                "description": "SBIEN"
              }
            },
            "CR1_A": {
              "SWRMON": {
                "bit": 0,
                "description": "SWRMON"
              },
              "SCK": {
                "bit": 0,
                "description": "SCK",
                "width": 3
              },
              "ACK": {
                "bit": 4,
                "description": "ACK"
              },
              "BC": {
                "bit": 5,
                "description": "BC",
                "width": 3
              }
            },
            "CR1_B": {
              "SCK": {
                "bit": 0,
                "description": "SCK",
                "width": 3
              },
              "SIOM": {
                "bit": 4,
                "description": "SIOM",
                "width": 2
              },
              "SIOINH": {
                "bit": 6,
                "description": "SIOINH"
              },
              "SIOS": {
                "bit": 7,
                "description": "SIOS"
              }
            },
            "DBR": {
              "DB": {
                "bit": 0,
                "description": "DB",
                "width": 8
              }
            },
            "I2CAR": {
              "ALS": {
                "bit": 0,
                "description": "ALS"
              },
              "SA": {
                "bit": 1,
                "description": "SA",
                "width": 7
              }
            },
            "CR2_A": {
              "SWRST": {
                "bit": 0,
                "description": "SWRST",
                "width": 2
              },
              "SBIM": {
                "bit": 2,
                "description": "SBIM",
                "width": 2
              },
              "PIN": {
                "bit": 4,
                "description": "PIN"
              },
              "BB": {
                "bit": 5,
                "description": "BB"
              },
              "TRX": {
                "bit": 6,
                "description": "TRX"
              },
              "MST": {
                "bit": 7,
                "description": "MST"
              }
            },
            "CR2_B": {
              "SBIM": {
                "bit": 2,
                "description": "SBIM",
                "width": 2
              }
            },
            "SR_A": {
              "LRB": {
                "bit": 0,
                "description": "LRB"
              },
              "ADO": {
                "bit": 1,
                "description": "ADO"
              },
              "AAS": {
                "bit": 2,
                "description": "AAS"
              },
              "AL": {
                "bit": 3,
                "description": "AL"
              },
              "PIN": {
                "bit": 4,
                "description": "PIN"
              },
              "BB": {
                "bit": 5,
                "description": "BB"
              },
              "TRX": {
                "bit": 6,
                "description": "TRX"
              },
              "MST": {
                "bit": 7,
                "description": "MST"
              }
            },
            "SR_B": {
              "SEF": {
                "bit": 2,
                "description": "SEF"
              },
              "SIOF": {
                "bit": 3,
                "description": "SIOF"
              }
            },
            "BR0": {
              "I2SBI": {
                "bit": 6,
                "description": "I2SBI"
              }
            }
          }
        },
        "SBI1": {
          "instances": [
            {
              "name": "SBI1",
              "base": "0x400E0100"
            }
          ],
          "registers": {}
        },
        "SBI2": {
          "instances": [
            {
              "name": "SBI2",
              "base": "0x400E0200"
            }
          ],
          "registers": {}
        },
        "SC0": {
          "instances": [
            {
              "name": "SC0",
              "base": "0x400E1000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "SC Enable Register"
            },
            "BUF": {
              "offset": "0x04",
              "size": 32,
              "description": "SC Buffer Register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "SC Control Register"
            },
            "MOD0": {
              "offset": "0x0C",
              "size": 32,
              "description": "SC Mode Control Register 0"
            },
            "BRCR": {
              "offset": "0x10",
              "size": 32,
              "description": "SC Baud Rate Generator Control Register"
            },
            "BRADD": {
              "offset": "0x14",
              "size": 32,
              "description": "SC Baud Rate Generator Control Register 2"
            },
            "MOD1": {
              "offset": "0x18",
              "size": 32,
              "description": "SC Mode Control Register 1"
            },
            "MOD2": {
              "offset": "0x1C",
              "size": 32,
              "description": "SC Mode Control Register 2"
            },
            "RFC": {
              "offset": "0x20",
              "size": 32,
              "description": "SC RX FIFO Configuration Register"
            },
            "TFC": {
              "offset": "0x24",
              "size": 32,
              "description": "SC TX FIFO Configuration Register"
            },
            "RST": {
              "offset": "0x28",
              "size": 32,
              "description": "SC RX FIFO Status Register"
            },
            "TST": {
              "offset": "0x2C",
              "size": 32,
              "description": "SC TX FIFO Status Register"
            },
            "FCNF": {
              "offset": "0x30",
              "size": 32,
              "description": "SC FIFO Configuration Register"
            }
          },
          "bits": {
            "EN": {
              "SIOE": {
                "bit": 0,
                "description": "SIOE"
              }
            },
            "BUF": {
              "TB_RB": {
                "bit": 0,
                "description": "TB_RB",
                "width": 8
              }
            },
            "CR": {
              "IOC": {
                "bit": 0,
                "description": "IOC"
              },
              "SCLKS": {
                "bit": 1,
                "description": "SCLKS"
              },
              "FERR": {
                "bit": 2,
                "description": "FERR"
              },
              "PERR": {
                "bit": 3,
                "description": "PERR"
              },
              "OERR": {
                "bit": 4,
                "description": "OERR"
              },
              "PE": {
                "bit": 5,
                "description": "PE"
              },
              "EVEN": {
                "bit": 6,
                "description": "EVEN"
              },
              "RB8": {
                "bit": 7,
                "description": "RB8"
              }
            },
            "MOD0": {
              "SC": {
                "bit": 0,
                "description": "SC",
                "width": 2
              },
              "SM": {
                "bit": 2,
                "description": "SM",
                "width": 2
              },
              "WU": {
                "bit": 4,
                "description": "WU"
              },
              "RXE": {
                "bit": 5,
                "description": "RXE"
              },
              "CTSE": {
                "bit": 6,
                "description": "CTSE"
              },
              "TB8": {
                "bit": 7,
                "description": "TB8"
              }
            },
            "BRCR": {
              "BRS": {
                "bit": 0,
                "description": "BRS",
                "width": 4
              },
              "BRCK": {
                "bit": 4,
                "description": "BRCK",
                "width": 2
              },
              "BRADDE": {
                "bit": 6,
                "description": "BRADDE"
              }
            },
            "BRADD": {
              "BRK": {
                "bit": 0,
                "description": "BRK",
                "width": 4
              }
            },
            "MOD1": {
              "SINT": {
                "bit": 1,
                "description": "SINT",
                "width": 3
              },
              "TXE": {
                "bit": 4,
                "description": "TXE"
              },
              "FDPX": {
                "bit": 5,
                "description": "FDPX",
                "width": 2
              },
              "I2SC": {
                "bit": 7,
                "description": "I2SC"
              }
            },
            "MOD2": {
              "SWRST": {
                "bit": 0,
                "description": "SWRST",
                "width": 2
              },
              "WBUF": {
                "bit": 2,
                "description": "WBUF"
              },
              "DRCHG": {
                "bit": 3,
                "description": "DRCHG"
              },
              "SBLEN": {
                "bit": 4,
                "description": "SBLEN"
              },
              "TXRUN": {
                "bit": 5,
                "description": "TXRUN"
              },
              "RBFLL": {
                "bit": 6,
                "description": "RBFLL"
              },
              "TBEMP": {
                "bit": 7,
                "description": "TBEMP"
              }
            },
            "RFC": {
              "RIL": {
                "bit": 0,
                "description": "RIL",
                "width": 2
              },
              "RFIS": {
                "bit": 6,
                "description": "RFIS"
              },
              "RFCS": {
                "bit": 7,
                "description": "RFCS"
              }
            },
            "TFC": {
              "TIL": {
                "bit": 0,
                "description": "TIL",
                "width": 2
              },
              "TFIS": {
                "bit": 6,
                "description": "TFIS"
              },
              "TFCS": {
                "bit": 7,
                "description": "TFCS"
              }
            },
            "RST": {
              "RLVL": {
                "bit": 0,
                "description": "RLVL",
                "width": 3
              },
              "ROR": {
                "bit": 7,
                "description": "ROR"
              }
            },
            "TST": {
              "TLVL": {
                "bit": 0,
                "description": "TLVL",
                "width": 3
              },
              "TUR": {
                "bit": 7,
                "description": "TUR"
              }
            },
            "FCNF": {
              "CNFG": {
                "bit": 0,
                "description": "CNFG"
              },
              "RXTXCNT": {
                "bit": 1,
                "description": "RXTXCNT"
              },
              "RFIE": {
                "bit": 2,
                "description": "RFIE"
              },
              "TFIE": {
                "bit": 3,
                "description": "TFIE"
              },
              "RFST": {
                "bit": 4,
                "description": "RFST"
              }
            }
          }
        },
        "SC1": {
          "instances": [
            {
              "name": "SC1",
              "base": "0x400E1100"
            }
          ],
          "registers": {}
        },
        "SC2": {
          "instances": [
            {
              "name": "SC2",
              "base": "0x400E1200"
            }
          ],
          "registers": {}
        },
        "SC3": {
          "instances": [
            {
              "name": "SC3",
              "base": "0x400E1300"
            }
          ],
          "registers": {}
        },
        "RMC": {
          "instances": [
            {
              "name": "RMC",
              "base": "0x400E7000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "RMC Enable Register"
            },
            "REN": {
              "offset": "0x04",
              "size": 32,
              "description": "RMC Receive Enable Register"
            },
            "RBUF1": {
              "offset": "0x08",
              "size": 32,
              "description": "RMC Receive Data Buffer Register 1"
            },
            "RBUF2": {
              "offset": "0x0C",
              "size": 32,
              "description": "RMC Receive Data Buffer Register 2"
            },
            "RBUF3": {
              "offset": "0x10",
              "size": 32,
              "description": "RMC Receive Data Buffer Register 3"
            },
            "RCR1": {
              "offset": "0x14",
              "size": 32,
              "description": "RMC Receive Control Register 1"
            },
            "RCR2": {
              "offset": "0x18",
              "size": 32,
              "description": "RMC Receive Control Register 2"
            },
            "RCR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "RMC Receive Control Register 3"
            },
            "RCR4": {
              "offset": "0x20",
              "size": 32,
              "description": "RMC Receive Control Register 4"
            },
            "RSTAT": {
              "offset": "0x24",
              "size": 32,
              "description": "RMC Receive Status Register"
            },
            "END1": {
              "offset": "0x28",
              "size": 32,
              "description": "RMC Receive End Bit Number Register 1"
            },
            "END2": {
              "offset": "0x2C",
              "size": 32,
              "description": "RMC Receive End Bit Number Register 2"
            },
            "END3": {
              "offset": "0x30",
              "size": 32,
              "description": "RMC Receive End Bit Number Register 3"
            },
            "FSSEL": {
              "offset": "0x34",
              "size": 32,
              "description": "RMC Frequency Selection Register"
            }
          },
          "bits": {
            "EN": {
              "RMCEN": {
                "bit": 0,
                "description": "RMCEN"
              }
            },
            "REN": {
              "RMCREN": {
                "bit": 0,
                "description": "RMCREN"
              }
            },
            "RBUF1": {
              "RMCRBUF": {
                "bit": 0,
                "description": "RMCRBUF",
                "width": 32
              }
            },
            "RBUF2": {
              "RMCRBUF": {
                "bit": 0,
                "description": "RMCRBUF",
                "width": 32
              }
            },
            "RBUF3": {
              "RMCRBUF": {
                "bit": 0,
                "description": "RMCRBUF",
                "width": 8
              }
            },
            "RCR1": {
              "RMCLLMIN": {
                "bit": 0,
                "description": "RMCLLMIN",
                "width": 8
              },
              "RMCLLMAX": {
                "bit": 8,
                "description": "RMCLLMAX",
                "width": 8
              },
              "RMCLCMIN": {
                "bit": 16,
                "description": "RMCLCMIN",
                "width": 8
              },
              "RMCLCMAX": {
                "bit": 24,
                "description": "RMCLCMAX",
                "width": 8
              }
            },
            "RCR2": {
              "RMCDMAX": {
                "bit": 0,
                "description": "RMCDMAX",
                "width": 8
              },
              "RMCLL": {
                "bit": 8,
                "description": "RMCLL",
                "width": 8
              },
              "RMCPHM": {
                "bit": 24,
                "description": "RMCPHM"
              },
              "RMCLD": {
                "bit": 25,
                "description": "RMCLD"
              },
              "RMCEDIEN": {
                "bit": 30,
                "description": "RMCEDIEN"
              },
              "RMCLIEN": {
                "bit": 31,
                "description": "RMCLIEN"
              }
            },
            "RCR3": {
              "RMCDATL": {
                "bit": 0,
                "description": "RMCDATL",
                "width": 7
              },
              "RMCDATH": {
                "bit": 8,
                "description": "RMCDATH",
                "width": 7
              }
            },
            "RCR4": {
              "RMCNC": {
                "bit": 0,
                "description": "RMCNC",
                "width": 4
              },
              "RMCPO": {
                "bit": 7,
                "description": "RMCPO"
              }
            },
            "RSTAT": {
              "RMCRNUM": {
                "bit": 0,
                "description": "RMCRNUM",
                "width": 7
              },
              "RMCRLDR": {
                "bit": 7,
                "description": "RMCRLDR"
              },
              "RMCEDIF": {
                "bit": 12,
                "description": "RMCEDIF"
              },
              "RMCDMAXIF": {
                "bit": 13,
                "description": "RMCDMAXIF"
              },
              "RMCLOIF": {
                "bit": 14,
                "description": "RMCLOIF"
              },
              "RMCRLIF": {
                "bit": 15,
                "description": "RMCRLIF"
              }
            },
            "END1": {
              "RMCEND1": {
                "bit": 0,
                "description": "RMCEND1",
                "width": 7
              }
            },
            "END2": {
              "RMCEND2": {
                "bit": 0,
                "description": "RMCEND2",
                "width": 7
              }
            },
            "END3": {
              "RMCEND3": {
                "bit": 0,
                "description": "RMCEND3",
                "width": 7
              }
            },
            "FSSEL": {
              "RMCCLK": {
                "bit": 0,
                "description": "RMCCLK"
              }
            }
          }
        },
        "OFD": {
          "instances": [
            {
              "name": "OFD",
              "base": "0x400F1000"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "OFD Control Register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "OFD Control Register 2"
            },
            "MN0": {
              "offset": "0x08",
              "size": 32,
              "description": "OFD Lower Detection Frequency Setting Register"
            },
            "MN1": {
              "offset": "0x0C",
              "size": 32,
              "description": "OFD Lower Detection Frequency Setting Register"
            },
            "MX0": {
              "offset": "0x10",
              "size": 32,
              "description": "OFD Higher Detection Frequency Setting Register"
            },
            "MX1": {
              "offset": "0x14",
              "size": 32,
              "description": "OFD Higher Detection Frequency Setting Register"
            },
            "RST": {
              "offset": "0x18",
              "size": 32,
              "description": "OFD Reset Enable Control Register"
            },
            "STAT": {
              "offset": "0x1C",
              "size": 32,
              "description": "OFD Status Register"
            },
            "MON": {
              "offset": "0x20",
              "size": 32,
              "description": "OFD"
            }
          },
          "bits": {
            "CR1": {
              "OFDWEN": {
                "bit": 0,
                "description": "OFDWEN",
                "width": 8
              }
            },
            "CR2": {
              "OFDEN": {
                "bit": 0,
                "description": "OFDEN",
                "width": 8
              }
            },
            "MN0": {
              "OFDMN0": {
                "bit": 0,
                "description": "OFDMN0",
                "width": 9
              }
            },
            "MN1": {
              "OFDMN1": {
                "bit": 0,
                "description": "OFDMN1",
                "width": 9
              }
            },
            "MX0": {
              "OFDMX0": {
                "bit": 0,
                "description": "OFDMX0",
                "width": 9
              }
            },
            "MX1": {
              "OFDMX1": {
                "bit": 0,
                "description": "OFDMX1",
                "width": 9
              }
            },
            "RST": {
              "OFDRSTEN": {
                "bit": 0,
                "description": "OFDRSTEN"
              }
            },
            "STAT": {
              "FRQERR": {
                "bit": 0,
                "description": "FRQERR"
              },
              "OFDBUSY": {
                "bit": 1,
                "description": "OFDBUSY"
              }
            },
            "MON": {
              "OFDMON": {
                "bit": 0,
                "description": "OFDMON"
              }
            }
          }
        },
        "WD": {
          "instances": [
            {
              "name": "WD",
              "base": "0x400F2000"
            }
          ],
          "registers": {
            "MOD": {
              "offset": "0x00",
              "size": 32,
              "description": "WD Mode Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "WD Control Register"
            }
          },
          "bits": {
            "MOD": {
              "RESCR": {
                "bit": 1,
                "description": "RESCR"
              },
              "I2WDT": {
                "bit": 2,
                "description": "I2WDT"
              },
              "WDTP": {
                "bit": 4,
                "description": "WDTP",
                "width": 3
              },
              "WDTE": {
                "bit": 7,
                "description": "WDTE"
              }
            },
            "CR": {
              "WDCR": {
                "bit": 0,
                "description": "WDCR",
                "width": 8
              }
            }
          }
        },
        "CG": {
          "instances": [
            {
              "name": "CG",
              "base": "0x400F3000"
            }
          ],
          "registers": {
            "SYSCR": {
              "offset": "0x00",
              "size": 32,
              "description": "System Control Register"
            },
            "OSCCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Oscillation Control Register"
            },
            "STBYCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Standby Control Register"
            },
            "PLLSEL": {
              "offset": "0x0C",
              "size": 32,
              "description": "PLL Selection Register"
            },
            "FSYSMSK": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Clock Stop Register"
            },
            "PROTECT": {
              "offset": "0x3C",
              "size": 32,
              "description": "Protect Register"
            },
            "IMCGA": {
              "offset": "0x40",
              "size": 32,
              "description": "CG Interrupt Mode Control Register A"
            },
            "IMCGB": {
              "offset": "0x44",
              "size": 32,
              "description": "CG Interrupt Mode Control Register B"
            },
            "IMCGC": {
              "offset": "0x48",
              "size": 32,
              "description": "CG Interrupt Mode Control Register C"
            },
            "IMCGD": {
              "offset": "0x4C",
              "size": 32,
              "description": "CG Interrupt Mode Control Register D"
            },
            "ICRCG": {
              "offset": "0x60",
              "size": 32,
              "description": "CG Interrupt Request Clear Register"
            },
            "RSTFLG": {
              "offset": "0x64",
              "size": 32,
              "description": "Reset Flag Register"
            },
            "NMIFLG": {
              "offset": "0x68",
              "size": 32,
              "description": "NMI Flag Register"
            }
          },
          "bits": {
            "SYSCR": {
              "GEAR": {
                "bit": 0,
                "description": "GEAR",
                "width": 3
              },
              "PRCK": {
                "bit": 8,
                "description": "PRCK",
                "width": 3
              },
              "FPSEL": {
                "bit": 12,
                "description": "FPSEL"
              },
              "SCOSEL": {
                "bit": 16,
                "description": "SCOSEL",
                "width": 2
              },
              "FCSTOP": {
                "bit": 20,
                "description": "FCSTOP"
              }
            },
            "OSCCR": {
              "WUEON": {
                "bit": 0,
                "description": "WUEON"
              },
              "WUEF": {
                "bit": 1,
                "description": "WUEF"
              },
              "PLLON": {
                "bit": 2,
                "description": "PLLON"
              },
              "WUPSEL1": {
                "bit": 3,
                "description": "WUPSEL1"
              },
              "XEN1": {
                "bit": 8,
                "description": "XEN1"
              },
              "XTEN": {
                "bit": 9,
                "description": "XTEN"
              },
              "XEN3": {
                "bit": 10,
                "description": "XEN3"
              },
              "WUPTL": {
                "bit": 14,
                "description": "WUPTL",
                "width": 2
              },
              "XEN2": {
                "bit": 16,
                "description": "XEN2"
              },
              "OSCSEL": {
                "bit": 17,
                "description": "OSCSEL"
              },
              "EHOSCSEL": {
                "bit": 18,
                "description": "EHOSCSEL"
              },
              "WUPSEL2": {
                "bit": 19,
                "description": "WUPSEL2"
              },
              "WUPT": {
                "bit": 20,
                "description": "WUPT",
                "width": 12
              }
            },
            "STBYCR": {
              "STBY": {
                "bit": 0,
                "description": "STBY",
                "width": 3
              },
              "DRVE": {
                "bit": 16,
                "description": "DRVE"
              },
              "PTKEEP": {
                "bit": 17,
                "description": "PTKEEP"
              }
            },
            "PLLSEL": {
              "PLLSEL": {
                "bit": 0,
                "description": "PLLSEL"
              },
              "PLLSET": {
                "bit": 1,
                "description": "PLLSET",
                "width": 15
              }
            },
            "FSYSMSK": {
              "MSK0": {
                "bit": 0,
                "description": "MSK0"
              },
              "MSK1": {
                "bit": 1,
                "description": "MSK1"
              },
              "MSK2": {
                "bit": 2,
                "description": "MSK2"
              },
              "MSK3": {
                "bit": 3,
                "description": "MSK3"
              },
              "MSK4": {
                "bit": 4,
                "description": "MSK4"
              },
              "MSK5": {
                "bit": 5,
                "description": "MSK5"
              },
              "MSK6": {
                "bit": 6,
                "description": "MSK6"
              },
              "MSK7": {
                "bit": 7,
                "description": "MSK7"
              },
              "MSK8": {
                "bit": 8,
                "description": "MSK8"
              },
              "MSK9": {
                "bit": 9,
                "description": "MSK9"
              },
              "MSK10": {
                "bit": 10,
                "description": "MSK10"
              },
              "MSK11": {
                "bit": 11,
                "description": "MSK11"
              },
              "MSK12": {
                "bit": 12,
                "description": "MSK12"
              },
              "MSK13": {
                "bit": 13,
                "description": "MSK13"
              },
              "MSK14": {
                "bit": 14,
                "description": "MSK14"
              },
              "MSK15": {
                "bit": 15,
                "description": "MSK15"
              },
              "MSK16": {
                "bit": 16,
                "description": "MSK16"
              },
              "MSK17": {
                "bit": 17,
                "description": "MSK17"
              },
              "MSK18": {
                "bit": 18,
                "description": "MSK18"
              },
              "MSK19": {
                "bit": 19,
                "description": "MSK19"
              },
              "MSK20": {
                "bit": 20,
                "description": "MSK20"
              },
              "MSK21": {
                "bit": 21,
                "description": "MSK21"
              },
              "MSK22": {
                "bit": 22,
                "description": "MSK22"
              },
              "MSK23": {
                "bit": 23,
                "description": "MSK23"
              },
              "MSK24": {
                "bit": 24,
                "description": "MSK24"
              },
              "MSK25": {
                "bit": 25,
                "description": "MSK25"
              },
              "MSK26": {
                "bit": 26,
                "description": "MSK26"
              },
              "MSK27": {
                "bit": 27,
                "description": "MSK27"
              },
              "MSK28": {
                "bit": 28,
                "description": "MSK28"
              },
              "MSK29": {
                "bit": 29,
                "description": "MSK29"
              },
              "MSK30": {
                "bit": 30,
                "description": "MSK30"
              },
              "MSK31": {
                "bit": 31,
                "description": "MSK31"
              }
            },
            "PROTECT": {
              "CGPROTECT": {
                "bit": 0,
                "description": "CGPROTECT",
                "width": 8
              }
            },
            "IMCGA": {
              "INT0EN": {
                "bit": 0,
                "description": "INT0EN"
              },
              "EMST0": {
                "bit": 2,
                "description": "EMST0",
                "width": 2
              },
              "EMCG0": {
                "bit": 4,
                "description": "EMCG0",
                "width": 3
              },
              "INT1EN": {
                "bit": 8,
                "description": "INT1EN"
              },
              "EMST1": {
                "bit": 10,
                "description": "EMST1",
                "width": 2
              },
              "EMCG1": {
                "bit": 12,
                "description": "EMCG1",
                "width": 3
              },
              "INT2EN": {
                "bit": 16,
                "description": "INT2EN"
              },
              "EMST2": {
                "bit": 18,
                "description": "EMST2",
                "width": 2
              },
              "EMCG2": {
                "bit": 20,
                "description": "EMCG2",
                "width": 3
              },
              "INT3EN": {
                "bit": 24,
                "description": "INT3EN"
              },
              "EMST3": {
                "bit": 26,
                "description": "EMST3",
                "width": 2
              },
              "EMCG3": {
                "bit": 28,
                "description": "EMCG3",
                "width": 3
              }
            },
            "IMCGB": {
              "INT4EN": {
                "bit": 0,
                "description": "INT4EN"
              },
              "EMST4": {
                "bit": 2,
                "description": "EMST4",
                "width": 2
              },
              "EMCG4": {
                "bit": 4,
                "description": "EMCG4",
                "width": 3
              },
              "INT5EN": {
                "bit": 8,
                "description": "INT5EN"
              },
              "EMST5": {
                "bit": 10,
                "description": "EMST5",
                "width": 2
              },
              "EMCG5": {
                "bit": 12,
                "description": "EMCG5",
                "width": 3
              },
              "INT6EN": {
                "bit": 16,
                "description": "INT6EN"
              },
              "EMST6": {
                "bit": 18,
                "description": "EMST6",
                "width": 2
              },
              "EMCG6": {
                "bit": 20,
                "description": "EMCG6",
                "width": 3
              },
              "INT7EN": {
                "bit": 24,
                "description": "INT7EN"
              },
              "EMST7": {
                "bit": 26,
                "description": "EMST7",
                "width": 2
              },
              "EMCG7": {
                "bit": 28,
                "description": "EMCG7",
                "width": 3
              }
            },
            "IMCGC": {
              "INT8EN": {
                "bit": 0,
                "description": "INT8EN"
              },
              "EMST8": {
                "bit": 2,
                "description": "EMST8",
                "width": 2
              },
              "EMCG8": {
                "bit": 4,
                "description": "EMCG8",
                "width": 3
              },
              "INT9EN": {
                "bit": 8,
                "description": "INT9EN"
              },
              "EMST9": {
                "bit": 10,
                "description": "EMST9",
                "width": 2
              },
              "EMCG9": {
                "bit": 12,
                "description": "EMCG9",
                "width": 3
              },
              "INTAEN": {
                "bit": 16,
                "description": "INTAEN"
              },
              "EMSTA": {
                "bit": 18,
                "description": "EMSTA",
                "width": 2
              },
              "EMCGA": {
                "bit": 20,
                "description": "EMCGA",
                "width": 3
              },
              "INTBEN": {
                "bit": 24,
                "description": "INTBEN"
              },
              "EMSTB": {
                "bit": 26,
                "description": "EMSTB",
                "width": 2
              },
              "EMCGB": {
                "bit": 28,
                "description": "EMCGB",
                "width": 3
              }
            },
            "IMCGD": {
              "INTCEN": {
                "bit": 0,
                "description": "INTCEN"
              },
              "EMSTC": {
                "bit": 2,
                "description": "EMSTC",
                "width": 2
              },
              "EMCGC": {
                "bit": 4,
                "description": "EMCGC",
                "width": 3
              },
              "INTDEN": {
                "bit": 8,
                "description": "INTDEN"
              },
              "EMSTD": {
                "bit": 10,
                "description": "EMSTD",
                "width": 2
              },
              "EMCGD": {
                "bit": 12,
                "description": "EMCGD",
                "width": 3
              },
              "INTRTCEN": {
                "bit": 16,
                "description": "INTRTCEN"
              },
              "EMSTRTC": {
                "bit": 18,
                "description": "EMSTRTC",
                "width": 2
              },
              "EMCGRTC": {
                "bit": 20,
                "description": "EMCGRTC",
                "width": 3
              },
              "INTRMCRXEN": {
                "bit": 24,
                "description": "INTRMCRXEN"
              },
              "EMSTRMCRX": {
                "bit": 26,
                "description": "EMSTRMCRX",
                "width": 2
              },
              "EMCGRMCRX": {
                "bit": 28,
                "description": "EMCGRMCRX",
                "width": 3
              }
            },
            "ICRCG": {
              "ICRCG": {
                "bit": 0,
                "description": "ICRCG",
                "width": 5
              }
            },
            "RSTFLG": {
              "PONRSTF": {
                "bit": 0,
                "description": "PONRSTF"
              },
              "PINRSTF": {
                "bit": 1,
                "description": "PINRSTF"
              },
              "WDTRSTF": {
                "bit": 2,
                "description": "WDTRSTF"
              },
              "STOP2RSTF": {
                "bit": 3,
                "description": "STOP2RSTF"
              },
              "DBGRSTF": {
                "bit": 4,
                "description": "DBGRSTF"
              },
              "OFDRSTF": {
                "bit": 5,
                "description": "OFDRSTF"
              },
              "LVDRSTF": {
                "bit": 6,
                "description": "LVDRSTF"
              }
            },
            "NMIFLG": {
              "NMIFLG0": {
                "bit": 0,
                "description": "NMIFLG0"
              },
              "NMIFLG1": {
                "bit": 1,
                "description": "NMIFLG1"
              },
              "NMIFLG2": {
                "bit": 2,
                "description": "NMIFLG2"
              },
              "NMIFLG3": {
                "bit": 3,
                "description": "NMIFLG3"
              }
            }
          }
        },
        "TRMOSC": {
          "instances": [
            {
              "name": "TRMOSC",
              "base": "0x400F3200"
            }
          ],
          "registers": {
            "PRO": {
              "offset": "0x00",
              "size": 32,
              "description": "Protection Register"
            },
            "EN": {
              "offset": "0x04",
              "size": 32,
              "description": "Enable Register"
            },
            "INIT": {
              "offset": "0x08",
              "size": 32,
              "description": "Initial Trimming Level Monitor Register"
            },
            "SET": {
              "offset": "0x0C",
              "size": 32,
              "description": "Trimming Level Setting Register"
            }
          },
          "bits": {
            "PRO": {
              "PROTECT": {
                "bit": 0,
                "description": "PROTECT",
                "width": 8
              }
            },
            "EN": {
              "TRIMEN": {
                "bit": 0,
                "description": "TRIMEN"
              }
            },
            "INIT": {
              "TRIMINITF": {
                "bit": 0,
                "description": "TRIMINITF",
                "width": 4
              },
              "TRIMINITC": {
                "bit": 8,
                "description": "TRIMINITC",
                "width": 6
              }
            },
            "SET": {
              "TRIMSETF": {
                "bit": 0,
                "description": "TRIMSETF",
                "width": 4
              },
              "TRIMSETC": {
                "bit": 8,
                "description": "TRIMSETC",
                "width": 6
              }
            }
          }
        },
        "LVD": {
          "instances": [
            {
              "name": "LVD",
              "base": "0x400F4000"
            }
          ],
          "registers": {
            "RCR": {
              "offset": "0x00",
              "size": 32,
              "description": "LVD-RESET Control Register"
            },
            "ICR": {
              "offset": "0x04",
              "size": 32,
              "description": "LVD-NMI Control Register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "LVD Status Control Register"
            }
          },
          "bits": {
            "RCR": {
              "LVDEN1": {
                "bit": 0,
                "description": "LVDEN1"
              },
              "LVDLVL1": {
                "bit": 1,
                "description": "LVDLVL1",
                "width": 3
              },
              "LVDRSTEN": {
                "bit": 5,
                "description": "LVDRSTEN"
              }
            },
            "ICR": {
              "LVDEN2": {
                "bit": 0,
                "description": "LVDEN2"
              },
              "LVDLVL2": {
                "bit": 1,
                "description": "LVDLVL2",
                "width": 3
              },
              "INTSEL": {
                "bit": 4,
                "description": "INTSEL"
              },
              "LVDINTEN": {
                "bit": 5,
                "description": "LVDINTEN"
              }
            },
            "SR": {
              "LVDST1": {
                "bit": 0,
                "description": "LVDST1"
              },
              "LVDST2": {
                "bit": 1,
                "description": "LVDST2"
              }
            }
          }
        },
        "MTPD": {
          "instances": [
            {
              "name": "MTPD",
              "base": "0x400F6000"
            }
          ],
          "registers": {
            "MDEN": {
              "offset": "0x00",
              "size": 32,
              "description": "PMD Enable Register"
            },
            "PORTMD": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Output Mode Register"
            },
            "MDCR": {
              "offset": "0x08",
              "size": 32,
              "description": "PMD Control Register"
            },
            "CNTSTA": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Counter Status Register"
            },
            "MDCNT": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Counter Register"
            },
            "MDPRD": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Period Register"
            },
            "CMPU": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Compare Register"
            },
            "CMPV": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Compare Register"
            },
            "CMPW": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM Compare Register"
            },
            "MDOUT": {
              "offset": "0x28",
              "size": 32,
              "description": "PMD Output Control Register"
            },
            "MDPOT": {
              "offset": "0x2C",
              "size": 32,
              "description": "PMD Output Setting Register"
            },
            "EMGREL": {
              "offset": "0x30",
              "size": 32,
              "description": "EMG Release Register"
            },
            "EMGCR": {
              "offset": "0x34",
              "size": 32,
              "description": "EMG Control Register"
            },
            "EMGSTA": {
              "offset": "0x38",
              "size": 32,
              "description": "EMG Status Register"
            },
            "DTR": {
              "offset": "0x44",
              "size": 32,
              "description": "Dead Time Register"
            },
            "TRGCMP0": {
              "offset": "0x48",
              "size": 32,
              "description": "Trigger Compare Register0"
            },
            "TRGCR": {
              "offset": "0x58",
              "size": 32,
              "description": "Trigger Register"
            },
            "TRGMD": {
              "offset": "0x5C",
              "size": 32,
              "description": "Trigger mode Register"
            }
          },
          "bits": {
            "MDEN": {
              "PWMEN": {
                "bit": 0,
                "description": "PWMEN"
              }
            },
            "PORTMD": {
              "PORTMD": {
                "bit": 0,
                "description": "PORTMD"
              }
            },
            "MDCR": {
              "PWMMD": {
                "bit": 0,
                "description": "PWMMD"
              },
              "INTPRD": {
                "bit": 1,
                "description": "INTPRD",
                "width": 2
              },
              "PINT": {
                "bit": 3,
                "description": "PINT"
              },
              "DTYMD": {
                "bit": 4,
                "description": "DTYMD"
              },
              "SYNTMD": {
                "bit": 5,
                "description": "SYNTMD"
              },
              "PWMCK": {
                "bit": 6,
                "description": "PWMCK"
              }
            },
            "CNTSTA": {
              "UPDWN": {
                "bit": 0,
                "description": "UPDWN"
              }
            },
            "MDCNT": {
              "MDCNT": {
                "bit": 0,
                "description": "MDCNT",
                "width": 16
              }
            },
            "MDPRD": {
              "MDPRD": {
                "bit": 0,
                "description": "MDPRD",
                "width": 16
              }
            },
            "CMPU": {
              "CMPU": {
                "bit": 0,
                "description": "CMPU",
                "width": 16
              }
            },
            "CMPV": {
              "CMPV": {
                "bit": 0,
                "description": "CMPV",
                "width": 16
              }
            },
            "CMPW": {
              "CMPW": {
                "bit": 0,
                "description": "CMPW",
                "width": 16
              }
            },
            "MDOUT": {
              "UOC": {
                "bit": 0,
                "description": "UOC",
                "width": 2
              },
              "VOC": {
                "bit": 2,
                "description": "VOC",
                "width": 2
              },
              "WOC": {
                "bit": 4,
                "description": "WOC",
                "width": 2
              },
              "UPWM": {
                "bit": 8,
                "description": "UPWM"
              },
              "VPWM": {
                "bit": 9,
                "description": "VPWM"
              },
              "WPWM": {
                "bit": 10,
                "description": "WPWM"
              }
            },
            "MDPOT": {
              "PSYNCS": {
                "bit": 0,
                "description": "PSYNCS",
                "width": 2
              },
              "POLL": {
                "bit": 2,
                "description": "POLL"
              },
              "POLH": {
                "bit": 3,
                "description": "POLH"
              }
            },
            "EMGREL": {
              "EMGREL": {
                "bit": 0,
                "description": "EMGREL",
                "width": 8
              }
            },
            "EMGCR": {
              "EMGEN": {
                "bit": 0,
                "description": "EMGEN"
              },
              "EMGRS": {
                "bit": 1,
                "description": "EMGRS"
              },
              "EMGMD": {
                "bit": 3,
                "description": "EMGMD",
                "width": 2
              },
              "INHEN": {
                "bit": 5,
                "description": "INHEN"
              },
              "EMGCNT": {
                "bit": 8,
                "description": "EMGCNT",
                "width": 4
              }
            },
            "EMGSTA": {
              "EMGST": {
                "bit": 0,
                "description": "EMGST"
              },
              "EMGI": {
                "bit": 1,
                "description": "EMGI"
              }
            },
            "DTR": {
              "DTR": {
                "bit": 0,
                "description": "DTR",
                "width": 8
              }
            },
            "TRGCMP0": {
              "TRGCMP0": {
                "bit": 0,
                "description": "TRGCMP0",
                "width": 16
              }
            },
            "TRGCR": {
              "TRG0MD": {
                "bit": 0,
                "description": "TRG0MD",
                "width": 3
              },
              "TRG0BE": {
                "bit": 3,
                "description": "TRG0BE"
              }
            },
            "TRGMD": {
              "EMGTGE": {
                "bit": 0,
                "description": "EMGTGE"
              }
            }
          }
        },
        "EN": {
          "instances": [
            {
              "name": "EN",
              "base": "0x400F7000"
            }
          ],
          "registers": {
            "TNCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Encoder Input Control Register"
            },
            "RELOAD": {
              "offset": "0x04",
              "size": 32,
              "description": "Encoder Counter Reload Register"
            },
            "INT": {
              "offset": "0x08",
              "size": 32,
              "description": "Encoder Compare Register"
            },
            "CNT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Encoder Counter Register"
            }
          },
          "bits": {
            "TNCR": {
              "ENDEV": {
                "bit": 0,
                "description": "ENDEV",
                "width": 3
              },
              "INTEN": {
                "bit": 3,
                "description": "INTEN"
              },
              "NR": {
                "bit": 4,
                "description": "NR",
                "width": 2
              },
              "ENRUN": {
                "bit": 6,
                "description": "ENRUN"
              },
              "ZEN": {
                "bit": 7,
                "description": "ZEN"
              },
              "CMPEN": {
                "bit": 8,
                "description": "CMPEN"
              },
              "ZESEL": {
                "bit": 9,
                "description": "ZESEL"
              },
              "ENCLR": {
                "bit": 10,
                "description": "ENCLR"
              },
              "SFTCAP": {
                "bit": 11,
                "description": "SFTCAP"
              },
              "ZDET": {
                "bit": 12,
                "description": "ZDET"
              },
              "UD": {
                "bit": 13,
                "description": "UD"
              },
              "REVERR": {
                "bit": 14,
                "description": "REVERR"
              },
              "CMP": {
                "bit": 15,
                "description": "CMP"
              },
              "P3EN": {
                "bit": 16,
                "description": "P3EN"
              },
              "MODE": {
                "bit": 17,
                "description": "MODE",
                "width": 2
              }
            },
            "RELOAD": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD",
                "width": 16
              }
            },
            "INT": {
              "INT": {
                "bit": 0,
                "description": "INT",
                "width": 24
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "CNT",
                "width": 24
              }
            }
          }
        },
        "FC": {
          "instances": [
            {
              "name": "FC",
              "base": "0x41FFF000"
            }
          ],
          "registers": {
            "SECBIT": {
              "offset": "0x10",
              "size": 32,
              "description": "FC Security Bit Register"
            },
            "FLCS": {
              "offset": "0x20",
              "size": 32,
              "description": "FC Flash Control Register"
            }
          },
          "bits": {
            "SECBIT": {
              "SECBIT": {
                "bit": 0,
                "description": "SECBIT"
              }
            },
            "FLCS": {
              "RDY_BSY": {
                "bit": 0,
                "description": "RDY_BSY"
              },
              "BLPRO": {
                "bit": 16,
                "description": "BLPRO",
                "width": 6
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 16,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          }
        ]
      }
    }
  }
}