build_dir: 4-testbench
build_id: '4'
commands:
- cp ExampleTb.sv outputs/testbench.sv
- python3 generate_test_vectors.py
- cp test_vectors.txt outputs/test_vectors.txt
- cp design.args outputs/design.args
- cat design.args.gls inputs/adk/vcs_incdir.txt > outputs/design.args.gls
edges_i:
  adk:
  - f: adk
    step: 3-skywater-130nm
edges_o:
  design.args:
  - f: design.args
    step: 5-rtl-sim
  design.args.gls:
  - f: design.args
    step: 21-gl-sim
  test_vectors.txt:
  - f: test_vectors.txt
    step: 5-rtl-sim
  - f: test_vectors.txt
    step: 21-gl-sim
  testbench.sv:
  - f: testbench.sv
    step: 5-rtl-sim
  - f: testbench.sv
    step: 21-gl-sim
inputs:
- adk
name: testbench
outputs:
- testbench.sv
- test_vectors.txt
- design.args
- design.args.gls
source: /home/users/krzanich/EE272B/design/testbench
