// Seed: 1174416260
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  always @(posedge 1) begin
    if ({1, id_2}) id_0 = 1;
  end
endmodule
