@W: MT530 :"c:\users\vetal\desktop\actel source2\rover_0_0\component\work\top\coreuart_0\rtl\vhdl\core\clock_gen.vhd":214:11:214:12|Found inferred clock TOP_FCCC_0_FCCC|GL0_net_inferred_clock which controls 441 sequential elements including COREUART_0.make_TOP_COREUART_0_Clock_gen.baud_cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. 
