<div id="pfe4" class="pf w0 h0" data-page-no="e4"><div class="pc pce4 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bge4.png"/><div class="c x9 y144d w26 h81"><div class="t m14 x5f h82 y144e ff2 fs40 fc0 sc0 ls0 ws0">System </div><div class="t m14 x2b h82 y144f ff2 fs40 fc0 sc0 ls0">Mode</div><div class="t m14 xab h82 y1450 ff2 fs40 fc0 sc0 ls0">Controller</div><div class="t m14 xbc h83 y1451 ff2 fs41 fc0 sc0 ls0">(SMC)</div><div class="t m14 xa6 h82 y1452 ff2 fs40 fc0 sc0 ls0 ws0">System </div><div class="t m14 xbf h82 y1453 ff2 fs40 fc0 sc0 ls0">Power</div><div class="t m14 xa7 h83 y1454 ff2 fs41 fc0 sc0 ls0">(PMC)</div><div class="t m14 xa7 h84 y1455 ff2 fs40 fc0 sc0 ls0 ws296">Low<span class="_ _5"></span><span class="v19">-</span></div><div class="t m14 x36 h82 y1456 ff2 fs40 fc0 sc0 ls0">Leakage</div><div class="t m14 x36 h82 y1457 ff2 fs40 fc0 sc0 ls0">Wakeup</div><div class="t m14 x13d h83 y1458 ff2 fs41 fc0 sc0 ls0">(LLWU)</div><div class="t m14 x13e h82 y1459 ff2 fs40 fc0 sc0 ls0 ws0">System </div><div class="t m14 xbd h82 y145a ff2 fs40 fc0 sc0 ls0">Clocks</div><div class="t m14 x8d h83 y145b ff2 fs41 fc0 sc0 ls0">(MCG)</div><div class="t m14 x9e h85 y145c ff2 fs42 fc0 sc0 ls0 ws0">LP exit</div><div class="t m14 x13b h82 y145d ff2 fs40 fc0 sc0 ls0">Flash</div><div class="t m14 xff h82 y145e ff2 fs40 fc0 sc0 ls0">CPU</div><div class="t m14 xa9 h85 y145f ff2 fs42 fc0 sc0 ls0 ws0">LP exit</div><div class="t m14 xe9 h82 y1460 ff2 fs40 fc0 sc0 ls0 ws0">Clock </div><div class="t m14 xde h82 y1461 ff2 fs40 fc0 sc0 ls0">Control</div><div class="t m14 xde h82 y1462 ff2 fs40 fc0 sc0 ls0">Module</div><div class="t m14 xff h83 y1463 ff2 fs41 fc0 sc0 ls0">(CCM)</div><div class="t m14 xde h82 y1464 ff2 fs40 fc0 sc0 ls0">Module</div><div class="t m14 xde h82 y1465 ff2 fs40 fc0 sc0 ls0">Memory</div><div class="t m14 x122 h85 y1466 ff2 fs42 fc0 sc0 ls0 ws0">Bus masters low power bus (non-CPU)</div><div class="t m14 x122 h85 y1467 ff2 fs42 fc0 sc0 ls0 ws0">Bus slaves low power bus</div><div class="t m14 x6 h85 y1468 ff2 fs42 fc0 sc0 ls0">Stop/Wait</div><div class="t m14 x1a h85 y1469 ff2 fs42 fc0 sc0 ls0 ws0">CCM low power bus</div><div class="t m14 x51 h85 y146a ff2 fs42 fc0 sc0 ls0 ws0">MCG enable</div><div class="t m14 xd2 h85 y146b ff2 fs42 fc0 sc0 ls0 ws0">PMC low power bus</div><div class="t m14 xfe h85 y146c ff2 fs42 fc0 sc0 ls0 ws0">Flash low power bus</div><div class="t m14 x3c h82 y146d ff2 fs40 fc0 sc0 ls0 ws0">Reset </div><div class="t m14 x10c h82 y146e ff2 fs40 fc0 sc0 ls0">Control</div><div class="t m14 xbc h83 y146f ff2 fs41 fc0 sc0 ls0">(RCM)</div><div class="t m14 x5f h82 y1470 ff2 fs40 fc0 sc0 ls0">Module</div></div><div class="t m0 xf0 h9 y1471 ff1 fs2 fc0 sc0 ls0 ws0">Figure 13-6. Low-power system components and connections</div><div class="t m0 x9 h1b y1472 ff1 fsc fc0 sc0 ls0 ws0">13.4.2.1<span class="_ _b"> </span>Stop mode entry sequence</div><div class="t m0 x9 hf y1473 ff3 fs5 fc0 sc0 ls0 ws0">Entry into a low-power stop mode (Stop, VLPS, LLS, VLLSx) is initiated by CPU</div><div class="t m0 x9 hf y1474 ff3 fs5 fc0 sc0 ls0 ws0">execution of the WFI instruction. After the instruction is executed, the following</div><div class="t m0 x9 hf y1475 ff3 fs5 fc0 sc0 ls0 ws0">sequence occurs:</div><div class="t m0 xf6 hf y1476 ff3 fs5 fc0 sc0 ls0 ws0">1.<span class="_ _11"> </span>The CPU clock is gated off immediately.</div><div class="t m0 xf6 hf y1477 ff3 fs5 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>Requests are made to all non-CPU bus masters to enter Stop mode.</div><div class="t m0 xf6 hf y1478 ff3 fs5 fc0 sc0 ls0 ws0">3.<span class="_ _11"> </span>After all masters have acknowledged they are ready to enter Stop mode, requests are</div><div class="t m0 x117 hf y1479 ff3 fs5 fc0 sc0 ls0 ws0">made to all bus slaves to enter Stop mode.</div><div class="t m0 xf6 hf y147a ff3 fs5 fc0 sc0 ls0 ws0">4.<span class="_ _11"> </span>After all slaves have acknowledged they are ready to enter Stop mode, all system and</div><div class="t m0 x117 hf y147b ff3 fs5 fc0 sc0 ls0 ws0">bus clocks are gated off.</div><div class="t m0 xf6 hf y147c ff3 fs5 fc0 sc0 ls0 ws0">5.<span class="_ _11"> </span>Clock generators are disabled in the MCG.</div><div class="t m0 xf6 hf y147d ff3 fs5 fc0 sc0 ls0 ws0">6.<span class="_ _11"> </span>The on-chip regulator in the PMC and internal power switches are configured to</div><div class="t m0 x117 hf y147e ff3 fs5 fc0 sc0 ls0 ws0">meet the power consumption goals for the targeted low-power mode.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">228<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
