
lora_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ba8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08002cb4  08002cb4  00012cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dd8  08002dd8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002dd8  08002dd8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dd8  08002dd8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dd8  08002dd8  00012dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ddc  08002ddc  00012ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002de0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000070  08002e50  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  08002e50  00020150  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000061dc  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001527  00000000  00000000  00026275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a8  00000000  00000000  000277a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f0  00000000  00000000  00027e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001756e  00000000  00000000  00028438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b71  00000000  00000000  0003f9a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082233  00000000  00000000  00047517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c974a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cb0  00000000  00000000  000c979c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c9c 	.word	0x08002c9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002c9c 	.word	0x08002c9c

0800014c <HAL_GPIO_EXTI_Callback>:

////Handle recieve data;
void handle_rx_data(uint8_t* receive_data, uint8_t count);

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	80fb      	strh	r3, [r7, #6]
////	  }
//	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
//  }

  if(GPIO_Pin == DIO_Pin)
 8000156:	88fb      	ldrh	r3, [r7, #6]
 8000158:	2b40      	cmp	r3, #64	; 0x40
 800015a:	d109      	bne.n	8000170 <HAL_GPIO_EXTI_Callback+0x24>
  //	  if((LoRa_read(&my_lora, RegIrqFlags)&0x40)!= 0){
  //
  //
  //
  //	  }
  	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800015c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000160:	4805      	ldr	r0, [pc, #20]	; (8000178 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000162:	f000 feb5 	bl	8000ed0 <HAL_GPIO_TogglePin>
  	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8000166:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800016a:	4804      	ldr	r0, [pc, #16]	; (800017c <HAL_GPIO_EXTI_Callback+0x30>)
 800016c:	f000 feb0 	bl	8000ed0 <HAL_GPIO_TogglePin>
    }

}
 8000170:	bf00      	nop
 8000172:	3708      	adds	r7, #8
 8000174:	46bd      	mov	sp, r7
 8000176:	bd80      	pop	{r7, pc}
 8000178:	40011000 	.word	0x40011000
 800017c:	40010c00 	.word	0x40010c00

08000180 <handle_rx_data>:

void handle_rx_data(uint8_t* receive_data, uint8_t count){
 8000180:	b580      	push	{r7, lr}
 8000182:	b084      	sub	sp, #16
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 8000188:	460b      	mov	r3, r1
 800018a:	70fb      	strb	r3, [r7, #3]

	if(!count)
 800018c:	78fb      	ldrb	r3, [r7, #3]
 800018e:	2b00      	cmp	r3, #0
 8000190:	d074      	beq.n	800027c <handle_rx_data+0xfc>
		return;

	rx_buff = (uint8_t*)malloc(sizeof(uint8_t));
 8000192:	2001      	movs	r0, #1
 8000194:	f002 fb9c 	bl	80028d0 <malloc>
 8000198:	4603      	mov	r3, r0
 800019a:	461a      	mov	r2, r3
 800019c:	4b39      	ldr	r3, [pc, #228]	; (8000284 <handle_rx_data+0x104>)
 800019e:	601a      	str	r2, [r3, #0]
	for(int i =0 ; i< count; i++){
 80001a0:	2300      	movs	r3, #0
 80001a2:	60fb      	str	r3, [r7, #12]
 80001a4:	e060      	b.n	8000268 <handle_rx_data+0xe8>

		switch(receive_data[i]){
 80001a6:	68fb      	ldr	r3, [r7, #12]
 80001a8:	687a      	ldr	r2, [r7, #4]
 80001aa:	4413      	add	r3, r2
 80001ac:	781b      	ldrb	r3, [r3, #0]
 80001ae:	2b39      	cmp	r3, #57	; 0x39
 80001b0:	dc16      	bgt.n	80001e0 <handle_rx_data+0x60>
 80001b2:	2b30      	cmp	r3, #48	; 0x30
 80001b4:	da33      	bge.n	800021e <handle_rx_data+0x9e>
 80001b6:	e054      	b.n	8000262 <handle_rx_data+0xe2>
 80001b8:	3b70      	subs	r3, #112	; 0x70
 80001ba:	2b06      	cmp	r3, #6
 80001bc:	d851      	bhi.n	8000262 <handle_rx_data+0xe2>
 80001be:	a201      	add	r2, pc, #4	; (adr r2, 80001c4 <handle_rx_data+0x44>)
 80001c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001c4:	08000205 	.word	0x08000205
 80001c8:	08000263 	.word	0x08000263
 80001cc:	08000263 	.word	0x08000263
 80001d0:	08000263 	.word	0x08000263
 80001d4:	08000263 	.word	0x08000263
 80001d8:	08000263 	.word	0x08000263
 80001dc:	080001eb 	.word	0x080001eb
 80001e0:	2b76      	cmp	r3, #118	; 0x76
 80001e2:	dc3e      	bgt.n	8000262 <handle_rx_data+0xe2>
 80001e4:	2b70      	cmp	r3, #112	; 0x70
 80001e6:	dae7      	bge.n	80001b8 <handle_rx_data+0x38>
 80001e8:	e03b      	b.n	8000262 <handle_rx_data+0xe2>
			////
			break;

		case (uint8_t)'v':
			////
			vel = atoi((const char*)rx_buff);
 80001ea:	4b26      	ldr	r3, [pc, #152]	; (8000284 <handle_rx_data+0x104>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4618      	mov	r0, r3
 80001f0:	f002 fb3f 	bl	8002872 <atoi>
 80001f4:	4603      	mov	r3, r0
 80001f6:	b21a      	sxth	r2, r3
 80001f8:	4b23      	ldr	r3, [pc, #140]	; (8000288 <handle_rx_data+0x108>)
 80001fa:	801a      	strh	r2, [r3, #0]
			//memset(rx_buff,0,sizeof(rx_buff));
			rx_index = 0;
 80001fc:	4b23      	ldr	r3, [pc, #140]	; (800028c <handle_rx_data+0x10c>)
 80001fe:	2200      	movs	r2, #0
 8000200:	701a      	strb	r2, [r3, #0]
			//free(receive_data);
			break;
 8000202:	e02e      	b.n	8000262 <handle_rx_data+0xe2>

		case (uint8_t)'p':
			pos = atoi((const char*)rx_buff);
 8000204:	4b1f      	ldr	r3, [pc, #124]	; (8000284 <handle_rx_data+0x104>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4618      	mov	r0, r3
 800020a:	f002 fb32 	bl	8002872 <atoi>
 800020e:	4603      	mov	r3, r0
 8000210:	b21a      	sxth	r2, r3
 8000212:	4b1f      	ldr	r3, [pc, #124]	; (8000290 <handle_rx_data+0x110>)
 8000214:	801a      	strh	r2, [r3, #0]
			//memset(rx_buff,0,sizeof(rx_buff));
			rx_index =0;
 8000216:	4b1d      	ldr	r3, [pc, #116]	; (800028c <handle_rx_data+0x10c>)
 8000218:	2200      	movs	r2, #0
 800021a:	701a      	strb	r2, [r3, #0]

			break;
 800021c:	e021      	b.n	8000262 <handle_rx_data+0xe2>
		case '5':
		case '6':
		case '7':
		case '8':
		case '9':
			rx_buff = (uint8_t*)realloc(rx_buff,(rx_index+2)*sizeof(uint8_t));
 800021e:	4b19      	ldr	r3, [pc, #100]	; (8000284 <handle_rx_data+0x104>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a1a      	ldr	r2, [pc, #104]	; (800028c <handle_rx_data+0x10c>)
 8000224:	7812      	ldrb	r2, [r2, #0]
 8000226:	3202      	adds	r2, #2
 8000228:	4611      	mov	r1, r2
 800022a:	4618      	mov	r0, r3
 800022c:	f002 fc44 	bl	8002ab8 <realloc>
 8000230:	4603      	mov	r3, r0
 8000232:	4a14      	ldr	r2, [pc, #80]	; (8000284 <handle_rx_data+0x104>)
 8000234:	6013      	str	r3, [r2, #0]
			rx_buff[rx_index++] |= receive_data[i];
 8000236:	4b13      	ldr	r3, [pc, #76]	; (8000284 <handle_rx_data+0x104>)
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	4b14      	ldr	r3, [pc, #80]	; (800028c <handle_rx_data+0x10c>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c59      	adds	r1, r3, #1
 8000240:	b2c8      	uxtb	r0, r1
 8000242:	4912      	ldr	r1, [pc, #72]	; (800028c <handle_rx_data+0x10c>)
 8000244:	7008      	strb	r0, [r1, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	440a      	add	r2, r1
 800024a:	7811      	ldrb	r1, [r2, #0]
 800024c:	68fa      	ldr	r2, [r7, #12]
 800024e:	6878      	ldr	r0, [r7, #4]
 8000250:	4402      	add	r2, r0
 8000252:	7812      	ldrb	r2, [r2, #0]
 8000254:	480b      	ldr	r0, [pc, #44]	; (8000284 <handle_rx_data+0x104>)
 8000256:	6800      	ldr	r0, [r0, #0]
 8000258:	4403      	add	r3, r0
 800025a:	430a      	orrs	r2, r1
 800025c:	b2d2      	uxtb	r2, r2
 800025e:	701a      	strb	r2, [r3, #0]
			break;
 8000260:	bf00      	nop
	for(int i =0 ; i< count; i++){
 8000262:	68fb      	ldr	r3, [r7, #12]
 8000264:	3301      	adds	r3, #1
 8000266:	60fb      	str	r3, [r7, #12]
 8000268:	78fb      	ldrb	r3, [r7, #3]
 800026a:	68fa      	ldr	r2, [r7, #12]
 800026c:	429a      	cmp	r2, r3
 800026e:	db9a      	blt.n	80001a6 <handle_rx_data+0x26>

		}

	}
	free(rx_buff);
 8000270:	4b04      	ldr	r3, [pc, #16]	; (8000284 <handle_rx_data+0x104>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4618      	mov	r0, r3
 8000276:	f002 fb33 	bl	80028e0 <free>
 800027a:	e000      	b.n	800027e <handle_rx_data+0xfe>
		return;
 800027c:	bf00      	nop



}
 800027e:	3710      	adds	r7, #16
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	20000130 	.word	0x20000130
 8000288:	2000012a 	.word	0x2000012a
 800028c:	20000134 	.word	0x20000134
 8000290:	2000012c 	.word	0x2000012c

08000294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000294:	b5b0      	push	{r4, r5, r7, lr}
 8000296:	b08c      	sub	sp, #48	; 0x30
 8000298:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029a:	f000 fae9 	bl	8000870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029e:	f000 f89d 	bl	80003dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a2:	f000 f913 	bl	80004cc <MX_GPIO_Init>
  MX_SPI1_Init();
 80002a6:	f000 f8db 	bl	8000460 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  my_lora = newLoRa();
 80002aa:	4c44      	ldr	r4, [pc, #272]	; (80003bc <main+0x128>)
 80002ac:	463b      	mov	r3, r7
 80002ae:	4618      	mov	r0, r3
 80002b0:	f001 ffb2 	bl	8002218 <newLoRa>
 80002b4:	4625      	mov	r5, r4
 80002b6:	463c      	mov	r4, r7
 80002b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80002ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80002bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80002be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80002c0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80002c4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  my_lora.CS_port		= NSS_GPIO_Port	;		my_lora.reset_port	= RST_GPIO_Port	;
 80002c8:	4b3c      	ldr	r3, [pc, #240]	; (80003bc <main+0x128>)
 80002ca:	4a3d      	ldr	r2, [pc, #244]	; (80003c0 <main+0x12c>)
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	4b3b      	ldr	r3, [pc, #236]	; (80003bc <main+0x128>)
 80002d0:	4a3b      	ldr	r2, [pc, #236]	; (80003c0 <main+0x12c>)
 80002d2:	609a      	str	r2, [r3, #8]
  my_lora.CS_pin		= NSS_Pin		;		my_lora.reset_pin	= RST_Pin		;
 80002d4:	4b39      	ldr	r3, [pc, #228]	; (80003bc <main+0x128>)
 80002d6:	2202      	movs	r2, #2
 80002d8:	809a      	strh	r2, [r3, #4]
 80002da:	4b38      	ldr	r3, [pc, #224]	; (80003bc <main+0x128>)
 80002dc:	2201      	movs	r2, #1
 80002de:	819a      	strh	r2, [r3, #12]

  my_lora.DIO0_port	= DIO_GPIO_Port;
 80002e0:	4b36      	ldr	r3, [pc, #216]	; (80003bc <main+0x128>)
 80002e2:	4a38      	ldr	r2, [pc, #224]	; (80003c4 <main+0x130>)
 80002e4:	611a      	str	r2, [r3, #16]
  my_lora.reset_pin	= DIO_Pin		;		my_lora.hSPIx		= &hspi1			;
 80002e6:	4b35      	ldr	r3, [pc, #212]	; (80003bc <main+0x128>)
 80002e8:	2240      	movs	r2, #64	; 0x40
 80002ea:	819a      	strh	r2, [r3, #12]
 80002ec:	4b33      	ldr	r3, [pc, #204]	; (80003bc <main+0x128>)
 80002ee:	4a36      	ldr	r2, [pc, #216]	; (80003c8 <main+0x134>)
 80002f0:	619a      	str	r2, [r3, #24]

  my_lora.frequency             = 434;             // default = 433 MHz
 80002f2:	4b32      	ldr	r3, [pc, #200]	; (80003bc <main+0x128>)
 80002f4:	f44f 72d9 	mov.w	r2, #434	; 0x1b2
 80002f8:	621a      	str	r2, [r3, #32]
  my_lora.spredingFactor        = SF_9;            // default = SF_7
 80002fa:	4b30      	ldr	r3, [pc, #192]	; (80003bc <main+0x128>)
 80002fc:	2209      	movs	r2, #9
 80002fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  my_lora.bandWidth             = BW_250KHz;       // default = BW_125KHz
 8000302:	4b2e      	ldr	r3, [pc, #184]	; (80003bc <main+0x128>)
 8000304:	2208      	movs	r2, #8
 8000306:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  my_lora.crcRate               = CR_4_8;          // default = CR_4_5
 800030a:	4b2c      	ldr	r3, [pc, #176]	; (80003bc <main+0x128>)
 800030c:	2204      	movs	r2, #4
 800030e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  my_lora.power                 = POWER_17db;      // default = 20db
 8000312:	4b2a      	ldr	r3, [pc, #168]	; (80003bc <main+0x128>)
 8000314:	22fc      	movs	r2, #252	; 0xfc
 8000316:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  my_lora.overCurrentProtection = 120;             // default = 100 mA
 800031a:	4b28      	ldr	r3, [pc, #160]	; (80003bc <main+0x128>)
 800031c:	2278      	movs	r2, #120	; 0x78
 800031e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  my_lora.preamble              = 10;              // default = 8;
 8000322:	4b26      	ldr	r3, [pc, #152]	; (80003bc <main+0x128>)
 8000324:	220a      	movs	r2, #10
 8000326:	851a      	strh	r2, [r3, #40]	; 0x28

  //LoRa_reset(&my_lora);
  if(LoRa_init(&my_lora)==LORA_OK)
 8000328:	4824      	ldr	r0, [pc, #144]	; (80003bc <main+0x128>)
 800032a:	f002 f9f8 	bl	800271e <LoRa_init>
 800032e:	4603      	mov	r3, r0
 8000330:	2bc8      	cmp	r3, #200	; 0xc8
 8000332:	d110      	bne.n	8000356 <main+0xc2>
	  {
	  	  lora_state = 1;
 8000334:	4b25      	ldr	r3, [pc, #148]	; (80003cc <main+0x138>)
 8000336:	2201      	movs	r2, #1
 8000338:	701a      	strb	r2, [r3, #0]
	  	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800033a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800033e:	4824      	ldr	r0, [pc, #144]	; (80003d0 <main+0x13c>)
 8000340:	f000 fdc6 	bl	8000ed0 <HAL_GPIO_TogglePin>
	  	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8000344:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000348:	481d      	ldr	r0, [pc, #116]	; (80003c0 <main+0x12c>)
 800034a:	f000 fdc1 	bl	8000ed0 <HAL_GPIO_TogglePin>
	  	  HAL_Delay(500);
 800034e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000352:	f000 faef 	bl	8000934 <HAL_Delay>
	  };
  if(LoRa_init(&my_lora)==LORA_NOT_FOUND)
 8000356:	4819      	ldr	r0, [pc, #100]	; (80003bc <main+0x128>)
 8000358:	f002 f9e1 	bl	800271e <LoRa_init>
 800035c:	4603      	mov	r3, r0
 800035e:	f5b3 7fca 	cmp.w	r3, #404	; 0x194
 8000362:	d102      	bne.n	800036a <main+0xd6>
  	  {
  	  	  lora_state = 2;
 8000364:	4b19      	ldr	r3, [pc, #100]	; (80003cc <main+0x138>)
 8000366:	2202      	movs	r2, #2
 8000368:	701a      	strb	r2, [r3, #0]
//  	  	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//  	  	  HAL_Delay(500);
  	  };
  if(LoRa_init(&my_lora)==LORA_UNAVAILABLE)
 800036a:	4814      	ldr	r0, [pc, #80]	; (80003bc <main+0x128>)
 800036c:	f002 f9d7 	bl	800271e <LoRa_init>
 8000370:	4603      	mov	r3, r0
 8000372:	461a      	mov	r2, r3
 8000374:	f240 13f7 	movw	r3, #503	; 0x1f7
 8000378:	429a      	cmp	r2, r3
 800037a:	d102      	bne.n	8000382 <main+0xee>
  	  {
  	  	  lora_state = 3;
 800037c:	4b13      	ldr	r3, [pc, #76]	; (80003cc <main+0x138>)
 800037e:	2203      	movs	r2, #3
 8000380:	701a      	strb	r2, [r3, #0]
//  	  	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//  	  	  HAL_Delay(500);
  	  };
  ////
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000382:	2201      	movs	r2, #1
 8000384:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000388:	480d      	ldr	r0, [pc, #52]	; (80003c0 <main+0x12c>)
 800038a:	f000 fd89 	bl	8000ea0 <HAL_GPIO_WritePin>

  LoRa_startReceiving(&my_lora);
 800038e:	480b      	ldr	r0, [pc, #44]	; (80003bc <main+0x128>)
 8000390:	f002 f954 	bl	800263c <LoRa_startReceiving>
//
//	  free(send_data);

	  ///------------Recieve----------------///
	  //read_data =(uint8_t*)malloc(2*sizeof(uint8_t));
	  rx_count = LoRa_receive(&my_lora, read_data, 128);
 8000394:	2280      	movs	r2, #128	; 0x80
 8000396:	490f      	ldr	r1, [pc, #60]	; (80003d4 <main+0x140>)
 8000398:	4808      	ldr	r0, [pc, #32]	; (80003bc <main+0x128>)
 800039a:	f002 f95b 	bl	8002654 <LoRa_receive>
 800039e:	4603      	mov	r3, r0
 80003a0:	461a      	mov	r2, r3
 80003a2:	4b0d      	ldr	r3, [pc, #52]	; (80003d8 <main+0x144>)
 80003a4:	701a      	strb	r2, [r3, #0]

	  handle_rx_data(read_data, rx_count);
 80003a6:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <main+0x144>)
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	4619      	mov	r1, r3
 80003ac:	4809      	ldr	r0, [pc, #36]	; (80003d4 <main+0x140>)
 80003ae:	f7ff fee7 	bl	8000180 <handle_rx_data>
	  //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
	  //// free read_data after handling receive data ///
	  //free(read_data);

	  HAL_Delay(1000);
 80003b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003b6:	f000 fabd 	bl	8000934 <HAL_Delay>
	  rx_count = LoRa_receive(&my_lora, read_data, 128);
 80003ba:	e7eb      	b.n	8000394 <main+0x100>
 80003bc:	200000e4 	.word	0x200000e4
 80003c0:	40010c00 	.word	0x40010c00
 80003c4:	40010800 	.word	0x40010800
 80003c8:	2000008c 	.word	0x2000008c
 80003cc:	20000110 	.word	0x20000110
 80003d0:	40011000 	.word	0x40011000
 80003d4:	20000114 	.word	0x20000114
 80003d8:	20000128 	.word	0x20000128

080003dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b090      	sub	sp, #64	; 0x40
 80003e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e2:	f107 0318 	add.w	r3, r7, #24
 80003e6:	2228      	movs	r2, #40	; 0x28
 80003e8:	2100      	movs	r1, #0
 80003ea:	4618      	mov	r0, r3
 80003ec:	f002 fa80 	bl	80028f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f0:	1d3b      	adds	r3, r7, #4
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]
 80003fc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003fe:	2302      	movs	r3, #2
 8000400:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000402:	2301      	movs	r3, #1
 8000404:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000406:	2310      	movs	r3, #16
 8000408:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800040a:	2302      	movs	r3, #2
 800040c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800040e:	2300      	movs	r3, #0
 8000410:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000412:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000416:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000418:	f107 0318 	add.w	r3, r7, #24
 800041c:	4618      	mov	r0, r3
 800041e:	f000 fd89 	bl	8000f34 <HAL_RCC_OscConfig>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000428:	f000 f8f8 	bl	800061c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042c:	230f      	movs	r3, #15
 800042e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000430:	2302      	movs	r3, #2
 8000432:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800043c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2100      	movs	r1, #0
 8000446:	4618      	mov	r0, r3
 8000448:	f000 fff6 	bl	8001438 <HAL_RCC_ClockConfig>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000452:	f000 f8e3 	bl	800061c <Error_Handler>
  }
}
 8000456:	bf00      	nop
 8000458:	3740      	adds	r7, #64	; 0x40
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
	...

08000460 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000464:	4b17      	ldr	r3, [pc, #92]	; (80004c4 <MX_SPI1_Init+0x64>)
 8000466:	4a18      	ldr	r2, [pc, #96]	; (80004c8 <MX_SPI1_Init+0x68>)
 8000468:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800046a:	4b16      	ldr	r3, [pc, #88]	; (80004c4 <MX_SPI1_Init+0x64>)
 800046c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000470:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000472:	4b14      	ldr	r3, [pc, #80]	; (80004c4 <MX_SPI1_Init+0x64>)
 8000474:	2200      	movs	r2, #0
 8000476:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000478:	4b12      	ldr	r3, [pc, #72]	; (80004c4 <MX_SPI1_Init+0x64>)
 800047a:	2200      	movs	r2, #0
 800047c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800047e:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_SPI1_Init+0x64>)
 8000480:	2200      	movs	r2, #0
 8000482:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000484:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <MX_SPI1_Init+0x64>)
 8000486:	2200      	movs	r2, #0
 8000488:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_SPI1_Init+0x64>)
 800048c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000490:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <MX_SPI1_Init+0x64>)
 8000494:	2208      	movs	r2, #8
 8000496:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000498:	4b0a      	ldr	r3, [pc, #40]	; (80004c4 <MX_SPI1_Init+0x64>)
 800049a:	2200      	movs	r2, #0
 800049c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800049e:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <MX_SPI1_Init+0x64>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004a4:	4b07      	ldr	r3, [pc, #28]	; (80004c4 <MX_SPI1_Init+0x64>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80004aa:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <MX_SPI1_Init+0x64>)
 80004ac:	220a      	movs	r2, #10
 80004ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004b0:	4804      	ldr	r0, [pc, #16]	; (80004c4 <MX_SPI1_Init+0x64>)
 80004b2:	f001 f91d 	bl	80016f0 <HAL_SPI_Init>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80004bc:	f000 f8ae 	bl	800061c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80004c0:	bf00      	nop
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	2000008c 	.word	0x2000008c
 80004c8:	40013000 	.word	0x40013000

080004cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b088      	sub	sp, #32
 80004d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d2:	f107 0310 	add.w	r3, r7, #16
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	609a      	str	r2, [r3, #8]
 80004de:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e0:	4b48      	ldr	r3, [pc, #288]	; (8000604 <MX_GPIO_Init+0x138>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	4a47      	ldr	r2, [pc, #284]	; (8000604 <MX_GPIO_Init+0x138>)
 80004e6:	f043 0310 	orr.w	r3, r3, #16
 80004ea:	6193      	str	r3, [r2, #24]
 80004ec:	4b45      	ldr	r3, [pc, #276]	; (8000604 <MX_GPIO_Init+0x138>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	f003 0310 	and.w	r3, r3, #16
 80004f4:	60fb      	str	r3, [r7, #12]
 80004f6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f8:	4b42      	ldr	r3, [pc, #264]	; (8000604 <MX_GPIO_Init+0x138>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	4a41      	ldr	r2, [pc, #260]	; (8000604 <MX_GPIO_Init+0x138>)
 80004fe:	f043 0304 	orr.w	r3, r3, #4
 8000502:	6193      	str	r3, [r2, #24]
 8000504:	4b3f      	ldr	r3, [pc, #252]	; (8000604 <MX_GPIO_Init+0x138>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	f003 0304 	and.w	r3, r3, #4
 800050c:	60bb      	str	r3, [r7, #8]
 800050e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000510:	4b3c      	ldr	r3, [pc, #240]	; (8000604 <MX_GPIO_Init+0x138>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	4a3b      	ldr	r2, [pc, #236]	; (8000604 <MX_GPIO_Init+0x138>)
 8000516:	f043 0308 	orr.w	r3, r3, #8
 800051a:	6193      	str	r3, [r2, #24]
 800051c:	4b39      	ldr	r3, [pc, #228]	; (8000604 <MX_GPIO_Init+0x138>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	f003 0308 	and.w	r3, r3, #8
 8000524:	607b      	str	r3, [r7, #4]
 8000526:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000528:	2200      	movs	r2, #0
 800052a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800052e:	4836      	ldr	r0, [pc, #216]	; (8000608 <MX_GPIO_Init+0x13c>)
 8000530:	f000 fcb6 	bl	8000ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000534:	2200      	movs	r2, #0
 8000536:	2120      	movs	r1, #32
 8000538:	4834      	ldr	r0, [pc, #208]	; (800060c <MX_GPIO_Init+0x140>)
 800053a:	f000 fcb1 	bl	8000ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|NSS_Pin, GPIO_PIN_SET);
 800053e:	2201      	movs	r2, #1
 8000540:	2103      	movs	r1, #3
 8000542:	4833      	ldr	r0, [pc, #204]	; (8000610 <MX_GPIO_Init+0x144>)
 8000544:	f000 fcac 	bl	8000ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800054e:	4830      	ldr	r0, [pc, #192]	; (8000610 <MX_GPIO_Init+0x144>)
 8000550:	f000 fca6 	bl	8000ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000554:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000558:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055a:	2301      	movs	r3, #1
 800055c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000562:	2302      	movs	r3, #2
 8000564:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000566:	f107 0310 	add.w	r3, r7, #16
 800056a:	4619      	mov	r1, r3
 800056c:	4826      	ldr	r0, [pc, #152]	; (8000608 <MX_GPIO_Init+0x13c>)
 800056e:	f000 fb13 	bl	8000b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8000572:	2304      	movs	r3, #4
 8000574:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000576:	4b27      	ldr	r3, [pc, #156]	; (8000614 <MX_GPIO_Init+0x148>)
 8000578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800057a:	2302      	movs	r3, #2
 800057c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 800057e:	f107 0310 	add.w	r3, r7, #16
 8000582:	4619      	mov	r1, r3
 8000584:	4821      	ldr	r0, [pc, #132]	; (800060c <MX_GPIO_Init+0x140>)
 8000586:	f000 fb07 	bl	8000b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800058a:	2320      	movs	r3, #32
 800058c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058e:	2301      	movs	r3, #1
 8000590:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000592:	2300      	movs	r3, #0
 8000594:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000596:	2302      	movs	r3, #2
 8000598:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059a:	f107 0310 	add.w	r3, r7, #16
 800059e:	4619      	mov	r1, r3
 80005a0:	481a      	ldr	r0, [pc, #104]	; (800060c <MX_GPIO_Init+0x140>)
 80005a2:	f000 faf9 	bl	8000b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO_Pin */
  GPIO_InitStruct.Pin = DIO_Pin;
 80005a6:	2340      	movs	r3, #64	; 0x40
 80005a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	; (8000618 <MX_GPIO_Init+0x14c>)
 80005ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ae:	2300      	movs	r3, #0
 80005b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO_GPIO_Port, &GPIO_InitStruct);
 80005b2:	f107 0310 	add.w	r3, r7, #16
 80005b6:	4619      	mov	r1, r3
 80005b8:	4814      	ldr	r0, [pc, #80]	; (800060c <MX_GPIO_Init+0x140>)
 80005ba:	f000 faed 	bl	8000b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin NSS_Pin PB12 */
  GPIO_InitStruct.Pin = RST_Pin|NSS_Pin|GPIO_PIN_12;
 80005be:	f241 0303 	movw	r3, #4099	; 0x1003
 80005c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c4:	2301      	movs	r3, #1
 80005c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c8:	2300      	movs	r3, #0
 80005ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005cc:	2302      	movs	r3, #2
 80005ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d0:	f107 0310 	add.w	r3, r7, #16
 80005d4:	4619      	mov	r1, r3
 80005d6:	480e      	ldr	r0, [pc, #56]	; (8000610 <MX_GPIO_Init+0x144>)
 80005d8:	f000 fade 	bl	8000b98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2100      	movs	r1, #0
 80005e0:	2008      	movs	r0, #8
 80005e2:	f000 faa2 	bl	8000b2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80005e6:	2008      	movs	r0, #8
 80005e8:	f000 fabb 	bl	8000b62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2100      	movs	r1, #0
 80005f0:	2017      	movs	r0, #23
 80005f2:	f000 fa9a 	bl	8000b2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80005f6:	2017      	movs	r0, #23
 80005f8:	f000 fab3 	bl	8000b62 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005fc:	bf00      	nop
 80005fe:	3720      	adds	r7, #32
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40021000 	.word	0x40021000
 8000608:	40011000 	.word	0x40011000
 800060c:	40010800 	.word	0x40010800
 8000610:	40010c00 	.word	0x40010c00
 8000614:	10110000 	.word	0x10110000
 8000618:	10310000 	.word	0x10310000

0800061c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000620:	b672      	cpsid	i
}
 8000622:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000624:	e7fe      	b.n	8000624 <Error_Handler+0x8>
	...

08000628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800062e:	4b15      	ldr	r3, [pc, #84]	; (8000684 <HAL_MspInit+0x5c>)
 8000630:	699b      	ldr	r3, [r3, #24]
 8000632:	4a14      	ldr	r2, [pc, #80]	; (8000684 <HAL_MspInit+0x5c>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6193      	str	r3, [r2, #24]
 800063a:	4b12      	ldr	r3, [pc, #72]	; (8000684 <HAL_MspInit+0x5c>)
 800063c:	699b      	ldr	r3, [r3, #24]
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000646:	4b0f      	ldr	r3, [pc, #60]	; (8000684 <HAL_MspInit+0x5c>)
 8000648:	69db      	ldr	r3, [r3, #28]
 800064a:	4a0e      	ldr	r2, [pc, #56]	; (8000684 <HAL_MspInit+0x5c>)
 800064c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000650:	61d3      	str	r3, [r2, #28]
 8000652:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <HAL_MspInit+0x5c>)
 8000654:	69db      	ldr	r3, [r3, #28]
 8000656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800065e:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <HAL_MspInit+0x60>)
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	4a04      	ldr	r2, [pc, #16]	; (8000688 <HAL_MspInit+0x60>)
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800067a:	bf00      	nop
 800067c:	3714      	adds	r7, #20
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr
 8000684:	40021000 	.word	0x40021000
 8000688:	40010000 	.word	0x40010000

0800068c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	; 0x28
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a22      	ldr	r2, [pc, #136]	; (8000730 <HAL_SPI_MspInit+0xa4>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d13d      	bne.n	8000728 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006ac:	4b21      	ldr	r3, [pc, #132]	; (8000734 <HAL_SPI_MspInit+0xa8>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a20      	ldr	r2, [pc, #128]	; (8000734 <HAL_SPI_MspInit+0xa8>)
 80006b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006b6:	6193      	str	r3, [r2, #24]
 80006b8:	4b1e      	ldr	r3, [pc, #120]	; (8000734 <HAL_SPI_MspInit+0xa8>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80006c0:	613b      	str	r3, [r7, #16]
 80006c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c4:	4b1b      	ldr	r3, [pc, #108]	; (8000734 <HAL_SPI_MspInit+0xa8>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	4a1a      	ldr	r2, [pc, #104]	; (8000734 <HAL_SPI_MspInit+0xa8>)
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	6193      	str	r3, [r2, #24]
 80006d0:	4b18      	ldr	r3, [pc, #96]	; (8000734 <HAL_SPI_MspInit+0xa8>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	f003 0308 	and.w	r3, r3, #8
 80006d8:	60fb      	str	r3, [r7, #12]
 80006da:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80006dc:	2328      	movs	r3, #40	; 0x28
 80006de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e0:	2302      	movs	r3, #2
 80006e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e4:	2303      	movs	r3, #3
 80006e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	4619      	mov	r1, r3
 80006ee:	4812      	ldr	r0, [pc, #72]	; (8000738 <HAL_SPI_MspInit+0xac>)
 80006f0:	f000 fa52 	bl	8000b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80006f4:	2310      	movs	r3, #16
 80006f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f8:	2300      	movs	r3, #0
 80006fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	4619      	mov	r1, r3
 8000706:	480c      	ldr	r0, [pc, #48]	; (8000738 <HAL_SPI_MspInit+0xac>)
 8000708:	f000 fa46 	bl	8000b98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800070c:	4b0b      	ldr	r3, [pc, #44]	; (800073c <HAL_SPI_MspInit+0xb0>)
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
 8000712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000714:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000718:	627b      	str	r3, [r7, #36]	; 0x24
 800071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071c:	f043 0301 	orr.w	r3, r3, #1
 8000720:	627b      	str	r3, [r7, #36]	; 0x24
 8000722:	4a06      	ldr	r2, [pc, #24]	; (800073c <HAL_SPI_MspInit+0xb0>)
 8000724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000726:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000728:	bf00      	nop
 800072a:	3728      	adds	r7, #40	; 0x28
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40013000 	.word	0x40013000
 8000734:	40021000 	.word	0x40021000
 8000738:	40010c00 	.word	0x40010c00
 800073c:	40010000 	.word	0x40010000

08000740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000744:	e7fe      	b.n	8000744 <NMI_Handler+0x4>

08000746 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074a:	e7fe      	b.n	800074a <HardFault_Handler+0x4>

0800074c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000750:	e7fe      	b.n	8000750 <MemManage_Handler+0x4>

08000752 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000752:	b480      	push	{r7}
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000756:	e7fe      	b.n	8000756 <BusFault_Handler+0x4>

08000758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800075c:	e7fe      	b.n	800075c <UsageFault_Handler+0x4>

0800075e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr

0800076a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr

08000776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	bc80      	pop	{r7}
 8000780:	4770      	bx	lr

08000782 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000786:	f000 f8b9 	bl	80008fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}

0800078e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8000792:	2004      	movs	r0, #4
 8000794:	f000 fbb6 	bl	8000f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}

0800079c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO_Pin);
 80007a0:	2040      	movs	r0, #64	; 0x40
 80007a2:	f000 fbaf 	bl	8000f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b086      	sub	sp, #24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007b4:	4a14      	ldr	r2, [pc, #80]	; (8000808 <_sbrk+0x5c>)
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <_sbrk+0x60>)
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007c0:	4b13      	ldr	r3, [pc, #76]	; (8000810 <_sbrk+0x64>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d102      	bne.n	80007ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007c8:	4b11      	ldr	r3, [pc, #68]	; (8000810 <_sbrk+0x64>)
 80007ca:	4a12      	ldr	r2, [pc, #72]	; (8000814 <_sbrk+0x68>)
 80007cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <_sbrk+0x64>)
 80007d0:	681a      	ldr	r2, [r3, #0]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	4413      	add	r3, r2
 80007d6:	693a      	ldr	r2, [r7, #16]
 80007d8:	429a      	cmp	r2, r3
 80007da:	d207      	bcs.n	80007ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007dc:	f002 f84e 	bl	800287c <__errno>
 80007e0:	4603      	mov	r3, r0
 80007e2:	220c      	movs	r2, #12
 80007e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007e6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ea:	e009      	b.n	8000800 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007ec:	4b08      	ldr	r3, [pc, #32]	; (8000810 <_sbrk+0x64>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007f2:	4b07      	ldr	r3, [pc, #28]	; (8000810 <_sbrk+0x64>)
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	4a05      	ldr	r2, [pc, #20]	; (8000810 <_sbrk+0x64>)
 80007fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007fe:	68fb      	ldr	r3, [r7, #12]
}
 8000800:	4618      	mov	r0, r3
 8000802:	3718      	adds	r7, #24
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20005000 	.word	0x20005000
 800080c:	00000400 	.word	0x00000400
 8000810:	20000138 	.word	0x20000138
 8000814:	20000150 	.word	0x20000150

08000818 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000824:	f7ff fff8 	bl	8000818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000828:	480b      	ldr	r0, [pc, #44]	; (8000858 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800082a:	490c      	ldr	r1, [pc, #48]	; (800085c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800082c:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <LoopFillZerobss+0x16>)
  movs r3, #0
 800082e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000830:	e002      	b.n	8000838 <LoopCopyDataInit>

08000832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000836:	3304      	adds	r3, #4

08000838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800083a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800083c:	d3f9      	bcc.n	8000832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083e:	4a09      	ldr	r2, [pc, #36]	; (8000864 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000840:	4c09      	ldr	r4, [pc, #36]	; (8000868 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000844:	e001      	b.n	800084a <LoopFillZerobss>

08000846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000848:	3204      	adds	r2, #4

0800084a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800084a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800084c:	d3fb      	bcc.n	8000846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084e:	f002 f81b 	bl	8002888 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000852:	f7ff fd1f 	bl	8000294 <main>
  bx lr
 8000856:	4770      	bx	lr
  ldr r0, =_sdata
 8000858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800085c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000860:	08002de0 	.word	0x08002de0
  ldr r2, =_sbss
 8000864:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000868:	20000150 	.word	0x20000150

0800086c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800086c:	e7fe      	b.n	800086c <ADC1_2_IRQHandler>
	...

08000870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000874:	4b08      	ldr	r3, [pc, #32]	; (8000898 <HAL_Init+0x28>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a07      	ldr	r2, [pc, #28]	; (8000898 <HAL_Init+0x28>)
 800087a:	f043 0310 	orr.w	r3, r3, #16
 800087e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000880:	2003      	movs	r0, #3
 8000882:	f000 f947 	bl	8000b14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000886:	200f      	movs	r0, #15
 8000888:	f000 f808 	bl	800089c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800088c:	f7ff fecc 	bl	8000628 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000890:	2300      	movs	r3, #0
}
 8000892:	4618      	mov	r0, r3
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40022000 	.word	0x40022000

0800089c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a4:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <HAL_InitTick+0x54>)
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <HAL_InitTick+0x58>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4619      	mov	r1, r3
 80008ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80008b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 f95f 	bl	8000b7e <HAL_SYSTICK_Config>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
 80008c8:	e00e      	b.n	80008e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2b0f      	cmp	r3, #15
 80008ce:	d80a      	bhi.n	80008e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d0:	2200      	movs	r2, #0
 80008d2:	6879      	ldr	r1, [r7, #4]
 80008d4:	f04f 30ff 	mov.w	r0, #4294967295
 80008d8:	f000 f927 	bl	8000b2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008dc:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <HAL_InitTick+0x5c>)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e000      	b.n	80008e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000008 	.word	0x20000008
 80008f8:	20000004 	.word	0x20000004

080008fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000900:	4b05      	ldr	r3, [pc, #20]	; (8000918 <HAL_IncTick+0x1c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	461a      	mov	r2, r3
 8000906:	4b05      	ldr	r3, [pc, #20]	; (800091c <HAL_IncTick+0x20>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4413      	add	r3, r2
 800090c:	4a03      	ldr	r2, [pc, #12]	; (800091c <HAL_IncTick+0x20>)
 800090e:	6013      	str	r3, [r2, #0]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	20000008 	.word	0x20000008
 800091c:	2000013c 	.word	0x2000013c

08000920 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  return uwTick;
 8000924:	4b02      	ldr	r3, [pc, #8]	; (8000930 <HAL_GetTick+0x10>)
 8000926:	681b      	ldr	r3, [r3, #0]
}
 8000928:	4618      	mov	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr
 8000930:	2000013c 	.word	0x2000013c

08000934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800093c:	f7ff fff0 	bl	8000920 <HAL_GetTick>
 8000940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800094c:	d005      	beq.n	800095a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <HAL_Delay+0x44>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	4413      	add	r3, r2
 8000958:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800095a:	bf00      	nop
 800095c:	f7ff ffe0 	bl	8000920 <HAL_GetTick>
 8000960:	4602      	mov	r2, r0
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	429a      	cmp	r2, r3
 800096a:	d8f7      	bhi.n	800095c <HAL_Delay+0x28>
  {
  }
}
 800096c:	bf00      	nop
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000008 	.word	0x20000008

0800097c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	f003 0307 	and.w	r3, r3, #7
 800098a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800098c:	4b0c      	ldr	r3, [pc, #48]	; (80009c0 <__NVIC_SetPriorityGrouping+0x44>)
 800098e:	68db      	ldr	r3, [r3, #12]
 8000990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000992:	68ba      	ldr	r2, [r7, #8]
 8000994:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000998:	4013      	ands	r3, r2
 800099a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009ae:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <__NVIC_SetPriorityGrouping+0x44>)
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	60d3      	str	r3, [r2, #12]
}
 80009b4:	bf00      	nop
 80009b6:	3714      	adds	r7, #20
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bc80      	pop	{r7}
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009c8:	4b04      	ldr	r3, [pc, #16]	; (80009dc <__NVIC_GetPriorityGrouping+0x18>)
 80009ca:	68db      	ldr	r3, [r3, #12]
 80009cc:	0a1b      	lsrs	r3, r3, #8
 80009ce:	f003 0307 	and.w	r3, r3, #7
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	db0b      	blt.n	8000a0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	f003 021f 	and.w	r2, r3, #31
 80009f8:	4906      	ldr	r1, [pc, #24]	; (8000a14 <__NVIC_EnableIRQ+0x34>)
 80009fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fe:	095b      	lsrs	r3, r3, #5
 8000a00:	2001      	movs	r0, #1
 8000a02:	fa00 f202 	lsl.w	r2, r0, r2
 8000a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a0a:	bf00      	nop
 8000a0c:	370c      	adds	r7, #12
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bc80      	pop	{r7}
 8000a12:	4770      	bx	lr
 8000a14:	e000e100 	.word	0xe000e100

08000a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	6039      	str	r1, [r7, #0]
 8000a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	db0a      	blt.n	8000a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	b2da      	uxtb	r2, r3
 8000a30:	490c      	ldr	r1, [pc, #48]	; (8000a64 <__NVIC_SetPriority+0x4c>)
 8000a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a36:	0112      	lsls	r2, r2, #4
 8000a38:	b2d2      	uxtb	r2, r2
 8000a3a:	440b      	add	r3, r1
 8000a3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a40:	e00a      	b.n	8000a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4908      	ldr	r1, [pc, #32]	; (8000a68 <__NVIC_SetPriority+0x50>)
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	f003 030f 	and.w	r3, r3, #15
 8000a4e:	3b04      	subs	r3, #4
 8000a50:	0112      	lsls	r2, r2, #4
 8000a52:	b2d2      	uxtb	r2, r2
 8000a54:	440b      	add	r3, r1
 8000a56:	761a      	strb	r2, [r3, #24]
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bc80      	pop	{r7}
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000e100 	.word	0xe000e100
 8000a68:	e000ed00 	.word	0xe000ed00

08000a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b089      	sub	sp, #36	; 0x24
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	60f8      	str	r0, [r7, #12]
 8000a74:	60b9      	str	r1, [r7, #8]
 8000a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	f003 0307 	and.w	r3, r3, #7
 8000a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a80:	69fb      	ldr	r3, [r7, #28]
 8000a82:	f1c3 0307 	rsb	r3, r3, #7
 8000a86:	2b04      	cmp	r3, #4
 8000a88:	bf28      	it	cs
 8000a8a:	2304      	movcs	r3, #4
 8000a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	3304      	adds	r3, #4
 8000a92:	2b06      	cmp	r3, #6
 8000a94:	d902      	bls.n	8000a9c <NVIC_EncodePriority+0x30>
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	3b03      	subs	r3, #3
 8000a9a:	e000      	b.n	8000a9e <NVIC_EncodePriority+0x32>
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aaa:	43da      	mvns	r2, r3
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	401a      	ands	r2, r3
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	fa01 f303 	lsl.w	r3, r1, r3
 8000abe:	43d9      	mvns	r1, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac4:	4313      	orrs	r3, r2
         );
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3724      	adds	r7, #36	; 0x24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bc80      	pop	{r7}
 8000ace:	4770      	bx	lr

08000ad0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ae0:	d301      	bcc.n	8000ae6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e00f      	b.n	8000b06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ae6:	4a0a      	ldr	r2, [pc, #40]	; (8000b10 <SysTick_Config+0x40>)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	3b01      	subs	r3, #1
 8000aec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aee:	210f      	movs	r1, #15
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	f7ff ff90 	bl	8000a18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000af8:	4b05      	ldr	r3, [pc, #20]	; (8000b10 <SysTick_Config+0x40>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000afe:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <SysTick_Config+0x40>)
 8000b00:	2207      	movs	r2, #7
 8000b02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b04:	2300      	movs	r3, #0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	e000e010 	.word	0xe000e010

08000b14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f7ff ff2d 	bl	800097c <__NVIC_SetPriorityGrouping>
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b086      	sub	sp, #24
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	4603      	mov	r3, r0
 8000b32:	60b9      	str	r1, [r7, #8]
 8000b34:	607a      	str	r2, [r7, #4]
 8000b36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b3c:	f7ff ff42 	bl	80009c4 <__NVIC_GetPriorityGrouping>
 8000b40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	68b9      	ldr	r1, [r7, #8]
 8000b46:	6978      	ldr	r0, [r7, #20]
 8000b48:	f7ff ff90 	bl	8000a6c <NVIC_EncodePriority>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b52:	4611      	mov	r1, r2
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff ff5f 	bl	8000a18 <__NVIC_SetPriority>
}
 8000b5a:	bf00      	nop
 8000b5c:	3718      	adds	r7, #24
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	4603      	mov	r3, r0
 8000b6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff ff35 	bl	80009e0 <__NVIC_EnableIRQ>
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b082      	sub	sp, #8
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff ffa2 	bl	8000ad0 <SysTick_Config>
 8000b8c:	4603      	mov	r3, r0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b08b      	sub	sp, #44	; 0x2c
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000baa:	e169      	b.n	8000e80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bac:	2201      	movs	r2, #1
 8000bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	69fa      	ldr	r2, [r7, #28]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bc0:	69ba      	ldr	r2, [r7, #24]
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	f040 8158 	bne.w	8000e7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	4a9a      	ldr	r2, [pc, #616]	; (8000e38 <HAL_GPIO_Init+0x2a0>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d05e      	beq.n	8000c92 <HAL_GPIO_Init+0xfa>
 8000bd4:	4a98      	ldr	r2, [pc, #608]	; (8000e38 <HAL_GPIO_Init+0x2a0>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d875      	bhi.n	8000cc6 <HAL_GPIO_Init+0x12e>
 8000bda:	4a98      	ldr	r2, [pc, #608]	; (8000e3c <HAL_GPIO_Init+0x2a4>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d058      	beq.n	8000c92 <HAL_GPIO_Init+0xfa>
 8000be0:	4a96      	ldr	r2, [pc, #600]	; (8000e3c <HAL_GPIO_Init+0x2a4>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d86f      	bhi.n	8000cc6 <HAL_GPIO_Init+0x12e>
 8000be6:	4a96      	ldr	r2, [pc, #600]	; (8000e40 <HAL_GPIO_Init+0x2a8>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d052      	beq.n	8000c92 <HAL_GPIO_Init+0xfa>
 8000bec:	4a94      	ldr	r2, [pc, #592]	; (8000e40 <HAL_GPIO_Init+0x2a8>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d869      	bhi.n	8000cc6 <HAL_GPIO_Init+0x12e>
 8000bf2:	4a94      	ldr	r2, [pc, #592]	; (8000e44 <HAL_GPIO_Init+0x2ac>)
 8000bf4:	4293      	cmp	r3, r2
 8000bf6:	d04c      	beq.n	8000c92 <HAL_GPIO_Init+0xfa>
 8000bf8:	4a92      	ldr	r2, [pc, #584]	; (8000e44 <HAL_GPIO_Init+0x2ac>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d863      	bhi.n	8000cc6 <HAL_GPIO_Init+0x12e>
 8000bfe:	4a92      	ldr	r2, [pc, #584]	; (8000e48 <HAL_GPIO_Init+0x2b0>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d046      	beq.n	8000c92 <HAL_GPIO_Init+0xfa>
 8000c04:	4a90      	ldr	r2, [pc, #576]	; (8000e48 <HAL_GPIO_Init+0x2b0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d85d      	bhi.n	8000cc6 <HAL_GPIO_Init+0x12e>
 8000c0a:	2b12      	cmp	r3, #18
 8000c0c:	d82a      	bhi.n	8000c64 <HAL_GPIO_Init+0xcc>
 8000c0e:	2b12      	cmp	r3, #18
 8000c10:	d859      	bhi.n	8000cc6 <HAL_GPIO_Init+0x12e>
 8000c12:	a201      	add	r2, pc, #4	; (adr r2, 8000c18 <HAL_GPIO_Init+0x80>)
 8000c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c18:	08000c93 	.word	0x08000c93
 8000c1c:	08000c6d 	.word	0x08000c6d
 8000c20:	08000c7f 	.word	0x08000c7f
 8000c24:	08000cc1 	.word	0x08000cc1
 8000c28:	08000cc7 	.word	0x08000cc7
 8000c2c:	08000cc7 	.word	0x08000cc7
 8000c30:	08000cc7 	.word	0x08000cc7
 8000c34:	08000cc7 	.word	0x08000cc7
 8000c38:	08000cc7 	.word	0x08000cc7
 8000c3c:	08000cc7 	.word	0x08000cc7
 8000c40:	08000cc7 	.word	0x08000cc7
 8000c44:	08000cc7 	.word	0x08000cc7
 8000c48:	08000cc7 	.word	0x08000cc7
 8000c4c:	08000cc7 	.word	0x08000cc7
 8000c50:	08000cc7 	.word	0x08000cc7
 8000c54:	08000cc7 	.word	0x08000cc7
 8000c58:	08000cc7 	.word	0x08000cc7
 8000c5c:	08000c75 	.word	0x08000c75
 8000c60:	08000c89 	.word	0x08000c89
 8000c64:	4a79      	ldr	r2, [pc, #484]	; (8000e4c <HAL_GPIO_Init+0x2b4>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d013      	beq.n	8000c92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c6a:	e02c      	b.n	8000cc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	623b      	str	r3, [r7, #32]
          break;
 8000c72:	e029      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	3304      	adds	r3, #4
 8000c7a:	623b      	str	r3, [r7, #32]
          break;
 8000c7c:	e024      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	3308      	adds	r3, #8
 8000c84:	623b      	str	r3, [r7, #32]
          break;
 8000c86:	e01f      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	330c      	adds	r3, #12
 8000c8e:	623b      	str	r3, [r7, #32]
          break;
 8000c90:	e01a      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d102      	bne.n	8000ca0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	623b      	str	r3, [r7, #32]
          break;
 8000c9e:	e013      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	2b01      	cmp	r3, #1
 8000ca6:	d105      	bne.n	8000cb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ca8:	2308      	movs	r3, #8
 8000caa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	69fa      	ldr	r2, [r7, #28]
 8000cb0:	611a      	str	r2, [r3, #16]
          break;
 8000cb2:	e009      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cb4:	2308      	movs	r3, #8
 8000cb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	69fa      	ldr	r2, [r7, #28]
 8000cbc:	615a      	str	r2, [r3, #20]
          break;
 8000cbe:	e003      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	623b      	str	r3, [r7, #32]
          break;
 8000cc4:	e000      	b.n	8000cc8 <HAL_GPIO_Init+0x130>
          break;
 8000cc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	2bff      	cmp	r3, #255	; 0xff
 8000ccc:	d801      	bhi.n	8000cd2 <HAL_GPIO_Init+0x13a>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	e001      	b.n	8000cd6 <HAL_GPIO_Init+0x13e>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	2bff      	cmp	r3, #255	; 0xff
 8000cdc:	d802      	bhi.n	8000ce4 <HAL_GPIO_Init+0x14c>
 8000cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	e002      	b.n	8000cea <HAL_GPIO_Init+0x152>
 8000ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce6:	3b08      	subs	r3, #8
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	210f      	movs	r1, #15
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	401a      	ands	r2, r3
 8000cfc:	6a39      	ldr	r1, [r7, #32]
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	fa01 f303 	lsl.w	r3, r1, r3
 8000d04:	431a      	orrs	r2, r3
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 80b1 	beq.w	8000e7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d18:	4b4d      	ldr	r3, [pc, #308]	; (8000e50 <HAL_GPIO_Init+0x2b8>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a4c      	ldr	r2, [pc, #304]	; (8000e50 <HAL_GPIO_Init+0x2b8>)
 8000d1e:	f043 0301 	orr.w	r3, r3, #1
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b4a      	ldr	r3, [pc, #296]	; (8000e50 <HAL_GPIO_Init+0x2b8>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0301 	and.w	r3, r3, #1
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d30:	4a48      	ldr	r2, [pc, #288]	; (8000e54 <HAL_GPIO_Init+0x2bc>)
 8000d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d34:	089b      	lsrs	r3, r3, #2
 8000d36:	3302      	adds	r3, #2
 8000d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d40:	f003 0303 	and.w	r3, r3, #3
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	220f      	movs	r2, #15
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	4013      	ands	r3, r2
 8000d52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4a40      	ldr	r2, [pc, #256]	; (8000e58 <HAL_GPIO_Init+0x2c0>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d013      	beq.n	8000d84 <HAL_GPIO_Init+0x1ec>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4a3f      	ldr	r2, [pc, #252]	; (8000e5c <HAL_GPIO_Init+0x2c4>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d00d      	beq.n	8000d80 <HAL_GPIO_Init+0x1e8>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4a3e      	ldr	r2, [pc, #248]	; (8000e60 <HAL_GPIO_Init+0x2c8>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d007      	beq.n	8000d7c <HAL_GPIO_Init+0x1e4>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4a3d      	ldr	r2, [pc, #244]	; (8000e64 <HAL_GPIO_Init+0x2cc>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d101      	bne.n	8000d78 <HAL_GPIO_Init+0x1e0>
 8000d74:	2303      	movs	r3, #3
 8000d76:	e006      	b.n	8000d86 <HAL_GPIO_Init+0x1ee>
 8000d78:	2304      	movs	r3, #4
 8000d7a:	e004      	b.n	8000d86 <HAL_GPIO_Init+0x1ee>
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	e002      	b.n	8000d86 <HAL_GPIO_Init+0x1ee>
 8000d80:	2301      	movs	r3, #1
 8000d82:	e000      	b.n	8000d86 <HAL_GPIO_Init+0x1ee>
 8000d84:	2300      	movs	r3, #0
 8000d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d88:	f002 0203 	and.w	r2, r2, #3
 8000d8c:	0092      	lsls	r2, r2, #2
 8000d8e:	4093      	lsls	r3, r2
 8000d90:	68fa      	ldr	r2, [r7, #12]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d96:	492f      	ldr	r1, [pc, #188]	; (8000e54 <HAL_GPIO_Init+0x2bc>)
 8000d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9a:	089b      	lsrs	r3, r3, #2
 8000d9c:	3302      	adds	r3, #2
 8000d9e:	68fa      	ldr	r2, [r7, #12]
 8000da0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d006      	beq.n	8000dbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000db0:	4b2d      	ldr	r3, [pc, #180]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000db2:	689a      	ldr	r2, [r3, #8]
 8000db4:	492c      	ldr	r1, [pc, #176]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000db6:	69bb      	ldr	r3, [r7, #24]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	608b      	str	r3, [r1, #8]
 8000dbc:	e006      	b.n	8000dcc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dbe:	4b2a      	ldr	r3, [pc, #168]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000dc0:	689a      	ldr	r2, [r3, #8]
 8000dc2:	69bb      	ldr	r3, [r7, #24]
 8000dc4:	43db      	mvns	r3, r3
 8000dc6:	4928      	ldr	r1, [pc, #160]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000dc8:	4013      	ands	r3, r2
 8000dca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d006      	beq.n	8000de6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dd8:	4b23      	ldr	r3, [pc, #140]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	4922      	ldr	r1, [pc, #136]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000dde:	69bb      	ldr	r3, [r7, #24]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	60cb      	str	r3, [r1, #12]
 8000de4:	e006      	b.n	8000df4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000de6:	4b20      	ldr	r3, [pc, #128]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000de8:	68da      	ldr	r2, [r3, #12]
 8000dea:	69bb      	ldr	r3, [r7, #24]
 8000dec:	43db      	mvns	r3, r3
 8000dee:	491e      	ldr	r1, [pc, #120]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000df0:	4013      	ands	r3, r2
 8000df2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d006      	beq.n	8000e0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e00:	4b19      	ldr	r3, [pc, #100]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	4918      	ldr	r1, [pc, #96]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	604b      	str	r3, [r1, #4]
 8000e0c:	e006      	b.n	8000e1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e0e:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	43db      	mvns	r3, r3
 8000e16:	4914      	ldr	r1, [pc, #80]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000e18:	4013      	ands	r3, r2
 8000e1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d021      	beq.n	8000e6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e28:	4b0f      	ldr	r3, [pc, #60]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	490e      	ldr	r1, [pc, #56]	; (8000e68 <HAL_GPIO_Init+0x2d0>)
 8000e2e:	69bb      	ldr	r3, [r7, #24]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	600b      	str	r3, [r1, #0]
 8000e34:	e021      	b.n	8000e7a <HAL_GPIO_Init+0x2e2>
 8000e36:	bf00      	nop
 8000e38:	10320000 	.word	0x10320000
 8000e3c:	10310000 	.word	0x10310000
 8000e40:	10220000 	.word	0x10220000
 8000e44:	10210000 	.word	0x10210000
 8000e48:	10120000 	.word	0x10120000
 8000e4c:	10110000 	.word	0x10110000
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40010000 	.word	0x40010000
 8000e58:	40010800 	.word	0x40010800
 8000e5c:	40010c00 	.word	0x40010c00
 8000e60:	40011000 	.word	0x40011000
 8000e64:	40011400 	.word	0x40011400
 8000e68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <HAL_GPIO_Init+0x304>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	43db      	mvns	r3, r3
 8000e74:	4909      	ldr	r1, [pc, #36]	; (8000e9c <HAL_GPIO_Init+0x304>)
 8000e76:	4013      	ands	r3, r2
 8000e78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e86:	fa22 f303 	lsr.w	r3, r2, r3
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f47f ae8e 	bne.w	8000bac <HAL_GPIO_Init+0x14>
  }
}
 8000e90:	bf00      	nop
 8000e92:	bf00      	nop
 8000e94:	372c      	adds	r7, #44	; 0x2c
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr
 8000e9c:	40010400 	.word	0x40010400

08000ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	807b      	strh	r3, [r7, #2]
 8000eac:	4613      	mov	r3, r2
 8000eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000eb0:	787b      	ldrb	r3, [r7, #1]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d003      	beq.n	8000ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000eb6:	887a      	ldrh	r2, [r7, #2]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ebc:	e003      	b.n	8000ec6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ebe:	887b      	ldrh	r3, [r7, #2]
 8000ec0:	041a      	lsls	r2, r3, #16
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	611a      	str	r2, [r3, #16]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ee2:	887a      	ldrh	r2, [r7, #2]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	041a      	lsls	r2, r3, #16
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	43d9      	mvns	r1, r3
 8000eee:	887b      	ldrh	r3, [r7, #2]
 8000ef0:	400b      	ands	r3, r1
 8000ef2:	431a      	orrs	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	611a      	str	r2, [r3, #16]
}
 8000ef8:	bf00      	nop
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr
	...

08000f04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000f0e:	4b08      	ldr	r3, [pc, #32]	; (8000f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f10:	695a      	ldr	r2, [r3, #20]
 8000f12:	88fb      	ldrh	r3, [r7, #6]
 8000f14:	4013      	ands	r3, r2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d006      	beq.n	8000f28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f1a:	4a05      	ldr	r2, [pc, #20]	; (8000f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f1c:	88fb      	ldrh	r3, [r7, #6]
 8000f1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f20:	88fb      	ldrh	r3, [r7, #6]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff f912 	bl	800014c <HAL_GPIO_EXTI_Callback>
  }
}
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40010400 	.word	0x40010400

08000f34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d101      	bne.n	8000f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e272      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	f000 8087 	beq.w	8001062 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f54:	4b92      	ldr	r3, [pc, #584]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 030c 	and.w	r3, r3, #12
 8000f5c:	2b04      	cmp	r3, #4
 8000f5e:	d00c      	beq.n	8000f7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f60:	4b8f      	ldr	r3, [pc, #572]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 030c 	and.w	r3, r3, #12
 8000f68:	2b08      	cmp	r3, #8
 8000f6a:	d112      	bne.n	8000f92 <HAL_RCC_OscConfig+0x5e>
 8000f6c:	4b8c      	ldr	r3, [pc, #560]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f78:	d10b      	bne.n	8000f92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f7a:	4b89      	ldr	r3, [pc, #548]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d06c      	beq.n	8001060 <HAL_RCC_OscConfig+0x12c>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d168      	bne.n	8001060 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e24c      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f9a:	d106      	bne.n	8000faa <HAL_RCC_OscConfig+0x76>
 8000f9c:	4b80      	ldr	r3, [pc, #512]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a7f      	ldr	r2, [pc, #508]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	e02e      	b.n	8001008 <HAL_RCC_OscConfig+0xd4>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d10c      	bne.n	8000fcc <HAL_RCC_OscConfig+0x98>
 8000fb2:	4b7b      	ldr	r3, [pc, #492]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a7a      	ldr	r2, [pc, #488]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fbc:	6013      	str	r3, [r2, #0]
 8000fbe:	4b78      	ldr	r3, [pc, #480]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a77      	ldr	r2, [pc, #476]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fc8:	6013      	str	r3, [r2, #0]
 8000fca:	e01d      	b.n	8001008 <HAL_RCC_OscConfig+0xd4>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fd4:	d10c      	bne.n	8000ff0 <HAL_RCC_OscConfig+0xbc>
 8000fd6:	4b72      	ldr	r3, [pc, #456]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a71      	ldr	r2, [pc, #452]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fe0:	6013      	str	r3, [r2, #0]
 8000fe2:	4b6f      	ldr	r3, [pc, #444]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a6e      	ldr	r2, [pc, #440]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fec:	6013      	str	r3, [r2, #0]
 8000fee:	e00b      	b.n	8001008 <HAL_RCC_OscConfig+0xd4>
 8000ff0:	4b6b      	ldr	r3, [pc, #428]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a6a      	ldr	r2, [pc, #424]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000ff6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4b68      	ldr	r3, [pc, #416]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a67      	ldr	r2, [pc, #412]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8001002:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001006:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d013      	beq.n	8001038 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001010:	f7ff fc86 	bl	8000920 <HAL_GetTick>
 8001014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001016:	e008      	b.n	800102a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001018:	f7ff fc82 	bl	8000920 <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b64      	cmp	r3, #100	; 0x64
 8001024:	d901      	bls.n	800102a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e200      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800102a:	4b5d      	ldr	r3, [pc, #372]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d0f0      	beq.n	8001018 <HAL_RCC_OscConfig+0xe4>
 8001036:	e014      	b.n	8001062 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001038:	f7ff fc72 	bl	8000920 <HAL_GetTick>
 800103c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800103e:	e008      	b.n	8001052 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001040:	f7ff fc6e 	bl	8000920 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b64      	cmp	r3, #100	; 0x64
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e1ec      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001052:	4b53      	ldr	r3, [pc, #332]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f0      	bne.n	8001040 <HAL_RCC_OscConfig+0x10c>
 800105e:	e000      	b.n	8001062 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001060:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d063      	beq.n	8001136 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800106e:	4b4c      	ldr	r3, [pc, #304]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f003 030c 	and.w	r3, r3, #12
 8001076:	2b00      	cmp	r3, #0
 8001078:	d00b      	beq.n	8001092 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800107a:	4b49      	ldr	r3, [pc, #292]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f003 030c 	and.w	r3, r3, #12
 8001082:	2b08      	cmp	r3, #8
 8001084:	d11c      	bne.n	80010c0 <HAL_RCC_OscConfig+0x18c>
 8001086:	4b46      	ldr	r3, [pc, #280]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d116      	bne.n	80010c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001092:	4b43      	ldr	r3, [pc, #268]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d005      	beq.n	80010aa <HAL_RCC_OscConfig+0x176>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	691b      	ldr	r3, [r3, #16]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d001      	beq.n	80010aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e1c0      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010aa:	4b3d      	ldr	r3, [pc, #244]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	00db      	lsls	r3, r3, #3
 80010b8:	4939      	ldr	r1, [pc, #228]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 80010ba:	4313      	orrs	r3, r2
 80010bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010be:	e03a      	b.n	8001136 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d020      	beq.n	800110a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010c8:	4b36      	ldr	r3, [pc, #216]	; (80011a4 <HAL_RCC_OscConfig+0x270>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ce:	f7ff fc27 	bl	8000920 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010d4:	e008      	b.n	80010e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010d6:	f7ff fc23 	bl	8000920 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d901      	bls.n	80010e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e1a1      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e8:	4b2d      	ldr	r3, [pc, #180]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0f0      	beq.n	80010d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f4:	4b2a      	ldr	r3, [pc, #168]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	695b      	ldr	r3, [r3, #20]
 8001100:	00db      	lsls	r3, r3, #3
 8001102:	4927      	ldr	r1, [pc, #156]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 8001104:	4313      	orrs	r3, r2
 8001106:	600b      	str	r3, [r1, #0]
 8001108:	e015      	b.n	8001136 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800110a:	4b26      	ldr	r3, [pc, #152]	; (80011a4 <HAL_RCC_OscConfig+0x270>)
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001110:	f7ff fc06 	bl	8000920 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001118:	f7ff fc02 	bl	8000920 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b02      	cmp	r3, #2
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e180      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800112a:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f0      	bne.n	8001118 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0308 	and.w	r3, r3, #8
 800113e:	2b00      	cmp	r3, #0
 8001140:	d03a      	beq.n	80011b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d019      	beq.n	800117e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800114a:	4b17      	ldr	r3, [pc, #92]	; (80011a8 <HAL_RCC_OscConfig+0x274>)
 800114c:	2201      	movs	r2, #1
 800114e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001150:	f7ff fbe6 	bl	8000920 <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001156:	e008      	b.n	800116a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001158:	f7ff fbe2 	bl	8000920 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d901      	bls.n	800116a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e160      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116a:	4b0d      	ldr	r3, [pc, #52]	; (80011a0 <HAL_RCC_OscConfig+0x26c>)
 800116c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d0f0      	beq.n	8001158 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001176:	2001      	movs	r0, #1
 8001178:	f000 fa9c 	bl	80016b4 <RCC_Delay>
 800117c:	e01c      	b.n	80011b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800117e:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <HAL_RCC_OscConfig+0x274>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001184:	f7ff fbcc 	bl	8000920 <HAL_GetTick>
 8001188:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800118a:	e00f      	b.n	80011ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800118c:	f7ff fbc8 	bl	8000920 <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d908      	bls.n	80011ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e146      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
 800119e:	bf00      	nop
 80011a0:	40021000 	.word	0x40021000
 80011a4:	42420000 	.word	0x42420000
 80011a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011ac:	4b92      	ldr	r3, [pc, #584]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	f003 0302 	and.w	r3, r3, #2
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1e9      	bne.n	800118c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 0304 	and.w	r3, r3, #4
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 80a6 	beq.w	8001312 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011c6:	2300      	movs	r3, #0
 80011c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011ca:	4b8b      	ldr	r3, [pc, #556]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d10d      	bne.n	80011f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011d6:	4b88      	ldr	r3, [pc, #544]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	4a87      	ldr	r2, [pc, #540]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80011dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e0:	61d3      	str	r3, [r2, #28]
 80011e2:	4b85      	ldr	r3, [pc, #532]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011ee:	2301      	movs	r3, #1
 80011f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f2:	4b82      	ldr	r3, [pc, #520]	; (80013fc <HAL_RCC_OscConfig+0x4c8>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d118      	bne.n	8001230 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011fe:	4b7f      	ldr	r3, [pc, #508]	; (80013fc <HAL_RCC_OscConfig+0x4c8>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a7e      	ldr	r2, [pc, #504]	; (80013fc <HAL_RCC_OscConfig+0x4c8>)
 8001204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800120a:	f7ff fb89 	bl	8000920 <HAL_GetTick>
 800120e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001210:	e008      	b.n	8001224 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001212:	f7ff fb85 	bl	8000920 <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b64      	cmp	r3, #100	; 0x64
 800121e:	d901      	bls.n	8001224 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	e103      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001224:	4b75      	ldr	r3, [pc, #468]	; (80013fc <HAL_RCC_OscConfig+0x4c8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800122c:	2b00      	cmp	r3, #0
 800122e:	d0f0      	beq.n	8001212 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	2b01      	cmp	r3, #1
 8001236:	d106      	bne.n	8001246 <HAL_RCC_OscConfig+0x312>
 8001238:	4b6f      	ldr	r3, [pc, #444]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800123a:	6a1b      	ldr	r3, [r3, #32]
 800123c:	4a6e      	ldr	r2, [pc, #440]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800123e:	f043 0301 	orr.w	r3, r3, #1
 8001242:	6213      	str	r3, [r2, #32]
 8001244:	e02d      	b.n	80012a2 <HAL_RCC_OscConfig+0x36e>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d10c      	bne.n	8001268 <HAL_RCC_OscConfig+0x334>
 800124e:	4b6a      	ldr	r3, [pc, #424]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001250:	6a1b      	ldr	r3, [r3, #32]
 8001252:	4a69      	ldr	r2, [pc, #420]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001254:	f023 0301 	bic.w	r3, r3, #1
 8001258:	6213      	str	r3, [r2, #32]
 800125a:	4b67      	ldr	r3, [pc, #412]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800125c:	6a1b      	ldr	r3, [r3, #32]
 800125e:	4a66      	ldr	r2, [pc, #408]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001260:	f023 0304 	bic.w	r3, r3, #4
 8001264:	6213      	str	r3, [r2, #32]
 8001266:	e01c      	b.n	80012a2 <HAL_RCC_OscConfig+0x36e>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	2b05      	cmp	r3, #5
 800126e:	d10c      	bne.n	800128a <HAL_RCC_OscConfig+0x356>
 8001270:	4b61      	ldr	r3, [pc, #388]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	4a60      	ldr	r2, [pc, #384]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001276:	f043 0304 	orr.w	r3, r3, #4
 800127a:	6213      	str	r3, [r2, #32]
 800127c:	4b5e      	ldr	r3, [pc, #376]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800127e:	6a1b      	ldr	r3, [r3, #32]
 8001280:	4a5d      	ldr	r2, [pc, #372]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6213      	str	r3, [r2, #32]
 8001288:	e00b      	b.n	80012a2 <HAL_RCC_OscConfig+0x36e>
 800128a:	4b5b      	ldr	r3, [pc, #364]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800128c:	6a1b      	ldr	r3, [r3, #32]
 800128e:	4a5a      	ldr	r2, [pc, #360]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001290:	f023 0301 	bic.w	r3, r3, #1
 8001294:	6213      	str	r3, [r2, #32]
 8001296:	4b58      	ldr	r3, [pc, #352]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	6a1b      	ldr	r3, [r3, #32]
 800129a:	4a57      	ldr	r2, [pc, #348]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800129c:	f023 0304 	bic.w	r3, r3, #4
 80012a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d015      	beq.n	80012d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012aa:	f7ff fb39 	bl	8000920 <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012b0:	e00a      	b.n	80012c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012b2:	f7ff fb35 	bl	8000920 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d901      	bls.n	80012c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e0b1      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012c8:	4b4b      	ldr	r3, [pc, #300]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80012ca:	6a1b      	ldr	r3, [r3, #32]
 80012cc:	f003 0302 	and.w	r3, r3, #2
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d0ee      	beq.n	80012b2 <HAL_RCC_OscConfig+0x37e>
 80012d4:	e014      	b.n	8001300 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d6:	f7ff fb23 	bl	8000920 <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012dc:	e00a      	b.n	80012f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012de:	f7ff fb1f 	bl	8000920 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e09b      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012f4:	4b40      	ldr	r3, [pc, #256]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80012f6:	6a1b      	ldr	r3, [r3, #32]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1ee      	bne.n	80012de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001300:	7dfb      	ldrb	r3, [r7, #23]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d105      	bne.n	8001312 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001306:	4b3c      	ldr	r3, [pc, #240]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	4a3b      	ldr	r2, [pc, #236]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800130c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001310:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	2b00      	cmp	r3, #0
 8001318:	f000 8087 	beq.w	800142a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800131c:	4b36      	ldr	r3, [pc, #216]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f003 030c 	and.w	r3, r3, #12
 8001324:	2b08      	cmp	r3, #8
 8001326:	d061      	beq.n	80013ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	2b02      	cmp	r3, #2
 800132e:	d146      	bne.n	80013be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001330:	4b33      	ldr	r3, [pc, #204]	; (8001400 <HAL_RCC_OscConfig+0x4cc>)
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001336:	f7ff faf3 	bl	8000920 <HAL_GetTick>
 800133a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800133c:	e008      	b.n	8001350 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800133e:	f7ff faef 	bl	8000920 <HAL_GetTick>
 8001342:	4602      	mov	r2, r0
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d901      	bls.n	8001350 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e06d      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001350:	4b29      	ldr	r3, [pc, #164]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f0      	bne.n	800133e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a1b      	ldr	r3, [r3, #32]
 8001360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001364:	d108      	bne.n	8001378 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001366:	4b24      	ldr	r3, [pc, #144]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	4921      	ldr	r1, [pc, #132]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 8001374:	4313      	orrs	r3, r2
 8001376:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001378:	4b1f      	ldr	r3, [pc, #124]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a19      	ldr	r1, [r3, #32]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001388:	430b      	orrs	r3, r1
 800138a:	491b      	ldr	r1, [pc, #108]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 800138c:	4313      	orrs	r3, r2
 800138e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001390:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <HAL_RCC_OscConfig+0x4cc>)
 8001392:	2201      	movs	r2, #1
 8001394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001396:	f7ff fac3 	bl	8000920 <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800139e:	f7ff fabf 	bl	8000920 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e03d      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013b0:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d0f0      	beq.n	800139e <HAL_RCC_OscConfig+0x46a>
 80013bc:	e035      	b.n	800142a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <HAL_RCC_OscConfig+0x4cc>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c4:	f7ff faac 	bl	8000920 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013cc:	f7ff faa8 	bl	8000920 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e026      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <HAL_RCC_OscConfig+0x4c4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f0      	bne.n	80013cc <HAL_RCC_OscConfig+0x498>
 80013ea:	e01e      	b.n	800142a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d107      	bne.n	8001404 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e019      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40007000 	.word	0x40007000
 8001400:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001404:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <HAL_RCC_OscConfig+0x500>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	429a      	cmp	r2, r3
 8001416:	d106      	bne.n	8001426 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001422:	429a      	cmp	r2, r3
 8001424:	d001      	beq.n	800142a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e000      	b.n	800142c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3718      	adds	r7, #24
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40021000 	.word	0x40021000

08001438 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e0d0      	b.n	80015ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800144c:	4b6a      	ldr	r3, [pc, #424]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0307 	and.w	r3, r3, #7
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	429a      	cmp	r2, r3
 8001458:	d910      	bls.n	800147c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145a:	4b67      	ldr	r3, [pc, #412]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f023 0207 	bic.w	r2, r3, #7
 8001462:	4965      	ldr	r1, [pc, #404]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	4313      	orrs	r3, r2
 8001468:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800146a:	4b63      	ldr	r3, [pc, #396]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	429a      	cmp	r2, r3
 8001476:	d001      	beq.n	800147c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e0b8      	b.n	80015ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d020      	beq.n	80014ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b00      	cmp	r3, #0
 8001492:	d005      	beq.n	80014a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001494:	4b59      	ldr	r3, [pc, #356]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	4a58      	ldr	r2, [pc, #352]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800149e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d005      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014ac:	4b53      	ldr	r3, [pc, #332]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	4a52      	ldr	r2, [pc, #328]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80014b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b8:	4b50      	ldr	r3, [pc, #320]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	494d      	ldr	r1, [pc, #308]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d040      	beq.n	8001558 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	4b47      	ldr	r3, [pc, #284]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d115      	bne.n	8001516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e07f      	b.n	80015ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d107      	bne.n	8001506 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014f6:	4b41      	ldr	r3, [pc, #260]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d109      	bne.n	8001516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e073      	b.n	80015ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001506:	4b3d      	ldr	r3, [pc, #244]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e06b      	b.n	80015ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001516:	4b39      	ldr	r3, [pc, #228]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f023 0203 	bic.w	r2, r3, #3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	4936      	ldr	r1, [pc, #216]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 8001524:	4313      	orrs	r3, r2
 8001526:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001528:	f7ff f9fa 	bl	8000920 <HAL_GetTick>
 800152c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152e:	e00a      	b.n	8001546 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001530:	f7ff f9f6 	bl	8000920 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	f241 3288 	movw	r2, #5000	; 0x1388
 800153e:	4293      	cmp	r3, r2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e053      	b.n	80015ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001546:	4b2d      	ldr	r3, [pc, #180]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f003 020c 	and.w	r2, r3, #12
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	429a      	cmp	r2, r3
 8001556:	d1eb      	bne.n	8001530 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001558:	4b27      	ldr	r3, [pc, #156]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0307 	and.w	r3, r3, #7
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d210      	bcs.n	8001588 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001566:	4b24      	ldr	r3, [pc, #144]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f023 0207 	bic.w	r2, r3, #7
 800156e:	4922      	ldr	r1, [pc, #136]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	4313      	orrs	r3, r2
 8001574:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001576:	4b20      	ldr	r3, [pc, #128]	; (80015f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	d001      	beq.n	8001588 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e032      	b.n	80015ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	2b00      	cmp	r3, #0
 8001592:	d008      	beq.n	80015a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	4916      	ldr	r1, [pc, #88]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d009      	beq.n	80015c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015b2:	4b12      	ldr	r3, [pc, #72]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	691b      	ldr	r3, [r3, #16]
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	490e      	ldr	r1, [pc, #56]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80015c2:	4313      	orrs	r3, r2
 80015c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015c6:	f000 f821 	bl	800160c <HAL_RCC_GetSysClockFreq>
 80015ca:	4602      	mov	r2, r0
 80015cc:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <HAL_RCC_ClockConfig+0x1c4>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	091b      	lsrs	r3, r3, #4
 80015d2:	f003 030f 	and.w	r3, r3, #15
 80015d6:	490a      	ldr	r1, [pc, #40]	; (8001600 <HAL_RCC_ClockConfig+0x1c8>)
 80015d8:	5ccb      	ldrb	r3, [r1, r3]
 80015da:	fa22 f303 	lsr.w	r3, r2, r3
 80015de:	4a09      	ldr	r2, [pc, #36]	; (8001604 <HAL_RCC_ClockConfig+0x1cc>)
 80015e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <HAL_RCC_ClockConfig+0x1d0>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff f958 	bl	800089c <HAL_InitTick>

  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40022000 	.word	0x40022000
 80015fc:	40021000 	.word	0x40021000
 8001600:	08002cb4 	.word	0x08002cb4
 8001604:	20000000 	.word	0x20000000
 8001608:	20000004 	.word	0x20000004

0800160c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800160c:	b480      	push	{r7}
 800160e:	b087      	sub	sp, #28
 8001610:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	2300      	movs	r3, #0
 8001620:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001626:	4b1e      	ldr	r3, [pc, #120]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 030c 	and.w	r3, r3, #12
 8001632:	2b04      	cmp	r3, #4
 8001634:	d002      	beq.n	800163c <HAL_RCC_GetSysClockFreq+0x30>
 8001636:	2b08      	cmp	r3, #8
 8001638:	d003      	beq.n	8001642 <HAL_RCC_GetSysClockFreq+0x36>
 800163a:	e027      	b.n	800168c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800163c:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800163e:	613b      	str	r3, [r7, #16]
      break;
 8001640:	e027      	b.n	8001692 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	0c9b      	lsrs	r3, r3, #18
 8001646:	f003 030f 	and.w	r3, r3, #15
 800164a:	4a17      	ldr	r2, [pc, #92]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800164c:	5cd3      	ldrb	r3, [r2, r3]
 800164e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d010      	beq.n	800167c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	0c5b      	lsrs	r3, r3, #17
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	4a11      	ldr	r2, [pc, #68]	; (80016ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8001666:	5cd3      	ldrb	r3, [r2, r3]
 8001668:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a0d      	ldr	r2, [pc, #52]	; (80016a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800166e:	fb03 f202 	mul.w	r2, r3, r2
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	fbb2 f3f3 	udiv	r3, r2, r3
 8001678:	617b      	str	r3, [r7, #20]
 800167a:	e004      	b.n	8001686 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4a0c      	ldr	r2, [pc, #48]	; (80016b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001680:	fb02 f303 	mul.w	r3, r2, r3
 8001684:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	613b      	str	r3, [r7, #16]
      break;
 800168a:	e002      	b.n	8001692 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800168c:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800168e:	613b      	str	r3, [r7, #16]
      break;
 8001690:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001692:	693b      	ldr	r3, [r7, #16]
}
 8001694:	4618      	mov	r0, r3
 8001696:	371c      	adds	r7, #28
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000
 80016a4:	007a1200 	.word	0x007a1200
 80016a8:	08002cc4 	.word	0x08002cc4
 80016ac:	08002cd4 	.word	0x08002cd4
 80016b0:	003d0900 	.word	0x003d0900

080016b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016bc:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <RCC_Delay+0x34>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a0a      	ldr	r2, [pc, #40]	; (80016ec <RCC_Delay+0x38>)
 80016c2:	fba2 2303 	umull	r2, r3, r2, r3
 80016c6:	0a5b      	lsrs	r3, r3, #9
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	fb02 f303 	mul.w	r3, r2, r3
 80016ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016d0:	bf00      	nop
  }
  while (Delay --);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1e5a      	subs	r2, r3, #1
 80016d6:	60fa      	str	r2, [r7, #12]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f9      	bne.n	80016d0 <RCC_Delay+0x1c>
}
 80016dc:	bf00      	nop
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	20000000 	.word	0x20000000
 80016ec:	10624dd3 	.word	0x10624dd3

080016f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e076      	b.n	80017f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001706:	2b00      	cmp	r3, #0
 8001708:	d108      	bne.n	800171c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001712:	d009      	beq.n	8001728 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	61da      	str	r2, [r3, #28]
 800171a:	e005      	b.n	8001728 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d106      	bne.n	8001748 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7fe ffa2 	bl	800068c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2202      	movs	r2, #2
 800174c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800175e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	691b      	ldr	r3, [r3, #16]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001798:	431a      	orrs	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80017a2:	431a      	orrs	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ac:	ea42 0103 	orr.w	r1, r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	0c1a      	lsrs	r2, r3, #16
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f002 0204 	and.w	r2, r2, #4
 80017ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	69da      	ldr	r2, [r3, #28]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2200      	movs	r2, #0
 80017e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2201      	movs	r2, #1
 80017ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	4613      	mov	r3, r2
 8001806:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001812:	2b01      	cmp	r3, #1
 8001814:	d101      	bne.n	800181a <HAL_SPI_Transmit+0x22>
 8001816:	2302      	movs	r3, #2
 8001818:	e12d      	b.n	8001a76 <HAL_SPI_Transmit+0x27e>
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	2201      	movs	r2, #1
 800181e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001822:	f7ff f87d 	bl	8000920 <HAL_GetTick>
 8001826:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001828:	88fb      	ldrh	r3, [r7, #6]
 800182a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b01      	cmp	r3, #1
 8001836:	d002      	beq.n	800183e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001838:	2302      	movs	r3, #2
 800183a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800183c:	e116      	b.n	8001a6c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d002      	beq.n	800184a <HAL_SPI_Transmit+0x52>
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d102      	bne.n	8001850 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800184e:	e10d      	b.n	8001a6c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2203      	movs	r2, #3
 8001854:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2200      	movs	r2, #0
 800185c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	88fa      	ldrh	r2, [r7, #6]
 8001868:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	88fa      	ldrh	r2, [r7, #6]
 800186e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2200      	movs	r2, #0
 8001874:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2200      	movs	r2, #0
 800187a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2200      	movs	r2, #0
 8001880:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2200      	movs	r2, #0
 8001886:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2200      	movs	r2, #0
 800188c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001896:	d10f      	bne.n	80018b8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018c2:	2b40      	cmp	r3, #64	; 0x40
 80018c4:	d007      	beq.n	80018d6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018de:	d14f      	bne.n	8001980 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d002      	beq.n	80018ee <HAL_SPI_Transmit+0xf6>
 80018e8:	8afb      	ldrh	r3, [r7, #22]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d142      	bne.n	8001974 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	881a      	ldrh	r2, [r3, #0]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	1c9a      	adds	r2, r3, #2
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001908:	b29b      	uxth	r3, r3
 800190a:	3b01      	subs	r3, #1
 800190c:	b29a      	uxth	r2, r3
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001912:	e02f      	b.n	8001974 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b02      	cmp	r3, #2
 8001920:	d112      	bne.n	8001948 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	881a      	ldrh	r2, [r3, #0]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	1c9a      	adds	r2, r3, #2
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800193c:	b29b      	uxth	r3, r3
 800193e:	3b01      	subs	r3, #1
 8001940:	b29a      	uxth	r2, r3
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	86da      	strh	r2, [r3, #54]	; 0x36
 8001946:	e015      	b.n	8001974 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001948:	f7fe ffea 	bl	8000920 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	429a      	cmp	r2, r3
 8001956:	d803      	bhi.n	8001960 <HAL_SPI_Transmit+0x168>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800195e:	d102      	bne.n	8001966 <HAL_SPI_Transmit+0x16e>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d106      	bne.n	8001974 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2201      	movs	r2, #1
 800196e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8001972:	e07b      	b.n	8001a6c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001978:	b29b      	uxth	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1ca      	bne.n	8001914 <HAL_SPI_Transmit+0x11c>
 800197e:	e050      	b.n	8001a22 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d002      	beq.n	800198e <HAL_SPI_Transmit+0x196>
 8001988:	8afb      	ldrh	r3, [r7, #22]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d144      	bne.n	8001a18 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	330c      	adds	r3, #12
 8001998:	7812      	ldrb	r2, [r2, #0]
 800199a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a0:	1c5a      	adds	r2, r3, #1
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80019b4:	e030      	b.n	8001a18 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d113      	bne.n	80019ec <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	330c      	adds	r3, #12
 80019ce:	7812      	ldrb	r2, [r2, #0]
 80019d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	86da      	strh	r2, [r3, #54]	; 0x36
 80019ea:	e015      	b.n	8001a18 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80019ec:	f7fe ff98 	bl	8000920 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d803      	bhi.n	8001a04 <HAL_SPI_Transmit+0x20c>
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a02:	d102      	bne.n	8001a0a <HAL_SPI_Transmit+0x212>
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d106      	bne.n	8001a18 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2201      	movs	r2, #1
 8001a12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8001a16:	e029      	b.n	8001a6c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1c9      	bne.n	80019b6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	6839      	ldr	r1, [r7, #0]
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	f000 fbd8 	bl	80021dc <SPI_EndRxTxTransaction>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d002      	beq.n	8001a38 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2220      	movs	r2, #32
 8001a36:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10a      	bne.n	8001a56 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a40:	2300      	movs	r3, #0
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d002      	beq.n	8001a64 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	77fb      	strb	r3, [r7, #31]
 8001a62:	e003      	b.n	8001a6c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2201      	movs	r2, #1
 8001a68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001a74:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3720      	adds	r7, #32
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b088      	sub	sp, #32
 8001a82:	af02      	add	r7, sp, #8
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d002      	beq.n	8001aa4 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001aa2:	e0fb      	b.n	8001c9c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001aac:	d112      	bne.n	8001ad4 <HAL_SPI_Receive+0x56>
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10e      	bne.n	8001ad4 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2204      	movs	r2, #4
 8001aba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001abe:	88fa      	ldrh	r2, [r7, #6]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	68b9      	ldr	r1, [r7, #8]
 8001aca:	68f8      	ldr	r0, [r7, #12]
 8001acc:	f000 f8ef 	bl	8001cae <HAL_SPI_TransmitReceive>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	e0e8      	b.n	8001ca6 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d101      	bne.n	8001ae2 <HAL_SPI_Receive+0x64>
 8001ade:	2302      	movs	r3, #2
 8001ae0:	e0e1      	b.n	8001ca6 <HAL_SPI_Receive+0x228>
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001aea:	f7fe ff19 	bl	8000920 <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d002      	beq.n	8001afc <HAL_SPI_Receive+0x7e>
 8001af6:	88fb      	ldrh	r3, [r7, #6]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d102      	bne.n	8001b02 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001b00:	e0cc      	b.n	8001c9c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2204      	movs	r2, #4
 8001b06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	88fa      	ldrh	r2, [r7, #6]
 8001b1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	88fa      	ldrh	r2, [r7, #6]
 8001b20:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2200      	movs	r2, #0
 8001b26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2200      	movs	r2, #0
 8001b32:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b48:	d10f      	bne.n	8001b6a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001b68:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b74:	2b40      	cmp	r3, #64	; 0x40
 8001b76:	d007      	beq.n	8001b88 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b86:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d16a      	bne.n	8001c66 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001b90:	e032      	b.n	8001bf8 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 0301 	and.w	r3, r3, #1
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d115      	bne.n	8001bcc <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f103 020c 	add.w	r2, r3, #12
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bac:	7812      	ldrb	r2, [r2, #0]
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001bca:	e015      	b.n	8001bf8 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001bcc:	f7fe fea8 	bl	8000920 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	683a      	ldr	r2, [r7, #0]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d803      	bhi.n	8001be4 <HAL_SPI_Receive+0x166>
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be2:	d102      	bne.n	8001bea <HAL_SPI_Receive+0x16c>
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d106      	bne.n	8001bf8 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8001bf6:	e051      	b.n	8001c9c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001bfc:	b29b      	uxth	r3, r3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1c7      	bne.n	8001b92 <HAL_SPI_Receive+0x114>
 8001c02:	e035      	b.n	8001c70 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d113      	bne.n	8001c3a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c1c:	b292      	uxth	r2, r2
 8001c1e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c24:	1c9a      	adds	r2, r3, #2
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	3b01      	subs	r3, #1
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001c38:	e015      	b.n	8001c66 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c3a:	f7fe fe71 	bl	8000920 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d803      	bhi.n	8001c52 <HAL_SPI_Receive+0x1d4>
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c50:	d102      	bne.n	8001c58 <HAL_SPI_Receive+0x1da>
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d106      	bne.n	8001c66 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8001c64:	e01a      	b.n	8001c9c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1c9      	bne.n	8001c04 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	6839      	ldr	r1, [r7, #0]
 8001c74:	68f8      	ldr	r0, [r7, #12]
 8001c76:	f000 fa5f 	bl	8002138 <SPI_EndRxTransaction>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d002      	beq.n	8001c86 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2220      	movs	r2, #32
 8001c84:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	75fb      	strb	r3, [r7, #23]
 8001c92:	e003      	b.n	8001c9c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b08c      	sub	sp, #48	; 0x30
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
 8001cba:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d101      	bne.n	8001cd4 <HAL_SPI_TransmitReceive+0x26>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	e198      	b.n	8002006 <HAL_SPI_TransmitReceive+0x358>
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001cdc:	f7fe fe20 	bl	8000920 <HAL_GetTick>
 8001ce0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ce8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001cf2:	887b      	ldrh	r3, [r7, #2]
 8001cf4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001cf6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d00f      	beq.n	8001d1e <HAL_SPI_TransmitReceive+0x70>
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d04:	d107      	bne.n	8001d16 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d103      	bne.n	8001d16 <HAL_SPI_TransmitReceive+0x68>
 8001d0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	d003      	beq.n	8001d1e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001d16:	2302      	movs	r3, #2
 8001d18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001d1c:	e16d      	b.n	8001ffa <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_SPI_TransmitReceive+0x82>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <HAL_SPI_TransmitReceive+0x82>
 8001d2a:	887b      	ldrh	r3, [r7, #2]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d103      	bne.n	8001d38 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001d36:	e160      	b.n	8001ffa <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d003      	beq.n	8001d4c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2205      	movs	r2, #5
 8001d48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	887a      	ldrh	r2, [r7, #2]
 8001d5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	887a      	ldrh	r2, [r7, #2]
 8001d62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	887a      	ldrh	r2, [r7, #2]
 8001d6e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	887a      	ldrh	r2, [r7, #2]
 8001d74:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8c:	2b40      	cmp	r3, #64	; 0x40
 8001d8e:	d007      	beq.n	8001da0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001da8:	d17c      	bne.n	8001ea4 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d002      	beq.n	8001db8 <HAL_SPI_TransmitReceive+0x10a>
 8001db2:	8b7b      	ldrh	r3, [r7, #26]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d16a      	bne.n	8001e8e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbc:	881a      	ldrh	r2, [r3, #0]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc8:	1c9a      	adds	r2, r3, #2
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ddc:	e057      	b.n	8001e8e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d11b      	bne.n	8001e24 <HAL_SPI_TransmitReceive+0x176>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d016      	beq.n	8001e24 <HAL_SPI_TransmitReceive+0x176>
 8001df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d113      	bne.n	8001e24 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	881a      	ldrh	r2, [r3, #0]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	1c9a      	adds	r2, r3, #2
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d119      	bne.n	8001e66 <HAL_SPI_TransmitReceive+0x1b8>
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d014      	beq.n	8001e66 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68da      	ldr	r2, [r3, #12]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e46:	b292      	uxth	r2, r2
 8001e48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e4e:	1c9a      	adds	r2, r3, #2
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e62:	2301      	movs	r3, #1
 8001e64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001e66:	f7fe fd5b 	bl	8000920 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d80b      	bhi.n	8001e8e <HAL_SPI_TransmitReceive+0x1e0>
 8001e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e7c:	d007      	beq.n	8001e8e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8001e8c:	e0b5      	b.n	8001ffa <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1a2      	bne.n	8001dde <HAL_SPI_TransmitReceive+0x130>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d19d      	bne.n	8001dde <HAL_SPI_TransmitReceive+0x130>
 8001ea2:	e080      	b.n	8001fa6 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <HAL_SPI_TransmitReceive+0x204>
 8001eac:	8b7b      	ldrh	r3, [r7, #26]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d16f      	bne.n	8001f92 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	330c      	adds	r3, #12
 8001ebc:	7812      	ldrb	r2, [r2, #0]
 8001ebe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	1c5a      	adds	r2, r3, #1
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ed8:	e05b      	b.n	8001f92 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d11c      	bne.n	8001f22 <HAL_SPI_TransmitReceive+0x274>
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d017      	beq.n	8001f22 <HAL_SPI_TransmitReceive+0x274>
 8001ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d114      	bne.n	8001f22 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	330c      	adds	r3, #12
 8001f02:	7812      	ldrb	r2, [r2, #0]
 8001f04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	3b01      	subs	r3, #1
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d119      	bne.n	8001f64 <HAL_SPI_TransmitReceive+0x2b6>
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d014      	beq.n	8001f64 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68da      	ldr	r2, [r3, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f44:	b2d2      	uxtb	r2, r2
 8001f46:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f60:	2301      	movs	r3, #1
 8001f62:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001f64:	f7fe fcdc 	bl	8000920 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d803      	bhi.n	8001f7c <HAL_SPI_TransmitReceive+0x2ce>
 8001f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7a:	d102      	bne.n	8001f82 <HAL_SPI_TransmitReceive+0x2d4>
 8001f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d107      	bne.n	8001f92 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8001f90:	e033      	b.n	8001ffa <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d19e      	bne.n	8001eda <HAL_SPI_TransmitReceive+0x22c>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d199      	bne.n	8001eda <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fa8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001faa:	68f8      	ldr	r0, [r7, #12]
 8001fac:	f000 f916 	bl	80021dc <SPI_EndRxTxTransaction>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d006      	beq.n	8001fc4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2220      	movs	r2, #32
 8001fc0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001fc2:	e01a      	b.n	8001ffa <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10a      	bne.n	8001fe2 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	617b      	str	r3, [r7, #20]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	617b      	str	r3, [r7, #20]
 8001fe0:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001ff0:	e003      	b.n	8001ffa <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002002:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002006:	4618      	mov	r0, r3
 8002008:	3730      	adds	r7, #48	; 0x30
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800201c:	b2db      	uxtb	r3, r3
}
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr

08002028 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b088      	sub	sp, #32
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002038:	f7fe fc72 	bl	8000920 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002040:	1a9b      	subs	r3, r3, r2
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	4413      	add	r3, r2
 8002046:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002048:	f7fe fc6a 	bl	8000920 <HAL_GetTick>
 800204c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800204e:	4b39      	ldr	r3, [pc, #228]	; (8002134 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	015b      	lsls	r3, r3, #5
 8002054:	0d1b      	lsrs	r3, r3, #20
 8002056:	69fa      	ldr	r2, [r7, #28]
 8002058:	fb02 f303 	mul.w	r3, r2, r3
 800205c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800205e:	e054      	b.n	800210a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002066:	d050      	beq.n	800210a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002068:	f7fe fc5a 	bl	8000920 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	69fa      	ldr	r2, [r7, #28]
 8002074:	429a      	cmp	r2, r3
 8002076:	d902      	bls.n	800207e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d13d      	bne.n	80020fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800208c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002096:	d111      	bne.n	80020bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020a0:	d004      	beq.n	80020ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020aa:	d107      	bne.n	80020bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020c4:	d10f      	bne.n	80020e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e017      	b.n	800212a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	3b01      	subs	r3, #1
 8002108:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	4013      	ands	r3, r2
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	429a      	cmp	r2, r3
 8002118:	bf0c      	ite	eq
 800211a:	2301      	moveq	r3, #1
 800211c:	2300      	movne	r3, #0
 800211e:	b2db      	uxtb	r3, r3
 8002120:	461a      	mov	r2, r3
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	429a      	cmp	r2, r3
 8002126:	d19b      	bne.n	8002060 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3720      	adds	r7, #32
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000000 	.word	0x20000000

08002138 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af02      	add	r7, sp, #8
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800214c:	d111      	bne.n	8002172 <SPI_EndRxTransaction+0x3a>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002156:	d004      	beq.n	8002162 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002160:	d107      	bne.n	8002172 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002170:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800217a:	d117      	bne.n	80021ac <SPI_EndRxTransaction+0x74>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002184:	d112      	bne.n	80021ac <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	2200      	movs	r2, #0
 800218e:	2101      	movs	r1, #1
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f7ff ff49 	bl	8002028 <SPI_WaitFlagStateUntilTimeout>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d01a      	beq.n	80021d2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021a0:	f043 0220 	orr.w	r2, r3, #32
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e013      	b.n	80021d4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	2200      	movs	r2, #0
 80021b4:	2180      	movs	r1, #128	; 0x80
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f7ff ff36 	bl	8002028 <SPI_WaitFlagStateUntilTimeout>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d007      	beq.n	80021d2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021c6:	f043 0220 	orr.w	r2, r3, #32
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e000      	b.n	80021d4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3710      	adds	r7, #16
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af02      	add	r7, sp, #8
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2200      	movs	r2, #0
 80021f0:	2180      	movs	r1, #128	; 0x80
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f7ff ff18 	bl	8002028 <SPI_WaitFlagStateUntilTimeout>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d007      	beq.n	800220e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002202:	f043 0220 	orr.w	r2, r3, #32
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e000      	b.n	8002210 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8002218:	b4b0      	push	{r4, r5, r7}
 800221a:	b08f      	sub	sp, #60	; 0x3c
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8002220:	f240 13b1 	movw	r3, #433	; 0x1b1
 8002224:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8002226:	2307      	movs	r3, #7
 8002228:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 800222c:	2307      	movs	r3, #7
 800222e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8002232:	2301      	movs	r3, #1
 8002234:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8002238:	23ff      	movs	r3, #255	; 0xff
 800223a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 800223e:	2364      	movs	r3, #100	; 0x64
 8002240:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 8002244:	2308      	movs	r3, #8
 8002246:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	461d      	mov	r5, r3
 800224c:	f107 040c 	add.w	r4, r7, #12
 8002250:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002252:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002254:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002256:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002258:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800225c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	373c      	adds	r7, #60	; 0x3c
 8002264:	46bd      	mov	sp, r7
 8002266:	bcb0      	pop	{r4, r5, r7}
 8002268:	4770      	bx	lr

0800226a <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 800226a:	b580      	push	{r7, lr}
 800226c:	b084      	sub	sp, #16
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
 8002272:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8002274:	2101      	movs	r1, #1
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f99f 	bl	80025ba <LoRa_read>
 800227c:	4603      	mov	r3, r0
 800227e:	73bb      	strb	r3, [r7, #14]
	data = read;
 8002280:	7bbb      	ldrb	r3, [r7, #14]
 8002282:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d107      	bne.n	800229a <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 800228a:	7bbb      	ldrb	r3, [r7, #14]
 800228c:	f023 0307 	bic.w	r3, r3, #7
 8002290:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	61da      	str	r2, [r3, #28]
 8002298:	e03e      	b.n	8002318 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d10c      	bne.n	80022ba <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 80022a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80022a4:	f023 0307 	bic.w	r3, r3, #7
 80022a8:	b25b      	sxtb	r3, r3
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	b25b      	sxtb	r3, r3
 80022b0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	61da      	str	r2, [r3, #28]
 80022b8:	e02e      	b.n	8002318 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2b03      	cmp	r3, #3
 80022be:	d10c      	bne.n	80022da <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 80022c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80022c4:	f023 0307 	bic.w	r3, r3, #7
 80022c8:	b25b      	sxtb	r3, r3
 80022ca:	f043 0303 	orr.w	r3, r3, #3
 80022ce:	b25b      	sxtb	r3, r3
 80022d0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2203      	movs	r2, #3
 80022d6:	61da      	str	r2, [r3, #28]
 80022d8:	e01e      	b.n	8002318 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	2b05      	cmp	r3, #5
 80022de:	d10c      	bne.n	80022fa <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 80022e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80022e4:	f023 0307 	bic.w	r3, r3, #7
 80022e8:	b25b      	sxtb	r3, r3
 80022ea:	f043 0305 	orr.w	r3, r3, #5
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2205      	movs	r2, #5
 80022f6:	61da      	str	r2, [r3, #28]
 80022f8:	e00e      	b.n	8002318 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	2b06      	cmp	r3, #6
 80022fe:	d10b      	bne.n	8002318 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8002300:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002304:	f023 0307 	bic.w	r3, r3, #7
 8002308:	b25b      	sxtb	r3, r3
 800230a:	f043 0306 	orr.w	r3, r3, #6
 800230e:	b25b      	sxtb	r3, r3
 8002310:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2206      	movs	r2, #6
 8002316:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	461a      	mov	r2, r3
 800231c:	2101      	movs	r1, #1
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 f965 	bl	80025ee <LoRa_write>
	//HAL_Delay(10);
}
 8002324:	bf00      	nop
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	603b      	str	r3, [r7, #0]
 8002338:	4613      	mov	r3, r2
 800233a:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	889b      	ldrh	r3, [r3, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	4619      	mov	r1, r3
 8002348:	f7fe fdaa 	bl	8000ea0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6998      	ldr	r0, [r3, #24]
 8002350:	88fa      	ldrh	r2, [r7, #6]
 8002352:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002356:	68b9      	ldr	r1, [r7, #8]
 8002358:	f7ff fa4e 	bl	80017f8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800235c:	bf00      	nop
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff fe53 	bl	800200e <HAL_SPI_GetState>
 8002368:	4603      	mov	r3, r0
 800236a:	2b01      	cmp	r3, #1
 800236c:	d1f7      	bne.n	800235e <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6998      	ldr	r0, [r3, #24]
 8002372:	8b3a      	ldrh	r2, [r7, #24]
 8002374:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002378:	6839      	ldr	r1, [r7, #0]
 800237a:	f7ff fb80 	bl	8001a7e <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800237e:	bf00      	nop
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fe42 	bl	800200e <HAL_SPI_GetState>
 800238a:	4603      	mov	r3, r0
 800238c:	2b01      	cmp	r3, #1
 800238e:	d1f7      	bne.n	8002380 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6818      	ldr	r0, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	889b      	ldrh	r3, [r3, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	4619      	mov	r1, r3
 800239c:	f7fe fd80 	bl	8000ea0 <HAL_GPIO_WritePin>
}
 80023a0:	bf00      	nop
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	889b      	ldrh	r3, [r3, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	4619      	mov	r1, r3
 80023c4:	f7fe fd6c 	bl	8000ea0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6998      	ldr	r0, [r3, #24]
 80023cc:	88fa      	ldrh	r2, [r7, #6]
 80023ce:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80023d2:	68b9      	ldr	r1, [r7, #8]
 80023d4:	f7ff fa10 	bl	80017f8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80023d8:	bf00      	nop
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fe15 	bl	800200e <HAL_SPI_GetState>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d1f7      	bne.n	80023da <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6998      	ldr	r0, [r3, #24]
 80023ee:	8b3a      	ldrh	r2, [r7, #24]
 80023f0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80023f4:	6839      	ldr	r1, [r7, #0]
 80023f6:	f7ff f9ff 	bl	80017f8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80023fa:	bf00      	nop
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fe04 	bl	800200e <HAL_SPI_GetState>
 8002406:	4603      	mov	r3, r0
 8002408:	2b01      	cmp	r3, #1
 800240a:	d1f7      	bne.n	80023fc <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6818      	ldr	r0, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	889b      	ldrh	r3, [r3, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	4619      	mov	r1, r3
 8002418:	f7fe fd42 	bl	8000ea0 <HAL_GPIO_WritePin>
}
 800241c:	bf00      	nop
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5; /// divided by 2^5 --- 534288 = 2^19
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	04db      	lsls	r3, r3, #19
 8002432:	115b      	asrs	r3, r3, #5
 8002434:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	0c1b      	lsrs	r3, r3, #16
 800243a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 800243c:	7afb      	ldrb	r3, [r7, #11]
 800243e:	461a      	mov	r2, r3
 8002440:	2106      	movs	r1, #6
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f8d3 	bl	80025ee <LoRa_write>
	HAL_Delay(5);
 8002448:	2005      	movs	r0, #5
 800244a:	f7fe fa73 	bl	8000934 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	0a1b      	lsrs	r3, r3, #8
 8002452:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8002454:	7afb      	ldrb	r3, [r7, #11]
 8002456:	461a      	mov	r2, r3
 8002458:	2107      	movs	r1, #7
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f8c7 	bl	80025ee <LoRa_write>
	HAL_Delay(5);
 8002460:	2005      	movs	r0, #5
 8002462:	f7fe fa67 	bl	8000934 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 800246a:	7afb      	ldrb	r3, [r7, #11]
 800246c:	461a      	mov	r2, r3
 800246e:	2108      	movs	r1, #8
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f8bc 	bl	80025ee <LoRa_write>
	HAL_Delay(5);
 8002476:	2005      	movs	r0, #5
 8002478:	f7fe fa5c 	bl	8000934 <HAL_Delay>
}
 800247c:	bf00      	nop
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	2b0c      	cmp	r3, #12
 8002492:	dd01      	ble.n	8002498 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8002494:	230c      	movs	r3, #12
 8002496:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	2b06      	cmp	r3, #6
 800249c:	dc01      	bgt.n	80024a2 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 800249e:	2307      	movs	r3, #7
 80024a0:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80024a2:	211e      	movs	r1, #30
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f888 	bl	80025ba <LoRa_read>
 80024aa:	4603      	mov	r3, r0
 80024ac:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80024ae:	200a      	movs	r0, #10
 80024b0:	f7fe fa40 	bl	8000934 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	b2da      	uxtb	r2, r3
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	4413      	add	r3, r2
 80024c6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 80024c8:	7bbb      	ldrb	r3, [r7, #14]
 80024ca:	461a      	mov	r2, r3
 80024cc:	211e      	movs	r1, #30
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f88d 	bl	80025ee <LoRa_write>
	HAL_Delay(10);
 80024d4:	200a      	movs	r0, #10
 80024d6:	f7fe fa2d 	bl	8000934 <HAL_Delay>
}
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	460b      	mov	r3, r1
 80024ec:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 80024ee:	78fb      	ldrb	r3, [r7, #3]
 80024f0:	461a      	mov	r2, r3
 80024f2:	2109      	movs	r1, #9
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 f87a 	bl	80025ee <LoRa_write>
	HAL_Delay(10);
 80024fa:	200a      	movs	r0, #10
 80024fc:	f7fe fa1a 	bl	8000934 <HAL_Delay>
}
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8002518:	78fb      	ldrb	r3, [r7, #3]
 800251a:	2b2c      	cmp	r3, #44	; 0x2c
 800251c:	d801      	bhi.n	8002522 <LoRa_setOCP+0x1a>
		current = 45;
 800251e:	232d      	movs	r3, #45	; 0x2d
 8002520:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8002522:	78fb      	ldrb	r3, [r7, #3]
 8002524:	2bf0      	cmp	r3, #240	; 0xf0
 8002526:	d901      	bls.n	800252c <LoRa_setOCP+0x24>
		current = 240;
 8002528:	23f0      	movs	r3, #240	; 0xf0
 800252a:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 800252c:	78fb      	ldrb	r3, [r7, #3]
 800252e:	2b78      	cmp	r3, #120	; 0x78
 8002530:	d809      	bhi.n	8002546 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8002532:	78fb      	ldrb	r3, [r7, #3]
 8002534:	3b2d      	subs	r3, #45	; 0x2d
 8002536:	4a12      	ldr	r2, [pc, #72]	; (8002580 <LoRa_setOCP+0x78>)
 8002538:	fb82 1203 	smull	r1, r2, r2, r3
 800253c:	1052      	asrs	r2, r2, #1
 800253e:	17db      	asrs	r3, r3, #31
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	e00b      	b.n	800255e <LoRa_setOCP+0x56>
	else if(current <= 240)
 8002546:	78fb      	ldrb	r3, [r7, #3]
 8002548:	2bf0      	cmp	r3, #240	; 0xf0
 800254a:	d808      	bhi.n	800255e <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	331e      	adds	r3, #30
 8002550:	4a0b      	ldr	r2, [pc, #44]	; (8002580 <LoRa_setOCP+0x78>)
 8002552:	fb82 1203 	smull	r1, r2, r2, r3
 8002556:	1092      	asrs	r2, r2, #2
 8002558:	17db      	asrs	r3, r3, #31
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	3320      	adds	r3, #32
 8002562:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	461a      	mov	r2, r3
 8002568:	210b      	movs	r1, #11
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 f83f 	bl	80025ee <LoRa_write>
	HAL_Delay(10);
 8002570:	200a      	movs	r0, #10
 8002572:	f7fe f9df 	bl	8000934 <HAL_Delay>
}
 8002576:	bf00      	nop
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	66666667 	.word	0x66666667

08002584 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 800258c:	211e      	movs	r1, #30
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f813 	bl	80025ba <LoRa_read>
 8002594:	4603      	mov	r3, r0
 8002596:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	f043 0307 	orr.w	r3, r3, #7
 800259e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80025a0:	7bbb      	ldrb	r3, [r7, #14]
 80025a2:	461a      	mov	r2, r3
 80025a4:	211e      	movs	r1, #30
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f000 f821 	bl	80025ee <LoRa_write>
	HAL_Delay(10);
 80025ac:	200a      	movs	r0, #10
 80025ae:	f7fe f9c1 	bl	8000934 <HAL_Delay>
}
 80025b2:	bf00      	nop
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b086      	sub	sp, #24
 80025be:	af02      	add	r7, sp, #8
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 80025c6:	78fb      	ldrb	r3, [r7, #3]
 80025c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 80025d0:	f107 030f 	add.w	r3, r7, #15
 80025d4:	f107 010e 	add.w	r1, r7, #14
 80025d8:	2201      	movs	r2, #1
 80025da:	9200      	str	r2, [sp, #0]
 80025dc:	2201      	movs	r2, #1
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7ff fea4 	bl	800232c <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af02      	add	r7, sp, #8
 80025f4:	6078      	str	r0, [r7, #4]
 80025f6:	460b      	mov	r3, r1
 80025f8:	70fb      	strb	r3, [r7, #3]
 80025fa:	4613      	mov	r3, r2
 80025fc:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 80025fe:	78fb      	ldrb	r3, [r7, #3]
 8002600:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002604:	b2db      	uxtb	r3, r3
 8002606:	73bb      	strb	r3, [r7, #14]
	data = value;
 8002608:	78bb      	ldrb	r3, [r7, #2]
 800260a:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800260c:	f107 030f 	add.w	r3, r7, #15
 8002610:	f107 010e 	add.w	r1, r7, #14
 8002614:	2201      	movs	r2, #1
 8002616:	9200      	str	r2, [sp, #0]
 8002618:	2201      	movs	r2, #1
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fec4 	bl	80023a8 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8002620:	bf00      	nop
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]

	return 1;
 8002630:	2301      	movs	r3, #1
}
 8002632:	4618      	mov	r0, r3
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	bc80      	pop	{r7}
 800263a:	4770      	bx	lr

0800263c <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8002644:	2105      	movs	r1, #5
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff fe0f 	bl	800226a <LoRa_gotoMode>
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length_max){
 8002654:	b590      	push	{r4, r7, lr}
 8002656:	b089      	sub	sp, #36	; 0x24
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	4613      	mov	r3, r2
 8002660:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 8002662:	2300      	movs	r3, #0
 8002664:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length_max; i++)
 8002666:	2300      	movs	r3, #0
 8002668:	61bb      	str	r3, [r7, #24]
 800266a:	e007      	b.n	800267c <LoRa_receive+0x28>
		data[i]=0;
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	4413      	add	r3, r2
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length_max; i++)
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	3301      	adds	r3, #1
 800267a:	61bb      	str	r3, [r7, #24]
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	429a      	cmp	r2, r3
 8002682:	dbf3      	blt.n	800266c <LoRa_receive+0x18>

	/// RxDone
	LoRa_write(_LoRa, RegDioMapping1, 0x00);
 8002684:	2200      	movs	r2, #0
 8002686:	2140      	movs	r1, #64	; 0x40
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f7ff ffb0 	bl	80025ee <LoRa_write>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800268e:	2101      	movs	r1, #1
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f7ff fdea 	bl	800226a <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 8002696:	2112      	movs	r1, #18
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f7ff ff8e 	bl	80025ba <LoRa_read>
 800269e:	4603      	mov	r3, r0
 80026a0:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 80026a2:	7cfb      	ldrb	r3, [r7, #19]
 80026a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d02f      	beq.n	800270c <LoRa_receive+0xb8>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80026ac:	22ff      	movs	r2, #255	; 0xff
 80026ae:	2112      	movs	r1, #18
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f7ff ff9c 	bl	80025ee <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 80026b6:	2113      	movs	r1, #19
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7ff ff7e 	bl	80025ba <LoRa_read>
 80026be:	4603      	mov	r3, r0
 80026c0:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 80026c2:	2110      	movs	r1, #16
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f7ff ff78 	bl	80025ba <LoRa_read>
 80026ca:	4603      	mov	r3, r0
 80026cc:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 80026ce:	7cfb      	ldrb	r3, [r7, #19]
 80026d0:	461a      	mov	r2, r3
 80026d2:	210d      	movs	r1, #13
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f7ff ff8a 	bl	80025ee <LoRa_write>
		min = length_max >= number_of_bytes ? number_of_bytes : length_max;
 80026da:	7cba      	ldrb	r2, [r7, #18]
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	4293      	cmp	r3, r2
 80026e0:	bf28      	it	cs
 80026e2:	4613      	movcs	r3, r2
 80026e4:	77fb      	strb	r3, [r7, #31]
		//data = (uint8_t*)realloc(data,min*sizeof(uint8_t));
		for(int i=0; i<min; i++)
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	e00b      	b.n	8002704 <LoRa_receive+0xb0>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	68ba      	ldr	r2, [r7, #8]
 80026f0:	18d4      	adds	r4, r2, r3
 80026f2:	2100      	movs	r1, #0
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f7ff ff60 	bl	80025ba <LoRa_read>
 80026fa:	4603      	mov	r3, r0
 80026fc:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	3301      	adds	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	7ffb      	ldrb	r3, [r7, #31]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	429a      	cmp	r2, r3
 800270a:	dbef      	blt.n	80026ec <LoRa_receive+0x98>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 800270c:	2105      	movs	r1, #5
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f7ff fdab 	bl	800226a <LoRa_gotoMode>
    return min;
 8002714:	7ffb      	ldrb	r3, [r7, #31]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	; 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd90      	pop	{r4, r7, pc}

0800271e <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 800271e:	b580      	push	{r7, lr}
 8002720:	b084      	sub	sp, #16
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7ff ff7e 	bl	8002628 <LoRa_isvalid>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 8099 	beq.w	8002866 <LoRa_init+0x148>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8002734:	2100      	movs	r1, #0
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7ff fd97 	bl	800226a <LoRa_gotoMode>
			HAL_Delay(10);
 800273c:	200a      	movs	r0, #10
 800273e:	f7fe f8f9 	bl	8000934 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8002742:	2101      	movs	r1, #1
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7ff ff38 	bl	80025ba <LoRa_read>
 800274a:	4603      	mov	r3, r0
 800274c:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 800274e:	200a      	movs	r0, #10
 8002750:	f7fe f8f0 	bl	8000934 <HAL_Delay>
			data = read | 0x80;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
 8002756:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800275a:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 800275c:	7bbb      	ldrb	r3, [r7, #14]
 800275e:	461a      	mov	r2, r3
 8002760:	2101      	movs	r1, #1
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff ff43 	bl	80025ee <LoRa_write>
			HAL_Delay(100);
 8002768:	2064      	movs	r0, #100	; 0x64
 800276a:	f7fe f8e3 	bl	8000934 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	4619      	mov	r1, r3
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff fe55 	bl	8002424 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002780:	4619      	mov	r1, r3
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff fead 	bl	80024e2 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800278e:	4619      	mov	r1, r3
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff feb9 	bl	8002508 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8002796:	2223      	movs	r2, #35	; 0x23
 8002798:	210c      	movs	r1, #12
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f7ff ff27 	bl	80025ee <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff feef 	bl	8002584 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027ac:	4619      	mov	r1, r3
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff fe68 	bl	8002484 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80027b4:	22ff      	movs	r2, #255	; 0xff
 80027b6:	211f      	movs	r1, #31
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff18 	bl	80025ee <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027c8:	011b      	lsls	r3, r3, #4
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	4413      	add	r3, r2
 80027d8:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 80027da:	7bbb      	ldrb	r3, [r7, #14]
 80027dc:	461a      	mov	r2, r3
 80027de:	211d      	movs	r1, #29
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7ff ff04 	bl	80025ee <LoRa_write>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ea:	0a1b      	lsrs	r3, r3, #8
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	461a      	mov	r2, r3
 80027f2:	2120      	movs	r1, #32
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f7ff fefa 	bl	80025ee <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	461a      	mov	r2, r3
 8002802:	2121      	movs	r1, #33	; 0x21
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7ff fef2 	bl	80025ee <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 800280a:	2140      	movs	r1, #64	; 0x40
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff fed4 	bl	80025ba <LoRa_read>
 8002812:	4603      	mov	r3, r0
 8002814:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8002816:	7bfb      	ldrb	r3, [r7, #15]
 8002818:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800281c:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 800281e:	7bbb      	ldrb	r3, [r7, #14]
 8002820:	461a      	mov	r2, r3
 8002822:	2140      	movs	r1, #64	; 0x40
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff fee2 	bl	80025ee <LoRa_write>

			read = LoRa_read(_LoRa, RegIrqFlagsMask);
 800282a:	2111      	movs	r1, #17
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff fec4 	bl	80025ba <LoRa_read>
 8002832:	4603      	mov	r3, r0
 8002834:	73fb      	strb	r3, [r7, #15]

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8002836:	2101      	movs	r1, #1
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7ff fd16 	bl	800226a <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8002844:	200a      	movs	r0, #10
 8002846:	f7fe f875 	bl	8000934 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 800284a:	2142      	movs	r1, #66	; 0x42
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f7ff feb4 	bl	80025ba <LoRa_read>
 8002852:	4603      	mov	r3, r0
 8002854:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8002856:	7bfb      	ldrb	r3, [r7, #15]
 8002858:	2b12      	cmp	r3, #18
 800285a:	d101      	bne.n	8002860 <LoRa_init+0x142>
				return LORA_OK;
 800285c:	23c8      	movs	r3, #200	; 0xc8
 800285e:	e004      	b.n	800286a <LoRa_init+0x14c>
			else
				return LORA_NOT_FOUND;
 8002860:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8002864:	e001      	b.n	800286a <LoRa_init+0x14c>
	}
	else {
		return LORA_UNAVAILABLE;
 8002866:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <atoi>:
 8002872:	220a      	movs	r2, #10
 8002874:	2100      	movs	r1, #0
 8002876:	f000 b9b3 	b.w	8002be0 <strtol>
	...

0800287c <__errno>:
 800287c:	4b01      	ldr	r3, [pc, #4]	; (8002884 <__errno+0x8>)
 800287e:	6818      	ldr	r0, [r3, #0]
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	2000000c 	.word	0x2000000c

08002888 <__libc_init_array>:
 8002888:	b570      	push	{r4, r5, r6, lr}
 800288a:	2600      	movs	r6, #0
 800288c:	4d0c      	ldr	r5, [pc, #48]	; (80028c0 <__libc_init_array+0x38>)
 800288e:	4c0d      	ldr	r4, [pc, #52]	; (80028c4 <__libc_init_array+0x3c>)
 8002890:	1b64      	subs	r4, r4, r5
 8002892:	10a4      	asrs	r4, r4, #2
 8002894:	42a6      	cmp	r6, r4
 8002896:	d109      	bne.n	80028ac <__libc_init_array+0x24>
 8002898:	f000 fa00 	bl	8002c9c <_init>
 800289c:	2600      	movs	r6, #0
 800289e:	4d0a      	ldr	r5, [pc, #40]	; (80028c8 <__libc_init_array+0x40>)
 80028a0:	4c0a      	ldr	r4, [pc, #40]	; (80028cc <__libc_init_array+0x44>)
 80028a2:	1b64      	subs	r4, r4, r5
 80028a4:	10a4      	asrs	r4, r4, #2
 80028a6:	42a6      	cmp	r6, r4
 80028a8:	d105      	bne.n	80028b6 <__libc_init_array+0x2e>
 80028aa:	bd70      	pop	{r4, r5, r6, pc}
 80028ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b0:	4798      	blx	r3
 80028b2:	3601      	adds	r6, #1
 80028b4:	e7ee      	b.n	8002894 <__libc_init_array+0xc>
 80028b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80028ba:	4798      	blx	r3
 80028bc:	3601      	adds	r6, #1
 80028be:	e7f2      	b.n	80028a6 <__libc_init_array+0x1e>
 80028c0:	08002dd8 	.word	0x08002dd8
 80028c4:	08002dd8 	.word	0x08002dd8
 80028c8:	08002dd8 	.word	0x08002dd8
 80028cc:	08002ddc 	.word	0x08002ddc

080028d0 <malloc>:
 80028d0:	4b02      	ldr	r3, [pc, #8]	; (80028dc <malloc+0xc>)
 80028d2:	4601      	mov	r1, r0
 80028d4:	6818      	ldr	r0, [r3, #0]
 80028d6:	f000 b87b 	b.w	80029d0 <_malloc_r>
 80028da:	bf00      	nop
 80028dc:	2000000c 	.word	0x2000000c

080028e0 <free>:
 80028e0:	4b02      	ldr	r3, [pc, #8]	; (80028ec <free+0xc>)
 80028e2:	4601      	mov	r1, r0
 80028e4:	6818      	ldr	r0, [r3, #0]
 80028e6:	f000 b80b 	b.w	8002900 <_free_r>
 80028ea:	bf00      	nop
 80028ec:	2000000c 	.word	0x2000000c

080028f0 <memset>:
 80028f0:	4603      	mov	r3, r0
 80028f2:	4402      	add	r2, r0
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d100      	bne.n	80028fa <memset+0xa>
 80028f8:	4770      	bx	lr
 80028fa:	f803 1b01 	strb.w	r1, [r3], #1
 80028fe:	e7f9      	b.n	80028f4 <memset+0x4>

08002900 <_free_r>:
 8002900:	b538      	push	{r3, r4, r5, lr}
 8002902:	4605      	mov	r5, r0
 8002904:	2900      	cmp	r1, #0
 8002906:	d040      	beq.n	800298a <_free_r+0x8a>
 8002908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800290c:	1f0c      	subs	r4, r1, #4
 800290e:	2b00      	cmp	r3, #0
 8002910:	bfb8      	it	lt
 8002912:	18e4      	addlt	r4, r4, r3
 8002914:	f000 f96e 	bl	8002bf4 <__malloc_lock>
 8002918:	4a1c      	ldr	r2, [pc, #112]	; (800298c <_free_r+0x8c>)
 800291a:	6813      	ldr	r3, [r2, #0]
 800291c:	b933      	cbnz	r3, 800292c <_free_r+0x2c>
 800291e:	6063      	str	r3, [r4, #4]
 8002920:	6014      	str	r4, [r2, #0]
 8002922:	4628      	mov	r0, r5
 8002924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002928:	f000 b96a 	b.w	8002c00 <__malloc_unlock>
 800292c:	42a3      	cmp	r3, r4
 800292e:	d908      	bls.n	8002942 <_free_r+0x42>
 8002930:	6820      	ldr	r0, [r4, #0]
 8002932:	1821      	adds	r1, r4, r0
 8002934:	428b      	cmp	r3, r1
 8002936:	bf01      	itttt	eq
 8002938:	6819      	ldreq	r1, [r3, #0]
 800293a:	685b      	ldreq	r3, [r3, #4]
 800293c:	1809      	addeq	r1, r1, r0
 800293e:	6021      	streq	r1, [r4, #0]
 8002940:	e7ed      	b.n	800291e <_free_r+0x1e>
 8002942:	461a      	mov	r2, r3
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	b10b      	cbz	r3, 800294c <_free_r+0x4c>
 8002948:	42a3      	cmp	r3, r4
 800294a:	d9fa      	bls.n	8002942 <_free_r+0x42>
 800294c:	6811      	ldr	r1, [r2, #0]
 800294e:	1850      	adds	r0, r2, r1
 8002950:	42a0      	cmp	r0, r4
 8002952:	d10b      	bne.n	800296c <_free_r+0x6c>
 8002954:	6820      	ldr	r0, [r4, #0]
 8002956:	4401      	add	r1, r0
 8002958:	1850      	adds	r0, r2, r1
 800295a:	4283      	cmp	r3, r0
 800295c:	6011      	str	r1, [r2, #0]
 800295e:	d1e0      	bne.n	8002922 <_free_r+0x22>
 8002960:	6818      	ldr	r0, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	4401      	add	r1, r0
 8002966:	6011      	str	r1, [r2, #0]
 8002968:	6053      	str	r3, [r2, #4]
 800296a:	e7da      	b.n	8002922 <_free_r+0x22>
 800296c:	d902      	bls.n	8002974 <_free_r+0x74>
 800296e:	230c      	movs	r3, #12
 8002970:	602b      	str	r3, [r5, #0]
 8002972:	e7d6      	b.n	8002922 <_free_r+0x22>
 8002974:	6820      	ldr	r0, [r4, #0]
 8002976:	1821      	adds	r1, r4, r0
 8002978:	428b      	cmp	r3, r1
 800297a:	bf01      	itttt	eq
 800297c:	6819      	ldreq	r1, [r3, #0]
 800297e:	685b      	ldreq	r3, [r3, #4]
 8002980:	1809      	addeq	r1, r1, r0
 8002982:	6021      	streq	r1, [r4, #0]
 8002984:	6063      	str	r3, [r4, #4]
 8002986:	6054      	str	r4, [r2, #4]
 8002988:	e7cb      	b.n	8002922 <_free_r+0x22>
 800298a:	bd38      	pop	{r3, r4, r5, pc}
 800298c:	20000140 	.word	0x20000140

08002990 <sbrk_aligned>:
 8002990:	b570      	push	{r4, r5, r6, lr}
 8002992:	4e0e      	ldr	r6, [pc, #56]	; (80029cc <sbrk_aligned+0x3c>)
 8002994:	460c      	mov	r4, r1
 8002996:	6831      	ldr	r1, [r6, #0]
 8002998:	4605      	mov	r5, r0
 800299a:	b911      	cbnz	r1, 80029a2 <sbrk_aligned+0x12>
 800299c:	f000 f894 	bl	8002ac8 <_sbrk_r>
 80029a0:	6030      	str	r0, [r6, #0]
 80029a2:	4621      	mov	r1, r4
 80029a4:	4628      	mov	r0, r5
 80029a6:	f000 f88f 	bl	8002ac8 <_sbrk_r>
 80029aa:	1c43      	adds	r3, r0, #1
 80029ac:	d00a      	beq.n	80029c4 <sbrk_aligned+0x34>
 80029ae:	1cc4      	adds	r4, r0, #3
 80029b0:	f024 0403 	bic.w	r4, r4, #3
 80029b4:	42a0      	cmp	r0, r4
 80029b6:	d007      	beq.n	80029c8 <sbrk_aligned+0x38>
 80029b8:	1a21      	subs	r1, r4, r0
 80029ba:	4628      	mov	r0, r5
 80029bc:	f000 f884 	bl	8002ac8 <_sbrk_r>
 80029c0:	3001      	adds	r0, #1
 80029c2:	d101      	bne.n	80029c8 <sbrk_aligned+0x38>
 80029c4:	f04f 34ff 	mov.w	r4, #4294967295
 80029c8:	4620      	mov	r0, r4
 80029ca:	bd70      	pop	{r4, r5, r6, pc}
 80029cc:	20000144 	.word	0x20000144

080029d0 <_malloc_r>:
 80029d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029d4:	1ccd      	adds	r5, r1, #3
 80029d6:	f025 0503 	bic.w	r5, r5, #3
 80029da:	3508      	adds	r5, #8
 80029dc:	2d0c      	cmp	r5, #12
 80029de:	bf38      	it	cc
 80029e0:	250c      	movcc	r5, #12
 80029e2:	2d00      	cmp	r5, #0
 80029e4:	4607      	mov	r7, r0
 80029e6:	db01      	blt.n	80029ec <_malloc_r+0x1c>
 80029e8:	42a9      	cmp	r1, r5
 80029ea:	d905      	bls.n	80029f8 <_malloc_r+0x28>
 80029ec:	230c      	movs	r3, #12
 80029ee:	2600      	movs	r6, #0
 80029f0:	603b      	str	r3, [r7, #0]
 80029f2:	4630      	mov	r0, r6
 80029f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029f8:	4e2e      	ldr	r6, [pc, #184]	; (8002ab4 <_malloc_r+0xe4>)
 80029fa:	f000 f8fb 	bl	8002bf4 <__malloc_lock>
 80029fe:	6833      	ldr	r3, [r6, #0]
 8002a00:	461c      	mov	r4, r3
 8002a02:	bb34      	cbnz	r4, 8002a52 <_malloc_r+0x82>
 8002a04:	4629      	mov	r1, r5
 8002a06:	4638      	mov	r0, r7
 8002a08:	f7ff ffc2 	bl	8002990 <sbrk_aligned>
 8002a0c:	1c43      	adds	r3, r0, #1
 8002a0e:	4604      	mov	r4, r0
 8002a10:	d14d      	bne.n	8002aae <_malloc_r+0xde>
 8002a12:	6834      	ldr	r4, [r6, #0]
 8002a14:	4626      	mov	r6, r4
 8002a16:	2e00      	cmp	r6, #0
 8002a18:	d140      	bne.n	8002a9c <_malloc_r+0xcc>
 8002a1a:	6823      	ldr	r3, [r4, #0]
 8002a1c:	4631      	mov	r1, r6
 8002a1e:	4638      	mov	r0, r7
 8002a20:	eb04 0803 	add.w	r8, r4, r3
 8002a24:	f000 f850 	bl	8002ac8 <_sbrk_r>
 8002a28:	4580      	cmp	r8, r0
 8002a2a:	d13a      	bne.n	8002aa2 <_malloc_r+0xd2>
 8002a2c:	6821      	ldr	r1, [r4, #0]
 8002a2e:	3503      	adds	r5, #3
 8002a30:	1a6d      	subs	r5, r5, r1
 8002a32:	f025 0503 	bic.w	r5, r5, #3
 8002a36:	3508      	adds	r5, #8
 8002a38:	2d0c      	cmp	r5, #12
 8002a3a:	bf38      	it	cc
 8002a3c:	250c      	movcc	r5, #12
 8002a3e:	4638      	mov	r0, r7
 8002a40:	4629      	mov	r1, r5
 8002a42:	f7ff ffa5 	bl	8002990 <sbrk_aligned>
 8002a46:	3001      	adds	r0, #1
 8002a48:	d02b      	beq.n	8002aa2 <_malloc_r+0xd2>
 8002a4a:	6823      	ldr	r3, [r4, #0]
 8002a4c:	442b      	add	r3, r5
 8002a4e:	6023      	str	r3, [r4, #0]
 8002a50:	e00e      	b.n	8002a70 <_malloc_r+0xa0>
 8002a52:	6822      	ldr	r2, [r4, #0]
 8002a54:	1b52      	subs	r2, r2, r5
 8002a56:	d41e      	bmi.n	8002a96 <_malloc_r+0xc6>
 8002a58:	2a0b      	cmp	r2, #11
 8002a5a:	d916      	bls.n	8002a8a <_malloc_r+0xba>
 8002a5c:	1961      	adds	r1, r4, r5
 8002a5e:	42a3      	cmp	r3, r4
 8002a60:	6025      	str	r5, [r4, #0]
 8002a62:	bf18      	it	ne
 8002a64:	6059      	strne	r1, [r3, #4]
 8002a66:	6863      	ldr	r3, [r4, #4]
 8002a68:	bf08      	it	eq
 8002a6a:	6031      	streq	r1, [r6, #0]
 8002a6c:	5162      	str	r2, [r4, r5]
 8002a6e:	604b      	str	r3, [r1, #4]
 8002a70:	4638      	mov	r0, r7
 8002a72:	f104 060b 	add.w	r6, r4, #11
 8002a76:	f000 f8c3 	bl	8002c00 <__malloc_unlock>
 8002a7a:	f026 0607 	bic.w	r6, r6, #7
 8002a7e:	1d23      	adds	r3, r4, #4
 8002a80:	1af2      	subs	r2, r6, r3
 8002a82:	d0b6      	beq.n	80029f2 <_malloc_r+0x22>
 8002a84:	1b9b      	subs	r3, r3, r6
 8002a86:	50a3      	str	r3, [r4, r2]
 8002a88:	e7b3      	b.n	80029f2 <_malloc_r+0x22>
 8002a8a:	6862      	ldr	r2, [r4, #4]
 8002a8c:	42a3      	cmp	r3, r4
 8002a8e:	bf0c      	ite	eq
 8002a90:	6032      	streq	r2, [r6, #0]
 8002a92:	605a      	strne	r2, [r3, #4]
 8002a94:	e7ec      	b.n	8002a70 <_malloc_r+0xa0>
 8002a96:	4623      	mov	r3, r4
 8002a98:	6864      	ldr	r4, [r4, #4]
 8002a9a:	e7b2      	b.n	8002a02 <_malloc_r+0x32>
 8002a9c:	4634      	mov	r4, r6
 8002a9e:	6876      	ldr	r6, [r6, #4]
 8002aa0:	e7b9      	b.n	8002a16 <_malloc_r+0x46>
 8002aa2:	230c      	movs	r3, #12
 8002aa4:	4638      	mov	r0, r7
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	f000 f8aa 	bl	8002c00 <__malloc_unlock>
 8002aac:	e7a1      	b.n	80029f2 <_malloc_r+0x22>
 8002aae:	6025      	str	r5, [r4, #0]
 8002ab0:	e7de      	b.n	8002a70 <_malloc_r+0xa0>
 8002ab2:	bf00      	nop
 8002ab4:	20000140 	.word	0x20000140

08002ab8 <realloc>:
 8002ab8:	4b02      	ldr	r3, [pc, #8]	; (8002ac4 <realloc+0xc>)
 8002aba:	460a      	mov	r2, r1
 8002abc:	4601      	mov	r1, r0
 8002abe:	6818      	ldr	r0, [r3, #0]
 8002ac0:	f000 b8a4 	b.w	8002c0c <_realloc_r>
 8002ac4:	2000000c 	.word	0x2000000c

08002ac8 <_sbrk_r>:
 8002ac8:	b538      	push	{r3, r4, r5, lr}
 8002aca:	2300      	movs	r3, #0
 8002acc:	4d05      	ldr	r5, [pc, #20]	; (8002ae4 <_sbrk_r+0x1c>)
 8002ace:	4604      	mov	r4, r0
 8002ad0:	4608      	mov	r0, r1
 8002ad2:	602b      	str	r3, [r5, #0]
 8002ad4:	f7fd fe6a 	bl	80007ac <_sbrk>
 8002ad8:	1c43      	adds	r3, r0, #1
 8002ada:	d102      	bne.n	8002ae2 <_sbrk_r+0x1a>
 8002adc:	682b      	ldr	r3, [r5, #0]
 8002ade:	b103      	cbz	r3, 8002ae2 <_sbrk_r+0x1a>
 8002ae0:	6023      	str	r3, [r4, #0]
 8002ae2:	bd38      	pop	{r3, r4, r5, pc}
 8002ae4:	20000148 	.word	0x20000148

08002ae8 <_strtol_l.constprop.0>:
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002aee:	4680      	mov	r8, r0
 8002af0:	d001      	beq.n	8002af6 <_strtol_l.constprop.0+0xe>
 8002af2:	2b24      	cmp	r3, #36	; 0x24
 8002af4:	d906      	bls.n	8002b04 <_strtol_l.constprop.0+0x1c>
 8002af6:	f7ff fec1 	bl	800287c <__errno>
 8002afa:	2316      	movs	r3, #22
 8002afc:	6003      	str	r3, [r0, #0]
 8002afe:	2000      	movs	r0, #0
 8002b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b04:	460d      	mov	r5, r1
 8002b06:	4f35      	ldr	r7, [pc, #212]	; (8002bdc <_strtol_l.constprop.0+0xf4>)
 8002b08:	4628      	mov	r0, r5
 8002b0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002b0e:	5de6      	ldrb	r6, [r4, r7]
 8002b10:	f016 0608 	ands.w	r6, r6, #8
 8002b14:	d1f8      	bne.n	8002b08 <_strtol_l.constprop.0+0x20>
 8002b16:	2c2d      	cmp	r4, #45	; 0x2d
 8002b18:	d12f      	bne.n	8002b7a <_strtol_l.constprop.0+0x92>
 8002b1a:	2601      	movs	r6, #1
 8002b1c:	782c      	ldrb	r4, [r5, #0]
 8002b1e:	1c85      	adds	r5, r0, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d057      	beq.n	8002bd4 <_strtol_l.constprop.0+0xec>
 8002b24:	2b10      	cmp	r3, #16
 8002b26:	d109      	bne.n	8002b3c <_strtol_l.constprop.0+0x54>
 8002b28:	2c30      	cmp	r4, #48	; 0x30
 8002b2a:	d107      	bne.n	8002b3c <_strtol_l.constprop.0+0x54>
 8002b2c:	7828      	ldrb	r0, [r5, #0]
 8002b2e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8002b32:	2858      	cmp	r0, #88	; 0x58
 8002b34:	d149      	bne.n	8002bca <_strtol_l.constprop.0+0xe2>
 8002b36:	2310      	movs	r3, #16
 8002b38:	786c      	ldrb	r4, [r5, #1]
 8002b3a:	3502      	adds	r5, #2
 8002b3c:	2700      	movs	r7, #0
 8002b3e:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8002b42:	f10e 3eff 	add.w	lr, lr, #4294967295
 8002b46:	fbbe f9f3 	udiv	r9, lr, r3
 8002b4a:	4638      	mov	r0, r7
 8002b4c:	fb03 ea19 	mls	sl, r3, r9, lr
 8002b50:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8002b54:	f1bc 0f09 	cmp.w	ip, #9
 8002b58:	d814      	bhi.n	8002b84 <_strtol_l.constprop.0+0x9c>
 8002b5a:	4664      	mov	r4, ip
 8002b5c:	42a3      	cmp	r3, r4
 8002b5e:	dd22      	ble.n	8002ba6 <_strtol_l.constprop.0+0xbe>
 8002b60:	2f00      	cmp	r7, #0
 8002b62:	db1d      	blt.n	8002ba0 <_strtol_l.constprop.0+0xb8>
 8002b64:	4581      	cmp	r9, r0
 8002b66:	d31b      	bcc.n	8002ba0 <_strtol_l.constprop.0+0xb8>
 8002b68:	d101      	bne.n	8002b6e <_strtol_l.constprop.0+0x86>
 8002b6a:	45a2      	cmp	sl, r4
 8002b6c:	db18      	blt.n	8002ba0 <_strtol_l.constprop.0+0xb8>
 8002b6e:	2701      	movs	r7, #1
 8002b70:	fb00 4003 	mla	r0, r0, r3, r4
 8002b74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002b78:	e7ea      	b.n	8002b50 <_strtol_l.constprop.0+0x68>
 8002b7a:	2c2b      	cmp	r4, #43	; 0x2b
 8002b7c:	bf04      	itt	eq
 8002b7e:	782c      	ldrbeq	r4, [r5, #0]
 8002b80:	1c85      	addeq	r5, r0, #2
 8002b82:	e7cd      	b.n	8002b20 <_strtol_l.constprop.0+0x38>
 8002b84:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8002b88:	f1bc 0f19 	cmp.w	ip, #25
 8002b8c:	d801      	bhi.n	8002b92 <_strtol_l.constprop.0+0xaa>
 8002b8e:	3c37      	subs	r4, #55	; 0x37
 8002b90:	e7e4      	b.n	8002b5c <_strtol_l.constprop.0+0x74>
 8002b92:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8002b96:	f1bc 0f19 	cmp.w	ip, #25
 8002b9a:	d804      	bhi.n	8002ba6 <_strtol_l.constprop.0+0xbe>
 8002b9c:	3c57      	subs	r4, #87	; 0x57
 8002b9e:	e7dd      	b.n	8002b5c <_strtol_l.constprop.0+0x74>
 8002ba0:	f04f 37ff 	mov.w	r7, #4294967295
 8002ba4:	e7e6      	b.n	8002b74 <_strtol_l.constprop.0+0x8c>
 8002ba6:	2f00      	cmp	r7, #0
 8002ba8:	da07      	bge.n	8002bba <_strtol_l.constprop.0+0xd2>
 8002baa:	2322      	movs	r3, #34	; 0x22
 8002bac:	4670      	mov	r0, lr
 8002bae:	f8c8 3000 	str.w	r3, [r8]
 8002bb2:	2a00      	cmp	r2, #0
 8002bb4:	d0a4      	beq.n	8002b00 <_strtol_l.constprop.0+0x18>
 8002bb6:	1e69      	subs	r1, r5, #1
 8002bb8:	e005      	b.n	8002bc6 <_strtol_l.constprop.0+0xde>
 8002bba:	b106      	cbz	r6, 8002bbe <_strtol_l.constprop.0+0xd6>
 8002bbc:	4240      	negs	r0, r0
 8002bbe:	2a00      	cmp	r2, #0
 8002bc0:	d09e      	beq.n	8002b00 <_strtol_l.constprop.0+0x18>
 8002bc2:	2f00      	cmp	r7, #0
 8002bc4:	d1f7      	bne.n	8002bb6 <_strtol_l.constprop.0+0xce>
 8002bc6:	6011      	str	r1, [r2, #0]
 8002bc8:	e79a      	b.n	8002b00 <_strtol_l.constprop.0+0x18>
 8002bca:	2430      	movs	r4, #48	; 0x30
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1b5      	bne.n	8002b3c <_strtol_l.constprop.0+0x54>
 8002bd0:	2308      	movs	r3, #8
 8002bd2:	e7b3      	b.n	8002b3c <_strtol_l.constprop.0+0x54>
 8002bd4:	2c30      	cmp	r4, #48	; 0x30
 8002bd6:	d0a9      	beq.n	8002b2c <_strtol_l.constprop.0+0x44>
 8002bd8:	230a      	movs	r3, #10
 8002bda:	e7af      	b.n	8002b3c <_strtol_l.constprop.0+0x54>
 8002bdc:	08002cd7 	.word	0x08002cd7

08002be0 <strtol>:
 8002be0:	4613      	mov	r3, r2
 8002be2:	460a      	mov	r2, r1
 8002be4:	4601      	mov	r1, r0
 8002be6:	4802      	ldr	r0, [pc, #8]	; (8002bf0 <strtol+0x10>)
 8002be8:	6800      	ldr	r0, [r0, #0]
 8002bea:	f7ff bf7d 	b.w	8002ae8 <_strtol_l.constprop.0>
 8002bee:	bf00      	nop
 8002bf0:	2000000c 	.word	0x2000000c

08002bf4 <__malloc_lock>:
 8002bf4:	4801      	ldr	r0, [pc, #4]	; (8002bfc <__malloc_lock+0x8>)
 8002bf6:	f000 b838 	b.w	8002c6a <__retarget_lock_acquire_recursive>
 8002bfa:	bf00      	nop
 8002bfc:	2000014c 	.word	0x2000014c

08002c00 <__malloc_unlock>:
 8002c00:	4801      	ldr	r0, [pc, #4]	; (8002c08 <__malloc_unlock+0x8>)
 8002c02:	f000 b833 	b.w	8002c6c <__retarget_lock_release_recursive>
 8002c06:	bf00      	nop
 8002c08:	2000014c 	.word	0x2000014c

08002c0c <_realloc_r>:
 8002c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c10:	4680      	mov	r8, r0
 8002c12:	4614      	mov	r4, r2
 8002c14:	460e      	mov	r6, r1
 8002c16:	b921      	cbnz	r1, 8002c22 <_realloc_r+0x16>
 8002c18:	4611      	mov	r1, r2
 8002c1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c1e:	f7ff bed7 	b.w	80029d0 <_malloc_r>
 8002c22:	b92a      	cbnz	r2, 8002c30 <_realloc_r+0x24>
 8002c24:	f7ff fe6c 	bl	8002900 <_free_r>
 8002c28:	4625      	mov	r5, r4
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c30:	f000 f82b 	bl	8002c8a <_malloc_usable_size_r>
 8002c34:	4284      	cmp	r4, r0
 8002c36:	4607      	mov	r7, r0
 8002c38:	d802      	bhi.n	8002c40 <_realloc_r+0x34>
 8002c3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002c3e:	d812      	bhi.n	8002c66 <_realloc_r+0x5a>
 8002c40:	4621      	mov	r1, r4
 8002c42:	4640      	mov	r0, r8
 8002c44:	f7ff fec4 	bl	80029d0 <_malloc_r>
 8002c48:	4605      	mov	r5, r0
 8002c4a:	2800      	cmp	r0, #0
 8002c4c:	d0ed      	beq.n	8002c2a <_realloc_r+0x1e>
 8002c4e:	42bc      	cmp	r4, r7
 8002c50:	4622      	mov	r2, r4
 8002c52:	4631      	mov	r1, r6
 8002c54:	bf28      	it	cs
 8002c56:	463a      	movcs	r2, r7
 8002c58:	f000 f809 	bl	8002c6e <memcpy>
 8002c5c:	4631      	mov	r1, r6
 8002c5e:	4640      	mov	r0, r8
 8002c60:	f7ff fe4e 	bl	8002900 <_free_r>
 8002c64:	e7e1      	b.n	8002c2a <_realloc_r+0x1e>
 8002c66:	4635      	mov	r5, r6
 8002c68:	e7df      	b.n	8002c2a <_realloc_r+0x1e>

08002c6a <__retarget_lock_acquire_recursive>:
 8002c6a:	4770      	bx	lr

08002c6c <__retarget_lock_release_recursive>:
 8002c6c:	4770      	bx	lr

08002c6e <memcpy>:
 8002c6e:	440a      	add	r2, r1
 8002c70:	4291      	cmp	r1, r2
 8002c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8002c76:	d100      	bne.n	8002c7a <memcpy+0xc>
 8002c78:	4770      	bx	lr
 8002c7a:	b510      	push	{r4, lr}
 8002c7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c80:	4291      	cmp	r1, r2
 8002c82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c86:	d1f9      	bne.n	8002c7c <memcpy+0xe>
 8002c88:	bd10      	pop	{r4, pc}

08002c8a <_malloc_usable_size_r>:
 8002c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c8e:	1f18      	subs	r0, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	bfbc      	itt	lt
 8002c94:	580b      	ldrlt	r3, [r1, r0]
 8002c96:	18c0      	addlt	r0, r0, r3
 8002c98:	4770      	bx	lr
	...

08002c9c <_init>:
 8002c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9e:	bf00      	nop
 8002ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ca2:	bc08      	pop	{r3}
 8002ca4:	469e      	mov	lr, r3
 8002ca6:	4770      	bx	lr

08002ca8 <_fini>:
 8002ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002caa:	bf00      	nop
 8002cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cae:	bc08      	pop	{r3}
 8002cb0:	469e      	mov	lr, r3
 8002cb2:	4770      	bx	lr
