INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Encoder_vivado/Encoder/Encoder.sim/sim_1/impl/func/xsim/Encoder_test_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encoder_wrapper_encoder_0_0_encoder'
INFO: [VRFC 10-3107] analyzing entity 'Encoder_wrapper_encoder_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Encoder_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'Encoder_wrapper_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Encoder_vivado/Encoder/Encoder.srcs/sim_1/new/Encoder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encoder_test'
