============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Thu Jul  4 20:52:34 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/cal_gain.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/calculator.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/successive.v
RUN-1001 : Project manager successfully analyzed 47 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.694728s wall, 0.375000s user + 0.093750s system = 0.468750s CPU (27.7%)

RUN-1004 : used memory is 308 MB, reserved memory is 288 MB, peak memory is 315 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130824703836160"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130824703836160"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 120130235269120"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 14716/62 useful/useless nets, 12539/45 useful/useless insts
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 12539 instances
RUN-0007 : 7427 luts, 3548 seqs, 934 mslices, 496 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 14716 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 9405 nets have 2 pins
RUN-1001 : 3688 nets have [3 - 5] pins
RUN-1001 : 853 nets have [6 - 10] pins
RUN-1001 : 510 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     352     
RUN-1001 :   No   |  No   |  Yes  |    1347     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     919     
RUN-1001 :   Yes  |  No   |  Yes  |     898     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  76   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 96
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12537 instances, 7427 luts, 3548 seqs, 1430 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61079, tnet num: 14714, tinst num: 12537, tnode num: 73035, tedge num: 103010.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14714 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.307359s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (68.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.38982e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12537.
PHY-3001 : Level 1 #clusters 1872.
PHY-3001 : End clustering;  0.116253s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11146e+06, overlap = 419.75
PHY-3002 : Step(2): len = 979840, overlap = 487.469
PHY-3002 : Step(3): len = 701449, overlap = 646.344
PHY-3002 : Step(4): len = 607394, overlap = 702.438
PHY-3002 : Step(5): len = 480752, overlap = 812.406
PHY-3002 : Step(6): len = 407782, overlap = 861.219
PHY-3002 : Step(7): len = 339056, overlap = 964.438
PHY-3002 : Step(8): len = 296071, overlap = 1009.31
PHY-3002 : Step(9): len = 255196, overlap = 1067.91
PHY-3002 : Step(10): len = 231771, overlap = 1103.84
PHY-3002 : Step(11): len = 208435, overlap = 1123.44
PHY-3002 : Step(12): len = 186424, overlap = 1160.97
PHY-3002 : Step(13): len = 176580, overlap = 1192.97
PHY-3002 : Step(14): len = 161983, overlap = 1234.97
PHY-3002 : Step(15): len = 150342, overlap = 1239.34
PHY-3002 : Step(16): len = 139162, overlap = 1252.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02787e-06
PHY-3002 : Step(17): len = 143510, overlap = 1226.12
PHY-3002 : Step(18): len = 188255, overlap = 1168.19
PHY-3002 : Step(19): len = 218355, overlap = 1057.88
PHY-3002 : Step(20): len = 242190, overlap = 941.688
PHY-3002 : Step(21): len = 240407, overlap = 919.406
PHY-3002 : Step(22): len = 243406, overlap = 901.969
PHY-3002 : Step(23): len = 237086, overlap = 909.281
PHY-3002 : Step(24): len = 235951, overlap = 915.594
PHY-3002 : Step(25): len = 230775, overlap = 919.688
PHY-3002 : Step(26): len = 228851, overlap = 928.812
PHY-3002 : Step(27): len = 223427, overlap = 934.406
PHY-3002 : Step(28): len = 219851, overlap = 940
PHY-3002 : Step(29): len = 217031, overlap = 936.094
PHY-3002 : Step(30): len = 215913, overlap = 938.188
PHY-3002 : Step(31): len = 214294, overlap = 951.531
PHY-3002 : Step(32): len = 213324, overlap = 939.5
PHY-3002 : Step(33): len = 211029, overlap = 932.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.05574e-06
PHY-3002 : Step(34): len = 221180, overlap = 921.062
PHY-3002 : Step(35): len = 238210, overlap = 872.344
PHY-3002 : Step(36): len = 244851, overlap = 818.125
PHY-3002 : Step(37): len = 248931, overlap = 795.844
PHY-3002 : Step(38): len = 249522, overlap = 791.406
PHY-3002 : Step(39): len = 250115, overlap = 801.125
PHY-3002 : Step(40): len = 249510, overlap = 793.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.11148e-06
PHY-3002 : Step(41): len = 265746, overlap = 756.188
PHY-3002 : Step(42): len = 283584, overlap = 726.219
PHY-3002 : Step(43): len = 290608, overlap = 703.75
PHY-3002 : Step(44): len = 293171, overlap = 717.406
PHY-3002 : Step(45): len = 293252, overlap = 704.312
PHY-3002 : Step(46): len = 293017, overlap = 663.281
PHY-3002 : Step(47): len = 292707, overlap = 652.844
PHY-3002 : Step(48): len = 294375, overlap = 657.688
PHY-3002 : Step(49): len = 295796, overlap = 642.219
PHY-3002 : Step(50): len = 295988, overlap = 646.125
PHY-3002 : Step(51): len = 293207, overlap = 648.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.6223e-05
PHY-3002 : Step(52): len = 311678, overlap = 602.688
PHY-3002 : Step(53): len = 329266, overlap = 559.938
PHY-3002 : Step(54): len = 336994, overlap = 488.969
PHY-3002 : Step(55): len = 340036, overlap = 467.625
PHY-3002 : Step(56): len = 340704, overlap = 464.469
PHY-3002 : Step(57): len = 342150, overlap = 479.062
PHY-3002 : Step(58): len = 342893, overlap = 507.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.24459e-05
PHY-3002 : Step(59): len = 366624, overlap = 504.688
PHY-3002 : Step(60): len = 389662, overlap = 447.938
PHY-3002 : Step(61): len = 396248, overlap = 419.375
PHY-3002 : Step(62): len = 398185, overlap = 406.781
PHY-3002 : Step(63): len = 398760, overlap = 428.844
PHY-3002 : Step(64): len = 400284, overlap = 416.875
PHY-3002 : Step(65): len = 398510, overlap = 421.719
PHY-3002 : Step(66): len = 397849, overlap = 423.406
PHY-3002 : Step(67): len = 397355, overlap = 434.906
PHY-3002 : Step(68): len = 396639, overlap = 442.812
PHY-3002 : Step(69): len = 394163, overlap = 425.312
PHY-3002 : Step(70): len = 393283, overlap = 439.125
PHY-3002 : Step(71): len = 393689, overlap = 431.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.48919e-05
PHY-3002 : Step(72): len = 412994, overlap = 399.094
PHY-3002 : Step(73): len = 427294, overlap = 330.219
PHY-3002 : Step(74): len = 431482, overlap = 353.031
PHY-3002 : Step(75): len = 434269, overlap = 344.938
PHY-3002 : Step(76): len = 437283, overlap = 338.781
PHY-3002 : Step(77): len = 441549, overlap = 329.469
PHY-3002 : Step(78): len = 441408, overlap = 303.906
PHY-3002 : Step(79): len = 439631, overlap = 320.75
PHY-3002 : Step(80): len = 439398, overlap = 334.344
PHY-3002 : Step(81): len = 438631, overlap = 343.5
PHY-3002 : Step(82): len = 437356, overlap = 359.844
PHY-3002 : Step(83): len = 435373, overlap = 361.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000129784
PHY-3002 : Step(84): len = 451019, overlap = 324.75
PHY-3002 : Step(85): len = 461700, overlap = 296.062
PHY-3002 : Step(86): len = 464314, overlap = 285.25
PHY-3002 : Step(87): len = 467820, overlap = 258.562
PHY-3002 : Step(88): len = 475114, overlap = 255.469
PHY-3002 : Step(89): len = 478860, overlap = 237.219
PHY-3002 : Step(90): len = 476455, overlap = 242.969
PHY-3002 : Step(91): len = 475677, overlap = 236.156
PHY-3002 : Step(92): len = 476380, overlap = 234.906
PHY-3002 : Step(93): len = 476689, overlap = 240.469
PHY-3002 : Step(94): len = 474222, overlap = 239.344
PHY-3002 : Step(95): len = 474151, overlap = 232.438
PHY-3002 : Step(96): len = 475561, overlap = 234.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000259567
PHY-3002 : Step(97): len = 487802, overlap = 232.625
PHY-3002 : Step(98): len = 497362, overlap = 220.688
PHY-3002 : Step(99): len = 498220, overlap = 222.594
PHY-3002 : Step(100): len = 499492, overlap = 226.125
PHY-3002 : Step(101): len = 502444, overlap = 225.344
PHY-3002 : Step(102): len = 504673, overlap = 213.906
PHY-3002 : Step(103): len = 504108, overlap = 214.531
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000494469
PHY-3002 : Step(104): len = 511475, overlap = 200.219
PHY-3002 : Step(105): len = 518326, overlap = 189.719
PHY-3002 : Step(106): len = 520035, overlap = 189.969
PHY-3002 : Step(107): len = 521839, overlap = 187.344
PHY-3002 : Step(108): len = 525110, overlap = 182.531
PHY-3002 : Step(109): len = 528112, overlap = 175.969
PHY-3002 : Step(110): len = 526952, overlap = 165.75
PHY-3002 : Step(111): len = 527240, overlap = 167.938
PHY-3002 : Step(112): len = 529789, overlap = 175.375
PHY-3002 : Step(113): len = 531191, overlap = 171
PHY-3002 : Step(114): len = 529076, overlap = 180.875
PHY-3002 : Step(115): len = 528096, overlap = 177
PHY-3002 : Step(116): len = 529570, overlap = 178.219
PHY-3002 : Step(117): len = 530923, overlap = 170.938
PHY-3002 : Step(118): len = 527715, overlap = 184.094
PHY-3002 : Step(119): len = 526848, overlap = 180.75
PHY-3002 : Step(120): len = 529576, overlap = 182.375
PHY-3002 : Step(121): len = 530165, overlap = 177.938
PHY-3002 : Step(122): len = 527925, overlap = 176
PHY-3002 : Step(123): len = 527324, overlap = 177.281
PHY-3002 : Step(124): len = 528695, overlap = 174.656
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000933475
PHY-3002 : Step(125): len = 533440, overlap = 166.062
PHY-3002 : Step(126): len = 537721, overlap = 170.25
PHY-3002 : Step(127): len = 539055, overlap = 168.438
PHY-3002 : Step(128): len = 539952, overlap = 163.875
PHY-3002 : Step(129): len = 541686, overlap = 161.312
PHY-3002 : Step(130): len = 542952, overlap = 158
PHY-3002 : Step(131): len = 543721, overlap = 156.562
PHY-3002 : Step(132): len = 544485, overlap = 158.062
PHY-3002 : Step(133): len = 545060, overlap = 156.031
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00174785
PHY-3002 : Step(134): len = 547628, overlap = 155.688
PHY-3002 : Step(135): len = 548887, overlap = 155.781
PHY-3002 : Step(136): len = 548883, overlap = 154.344
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00282803
PHY-3002 : Step(137): len = 550875, overlap = 149.062
PHY-3002 : Step(138): len = 553546, overlap = 139.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018478s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14716.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730320, over cnt = 1833(5%), over = 10255, worst = 47
PHY-1001 : End global iterations;  0.441521s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.9%)

PHY-1001 : Congestion index: top1 = 100.78, top5 = 74.20, top10 = 62.21, top15 = 55.02.
PHY-3001 : End congestion estimation;  0.668465s wall, 0.203125s user + 0.093750s system = 0.296875s CPU (44.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14714 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.651693s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (67.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000178803
PHY-3002 : Step(139): len = 607650, overlap = 100.688
PHY-3002 : Step(140): len = 608482, overlap = 94.2812
PHY-3002 : Step(141): len = 605406, overlap = 90
PHY-3002 : Step(142): len = 604905, overlap = 86.0625
PHY-3002 : Step(143): len = 605186, overlap = 77.3438
PHY-3002 : Step(144): len = 604359, overlap = 78
PHY-3002 : Step(145): len = 603282, overlap = 72.25
PHY-3002 : Step(146): len = 603718, overlap = 65.625
PHY-3002 : Step(147): len = 604458, overlap = 66.3438
PHY-3002 : Step(148): len = 601150, overlap = 66.1562
PHY-3002 : Step(149): len = 596807, overlap = 63.9062
PHY-3002 : Step(150): len = 592700, overlap = 65.2812
PHY-3002 : Step(151): len = 588507, overlap = 68.6875
PHY-3002 : Step(152): len = 586109, overlap = 70.5
PHY-3002 : Step(153): len = 584185, overlap = 63.4062
PHY-3002 : Step(154): len = 582423, overlap = 60.8438
PHY-3002 : Step(155): len = 580169, overlap = 55.625
PHY-3002 : Step(156): len = 578078, overlap = 56.0938
PHY-3002 : Step(157): len = 576860, overlap = 55.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000357606
PHY-3002 : Step(158): len = 581993, overlap = 55.75
PHY-3002 : Step(159): len = 587487, overlap = 57.4375
PHY-3002 : Step(160): len = 589952, overlap = 55.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000715211
PHY-3002 : Step(161): len = 595354, overlap = 53.4375
PHY-3002 : Step(162): len = 610425, overlap = 48.7812
PHY-3002 : Step(163): len = 617551, overlap = 46.3125
PHY-3002 : Step(164): len = 620434, overlap = 43.375
PHY-3002 : Step(165): len = 621674, overlap = 40.5
PHY-3002 : Step(166): len = 620400, overlap = 40.1562
PHY-3002 : Step(167): len = 618157, overlap = 35.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00143042
PHY-3002 : Step(168): len = 620490, overlap = 37.2188
PHY-3002 : Step(169): len = 622423, overlap = 27.5312
PHY-3002 : Step(170): len = 624526, overlap = 23.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00256199
PHY-3002 : Step(171): len = 625914, overlap = 29.0312
PHY-3002 : Step(172): len = 627918, overlap = 25.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 115/14716.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 756024, over cnt = 2535(7%), over = 11376, worst = 49
PHY-1001 : End global iterations;  0.634733s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (61.5%)

PHY-1001 : Congestion index: top1 = 89.16, top5 = 68.97, top10 = 60.48, top15 = 55.14.
PHY-3001 : End congestion estimation;  0.818947s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (59.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14714 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.658374s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (83.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000148201
PHY-3002 : Step(173): len = 620310, overlap = 141.844
PHY-3002 : Step(174): len = 611858, overlap = 127.156
PHY-3002 : Step(175): len = 602668, overlap = 118.375
PHY-3002 : Step(176): len = 594138, overlap = 108.062
PHY-3002 : Step(177): len = 587475, overlap = 112.594
PHY-3002 : Step(178): len = 581928, overlap = 109.938
PHY-3002 : Step(179): len = 577978, overlap = 103.656
PHY-3002 : Step(180): len = 573862, overlap = 105.344
PHY-3002 : Step(181): len = 569745, overlap = 105.656
PHY-3002 : Step(182): len = 567195, overlap = 106.344
PHY-3002 : Step(183): len = 563561, overlap = 105.156
PHY-3002 : Step(184): len = 560306, overlap = 104.469
PHY-3002 : Step(185): len = 558034, overlap = 109.625
PHY-3002 : Step(186): len = 554686, overlap = 108.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000296403
PHY-3002 : Step(187): len = 558981, overlap = 96.8125
PHY-3002 : Step(188): len = 565129, overlap = 90.875
PHY-3002 : Step(189): len = 566709, overlap = 85.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000592805
PHY-3002 : Step(190): len = 573063, overlap = 81.8438
PHY-3002 : Step(191): len = 584234, overlap = 76.7188
PHY-3002 : Step(192): len = 586806, overlap = 66.4688
PHY-3002 : Step(193): len = 588437, overlap = 63.2812
PHY-3002 : Step(194): len = 589060, overlap = 64.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61079, tnet num: 14714, tinst num: 12537, tnode num: 73035, tedge num: 103010.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.000633s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (53.1%)

RUN-1004 : used memory is 500 MB, reserved memory is 488 MB, peak memory is 593 MB
OPT-1001 : Total overflow 334.53 peak overflow 2.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 600/14716.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 744312, over cnt = 2800(7%), over = 10356, worst = 39
PHY-1001 : End global iterations;  0.578175s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.0%)

PHY-1001 : Congestion index: top1 = 79.89, top5 = 64.03, top10 = 56.19, top15 = 51.62.
PHY-1001 : End incremental global routing;  0.742220s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (27.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14714 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555862s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (67.5%)

OPT-1001 : 12 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12421 has valid locations, 97 needs to be replaced
PHY-3001 : design contains 12622 instances, 7476 luts, 3584 seqs, 1430 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 597052
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12271/14801.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 751400, over cnt = 2811(7%), over = 10372, worst = 39
PHY-1001 : End global iterations;  0.101712s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.1%)

PHY-1001 : Congestion index: top1 = 80.06, top5 = 64.25, top10 = 56.39, top15 = 51.82.
PHY-3001 : End congestion estimation;  0.409537s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (38.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61379, tnet num: 14799, tinst num: 12622, tnode num: 73443, tedge num: 103440.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.062279s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (44.1%)

RUN-1004 : used memory is 543 MB, reserved memory is 541 MB, peak memory is 601 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.680409s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (52.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 596570, overlap = 0
PHY-3002 : Step(196): len = 596252, overlap = 0
PHY-3002 : Step(197): len = 596288, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12287/14801.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 749336, over cnt = 2806(7%), over = 10395, worst = 39
PHY-1001 : End global iterations;  0.111746s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.0%)

PHY-1001 : Congestion index: top1 = 80.00, top5 = 64.16, top10 = 56.29, top15 = 51.73.
PHY-3001 : End congestion estimation;  0.319036s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (34.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.652868s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (86.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000638451
PHY-3002 : Step(198): len = 596297, overlap = 64.875
PHY-3002 : Step(199): len = 596466, overlap = 64.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0012769
PHY-3002 : Step(200): len = 596582, overlap = 64.7812
PHY-3002 : Step(201): len = 596828, overlap = 64.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0025538
PHY-3002 : Step(202): len = 596864, overlap = 64.8438
PHY-3002 : Step(203): len = 596930, overlap = 64.5938
PHY-3001 : Final: Len = 596930, Over = 64.5938
PHY-3001 : End incremental placement;  3.626853s wall, 1.859375s user + 0.156250s system = 2.015625s CPU (55.6%)

OPT-1001 : Total overflow 335.44 peak overflow 2.78
OPT-1001 : End high-fanout net optimization;  5.267153s wall, 2.640625s user + 0.156250s system = 2.796875s CPU (53.1%)

OPT-1001 : Current memory(MB): used = 598, reserve = 589, peak = 611.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12284/14801.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 750384, over cnt = 2785(7%), over = 10115, worst = 39
PHY-1002 : len = 808456, over cnt = 1893(5%), over = 4600, worst = 20
PHY-1002 : len = 840936, over cnt = 739(2%), over = 1527, worst = 15
PHY-1002 : len = 855480, over cnt = 309(0%), over = 577, worst = 14
PHY-1002 : len = 861600, over cnt = 24(0%), over = 52, worst = 9
PHY-1001 : End global iterations;  1.133331s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (85.5%)

PHY-1001 : Congestion index: top1 = 58.88, top5 = 52.82, top10 = 49.06, top15 = 46.65.
OPT-1001 : End congestion update;  1.328663s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (78.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.556968s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.3%)

OPT-0007 : Start: WNS -3768 TNS -833589 NUM_FEPS 416
OPT-0007 : Iter 1: improved WNS -3111 TNS -455189 NUM_FEPS 416 with 65 cells processed and 4650 slack improved
OPT-0007 : Iter 2: improved WNS -3111 TNS -455089 NUM_FEPS 416 with 14 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.912907s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (67.0%)

OPT-1001 : Current memory(MB): used = 579, reserve = 571, peak = 611.
OPT-1001 : End physical optimization;  8.530154s wall, 4.750000s user + 0.187500s system = 4.937500s CPU (57.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7476 LUT to BLE ...
SYN-4008 : Packed 7476 LUT and 1506 SEQ to BLE.
SYN-4003 : Packing 2078 remaining SEQ's ...
SYN-4005 : Packed 1596 SEQ with LUT/SLICE
SYN-4006 : 4516 single LUT's are left
SYN-4006 : 482 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7958/9898 primitive instances ...
PHY-3001 : End packing;  0.564313s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (83.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5893 instances
RUN-1001 : 2880 mslices, 2879 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13539 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7912 nets have 2 pins
RUN-1001 : 3820 nets have [3 - 5] pins
RUN-1001 : 954 nets have [6 - 10] pins
RUN-1001 : 549 nets have [11 - 20] pins
RUN-1001 : 296 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 5891 instances, 5759 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 610994, Over = 173.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7098/13539.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 830000, over cnt = 1810(5%), over = 2858, worst = 9
PHY-1002 : len = 837392, over cnt = 1038(2%), over = 1407, worst = 9
PHY-1002 : len = 849864, over cnt = 306(0%), over = 392, worst = 9
PHY-1002 : len = 854408, over cnt = 99(0%), over = 116, worst = 3
PHY-1002 : len = 857712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.271911s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (50.4%)

PHY-1001 : Congestion index: top1 = 61.42, top5 = 53.27, top10 = 49.14, top15 = 46.56.
PHY-3001 : End congestion estimation;  1.604358s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (50.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57666, tnet num: 13537, tinst num: 5891, tnode num: 67125, tedge num: 100389.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.194472s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (15.7%)

RUN-1004 : used memory is 549 MB, reserved memory is 542 MB, peak memory is 611 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13537 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.890461s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (32.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.86772e-05
PHY-3002 : Step(204): len = 599993, overlap = 168
PHY-3002 : Step(205): len = 591198, overlap = 169.75
PHY-3002 : Step(206): len = 585228, overlap = 179.5
PHY-3002 : Step(207): len = 580843, overlap = 185
PHY-3002 : Step(208): len = 577712, overlap = 190.25
PHY-3002 : Step(209): len = 575698, overlap = 194.75
PHY-3002 : Step(210): len = 573575, overlap = 200.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117354
PHY-3002 : Step(211): len = 583868, overlap = 180
PHY-3002 : Step(212): len = 591229, overlap = 168.75
PHY-3002 : Step(213): len = 590524, overlap = 164
PHY-3002 : Step(214): len = 590698, overlap = 164.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00022115
PHY-3002 : Step(215): len = 600676, overlap = 153.25
PHY-3002 : Step(216): len = 611661, overlap = 141.75
PHY-3002 : Step(217): len = 617357, overlap = 136
PHY-3002 : Step(218): len = 617472, overlap = 134.75
PHY-3002 : Step(219): len = 616951, overlap = 135.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.996197s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.6%)

PHY-3001 : Trial Legalized: Len = 666174
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 809/13539.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 835480, over cnt = 2398(6%), over = 4158, worst = 7
PHY-1002 : len = 853864, over cnt = 1304(3%), over = 1939, worst = 7
PHY-1002 : len = 873224, over cnt = 341(0%), over = 442, worst = 6
PHY-1002 : len = 877624, over cnt = 102(0%), over = 131, worst = 4
PHY-1002 : len = 879664, over cnt = 17(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  1.440440s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (54.2%)

PHY-1001 : Congestion index: top1 = 54.78, top5 = 50.60, top10 = 47.76, top15 = 45.68.
PHY-3001 : End congestion estimation;  1.807291s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (51.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13537 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.636976s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (66.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00015135
PHY-3002 : Step(220): len = 647939, overlap = 21
PHY-3002 : Step(221): len = 637271, overlap = 38.75
PHY-3002 : Step(222): len = 628913, overlap = 56
PHY-3002 : Step(223): len = 623583, overlap = 69.25
PHY-3002 : Step(224): len = 620005, overlap = 83.25
PHY-3002 : Step(225): len = 618353, overlap = 85.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000302701
PHY-3002 : Step(226): len = 626057, overlap = 80
PHY-3002 : Step(227): len = 631088, overlap = 75.75
PHY-3002 : Step(228): len = 632233, overlap = 73.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000605401
PHY-3002 : Step(229): len = 637998, overlap = 72.25
PHY-3002 : Step(230): len = 646066, overlap = 66.75
PHY-3002 : Step(231): len = 648082, overlap = 65.25
PHY-3002 : Step(232): len = 647916, overlap = 64.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 663843, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.043754s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 66 instances has been re-located, deltaX = 20, deltaY = 41, maxDist = 2.
PHY-3001 : Final: Len = 665083, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57666, tnet num: 13537, tinst num: 5891, tnode num: 67125, tedge num: 100389.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.286305s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (49.8%)

RUN-1004 : used memory is 548 MB, reserved memory is 540 MB, peak memory is 630 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4085/13539.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 850280, over cnt = 2169(6%), over = 3490, worst = 6
PHY-1002 : len = 862992, over cnt = 1346(3%), over = 1877, worst = 6
PHY-1002 : len = 878504, over cnt = 431(1%), over = 588, worst = 4
PHY-1002 : len = 884008, over cnt = 174(0%), over = 217, worst = 4
PHY-1002 : len = 887848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.470198s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 54.25, top5 = 49.77, top10 = 47.17, top15 = 45.22.
PHY-1001 : End incremental global routing;  1.735049s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (50.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13537 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.688248s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (45.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5786 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 5894 instances, 5762 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 665541
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12335/13542.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 888432, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 888488, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 888520, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 888552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.515455s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (84.9%)

PHY-1001 : Congestion index: top1 = 54.25, top5 = 49.77, top10 = 47.17, top15 = 45.22.
PHY-3001 : End congestion estimation;  0.784284s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (83.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57702, tnet num: 13540, tinst num: 5894, tnode num: 67170, tedge num: 100443.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.329523s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (52.9%)

RUN-1004 : used memory is 603 MB, reserved memory is 605 MB, peak memory is 635 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.918805s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (48.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 665354, overlap = 0
PHY-3002 : Step(234): len = 665275, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12332/13542.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 888024, over cnt = 13(0%), over = 16, worst = 3
PHY-1002 : len = 888000, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 888040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.442674s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (52.9%)

PHY-1001 : Congestion index: top1 = 54.25, top5 = 49.79, top10 = 47.20, top15 = 45.24.
PHY-3001 : End congestion estimation;  0.716463s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (65.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.807166s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (73.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00049529
PHY-3002 : Step(235): len = 665275, overlap = 0
PHY-3002 : Step(236): len = 665275, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003881s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 665336, Over = 0
PHY-3001 : End spreading;  0.038664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 665336, Over = 0
PHY-3001 : End incremental placement;  4.648526s wall, 2.750000s user + 0.093750s system = 2.843750s CPU (61.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.446919s wall, 4.203125s user + 0.109375s system = 4.312500s CPU (57.9%)

OPT-1001 : Current memory(MB): used = 642, reserve = 638, peak = 645.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12336/13542.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 888128, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 888096, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 888128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.460488s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.7%)

PHY-1001 : Congestion index: top1 = 54.25, top5 = 49.78, top10 = 47.18, top15 = 45.23.
OPT-1001 : End congestion update;  0.773314s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (50.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.531186s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (58.8%)

OPT-0007 : Start: WNS -3061 TNS -216423 NUM_FEPS 303
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5790 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5894 instances, 5762 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 672292, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034941s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 2, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 672378, Over = 0
PHY-3001 : End incremental legalization;  0.311610s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.1%)

OPT-0007 : Iter 1: improved WNS -3061 TNS -180625 NUM_FEPS 295 with 106 cells processed and 17800 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5790 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5894 instances, 5762 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 677538, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.035338s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 5, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 677548, Over = 0
PHY-3001 : End incremental legalization;  0.332698s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.1%)

OPT-0007 : Iter 2: improved WNS -2911 TNS -172136 NUM_FEPS 295 with 50 cells processed and 5296 slack improved
OPT-0007 : Iter 3: improved WNS -2911 TNS -172136 NUM_FEPS 295 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  2.289065s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (41.6%)

OPT-1001 : Current memory(MB): used = 642, reserve = 638, peak = 645.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.535845s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (46.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11834/13542.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 899472, over cnt = 167(0%), over = 236, worst = 5
PHY-1002 : len = 900328, over cnt = 60(0%), over = 63, worst = 3
PHY-1002 : len = 900576, over cnt = 28(0%), over = 28, worst = 1
PHY-1002 : len = 900984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 901016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.891692s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (38.6%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.86, top10 = 47.31, top15 = 45.42.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542571s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (66.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2911 TNS -178861 NUM_FEPS 295
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.965517
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2911ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 13542 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 13542 nets
OPT-1001 : End physical optimization;  13.607507s wall, 7.093750s user + 0.125000s system = 7.218750s CPU (53.0%)

RUN-1003 : finish command "place" in  42.534382s wall, 20.171875s user + 1.218750s system = 21.390625s CPU (50.3%)

RUN-1004 : used memory is 549 MB, reserved memory is 542 MB, peak memory is 645 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.406898s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (64.4%)

RUN-1004 : used memory is 550 MB, reserved memory is 543 MB, peak memory is 645 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5896 instances
RUN-1001 : 2880 mslices, 2882 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13542 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7911 nets have 2 pins
RUN-1001 : 3821 nets have [3 - 5] pins
RUN-1001 : 954 nets have [6 - 10] pins
RUN-1001 : 550 nets have [11 - 20] pins
RUN-1001 : 298 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57702, tnet num: 13540, tinst num: 5894, tnode num: 67170, tedge num: 100443.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.075023s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (71.2%)

RUN-1004 : used memory is 555 MB, reserved memory is 548 MB, peak memory is 645 MB
PHY-1001 : 2880 mslices, 2882 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 837360, over cnt = 2342(6%), over = 4162, worst = 8
PHY-1002 : len = 856864, over cnt = 1484(4%), over = 2166, worst = 7
PHY-1002 : len = 877072, over cnt = 419(1%), over = 589, worst = 7
PHY-1002 : len = 886200, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 886344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.279680s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (62.3%)

PHY-1001 : Congestion index: top1 = 53.97, top5 = 49.77, top10 = 46.91, top15 = 44.91.
PHY-1001 : End global routing;  1.521714s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (61.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 627, reserve = 627, peak = 645.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 893, reserve = 895, peak = 893.
PHY-1001 : End build detailed router design. 3.610610s wall, 1.890625s user + 0.343750s system = 2.234375s CPU (61.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 134800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.520687s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (78.1%)

PHY-1001 : Current memory(MB): used = 929, reserve = 931, peak = 929.
PHY-1001 : End phase 1; 1.527078s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (79.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 2.15624e+06, over cnt = 1714(0%), over = 1739, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 940, reserve = 939, peak = 940.
PHY-1001 : End initial routed; 34.997843s wall, 21.609375s user + 0.218750s system = 21.828125s CPU (62.4%)

PHY-1001 : Update timing.....
PHY-1001 : 269/12264(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.910   |  -984.131  |  376  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.049205s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (33.5%)

PHY-1001 : Current memory(MB): used = 948, reserve = 949, peak = 948.
PHY-1001 : End phase 2; 37.047119s wall, 22.296875s user + 0.218750s system = 22.515625s CPU (60.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 29 pins with SWNS -3.895ns STNS -982.557ns FEP 376.
PHY-1001 : End OPT Iter 1; 0.208042s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (52.6%)

PHY-1022 : len = 2.15639e+06, over cnt = 1740(0%), over = 1765, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.445073s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.11343e+06, over cnt = 662(0%), over = 665, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.738149s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (94.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.10752e+06, over cnt = 190(0%), over = 191, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 0.640088s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (58.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.1075e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.457052s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (30.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.10804e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.195899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.10815e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.238903s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (58.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.10815e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.255663s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (61.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.10815e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.352977s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (4.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.10819e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.178116s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (43.9%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.142641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.0%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.172411s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (18.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.205372s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.8%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.214150s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.9%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.10822e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.160992s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.4%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.129480s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.192219s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (40.6%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.215780s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (7.2%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.201573s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (7.8%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.127946s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.6%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 2.10822e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.147382s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.129503s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.200977s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.9%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.182801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.5%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.236088s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (19.9%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.125608s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.1082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.634548s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (14.8%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 2.10823e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.142703s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.10822e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.131194s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.8%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.10826e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 28; 0.146140s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (53.5%)

PHY-1001 : Update timing.....
PHY-1001 : 269/12264(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.895   |  -989.805  |  376  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.257372s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (8.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 431 feed throughs used by 299 nets
PHY-1001 : End commit to database; 1.995613s wall, 0.343750s user + 0.203125s system = 0.546875s CPU (27.4%)

PHY-1001 : Current memory(MB): used = 1037, reserve = 1040, peak = 1037.
PHY-1001 : End phase 3; 12.870196s wall, 3.984375s user + 0.218750s system = 4.203125s CPU (32.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -3.895ns STNS -983.361ns FEP 376.
PHY-1001 : End OPT Iter 1; 0.214399s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (51.0%)

PHY-1022 : len = 2.10825e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.444849s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (42.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.895ns, -983.361ns, 376}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.1081e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.133665s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.10818e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.148035s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.2%)

PHY-1001 : Update timing.....
PHY-1001 : 269/12264(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.895   |  -988.253  |  376  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.175046s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (48.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 431 feed throughs used by 299 nets
PHY-1001 : End commit to database; 1.608555s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (46.6%)

PHY-1001 : Current memory(MB): used = 1044, reserve = 1047, peak = 1044.
PHY-1001 : End phase 4; 4.549923s wall, 2.093750s user + 0.046875s system = 2.140625s CPU (47.0%)

PHY-1003 : Routed, final wirelength = 2.10818e+06
PHY-1001 : Current memory(MB): used = 1046, reserve = 1050, peak = 1046.
PHY-1001 : End export database. 0.072972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  59.984209s wall, 31.593750s user + 0.890625s system = 32.484375s CPU (54.2%)

RUN-1003 : finish command "route" in  63.413979s wall, 33.703125s user + 0.937500s system = 34.640625s CPU (54.6%)

RUN-1004 : used memory is 977 MB, reserved memory is 988 MB, peak memory is 1046 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                    10756   out of  19600   54.88%
#reg                     3810   out of  19600   19.44%
#le                     11236
  #lut only              7426   out of  11236   66.09%
  #reg only               480   out of  11236    4.27%
  #lut&reg               3330   out of  11236   29.64%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  2040
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    254
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    59


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |11236  |9326    |1430    |3824    |25      |3       |
|  ISP                       |AHBISP                                          |3891   |2489    |1028    |1359    |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |573    |262     |142     |320     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |74     |34      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |9       |0       |9       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |63     |29      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |65     |30      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |7       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |65     |26      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |3      |0       |0       |3       |2       |0       |
|    u_CC                    |CC                                              |205    |165     |38      |93      |0       |0       |
|    u_bypass                |bypass                                          |125    |85      |40      |34      |0       |0       |
|    u_cal_gain              |cal_gain                                        |2277   |1500    |658     |462     |0       |0       |
|      u_calculator          |calculator                                      |2187   |1416    |652     |395     |0       |0       |
|        u_b_successive      |successive                                      |642    |410     |206     |95      |0       |0       |
|        u_g_successive      |successive                                      |663    |445     |207     |95      |0       |0       |
|        u_r_successive      |successive                                      |679    |455     |206     |81      |0       |0       |
|    u_demosaic              |demosaic                                        |436    |215     |145     |287     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |113    |44      |31      |84      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |73     |35      |27      |45      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |83     |45      |30      |57      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |85     |39      |33      |64      |0       |0       |
|    u_gamma                 |gamma                                           |24     |24      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |4      |4       |0       |4       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |6      |6       |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |14     |7       |7       |2       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |14     |7       |7       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |6      |6       |0       |5       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |33     |33      |0       |16      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |25     |12      |0       |25      |0       |0       |
|  U_APB_UART                |APB_UART                                        |20     |20      |0       |8       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |0       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |11     |11      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |150    |93      |30      |109     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |7      |4       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |36     |23      |0       |36      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |40     |29      |0       |40      |0       |0       |
|  kb                        |Keyboard                                        |98     |82      |16      |50      |0       |0       |
|  sd_reader                 |sd_reader                                       |722    |622     |100     |335     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |332    |298     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |781    |605     |119     |401     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |406    |281     |73      |273     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |144    |90      |21      |118     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |41     |27      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |31     |23      |0       |31      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |162    |113     |30      |123     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |27     |24      |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |39     |31      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |29     |22      |0       |29      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |375    |324     |46      |128     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |61     |49      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |91     |91      |0       |17      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |48     |39      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |104    |86      |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |71     |59      |12      |26      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5167   |5109    |51      |1374    |0       |3       |
|  u_rs232                   |rs232                                           |90     |82      |8       |61      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |50     |46      |4       |35      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |40     |36      |4       |26      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |154    |88      |65      |25      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7864  
    #2          2       2419  
    #3          3       746   
    #4          4       655   
    #5        5-10      1016  
    #6        11-50     767   
    #7       51-100      17   
    #8       101-500     2    
  Average     3.07            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.854574s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (95.2%)

RUN-1004 : used memory is 978 MB, reserved memory is 989 MB, peak memory is 1046 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57702, tnet num: 13540, tinst num: 5894, tnode num: 67170, tedge num: 100443.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.147434s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (34.0%)

RUN-1004 : used memory is 981 MB, reserved memory is 992 MB, peak memory is 1046 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5894
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 13542, pip num: 148247
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 431
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3129 valid insts, and 414898 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  25.280215s wall, 148.812500s user + 2.296875s system = 151.109375s CPU (597.7%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1068 MB, peak memory is 1237 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_205234.log"
