;redcode
;assert 1
	SPL 0, <-25
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	JMP 12, #28
	JMP 12, #28
	JMP 12, #28
	JMP 82, #28
	SUB #22, @0
	DJN -1, @-20
	DJN -1, @-20
	SLT 20, @42
	JMZ -1, @-20
	SUB 0, @0
	CMP 0, -25
	SUB 135, 0
	SUB @0, 10
	SUB @0, 10
	ADD <0, @2
	SUB @220, -3
	MOV @17, <5
	JMP 12, #28
	CMP @220, -3
	SLT 370, 1
	MOV #22, @0
	SUB @0, 10
	SUB 12, <10
	SUB 12, <10
	SUB 12, <10
	SUB @127, 100
	SUB 12, <10
	SUB 12, <10
	CMP #22, @0
	SUB 12, <10
	SUB 1, <-0
	SLT 0, @-42
	DJN 700, @20
	ADD <0, @2
	CMP 0, -25
	SUB 121, 280
	SUB 12, <10
	SUB 12, <10
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, <-25
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, <-25
	SPL 0, <-25
	SUB @0, 10
