{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544590972534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544590972544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:02:52 2018 " "Processing started: Tue Dec 11 23:02:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544590972544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590972544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590972544 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1544590973865 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "final_project.qsys " "Elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590987341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:14 Progress: Loading final_project/final_project.qsys " "2018.12.11.23:03:14 Progress: Loading final_project/final_project.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590994311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:15 Progress: Reading input file " "2018.12.11.23:03:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590995032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:15 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.12.11.23:03:15 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590995158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:16 Progress: Parameterizing module clk_0 " "2018.12.11.23:03:16 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590996486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:16 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\] " "2018.12.11.23:03:16 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590996490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:16 Progress: Parameterizing module jtag_game_nios " "2018.12.11.23:03:16 Progress: Parameterizing module jtag_game_nios" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590996576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:16 Progress: Adding master_template_0 \[master_template 1.0\] " "2018.12.11.23:03:16 Progress: Adding master_template_0 \[master_template 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590996577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:20 Progress: Parameterizing module master_template_0 " "2018.12.11.23:03:20 Progress: Parameterizing module master_template_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591000279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:20 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2018.12.11.23:03:20 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591000280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:20 Progress: Parameterizing module nios2_gen2_0 " "2018.12.11.23:03:20 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591000521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:20 Progress: Adding pll \[altpll 18.1\] " "2018.12.11.23:03:20 Progress: Adding pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591000526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module pll " "2018.12.11.23:03:21 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2018.12.11.23:03:21 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sdram " "2018.12.11.23:03:21 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\] " "2018.12.11.23:03:21 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sprite_address_pio " "2018.12.11.23:03:21 Progress: Parameterizing module sprite_address_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\] " "2018.12.11.23:03:21 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sprite_height_pio " "2018.12.11.23:03:21 Progress: Parameterizing module sprite_height_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\] " "2018.12.11.23:03:21 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sprite_id_pio " "2018.12.11.23:03:21 Progress: Parameterizing module sprite_id_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\] " "2018.12.11.23:03:21 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sprite_rotate_pio " "2018.12.11.23:03:21 Progress: Parameterizing module sprite_rotate_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\] " "2018.12.11.23:03:21 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sprite_width_pio " "2018.12.11.23:03:21 Progress: Parameterizing module sprite_width_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\] " "2018.12.11.23:03:21 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sprite_x_pio " "2018.12.11.23:03:21 Progress: Parameterizing module sprite_x_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\] " "2018.12.11.23:03:21 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sprite_y_pio " "2018.12.11.23:03:21 Progress: Parameterizing module sprite_y_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2018.12.11.23:03:21 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing module sysid " "2018.12.11.23:03:21 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Building connections " "2018.12.11.23:03:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Parameterizing connections " "2018.12.11.23:03:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:21 Progress: Validating " "2018.12.11.23:03:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591001584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.23:03:22 Progress: Done reading input file " "2018.12.11.23:03:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591002756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591003646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591003646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591003646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: Time stamp will be automatically updated when this component is generated. " "Final_project.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591003646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH " "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591004794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591007820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591007842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591007852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591007858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591012806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0004_jtag_game_nios_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \] " "Jtag_game_nios:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0004_jtag_game_nios_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591012807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591013346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\" " "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591013355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\" " "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591016695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591017140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"final_project\" instantiated altpll \"pll\" " "Pll: \"final_project\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591019360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'final_project_sdram' " "Sdram: Starting RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591019412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0008_sdram_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0008_sdram_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591019412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'final_project_sdram' " "Sdram: Done RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0009_sprite_address_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_address_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0009_sprite_address_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\" " "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0010_sprite_height_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_height_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0010_sprite_height_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\" " "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: Starting RTL generation for module 'final_project_sprite_rotate_pio' " "Sprite_rotate_pio: Starting RTL generation for module 'final_project_sprite_rotate_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_rotate_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0011_sprite_rotate_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0011_sprite_rotate_pio_gen//final_project_sprite_rotate_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_rotate_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_rotate_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0011_sprite_rotate_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0011_sprite_rotate_pio_gen//final_project_sprite_rotate_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591020980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: Done RTL generation for module 'final_project_sprite_rotate_pio' " "Sprite_rotate_pio: Done RTL generation for module 'final_project_sprite_rotate_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591021322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_rotate_pio\" " "Sprite_rotate_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_rotate_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591021325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591021332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591025910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591026164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591026442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591026729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591026963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591027192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591027500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591027744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591028005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591028302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591028527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591028753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591032126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591032132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591032143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591032207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0015_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0015_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0015_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3476129014043028965.dir/0015_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591032207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:53 (*) Starting Nios II generation " "Cpu: # 2018.12.11 23:03:53 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:53 (*)   Checking for plaintext license. " "Cpu: # 2018.12.11 23:03:53 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:54 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/ " "Cpu: # 2018.12.11 23:03:54 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.12.11 23:03:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:54 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.12.11 23:03:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:54 (*)   Plaintext license not found. " "Cpu: # 2018.12.11 23:03:54 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:54 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.12.11 23:03:54 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:54 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.12.11 23:03:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:54 (*)   Creating all objects for CPU " "Cpu: # 2018.12.11 23:03:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:55 (*)   Generating RTL from CPU objects " "Cpu: # 2018.12.11 23:03:55 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:55 (*)   Creating plain-text RTL " "Cpu: # 2018.12.11 23:03:55 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:03:56 (*) Done Nios II generation " "Cpu: # 2018.12.11 23:03:56 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591036995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\" " "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\" " "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\" " "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios2_gen2_0_debug_mem_slave_burst_adapter\" " "Nios2_gen2_0_debug_mem_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios2_gen2_0_debug_mem_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\" " "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\" " "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\" " "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591037574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591038033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591038040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Done \"final_project\" with 43 modules, 72 files " "Final_project: Done \"final_project\" with 43 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591038041 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "final_project.qsys " "Finished elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591039545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pix pix testbench.sv(58) " "Verilog HDL Declaration information at testbench.sv(58): object \"Pix\" differs only in case from object \"pix\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "system_verilog/VGA_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_number.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_number.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_number " "Found entity 1: frame_number" {  } { { "system_verilog/frame_number.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_controller " "Found entity 1: frame_controller" {  } { { "system_verilog/frame_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_param " "Found entity 1: RAM_param" {  } { { "RAM_param.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_reader " "Found entity 1: memory_reader" {  } { { "memory_reader.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writer " "Found entity 1: memory_writer" {  } { { "memory_writer.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_fifo " "Found entity 1: sprite_fifo" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mario_cv_game.sv(381) " "Verilog HDL information at mario_cv_game.sv(381): always construct contains both blocking and non-blocking assignments" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 381 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544591040273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/mario_cv_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/mario_cv_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_cv_game " "Found entity 1: mario_cv_game" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "db/ip/final_project/final_project.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/final_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/final_project/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/final_project/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/final_project/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040343 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040364 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040364 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040364 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040364 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040414 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_project/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "db/ip/final_project/submodules/burst_write_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "db/ip/final_project/submodules/custom_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_irq_mapper " "Found entity 1: final_project_irq_mapper" {  } { { "db/ip/final_project/submodules/final_project_irq_mapper.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_jtag_game_nios.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/final_project_jtag_game_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_jtag_game_nios_sim_scfifo_w " "Found entity 1: final_project_jtag_game_nios_sim_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040525 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_jtag_game_nios_scfifo_w " "Found entity 2: final_project_jtag_game_nios_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040525 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_jtag_game_nios_sim_scfifo_r " "Found entity 3: final_project_jtag_game_nios_sim_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040525 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_jtag_game_nios_scfifo_r " "Found entity 4: final_project_jtag_game_nios_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040525 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_jtag_game_nios " "Found entity 5: final_project_jtag_game_nios" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0 " "Found entity 1: final_project_mm_interconnect_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_mm_interconnect_0_cmd_demux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_002 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_mm_interconnect_0_cmd_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_002 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_011 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_011" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040621 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router " "Found entity 2: final_project_mm_interconnect_0_router" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040635 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_001 " "Found entity 2: final_project_mm_interconnect_0_router_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040647 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_002 " "Found entity 2: final_project_mm_interconnect_0_router_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040657 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_003 " "Found entity 2: final_project_mm_interconnect_0_router_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_005_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040673 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_005 " "Found entity 2: final_project_mm_interconnect_0_router_005" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544591040677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_014_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040686 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_014 " "Found entity 2: final_project_mm_interconnect_0_router_014" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_mm_interconnect_0_rsp_demux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_003 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_011 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_011" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_mm_interconnect_0_rsp_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_002 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0 " "Found entity 1: final_project_nios2_gen2_0" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_nios2_gen2_0_cpu " "Found entity 21: final_project_nios2_gen2_0_cpu" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/final_project/submodules/final_project_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_pll_dffpipe_l2c " "Found entity 1: final_project_pll_dffpipe_l2c" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040922 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_pll_stdsync_sv6 " "Found entity 2: final_project_pll_stdsync_sv6" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040922 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_pll_altpll_1qn2 " "Found entity 3: final_project_pll_altpll_1qn2" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040922 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_pll " "Found entity 4: final_project_pll" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sdram_input_efifo_module " "Found entity 1: final_project_sdram_input_efifo_module" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040935 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_sdram " "Found entity 2: final_project_sdram" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_address_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_address_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_address_pio " "Found entity 1: final_project_sprite_address_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_address_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_height_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_height_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_height_pio " "Found entity 1: final_project_sprite_height_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_height_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_rotate_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_rotate_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_rotate_pio " "Found entity 1: final_project_sprite_rotate_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_rotate_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_rotate_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sysid " "Found entity 1: final_project_sysid" {  } { { "db/ip/final_project/submodules/final_project_sysid.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "db/ip/final_project/submodules/latency_aware_read_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/final_project/submodules/write_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591040993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591040993 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544591041020 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544591041020 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544591041020 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544591041022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mario_cv_game " "Elaborating entity \"mario_cv_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544591041818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_control_fixed_location mario_cv_game.sv(51) " "Verilog HDL or VHDL warning at mario_cv_game.sv(51): object \"avalon_control_fixed_location\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041819 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_rotate_test mario_cv_game.sv(93) " "Verilog HDL or VHDL warning at mario_cv_game.sv(93): object \"sprite_rotate_test\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041819 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardware_done_pio_export mario_cv_game.sv(94) " "Verilog HDL or VHDL warning at mario_cv_game.sv(94): object \"hardware_done_pio_export\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041819 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_addr mario_cv_game.sv(290) " "Verilog HDL or VHDL warning at mario_cv_game.sv(290): object \"test_addr\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041819 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_data mario_cv_game.sv(291) " "Verilog HDL or VHDL warning at mario_cv_game.sv(291): object \"test_data\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_read mario_cv_game.sv(376) " "Verilog HDL or VHDL warning at mario_cv_game.sv(376): object \"test_read\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_write mario_cv_game.sv(376) " "Verilog HDL or VHDL warning at mario_cv_game.sv(376): object \"test_write\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "avalon_control_early_done 0 mario_cv_game.sv(57) " "Net \"avalon_control_early_done\" at mario_cv_game.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR mario_cv_game.sv(19) " "Output port \"OTG_ADDR\" at mario_cv_game.sv(19) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR mario_cv_game.sv(26) " "Output port \"DRAM_ADDR\" at mario_cv_game.sv(26) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA mario_cv_game.sv(28) " "Output port \"DRAM_BA\" at mario_cv_game.sv(28) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM mario_cv_game.sv(29) " "Output port \"DRAM_DQM\" at mario_cv_game.sv(29) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N mario_cv_game.sv(20) " "Output port \"OTG_CS_N\" at mario_cv_game.sv(20) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N mario_cv_game.sv(21) " "Output port \"OTG_RD_N\" at mario_cv_game.sv(21) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N mario_cv_game.sv(22) " "Output port \"OTG_WR_N\" at mario_cv_game.sv(22) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N mario_cv_game.sv(23) " "Output port \"OTG_RST_N\" at mario_cv_game.sv(23) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N mario_cv_game.sv(30) " "Output port \"DRAM_RAS_N\" at mario_cv_game.sv(30) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N mario_cv_game.sv(31) " "Output port \"DRAM_CAS_N\" at mario_cv_game.sv(31) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE mario_cv_game.sv(32) " "Output port \"DRAM_CKE\" at mario_cv_game.sv(32) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N mario_cv_game.sv(33) " "Output port \"DRAM_WE_N\" at mario_cv_game.sv(33) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N mario_cv_game.sv(34) " "Output port \"DRAM_CS_N\" at mario_cv_game.sv(34) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK mario_cv_game.sv(35) " "Output port \"DRAM_CLK\" at mario_cv_game.sv(35) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041823 "|mario_cv_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_number frame_number:f_num " "Elaborating entity \"frame_number\" for hierarchy \"frame_number:f_num\"" {  } { { "system_verilog/mario_cv_game.sv" "f_num" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_param RAM_param:fb_curr " "Elaborating entity \"RAM_param\" for hierarchy \"RAM_param:fb_curr\"" {  } { { "system_verilog/mario_cv_game.sv" "fb_curr" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller\"" {  } { { "system_verilog/mario_cv_game.sv" "vga_controller" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_controller frame_controller:f_ctl " "Elaborating entity \"frame_controller\" for hierarchy \"frame_controller:f_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "f_ctl" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper frame_controller:f_ctl\|Color_Mapper:color_mapper " "Elaborating entity \"Color_Mapper\" for hierarchy \"frame_controller:f_ctl\|Color_Mapper:color_mapper\"" {  } { { "system_verilog/frame_controller.sv" "color_mapper" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_controller sprite_controller:s_ctl " "Elaborating entity \"sprite_controller\" for hierarchy \"sprite_controller:s_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "s_ctl" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_count2 sprite_controller.sv(31) " "Verilog HDL or VHDL warning at sprite_controller.sv(31): object \"x_count2\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041851 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_count2 sprite_controller.sv(31) " "Verilog HDL or VHDL warning at sprite_controller.sv(31): object \"y_count2\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041851 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pix_rot sprite_controller.sv(35) " "Verilog HDL or VHDL warning at sprite_controller.sv(35): object \"pix_rot\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041851 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "test sprite_controller.sv(216) " "Verilog HDL warning at sprite_controller.sv(216): object test used but never assigned" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 216 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544591041851 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear sprite_controller.sv(216) " "Verilog HDL or VHDL warning at sprite_controller.sv(216): object \"clear\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544591041851 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sprite_controller.sv(133) " "Verilog HDL assignment warning at sprite_controller.sv(133): truncated value with size 32 to match size of target (18)" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544591041853 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_x_test sprite_controller.sv(23) " "Output port \"pix_x_test\" at sprite_controller.sv(23) has no driver" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041853 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_y_test sprite_controller.sv(23) " "Output port \"pix_y_test\" at sprite_controller.sv(23) has no driver" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544591041853 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_id_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_id_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_id_fifo" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_address_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_address_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_address_fifo" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_rotate_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_rotate_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_rotate_fifo" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0_inst\"" {  } { { "system_verilog/mario_cv_game.sv" "hex0_inst" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591041898 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_param:fb_update\|mem_rtl_0 " "Inferred dual-clock RAM node \"RAM_param:fb_update\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544591043610 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_param:fb_curr\|mem_rtl_0 " "Inferred dual-clock RAM node \"RAM_param:fb_curr\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544591043610 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544591043611 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544591043611 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544591043612 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544591043612 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_param:fb_update\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_param:fb_update\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 172800 " "Parameter NUMWORDS_B set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_param:fb_curr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_param:fb_curr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 172800 " "Parameter NUMWORDS_B set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544591045104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544591045104 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544591045104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0 " "Elaborated megafunction instantiation \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591045383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0 " "Instantiated megafunction \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045383 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544591045383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1i1 " "Found entity 1: altsyncram_h1i1" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591045494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591045494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_param:fb_update\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_param:fb_update\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591045573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_param:fb_update\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_param:fb_update\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 172800 " "Parameter \"NUMWORDS_A\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 172800 " "Parameter \"NUMWORDS_B\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591045573 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544591045573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inc1 " "Found entity 1: altsyncram_inc1" {  } { { "db/altsyncram_inc1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_inc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591045670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591045670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ua " "Found entity 1: decode_9ua" {  } { { "db/decode_9ua.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/decode_9ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591045754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591045754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2aa " "Found entity 1: decode_2aa" {  } { { "db/decode_2aa.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/decode_2aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591045836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591045836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591045933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591045933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0 " "Elaborated megafunction instantiation \"sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591046061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0 " "Instantiated megafunction \"sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046061 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544591046061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bci1 " "Found entity 1: altsyncram_bci1" {  } { { "db/altsyncram_bci1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_bci1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591046154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591046154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0 " "Elaborated megafunction instantiation \"sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591046189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0 " "Instantiated megafunction \"sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544591046189 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544591046189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dci1 " "Found entity 1: altsyncram_dci1" {  } { { "db/altsyncram_dci1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_dci1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544591046285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591046285 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591046564 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544591046564 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544591046564 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544591046748 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544591046801 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544591046801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544591047524 "|mario_cv_game|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544591047524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544591047764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "119 " "119 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544591049231 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser 23 " "Ignored 23 assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project 19 " "Ignored 19 assignments for entity \"final_project\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_irq_mapper 14 " "Ignored 14 assignments for entity \"final_project_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_jtag_game_nios 24 " "Ignored 24 assignments for entity \"final_project_jtag_game_nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"final_project_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"final_project_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_demux_002 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_cmd_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_mux_011 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_cmd_mux_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_005 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_014 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_014\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_demux_003 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_rsp_demux_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_demux_011 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_rsp_demux_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_mux_002 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_rsp_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"final_project_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"final_project_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_pll 86 " "Ignored 86 assignments for entity \"final_project_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sdram 34 " "Ignored 34 assignments for entity \"final_project_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sprite_address_pio 22 " "Ignored 22 assignments for entity \"final_project_sprite_address_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sprite_height_pio 22 " "Ignored 22 assignments for entity \"final_project_sprite_height_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sprite_rotate_pio 22 " "Ignored 22 assignments for entity \"final_project_sprite_rotate_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sysid 10 " "Ignored 10 assignments for entity \"final_project_sysid\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544591049312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.map.smsg " "Generated suppressed messages file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591049410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544591050440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544591050440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591050805 "|mario_cv_game|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591050805 "|mario_cv_game|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591050805 "|mario_cv_game|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544591050805 "|mario_cv_game|OTG_INT[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544591050805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1728 " "Implemented 1728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544591050805 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544591050805 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544591050805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1495 " "Implemented 1495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544591050805 ""} { "Info" "ICUT_CUT_TM_RAMS" "61 " "Implemented 61 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544591050805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544591050805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544591050895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:04:10 2018 " "Processing ended: Tue Dec 11 23:04:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544591050895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544591050895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544591050895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544591050895 ""}
