###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        74256   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56445   # Number of read row buffer hits
num_read_cmds                  =        74256   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17824   # Number of ACT commands
num_pre_cmds                   =        17806   # Number of PRE commands
num_ondemand_pres              =         4573   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6521085   # Cyles of rank active rank.0
rank_active_cycles.1           =      6030405   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3478915   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3969595   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        66761   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          220   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           37   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           20   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           27   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            3   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7149   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        37860   # Read request latency (cycles)
read_latency[40-59]            =        17388   # Read request latency (cycles)
read_latency[60-79]            =         7444   # Read request latency (cycles)
read_latency[80-99]            =         1974   # Read request latency (cycles)
read_latency[100-119]          =         1449   # Read request latency (cycles)
read_latency[120-139]          =          943   # Read request latency (cycles)
read_latency[140-159]          =          548   # Read request latency (cycles)
read_latency[160-179]          =          525   # Read request latency (cycles)
read_latency[180-199]          =          528   # Read request latency (cycles)
read_latency[200-]             =         5597   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =    2.994e+08   # Read energy
act_energy                     =  4.87665e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.66988e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.90541e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.06916e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.76297e+09   # Active standby energy rank.1
average_read_latency           =      77.5646   # Average read request latency (cycles)
average_interarrival           =      134.664   # Average request interarrival latency (cycles)
total_energy                   =  1.24602e+10   # Total energy (pJ)
average_power                  =      1246.02   # Average power (mW)
average_bandwidth              =     0.633651   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        68350   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        52028   # Number of read row buffer hits
num_read_cmds                  =        68350   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16329   # Number of ACT commands
num_pre_cmds                   =        16311   # Number of PRE commands
num_ondemand_pres              =         3936   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6234938   # Cyles of rank active rank.0
rank_active_cycles.1           =      6178907   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3765062   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3821093   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        60901   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          235   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           71   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           20   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           28   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           18   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7047   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36684   # Read request latency (cycles)
read_latency[40-59]            =        15953   # Read request latency (cycles)
read_latency[60-79]            =         6659   # Read request latency (cycles)
read_latency[80-99]            =         1716   # Read request latency (cycles)
read_latency[100-119]          =         1269   # Read request latency (cycles)
read_latency[120-139]          =          916   # Read request latency (cycles)
read_latency[140-159]          =          536   # Read request latency (cycles)
read_latency[160-179]          =          447   # Read request latency (cycles)
read_latency[180-199]          =          382   # Read request latency (cycles)
read_latency[200-]             =         3788   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.75587e+08   # Read energy
act_energy                     =  4.46761e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80723e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.83412e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   3.8906e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.85564e+09   # Active standby energy rank.1
average_read_latency           =       61.562   # Average read request latency (cycles)
average_interarrival           =        146.3   # Average request interarrival latency (cycles)
total_energy                   =  1.24125e+10   # Total energy (pJ)
average_power                  =      1241.25   # Average power (mW)
average_bandwidth              =     0.583253   # Average bandwidth
