open! Core
open! Hardcaml
open! Signal
open! Hardcaml.Always

module Make (Design : Ulx3s.Design) = struct
  module I = struct
    type 'a t =
      { clock25 : 'a
      ; btn : 'a [@bits 7]
      ; ftdi_txd : 'a
      ; ftdi_nrts : 'a
      ; ftdi_ndtr : 'a
      }
    [@@deriving hardcaml]
  end

  module O = struct
    type 'a t =
      { led : 'a [@bits 8]
      ; ftdi_rxd : 'a
      }
    [@@deriving hardcaml]
  end

  module Byte_with_valid = Uart.Byte_with_valid

  module Uart = Uart.Make (struct
      let baud = 115200
      let clock_freq_hz = Ulx3s.Clock_freq.to_int_hz Design.clock_freq
      let rx_fifo_depth = Design.uart_fifo_depth
      let tx_fifo_depth = 128
    end)

  let create scope (i : _ I.t) : _ O.t =
    (* ---------------- Clock ---------------- *)
    let clock =
      match Design.clock_freq with
      | Clock_25mhz -> i.clock25
    in

    (* ---------------- Input sync ---------------- *)
    let sync_input x = pipeline (Reg_spec.create ~clock ()) ~n:3 x in
    let btn = sync_input i.btn in
    let clear_btn = ~:(btn.:(0)) in
    let uart_rts = sync_input ~:(i.ftdi_nrts) in
    let uart_dtr = sync_input ~:(i.ftdi_ndtr) in
    let ftdi_rx = sync_input i.ftdi_txd in
    let clear = clear_btn |: uart_dtr in

    (* ---------------- UART blocks ---------------- *)
    let uart_rx_io =
      let module M = Structural_inst.Make (Uart.Rx) in
      M.create scope
    in

    let uart_tx_io =
      let module M = Structural_inst.Make (Uart.Tx) in
      M.create scope
    in

    (* RX ready feedback wire *)
    let uart_rx_ready_wire = wire 1 in

    (* RX wiring *)
    Uart.Rx.I.Of_signal.assign uart_rx_io.i
      { clock
      ; clear
      ; rx = ftdi_rx
      ; ready = uart_rx_ready_wire
      };

    (* TX wiring — MUST provide byte_in *)
    Uart.Tx.I.Of_signal.assign uart_tx_io.i
      { clock
      ; clear
      ; byte_in = Byte_with_valid.Of_signal.wires ()
      };

    (* ---------------- User design ---------------- *)
    let%tydi { leds; uart_tx; uart_rx_ready } =
      Design.hierarchical
        scope
        { clock
        ; clear
        ; buttons =
            { up = btn.:(3)
            ; down = btn.:(4)
            ; left = btn.:(5)
            ; right = btn.:(6)
            ; fire1 = btn.:(1)
            ; fire2 = btn.:(2)
            }
        ; uart_tx_ready = uart_tx_io.o.ready
        ; uart_rx = uart_rx_io.o.byte_out
        ; uart_rts
        ; uart_rx_overflow = uart_rx_io.o.fifo_overflow
        }
    in

    (* Drive RX ready *)
    Signal.assign uart_rx_ready_wire uart_rx_ready;

    (* Drive TX stream *)
    Byte_with_valid.Of_signal.assign uart_tx_io.i.byte_in uart_tx;

    (* ---------------- Outputs ---------------- *)
    { led = leds
    ; ftdi_rxd = uart_tx_io.o.tx
    }
  ;;
end
