$date
	Sat Oct 22 20:06:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#448878
b10100 &
b10100 %
1$
b10100 !
1"
#448879
0"
#448882
b1010 &
b1010 %
#448886
b101 &
b101 %
#448890
b10000 &
b10000 %
#448894
b1000 &
b1000 %
#448898
b100 &
b100 %
#448902
b10 &
b10 %
#448906
b1 &
b1 %
1#
#448910
b0 &
0#
b0 %
0$
#1426327
b11100 !
1"
#1426330
b11100 &
b11100 %
1$
#1426331
0"
#1426334
b1110 &
b1110 %
#1426338
b111 &
b111 %
#1426342
b10110 &
b10110 %
#1426346
b1011 &
b1011 %
#1426350
b100010 &
b100010 %
#1426354
b10001 &
b10001 %
#1426358
b110100 &
b110100 %
#1426362
b11010 &
b11010 %
#1426366
b1101 &
b1101 %
#1426370
b101000 &
b101000 %
#1426374
b10100 &
b10100 %
#1426378
b1010 &
b1010 %
#1426382
b101 &
b101 %
#1426386
b10000 &
b10000 %
#1426390
b1000 &
b1000 %
#1426394
b100 &
b100 %
#1426398
b10 &
b10 %
#1426402
b1 &
b1 %
1#
#1426406
b0 &
0#
b0 %
0$
#2378889
b11000 !
1"
#2378890
b11000 &
b11000 %
1$
#2378891
0"
#2378894
b1100 &
b1100 %
#2378898
b110 &
b110 %
#2378902
b11 &
b11 %
#2378906
b1010 &
b1010 %
#2378910
b101 &
b101 %
#2378914
b10000 &
b10000 %
#2378918
b1000 &
b1000 %
#2378922
b100 &
b100 %
#2378926
b10 &
b10 %
#2378930
b1 &
b1 %
1#
#2378934
b0 &
0#
b0 %
0$
#4500012
