



<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>Index &mdash; MyHDL 0.8 documentation</title>
    
    <link rel="stylesheet" href="_static/myhdl.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '',
        VERSION:     '0.8',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <link rel="top" title="MyHDL 0.8 documentation" href="index.html" /> 
  </head>
  <body>
<div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
<a href="http://www.myhdl.org">
    <img src="_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
</a>
</div>

    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="#" title="General Index"
             accesskey="I">index</a></li>
        <li><a href="index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
      </ul>
    </div>

      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">

   

<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            

<h1 id="index">Index</h1>

<div class="genindex-jumpbox">
 <a href="#_"><strong>_</strong></a>
 | <a href="#A"><strong>A</strong></a>
 | <a href="#B"><strong>B</strong></a>
 | <a href="#C"><strong>C</strong></a>
 | <a href="#D"><strong>D</strong></a>
 | <a href="#E"><strong>E</strong></a>
 | <a href="#G"><strong>G</strong></a>
 | <a href="#H"><strong>H</strong></a>
 | <a href="#I"><strong>I</strong></a>
 | <a href="#J"><strong>J</strong></a>
 | <a href="#L"><strong>L</strong></a>
 | <a href="#M"><strong>M</strong></a>
 | <a href="#N"><strong>N</strong></a>
 | <a href="#P"><strong>P</strong></a>
 | <a href="#R"><strong>R</strong></a>
 | <a href="#S"><strong>S</strong></a>
 | <a href="#T"><strong>T</strong></a>
 | <a href="#U"><strong>U</strong></a>
 | <a href="#V"><strong>V</strong></a>
 | <a href="#W"><strong>W</strong></a>
 
</div>
<h2 id="_">_</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.Signal.__call__">__call__() (Signal method)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl._SliceSignal">_SliceSignal (class in myhdl)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="A">A</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.always">always() (in module myhdl)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.always_comb">always_comb() (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.always_seq">always_seq() (in module myhdl)</a>
  </dt>

      
  <dt><a href="whatsnew/0.6.html#myhdl.analyze">analyze() (in module myhdl)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="manual/reference.html#myhdl.conversion.analyze">(in module myhdl.conversion)</a>
  </dt>

      </dl></dd>
  </dl></td>
</tr></table>

<h2 id="B">B</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.bin">bin() (in module myhdl)</a>
  </dt>

      
  <dt><a href="manual/hwtypes.html#index-2">bit indexing</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/hwtypes.html#index-4">bit slicing</a>
  </dt>

      
  <dt><a href="manual/highlevel.html#index-1">bus-functional procedure</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="C">C</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/rtl.html#index-1">combinatorial logic</a>, <a href="manual/hwtypes.html#index-3">[1]</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.component_declarations">component_declarations (in module myhdl)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="whatsnew/0.6.html#myhdl.toVHDL.component_declarations">(toVHDL attribute)</a>
  </dt>

      </dl></dd>
      
  <dt>
    concat()
  </dt>

      <dd><dl>
        
  <dt><a href="manual/hwtypes.html#index-4">example usage</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.concat">concat() (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.ConcatSignal">ConcatSignal (class in myhdl)</a>
  </dt>

      
  <dt><a href="manual/structure.html#index-1">conditional instantiation</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.Cosimulation">Cosimulation (class in myhdl)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="D">D</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    decorator
  </dt>

      <dd><dl>
        
  <dt><a href="manual/intro.html#index-0">always</a>
  </dt>

        
  <dt><a href="manual/hwtypes.html#index-3">always_comb</a>
  </dt>

        
  <dt><a href="manual/intro.html#index-3">instance</a>
  </dt>

      </dl></dd>
      
  <dt>
    decorators
  </dt>

      <dd><dl>
        
  <dt><a href="manual/background.html#index-3">about</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.delay">delay() (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.downrange">downrange() (in module myhdl)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.Signal.driven">driven (Signal attribute)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.TristateSignal.driver">driver() (TristateSignal method)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="E">E</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    enum()
  </dt>

      <dd><dl>
        
  <dt><a href="manual/rtl.html#index-4">example usage</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.enum">enum() (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/unittest.html#index-0">extreme programming</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="G">G</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    generators
  </dt>

      <dd><dl>
        
  <dt><a href="manual/background.html#index-0">tutorial on</a>
  </dt>

      </dl></dd>
  </dl></td>
</tr></table>

<h2 id="H">H</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="whatsnew/0.7.html#myhdl.toVerilog.header">header (toVerilog attribute)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="whatsnew/0.7.html#myhdl.toVHDL.header">(toVHDL attribute)</a>
  </dt>

      </dl></dd>
  </dl></td>
</tr></table>

<h2 id="I">I</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    instance
  </dt>

      <dd><dl>
        
  <dt><a href="manual/intro.html#index-4">defined</a>
  </dt>

        
  <dt><a href="manual/intro.html#index-6">in Python versus hardware design</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.instance">instance() (in module myhdl)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.instances">instances() (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    intbv
  </dt>

      <dd><dl>
        
  <dt><a href="manual/hwtypes.html#index-0">basic usage</a>
  </dt>

        
  <dt><a href="manual/hwtypes.html#index-1">bit width</a>
  </dt>

        
  <dt><a href="manual/conversion.html#index-0">conversion</a>, <a href="manual/conversion.html#index-1">[1]</a>
  </dt>

        
  <dt><a href="manual/hwtypes.html#index-5">intbv.signed</a>
  </dt>

        
  <dt><a href="manual/hwtypes.html#index-1">max</a>
  </dt>

        
  <dt><a href="manual/hwtypes.html#index-1">min</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.intbv">intbv (class in myhdl)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="J">J</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.join">join() (in module myhdl)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="L">L</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.library">library (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/structure.html#index-2">lists of instances and signals</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="M">M</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.intbv.max">max (intbv attribute)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="manual/reference.html#myhdl.Signal.max">(Signal attribute)</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.intbv.min">min (intbv attribute)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="manual/reference.html#myhdl.Signal.min">(Signal attribute)</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.modbv">modbv (class in myhdl)</a>
  </dt>

      
  <dt>
    modeling
  </dt>

      <dd><dl>
        
  <dt><a href="manual/rtl.html#index-3">Finite State Machine</a>
  </dt>

        
  <dt><a href="manual/rtl.html#index-0">RTL style</a>
  </dt>

        
  <dt><a href="manual/highlevel.html#index-0">high level</a>
  </dt>

        
  <dt><a href="manual/highlevel.html#index-4">memories</a>
  </dt>

        
  <dt><a href="manual/highlevel.html#index-5">object oriented</a>
  </dt>

        
  <dt><a href="manual/structure.html#index-0">structural</a>
  </dt>

      </dl></dd>
  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    module
  </dt>

      <dd><dl>
        
  <dt><a href="manual/intro.html#index-5">in Python versus hardware design</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#module-myhdl">myhdl (module)</a>
  </dt>

      
  <dt><a href="manual/reference.html#module-myhdl.conversion">myhdl.conversion (module)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="N">N</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.name">name (in module myhdl)</a>, <a href="manual/reference.html#myhdl.name">[1]</a>, <a href="manual/reference.html#myhdl.name">[2]</a>
  </dt>

      <dd><dl>
        
  <dt><a href="whatsnew/0.6.html#myhdl.toVHDL.name">(toVHDL attribute)</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.Signal.negedge">negedge (Signal attribute)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.Signal.next">next (Signal attribute)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="whatsnew/0.7.html#myhdl.toVerilog.no_myhdl_header">no_myhdl_header (toVerilog attribute)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="whatsnew/0.7.html#myhdl.toVHDL.no_myhdl_header">(toVHDL attribute)</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.now">now() (in module myhdl)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="P">P</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.Signal.posedge">posedge (Signal attribute)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="R">R</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.Signal.read">read (Signal attribute)</a>
  </dt>

      
  <dt><a href="whatsnew/0.6.html#myhdl.registerSimulator">registerSimulator() (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.ResetSignal">ResetSignal (class in myhdl)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.Simulation.run">run() (Simulation method)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="S">S</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/background.html#index-2">sensitivity list</a>, <a href="manual/highlevel.html#index-3">[1]</a>, <a href="manual/reference.html#index-0">[2]</a>
  </dt>

      
  <dt><a href="manual/rtl.html#index-2">sequential logic</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.Signal">Signal (class in myhdl)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.SignalType">SignalType (class in myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.intbv.signed">signed() (intbv method)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.Simulation">Simulation (class in myhdl)</a>
  </dt>

      
  <dt><a href="whatsnew/0.6.html#myhdl.analyze.simulator">simulator (analyze attribute)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="manual/reference.html#myhdl.conversion.simulator">(in module myhdl.conversion)</a>, <a href="manual/reference.html#myhdl.conversion.simulator">[1]</a>
  </dt>

        
  <dt><a href="whatsnew/0.6.html#myhdl.verify.simulator">(verify attribute)</a>
  </dt>

      </dl></dd>
      
  <dt><a href="manual/reference.html#myhdl.StopSimulation">StopSimulation</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="T">T</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.timescale">timescale (in module myhdl)</a>, <a href="manual/reference.html#myhdl.timescale">[1]</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.toVerilog">toVerilog() (in module myhdl)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.toVHDL">toVHDL() (in module myhdl)</a>
  </dt>

  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.traceSignals">traceSignals() (in module myhdl)</a>
  </dt>

      
  <dt><a href="manual/reference.html#myhdl.TristateSignal">TristateSignal (class in myhdl)</a>
  </dt>

  </dl></td>
</tr></table>

<h2 id="U">U</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    user-defined code
  </dt>

      <dd><dl>
        
  <dt><a href="manual/conversion.html#index-2">description</a>
  </dt>

        
  <dt><a href="manual/conversion_examples.html#index-0">example</a>
  </dt>

      </dl></dd>
  </dl></td>
</tr></table>

<h2 id="V">V</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/reference.html#myhdl.Signal.val">val (Signal attribute)</a>
  </dt>

      
  <dt><a href="whatsnew/0.6.html#myhdl.verify">verify() (in module myhdl)</a>
  </dt>

      <dd><dl>
        
  <dt><a href="manual/reference.html#myhdl.conversion.verify">(in module myhdl.conversion)</a>
  </dt>

      </dl></dd>
  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    Verilog
  </dt>

      <dd><dl>
        
  <dt><a href="manual/background.html#index-1">always block</a>
  </dt>

        
  <dt><a href="manual/intro.html#index-1">non-blocking assignment</a>
  </dt>

      </dl></dd>
      
  <dt>
    VHDL
  </dt>

      <dd><dl>
        
  <dt><a href="manual/background.html#index-1">process</a>
  </dt>

        
  <dt><a href="manual/intro.html#index-1">signal assignment</a>
  </dt>

      </dl></dd>
  </dl></td>
</tr></table>

<h2 id="W">W</h2>
<table style="width: 100%" class="indextable genindextable"><tr>
  <td style="width: 33%" valign="top"><dl>
      
  <dt>
    wait
  </dt>

      <dd><dl>
        
  <dt><a href="manual/intro.html#index-2">for a rising edge</a>
  </dt>

        
  <dt><a href="manual/hwtypes.html#index-3">for a signal value change</a>
  </dt>

        
  <dt><a href="manual/highlevel.html#index-2">for the completion of a generator</a>
  </dt>

      </dl></dd>
  </dl></td>
  <td style="width: 33%" valign="top"><dl>
      
  <dt><a href="manual/rtl.html#index-5">waveform viewing</a>
  </dt>

  </dl></td>
</tr></table>



          </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="#" title="General Index"
             >index</a></li>
        <li><a href="index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer">
        &copy; Copyright 2014, Jan Decaluwe.
      Last updated on Apr 08, 2014.
      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
    </div>
  </body>
</html>