Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 31 20:10:00 2023
| Host         : FIDO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file C:/Users/19878/Desktop/VLSI/lab3/vivado/timing_report.txt
| Design       : CRC_CODEC
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

data_in[0]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[14]
data_in[15]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
mode
rst_n
valid_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

data_out[0]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]
valid_o

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0                   43        0.078        0.000                      0                   43        0.591        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
my_clk  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_clk              0.190        0.000                      0                   43        0.078        0.000                      0                   43        0.591        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        my_clk                      
(none)                      my_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_clk
  To Clock:  my_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.446ns (26.659%)  route 1.227ns (73.341%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.496     2.634    cnt[0]
                                                                      f  data_out[15]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.127     2.761 r  data_out[15]_i_2/O
                         net (fo=16, unplaced)        0.324     3.085    data_out[15]_i_2_n_0
                                                                      r  data_out[0]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     3.128 r  data_out[0]_i_2/O
                         net (fo=1, unplaced)         0.407     3.535    data_out[0]_i_2_n_0
                                                                      r  data_out[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.578 r  data_out[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.578    data_out[0]_i_1_n_0
                         FDCE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[0]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.446ns (26.659%)  route 1.227ns (73.341%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.496     2.634    cnt[0]
                                                                      f  data_out[15]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.127     2.761 r  data_out[15]_i_2/O
                         net (fo=16, unplaced)        0.324     3.085    data_out[15]_i_2_n_0
                                                                      r  data_out[1]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     3.128 r  data_out[1]_i_2/O
                         net (fo=1, unplaced)         0.407     3.535    data_out[1]_i_2_n_0
                                                                      r  data_out[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.578 r  data_out[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.578    data_out[1]_i_1_n_0
                         FDCE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[1]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.446ns (26.659%)  route 1.227ns (73.341%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.496     2.634    cnt[0]
                                                                      f  data_out[15]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.127     2.761 r  data_out[15]_i_2/O
                         net (fo=16, unplaced)        0.324     3.085    data_out[15]_i_2_n_0
                                                                      r  data_out[2]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     3.128 r  data_out[2]_i_2/O
                         net (fo=1, unplaced)         0.407     3.535    data_out[2]_i_2_n_0
                                                                      r  data_out[2]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.578 r  data_out[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.578    data_out[2]_i_1_n_0
                         FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[2]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.446ns (26.659%)  route 1.227ns (73.341%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.496     2.634    cnt[0]
                                                                      f  data_out[15]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.127     2.761 r  data_out[15]_i_2/O
                         net (fo=16, unplaced)        0.324     3.085    data_out[15]_i_2_n_0
                                                                      r  data_out[4]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     3.128 r  data_out[4]_i_2/O
                         net (fo=1, unplaced)         0.407     3.535    data_out[4]_i_2_n_0
                                                                      r  data_out[4]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.578 r  data_out[4]_i_1/O
                         net (fo=1, unplaced)         0.000     3.578    data_out[4]_i_1_n_0
                         FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[4]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.450ns (27.027%)  route 1.215ns (72.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[1]/Q
                         net (fo=23, unplaced)        0.490     2.628    cnt[1]
                                                                      f  data_out[15]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.131     2.759 f  data_out[15]_i_7/O
                         net (fo=4, unplaced)         0.431     3.190    data_out[15]_i_7_n_0
                                                                      f  data_out[13]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.043     3.233 r  data_out[13]_i_4/O
                         net (fo=4, unplaced)         0.294     3.527    data_out[13]_i_4_n_0
                                                                      r  data_out[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     3.570 r  data_out[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.570    data_out[12]_i_1_n_0
                         FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[12]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[12]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.450ns (27.027%)  route 1.215ns (72.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[1]/Q
                         net (fo=23, unplaced)        0.490     2.628    cnt[1]
                                                                      f  data_out[15]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.131     2.759 f  data_out[15]_i_7/O
                         net (fo=4, unplaced)         0.431     3.190    data_out[15]_i_7_n_0
                                                                      f  data_out[13]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.043     3.233 r  data_out[13]_i_4/O
                         net (fo=4, unplaced)         0.294     3.527    data_out[13]_i_4_n_0
                                                                      r  data_out[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     3.570 r  data_out[13]_i_1/O
                         net (fo=1, unplaced)         0.000     3.570    data_out[13]_i_1_n_0
                         FDCE                                         r  data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[13]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.450ns (27.027%)  route 1.215ns (72.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[1]/Q
                         net (fo=23, unplaced)        0.490     2.628    cnt[1]
                                                                      f  data_out[15]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.131     2.759 f  data_out[15]_i_7/O
                         net (fo=4, unplaced)         0.431     3.190    data_out[15]_i_7_n_0
                                                                      f  data_out[13]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.043     3.233 r  data_out[13]_i_4/O
                         net (fo=4, unplaced)         0.294     3.527    data_out[13]_i_4_n_0
                                                                      r  data_out[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     3.570 r  data_out[5]_i_1/O
                         net (fo=1, unplaced)         0.000     3.570    data_out[5]_i_1_n_0
                         FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[5]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 d4_reg/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.442ns (28.261%)  route 1.122ns (71.739%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  d4_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  d4_reg/Q
                         net (fo=7, unplaced)         0.562     2.700    p_0_in[4]
                                                                      r  data_out[7]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.123     2.823 r  data_out[7]_i_5/O
                         net (fo=4, unplaced)         0.294     3.117    data_out[7]_i_5_n_0
                                                                      r  data_out[8]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.160 r  data_out[8]_i_2/O
                         net (fo=4, unplaced)         0.266     3.426    data_out[8]_i_2_n_0
                                                                      r  data_out[8]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.469 r  data_out[8]_i_1/O
                         net (fo=1, unplaced)         0.000     3.469    data_out[8]_i_1_n_0
                         FDCE                                         r  data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[8]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.454ns (29.634%)  route 1.078ns (70.366%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[1]/Q
                         net (fo=23, unplaced)        0.490     2.628    cnt[1]
                                                                      f  data_out[15]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.131     2.759 f  data_out[15]_i_7/O
                         net (fo=4, unplaced)         0.294     3.053    data_out[15]_i_7_n_0
                                                                      f  data_out[10]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.047     3.100 r  data_out[10]_i_4/O
                         net (fo=4, unplaced)         0.294     3.394    data_out[10]_i_4_n_0
                                                                      r  data_out[10]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     3.437 r  data_out[10]_i_1/O
                         net (fo=1, unplaced)         0.000     3.437    data_out[10]_i_1_n_0
                         FDCE                                         r  data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[10]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[10]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (my_clk rise@2.000ns - my_clk rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.454ns (29.634%)  route 1.078ns (70.366%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 3.619 - 2.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 f  cnt_reg[1]/Q
                         net (fo=23, unplaced)        0.490     2.628    cnt[1]
                                                                      f  data_out[15]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.131     2.759 f  data_out[15]_i_7/O
                         net (fo=4, unplaced)         0.294     3.053    data_out[15]_i_7_n_0
                                                                      f  data_out[10]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.047     3.100 r  data_out[10]_i_4/O
                         net (fo=4, unplaced)         0.294     3.394    data_out[10]_i_4_n_0
                                                                      r  data_out[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     3.437 r  data_out[9]_i_1/O
                         net (fo=1, unplaced)         0.000     3.437    data_out[9]_i_1_n_0
                         FDCE                                         r  data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     2.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     3.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     3.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[9]/C
                         clock pessimism              0.141     3.760    
                         clock uncertainty           -0.035     3.724    
                         FDCE (Setup_fdce_C_D)        0.043     3.767    data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.168ns (57.539%)  route 0.124ns (42.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[2]/Q
                         net (fo=19, unplaced)        0.124     0.866    cnt[2]
                                                                      r  cnt[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.930 r  cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.930    cnt[2]_i_1_n_0
                         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            valid_o_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.168ns (57.539%)  route 0.124ns (42.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 f  cnt_reg[2]/Q
                         net (fo=19, unplaced)        0.124     0.866    cnt[2]
                                                                      f  valid_o_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.930 r  valid_o_i_1/O
                         net (fo=1, unplaced)         0.000     0.930    valid_o_i_1_n_0
                         FDCE                                         r  valid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  valid_o_reg/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    valid_o_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.168ns (57.247%)  route 0.125ns (42.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.125     0.867    cnt[0]
                                                                      r  cnt[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.931 r  cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.931    cnt[1]_i_1_n_0
                         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.168ns (57.247%)  route 0.125ns (42.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.125     0.867    cnt[0]
                                                                      r  cnt[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.931 r  cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.931    cnt[3]_i_1_n_0
                         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            d3_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.168ns (57.247%)  route 0.125ns (42.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.125     0.867    cnt[0]
                                                                      r  d3_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.931 r  d3_i_1/O
                         net (fo=1, unplaced)         0.000     0.931    d39_out
                         FDCE                                         r  d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  d3_reg/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    d3_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            d4_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.168ns (57.247%)  route 0.125ns (42.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.125     0.867    cnt[0]
                                                                      r  d4_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.931 r  d4_i_1/O
                         net (fo=1, unplaced)         0.000     0.931    d47_out
                         FDCE                                         r  d4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  d4_reg/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    d4_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            d5_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.168ns (57.247%)  route 0.125ns (42.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.125     0.867    cnt[0]
                                                                      r  d5_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.931 r  d5_i_1/O
                         net (fo=1, unplaced)         0.000     0.931    d55_out
                         FDCE                                         r  d5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  d5_reg/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    d5_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            d6_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.168ns (57.247%)  route 0.125ns (42.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.125     0.867    cnt[0]
                                                                      r  d6_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.931 r  d6_i_1/O
                         net (fo=1, unplaced)         0.000     0.931    d63_out
                         FDCE                                         r  d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  d6_reg/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    d6_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            d7_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.168ns (57.247%)  route 0.125ns (42.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  cnt_reg[0]/Q
                         net (fo=22, unplaced)        0.125     0.867    cnt[0]
                                                                      r  d7_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.931 r  d7_i_1/O
                         net (fo=1, unplaced)         0.000     0.931    d7_i_1_n_0
                         FDCE                                         r  d7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  d7_reg/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    d7_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.170ns (57.828%)  route 0.124ns (42.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 f  cnt_reg[2]/Q
                         net (fo=19, unplaced)        0.124     0.866    cnt[2]
                                                                      f  cnt[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.066     0.932 r  cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.932    cnt[0]_i_1_n_0
                         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.409         2.000       0.591                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                d0_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                d1_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                d2_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         2.000       1.300                d3_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.000       0.650                cnt_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  my_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[0]/Q
                         net (fo=7, unplaced)         0.466     2.604    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[10]/Q
                         net (fo=2, unplaced)         0.466     2.604    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[11]/Q
                         net (fo=2, unplaced)         0.466     2.604    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[12]/Q
                         net (fo=2, unplaced)         0.466     2.604    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[13]/Q
                         net (fo=2, unplaced)         0.466     2.604    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[14]/Q
                         net (fo=2, unplaced)         0.466     2.604    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[15]/Q
                         net (fo=2, unplaced)         0.466     2.604    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[1]/Q
                         net (fo=9, unplaced)         0.466     2.604    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[2]/Q
                         net (fo=9, unplaced)         0.466     2.604    data_out_OBUF[2]
                                                                      r  data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[2]
                                                                      r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 2.491ns (84.230%)  route 0.466ns (15.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  data_out_reg[3]/Q
                         net (fo=7, unplaced)         0.466     2.604    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.258     4.863 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.863    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[0]/Q
                         net (fo=7, unplaced)         0.231     0.973    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[10]/Q
                         net (fo=2, unplaced)         0.231     0.973    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[11]/Q
                         net (fo=2, unplaced)         0.231     0.973    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[12]/Q
                         net (fo=2, unplaced)         0.231     0.973    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[13]/Q
                         net (fo=2, unplaced)         0.231     0.973    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[14]/Q
                         net (fo=2, unplaced)         0.231     0.973    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[15]/Q
                         net (fo=2, unplaced)         0.231     0.973    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[1]/Q
                         net (fo=9, unplaced)         0.231     0.973    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[2]/Q
                         net (fo=9, unplaced)         0.231     0.973    data_out_OBUF[2]
                                                                      r  data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[2]
                                                                      r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.409ns (85.896%)  route 0.231ns (14.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  data_out_reg[3]/Q
                         net (fo=7, unplaced)         0.231     0.973    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.305     2.278 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.278    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  my_clk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            d0_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.919ns  (logic 0.894ns (46.610%)  route 1.024ns (53.390%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
                                                                      r  data_in_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  data_in_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.466     1.228    data_in_IBUF[12]
                                                                      r  d0_i_9/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     1.271 r  d0_i_9/O
                         net (fo=1, unplaced)         0.270     1.541    d0_i_9_n_0
                                                                      r  d0_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  d0_i_5/O
                         net (fo=3, unplaced)         0.288     1.872    d0_i_5_n_0
                                                                      r  d0_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.047     1.919 r  d0_i_2/O
                         net (fo=1, unplaced)         0.000     1.919    d0
                         FDCE                                         r  d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  d0_reg/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            d1_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.915ns  (logic 0.890ns (46.499%)  route 1.024ns (53.501%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
                                                                      f  data_in_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 f  data_in_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.466     1.228    data_in_IBUF[0]
                                                                      f  d0_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     1.271 f  d0_i_7/O
                         net (fo=1, unplaced)         0.270     1.541    d0_i_7_n_0
                                                                      f  d0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  d0_i_4/O
                         net (fo=3, unplaced)         0.288     1.872    d0_i_4_n_0
                                                                      r  d1_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     1.915 r  d1_i_1/O
                         net (fo=1, unplaced)         0.000     1.915    d1
                         FDCE                                         r  d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  d1_reg/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            d2_reg/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.915ns  (logic 0.890ns (46.499%)  route 1.024ns (53.501%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
                                                                      f  data_in_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 f  data_in_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.466     1.228    data_in_IBUF[0]
                                                                      f  d0_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     1.271 f  d0_i_7/O
                         net (fo=1, unplaced)         0.270     1.541    d0_i_7_n_0
                                                                      f  d0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  d0_i_4/O
                         net (fo=3, unplaced)         0.288     1.872    d0_i_4_n_0
                                                                      r  d2_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     1.915 r  d2_i_1/O
                         net (fo=1, unplaced)         0.000     1.915    d211_out
                         FDCE                                         r  d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  d2_reg/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.847ns (45.125%)  route 1.030ns (54.875%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.466     1.228    mode_IBUF
                                                                      r  data_out[7]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.271 r  data_out[7]_i_3/O
                         net (fo=8, unplaced)         0.564     1.835    data_out[7]_i_3_n_0
                                                                      r  data_out[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.878 r  data_out[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.878    data_out[0]_i_1_n_0
                         FDCE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[0]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.847ns (45.125%)  route 1.030ns (54.875%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.466     1.228    mode_IBUF
                                                                      r  data_out[7]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.271 r  data_out[7]_i_3/O
                         net (fo=8, unplaced)         0.564     1.835    data_out[7]_i_3_n_0
                                                                      r  data_out[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.878 r  data_out[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.878    data_out[1]_i_1_n_0
                         FDCE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[1]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.847ns (45.125%)  route 1.030ns (54.875%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.466     1.228    mode_IBUF
                                                                      r  data_out[7]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.271 r  data_out[7]_i_3/O
                         net (fo=8, unplaced)         0.564     1.835    data_out[7]_i_3_n_0
                                                                      r  data_out[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.878 r  data_out[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.878    data_out[2]_i_1_n_0
                         FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[2]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.847ns (45.125%)  route 1.030ns (54.875%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.466     1.228    mode_IBUF
                                                                      r  data_out[7]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.271 r  data_out[7]_i_3/O
                         net (fo=8, unplaced)         0.564     1.835    data_out[7]_i_3_n_0
                                                                      r  data_out[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.878 r  data_out[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.878    data_out[3]_i_1_n_0
                         FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[3]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.847ns (45.125%)  route 1.030ns (54.875%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.466     1.228    mode_IBUF
                                                                      r  data_out[7]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.271 r  data_out[7]_i_3/O
                         net (fo=8, unplaced)         0.564     1.835    data_out[7]_i_3_n_0
                                                                      r  data_out[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.878 r  data_out[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.878    data_out[5]_i_1_n_0
                         FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[5]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.847ns (45.125%)  route 1.030ns (54.875%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.466     1.228    mode_IBUF
                                                                      r  data_out[7]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.271 r  data_out[7]_i_3/O
                         net (fo=8, unplaced)         0.564     1.835    data_out[7]_i_3_n_0
                                                                      r  data_out[6]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.878 r  data_out[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.878    data_out[6]_i_1_n_0
                         FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[6]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.847ns (45.125%)  route 1.030ns (54.875%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.466     1.228    mode_IBUF
                                                                      r  data_out[7]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.271 r  data_out[7]_i_3/O
                         net (fo=8, unplaced)         0.564     1.835    data_out[7]_i_3_n_0
                                                                      r  data_out[7]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.878 r  data_out[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.878    data_out[7]_i_1_n_0
                         FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.654     0.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     1.097    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.439     1.619    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[10]
                            (input port)
  Destination:            data_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    data_in[10]
                                                                      r  data_in_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[10]
                                                                      r  data_out[10]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     0.526 r  data_out[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[10]_i_1_n_0
                         FDCE                                         r  data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[10]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            data_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
                                                                      r  data_in_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[11]
                                                                      r  data_out[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     0.526 r  data_out[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[11]_i_1_n_0
                         FDCE                                         r  data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
                                                                      r  data_in_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[12]
                                                                      r  data_out[12]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     0.526 r  data_out[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[12]_i_1_n_0
                         FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[12]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            data_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
                                                                      r  data_in_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[13]
                                                                      r  data_out[13]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     0.526 r  data_out[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[13]_i_1_n_0
                         FDCE                                         r  data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[13]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[14]
                                                                      r  data_out[14]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.028     0.526 r  data_out[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[14]_i_1_n_0
                         FDCE                                         r  data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[14]/C

Slack:                    inf
  Source:                 data_in[15]
                            (input port)
  Destination:            data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[15] (IN)
                         net (fo=0)                   0.000     0.000    data_in[15]
                                                                      r  data_in_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[15]
                                                                      r  data_out[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.028     0.526 r  data_out[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[15]_i_1_n_0
                         FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[15]/C

Slack:                    inf
  Source:                 data_in[8]
                            (input port)
  Destination:            data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[8] (IN)
                         net (fo=0)                   0.000     0.000    data_in[8]
                                                                      r  data_in_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[8]
                                                                      r  data_out[8]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     0.526 r  data_out[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[8]_i_1_n_0
                         FDCE                                         r  data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[8]/C

Slack:                    inf
  Source:                 data_in[9]
                            (input port)
  Destination:            data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.295ns (56.025%)  route 0.231ns (43.975%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in[9]
                                                                      r  data_in_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[9]
                                                                      r  data_out[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.028     0.526 r  data_out[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.526    data_out[9]_i_1_n_0
                         FDCE                                         r  data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[9]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.323ns (47.876%)  route 0.351ns (52.124%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
                                                                      r  mode_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  mode_IBUF_inst/O
                         net (fo=13, unplaced)        0.231     0.498    mode_IBUF
                                                                      r  data_out[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.028     0.526 r  data_out[3]_i_2/O
                         net (fo=1, unplaced)         0.120     0.646    data_out[3]_i_2_n_0
                                                                      r  data_out[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     0.674 r  data_out[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.674    data_out[3]_i_1_n_0
                         FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[3]/C

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.323ns (47.876%)  route 0.351ns (52.124%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
                                                                      r  data_in_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  data_in_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.231     0.498    data_in_IBUF[5]
                                                                      r  data_out[5]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.028     0.526 r  data_out[5]_i_2/O
                         net (fo=1, unplaced)         0.120     0.646    data_out[5]_i_2_n_0
                                                                      r  data_out[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.028     0.674 r  data_out[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.674    data_out[5]_i_1_n_0
                         FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, unplaced)        0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  data_out_reg[5]/C





