// Seed: 2605989754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_5;
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10
);
  wire id_12;
  assign id_4 = 1'b0;
  module_0(
      id_12, id_12, id_12, id_12
  );
endmodule
