$date
	Fri Aug 17 12:36:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " data_in $end
$var reg 2 # data_select [1:0] $end
$scope module e_0 $end
$var wire 1 $ demux_in $end
$var wire 2 % demux_select [1:0] $end
$var reg 4 & demux_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
bx #
1"
b0 !
$end
#1
b0 #
b0 %
#2
b1 #
b1 %
#3
b10 #
b10 %
#4
b11 #
b11 %
#14
