Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Mar 17 15:34:03 2018
| Host         : hy running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_wrapper_timing_summary_routed.rpt -rpx zynq_wrapper_timing_summary_routed.rpx
| Design       : zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.321        0.000                      0                15139        0.035        0.000                      0                15139        2.124        0.000                       0                  7304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.375}        6.749           148.170         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.321        0.000                      0                15139        0.035        0.000                      0                15139        2.124        0.000                       0                  7304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[553]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.580ns (9.072%)  route 5.813ns (90.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.503 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.813     9.213    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X17Y35         LUT4 (Prop_lut4_I1_O)        0.124     9.337 r  accelerator/vecgen/padded_data[553]_i_1/O
                         net (fo=1, routed)           0.000     9.337    accelerator/vecgen/padded_data[553]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[553]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.575     9.503    accelerator/vecgen/FCLK_CLK0
    SLICE_X17Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[553]/C
                         clock pessimism              0.230     9.733    
                         clock uncertainty           -0.107     9.626    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)        0.032     9.658    accelerator/vecgen/padded_data_reg[553]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[621]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.580ns (9.077%)  route 5.809ns (90.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.505 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.809     9.209    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.333 r  accelerator/vecgen/padded_data[621]_i_1/O
                         net (fo=1, routed)           0.000     9.333    accelerator/vecgen/padded_data[621]_i_1_n_0
    SLICE_X11Y37         FDRE                                         r  accelerator/vecgen/padded_data_reg[621]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.577     9.505    accelerator/vecgen/FCLK_CLK0
    SLICE_X11Y37         FDRE                                         r  accelerator/vecgen/padded_data_reg[621]/C
                         clock pessimism              0.230     9.735    
                         clock uncertainty           -0.107     9.628    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031     9.659    accelerator/vecgen/padded_data_reg[621]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[561]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 0.580ns (9.015%)  route 5.854ns (90.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 9.504 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.854     9.254    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.378 r  accelerator/vecgen/padded_data[561]_i_1/O
                         net (fo=1, routed)           0.000     9.378    accelerator/vecgen/padded_data[561]_i_1_n_0
    SLICE_X22Y39         FDRE                                         r  accelerator/vecgen/padded_data_reg[561]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.576     9.505    accelerator/vecgen/FCLK_CLK0
    SLICE_X22Y39         FDRE                                         r  accelerator/vecgen/padded_data_reg[561]/C
                         clock pessimism              0.230     9.734    
                         clock uncertainty           -0.107     9.627    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.077     9.704    accelerator/vecgen/padded_data_reg[561]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 0.580ns (9.130%)  route 5.773ns (90.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.505 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.773     9.173    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X13Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.297 r  accelerator/vecgen/padded_data[589]_i_1/O
                         net (fo=1, routed)           0.000     9.297    accelerator/vecgen/padded_data[589]_i_1_n_0
    SLICE_X13Y38         FDRE                                         r  accelerator/vecgen/padded_data_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.577     9.505    accelerator/vecgen/FCLK_CLK0
    SLICE_X13Y38         FDRE                                         r  accelerator/vecgen/padded_data_reg[589]/C
                         clock pessimism              0.230     9.735    
                         clock uncertainty           -0.107     9.628    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.029     9.657    accelerator/vecgen/padded_data_reg[589]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[605]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.132%)  route 5.771ns (90.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.505 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.771     9.171    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X13Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.295 r  accelerator/vecgen/padded_data[605]_i_1/O
                         net (fo=1, routed)           0.000     9.295    accelerator/vecgen/padded_data[605]_i_1_n_0
    SLICE_X13Y38         FDRE                                         r  accelerator/vecgen/padded_data_reg[605]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.577     9.505    accelerator/vecgen/FCLK_CLK0
    SLICE_X13Y38         FDRE                                         r  accelerator/vecgen/padded_data_reg[605]/C
                         clock pessimism              0.230     9.735    
                         clock uncertainty           -0.107     9.628    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.031     9.659    accelerator/vecgen/padded_data_reg[605]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 0.580ns (9.080%)  route 5.808ns (90.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 9.504 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.808     9.208    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X18Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.332 r  accelerator/vecgen/padded_data[571]_i_1/O
                         net (fo=1, routed)           0.000     9.332    accelerator/vecgen/padded_data[571]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  accelerator/vecgen/padded_data_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.576     9.505    accelerator/vecgen/FCLK_CLK0
    SLICE_X18Y37         FDRE                                         r  accelerator/vecgen/padded_data_reg[571]/C
                         clock pessimism              0.230     9.734    
                         clock uncertainty           -0.107     9.627    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)        0.077     9.704    accelerator/vecgen/padded_data_reg[571]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[587]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.580ns (9.083%)  route 5.806ns (90.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 9.504 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.806     9.206    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X18Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.330 r  accelerator/vecgen/padded_data[587]_i_1/O
                         net (fo=1, routed)           0.000     9.330    accelerator/vecgen/padded_data[587]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  accelerator/vecgen/padded_data_reg[587]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.576     9.505    accelerator/vecgen/FCLK_CLK0
    SLICE_X18Y37         FDRE                                         r  accelerator/vecgen/padded_data_reg[587]/C
                         clock pessimism              0.230     9.734    
                         clock uncertainty           -0.107     9.627    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)        0.081     9.708    accelerator/vecgen/padded_data_reg[587]
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[527]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 0.580ns (9.092%)  route 5.800ns (90.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.503 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.800     9.200    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X12Y35         LUT4 (Prop_lut4_I1_O)        0.124     9.324 r  accelerator/vecgen/padded_data[527]_i_1/O
                         net (fo=1, routed)           0.000     9.324    accelerator/vecgen/padded_data[527]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[527]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.575     9.503    accelerator/vecgen/FCLK_CLK0
    SLICE_X12Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[527]/C
                         clock pessimism              0.230     9.733    
                         clock uncertainty           -0.107     9.626    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)        0.077     9.703    accelerator/vecgen/padded_data_reg[527]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.580ns (9.092%)  route 5.799ns (90.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.503 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.799     9.199    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X16Y36         LUT4 (Prop_lut4_I1_O)        0.124     9.323 r  accelerator/vecgen/padded_data[521]_i_1/O
                         net (fo=1, routed)           0.000     9.323    accelerator/vecgen/padded_data[521]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  accelerator/vecgen/padded_data_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.575     9.503    accelerator/vecgen/FCLK_CLK0
    SLICE_X16Y36         FDRE                                         r  accelerator/vecgen/padded_data_reg[521]/C
                         clock pessimism              0.230     9.733    
                         clock uncertainty           -0.107     9.626    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.077     9.703    accelerator/vecgen/padded_data_reg[521]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[601]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.580ns (9.096%)  route 5.797ns (90.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.503 - 6.749 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.650     2.944    accelerator/vecgen/FCLK_CLK0
    SLICE_X40Y26         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.797     9.197    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X12Y35         LUT4 (Prop_lut4_I1_O)        0.124     9.321 r  accelerator/vecgen/padded_data[601]_i_1/O
                         net (fo=1, routed)           0.000     9.321    accelerator/vecgen/padded_data[601]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[601]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        1.575     9.503    accelerator/vecgen/FCLK_CLK0
    SLICE_X12Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[601]/C
                         clock pessimism              0.230     9.733    
                         clock uncertainty           -0.107     9.626    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)        0.081     9.707    accelerator/vecgen/padded_data_reg[601]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.578     0.914    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/FCLK_CLK0
    SLICE_X55Y14         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/wr_data_reg[1]/Q
                         net (fo=1, routed)           0.106     1.161    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/wr_data[1]
    RAMB18_X3Y5          RAMB18E1                                     r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.887     1.253    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/FCLK_CLK0
    RAMB18_X3Y5          RAMB18E1                                     r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.971    
    RAMB18_X3Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.126    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.578     0.914    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/FCLK_CLK0
    SLICE_X55Y14         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[1]/Q
                         net (fo=1, routed)           0.106     1.161    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data[1]
    RAMB18_X3Y6          RAMB18E1                                     r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.883     1.249    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/FCLK_CLK0
    RAMB18_X3Y6          RAMB18E1                                     r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.967    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.122    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/packer/data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.923%)  route 0.202ns (52.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.558     0.894    accelerator/PU_GEN[0].u_PU/packer/FCLK_CLK0
    SLICE_X44Y14         FDRE                                         r  accelerator/PU_GEN[0].u_PU/packer/data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  accelerator/PU_GEN[0].u_PU/packer/data_reg[41]/Q
                         net (fo=1, routed)           0.202     1.237    accelerator/PU_GEN[0].u_PU/packer/pe_neuron_write_data[41]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  accelerator/PU_GEN[0].u_PU/packer/wr_data[9]_i_1__4/O
                         net (fo=1, routed)           0.000     1.282    accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/dcount_d_reg[0][9]
    SLICE_X53Y13         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.820     1.186    accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/FCLK_CLK0
    SLICE_X53Y13         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.091     1.242    accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/wr_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.600%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.578     0.914    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/FCLK_CLK0
    SLICE_X57Y16         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[6]/Q
                         net (fo=1, routed)           0.127     1.182    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data[6]
    RAMB18_X3Y6          RAMB18E1                                     r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.883     1.249    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/FCLK_CLK0
    RAMB18_X3Y6          RAMB18E1                                     r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/CLKARDCLK
                         clock pessimism             -0.263     0.986    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.141    accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/din_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/REGISTER_STAGES[1].din_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.195%)  route 0.219ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.557     0.893    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/FCLK_CLK0
    SLICE_X44Y16         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/din_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/din_delay_reg[0]/Q
                         net (fo=1, routed)           0.219     1.252    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/din_delay_reg_n_0_[0]
    SLICE_X50Y16         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/REGISTER_STAGES[1].din_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.818     1.184    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/FCLK_CLK0
    SLICE_X50Y16         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/REGISTER_STAGES[1].din_delay_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.060     1.209    accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/macc_en_delay/REGISTER_STAGES[1].din_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.557     0.893    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/FCLK_CLK0
    SLICE_X47Y51         FDRE                                         r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/Q
                         net (fo=12, routed)          0.227     1.261    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.825     1.191    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.216    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.557     0.893    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/FCLK_CLK0
    SLICE_X47Y51         FDRE                                         r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/Q
                         net (fo=12, routed)          0.227     1.261    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.825     1.191    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA_D1/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.216    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.557     0.893    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/FCLK_CLK0
    SLICE_X47Y51         FDRE                                         r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/Q
                         net (fo=12, routed)          0.227     1.261    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.825     1.191    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.216    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.557     0.893    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/FCLK_CLK0
    SLICE_X47Y51         FDRE                                         r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/Q
                         net (fo=12, routed)          0.227     1.261    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.825     1.191    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB_D1/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.216    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.557     0.893    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/FCLK_CLK0
    SLICE_X47Y51         FDRE                                         r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/wr_pointer_reg[0]/Q
                         net (fo=12, routed)          0.227     1.261    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7305, routed)        0.825     1.191    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMC/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.216    accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/mem_reg_0_15_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.749
Sources:            { zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB36_X1Y7   accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.749       3.805      RAMB36_X1Y7   accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y6   accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y5   accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y3   accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y4   accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y7   accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y2   accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X2Y4   accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X2Y5   accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/pe_buffer/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y48  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y39  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X22Y43  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X22Y43  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_12_17/RAMA_D1/CLK



