* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 20 2025 12:46:12

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : N_224_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_31_wire_logic_cluster/lc_7/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_31_wire_logic_cluster/lc_7/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_31_wire_logic_cluster/lc_7/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_31_wire_logic_cluster/lc_7/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_31_wire_logic_cluster/lc_7/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_29_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_29_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_30_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_30_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_30_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_30_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_30_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_30_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_28_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_28_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_28_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_28_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_29_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_29_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_29_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_29_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_29_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_29_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_29_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_29_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_29_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_29_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_29_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_29_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_29_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_28_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_27_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_27_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_27_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_28_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_26_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

End 

Net : STATSR_cnv_0
T_6_25_wire_logic_cluster/lc_7/out
T_4_25_sp12_h_l_1
T_14_25_sp4_h_l_10
T_17_25_sp4_v_t_38
T_17_29_sp4_v_t_38
T_17_33_lc_trk_g0_3
T_17_33_wire_gbuf/in

End 

Net : fsm_ctrl_inst1_CLK_uC_1_i
T_6_24_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g1_1
T_6_25_wire_logic_cluster/lc_7/in_3

T_6_24_wire_logic_cluster/lc_1/out
T_6_24_lc_trk_g2_1
T_6_24_wire_logic_cluster/lc_0/in_3

End 

Net : toggle_clk_uC4_0
T_6_25_wire_logic_cluster/lc_6/out
T_6_25_lc_trk_g1_6
T_6_25_input_2_7
T_6_25_wire_logic_cluster/lc_7/in_2

T_6_25_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g1_6
T_6_24_wire_logic_cluster/lc_0/in_1

T_6_25_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g1_6
T_6_24_wire_logic_cluster/lc_1/in_0

End 

Net : config_register_latched_dec_inst1.DYNSR_cnvZ0Z_0
T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_5_24_lc_trk_g0_2
T_5_24_wire_logic_cluster/lc_0/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

T_6_24_wire_logic_cluster/lc_0/out
T_6_20_sp12_v_t_23
T_6_23_lc_trk_g3_3
T_6_23_wire_logic_cluster/lc_1/cen

End 

Net : fsm_ctrl_inst1.current_state_i_g_0
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_22_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_22_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_18_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_20_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_20_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_20_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_20_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_20_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_20_wire_logic_cluster/lc_2/cen

End 

Net : fsm_ctrl_inst1.current_state_i_0
T_7_21_wire_logic_cluster/lc_7/out
T_5_21_sp4_h_l_11
T_4_17_sp4_v_t_41
T_0_17_span4_horz_4
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : fsm_ctrl_inst1.current_stateZ0Z_0
T_6_22_wire_logic_cluster/lc_1/out
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_7_20_sp4_v_t_46
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_6_19_sp12_v_t_22
T_6_26_lc_trk_g2_2
T_6_26_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_22_sp4_h_l_10
T_4_22_lc_trk_g1_2
T_4_22_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_5_22_sp4_h_l_10
T_4_22_lc_trk_g1_2
T_4_22_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_22_sp4_h_l_10
T_4_22_lc_trk_g1_2
T_4_22_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_22_sp4_h_l_10
T_4_22_lc_trk_g1_2
T_4_22_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g2_1
T_6_22_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_4/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_2/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_0/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g0_1
T_7_22_wire_logic_cluster/lc_2/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g0_1
T_7_22_wire_logic_cluster/lc_0/in_1

T_6_22_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g2_1
T_6_22_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_5/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_5/in_3

T_6_22_wire_logic_cluster/lc_1/out
T_7_20_sp4_v_t_46
T_7_24_sp4_v_t_39
T_7_26_lc_trk_g3_2
T_7_26_input_2_7
T_7_26_wire_logic_cluster/lc_7/in_2

End 

Net : fsm_ctrl_inst1.current_state_ns_0_i_0_1_0
T_7_24_wire_logic_cluster/lc_0/out
T_7_20_sp4_v_t_37
T_6_22_lc_trk_g0_0
T_6_22_wire_logic_cluster/lc_1/in_1

End 

Net : fsm_ctrl_inst1.current_stateZ0Z_1
T_6_22_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_41
T_7_24_lc_trk_g1_1
T_7_24_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g3_4
T_5_22_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_41
T_7_24_lc_trk_g1_1
T_7_24_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_26_lc_trk_g2_0
T_6_26_wire_logic_cluster/lc_3/in_1

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g3_4
T_5_22_wire_logic_cluster/lc_2/in_1

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_4_18_sp4_v_t_40
T_4_19_lc_trk_g2_0
T_4_19_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_4_18_sp4_v_t_40
T_4_19_lc_trk_g2_0
T_4_19_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_4_18_sp4_v_t_40
T_4_19_lc_trk_g2_0
T_4_19_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_6_16_sp4_v_t_38
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_41
T_4_21_sp4_h_l_4
T_3_21_lc_trk_g1_4
T_3_21_wire_logic_cluster/lc_5/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_7/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_3_18_sp4_h_l_8
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_5/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_4_18_sp4_v_t_40
T_4_19_lc_trk_g2_0
T_4_19_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_6_16_sp4_v_t_38
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_41
T_7_17_sp4_v_t_41
T_7_18_lc_trk_g2_1
T_7_18_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_6_16_sp4_v_t_38
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_4_18_sp4_v_t_40
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_4_18_sp4_v_t_40
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_4_18_sp4_v_t_40
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_0_22_span12_horz_4
T_2_22_lc_trk_g0_0
T_2_22_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_7/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_5/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_41
T_4_21_sp4_h_l_4
T_4_21_lc_trk_g1_1
T_4_21_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_41
T_4_21_sp4_h_l_4
T_3_21_lc_trk_g1_4
T_3_21_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_6
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_3_18_sp4_h_l_8
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_3_18_sp4_h_l_8
T_3_18_lc_trk_g0_5
T_3_18_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_0_22_span12_horz_4
T_2_22_lc_trk_g0_0
T_2_22_wire_logic_cluster/lc_7/in_1

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_7/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_5/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_5
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_5
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_5
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_5
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_7/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_5/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_2/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_4/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_6/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_1/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_3/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_7/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_0/in_0

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_14_sp12_v_t_23
T_6_17_lc_trk_g3_3
T_6_17_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_5
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_5
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_5
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_5/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_5/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_5/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_4/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_44
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_0/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_1/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_7/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g3_4
T_6_22_wire_logic_cluster/lc_4/in_1

T_6_22_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g1_4
T_7_22_wire_logic_cluster/lc_2/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_5_22_sp4_h_l_0
T_8_22_sp4_v_t_37
T_7_26_lc_trk_g1_0
T_7_26_wire_logic_cluster/lc_7/in_0

End 

Net : fsm_ctrl_inst1.current_state_i_1
T_5_22_wire_logic_cluster/lc_0/out
T_5_22_sp4_h_l_5
T_4_18_sp4_v_t_47
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_22_sp4_h_l_5
T_4_18_sp4_v_t_47
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_22_sp4_h_l_5
T_4_18_sp4_v_t_47
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_22_sp4_h_l_5
T_4_18_sp4_v_t_47
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_19_sp4_v_t_40
T_6_23_sp4_h_l_11
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_19_sp4_v_t_40
T_6_23_sp4_h_l_11
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_19_sp4_v_t_40
T_6_23_sp4_h_l_11
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_19_sp4_v_t_40
T_6_23_sp4_h_l_11
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_19_sp4_v_t_40
T_6_23_sp4_h_l_11
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_18_sp12_v_t_23
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_18_sp12_v_t_23
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_18_sp12_v_t_23
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_18_sp12_v_t_23
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_18_sp12_v_t_23
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_18_sp12_v_t_23
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_5_18_sp12_v_t_23
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_5_22_wire_logic_cluster/lc_0/out
T_6_18_sp4_v_t_36
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_6_18_sp4_v_t_36
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_3/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_6_18_sp4_v_t_36
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_5/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_0/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_2/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_4/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_6/in_0

End 

Net : fsm_ctrl_inst1.current_state_23_d_i
T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g1_6
T_7_25_wire_logic_cluster/lc_1/in_0

T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g1_6
T_7_25_wire_logic_cluster/lc_3/in_0

T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g0_6
T_7_25_wire_logic_cluster/lc_0/in_0

T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g0_6
T_7_25_wire_logic_cluster/lc_2/in_0

T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g1_6
T_7_25_wire_logic_cluster/lc_4/in_1

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_0
T_9_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_4/in_0

End 

Net : fsm_ctrl_inst1.counter_idlee_0_i
T_6_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g3_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g3_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g3_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g3_3
T_7_25_wire_logic_cluster/lc_0/cen

T_6_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g3_3
T_7_25_wire_logic_cluster/lc_0/cen

End 

Net : fsm_ctrl_inst1.N_122_2
T_7_24_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_42
T_6_22_lc_trk_g3_2
T_6_22_input_2_1
T_6_22_wire_logic_cluster/lc_1/in_2

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_2
T_7_25_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_1/in_3

T_7_25_wire_logic_cluster/lc_2/out
T_6_26_lc_trk_g1_2
T_6_26_wire_logic_cluster/lc_2/in_3

T_7_25_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g1_2
T_7_25_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_1
T_7_25_wire_logic_cluster/lc_1/out
T_7_24_lc_trk_g0_1
T_7_24_wire_logic_cluster/lc_0/in_1

T_7_25_wire_logic_cluster/lc_1/out
T_6_26_lc_trk_g0_1
T_6_26_wire_logic_cluster/lc_2/in_1

T_7_25_wire_logic_cluster/lc_1/out
T_7_25_lc_trk_g3_1
T_7_25_wire_logic_cluster/lc_1/in_1

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_0
T_7_25_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g0_0
T_7_24_input_2_0
T_7_24_wire_logic_cluster/lc_0/in_2

T_7_25_wire_logic_cluster/lc_0/out
T_7_25_lc_trk_g3_0
T_7_25_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_3
T_7_25_wire_logic_cluster/lc_3/out
T_7_24_lc_trk_g1_3
T_7_24_wire_logic_cluster/lc_1/in_1

T_7_25_wire_logic_cluster/lc_3/out
T_6_26_lc_trk_g1_3
T_6_26_wire_logic_cluster/lc_2/in_0

T_7_25_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_3/in_1

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_51
T_16_27_wire_logic_cluster/lc_0/out
T_16_28_lc_trk_g0_0
T_16_28_wire_logic_cluster/lc_5/in_1

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_78
T_13_25_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g0_1
T_13_24_wire_logic_cluster/lc_0/in_1

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_41
T_17_28_wire_logic_cluster/lc_1/out
T_17_27_lc_trk_g0_1
T_17_27_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.toggle_clk_uCZ0Z1
T_7_26_wire_logic_cluster/lc_7/out
T_7_26_lc_trk_g1_7
T_7_26_wire_logic_cluster/lc_7/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_7_26_lc_trk_g1_7
T_7_26_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_35
T_16_29_wire_logic_cluster/lc_1/out
T_17_29_lc_trk_g0_1
T_17_29_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.counter_statZ0Z_3
T_6_21_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g1_3
T_5_22_wire_logic_cluster/lc_1/in_3

T_6_21_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g1_3
T_6_22_wire_logic_cluster/lc_2/in_0

T_6_21_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_ctrl_inst1.counter_idlelde_0_a3_0_cascade_
T_6_26_wire_logic_cluster/lc_2/ltout
T_6_26_wire_logic_cluster/lc_3/in_2

End 

Net : fsm_ctrl_inst1.counter_state_0_i
T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_2/cen

T_5_22_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_2/cen

End 

Net : fsm_ctrl_inst1.un1_counter_statlt5_0_cascade_
T_5_22_wire_logic_cluster/lc_1/ltout
T_5_22_wire_logic_cluster/lc_2/in_2

End 

Net : fsm_ctrl_inst1.counter_statZ0Z_4
T_6_21_wire_logic_cluster/lc_4/out
T_5_22_lc_trk_g0_4
T_5_22_wire_logic_cluster/lc_1/in_1

T_6_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g3_4
T_6_21_wire_logic_cluster/lc_4/in_1

T_6_21_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g0_4
T_6_22_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_4
T_7_25_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g0_4
T_6_26_input_2_2
T_6_26_wire_logic_cluster/lc_2/in_2

T_7_25_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g1_4
T_7_24_wire_logic_cluster/lc_0/in_3

T_7_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g0_4
T_7_25_wire_logic_cluster/lc_4/in_0

End 

Net : fsm_ctrl_inst1.N_119_0
T_7_23_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g2_0
T_6_22_wire_logic_cluster/lc_4/in_0

T_7_23_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g2_0
T_6_22_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.counter_dinZ0Z_2
T_7_23_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_0/in_0

T_7_23_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_2/in_0

T_7_23_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g0_4
T_7_23_input_2_4
T_7_23_wire_logic_cluster/lc_4/in_2

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_82
T_12_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_83
T_11_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_84
T_10_24_wire_logic_cluster/lc_7/out
T_9_24_lc_trk_g3_7
T_9_24_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_85
T_9_24_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g2_5
T_9_24_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_86
T_9_24_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g0_6
T_9_23_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_9
T_12_27_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g2_1
T_12_27_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_4
T_10_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g1_5
T_11_24_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_0
T_6_23_wire_logic_cluster/lc_0/out
T_6_23_lc_trk_g2_0
T_6_23_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_1
T_6_23_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g1_1
T_5_24_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_10
T_6_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g0_2
T_6_23_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_11
T_6_23_wire_logic_cluster/lc_3/out
T_6_23_lc_trk_g0_3
T_6_23_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_24
T_16_30_wire_logic_cluster/lc_2/out
T_16_31_lc_trk_g1_2
T_16_31_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_12
T_6_23_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g0_4
T_6_23_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_13
T_6_23_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g2_5
T_6_23_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_14
T_6_23_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g2_6
T_6_23_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_2
T_5_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g1_5
T_5_24_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.toggle_clk_uC2Z0Z_0
T_7_26_wire_logic_cluster/lc_3/out
T_7_26_lc_trk_g3_3
T_7_26_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.toggle_clk_uC3Z0Z_0
T_7_26_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g2_1
T_6_25_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_3
T_5_24_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g2_1
T_5_24_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_4
T_5_24_wire_logic_cluster/lc_0/out
T_5_24_lc_trk_g2_0
T_5_24_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_5
T_5_24_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g0_3
T_5_24_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_6
T_5_24_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g1_4
T_5_24_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_7
T_5_24_wire_logic_cluster/lc_2/out
T_5_24_lc_trk_g2_2
T_5_24_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_8
T_5_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g2_7
T_5_24_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_9
T_5_24_wire_logic_cluster/lc_6/out
T_6_23_lc_trk_g3_6
T_6_23_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_1
T_10_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_10
T_12_27_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g2_0
T_12_27_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_11
T_12_27_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g1_7
T_12_27_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_12
T_12_27_wire_logic_cluster/lc_3/out
T_13_27_lc_trk_g0_3
T_13_27_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_13
T_13_27_wire_logic_cluster/lc_4/out
T_13_27_lc_trk_g0_4
T_13_27_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_14
T_13_27_wire_logic_cluster/lc_1/out
T_13_27_lc_trk_g2_1
T_13_27_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_15
T_13_27_wire_logic_cluster/lc_0/out
T_13_27_lc_trk_g2_0
T_13_27_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_16
T_13_27_wire_logic_cluster/lc_7/out
T_14_27_lc_trk_g1_7
T_14_27_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_17
T_14_27_wire_logic_cluster/lc_3/out
T_15_27_lc_trk_g0_3
T_15_27_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_18
T_15_27_wire_logic_cluster/lc_2/out
T_15_27_lc_trk_g0_2
T_15_27_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_19
T_15_27_wire_logic_cluster/lc_7/out
T_16_28_lc_trk_g3_7
T_16_28_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_2
T_10_24_wire_logic_cluster/lc_6/out
T_10_24_lc_trk_g2_6
T_10_24_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_20
T_16_28_wire_logic_cluster/lc_7/out
T_16_29_lc_trk_g0_7
T_16_29_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_21
T_16_29_wire_logic_cluster/lc_0/out
T_16_30_lc_trk_g1_0
T_16_30_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_22
T_16_30_wire_logic_cluster/lc_0/out
T_16_30_lc_trk_g3_0
T_16_30_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_23
T_16_30_wire_logic_cluster/lc_6/out
T_16_30_lc_trk_g3_6
T_16_30_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_25
T_16_31_wire_logic_cluster/lc_0/out
T_16_31_lc_trk_g1_0
T_16_31_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_26
T_16_31_wire_logic_cluster/lc_2/out
T_16_31_lc_trk_g0_2
T_16_31_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_27
T_16_31_wire_logic_cluster/lc_1/out
T_16_31_lc_trk_g3_1
T_16_31_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_28
T_16_31_wire_logic_cluster/lc_7/out
T_16_31_lc_trk_g2_7
T_16_31_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_29
T_16_31_wire_logic_cluster/lc_4/out
T_16_30_lc_trk_g0_4
T_16_30_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_3
T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_30
T_16_30_wire_logic_cluster/lc_3/out
T_16_30_lc_trk_g1_3
T_16_30_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_31
T_16_30_wire_logic_cluster/lc_5/out
T_16_30_lc_trk_g1_5
T_16_30_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_32
T_16_30_wire_logic_cluster/lc_7/out
T_16_29_lc_trk_g1_7
T_16_29_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_33
T_16_29_wire_logic_cluster/lc_3/out
T_16_29_lc_trk_g0_3
T_16_29_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_34
T_16_29_wire_logic_cluster/lc_6/out
T_16_29_lc_trk_g2_6
T_16_29_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_36
T_17_29_wire_logic_cluster/lc_4/out
T_17_29_lc_trk_g1_4
T_17_29_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_37
T_17_29_wire_logic_cluster/lc_6/out
T_17_28_lc_trk_g0_6
T_17_28_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_38
T_17_28_wire_logic_cluster/lc_3/out
T_17_28_lc_trk_g1_3
T_17_28_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_39
T_17_28_wire_logic_cluster/lc_5/out
T_17_28_lc_trk_g2_5
T_17_28_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_40
T_17_28_wire_logic_cluster/lc_2/out
T_17_28_lc_trk_g0_2
T_17_28_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_42
T_17_27_wire_logic_cluster/lc_4/out
T_17_27_lc_trk_g1_4
T_17_27_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_43
T_17_27_wire_logic_cluster/lc_2/out
T_17_27_lc_trk_g0_2
T_17_27_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_44
T_17_27_wire_logic_cluster/lc_5/out
T_17_27_lc_trk_g2_5
T_17_27_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_45
T_17_27_wire_logic_cluster/lc_6/out
T_17_27_lc_trk_g2_6
T_17_27_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_46
T_17_27_wire_logic_cluster/lc_3/out
T_17_27_lc_trk_g1_3
T_17_27_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_47
T_17_27_wire_logic_cluster/lc_7/out
T_17_27_lc_trk_g1_7
T_17_27_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_48
T_17_27_wire_logic_cluster/lc_1/out
T_16_27_lc_trk_g2_1
T_16_27_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_49
T_16_27_wire_logic_cluster/lc_6/out
T_16_27_lc_trk_g3_6
T_16_27_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_5
T_11_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_50
T_16_27_wire_logic_cluster/lc_4/out
T_16_27_lc_trk_g1_4
T_16_27_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_52
T_16_28_wire_logic_cluster/lc_5/out
T_16_28_lc_trk_g1_5
T_16_28_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_53
T_16_28_wire_logic_cluster/lc_3/out
T_16_28_lc_trk_g1_3
T_16_28_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_54
T_16_28_wire_logic_cluster/lc_1/out
T_16_28_lc_trk_g2_1
T_16_28_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_55
T_16_28_wire_logic_cluster/lc_4/out
T_15_28_lc_trk_g3_4
T_15_28_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_56
T_15_28_wire_logic_cluster/lc_0/out
T_15_29_lc_trk_g1_0
T_15_29_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_57
T_15_29_wire_logic_cluster/lc_0/out
T_15_29_lc_trk_g3_0
T_15_29_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_58
T_15_29_wire_logic_cluster/lc_6/out
T_15_29_lc_trk_g2_6
T_15_29_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_59
T_15_29_wire_logic_cluster/lc_7/out
T_15_29_lc_trk_g2_7
T_15_29_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_6
T_12_24_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g1_0
T_12_25_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_60
T_15_29_wire_logic_cluster/lc_2/out
T_14_29_lc_trk_g3_2
T_14_29_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_61
T_14_29_wire_logic_cluster/lc_4/out
T_14_29_lc_trk_g0_4
T_14_29_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_62
T_14_29_wire_logic_cluster/lc_3/out
T_14_29_lc_trk_g1_3
T_14_29_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_63
T_14_29_wire_logic_cluster/lc_1/out
T_14_29_lc_trk_g2_1
T_14_29_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_64
T_14_29_wire_logic_cluster/lc_6/out
T_14_29_lc_trk_g3_6
T_14_29_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_65
T_14_29_wire_logic_cluster/lc_0/out
T_14_28_lc_trk_g1_0
T_14_28_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_66
T_14_28_wire_logic_cluster/lc_6/out
T_14_28_lc_trk_g2_6
T_14_28_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_67
T_14_28_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g2_7
T_14_28_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_68
T_14_28_wire_logic_cluster/lc_4/out
T_14_28_lc_trk_g1_4
T_14_28_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_69
T_14_28_wire_logic_cluster/lc_0/out
T_14_28_lc_trk_g2_0
T_14_28_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_7
T_12_25_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g0_4
T_12_26_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_70
T_14_28_wire_logic_cluster/lc_5/out
T_14_28_lc_trk_g2_5
T_14_28_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_71
T_14_28_wire_logic_cluster/lc_2/out
T_14_28_lc_trk_g0_2
T_14_28_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_72
T_14_28_wire_logic_cluster/lc_3/out
T_14_27_lc_trk_g0_3
T_14_27_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_73
T_14_27_wire_logic_cluster/lc_2/out
T_14_26_lc_trk_g1_2
T_14_26_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_74
T_14_26_wire_logic_cluster/lc_2/out
T_14_26_lc_trk_g0_2
T_14_26_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_75
T_14_26_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g0_3
T_14_26_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_76
T_14_26_wire_logic_cluster/lc_6/out
T_13_25_lc_trk_g3_6
T_13_25_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_77
T_13_25_wire_logic_cluster/lc_4/out
T_13_25_lc_trk_g0_4
T_13_25_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_79
T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g2_0
T_13_24_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_8
T_12_26_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g1_1
T_12_27_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_80
T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g2_1
T_13_24_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_81
T_13_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.counter_dinZ0Z_1
T_7_23_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g2_5
T_7_23_wire_logic_cluster/lc_0/in_1

T_7_23_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g2_5
T_7_23_wire_logic_cluster/lc_2/in_1

T_7_23_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g2_5
T_7_23_wire_logic_cluster/lc_4/in_1

T_7_23_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g2_5
T_7_23_input_2_5
T_7_23_wire_logic_cluster/lc_5/in_2

End 

Net : fsm_ctrl_inst1.counter_dinZ0Z_3
T_7_23_wire_logic_cluster/lc_3/out
T_7_23_lc_trk_g1_3
T_7_23_input_2_0
T_7_23_wire_logic_cluster/lc_0/in_2

T_7_23_wire_logic_cluster/lc_3/out
T_7_23_lc_trk_g1_3
T_7_23_input_2_2
T_7_23_wire_logic_cluster/lc_2/in_2

End 

Net : fsm_ctrl_inst1.counter_statZ0Z_0
T_6_21_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_0/in_1

T_6_21_wire_logic_cluster/lc_0/out
T_6_22_lc_trk_g1_0
T_6_22_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_ctrl_inst1.counter_stat_cry_5
T_6_21_wire_logic_cluster/lc_5/cout
T_6_21_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.counter_statZ0Z_5
T_6_21_wire_logic_cluster/lc_5/out
T_5_22_lc_trk_g1_5
T_5_22_wire_logic_cluster/lc_2/in_0

T_6_21_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g1_5
T_6_21_wire_logic_cluster/lc_5/in_1

T_6_21_wire_logic_cluster/lc_5/out
T_6_22_lc_trk_g0_5
T_6_22_wire_logic_cluster/lc_3/in_0

End 

Net : fsm_ctrl_inst1.counter_dinZ0Z_0
T_7_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_0/in_3

T_7_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_2/in_3

T_7_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_1/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_5/in_0

T_7_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.counter_statZ0Z_1
T_6_21_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g3_1
T_6_21_wire_logic_cluster/lc_1/in_1

T_6_21_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g0_1
T_6_22_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.counter_stat_cry_4
T_6_21_wire_logic_cluster/lc_4/cout
T_6_21_wire_logic_cluster/lc_5/in_3

Net : fsm_ctrl_inst1.counter_statZ0Z_6
T_6_21_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g1_6
T_5_22_wire_logic_cluster/lc_2/in_3

T_6_21_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g0_6
T_6_22_input_2_2
T_6_22_wire_logic_cluster/lc_2/in_2

T_6_21_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g3_6
T_6_21_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.counter_statZ0Z_2
T_6_21_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g1_2
T_6_21_wire_logic_cluster/lc_2/in_1

T_6_21_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g0_2
T_6_22_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_ctrl_inst1.counter_stat_cry_3
T_6_21_wire_logic_cluster/lc_3/cout
T_6_21_wire_logic_cluster/lc_4/in_3

Net : fsm_ctrl_inst1.counter_idle_cry_3
T_7_25_wire_logic_cluster/lc_3/cout
T_7_25_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.current_state_ns_i_a3_0_4_1_cascade_
T_6_22_wire_logic_cluster/lc_2/ltout
T_6_22_wire_logic_cluster/lc_3/in_2

End 

Net : fsm_ctrl_inst1.current_state_ns_i_a3_0_5_1_cascade_
T_6_22_wire_logic_cluster/lc_3/ltout
T_6_22_wire_logic_cluster/lc_4/in_2

End 

Net : fsm_ctrl_inst1.counter_idle_cry_2
T_7_25_wire_logic_cluster/lc_2/cout
T_7_25_wire_logic_cluster/lc_3/in_3

Net : fsm_ctrl_inst1.counter_stat_cry_2
T_6_21_wire_logic_cluster/lc_2/cout
T_6_21_wire_logic_cluster/lc_3/in_3

Net : fsm_ctrl_inst1.counter_idle_cry_1
T_7_25_wire_logic_cluster/lc_1/cout
T_7_25_wire_logic_cluster/lc_2/in_3

Net : fsm_ctrl_inst1.counter_stat_cry_1
T_6_21_wire_logic_cluster/lc_1/cout
T_6_21_wire_logic_cluster/lc_2/in_3

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_20
T_3_20_wire_logic_cluster/lc_6/out
T_3_19_sp4_v_t_44
T_2_22_lc_trk_g3_4
T_2_22_wire_logic_cluster/lc_7/in_0

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_15
T_4_22_wire_logic_cluster/lc_1/out
T_5_22_sp4_h_l_2
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_2/in_0

End 

Net : fsm_ctrl_inst1.counter_idle_cry_0
T_7_25_wire_logic_cluster/lc_0/cout
T_7_25_wire_logic_cluster/lc_1/in_3

Net : fsm_ctrl_inst1.counter_stat_cry_0
T_6_21_wire_logic_cluster/lc_0/cout
T_6_21_wire_logic_cluster/lc_1/in_3

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_34
T_4_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_5
T_6_19_lc_trk_g3_0
T_6_19_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_73
T_3_18_wire_logic_cluster/lc_0/out
T_3_18_sp4_h_l_5
T_5_18_lc_trk_g3_0
T_5_18_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_9
T_5_20_wire_logic_cluster/lc_6/out
T_5_20_sp4_h_l_1
T_4_20_lc_trk_g1_1
T_4_20_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_4
T_5_23_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_40
T_5_21_lc_trk_g2_0
T_5_21_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_19
T_5_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_1
T_3_20_lc_trk_g1_4
T_3_20_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.N_105_cascade_
T_7_23_wire_logic_cluster/lc_2/ltout
T_7_23_wire_logic_cluster/lc_3/in_2

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_87
T_7_20_wire_logic_cluster/lc_4/out
T_7_19_sp4_v_t_40
T_7_22_lc_trk_g0_0
T_7_22_input_2_2
T_7_22_wire_logic_cluster/lc_2/in_2

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_18
T_7_20_wire_logic_cluster/lc_5/out
T_6_20_sp4_h_l_2
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_29
T_3_19_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g3_6
T_4_20_wire_logic_cluster/lc_3/in_0

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_59
T_6_18_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g0_0
T_6_19_wire_logic_cluster/lc_4/in_0

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_52
T_7_19_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_4/in_0

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_76
T_5_18_wire_logic_cluster/lc_3/out
T_6_17_lc_trk_g2_3
T_6_17_wire_logic_cluster/lc_7/in_0

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_82
T_5_19_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g2_0
T_4_18_wire_logic_cluster/lc_0/in_0

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_15
T_5_19_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g2_2
T_6_20_wire_logic_cluster/lc_4/in_0

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_5
T_6_19_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g0_0
T_6_20_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_31
T_4_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_32
T_5_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g1_3
T_5_19_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_35
T_6_19_wire_logic_cluster/lc_6/out
T_7_19_lc_trk_g1_6
T_7_19_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_36
T_7_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g3_2
T_7_19_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_51
T_7_19_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g2_7
T_7_19_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_38
T_7_19_wire_logic_cluster/lc_1/out
T_7_20_lc_trk_g1_1
T_7_20_wire_logic_cluster/lc_1/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_2
T_5_19_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g0_6
T_5_20_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_4
T_6_20_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g1_0
T_6_19_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_40
T_7_20_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g0_0
T_7_20_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_53
T_6_18_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_62
T_5_20_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g0_4
T_4_21_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_60
T_6_19_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_44
T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g2_7
T_6_20_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_45
T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g3_2
T_6_20_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_56
T_6_18_wire_logic_cluster/lc_1/out
T_6_18_lc_trk_g0_1
T_6_18_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_64
T_3_22_wire_logic_cluster/lc_0/out
T_3_22_lc_trk_g2_0
T_3_22_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_5
T_5_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g1_7
T_5_21_wire_logic_cluster/lc_1/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_7
T_5_20_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g0_0
T_5_20_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_71
T_3_20_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g0_3
T_3_19_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_72
T_3_19_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g1_2
T_3_18_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_48
T_6_19_wire_logic_cluster/lc_1/out
T_6_19_lc_trk_g0_1
T_6_19_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_74
T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_wire_logic_cluster/lc_1/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_22
T_2_22_wire_logic_cluster/lc_0/out
T_3_22_lc_trk_g0_0
T_3_22_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_23
T_3_22_wire_logic_cluster/lc_3/out
T_3_22_lc_trk_g1_3
T_3_22_wire_logic_cluster/lc_1/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_78
T_6_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g0_5
T_7_18_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_80
T_6_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g3_7
T_5_19_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_24
T_3_22_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g0_1
T_3_21_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_83
T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g0_0
T_4_18_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_84
T_4_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g0_5
T_5_18_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_25
T_3_21_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g1_6
T_3_20_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_58
T_6_18_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g0_3
T_6_18_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_2
T_5_23_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g2_2
T_5_23_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_27
T_3_20_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g0_7
T_3_19_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_13
T_4_22_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g3_6
T_4_22_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_12
T_4_22_wire_logic_cluster/lc_2/out
T_4_22_lc_trk_g3_2
T_4_22_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_11
T_5_21_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g1_4
T_4_22_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_8
T_5_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g2_2
T_5_21_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_9
T_5_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g3_5
T_5_21_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_0
T_5_20_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_12
T_4_20_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g0_4
T_4_19_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_28
T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g1_4
T_3_19_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_17
T_6_20_wire_logic_cluster/lc_3/out
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_3
T_5_20_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g0_5
T_6_20_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_77
T_6_17_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g0_7
T_6_18_input_2_5
T_6_18_wire_logic_cluster/lc_5/in_2

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_37
T_7_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_39
T_7_20_wire_logic_cluster/lc_1/out
T_7_20_lc_trk_g2_1
T_7_20_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_75
T_5_19_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g1_1
T_5_18_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_41
T_7_20_wire_logic_cluster/lc_7/out
T_7_20_lc_trk_g2_7
T_7_20_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_42
T_7_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g2_6
T_6_20_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_43
T_6_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g3_1
T_6_20_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_79
T_7_18_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g0_2
T_6_19_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_8
T_5_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g0_3
T_5_20_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_46
T_6_20_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g0_6
T_6_19_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_81
T_5_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g2_7
T_5_19_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_47
T_6_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g1_3
T_6_19_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_49
T_6_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g0_2
T_7_19_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_50
T_7_19_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g1_3
T_7_19_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_85
T_5_18_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g2_4
T_6_19_wire_logic_cluster/lc_5/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_86
T_6_19_wire_logic_cluster/lc_5/out
T_7_20_lc_trk_g2_5
T_7_20_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_54
T_6_18_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_55
T_6_18_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g1_7
T_6_18_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_3
T_5_23_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g0_3
T_5_23_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_57
T_6_18_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g2_6
T_6_18_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_6
T_6_20_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g2_5
T_5_20_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_14
T_4_22_wire_logic_cluster/lc_0/out
T_4_22_lc_trk_g2_0
T_4_22_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_61
T_5_20_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g2_7
T_5_20_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_63
T_4_21_wire_logic_cluster/lc_7/out
T_3_22_lc_trk_g0_7
T_3_22_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_65
T_3_22_wire_logic_cluster/lc_7/out
T_3_22_lc_trk_g2_7
T_3_22_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_10
T_5_21_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g0_3
T_5_21_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_1
T_5_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g1_4
T_5_23_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_0
T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g2_1
T_5_23_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_6
T_5_21_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g2_1
T_5_21_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_66
T_3_22_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g1_4
T_3_22_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_7
T_5_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_68
T_3_22_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g0_6
T_3_21_wire_logic_cluster/lc_5/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_67
T_3_22_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g3_2
T_3_22_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_21
T_2_22_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g2_7
T_2_22_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_1
T_5_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_10
T_4_20_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_11
T_4_20_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g1_6
T_4_20_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_69
T_3_21_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g1_5
T_3_20_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_13
T_4_19_wire_logic_cluster/lc_7/out
T_4_19_lc_trk_g2_7
T_4_19_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_14
T_4_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_26
T_3_20_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_16
T_6_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g0_4
T_6_20_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_70
T_3_20_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g3_1
T_3_20_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_30
T_4_20_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g0_3
T_4_19_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_statZ0Z_33
T_5_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g2_5
T_4_19_wire_logic_cluster/lc_0/in_3

End 

Net : MOSI
T_7_22_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g1_2
T_6_23_wire_logic_cluster/lc_0/in_3

T_7_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_9
T_10_22_sp4_v_t_44
T_9_24_lc_trk_g2_1
T_9_24_wire_logic_cluster/lc_4/in_3

End 

Net : CLK_fast_0_c_g
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_17_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_31_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_31_wire_logic_cluster/lc_3/clk

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_87
T_9_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g0_2
T_7_23_wire_logic_cluster/lc_7/in_3

End 

Net : CLK_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_26_glb2local_2
T_7_26_lc_trk_g0_6
T_7_26_wire_logic_cluster/lc_7/in_3

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_15
T_6_23_wire_logic_cluster/lc_7/out
T_7_23_lc_trk_g1_7
T_7_23_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_7_25_0_
Net : bfn_6_21_0_
Net : SEL_REG
T_7_22_wire_logic_cluster/lc_0/out
T_7_23_lc_trk_g1_0
T_7_23_wire_logic_cluster/lc_7/in_0

T_7_22_wire_logic_cluster/lc_0/out
T_7_20_sp4_v_t_45
T_6_24_lc_trk_g2_0
T_6_24_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_0/out
T_7_20_sp4_v_t_45
T_7_24_sp4_v_t_46
T_6_25_lc_trk_g3_6
T_6_25_wire_logic_cluster/lc_7/in_0

End 

Net : SDO_signal_out_c
T_7_23_wire_logic_cluster/lc_7/out
T_5_23_sp12_h_l_1
T_4_11_sp12_v_t_22
T_4_10_sp4_v_t_46
T_4_6_sp4_v_t_42
T_0_6_span4_horz_1
T_0_2_span4_vert_t_12
T_0_3_lc_trk_g0_4
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : RST_N_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_28_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_30_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_30_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_30_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_30_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_30_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_30_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_29_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_31_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_31_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_31_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_31_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_31_wire_logic_cluster/lc_5/s_r

End 

Net : RST_N_c_i
T_1_16_wire_logic_cluster/lc_0/out
T_0_16_lc_trk_g1_0
T_0_16_wire_gbuf/in

End 

Net : RST_N_c
T_0_16_wire_io_cluster/io_0/D_IN_0
T_1_16_lc_trk_g1_4
T_1_16_wire_logic_cluster/lc_0/in_3

End 

