[
    {
        "header": "Abstract",
        "images": [
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_intro.png",
                "caption": "Figure 1:Comparison of efficient networks on ImageNet-1K[10]classification.The family of our EfficientViM, marked asredandbluestars, shows the best speed-accuracy trade-offs. ‚úù indicates the model trained with distillation following[63].",
                "position": 80
            }
        ]
    },
    {
        "header": "1Introduction",
        "images": []
    },
    {
        "header": "2Preliminaries",
        "images": []
    },
    {
        "header": "3Method",
        "images": [
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/layer1.png",
                "caption": "(a)NC-SSD layer",
                "position": 379
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/layer1.png",
                "caption": "(a)NC-SSD layer",
                "position": 382
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/layer2.png",
                "caption": "(b)HSM-SSD layer",
                "position": 387
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_break.png",
                "caption": "Figure 3:Runtime breakdown of HSM-SSD with EfficientViM-M2.Matrix multiplication is the only factor affecting FLOPs, while the others highlighted in red are memory-bounded.",
                "position": 444
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_arch.png",
                "caption": "Figure 4:(left) Overall architecture and (right) block design of EfficientViM.The dotted line indicates a skip connection for multi-stage hidden state fusion (MSF). Illustration of the HSM-SSD layer in the EfficientViM block is presented inFigure2.",
                "position": 480
            }
        ]
    },
    {
        "header": "4Experiments",
        "images": [
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_scale.png",
                "caption": "Figure 5:Latency comparison of recent efficient networks for an extremely high-resolution image.",
                "position": 1590
            }
        ]
    },
    {
        "header": "5Related Works",
        "images": [
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_abl_main.png",
                "caption": "Figure 6:Ablation studies on EfficientViM.Refer toTable8for the corresponding models.Redline indicates the Pareto frontier of EfficientViM.",
                "position": 2061
            }
        ]
    },
    {
        "header": "6Conclusion",
        "images": []
    },
    {
        "header": "AImplementation Details",
        "images": []
    },
    {
        "header": "BDense Predictions",
        "images": [
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_abl.png",
                "caption": "(a)Ablations on the token mixer and head design (C-F).",
                "position": 2500
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_abl.png",
                "caption": "(a)Ablations on the token mixer and head design (C-F).",
                "position": 2503
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/fig_abl2.png",
                "caption": "(b)Ablations on Multi-stage fusion and # states (G-J).",
                "position": 2509
            }
        ]
    },
    {
        "header": "CAblation Studies",
        "images": []
    },
    {
        "header": "DComparison of HSM-SSD with NC-SSD",
        "images": [
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/erf_resnet.png",
                "caption": "(a)ResNet50",
                "position": 2592
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/erf_resnet.png",
                "caption": "(a)ResNet50",
                "position": 2595
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/erf_deit.png",
                "caption": "(b)DeiT-S",
                "position": 2600
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/erf_swin.png",
                "caption": "(c)Swin-T",
                "position": 2605
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/erf_vmamba.png",
                "caption": "(d)VMamba-T",
                "position": 2610
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/erf_vssd.png",
                "caption": "(e)VSSD-T",
                "position": 2615
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/erf_effvim.png",
                "caption": "(f)EfficientViM-M4",
                "position": 2620
            }
        ]
    },
    {
        "header": "EEffective Receptive Field of HSM-SSD",
        "images": []
    },
    {
        "header": "FCPU & Mobile Latency",
        "images": [
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/scale_mobile.png",
                "caption": "(a)Mobile latency comparison.",
                "position": 2736
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/scale_mobile.png",
                "caption": "(a)Mobile latency comparison.",
                "position": 2739
            },
            {
                "img": "https://arxiv.org/html/2411.15241/extracted/6014356/figure/scale_cpu.png",
                "caption": "(b)CPU latency comparison.",
                "position": 2744
            }
        ]
    },
    {
        "header": "GProof for Proposition 1",
        "images": []
    },
    {
        "header": "References",
        "images": []
    }
]