Analysis & Synthesis report for RamAndFlash
Sun Jun 12 19:05:46 2016
Quartus II 64-Bit Version 10.1 Build 153 11/29/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|present_state
 12. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|present_state
 13. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next
 14. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_state
 15. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next
 16. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state
 17. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver
 18. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter
 19. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver
 20. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 21. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_master_FSM:master_FSM|master_state
 22. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_slave_FSM:slave_FSM|slave_state
 23. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_master_FSM:master_FSM|master_state
 24. State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM|slave_state
 25. Registers Protected by Synthesis
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Multiplexer Restructuring Statistics (Restructuring Performed)
 31. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0
 32. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_bit_pipe:endofpacket_bit_pipe
 37. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1
 38. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 39. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 40. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 41. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 42. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_bit_pipe:endofpacket_bit_pipe
 43. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated
 44. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated
 45. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated
 46. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated
 47. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated
 48. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_scf1:auto_generated
 49. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated
 50. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
 51. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 52. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 53. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
 54. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 55. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 56. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 57. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 58. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 59. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 60. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 61. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram|altsyncram_fd22:auto_generated
 62. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll
 63. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3
 64. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram
 65. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram
 66. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave
 67. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_d572:auto_generated
 68. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_n8i1:auto_generated
 69. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO
 70. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated
 71. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_hm6:rdptr_g1p
 72. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_d4c:wrptr_g1p
 73. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_c4c:wrptr_gp
 74. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram
 75. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp
 76. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15
 77. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_brp
 78. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_bwp
 79. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp
 80. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19
 81. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_sf81:FIFOram
 82. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram
 83. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch
 84. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch
 85. Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch
 86. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 87. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 88. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 89. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 90. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 91. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 92. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 93. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 94. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 95. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 97. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht
 99. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
101. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
103. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
104. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
105. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
106. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
107. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
109. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
111. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
112. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
113. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
114. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
115. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
116. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
117. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
118. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
119. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
120. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
121. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
122. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
123. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
124. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out
126. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO
127. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma
128. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory
129. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom
130. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer
131. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO
132. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma
133. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer
134. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler
135. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler
136. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height
137. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
138. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width
139. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller
140. Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
141. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
142. altsyncram Parameter Settings by Entity Instance
143. altmult_add Parameter Settings by Entity Instance
144. scfifo Parameter Settings by Entity Instance
145. dcfifo Parameter Settings by Entity Instance
146. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch"
147. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch"
148. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch"
149. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
150. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller"
151. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler"
152. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler"
153. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma"
154. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer"
155. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma"
156. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender:the_video_alpha_blender"
157. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sysid:the_sysid"
158. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
159. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1"
160. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1"
161. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_altpll_mpa2:sd1"
162. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|mmc_spi_spi_control_port_arbitrator:the_mmc_spi_spi_control_port"
163. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
164. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
165. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1"
166. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1_in_arbitrator:the_RamAndFlash_sopc_clock_1_in"
167. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0"
168. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0_in_arbitrator:the_RamAndFlash_sopc_clock_0_in"
169. Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst"
170. Elapsed Time Per Partition
171. Analysis & Synthesis Messages
172. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 12 19:05:45 2016    ;
; Quartus II 64-Bit Version          ; 10.1 Build 153 11/29/2010 SJ Web Edition ;
; Revision Name                      ; RamAndFlash                              ;
; Top-level Entity Name              ; RamAndFlash                              ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 6,049                                    ;
;     Total combinational functions  ; 4,857                                    ;
;     Dedicated logic registers      ; 3,552                                    ;
; Total registers                    ; 3552                                     ;
; Total pins                         ; 158                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 202,752                                  ;
; Embedded Multiplier 9-bit elements ; 4                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; RamAndFlash        ; RamAndFlash        ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                        ;
+------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+
; pll.v                                    ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/pll.v                                     ;
; video_character_buffer_with_dma.v        ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/video_character_buffer_with_dma.v         ;
; video_dual_clock_buffer.v                ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/video_dual_clock_buffer.v                 ;
; video_vga_controller.v                   ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/video_vga_controller.v                    ;
; video_pixel_buffer_dma.v                 ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/video_pixel_buffer_dma.v                  ;
; video_rgb_resampler.v                    ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/video_rgb_resampler.v                     ;
; video_scaler.v                           ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/video_scaler.v                            ;
; video_alpha_blender.v                    ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/video_alpha_blender.v                     ;
; ps2_0.v                                  ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/ps2_0.v                                   ;
; RamAndFlash.v                            ; yes             ; User Verilog HDL File                  ; I:/cpu/s1013353_hw14/sopc/RamAndFlash.v                             ;
; ramandflash_sopc.v                       ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/ramandflash_sopc.v                        ;
; ramandflash_sopc_clock_0.v               ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/ramandflash_sopc_clock_0.v                ;
; altera_std_synchronizer.v                ; yes             ; Megafunction                           ; i:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v ;
; ramandflash_sopc_clock_1.v               ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/ramandflash_sopc_clock_1.v                ;
; cpu.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File  ; I:/cpu/s1013353_hw14/sopc/cpu.v                                     ;
; cpu_test_bench.v                         ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/cpu_test_bench.v                          ;
; altsyncram.tdf                           ; yes             ; Megafunction                           ; i:/altera/quartus/libraries/megafunctions/altsyncram.tdf            ;
; db/altsyncram_3id1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_3id1.tdf                    ;
; db/altsyncram_74g1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_74g1.tdf                    ;
; cpu_ic_tag_ram.mif                       ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/cpu_ic_tag_ram.mif                        ;
; db/altsyncram_2of1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_2of1.tdf                    ;
; cpu_bht_ram.mif                          ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/cpu_bht_ram.mif                           ;
; db/altsyncram_26f1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_26f1.tdf                    ;
; cpu_rf_ram_a.mif                         ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/cpu_rf_ram_a.mif                          ;
; db/altsyncram_36f1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_36f1.tdf                    ;
; cpu_rf_ram_b.mif                         ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/cpu_rf_ram_b.mif                          ;
; db/altsyncram_scf1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_scf1.tdf                    ;
; cpu_dc_tag_ram.mif                       ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/cpu_dc_tag_ram.mif                        ;
; db/altsyncram_bcf1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_bcf1.tdf                    ;
; db/altsyncram_i2d1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_i2d1.tdf                    ;
; cpu_mult_cell.v                          ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/cpu_mult_cell.v                           ;
; altmult_add.tdf                          ; yes             ; Megafunction                           ; i:/altera/quartus/libraries/megafunctions/altmult_add.tdf           ;
; db/mult_add_dfr2.tdf                     ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/mult_add_dfr2.tdf                      ;
; db/ded_mult_br81.tdf                     ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/ded_mult_br81.tdf                      ;
; db/dffpipe_93c.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/dffpipe_93c.tdf                        ;
; db/mult_add_ffr2.tdf                     ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/mult_add_ffr2.tdf                      ;
; db/altsyncram_6472.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_6472.tdf                    ;
; cpu_ociram_default_contents.mif          ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/cpu_ociram_default_contents.mif           ;
; cpu_oci_test_bench.v                     ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/cpu_oci_test_bench.v                      ;
; db/altsyncram_n802.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_n802.tdf                    ;
; cpu_jtag_debug_module_wrapper.v          ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/cpu_jtag_debug_module_wrapper.v           ;
; cpu_jtag_debug_module_tck.v              ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/cpu_jtag_debug_module_tck.v               ;
; cpu_jtag_debug_module_sysclk.v           ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/cpu_jtag_debug_module_sysclk.v            ;
; sld_virtual_jtag_basic.v                 ; yes             ; Megafunction                           ; i:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;
; jtag_uart.v                              ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/jtag_uart.v                               ;
; scfifo.tdf                               ; yes             ; Megafunction                           ; i:/altera/quartus/libraries/megafunctions/scfifo.tdf                ;
; db/scfifo_aq21.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/scfifo_aq21.tdf                        ;
; db/a_dpfifo_h031.tdf                     ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_dpfifo_h031.tdf                      ;
; db/a_fefifo_7cf.tdf                      ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_fefifo_7cf.tdf                       ;
; db/cntr_4n7.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cntr_4n7.tdf                           ;
; db/dpram_ek21.tdf                        ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/dpram_ek21.tdf                         ;
; db/altsyncram_i0m1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_i0m1.tdf                    ;
; db/cntr_omb.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cntr_omb.tdf                           ;
; alt_jtag_atlantic.v                      ; yes             ; Encrypted Megafunction                 ; i:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;
; mmc_spi.v                                ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/mmc_spi.v                                 ;
; onchip_memory.v                          ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/onchip_memory.v                           ;
; db/altsyncram_fd22.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_fd22.tdf                    ;
; onchip_memory.hex                        ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/onchip_memory.hex                         ;
; pio_btn0.v                               ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/pio_btn0.v                                ;
; pio_led.v                                ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/pio_led.v                                 ;
; pio_seg7.v                               ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/pio_seg7.v                                ;
; pio_sw.v                                 ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/pio_sw.v                                  ;
; altera_up_ps2.v                          ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_ps2.v                           ;
; altera_up_ps2_data_in.v                  ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_ps2_data_in.v                   ;
; altera_up_ps2_command_out.v              ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_ps2_command_out.v               ;
; db/scfifo_6v31.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/scfifo_6v31.tdf                        ;
; db/a_dpfifo_pm31.tdf                     ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_dpfifo_pm31.tdf                      ;
; db/altsyncram_4ud1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_4ud1.tdf                    ;
; db/cmpr_cr8.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cmpr_cr8.tdf                           ;
; db/cntr_n8b.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cntr_n8b.tdf                           ;
; db/cntr_497.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cntr_497.tdf                           ;
; db/cntr_o8b.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cntr_o8b.tdf                           ;
; sdram.v                                  ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/sdram.v                                   ;
; sysid.v                                  ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/sysid.v                                   ;
; timer.v                                  ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/timer.v                                   ;
; altera_up_video_alpha_blender_simple.v   ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_video_alpha_blender_simple.v    ;
; db/altsyncram_d572.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_d572.tdf                    ;
; altera_up_video_128_character_rom.v      ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_video_128_character_rom.v       ;
; db/altsyncram_n8i1.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_n8i1.tdf                    ;
; altera_up_video_char_mode_rom_128.mif    ; yes             ; Auto-Found Memory Initialization File  ; I:/cpu/s1013353_hw14/sopc/altera_up_video_char_mode_rom_128.mif     ;
; dcfifo.tdf                               ; yes             ; Megafunction                           ; i:/altera/quartus/libraries/megafunctions/dcfifo.tdf                ;
; db/dcfifo_qsj1.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/dcfifo_qsj1.tdf                        ;
; db/a_gray2bin_kfb.tdf                    ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_gray2bin_kfb.tdf                     ;
; db/a_graycounter_hm6.tdf                 ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_graycounter_hm6.tdf                  ;
; db/a_graycounter_d4c.tdf                 ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_graycounter_d4c.tdf                  ;
; db/a_graycounter_c4c.tdf                 ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_graycounter_c4c.tdf                  ;
; db/altsyncram_gnu.tdf                    ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_gnu.tdf                     ;
; db/alt_synch_pipe_26d.tdf                ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/alt_synch_pipe_26d.tdf                 ;
; db/dffpipe_1v8.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/dffpipe_1v8.tdf                        ;
; db/dffpipe_0v8.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/dffpipe_0v8.tdf                        ;
; db/alt_synch_pipe_36d.tdf                ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/alt_synch_pipe_36d.tdf                 ;
; db/dffpipe_2v8.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/dffpipe_2v8.tdf                        ;
; db/cmpr_156.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cmpr_156.tdf                           ;
; db/mux_a18.tdf                           ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/mux_a18.tdf                            ;
; db/scfifo_83a1.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/scfifo_83a1.tdf                        ;
; db/a_dpfifo_tq31.tdf                     ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_dpfifo_tq31.tdf                      ;
; db/altsyncram_sf81.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_sf81.tdf                    ;
; db/cmpr_br8.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cmpr_br8.tdf                           ;
; db/cntr_m8b.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cntr_m8b.tdf                           ;
; db/cntr_397.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/cntr_397.tdf                           ;
; altera_up_video_scaler_multiply_height.v ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_video_scaler_multiply_height.v  ;
; db/scfifo_kf31.tdf                       ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/scfifo_kf31.tdf                        ;
; db/a_dpfifo_7731.tdf                     ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/a_dpfifo_7731.tdf                      ;
; db/altsyncram_4g81.tdf                   ; yes             ; Auto-Generated Megafunction            ; I:/cpu/s1013353_hw14/sopc/db/altsyncram_4g81.tdf                    ;
; altera_up_video_scaler_multiply_width.v  ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_video_scaler_multiply_width.v   ;
; altera_up_avalon_video_vga_timing.v      ; yes             ; Auto-Found Verilog HDL File            ; I:/cpu/s1013353_hw14/sopc/altera_up_avalon_video_vga_timing.v       ;
; sld_hub.vhd                              ; yes             ; Encrypted Megafunction                 ; i:/altera/quartus/libraries/megafunctions/sld_hub.vhd               ;
; sld_rom_sr.vhd                           ; yes             ; Encrypted Megafunction                 ; i:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;
+------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 6,049          ;
;                                             ;                ;
; Total combinational functions               ; 4857           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2416           ;
;     -- 3 input functions                    ; 1589           ;
;     -- <=2 input functions                  ; 852            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4403           ;
;     -- arithmetic mode                      ; 454            ;
;                                             ;                ;
; Total registers                             ; 3552           ;
;     -- Dedicated logic registers            ; 3552           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 158            ;
; Total memory bits                           ; 202752         ;
; Embedded Multiplier 9-bit elements          ; 4              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3218           ;
; Total fan-out                               ; 35507          ;
; Average fan-out                             ; 3.90           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                           ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RamAndFlash                                                                                                                               ; 4857 (2)          ; 3552 (0)     ; 202752      ; 4            ; 0       ; 2         ; 158  ; 0            ; |RamAndFlash                                                                                                                                                                                                                                                                  ;              ;
;    |RamAndFlash_sopc:RamAndFlash_inst|                                                                                                     ; 4733 (0)          ; 3476 (0)     ; 202752      ; 4            ; 0       ; 2         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst                                                                                                                                                                                                                                ;              ;
;       |RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|                                                                              ; 32 (17)           ; 130 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0                                                                                                                                                                          ;              ;
;          |RamAndFlash_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                           ;              ;
;          |RamAndFlash_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                        ;              ;
;          |RamAndFlash_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                       ;              ;
;          |RamAndFlash_sopc_clock_0_master_FSM:master_FSM|                                                                                  ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_master_FSM:master_FSM                                                                                                                           ;              ;
;          |RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM|                                                                                    ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM                                                                                                                             ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                            ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ;              ;
;       |RamAndFlash_sopc_clock_0_in_arbitrator:the_RamAndFlash_sopc_clock_0_in|                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0_in_arbitrator:the_RamAndFlash_sopc_clock_0_in                                                                                                                                                         ;              ;
;       |RamAndFlash_sopc_clock_0_out_arbitrator:the_RamAndFlash_sopc_clock_0_out|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0_out_arbitrator:the_RamAndFlash_sopc_clock_0_out                                                                                                                                                       ;              ;
;       |RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|                                                                              ; 25 (1)            ; 136 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1                                                                                                                                                                          ;              ;
;          |RamAndFlash_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                           ;              ;
;          |RamAndFlash_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                        ;              ;
;          |RamAndFlash_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                          ;              ;
;          |RamAndFlash_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                       ;              ;
;          |RamAndFlash_sopc_clock_1_master_FSM:master_FSM|                                                                                  ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_master_FSM:master_FSM                                                                                                                           ;              ;
;          |RamAndFlash_sopc_clock_1_slave_FSM:slave_FSM|                                                                                    ; 13 (13)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_slave_FSM:slave_FSM                                                                                                                             ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ;              ;
;       |RamAndFlash_sopc_clock_1_in_arbitrator:the_RamAndFlash_sopc_clock_1_in|                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1_in_arbitrator:the_RamAndFlash_sopc_clock_1_in                                                                                                                                                         ;              ;
;       |RamAndFlash_sopc_clock_1_out_arbitrator:the_RamAndFlash_sopc_clock_1_out|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1_out_arbitrator:the_RamAndFlash_sopc_clock_1_out                                                                                                                                                       ;              ;
;       |RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch                                                                                                                                     ;              ;
;       |RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch                                                                                                                             ;              ;
;       |RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch|                                 ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch                                                                                                                             ;              ;
;       |cpu:the_cpu|                                                                                                                        ; 2096 (1870)       ; 1610 (1423)  ; 63872       ; 4            ; 0       ; 2         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu                                                                                                                                                                                                                    ;              ;
;          |cpu_bht_module:cpu_bht|                                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_2of1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated                                                                                                                                    ;              ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                           ;              ;
;                |altsyncram_bcf1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated                                                                                                                            ;              ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                             ;              ;
;                |altsyncram_scf1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_scf1:auto_generated                                                                                                                              ;              ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                       ;              ;
;                |altsyncram_i2d1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                        ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                  ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ;              ;
;                |altsyncram_3id1:auto_generated|                                                                                            ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated                                                                                                                            ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                    ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ;              ;
;                |altsyncram_74g1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated                                                                                                                              ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                 ;              ;
;                |mult_add_dfr2:auto_generated|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                    ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                 ;              ;
;                |mult_add_ffr2:auto_generated|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                    ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                            ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                 ; 214 (20)          ; 186 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                              ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                             ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                   ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                  ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                        ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_6472:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated          ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;              ;
;                |altsyncram_26f1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated                                                                                                            ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;              ;
;                |altsyncram_36f1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated                                                                                                            ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                               ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                     ; 409 (409)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                       ; 121 (121)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                         ; 52 (52)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                            ; 145 (43)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                   ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ;              ;
;             |scfifo:rfifo|                                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                      ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ;              ;
;                         |cntr_4n7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ;              ;
;             |scfifo:wfifo|                                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                      ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ;              ;
;                         |cntr_4n7:count_usedw|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ;              ;
;       |mmc_spi:the_mmc_spi|                                                                                                                ; 111 (111)         ; 113 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi                                                                                                                                                                                                            ;              ;
;       |mmc_spi_spi_control_port_arbitrator:the_mmc_spi_spi_control_port|                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|mmc_spi_spi_control_port_arbitrator:the_mmc_spi_spi_control_port                                                                                                                                                               ;              ;
;       |onchip_memory:the_onchip_memory|                                                                                                    ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory                                                                                                                                                                                                ;              ;
;          |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                      ;              ;
;             |altsyncram_fd22:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram|altsyncram_fd22:auto_generated                                                                                                                                       ;              ;
;       |onchip_memory_s1_arbitrator:the_onchip_memory_s1|                                                                                   ; 42 (42)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1                                                                                                                                                                               ;              ;
;       |onchip_memory_s2_arbitrator:the_onchip_memory_s2|                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s2_arbitrator:the_onchip_memory_s2                                                                                                                                                                               ;              ;
;       |pio_btn0:the_pio_btn0|                                                                                                              ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_btn0:the_pio_btn0                                                                                                                                                                                                          ;              ;
;       |pio_btn0_s1_arbitrator:the_pio_btn0_s1|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_btn0_s1_arbitrator:the_pio_btn0_s1                                                                                                                                                                                         ;              ;
;       |pio_led:the_pio_led|                                                                                                                ; 3 (3)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_led:the_pio_led                                                                                                                                                                                                            ;              ;
;       |pio_led_s1_arbitrator:the_pio_led_s1|                                                                                               ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_led_s1_arbitrator:the_pio_led_s1                                                                                                                                                                                           ;              ;
;       |pio_seg7:the_pio_seg7|                                                                                                              ; 6 (6)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_seg7:the_pio_seg7                                                                                                                                                                                                          ;              ;
;       |pio_seg7_s1_arbitrator:the_pio_seg7_s1|                                                                                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_seg7_s1_arbitrator:the_pio_seg7_s1                                                                                                                                                                                         ;              ;
;       |pio_sw:the_pio_sw|                                                                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_sw:the_pio_sw                                                                                                                                                                                                              ;              ;
;       |pio_sw_s1_arbitrator:the_pio_sw_s1|                                                                                                 ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pio_sw_s1_arbitrator:the_pio_sw_s1                                                                                                                                                                                             ;              ;
;       |pll:the_pll|                                                                                                                        ; 5 (4)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll                                                                                                                                                                                                                    ;              ;
;          |pll_altpll_mpa2:sd1|                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_altpll_mpa2:sd1                                                                                                                                                                                                ;              ;
;          |pll_stdsync_sv6:stdsync2|                                                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_stdsync_sv6:stdsync2                                                                                                                                                                                           ;              ;
;             |pll_dffpipe_l2c:dffpipe3|                                                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3                                                                                                                                                                  ;              ;
;       |pll_pll_slave_arbitrator:the_pll_pll_slave|                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pll_pll_slave_arbitrator:the_pll_pll_slave                                                                                                                                                                                     ;              ;
;       |ps2_0:the_ps2_0|                                                                                                                    ; 309 (32)          ; 177 (23)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0                                                                                                                                                                                                                ;              ;
;          |altera_up_ps2:PS2_Serial_Port|                                                                                                   ; 212 (34)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port                                                                                                                                                                                  ;              ;
;             |altera_up_ps2_command_out:PS2_Command_Out|                                                                                    ; 148 (148)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out                                                                                                                                        ;              ;
;             |altera_up_ps2_data_in:PS2_Data_In|                                                                                            ; 30 (30)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In                                                                                                                                                ;              ;
;          |scfifo:Incoming_Data_FIFO|                                                                                                       ; 65 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO                                                                                                                                                                                      ;              ;
;             |scfifo_6v31:auto_generated|                                                                                                   ; 65 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated                                                                                                                                                           ;              ;
;                |a_dpfifo_pm31:dpfifo|                                                                                                      ; 65 (39)           ; 39 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo                                                                                                                                      ;              ;
;                   |altsyncram_4ud1:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram                                                                                                              ;              ;
;                   |cntr_497:usedw_counter|                                                                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_497:usedw_counter                                                                                                               ;              ;
;                   |cntr_n8b:rd_ptr_msb|                                                                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_n8b:rd_ptr_msb                                                                                                                  ;              ;
;                   |cntr_o8b:wr_ptr|                                                                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_o8b:wr_ptr                                                                                                                      ;              ;
;       |ps2_0_avalon_ps2_slave_arbitrator:the_ps2_0_avalon_ps2_slave|                                                                       ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0_avalon_ps2_slave_arbitrator:the_ps2_0_avalon_ps2_slave                                                                                                                                                                   ;              ;
;       |sdram:the_sdram|                                                                                                                    ; 269 (218)         ; 240 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram                                                                                                                                                                                                                ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                           ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                          ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                                   ; 103 (53)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|              ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1                                                                            ;              ;
;          |rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|              ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1                                                                            ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                         ;              ;
;       |timer:the_timer|                                                                                                                    ; 123 (123)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer                                                                                                                                                                                                                ;              ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                                   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                               ;              ;
;       |tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|                                                         ; 76 (76)           ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave                                                                                                                                                     ;              ;
;       |video_alpha_blender:the_video_alpha_blender|                                                                                        ; 16 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender:the_video_alpha_blender                                                                                                                                                                                    ;              ;
;          |altera_up_video_alpha_blender_simple:alpha_blender|                                                                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender:the_video_alpha_blender|altera_up_video_alpha_blender_simple:alpha_blender                                                                                                                                 ;              ;
;       |video_character_buffer_with_dma:the_video_character_buffer_with_dma|                                                                ; 133 (133)         ; 113 (113)    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma                                                                                                                                                            ;              ;
;          |altera_up_video_128_character_rom:Character_Rom|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom                                                                                                            ;              ;
;             |altsyncram:character_data_rom|                                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                                                              ;              ;
;                |altsyncram_n8i1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_n8i1:auto_generated                                               ;              ;
;          |altsyncram:Char_Buffer_Memory|                                                                                                   ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory                                                                                                                              ;              ;
;             |altsyncram_d572:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_d572:auto_generated                                                                                               ;              ;
;       |video_character_buffer_with_dma_avalon_char_buffer_slave_arbitrator:the_video_character_buffer_with_dma_avalon_char_buffer_slave|   ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma_avalon_char_buffer_slave_arbitrator:the_video_character_buffer_with_dma_avalon_char_buffer_slave                                                                                               ;              ;
;       |video_character_buffer_with_dma_avalon_char_control_slave_arbitrator:the_video_character_buffer_with_dma_avalon_char_control_slave| ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma_avalon_char_control_slave_arbitrator:the_video_character_buffer_with_dma_avalon_char_control_slave                                                                                             ;              ;
;       |video_dual_clock_buffer:the_video_dual_clock_buffer|                                                                                ; 68 (2)            ; 94 (0)       ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer                                                                                                                                                                            ;              ;
;          |dcfifo:Data_FIFO|                                                                                                                ; 66 (0)            ; 94 (0)       ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO                                                                                                                                                           ;              ;
;             |dcfifo_qsj1:auto_generated|                                                                                                   ; 66 (9)            ; 94 (26)      ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated                                                                                                                                ;              ;
;                |a_gray2bin_kfb:wrptr_g_gray2bin|                                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_gray2bin_kfb:wrptr_g_gray2bin                                                                                                ;              ;
;                |a_gray2bin_kfb:ws_dgrp_gray2bin|                                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_gray2bin_kfb:ws_dgrp_gray2bin                                                                                                ;              ;
;                |a_graycounter_c4c:wrptr_gp|                                                                                                ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_c4c:wrptr_gp                                                                                                     ;              ;
;                |a_graycounter_hm6:rdptr_g1p|                                                                                               ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_hm6:rdptr_g1p                                                                                                    ;              ;
;                |alt_synch_pipe_26d:rs_dgwp|                                                                                                ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp                                                                                                     ;              ;
;                   |dffpipe_1v8:dffpipe15|                                                                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15                                                                               ;              ;
;                |alt_synch_pipe_36d:ws_dgrp|                                                                                                ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp                                                                                                     ;              ;
;                   |dffpipe_2v8:dffpipe19|                                                                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19                                                                               ;              ;
;                |altsyncram_gnu:fifo_ram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram                                                                                                        ;              ;
;                |cmpr_156:rdempty_eq_comp_lsb|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|cmpr_156:rdempty_eq_comp_lsb                                                                                                   ;              ;
;                |dffpipe_0v8:ws_brp|                                                                                                        ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                             ;              ;
;                |dffpipe_0v8:ws_bwp|                                                                                                        ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                             ;              ;
;                |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                  ;              ;
;                |mux_a18:rdemp_eq_comp_msb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                  ;              ;
;       |video_pixel_buffer_dma:the_video_pixel_buffer_dma|                                                                                  ; 255 (197)         ; 154 (119)    ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma                                                                                                                                                                              ;              ;
;          |scfifo:Image_Buffer|                                                                                                             ; 58 (0)            ; 35 (0)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer                                                                                                                                                          ;              ;
;             |scfifo_83a1:auto_generated|                                                                                                   ; 58 (6)            ; 35 (2)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated                                                                                                                               ;              ;
;                |a_dpfifo_tq31:dpfifo|                                                                                                      ; 52 (29)           ; 33 (13)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo                                                                                                          ;              ;
;                   |altsyncram_sf81:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_sf81:FIFOram                                                                                  ;              ;
;                   |cntr_397:usedw_counter|                                                                                                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|cntr_397:usedw_counter                                                                                   ;              ;
;                   |cntr_m8b:rd_ptr_msb|                                                                                                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|cntr_m8b:rd_ptr_msb                                                                                      ;              ;
;                   |cntr_n8b:wr_ptr|                                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|cntr_n8b:wr_ptr                                                                                          ;              ;
;       |video_pixel_buffer_dma_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_avalon_control_slave|                             ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_avalon_control_slave                                                                                                                         ;              ;
;       |video_pixel_buffer_dma_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_avalon_pixel_dma_master|                       ; 16 (16)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_avalon_pixel_dma_master                                                                                                                   ;              ;
;       |video_rgb_resampler:the_video_rgb_resampler|                                                                                        ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler                                                                                                                                                                                    ;              ;
;       |video_scaler:the_video_scaler|                                                                                                      ; 162 (0)           ; 101 (0)      ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler                                                                                                                                                                                                  ;              ;
;          |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                          ; 121 (70)          ; 68 (35)      ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                           ;              ;
;             |scfifo:Multiply_Height_FIFO|                                                                                                  ; 51 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                               ;              ;
;                |scfifo_kf31:auto_generated|                                                                                                ; 51 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated                                                                                    ;              ;
;                   |a_dpfifo_7731:dpfifo|                                                                                                   ; 51 (29)           ; 33 (13)      ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo                                                               ;              ;
;                      |altsyncram_4g81:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram                                       ;              ;
;                      |cntr_397:usedw_counter|                                                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|cntr_397:usedw_counter                                        ;              ;
;                      |cntr_m8b:rd_ptr_msb|                                                                                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|cntr_m8b:rd_ptr_msb                                           ;              ;
;                      |cntr_n8b:wr_ptr|                                                                                                     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|cntr_n8b:wr_ptr                                               ;              ;
;          |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                            ; 41 (41)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                             ;              ;
;       |video_vga_controller:the_video_vga_controller|                                                                                      ; 60 (1)            ; 57 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller                                                                                                                                                                                  ;              ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                    ; 59 (59)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                                                      ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|sld_hub:auto_hub                                                                                                                                                                                                                                                 ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                            ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                         ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                          ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamAndFlash|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                       ;              ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_bht_ram.mif                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_scf1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; cpu_dc_tag_ram.mif                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; cpu_ic_tag_ram.mif                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_ociram_default_contents.mif       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_a.mif                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_b.mif                      ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram|altsyncram_fd22:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; onchip_memory.hex                     ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_n8i1:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192  ; altera_up_video_char_mode_rom_128.mif ;
; RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_d572:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_sf81:FIFOram|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280  ; None                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                 ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------+---------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu ; I:/cpu/s1013353_hw14/sopc/cpu.v ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A          ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll ; I:/cpu/s1013353_hw14/sopc/pll.v ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|present_state ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+
; Name                                   ; present_state.STATE_0_GET_CURRENT_LINE ; present_state.STATE_2_OUTPUT_LAST_LINE ; present_state.STATE_1_LOOP_FIFO        ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+
; present_state.STATE_0_GET_CURRENT_LINE ; 0                                      ; 0                                      ; 0                                      ;
; present_state.STATE_1_LOOP_FIFO        ; 1                                      ; 0                                      ; 1                                      ;
; present_state.STATE_2_OUTPUT_LAST_LINE ; 1                                      ; 1                                      ; 0                                      ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|present_state                                                                             ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; Name                                          ; present_state.STATE_3_MAX_PENDING_READS_STALL ; present_state.STATE_2_READ_BUFFER ; present_state.STATE_1_WAIT_FOR_LAST_PIXEL ; present_state.STATE_0_IDLE ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; present_state.STATE_0_IDLE                    ; 0                                             ; 0                                 ; 0                                         ; 0                          ;
; present_state.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                             ; 0                                 ; 1                                         ; 1                          ;
; present_state.STATE_2_READ_BUFFER             ; 0                                             ; 1                                 ; 0                                         ; 1                          ;
; present_state.STATE_3_MAX_PENDING_READS_STALL ; 1                                             ; 0                                 ; 0                                         ; 1                          ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_state                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next ;
+------------+------------+------------+------------+-----------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                        ;
+------------+------------+------------+------------+-----------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                 ;
+------------+------------+------------+------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver                                                                                                                               ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver                                                                          ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                        ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                       ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                       ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                       ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                         ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                       ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                       ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                       ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                        ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                       ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                       ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                       ;
+------------------+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                         ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                       ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                       ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                       ;
+-----------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch|data_out                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch|data_out                                                                                                                                    ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[22]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[22]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[11]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[11]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[12]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[12]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[13]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[13]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[14]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[14]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[15]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[15]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[16]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[16]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[17]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[17]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[18]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[18]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[19]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[19]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[20]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[20]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[21]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[21]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch|data_in_d1                                                                                                                          ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_address[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_address[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_byteenable[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_byteenable[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_byteenable[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_byteenable[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch|data_in_d1                                                                                                                                  ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch|data_out                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[9]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[9]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[22]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[22]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[10]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[10]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[11]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[11]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[12]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[12]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[13]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[13]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[14]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[14]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[15]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[15]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[16]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[16]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[17]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[17]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[18]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[18]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[19]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[19]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[20]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[20]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[21]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[21]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[1]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[1]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[2]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[2]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[3]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[3]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[4]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[4]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[5]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[5]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[6]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[6]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[7]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[7]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_address_d1[8]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_address_d1[8]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_byteenable_d1[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_byteenable_d1[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_byteenable_d1[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_byteenable_d1[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch|data_in_d1                                                                                                                          ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                       ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[1]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[1]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[2]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[2]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[3]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[3]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[4]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[4]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[5]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[5]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[6]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[6]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[7]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[7]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[8]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[8]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[9]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[9]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[10]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[10]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[11]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[11]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[12]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[12]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[13]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[13]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[14]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[14]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|master_writedata[15]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|master_writedata[15]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[2]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[2]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[3]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[3]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[4]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[4]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[5]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[5]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[6]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[6]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[7]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[7]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[8]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[8]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[9]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[9]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[10]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[10]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[11]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[11]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[12]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[12]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[13]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[13]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[14]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[14]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|slave_writedata_d1[15]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|slave_writedata_d1[15]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                           ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_addr[4..5]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|control_register[1..7,9,11..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|d1_reasons_to_wait                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[5..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[5..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[0..5,10..15,20..25]                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0..5,10..15,20..25]                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[0..5,10..15,20..25]                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[0..5,10..15,20..25]                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe18a[7]                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_brp|dffe18a[7]                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait                                                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter                                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_RamAndFlash_sopc_clock_1_out_granted_slave_sdram_s1                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_RamAndFlash_sopc_clock_0_out_granted_slave_sdram_s1                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|clr_break_line                                                                                                                                                     ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[8]                                                                                                                 ; Merged with RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[6]                                                                                                                 ;
; RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[9]                                                                                                                 ; Merged with RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[7]                                                                                                                 ;
; RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[19]                                                                                                                ; Merged with RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[16]                                                                                                                ;
; RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[29]                                                                                                                ; Merged with RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[26]                                                                                                                ;
; RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_tri_state_bridge_avalon_slave_end_xfer                                                           ; Merged with RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_reasons_to_wait                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer                                                                                                                          ; Merged with RamAndFlash_sopc:RamAndFlash_inst|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                            ;
; RamAndFlash_sopc:RamAndFlash_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                         ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                             ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_addr[11]                                                                                                                                                     ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[11,14,30..31]                                                                                                                                         ; Merged with RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[9]                                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[13,25..29]                                                                                                                                            ; Merged with RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[12]                                                                                                                                                   ;
; RamAndFlash_sopc:RamAndFlash_inst|pio_sw_s1_arbitrator:the_pio_sw_s1|d1_pio_sw_s1_end_xfer                                                                                                                       ; Merged with RamAndFlash_sopc:RamAndFlash_inst|pio_sw_s1_arbitrator:the_pio_sw_s1|d1_reasons_to_wait                                                                                                                          ;
; RamAndFlash_sopc:RamAndFlash_inst|pio_seg7_s1_arbitrator:the_pio_seg7_s1|d1_pio_seg7_s1_end_xfer                                                                                                                 ; Merged with RamAndFlash_sopc:RamAndFlash_inst|pio_seg7_s1_arbitrator:the_pio_seg7_s1|d1_reasons_to_wait                                                                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|pio_led_s1_arbitrator:the_pio_led_s1|d1_pio_led_s1_end_xfer                                                                                                                    ; Merged with RamAndFlash_sopc:RamAndFlash_inst|pio_led_s1_arbitrator:the_pio_led_s1|d1_reasons_to_wait                                                                                                                        ;
; RamAndFlash_sopc:RamAndFlash_inst|pio_btn0_s1_arbitrator:the_pio_btn0_s1|d1_pio_btn0_s1_end_xfer                                                                                                                 ; Merged with RamAndFlash_sopc:RamAndFlash_inst|pio_btn0_s1_arbitrator:the_pio_btn0_s1|d1_reasons_to_wait                                                                                                                      ;
; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|onchip_memory_s1_arb_addend[0]                                                                                                ; Merged with RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|onchip_memory_s1_arb_addend[1]                                                                                                ;
; RamAndFlash_sopc:RamAndFlash_inst|mmc_spi_spi_control_port_arbitrator:the_mmc_spi_spi_control_port|d1_mmc_spi_spi_control_port_end_xfer                                                                          ; Merged with RamAndFlash_sopc:RamAndFlash_inst|mmc_spi_spi_control_port_arbitrator:the_mmc_spi_spi_control_port|d1_reasons_to_wait                                                                                            ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                   ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[12]                                                                                                                                                   ; Merged with RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[9]                                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|full_6                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|full_6                     ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|full_5                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|full_5                     ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|full_4                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|full_4                     ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|full_3                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|full_3                     ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|full_2                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|full_2                     ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|full_1                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|full_1                     ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|full_0                     ; Merged with RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|full_0                     ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                  ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                   ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                   ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|buf_readdata[7]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[9]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_8_reg_segment_0[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_8_reg_segment_1[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_8_reg_segment_2[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM|slave_write_request                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|onchip_memory_s1_arb_share_counter[2]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|present_state~2                                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|present_state~3                                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~9                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~10                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~13                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~14                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~16                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next~4                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next~5                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next~6                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state~14                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state~15                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state~16                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~2                                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~3                                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~2                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~3                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~4                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~2                                                                               ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~3                                                                               ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                  ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ;
; RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM|slave_state.100                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Total Number of Removed Registers = 348                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                    ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait,                                             ;
;                                                                                                                       ; due to stuck port data_in ; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_RamAndFlash_sopc_clock_1_out_granted_slave_sdram_s1, ;
;                                                                                                                       ;                           ; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_RamAndFlash_sopc_clock_0_out_granted_slave_sdram_s1, ;
;                                                                                                                       ;                           ; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                          ;
; RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|buf_readdata[7] ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_8_reg_segment_0[7],                    ;
;                                                                                                                       ; due to stuck port data_in ; RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_8_reg_segment_1[7],                    ;
;                                                                                                                       ;                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_8_reg_segment_2[7]                     ;
; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|d1_reasons_to_wait                 ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|onchip_memory_s1_arb_share_counter[2]           ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[31]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[31]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[30]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[30]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[29]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[29]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[28]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[28]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[27]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[27]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[26]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[26]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[25]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[25]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[24]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[24]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[23]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[23]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[22]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[22]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[21]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[21]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[20]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[20]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[19]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[19]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[18]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[18]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[17]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[17]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[16]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[16]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[15]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[15]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[14]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[14]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[13]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[13]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[12]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[12]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[11]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[11]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[10]                                                ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[10]                                                             ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[9]                                                 ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[9]                                                              ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[8]                                                 ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[8]                                                              ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[7]                                                 ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[7]                                                              ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[6]                                                 ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[6]                                                              ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[5]                                                 ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_control_reg_rddata[5]                                                              ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                             ; Stuck at GND              ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                          ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3552  ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 411   ;
; Number of registers using Asynchronous Clear ; 2507  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2242  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[0]                                                                                                                                      ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[1]                                                                                                                                      ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[2]                                                                                                                                      ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[3]                                                                                                                                      ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[6]                                                                                                                                      ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[8]                                                                                                                                      ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[9]                                                                                                                                      ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[14]                                                                                                                                     ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|internal_counter[15]                                                                                                                                     ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                 ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|read_n_to_the_cfi_flash                                                                       ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|select_n_to_the_cfi_flash                                                                     ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|write_n_to_the_cfi_flash                                                                      ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|spi_slave_select_reg[0]                                                                                                                              ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|stateZero                                                                                                                                            ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_addr[11]                                                                                                                                               ; 10      ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_cmd[1]                                                                                                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_cmd[2]                                                                                                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[0]                                                   ; 6       ;
; RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|spi_slave_select_holding_reg[0]                                                                                                                      ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                            ; 4       ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                           ; 11      ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|fifo_contains_ones_n ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|fifo_contains_ones_n ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                  ; 5       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|refresh_counter[13]                                                                                                                                      ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|refresh_counter[10]                                                                                                                                      ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|refresh_counter[9]                                                                                                                                       ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|refresh_counter[8]                                                                                                                                       ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|refresh_counter[4]                                                                                                                                       ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                           ; 6       ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                   ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_reg_firsttransfer                                               ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                 ; 50      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                               ; 40      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                       ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|onchip_memory_s1_reg_firsttransfer                                                                                      ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                    ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                    ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_hm6:rdptr_g1p|counter5a0                                   ; 8       ;
; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                               ; 3       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_pipe_flush_waddr[22]                                                                                                                                       ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                        ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_pipe_flush_waddr[20]                                                                                                                                       ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_hm6:rdptr_g1p|parity6                                      ; 4       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|clr_break_line                                                                                                                                               ; 6       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                          ; 66      ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_c4c:wrptr_gp|sub_parity12a0                                ; 1       ;
; RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pfdena_reg                                                                                                                                                   ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[15]                                                                                                                                    ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[14]                                                                                                                                    ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[9]                                                                                                                                     ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[8]                                                                                                                                     ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[6]                                                                                                                                     ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[3]                                                                                                                                     ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[2]                                                                                                                                     ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[1]                                                                                                                                     ; 2       ;
; RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer|period_l_register[0]                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                       ; 2       ;
; Total number of inverted registers = 69                                                                                                                                                                    ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[2]                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[4]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[1]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|shift_reg[1]                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|delayed_y_position[5]                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[17]                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|d_byteenable[0]                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|buf_readdata[6]                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|d_address_tag_field[8]                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[13]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[5]                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_slow_inst_result[1]                                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|D_iw[17]                                                                                                                                                       ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_inst_result[27]                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_inst_result[4]                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|pixel_address[1]                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|line_address[1]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                                           ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|data_to_cpu[13]                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|data_to_cpu[9]                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|data_to_cpu[0]                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi|data_to_cpu[7]                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|pending_reads[1]                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|d_writedata[13]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|ic_tag_wraddress[5]                                                                                                                                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_src2[28]                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_control_reg_rddata[2]                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|x_position[8]                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|y_position[5]                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|ctrl_readdata[23]                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|control_reg[19]                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|buffer_start_address[10]                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|control_reg[27]                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|control_reg[0]                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|control_reg[11]                                                                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[7]                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|readdata[8]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|cfi_flash_s1_wait_counter[0]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_st_data[28]                                                                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[3]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|d_address_offset_field[2]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[7]                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[13]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[1]                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_src1[29]                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|back_buf_start_address[27]                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|back_buf_start_address[0]                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|back_buf_start_address[17]                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|back_buf_start_address[11]                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_dqm[1]                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[15]                                                                  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|F_pc[12]                                                                                                                                                       ;
; 6:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_pipe_flush_waddr[13]                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_addr[9]                                                                                                                                                  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|slave_readdata[11]                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_addr[4]                                                                                                                                                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_addr[0]                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                          ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|active_data[4]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_data[12]                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|M_pipe_flush_waddr[22]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter_next_value[2]                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_logic_result[8]                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[2]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1|onchip_memory_s1_arb_share_counter_next_value[1]                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|F_iw[2]                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|dc_data_rd_port_addr[7]                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|dc_data_wr_port_addr[8]                                                                                                                                        ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|dc_data_wr_port_data[2]                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_avalon_pixel_dma_master|video_pixel_buffer_dma_avalon_pixel_dma_master_readdata[0]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM|Selector0                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|comb                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1|updated_one_count      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1|updated_one_count      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_alu_result[1]                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_alu_result[3]                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|D_dst_regnum[3]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|dc_data_wr_port_byte_en[0]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_slave_FSM:slave_FSM|Selector0                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_alu_result[30]                                                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|E_alu_result[20]                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|D_src2_reg[8]                                                                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_wr_data_unfiltered[25]                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_wr_data_unfiltered[10]                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|A_wr_data_unfiltered[3]                                                                                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[2]                                                                                                                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|Selector35                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |RamAndFlash|RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|Selector28                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0 ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                   ;
+-------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                   ;
+-------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_scf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram|altsyncram_fd22:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll ;
+----------------+-------+------+--------------------------------------+
; Assignment     ; Value ; From ; To                                   ;
+----------------+-------+------+--------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                           ;
+----------------+-------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram ;
+-----------------------------+-------+------+-----------------------------+
; Assignment                  ; Value ; From ; To                          ;
+-----------------------------+-------+------+-----------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0             ;
+-----------------------------+-------+------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                     ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[15]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[14]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[13]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[12]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[11]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[10]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[9]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[8]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[7]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[6]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[5]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[4]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[3]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[2]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[1]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[0]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash~reg0                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash~reg0                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]~reg0                                                       ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_d572:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_n8i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                               ;
+---------------------------------------+------------------------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                            ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                            ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                      ;
+---------------------------------------+------------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_hm6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_d4c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_c4c:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_sf81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_3id1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                              ;
+----------------+--------------------+-----------------------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                            ;
+----------------+--------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 21                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 21                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_74g1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                           ;
+----------------+-----------------+--------------------------------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                                         ;
+----------------+-----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2of1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                  ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                                ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_26f1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                  ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                                ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_36f1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                              ;
+----------------+--------------------+-----------------------------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                                            ;
+----------------+--------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_scf1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_bcf1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_i2d1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                              ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                    ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                           ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                           ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                           ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                           ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                           ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                           ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                           ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                           ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                           ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                    ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                           ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                           ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                           ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                           ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                           ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                           ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                           ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                           ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                           ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                           ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                           ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                           ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                           ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                    ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; CBXI_PARAMETER                        ; mult_add_dfr2     ; Untyped                                                                                           ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                           ;
; WIDTH_C                               ; 22                ; Untyped                                                                                           ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                           ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                           ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                           ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                           ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                           ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                           ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                           ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                           ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                           ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                           ;
; COEF0_0                               ; 0                 ; Untyped                                                                                           ;
; COEF0_1                               ; 0                 ; Untyped                                                                                           ;
; COEF0_2                               ; 0                 ; Untyped                                                                                           ;
; COEF0_3                               ; 0                 ; Untyped                                                                                           ;
; COEF0_4                               ; 0                 ; Untyped                                                                                           ;
; COEF0_5                               ; 0                 ; Untyped                                                                                           ;
; COEF0_6                               ; 0                 ; Untyped                                                                                           ;
; COEF0_7                               ; 0                 ; Untyped                                                                                           ;
; COEF1_0                               ; 0                 ; Untyped                                                                                           ;
; COEF1_1                               ; 0                 ; Untyped                                                                                           ;
; COEF1_2                               ; 0                 ; Untyped                                                                                           ;
; COEF1_3                               ; 0                 ; Untyped                                                                                           ;
; COEF1_4                               ; 0                 ; Untyped                                                                                           ;
; COEF1_5                               ; 0                 ; Untyped                                                                                           ;
; COEF1_6                               ; 0                 ; Untyped                                                                                           ;
; COEF1_7                               ; 0                 ; Untyped                                                                                           ;
; COEF2_0                               ; 0                 ; Untyped                                                                                           ;
; COEF2_1                               ; 0                 ; Untyped                                                                                           ;
; COEF2_2                               ; 0                 ; Untyped                                                                                           ;
; COEF2_3                               ; 0                 ; Untyped                                                                                           ;
; COEF2_4                               ; 0                 ; Untyped                                                                                           ;
; COEF2_5                               ; 0                 ; Untyped                                                                                           ;
; COEF2_6                               ; 0                 ; Untyped                                                                                           ;
; COEF2_7                               ; 0                 ; Untyped                                                                                           ;
; COEF3_0                               ; 0                 ; Untyped                                                                                           ;
; COEF3_1                               ; 0                 ; Untyped                                                                                           ;
; COEF3_2                               ; 0                 ; Untyped                                                                                           ;
; COEF3_3                               ; 0                 ; Untyped                                                                                           ;
; COEF3_4                               ; 0                 ; Untyped                                                                                           ;
; COEF3_5                               ; 0                 ; Untyped                                                                                           ;
; COEF3_6                               ; 0                 ; Untyped                                                                                           ;
; COEF3_7                               ; 0                 ; Untyped                                                                                           ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                           ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                              ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                    ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                           ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                           ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                           ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                           ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                           ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                           ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                           ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                           ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                           ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                           ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                           ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                           ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                           ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                           ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                           ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                           ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                           ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                           ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                    ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                           ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                           ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                           ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                           ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                           ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                           ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                           ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                           ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                           ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                           ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                           ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                           ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                           ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                           ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                           ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                           ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                           ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                           ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                           ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                           ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                           ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                           ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                    ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                           ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                    ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                           ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                           ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                           ;
; CBXI_PARAMETER                        ; mult_add_ffr2     ; Untyped                                                                                           ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                           ;
; WIDTH_C                               ; 22                ; Untyped                                                                                           ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                           ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                           ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                           ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                           ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                           ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                           ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                           ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                           ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                           ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                           ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                           ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                           ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                           ;
; COEF0_0                               ; 0                 ; Untyped                                                                                           ;
; COEF0_1                               ; 0                 ; Untyped                                                                                           ;
; COEF0_2                               ; 0                 ; Untyped                                                                                           ;
; COEF0_3                               ; 0                 ; Untyped                                                                                           ;
; COEF0_4                               ; 0                 ; Untyped                                                                                           ;
; COEF0_5                               ; 0                 ; Untyped                                                                                           ;
; COEF0_6                               ; 0                 ; Untyped                                                                                           ;
; COEF0_7                               ; 0                 ; Untyped                                                                                           ;
; COEF1_0                               ; 0                 ; Untyped                                                                                           ;
; COEF1_1                               ; 0                 ; Untyped                                                                                           ;
; COEF1_2                               ; 0                 ; Untyped                                                                                           ;
; COEF1_3                               ; 0                 ; Untyped                                                                                           ;
; COEF1_4                               ; 0                 ; Untyped                                                                                           ;
; COEF1_5                               ; 0                 ; Untyped                                                                                           ;
; COEF1_6                               ; 0                 ; Untyped                                                                                           ;
; COEF1_7                               ; 0                 ; Untyped                                                                                           ;
; COEF2_0                               ; 0                 ; Untyped                                                                                           ;
; COEF2_1                               ; 0                 ; Untyped                                                                                           ;
; COEF2_2                               ; 0                 ; Untyped                                                                                           ;
; COEF2_3                               ; 0                 ; Untyped                                                                                           ;
; COEF2_4                               ; 0                 ; Untyped                                                                                           ;
; COEF2_5                               ; 0                 ; Untyped                                                                                           ;
; COEF2_6                               ; 0                 ; Untyped                                                                                           ;
; COEF2_7                               ; 0                 ; Untyped                                                                                           ;
; COEF3_0                               ; 0                 ; Untyped                                                                                           ;
; COEF3_1                               ; 0                 ; Untyped                                                                                           ;
; COEF3_2                               ; 0                 ; Untyped                                                                                           ;
; COEF3_3                               ; 0                 ; Untyped                                                                                           ;
; COEF3_4                               ; 0                 ; Untyped                                                                                           ;
; COEF3_5                               ; 0                 ; Untyped                                                                                           ;
; COEF3_6                               ; 0                 ; Untyped                                                                                           ;
; COEF3_7                               ; 0                 ; Untyped                                                                                           ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                           ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                                     ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                                   ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                           ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                        ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                        ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6472                 ; Untyped                                                                                                                                                                                        ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                    ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                          ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                  ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                          ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                          ;
; RESERVED                ; 0                                ; Signed Integer                                                                          ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                          ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                          ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                          ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; onchip_memory.hex    ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_fd22      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_6v31 ; Untyped                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                                                            ;
; ENLARGE_CHAR   ; 0     ; Signed Integer                                                                                                            ;
; AW             ; 13    ; Signed Integer                                                                                                            ;
; BUFFER_SIZE    ; 8192  ; Signed Integer                                                                                                            ;
; PIXELS         ; 640   ; Signed Integer                                                                                                            ;
; LINES          ; 480   ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_d572      ; Untyped                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 1                                     ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 13                                    ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 8192                                  ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                                                                                             ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                                                                                             ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; altera_up_video_char_mode_rom_128.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_n8i1                       ; Untyped                                                                                                                                             ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                            ;
; EW             ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                              ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_qsj1 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma ;
+--------------------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                               ;
+--------------------------+----------------------------------+--------------------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000001100000000000000000000000 ; Unsigned Binary                                                    ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000001100000000000000000000000 ; Unsigned Binary                                                    ;
; WW                       ; 6                                ; Signed Integer                                                     ;
; HW                       ; 5                                ; Signed Integer                                                     ;
; MW                       ; 7                                ; Signed Integer                                                     ;
; DW                       ; 7                                ; Signed Integer                                                     ;
; EW                       ; 1                                ; Signed Integer                                                     ;
; PIXELS                   ; 80                               ; Signed Integer                                                     ;
; LINES                    ; 60                               ; Signed Integer                                                     ;
+--------------------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 10          ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_83a1 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; IDW            ; 7          ; Signed Integer                                                                               ;
; ODW            ; 29         ; Signed Integer                                                                               ;
; IEW            ; 0          ; Signed Integer                                                                               ;
; OEW            ; 1          ; Signed Integer                                                                               ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                                              ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler ;
+------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------+
; DW               ; 29    ; Signed Integer                                                                    ;
; EW               ; 1     ; Signed Integer                                                                    ;
; WIW              ; 6     ; Signed Integer                                                                    ;
; HIW              ; 5     ; Signed Integer                                                                    ;
; WIDTH_IN         ; 80    ; Signed Integer                                                                    ;
; WIDTH_DROP_MASK  ; 0000  ; Unsigned Binary                                                                   ;
; HEIGHT_DROP_MASK ; 0000  ; Unsigned Binary                                                                   ;
; MH_WW            ; 6     ; Signed Integer                                                                    ;
; MH_WIDTH_IN      ; 80    ; Signed Integer                                                                    ;
; MH_CW            ; 2     ; Signed Integer                                                                    ;
; MW_CW            ; 2     ; Signed Integer                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                                             ;
; WW             ; 6     ; Signed Integer                                                                                                                             ;
; WIDTH          ; 80    ; Signed Integer                                                                                                                             ;
; CW             ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 81          ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_kf31 ; Untyped                                                                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                                           ;
; CW             ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller ;
+---------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                                ;
+---------------------------+------------+-------------------------------------------------------------------------------------+
; CW                        ; 3          ; Signed Integer                                                                      ;
; DW                        ; 29         ; Signed Integer                                                                      ;
; R_UI                      ; 29         ; Signed Integer                                                                      ;
; R_LI                      ; 26         ; Signed Integer                                                                      ;
; G_UI                      ; 19         ; Signed Integer                                                                      ;
; G_LI                      ; 16         ; Signed Integer                                                                      ;
; B_UI                      ; 9          ; Signed Integer                                                                      ;
; B_LI                      ; 6          ; Signed Integer                                                                      ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                                      ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                                      ;
; H_SYNC                    ; 96         ; Signed Integer                                                                      ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                                      ;
; H_TOTAL                   ; 800        ; Signed Integer                                                                      ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                                      ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                                      ;
; V_SYNC                    ; 2          ; Signed Integer                                                                      ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                                      ;
; V_TOTAL                   ; 525        ; Signed Integer                                                                      ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                                      ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                                     ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                                      ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                                     ;
+---------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                                                                             ;
+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; CW                        ; 3          ; Signed Integer                                                                                                                   ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                                                                                   ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                                                                                   ;
; H_SYNC                    ; 96         ; Signed Integer                                                                                                                   ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                                                                                   ;
; H_TOTAL                   ; 800        ; Signed Integer                                                                                                                   ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                                                                                   ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                                                                                   ;
; V_SYNC                    ; 2          ; Signed Integer                                                                                                                   ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                                                                                   ;
; V_TOTAL                   ; 525        ; Signed Integer                                                                                                                   ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                                                                                   ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                                                                                  ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                                                                                   ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                                                                                  ;
+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                                                                                                                           ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram                                                                                                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory                                                                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
; Entity Instance                           ; RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                        ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                            ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                ;
; Entity Instance                       ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                      ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                      ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                         ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                         ;
;     -- WIDTH_A                        ; 16                                                                                                               ;
;     -- WIDTH_B                        ; 16                                                                                                               ;
;     -- WIDTH_RESULT                   ; 32                                                                                                               ;
; Entity Instance                       ; RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                      ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                      ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                         ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                         ;
;     -- WIDTH_A                        ; 16                                                                                                               ;
;     -- WIDTH_B                        ; 16                                                                                                               ;
;     -- WIDTH_RESULT                   ; 16                                                                                                               ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                                                                  ;
; Entity Instance            ; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO                                                                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 10                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 81                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                      ;
; Entity Instance            ; RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                                             ;
;     -- LPM_WIDTH           ; 32                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; end_of_frame ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; vga_c_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
; vga_data_en  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
; vga_color    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller"                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; VGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler"                                                                                         ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler"                                                                           ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma"                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; master_arbiterlock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; stream_empty       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer"                                                                   ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma"           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender:the_video_alpha_blender"                                                                           ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; background_empty ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; foreground_empty ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sysid:the_sysid" ;
+-------+-------+----------+----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                            ;
+-------+-------+----------+----------------------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                                       ;
+-------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_altpll_mpa2:sd1"                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|mmc_spi_spi_control_port_arbitrator:the_mmc_spi_spi_control_port"                           ;
+------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                           ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; mmc_spi_spi_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mmc_spi_spi_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mmc_spi_spi_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                        ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1"            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1_in_arbitrator:the_RamAndFlash_sopc_clock_1_in"                      ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                            ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; RamAndFlash_sopc_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0"            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0_in_arbitrator:the_RamAndFlash_sopc_clock_0_in"                      ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                            ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; RamAndFlash_sopc_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamAndFlash_sopc:RamAndFlash_inst"                                                                                                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; address_to_the_cfi_flash    ; Output ; Warning  ; Output or bidir port (22 bits) is smaller than the port expression (23 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; address_to_the_cfi_flash[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; clk_pllc1                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; locked_from_the_pll         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; phasedone_from_the_pll      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition
    Info: Processing started: Sun Jun 12 19:04:19 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RamAndFlash -c RamAndFlash
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file button_debouncer.v
    Info: Found entity 1: button_debouncer
Info: Found 4 design units, including 4 entities, in source file pll.v
    Info: Found entity 1: pll_dffpipe_l2c
    Info: Found entity 2: pll_stdsync_sv6
    Info: Found entity 3: pll_altpll_mpa2
    Info: Found entity 4: pll
Info: Found 1 design units, including 1 entities, in source file video_character_buffer_with_dma.v
    Info: Found entity 1: video_character_buffer_with_dma
Info: Found 1 design units, including 1 entities, in source file video_dual_clock_buffer.v
    Info: Found entity 1: video_dual_clock_buffer
Info: Found 1 design units, including 1 entities, in source file video_vga_controller.v
    Info: Found entity 1: video_vga_controller
Info: Found 1 design units, including 1 entities, in source file video_pixel_buffer_dma.v
    Info: Found entity 1: video_pixel_buffer_dma
Info: Found 1 design units, including 1 entities, in source file video_rgb_resampler.v
    Info: Found entity 1: video_rgb_resampler
Info: Found 1 design units, including 1 entities, in source file video_scaler.v
    Info: Found entity 1: video_scaler
Info: Found 1 design units, including 1 entities, in source file video_alpha_blender.v
    Info: Found entity 1: video_alpha_blender
Info: Found 1 design units, including 1 entities, in source file ps2_0.v
    Info: Found entity 1: ps2_0
Warning (10238): Verilog Module Declaration warning at RamAndFlash.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "RamAndFlash"
Info: Found 1 design units, including 1 entities, in source file ramandflash.v
    Info: Found entity 1: RamAndFlash
Info: Elaborating entity "RamAndFlash" for the top level hierarchy
Warning: Using design file ramandflash_sopc.v, which is not specified as a design file for the current project, but contains definitions for 47 design units and 47 entities in project
    Info: Found entity 1: RamAndFlash_sopc_clock_0_in_arbitrator
    Info: Found entity 2: RamAndFlash_sopc_clock_0_out_arbitrator
    Info: Found entity 3: RamAndFlash_sopc_clock_1_in_arbitrator
    Info: Found entity 4: RamAndFlash_sopc_clock_1_out_arbitrator
    Info: Found entity 5: cpu_jtag_debug_module_arbitrator
    Info: Found entity 6: cpu_data_master_arbitrator
    Info: Found entity 7: cpu_instruction_master_arbitrator
    Info: Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 9: mmc_spi_spi_control_port_arbitrator
    Info: Found entity 10: onchip_memory_s1_arbitrator
    Info: Found entity 11: onchip_memory_s2_arbitrator
    Info: Found entity 12: pio_btn0_s1_arbitrator
    Info: Found entity 13: pio_led_s1_arbitrator
    Info: Found entity 14: pio_seg7_s1_arbitrator
    Info: Found entity 15: pio_sw_s1_arbitrator
    Info: Found entity 16: pll_pll_slave_arbitrator
    Info: Found entity 17: ps2_0_avalon_ps2_slave_arbitrator
    Info: Found entity 18: rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module
    Info: Found entity 19: rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module
    Info: Found entity 20: sdram_s1_arbitrator
    Info: Found entity 21: sysid_control_slave_arbitrator
    Info: Found entity 22: timer_s1_arbitrator
    Info: Found entity 23: tri_state_bridge_avalon_slave_arbitrator
    Info: Found entity 24: tri_state_bridge_bridge_arbitrator
    Info: Found entity 25: video_alpha_blender_avalon_background_sink_arbitrator
    Info: Found entity 26: video_alpha_blender_avalon_foreground_sink_arbitrator
    Info: Found entity 27: video_alpha_blender_avalon_blended_source_arbitrator
    Info: Found entity 28: video_character_buffer_with_dma_avalon_char_buffer_slave_arbitrator
    Info: Found entity 29: video_character_buffer_with_dma_avalon_char_control_slave_arbitrator
    Info: Found entity 30: video_character_buffer_with_dma_avalon_char_source_arbitrator
    Info: Found entity 31: video_dual_clock_buffer_avalon_dc_buffer_sink_arbitrator
    Info: Found entity 32: video_dual_clock_buffer_avalon_dc_buffer_source_arbitrator
    Info: Found entity 33: video_pixel_buffer_dma_avalon_control_slave_arbitrator
    Info: Found entity 34: video_pixel_buffer_dma_avalon_pixel_dma_master_arbitrator
    Info: Found entity 35: video_pixel_buffer_dma_avalon_pixel_source_arbitrator
    Info: Found entity 36: video_rgb_resampler_avalon_rgb_sink_arbitrator
    Info: Found entity 37: video_rgb_resampler_avalon_rgb_source_arbitrator
    Info: Found entity 38: video_scaler_avalon_scaler_sink_arbitrator
    Info: Found entity 39: video_scaler_avalon_scaler_source_arbitrator
    Info: Found entity 40: video_vga_controller_avalon_vga_sink_arbitrator
    Info: Found entity 41: RamAndFlash_sopc_reset_clk_0_domain_synch_module
    Info: Found entity 42: RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module
    Info: Found entity 43: RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module
    Info: Found entity 44: RamAndFlash_sopc
    Info: Found entity 45: cfi_flash_lane0_module
    Info: Found entity 46: cfi_flash_lane1_module
    Info: Found entity 47: cfi_flash
Info: Elaborating entity "RamAndFlash_sopc" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst"
Info: Elaborating entity "RamAndFlash_sopc_clock_0_in_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0_in_arbitrator:the_RamAndFlash_sopc_clock_0_in"
Info: Elaborating entity "RamAndFlash_sopc_clock_0_out_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0_out_arbitrator:the_RamAndFlash_sopc_clock_0_out"
Warning: Using design file ramandflash_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: RamAndFlash_sopc_clock_0_edge_to_pulse
    Info: Found entity 2: RamAndFlash_sopc_clock_0_slave_FSM
    Info: Found entity 3: RamAndFlash_sopc_clock_0_master_FSM
    Info: Found entity 4: RamAndFlash_sopc_clock_0_bit_pipe
    Info: Found entity 5: RamAndFlash_sopc_clock_0
Info: Elaborating entity "RamAndFlash_sopc_clock_0" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "RamAndFlash_sopc_clock_0_edge_to_pulse" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "RamAndFlash_sopc_clock_0_slave_FSM" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "RamAndFlash_sopc_clock_0_master_FSM" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "RamAndFlash_sopc_clock_0_bit_pipe" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_0:the_RamAndFlash_sopc_clock_0|RamAndFlash_sopc_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "RamAndFlash_sopc_clock_1_in_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1_in_arbitrator:the_RamAndFlash_sopc_clock_1_in"
Info: Elaborating entity "RamAndFlash_sopc_clock_1_out_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1_out_arbitrator:the_RamAndFlash_sopc_clock_1_out"
Warning: Using design file ramandflash_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: RamAndFlash_sopc_clock_1_edge_to_pulse
    Info: Found entity 2: RamAndFlash_sopc_clock_1_slave_FSM
    Info: Found entity 3: RamAndFlash_sopc_clock_1_master_FSM
    Info: Found entity 4: RamAndFlash_sopc_clock_1_bit_pipe
    Info: Found entity 5: RamAndFlash_sopc_clock_1
Info: Elaborating entity "RamAndFlash_sopc_clock_1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1"
Info: Elaborating entity "RamAndFlash_sopc_clock_1_edge_to_pulse" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "RamAndFlash_sopc_clock_1_slave_FSM" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "RamAndFlash_sopc_clock_1_master_FSM" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "RamAndFlash_sopc_clock_1_bit_pipe" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_clock_1:the_RamAndFlash_sopc_clock_1|RamAndFlash_sopc_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 28 design units, including 28 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_dc_victim_module
    Info: Found entity 9: cpu_nios2_oci_debug
    Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_nios2_ocimem
    Info: Found entity 12: cpu_nios2_avalon_reg
    Info: Found entity 13: cpu_nios2_oci_break
    Info: Found entity 14: cpu_nios2_oci_xbrk
    Info: Found entity 15: cpu_nios2_oci_dbrk
    Info: Found entity 16: cpu_nios2_oci_itrace
    Info: Found entity 17: cpu_nios2_oci_td_mode
    Info: Found entity 18: cpu_nios2_oci_dtrace
    Info: Found entity 19: cpu_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_nios2_oci_fifo
    Info: Found entity 23: cpu_nios2_oci_pib
    Info: Found entity 24: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_nios2_oci_im
    Info: Found entity 26: cpu_nios2_performance_monitors
    Info: Found entity 27: cpu_nios2_oci
    Info: Found entity 28: cpu
Info: Elaborating entity "cpu" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf
    Info: Found entity 1: altsyncram_3id1
Info: Elaborating entity "altsyncram_3id1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "21"
    Info: Parameter "width_b" = "21"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_74g1.tdf
    Info: Found entity 1: altsyncram_74g1
Info: Elaborating entity "altsyncram_74g1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2of1.tdf
    Info: Found entity 1: altsyncram_2of1
Info: Elaborating entity "altsyncram_2of1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_26f1.tdf
    Info: Found entity 1: altsyncram_26f1
Info: Elaborating entity "altsyncram_26f1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_36f1.tdf
    Info: Found entity 1: altsyncram_36f1
Info: Elaborating entity "altsyncram_36f1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_scf1.tdf
    Info: Found entity 1: altsyncram_scf1
Info: Elaborating entity "altsyncram_scf1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_scf1:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bcf1.tdf
    Info: Found entity 1: altsyncram_bcf1
Info: Elaborating entity "altsyncram_bcf1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated"
Info: Elaborating entity "cpu_dc_victim_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf
    Info: Found entity 1: altsyncram_i2d1
Info: Elaborating entity "altsyncram_i2d1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info: Found entity 1: mult_add_dfr2
Info: Elaborating entity "mult_add_dfr2" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info: Found entity 1: ded_mult_br81
Info: Elaborating entity "ded_mult_br81" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info: Found entity 1: mult_add_ffr2
Info: Elaborating entity "mult_add_ffr2" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info: Found entity 1: altsyncram_6472
Info: Elaborating entity "altsyncram_6472" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info: Found entity 1: altsyncram_n802
Info: Elaborating entity "altsyncram_n802" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info: Found entity 1: scfifo_aq21
Info: Elaborating entity "scfifo_aq21" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info: Found entity 1: a_dpfifo_h031
Info: Elaborating entity "a_dpfifo_h031" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info: Found entity 1: cntr_4n7
Info: Elaborating entity "cntr_4n7" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info: Found entity 1: dpram_ek21
Info: Elaborating entity "dpram_ek21" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info: Found entity 1: altsyncram_i0m1
Info: Elaborating entity "altsyncram_i0m1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info: Found entity 1: cntr_omb
Info: Elaborating entity "cntr_omb" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "mmc_spi_spi_control_port_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|mmc_spi_spi_control_port_arbitrator:the_mmc_spi_spi_control_port"
Warning: Using design file mmc_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mmc_spi
Info: Elaborating entity "mmc_spi" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|mmc_spi:the_mmc_spi"
Info: Elaborating entity "onchip_memory_s1_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s1_arbitrator:the_onchip_memory_s1"
Info: Elaborating entity "onchip_memory_s2_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|onchip_memory_s2_arbitrator:the_onchip_memory_s2"
Warning: Using design file onchip_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: onchip_memory
Info: Elaborating entity "onchip_memory" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "onchip_memory.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "2048"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "2048"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "width_byteena_b" = "4"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fd22.tdf
    Info: Found entity 1: altsyncram_fd22
Info: Elaborating entity "altsyncram_fd22" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|onchip_memory:the_onchip_memory|altsyncram:the_altsyncram|altsyncram_fd22:auto_generated"
Info: Elaborating entity "pio_btn0_s1_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_btn0_s1_arbitrator:the_pio_btn0_s1"
Warning: Using design file pio_btn0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_btn0
Info: Elaborating entity "pio_btn0" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_btn0:the_pio_btn0"
Info: Elaborating entity "pio_led_s1_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_led_s1_arbitrator:the_pio_led_s1"
Warning: Using design file pio_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_led
Info: Elaborating entity "pio_led" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_led:the_pio_led"
Info: Elaborating entity "pio_seg7_s1_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_seg7_s1_arbitrator:the_pio_seg7_s1"
Warning: Using design file pio_seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_seg7
Info: Elaborating entity "pio_seg7" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_seg7:the_pio_seg7"
Info: Elaborating entity "pio_sw_s1_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_sw_s1_arbitrator:the_pio_sw_s1"
Warning: Using design file pio_sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_sw
Info: Elaborating entity "pio_sw" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pio_sw:the_pio_sw"
Info: Elaborating entity "pll_pll_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pll_pll_slave_arbitrator:the_pll_pll_slave"
Info: Elaborating entity "pll" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll"
Info: Elaborating entity "pll_stdsync_sv6" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_stdsync_sv6:stdsync2"
Info: Elaborating entity "pll_dffpipe_l2c" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3"
Info: Elaborating entity "pll_altpll_mpa2" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_altpll_mpa2:sd1"
Info: Elaborating entity "ps2_0_avalon_ps2_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0_avalon_ps2_slave_arbitrator:the_ps2_0_avalon_ps2_slave"
Info: Elaborating entity "ps2_0" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0"
Warning: Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_ps2
Info: Elaborating entity "altera_up_ps2" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port"
Warning: Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_ps2_data_in
Info: Elaborating entity "altera_up_ps2_data_in" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"
Warning: Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_ps2_command_out
Info: Elaborating entity "altera_up_ps2_command_out" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"
Info: Elaborating entity "scfifo" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_6v31.tdf
    Info: Found entity 1: scfifo_6v31
Info: Elaborating entity "scfifo_6v31" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_pm31.tdf
    Info: Found entity 1: a_dpfifo_pm31
Info: Elaborating entity "a_dpfifo_pm31" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4ud1.tdf
    Info: Found entity 1: altsyncram_4ud1
Info: Elaborating entity "altsyncram_4ud1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_cr8.tdf
    Info: Found entity 1: cmpr_cr8
Info: Elaborating entity "cmpr_cr8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cmpr_cr8:almost_full_comparer"
Info: Elaborating entity "cmpr_cr8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cmpr_cr8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf
    Info: Found entity 1: cntr_n8b
Info: Elaborating entity "cntr_n8b" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_n8b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_497.tdf
    Info: Found entity 1: cntr_497
Info: Elaborating entity "cntr_497" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_497:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_o8b.tdf
    Info: Found entity 1: cntr_o8b
Info: Elaborating entity "cntr_o8b" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_o8b:wr_ptr"
Info: Elaborating entity "sdram_s1_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_0_out_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1_module:rdv_fifo_for_RamAndFlash_sopc_clock_1_out_to_sdram_s1"
Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Elaborating entity "sdram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram"
Info: Elaborating entity "sdram_input_efifo_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|sysid:the_sysid"
Info: Elaborating entity "timer_s1_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|timer_s1_arbitrator:the_timer_s1"
Warning: Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer
Info: Elaborating entity "timer" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|timer:the_timer"
Info: Elaborating entity "tri_state_bridge_avalon_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave"
Info: Elaborating entity "video_alpha_blender_avalon_background_sink_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender_avalon_background_sink_arbitrator:the_video_alpha_blender_avalon_background_sink"
Info: Elaborating entity "video_alpha_blender_avalon_foreground_sink_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender_avalon_foreground_sink_arbitrator:the_video_alpha_blender_avalon_foreground_sink"
Info: Elaborating entity "video_alpha_blender_avalon_blended_source_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender_avalon_blended_source_arbitrator:the_video_alpha_blender_avalon_blended_source"
Info: Elaborating entity "video_alpha_blender" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender:the_video_alpha_blender"
Warning: Using design file altera_up_video_alpha_blender_simple.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_alpha_blender_simple
Info: Elaborating entity "altera_up_video_alpha_blender_simple" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_alpha_blender:the_video_alpha_blender|altera_up_video_alpha_blender_simple:alpha_blender"
Info: Elaborating entity "video_character_buffer_with_dma_avalon_char_buffer_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma_avalon_char_buffer_slave_arbitrator:the_video_character_buffer_with_dma_avalon_char_buffer_slave"
Info: Elaborating entity "video_character_buffer_with_dma_avalon_char_control_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma_avalon_char_control_slave_arbitrator:the_video_character_buffer_with_dma_avalon_char_control_slave"
Info: Elaborating entity "video_character_buffer_with_dma_avalon_char_source_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma_avalon_char_source_arbitrator:the_video_character_buffer_with_dma_avalon_char_source"
Info: Elaborating entity "video_character_buffer_with_dma" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory" with the following parameter:
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "numwords_b" = "8192"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "widthad_b" = "13"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d572.tdf
    Info: Found entity 1: altsyncram_d572
Info: Elaborating entity "altsyncram_d572" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_d572:auto_generated"
Warning: Using design file altera_up_video_128_character_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_128_character_rom
Info: Elaborating entity "altera_up_video_128_character_rom" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom"
Info: Elaborating entity "altsyncram" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "altera_up_video_char_mode_rom_128.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n8i1.tdf
    Info: Found entity 1: altsyncram_n8i1
Info: Elaborating entity "altsyncram_n8i1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_n8i1:auto_generated"
Info: Elaborating entity "video_dual_clock_buffer_avalon_dc_buffer_sink_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer_avalon_dc_buffer_sink_arbitrator:the_video_dual_clock_buffer_avalon_dc_buffer_sink"
Info: Elaborating entity "video_dual_clock_buffer_avalon_dc_buffer_source_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer_avalon_dc_buffer_source_arbitrator:the_video_dual_clock_buffer_avalon_dc_buffer_source"
Info: Elaborating entity "video_dual_clock_buffer" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer"
Info: Elaborating entity "dcfifo" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_qsj1.tdf
    Info: Found entity 1: dcfifo_qsj1
Info: Elaborating entity "dcfifo_qsj1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kfb.tdf
    Info: Found entity 1: a_gray2bin_kfb
Info: Elaborating entity "a_gray2bin_kfb" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_gray2bin_kfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hm6.tdf
    Info: Found entity 1: a_graycounter_hm6
Info: Elaborating entity "a_graycounter_hm6" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_hm6:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d4c.tdf
    Info: Found entity 1: a_graycounter_d4c
Info: Elaborating entity "a_graycounter_d4c" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_d4c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_c4c.tdf
    Info: Found entity 1: a_graycounter_c4c
Info: Elaborating entity "a_graycounter_c4c" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|a_graycounter_c4c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gnu.tdf
    Info: Found entity 1: altsyncram_gnu
Info: Elaborating entity "altsyncram_gnu" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info: Found entity 1: alt_synch_pipe_26d
Info: Elaborating entity "alt_synch_pipe_26d" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info: Found entity 1: dffpipe_1v8
Info: Elaborating entity "dffpipe_1v8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info: Found entity 1: dffpipe_0v8
Info: Elaborating entity "dffpipe_0v8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf
    Info: Found entity 1: alt_synch_pipe_36d
Info: Elaborating entity "alt_synch_pipe_36d" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info: Found entity 1: dffpipe_2v8
Info: Elaborating entity "dffpipe_2v8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf
    Info: Found entity 1: cmpr_156
Info: Elaborating entity "cmpr_156" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info: Found entity 1: mux_a18
Info: Elaborating entity "mux_a18" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "video_pixel_buffer_dma_avalon_control_slave_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_avalon_control_slave"
Info: Elaborating entity "video_pixel_buffer_dma_avalon_pixel_dma_master_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_avalon_pixel_dma_master"
Info: Elaborating entity "video_pixel_buffer_dma_avalon_pixel_source_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma_avalon_pixel_source_arbitrator:the_video_pixel_buffer_dma_avalon_pixel_source"
Info: Elaborating entity "video_pixel_buffer_dma" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma"
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma.v(256): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma.v(257): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma.v(262): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma.v(263): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma.v(343): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma.v(357): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "scfifo" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "almost_empty_value" = "32"
    Info: Parameter "almost_full_value" = "96"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "10"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_83a1.tdf
    Info: Found entity 1: scfifo_83a1
Info: Elaborating entity "scfifo_83a1" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf
    Info: Found entity 1: a_dpfifo_tq31
Info: Elaborating entity "a_dpfifo_tq31" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sf81.tdf
    Info: Found entity 1: altsyncram_sf81
Info: Elaborating entity "altsyncram_sf81" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_sf81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf
    Info: Found entity 1: cmpr_br8
Info: Elaborating entity "cmpr_br8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_br8:almost_full_comparer"
Info: Elaborating entity "cmpr_br8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_br8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_m8b.tdf
    Info: Found entity 1: cntr_m8b
Info: Elaborating entity "cntr_m8b" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|cntr_m8b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_397.tdf
    Info: Found entity 1: cntr_397
Info: Elaborating entity "cntr_397" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_83a1:auto_generated|a_dpfifo_tq31:dpfifo|cntr_397:usedw_counter"
Info: Elaborating entity "video_rgb_resampler_avalon_rgb_sink_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler_avalon_rgb_sink_arbitrator:the_video_rgb_resampler_avalon_rgb_sink"
Info: Elaborating entity "video_rgb_resampler_avalon_rgb_source_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler_avalon_rgb_source_arbitrator:the_video_rgb_resampler_avalon_rgb_source"
Info: Elaborating entity "video_rgb_resampler" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler"
Warning (10036): Verilog HDL or VHDL warning at video_rgb_resampler.v(125): object "a" assigned a value but never read
Info: Elaborating entity "video_scaler_avalon_scaler_sink_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler_avalon_scaler_sink_arbitrator:the_video_scaler_avalon_scaler_sink"
Info: Elaborating entity "video_scaler_avalon_scaler_source_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler_avalon_scaler_source_arbitrator:the_video_scaler_avalon_scaler_source"
Info: Elaborating entity "video_scaler" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler"
Warning: Using design file altera_up_video_scaler_multiply_height.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_scaler_multiply_height
Info: Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "scfifo" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO"
Info: Elaborated megafunction instantiation "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO"
Info: Instantiated megafunction "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "81"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_kf31.tdf
    Info: Found entity 1: scfifo_kf31
Info: Elaborating entity "scfifo_kf31" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_7731.tdf
    Info: Found entity 1: a_dpfifo_7731
Info: Elaborating entity "a_dpfifo_7731" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4g81.tdf
    Info: Found entity 1: altsyncram_4g81
Info: Elaborating entity "altsyncram_4g81" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram"
Info: Elaborating entity "cmpr_br8" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|cmpr_br8:almost_full_comparer"
Warning: Using design file altera_up_video_scaler_multiply_width.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_scaler_multiply_width
Info: Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "video_vga_controller_avalon_vga_sink_arbitrator" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller_avalon_vga_sink_arbitrator:the_video_vga_controller_avalon_vga_sink"
Info: Elaborating entity "video_vga_controller" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller"
Warning: Using design file altera_up_avalon_video_vga_timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_avalon_video_vga_timing
Info: Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|video_vga_controller:the_video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(217): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "RamAndFlash_sopc_reset_clk_0_domain_synch_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_0_domain_synch_module:RamAndFlash_sopc_reset_clk_0_domain_synch"
Info: Elaborating entity "RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc0_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc0_domain_synch"
Info: Elaborating entity "RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module" for hierarchy "RamAndFlash_sopc:RamAndFlash_inst|RamAndFlash_sopc_reset_clk_pllc1_domain_synch_module:RamAndFlash_sopc_reset_clk_pllc1_domain_synch"
Warning (12030): Port "q_b" on the entity instantiation of "Char_Buffer_Memory" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_kf31:auto_generated|a_dpfifo_7731:dpfifo|altsyncram_4g81:FIFOram|q_b[25]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|altsyncram_gnu:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|video_character_buffer_with_dma:the_video_character_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_d572:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Warning: Ignored assignment(s) for "BTN[0]" because "BTN" is not a bus or array
Warning: Ignored assignment(s) for "BTN[1]" because "BTN" is not a bus or array
Warning: Ignored assignment(s) for "BTN[2]" because "BTN" is not a bus or array
Warning: 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
    Warning (13410): Pin "FL_BYTE_N" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 157 registers lost all their fanouts during netlist optimizations. The first 157 are displayed below.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[10]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[11]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[20]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[21]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[10]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[11]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[20]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[21]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[10]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[11]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[20]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[21]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_scaler:the_video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[10]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[11]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[20]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[21]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[22]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[23]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[24]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_rgb_resampler:the_video_rgb_resampler|stream_out_data[25]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_dual_clock_buffer:the_video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_qsj1:auto_generated|dffpipe_0v8:ws_brp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_RamAndFlash_sopc_clock_1_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_RamAndFlash_sopc_clock_0_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|present_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|video_pixel_buffer_dma:the_video_pixel_buffer_dma|present_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|sdram:the_sdram|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~2" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~3" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~2" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~3" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~4" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~2" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|ps2_0:the_ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~3" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "RamAndFlash_sopc:RamAndFlash_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file I:/cpu/s1013353_hw14/sopc/RamAndFlash.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "RamAndFlash_sopc:RamAndFlash_inst|pll:the_pll|pll_altpll_mpa2:sd1|pll7"
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FL_RY"
Info: Implemented 6969 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 111 output pins
    Info: Implemented 34 bidirectional pins
    Info: Implemented 6469 logic cells
    Info: Implemented 332 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 538 megabytes
    Info: Processing ended: Sun Jun 12 19:05:46 2016
    Info: Elapsed time: 00:01:27
    Info: Total CPU time (on all processors): 00:01:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/cpu/s1013353_hw14/sopc/RamAndFlash.map.smsg.


