module VGA_Freq_Div (input CLK, RST,
							input [3:0] MODE,
							output P_CLK);

reg [31:0] VAL;
reg [31:0] COUNTER;

always@(MODE)
	case(MODE)
		0:VAL=;
		1:VAL=;
		2:VAL=;
		3:VAL=;
		4:VAL=;
	endcase

always@(posedge CLK)
	if(!RST)
		begin
			COUNTER <= 0;
			P_CLK <= 0;
		end
	else
		if(COUNTER == VAL-1)
			begin
				P_CLK = !P_CLK;
				COUNTER <= 0;
			end
		else
			COUNTER <= COUNTER + 1;

endmodule 